
Atlas_HV_BaseBoard_A_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000cc2c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b50  0800cdd0  0800cdd0  0001cdd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d920  0800d920  00020284  2**0
                  CONTENTS
  4 .ARM          00000008  0800d920  0800d920  0001d920  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d928  0800d928  00020284  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d928  0800d928  0001d928  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d92c  0800d92c  0001d92c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000284  20000000  0800d930  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000c84  20000284  0800dbb4  00020284  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000f08  0800dbb4  00020f08  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020284  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001ba24  00000000  00000000  000202b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004953  00000000  00000000  0003bcd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001848  00000000  00000000  00040630  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001680  00000000  00000000  00041e78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e85c  00000000  00000000  000434f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025062  00000000  00000000  00061d54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a53b6  00000000  00000000  00086db6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012c16c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007920  00000000  00000000  0012c1bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000284 	.word	0x20000284
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800cdb4 	.word	0x0800cdb4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000288 	.word	0x20000288
 80001dc:	0800cdb4 	.word	0x0800cdb4

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <application_main>:




void application_main()
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0

	  BACKUP_SRAM_enable();
 800100e:	f000 f8af 	bl	8001170 <BACKUP_SRAM_enable>

	  //hand address for ADC data store
	  p_ADC_data[0] = &ChannelsStatus[0].voltage_measurement;
 8001012:	4b42      	ldr	r3, [pc, #264]	; (800111c <application_main+0x114>)
 8001014:	4a42      	ldr	r2, [pc, #264]	; (8001120 <application_main+0x118>)
 8001016:	601a      	str	r2, [r3, #0]
	  p_ADC_data[1] = &ChannelsStatus[1].voltage_measurement;
 8001018:	4b40      	ldr	r3, [pc, #256]	; (800111c <application_main+0x114>)
 800101a:	4a42      	ldr	r2, [pc, #264]	; (8001124 <application_main+0x11c>)
 800101c:	605a      	str	r2, [r3, #4]
	  p_ADC_data[2] = &ChannelsStatus[2].voltage_measurement;
 800101e:	4b3f      	ldr	r3, [pc, #252]	; (800111c <application_main+0x114>)
 8001020:	4a41      	ldr	r2, [pc, #260]	; (8001128 <application_main+0x120>)
 8001022:	609a      	str	r2, [r3, #8]
	  p_ADC_data[3] = &ChannelsStatus[0].current_measurement;
 8001024:	4b3d      	ldr	r3, [pc, #244]	; (800111c <application_main+0x114>)
 8001026:	4a41      	ldr	r2, [pc, #260]	; (800112c <application_main+0x124>)
 8001028:	60da      	str	r2, [r3, #12]
	  p_ADC_data[4] = &ChannelsStatus[1].current_measurement;
 800102a:	4b3c      	ldr	r3, [pc, #240]	; (800111c <application_main+0x114>)
 800102c:	4a40      	ldr	r2, [pc, #256]	; (8001130 <application_main+0x128>)
 800102e:	611a      	str	r2, [r3, #16]
	  p_ADC_data[5] = &ChannelsStatus[2].current_measurement;
 8001030:	4b3a      	ldr	r3, [pc, #232]	; (800111c <application_main+0x114>)
 8001032:	4a40      	ldr	r2, [pc, #256]	; (8001134 <application_main+0x12c>)
 8001034:	615a      	str	r2, [r3, #20]

	  //hand address for error signals store
	  p_ERROR_data[0] = &ChannelsStatus[0].power_good;
 8001036:	4b40      	ldr	r3, [pc, #256]	; (8001138 <application_main+0x130>)
 8001038:	4a40      	ldr	r2, [pc, #256]	; (800113c <application_main+0x134>)
 800103a:	601a      	str	r2, [r3, #0]
	  p_ERROR_data[1] = &ChannelsStatus[1].power_good;
 800103c:	4b3e      	ldr	r3, [pc, #248]	; (8001138 <application_main+0x130>)
 800103e:	4a40      	ldr	r2, [pc, #256]	; (8001140 <application_main+0x138>)
 8001040:	605a      	str	r2, [r3, #4]
	  p_ERROR_data[2] = &ChannelsStatus[2].power_good;
 8001042:	4b3d      	ldr	r3, [pc, #244]	; (8001138 <application_main+0x130>)
 8001044:	4a3f      	ldr	r2, [pc, #252]	; (8001144 <application_main+0x13c>)
 8001046:	609a      	str	r2, [r3, #8]
	  p_ERROR_data[3] = &ChannelsStatus[0].over_current;
 8001048:	4b3b      	ldr	r3, [pc, #236]	; (8001138 <application_main+0x130>)
 800104a:	4a3f      	ldr	r2, [pc, #252]	; (8001148 <application_main+0x140>)
 800104c:	60da      	str	r2, [r3, #12]
	  p_ERROR_data[4] = &ChannelsStatus[1].over_current;
 800104e:	4b3a      	ldr	r3, [pc, #232]	; (8001138 <application_main+0x130>)
 8001050:	4a3e      	ldr	r2, [pc, #248]	; (800114c <application_main+0x144>)
 8001052:	611a      	str	r2, [r3, #16]
	  p_ERROR_data[5] = &ChannelsStatus[2].over_current;
 8001054:	4b38      	ldr	r3, [pc, #224]	; (8001138 <application_main+0x130>)
 8001056:	4a3e      	ldr	r2, [pc, #248]	; (8001150 <application_main+0x148>)
 8001058:	615a      	str	r2, [r3, #20]

	  HAL_GPIO_WritePin(W55_RST_GPIO_Port, W55_RST_Pin, GPIO_PIN_SET);
 800105a:	2201      	movs	r2, #1
 800105c:	2108      	movs	r1, #8
 800105e:	483d      	ldr	r0, [pc, #244]	; (8001154 <application_main+0x14c>)
 8001060:	f003 ffca 	bl	8004ff8 <HAL_GPIO_WritePin>
	  ETH_udp_Init();
 8001064:	f002 faa0 	bl	80035a8 <ETH_udp_Init>


	  __HAL_UART_ENABLE_IT(&huart2,UART_IT_RXNE);//enable uart3 interupt
 8001068:	4b3b      	ldr	r3, [pc, #236]	; (8001158 <application_main+0x150>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	68da      	ldr	r2, [r3, #12]
 800106e:	4b3a      	ldr	r3, [pc, #232]	; (8001158 <application_main+0x150>)
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f042 0220 	orr.w	r2, r2, #32
 8001076:	60da      	str	r2, [r3, #12]
	  LoadADCConstant(); //load coefficients for ADC
 8001078:	f001 f846 	bl	8002108 <LoadADCConstant>
	  LoadDACConstant(); //load coefficients for DAC
 800107c:	f001 faa6 	bl	80025cc <LoadDACConstant>
	  DAC_Init();
 8001080:	f002 f94a 	bl	8003318 <DAC_Init>
	  HAL_TIM_Base_Start_IT(&htim10); //start timer for ADC reading
 8001084:	4835      	ldr	r0, [pc, #212]	; (800115c <application_main+0x154>)
 8001086:	f005 fb7f 	bl	8006788 <HAL_TIM_Base_Start_IT>

	  _EnableErrorExecute = false;
 800108a:	4b35      	ldr	r3, [pc, #212]	; (8001160 <application_main+0x158>)
 800108c:	2200      	movs	r2, #0
 800108e:	701a      	strb	r2, [r3, #0]
	  uint32_t u32LedTimer;

	  while(1)
	  {

		  ETH_udp_Receive();
 8001090:	f002 faf8 	bl	8003684 <ETH_udp_Receive>

		  if((HAL_GetTick() - u32LedTimer) > 500)
 8001094:	f003 fa84 	bl	80045a0 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80010a2:	d907      	bls.n	80010b4 <application_main+0xac>
		  {
			  u32LedTimer = HAL_GetTick();
 80010a4:	f003 fa7c 	bl	80045a0 <HAL_GetTick>
 80010a8:	6078      	str	r0, [r7, #4]
			  HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 80010aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010ae:	482d      	ldr	r0, [pc, #180]	; (8001164 <application_main+0x15c>)
 80010b0:	f003 ffbb 	bl	800502a <HAL_GPIO_TogglePin>
		  }

		  if(_Found_Error && _EnableErrorExecute)
 80010b4:	4b2c      	ldr	r3, [pc, #176]	; (8001168 <application_main+0x160>)
 80010b6:	781b      	ldrb	r3, [r3, #0]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d00c      	beq.n	80010d6 <application_main+0xce>
 80010bc:	4b28      	ldr	r3, [pc, #160]	; (8001160 <application_main+0x158>)
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d008      	beq.n	80010d6 <application_main+0xce>
		  {
			  ErrorExecute(0);
 80010c4:	2000      	movs	r0, #0
 80010c6:	f000 fe87 	bl	8001dd8 <ErrorExecute>
			  ErrorExecute(1);
 80010ca:	2001      	movs	r0, #1
 80010cc:	f000 fe84 	bl	8001dd8 <ErrorExecute>
			  ErrorExecute(2);
 80010d0:	2002      	movs	r0, #2
 80010d2:	f000 fe81 	bl	8001dd8 <ErrorExecute>
		  }

		  ChannelControl(0);
 80010d6:	2000      	movs	r0, #0
 80010d8:	f001 fef6 	bl	8002ec8 <ChannelControl>
		  ChannelControl(1);
 80010dc:	2001      	movs	r0, #1
 80010de:	f001 fef3 	bl	8002ec8 <ChannelControl>
		  ChannelControl(2);
 80010e2:	2002      	movs	r0, #2
 80010e4:	f001 fef0 	bl	8002ec8 <ChannelControl>



		  bool NewCommand_uart = ProcessCommunication_UART(); //load command from uart buffer
 80010e8:	f000 fc90 	bl	8001a0c <ProcessCommunication_UART>
 80010ec:	4603      	mov	r3, r0
 80010ee:	70fb      	strb	r3, [r7, #3]

		  //process command from uart
		  if(NewCommand_uart)
 80010f0:	78fb      	ldrb	r3, [r7, #3]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d004      	beq.n	8001100 <application_main+0xf8>
		  {
			  //HAL_GPIO_WritePin(LED_green_GPIO_Port, LED_green_Pin, GPIO_PIN_SET);
			  ProcessCommand(_command_id);
 80010f6:	4b1d      	ldr	r3, [pc, #116]	; (800116c <application_main+0x164>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4618      	mov	r0, r3
 80010fc:	f000 f89c 	bl	8001238 <ProcessCommand>

			  //ETH_udp_Transmit(msg, sizeof(msg));
		  }


		  bool NewCommand_eth = ProcessCommunication_ETH(); //load command from ethernet buffer
 8001100:	f000 fcf2 	bl	8001ae8 <ProcessCommunication_ETH>
 8001104:	4603      	mov	r3, r0
 8001106:	70bb      	strb	r3, [r7, #2]

		  //process command from ethernet
		  if(NewCommand_eth)
 8001108:	78bb      	ldrb	r3, [r7, #2]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d0c0      	beq.n	8001090 <application_main+0x88>
		  {
			  //HAL_GPIO_WritePin(LED_blue_GPIO_Port, LED_blue_Pin, GPIO_PIN_SET);
			  ProcessCommand(_command_id);
 800110e:	4b17      	ldr	r3, [pc, #92]	; (800116c <application_main+0x164>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4618      	mov	r0, r3
 8001114:	f000 f890 	bl	8001238 <ProcessCommand>
	  {
 8001118:	e7ba      	b.n	8001090 <application_main+0x88>
 800111a:	bf00      	nop
 800111c:	20000754 	.word	0x20000754
 8001120:	200007c4 	.word	0x200007c4
 8001124:	200007d8 	.word	0x200007d8
 8001128:	200007ec 	.word	0x200007ec
 800112c:	200007c8 	.word	0x200007c8
 8001130:	200007dc 	.word	0x200007dc
 8001134:	200007f0 	.word	0x200007f0
 8001138:	200002cc 	.word	0x200002cc
 800113c:	200007cd 	.word	0x200007cd
 8001140:	200007e1 	.word	0x200007e1
 8001144:	200007f5 	.word	0x200007f5
 8001148:	200007cc 	.word	0x200007cc
 800114c:	200007e0 	.word	0x200007e0
 8001150:	200007f4 	.word	0x200007f4
 8001154:	40020400 	.word	0x40020400
 8001158:	20000e8c 	.word	0x20000e8c
 800115c:	20000e44 	.word	0x20000e44
 8001160:	200002e5 	.word	0x200002e5
 8001164:	40020000 	.word	0x40020000
 8001168:	200002e4 	.word	0x200002e4
 800116c:	200002a0 	.word	0x200002a0

08001170 <BACKUP_SRAM_enable>:

/* @brief enable access to backup sram
 *
 */
void BACKUP_SRAM_enable(void)
{
 8001170:	b480      	push	{r7}
 8001172:	af00      	add	r7, sp, #0
    /* Enable backup regulator */
    //PWR->CSR |= PWR_CSR_BRE;
    /* Wait for backup regulator to be ready  */
    //while (!(PWR->CSR & (PWR_FLAG_BRR)));

}
 8001174:	bf00      	nop
 8001176:	46bd      	mov	sp, r7
 8001178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117c:	4770      	bx	lr

0800117e <BACKUP_SRAM_read_StoreControl>:
 * @param position -> position of data register
 * @param return valid of read data
 *
 */
bool BACKUP_SRAM_read_StoreControl(int position)
{
 800117e:	b480      	push	{r7}
 8001180:	b083      	sub	sp, #12
 8001182:	af00      	add	r7, sp, #0
 8001184:	6078      	str	r0, [r7, #4]

	uint32_t flag_reg = *addr_1;
	return  (flag_reg >> position) & 0x000001;
	*/

	return false;
 8001186:	2300      	movs	r3, #0
}
 8001188:	4618      	mov	r0, r3
 800118a:	370c      	adds	r7, #12
 800118c:	46bd      	mov	sp, r7
 800118e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001192:	4770      	bx	lr

08001194 <BACKUP_SRAM_write_StoreControl>:
 * @param position -> position of data register
 * @param flag -> valid of data register
 *
 */
void BACKUP_SRAM_write_StoreControl(int position, bool flag)
{
 8001194:	b480      	push	{r7}
 8001196:	b083      	sub	sp, #12
 8001198:	af00      	add	r7, sp, #0
 800119a:	6078      	str	r0, [r7, #4]
 800119c:	460b      	mov	r3, r1
 800119e:	70fb      	strb	r3, [r7, #3]
		flag_reg = flag_reg &  ~(1 << position);
	}

	*addr_1 =  flag_reg;
*/
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr

080011ac <BACKUP_SRAM_read>:
 * @param word_offset -> position of data register
 * @return data register
 *
 */
uint32_t BACKUP_SRAM_read(int word_offset)
{
 80011ac:	b480      	push	{r7}
 80011ae:	b083      	sub	sp, #12
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
	/*
	uint32_t *addr = (uint32_t *)BKPSRAM_BASE + (4 * word_offset);

	return *addr;
	*/
	return 0;
 80011b4:	2300      	movs	r3, #0
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	370c      	adds	r7, #12
 80011ba:	46bd      	mov	sp, r7
 80011bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c0:	4770      	bx	lr

080011c2 <BACKUP_SRAM_write>:
 * @param word_offset -> position of data register
 * @param value -> data for write
 *
 */
void BACKUP_SRAM_write(int word_offset, uint32_t value)
{
 80011c2:	b480      	push	{r7}
 80011c4:	b083      	sub	sp, #12
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
 80011ca:	6039      	str	r1, [r7, #0]
	/*
	uint32_t *addr = (uint32_t *)BKPSRAM_BASE + (4 * word_offset);

	*addr = value;
	*/
}
 80011cc:	bf00      	nop
 80011ce:	370c      	adds	r7, #12
 80011d0:	46bd      	mov	sp, r7
 80011d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d6:	4770      	bx	lr

080011d8 <BACKUP_SRAM_read_float>:
 * @param word_offset -> position of data register
 * @return data register
 *
 */
float BACKUP_SRAM_read_float(int word_offset)
{
 80011d8:	b480      	push	{r7}
 80011da:	b083      	sub	sp, #12
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
	/*
	float *addr = (float *)BKPSRAM_BASE + (4 * word_offset);

	return *addr;
	*/
	return 0;
 80011e0:	f04f 0300 	mov.w	r3, #0
 80011e4:	ee07 3a90 	vmov	s15, r3
}
 80011e8:	eeb0 0a67 	vmov.f32	s0, s15
 80011ec:	370c      	adds	r7, #12
 80011ee:	46bd      	mov	sp, r7
 80011f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f4:	4770      	bx	lr

080011f6 <BACKUP_SRAM_write_float>:
 * @param word_offset -> position of data register
 * @param value -> data for write
 *
 */
void BACKUP_SRAM_write_float(int word_offset, float value)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
 80011fe:	ed87 0a00 	vstr	s0, [r7]
	/*
	float *addr = (float *)BKPSRAM_BASE + (4 * word_offset);

	*addr = value;
	*/
}
 8001202:	bf00      	nop
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr
	...

08001210 <HAL_TIM_PeriodElapsedCallback>:
/* @brief callback of timer period elapsed -> for ADC measure and read error signals
 *
 *
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
	if(htim == &htim10)
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	4a06      	ldr	r2, [pc, #24]	; (8001234 <HAL_TIM_PeriodElapsedCallback+0x24>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d105      	bne.n	800122c <HAL_TIM_PeriodElapsedCallback+0x1c>
	{
		ReadADCChannels();
 8001220:	f001 f8aa 	bl	8002378 <ReadADCChannels>
		ADCStore();
 8001224:	f001 f8ca 	bl	80023bc <ADCStore>
		ErrorSignalsRead();
 8001228:	f000 fe50 	bl	8001ecc <ErrorSignalsRead>
	}
}
 800122c:	bf00      	nop
 800122e:	3708      	adds	r7, #8
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	20000e44 	.word	0x20000e44

08001238 <ProcessCommand>:
 * @param command_id -> number of data command
 * @param value -> value for control
 *
 */
void ProcessCommand(int command_id)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
	switch(command_id)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2b4d      	cmp	r3, #77	; 0x4d
 8001244:	f200 8249 	bhi.w	80016da <ProcessCommand+0x4a2>
 8001248:	a201      	add	r2, pc, #4	; (adr r2, 8001250 <ProcessCommand+0x18>)
 800124a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800124e:	bf00      	nop
 8001250:	080016db 	.word	0x080016db
 8001254:	08001389 	.word	0x08001389
 8001258:	08001397 	.word	0x08001397
 800125c:	080013af 	.word	0x080013af
 8001260:	080013c7 	.word	0x080013c7
 8001264:	080013df 	.word	0x080013df
 8001268:	080013f7 	.word	0x080013f7
 800126c:	0800140f 	.word	0x0800140f
 8001270:	08001427 	.word	0x08001427
 8001274:	08001437 	.word	0x08001437
 8001278:	08001447 	.word	0x08001447
 800127c:	08001457 	.word	0x08001457
 8001280:	0800147d 	.word	0x0800147d
 8001284:	080014a3 	.word	0x080014a3
 8001288:	080016db 	.word	0x080016db
 800128c:	080016db 	.word	0x080016db
 8001290:	080016db 	.word	0x080016db
 8001294:	080016db 	.word	0x080016db
 8001298:	080016db 	.word	0x080016db
 800129c:	080016db 	.word	0x080016db
 80012a0:	080014e1 	.word	0x080014e1
 80012a4:	080014db 	.word	0x080014db
 80012a8:	080014c9 	.word	0x080014c9
 80012ac:	080016db 	.word	0x080016db
 80012b0:	080014cf 	.word	0x080014cf
 80012b4:	080014e7 	.word	0x080014e7
 80012b8:	080014ed 	.word	0x080014ed
 80012bc:	080014f9 	.word	0x080014f9
 80012c0:	08001505 	.word	0x08001505
 80012c4:	080016db 	.word	0x080016db
 80012c8:	080016db 	.word	0x080016db
 80012cc:	080016db 	.word	0x080016db
 80012d0:	08001511 	.word	0x08001511
 80012d4:	08001517 	.word	0x08001517
 80012d8:	08001529 	.word	0x08001529
 80012dc:	0800153b 	.word	0x0800153b
 80012e0:	0800154d 	.word	0x0800154d
 80012e4:	0800155f 	.word	0x0800155f
 80012e8:	08001571 	.word	0x08001571
 80012ec:	08001583 	.word	0x08001583
 80012f0:	08001595 	.word	0x08001595
 80012f4:	080015a7 	.word	0x080015a7
 80012f8:	080015b9 	.word	0x080015b9
 80012fc:	080015cb 	.word	0x080015cb
 8001300:	080015dd 	.word	0x080015dd
 8001304:	080016db 	.word	0x080016db
 8001308:	080016db 	.word	0x080016db
 800130c:	080016db 	.word	0x080016db
 8001310:	080016db 	.word	0x080016db
 8001314:	080016db 	.word	0x080016db
 8001318:	080016db 	.word	0x080016db
 800131c:	080016db 	.word	0x080016db
 8001320:	080016db 	.word	0x080016db
 8001324:	080016db 	.word	0x080016db
 8001328:	080016db 	.word	0x080016db
 800132c:	080016db 	.word	0x080016db
 8001330:	080016db 	.word	0x080016db
 8001334:	080015ef 	.word	0x080015ef
 8001338:	08001601 	.word	0x08001601
 800133c:	08001613 	.word	0x08001613
 8001340:	08001625 	.word	0x08001625
 8001344:	08001637 	.word	0x08001637
 8001348:	08001649 	.word	0x08001649
 800134c:	080016db 	.word	0x080016db
 8001350:	080016db 	.word	0x080016db
 8001354:	080016db 	.word	0x080016db
 8001358:	080016db 	.word	0x080016db
 800135c:	080016db 	.word	0x080016db
 8001360:	080016db 	.word	0x080016db
 8001364:	0800165b 	.word	0x0800165b
 8001368:	08001661 	.word	0x08001661
 800136c:	08001675 	.word	0x08001675
 8001370:	08001685 	.word	0x08001685
 8001374:	08001695 	.word	0x08001695
 8001378:	080016a5 	.word	0x080016a5
 800137c:	080016b5 	.word	0x080016b5
 8001380:	080016c5 	.word	0x080016c5
 8001384:	080016d5 	.word	0x080016d5
	{
		case cmd_NON:

			break;
		case cmd_Connected:
			SendCommunication(cmd_Connected,_command_value);
 8001388:	4bb7      	ldr	r3, [pc, #732]	; (8001668 <ProcessCommand+0x430>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4619      	mov	r1, r3
 800138e:	2001      	movs	r0, #1
 8001390:	f000 fc12 	bl	8001bb8 <SendCommunication>
			break;
 8001394:	e1a8      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_enable_CH1:
			Channel_Enable(0, _command_value);
 8001396:	4bb4      	ldr	r3, [pc, #720]	; (8001668 <ProcessCommand+0x430>)
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	2b00      	cmp	r3, #0
 800139c:	bf14      	ite	ne
 800139e:	2301      	movne	r3, #1
 80013a0:	2300      	moveq	r3, #0
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	4619      	mov	r1, r3
 80013a6:	2000      	movs	r0, #0
 80013a8:	f001 fc8e 	bl	8002cc8 <Channel_Enable>
			break;
 80013ac:	e19c      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_enable_CH2:
			Channel_Enable(1, _command_value);
 80013ae:	4bae      	ldr	r3, [pc, #696]	; (8001668 <ProcessCommand+0x430>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	bf14      	ite	ne
 80013b6:	2301      	movne	r3, #1
 80013b8:	2300      	moveq	r3, #0
 80013ba:	b2db      	uxtb	r3, r3
 80013bc:	4619      	mov	r1, r3
 80013be:	2001      	movs	r0, #1
 80013c0:	f001 fc82 	bl	8002cc8 <Channel_Enable>
			break;
 80013c4:	e190      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_enable_CH3:
			Channel_Enable(2, _command_value);
 80013c6:	4ba8      	ldr	r3, [pc, #672]	; (8001668 <ProcessCommand+0x430>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	bf14      	ite	ne
 80013ce:	2301      	movne	r3, #1
 80013d0:	2300      	moveq	r3, #0
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	4619      	mov	r1, r3
 80013d6:	2002      	movs	r0, #2
 80013d8:	f001 fc76 	bl	8002cc8 <Channel_Enable>
			break;
 80013dc:	e184      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_output_CH1:
			Channel_Output(0, _command_value);
 80013de:	4ba2      	ldr	r3, [pc, #648]	; (8001668 <ProcessCommand+0x430>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	bf14      	ite	ne
 80013e6:	2301      	movne	r3, #1
 80013e8:	2300      	moveq	r3, #0
 80013ea:	b2db      	uxtb	r3, r3
 80013ec:	4619      	mov	r1, r3
 80013ee:	2000      	movs	r0, #0
 80013f0:	f001 fd2e 	bl	8002e50 <Channel_Output>
			break;
 80013f4:	e178      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_output_CH2:
			Channel_Output(1, _command_value);
 80013f6:	4b9c      	ldr	r3, [pc, #624]	; (8001668 <ProcessCommand+0x430>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	bf14      	ite	ne
 80013fe:	2301      	movne	r3, #1
 8001400:	2300      	moveq	r3, #0
 8001402:	b2db      	uxtb	r3, r3
 8001404:	4619      	mov	r1, r3
 8001406:	2001      	movs	r0, #1
 8001408:	f001 fd22 	bl	8002e50 <Channel_Output>
			break;
 800140c:	e16c      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_output_CH3:
			Channel_Output(2, _command_value);
 800140e:	4b96      	ldr	r3, [pc, #600]	; (8001668 <ProcessCommand+0x430>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	2b00      	cmp	r3, #0
 8001414:	bf14      	ite	ne
 8001416:	2301      	movne	r3, #1
 8001418:	2300      	moveq	r3, #0
 800141a:	b2db      	uxtb	r3, r3
 800141c:	4619      	mov	r1, r3
 800141e:	2002      	movs	r0, #2
 8001420:	f001 fd16 	bl	8002e50 <Channel_Output>
			break;
 8001424:	e160      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_set_voltage_CH1:
			Set_Voltage(0, _command_value);
 8001426:	4b90      	ldr	r3, [pc, #576]	; (8001668 <ProcessCommand+0x430>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	b29b      	uxth	r3, r3
 800142c:	4619      	mov	r1, r3
 800142e:	2000      	movs	r0, #0
 8001430:	f001 fa94 	bl	800295c <Set_Voltage>
			break;
 8001434:	e158      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_set_voltage_CH2:
			Set_Voltage(1, _command_value);
 8001436:	4b8c      	ldr	r3, [pc, #560]	; (8001668 <ProcessCommand+0x430>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	b29b      	uxth	r3, r3
 800143c:	4619      	mov	r1, r3
 800143e:	2001      	movs	r0, #1
 8001440:	f001 fa8c 	bl	800295c <Set_Voltage>
			break;
 8001444:	e150      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_set_voltage_CH3:
			Set_Voltage(2, _command_value);
 8001446:	4b88      	ldr	r3, [pc, #544]	; (8001668 <ProcessCommand+0x430>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	b29b      	uxth	r3, r3
 800144c:	4619      	mov	r1, r3
 800144e:	2002      	movs	r0, #2
 8001450:	f001 fa84 	bl	800295c <Set_Voltage>
			break;
 8001454:	e148      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_polarity_CH1:
			if(_command_value == 1)Channel_Polarity(0, polarity_positive);
 8001456:	4b84      	ldr	r3, [pc, #528]	; (8001668 <ProcessCommand+0x430>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d104      	bne.n	8001468 <ProcessCommand+0x230>
 800145e:	2100      	movs	r1, #0
 8001460:	2000      	movs	r0, #0
 8001462:	f001 fc99 	bl	8002d98 <Channel_Polarity>
			else if (_command_value == 2)Channel_Polarity(0, polarity_negative);
			break;
 8001466:	e13a      	b.n	80016de <ProcessCommand+0x4a6>
			else if (_command_value == 2)Channel_Polarity(0, polarity_negative);
 8001468:	4b7f      	ldr	r3, [pc, #508]	; (8001668 <ProcessCommand+0x430>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2b02      	cmp	r3, #2
 800146e:	f040 8136 	bne.w	80016de <ProcessCommand+0x4a6>
 8001472:	2101      	movs	r1, #1
 8001474:	2000      	movs	r0, #0
 8001476:	f001 fc8f 	bl	8002d98 <Channel_Polarity>
			break;
 800147a:	e130      	b.n	80016de <ProcessCommand+0x4a6>

		case cmd_polarity_CH2:
			if(_command_value == 1)Channel_Polarity(1, polarity_positive);
 800147c:	4b7a      	ldr	r3, [pc, #488]	; (8001668 <ProcessCommand+0x430>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	2b01      	cmp	r3, #1
 8001482:	d104      	bne.n	800148e <ProcessCommand+0x256>
 8001484:	2100      	movs	r1, #0
 8001486:	2001      	movs	r0, #1
 8001488:	f001 fc86 	bl	8002d98 <Channel_Polarity>
			else if (_command_value == 2)Channel_Polarity(1, polarity_negative);
			break;
 800148c:	e129      	b.n	80016e2 <ProcessCommand+0x4aa>
			else if (_command_value == 2)Channel_Polarity(1, polarity_negative);
 800148e:	4b76      	ldr	r3, [pc, #472]	; (8001668 <ProcessCommand+0x430>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	2b02      	cmp	r3, #2
 8001494:	f040 8125 	bne.w	80016e2 <ProcessCommand+0x4aa>
 8001498:	2101      	movs	r1, #1
 800149a:	2001      	movs	r0, #1
 800149c:	f001 fc7c 	bl	8002d98 <Channel_Polarity>
			break;
 80014a0:	e11f      	b.n	80016e2 <ProcessCommand+0x4aa>

		case cmd_polarity_CH3:
			if(_command_value == 1)Channel_Polarity(2, polarity_positive);
 80014a2:	4b71      	ldr	r3, [pc, #452]	; (8001668 <ProcessCommand+0x430>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	2b01      	cmp	r3, #1
 80014a8:	d104      	bne.n	80014b4 <ProcessCommand+0x27c>
 80014aa:	2100      	movs	r1, #0
 80014ac:	2002      	movs	r0, #2
 80014ae:	f001 fc73 	bl	8002d98 <Channel_Polarity>
			else if (_command_value == 2)Channel_Polarity(2, polarity_negative);
			break;
 80014b2:	e118      	b.n	80016e6 <ProcessCommand+0x4ae>
			else if (_command_value == 2)Channel_Polarity(2, polarity_negative);
 80014b4:	4b6c      	ldr	r3, [pc, #432]	; (8001668 <ProcessCommand+0x430>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	f040 8114 	bne.w	80016e6 <ProcessCommand+0x4ae>
 80014be:	2101      	movs	r1, #1
 80014c0:	2002      	movs	r0, #2
 80014c2:	f001 fc69 	bl	8002d98 <Channel_Polarity>
			break;
 80014c6:	e10e      	b.n	80016e6 <ProcessCommand+0x4ae>

		case cmd_getsetting:
			Get_Setting();
 80014c8:	f001 fe52 	bl	8003170 <Get_Setting>
			break;
 80014cc:	e10c      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_LED:
			LedSwitch(_command_value);
 80014ce:	4b66      	ldr	r3, [pc, #408]	; (8001668 <ProcessCommand+0x430>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	4618      	mov	r0, r3
 80014d4:	f000 ffea 	bl	80024ac <LedSwitch>
			break;
 80014d8:	e106      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_getallvalues:
			Get_AllMeasurement();
 80014da:	f001 fe31 	bl	8003140 <Get_AllMeasurement>
			//ErrorWatching();
			break;
 80014de:	e103      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_error_signals:
			Get_ErrorSignals();
 80014e0:	f001 fde6 	bl	80030b0 <Get_ErrorSignals>
			break;
 80014e4:	e100      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_ip_store_endpoint:
			ETH_udp_StoreEndpoint();
 80014e6:	f002 f89b 	bl	8003620 <ETH_udp_StoreEndpoint>
			break;
 80014ea:	e0fd      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_ip_store_myip:
			ETH_StoreIP(_u32_command_value);
 80014ec:	4b5f      	ldr	r3, [pc, #380]	; (800166c <ProcessCommand+0x434>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	4618      	mov	r0, r3
 80014f2:	f001 ff48 	bl	8003386 <ETH_StoreIP>
			break;
 80014f6:	e0f7      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_ip_store_mymask:
			ETH_StoreNETMASK(_u32_command_value);
 80014f8:	4b5c      	ldr	r3, [pc, #368]	; (800166c <ProcessCommand+0x434>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f001 ff52 	bl	80033a6 <ETH_StoreNETMASK>
			break;
 8001502:	e0f1      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_ip_store_mygatew:
			ETH_StoreGATEWAY(_u32_command_value);
 8001504:	4b59      	ldr	r3, [pc, #356]	; (800166c <ProcessCommand+0x434>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4618      	mov	r0, r3
 800150a:	f001 ff5c 	bl	80033c6 <ETH_StoreGATEWAY>
			break;
 800150e:	e0eb      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_ip_getsetting:
			ETH_SendSetting();
 8001510:	f002 f831 	bl	8003576 <ETH_SendSetting>
			break;
 8001514:	e0e8      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_adc_set_k0:
			StoreADCConstant(0, _float_command_value);
 8001516:	4b56      	ldr	r3, [pc, #344]	; (8001670 <ProcessCommand+0x438>)
 8001518:	edd3 7a00 	vldr	s15, [r3]
 800151c:	eeb0 0a67 	vmov.f32	s0, s15
 8001520:	2000      	movs	r0, #0
 8001522:	f000 fe4b 	bl	80021bc <StoreADCConstant>
			break;
 8001526:	e0df      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_adc_set_k1:
			StoreADCConstant(1, _float_command_value);
 8001528:	4b51      	ldr	r3, [pc, #324]	; (8001670 <ProcessCommand+0x438>)
 800152a:	edd3 7a00 	vldr	s15, [r3]
 800152e:	eeb0 0a67 	vmov.f32	s0, s15
 8001532:	2001      	movs	r0, #1
 8001534:	f000 fe42 	bl	80021bc <StoreADCConstant>
			break;
 8001538:	e0d6      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_adc_set_k2:
			StoreADCConstant(2, _float_command_value);
 800153a:	4b4d      	ldr	r3, [pc, #308]	; (8001670 <ProcessCommand+0x438>)
 800153c:	edd3 7a00 	vldr	s15, [r3]
 8001540:	eeb0 0a67 	vmov.f32	s0, s15
 8001544:	2002      	movs	r0, #2
 8001546:	f000 fe39 	bl	80021bc <StoreADCConstant>
			break;
 800154a:	e0cd      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_adc_set_k3:
			StoreADCConstant(3, _float_command_value);
 800154c:	4b48      	ldr	r3, [pc, #288]	; (8001670 <ProcessCommand+0x438>)
 800154e:	edd3 7a00 	vldr	s15, [r3]
 8001552:	eeb0 0a67 	vmov.f32	s0, s15
 8001556:	2003      	movs	r0, #3
 8001558:	f000 fe30 	bl	80021bc <StoreADCConstant>
			break;
 800155c:	e0c4      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_adc_set_k4:
			StoreADCConstant(4, _float_command_value);
 800155e:	4b44      	ldr	r3, [pc, #272]	; (8001670 <ProcessCommand+0x438>)
 8001560:	edd3 7a00 	vldr	s15, [r3]
 8001564:	eeb0 0a67 	vmov.f32	s0, s15
 8001568:	2004      	movs	r0, #4
 800156a:	f000 fe27 	bl	80021bc <StoreADCConstant>
			break;
 800156e:	e0bb      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_adc_set_k5:
			StoreADCConstant(5, _float_command_value);
 8001570:	4b3f      	ldr	r3, [pc, #252]	; (8001670 <ProcessCommand+0x438>)
 8001572:	edd3 7a00 	vldr	s15, [r3]
 8001576:	eeb0 0a67 	vmov.f32	s0, s15
 800157a:	2005      	movs	r0, #5
 800157c:	f000 fe1e 	bl	80021bc <StoreADCConstant>
			break;
 8001580:	e0b2      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_adc_set_q0:
			StoreADCConstant(6, _float_command_value);
 8001582:	4b3b      	ldr	r3, [pc, #236]	; (8001670 <ProcessCommand+0x438>)
 8001584:	edd3 7a00 	vldr	s15, [r3]
 8001588:	eeb0 0a67 	vmov.f32	s0, s15
 800158c:	2006      	movs	r0, #6
 800158e:	f000 fe15 	bl	80021bc <StoreADCConstant>
			break;
 8001592:	e0a9      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_adc_set_q1:
			StoreADCConstant(7, _float_command_value);
 8001594:	4b36      	ldr	r3, [pc, #216]	; (8001670 <ProcessCommand+0x438>)
 8001596:	edd3 7a00 	vldr	s15, [r3]
 800159a:	eeb0 0a67 	vmov.f32	s0, s15
 800159e:	2007      	movs	r0, #7
 80015a0:	f000 fe0c 	bl	80021bc <StoreADCConstant>
			break;
 80015a4:	e0a0      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_adc_set_q2:
			StoreADCConstant(8, _float_command_value);
 80015a6:	4b32      	ldr	r3, [pc, #200]	; (8001670 <ProcessCommand+0x438>)
 80015a8:	edd3 7a00 	vldr	s15, [r3]
 80015ac:	eeb0 0a67 	vmov.f32	s0, s15
 80015b0:	2008      	movs	r0, #8
 80015b2:	f000 fe03 	bl	80021bc <StoreADCConstant>
			break;
 80015b6:	e097      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_adc_set_q3:
			StoreADCConstant(9, _float_command_value);
 80015b8:	4b2d      	ldr	r3, [pc, #180]	; (8001670 <ProcessCommand+0x438>)
 80015ba:	edd3 7a00 	vldr	s15, [r3]
 80015be:	eeb0 0a67 	vmov.f32	s0, s15
 80015c2:	2009      	movs	r0, #9
 80015c4:	f000 fdfa 	bl	80021bc <StoreADCConstant>
			break;
 80015c8:	e08e      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_adc_set_q4:
			StoreADCConstant(10, _float_command_value);
 80015ca:	4b29      	ldr	r3, [pc, #164]	; (8001670 <ProcessCommand+0x438>)
 80015cc:	edd3 7a00 	vldr	s15, [r3]
 80015d0:	eeb0 0a67 	vmov.f32	s0, s15
 80015d4:	200a      	movs	r0, #10
 80015d6:	f000 fdf1 	bl	80021bc <StoreADCConstant>
			break;
 80015da:	e085      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_adc_set_q5:
			StoreADCConstant(11, _float_command_value);
 80015dc:	4b24      	ldr	r3, [pc, #144]	; (8001670 <ProcessCommand+0x438>)
 80015de:	edd3 7a00 	vldr	s15, [r3]
 80015e2:	eeb0 0a67 	vmov.f32	s0, s15
 80015e6:	200b      	movs	r0, #11
 80015e8:	f000 fde8 	bl	80021bc <StoreADCConstant>
			break;
 80015ec:	e07c      	b.n	80016e8 <ProcessCommand+0x4b0>


		case cmd_dac_set_k0:
			StoreDACConstant(0, _float_command_value);
 80015ee:	4b20      	ldr	r3, [pc, #128]	; (8001670 <ProcessCommand+0x438>)
 80015f0:	edd3 7a00 	vldr	s15, [r3]
 80015f4:	eeb0 0a67 	vmov.f32	s0, s15
 80015f8:	2000      	movs	r0, #0
 80015fa:	f001 f839 	bl	8002670 <StoreDACConstant>
			break;
 80015fe:	e073      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_dac_set_k1:
			StoreDACConstant(1, _float_command_value);
 8001600:	4b1b      	ldr	r3, [pc, #108]	; (8001670 <ProcessCommand+0x438>)
 8001602:	edd3 7a00 	vldr	s15, [r3]
 8001606:	eeb0 0a67 	vmov.f32	s0, s15
 800160a:	2001      	movs	r0, #1
 800160c:	f001 f830 	bl	8002670 <StoreDACConstant>
			break;
 8001610:	e06a      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_dac_set_k2:
			StoreDACConstant(2, _float_command_value);
 8001612:	4b17      	ldr	r3, [pc, #92]	; (8001670 <ProcessCommand+0x438>)
 8001614:	edd3 7a00 	vldr	s15, [r3]
 8001618:	eeb0 0a67 	vmov.f32	s0, s15
 800161c:	2002      	movs	r0, #2
 800161e:	f001 f827 	bl	8002670 <StoreDACConstant>
			break;
 8001622:	e061      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_dac_set_q0:
			StoreDACConstant(3, _float_command_value);
 8001624:	4b12      	ldr	r3, [pc, #72]	; (8001670 <ProcessCommand+0x438>)
 8001626:	edd3 7a00 	vldr	s15, [r3]
 800162a:	eeb0 0a67 	vmov.f32	s0, s15
 800162e:	2003      	movs	r0, #3
 8001630:	f001 f81e 	bl	8002670 <StoreDACConstant>
			break;
 8001634:	e058      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_dac_set_q1:
			StoreDACConstant(4, _float_command_value);
 8001636:	4b0e      	ldr	r3, [pc, #56]	; (8001670 <ProcessCommand+0x438>)
 8001638:	edd3 7a00 	vldr	s15, [r3]
 800163c:	eeb0 0a67 	vmov.f32	s0, s15
 8001640:	2004      	movs	r0, #4
 8001642:	f001 f815 	bl	8002670 <StoreDACConstant>
			break;
 8001646:	e04f      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_dac_set_q2:
			StoreDACConstant(5, _float_command_value);
 8001648:	4b09      	ldr	r3, [pc, #36]	; (8001670 <ProcessCommand+0x438>)
 800164a:	edd3 7a00 	vldr	s15, [r3]
 800164e:	eeb0 0a67 	vmov.f32	s0, s15
 8001652:	2005      	movs	r0, #5
 8001654:	f001 f80c 	bl	8002670 <StoreDACConstant>
			break;
 8001658:	e046      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_adc_getallcoef:
			SendADCCoefficients();
 800165a:	f000 fdff 	bl	800225c <SendADCCoefficients>
			break;
 800165e:	e043      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_dac_getallcoef:
			SendDACCoefficients();
 8001660:	f001 f856 	bl	8002710 <SendDACCoefficients>
			break;
 8001664:	e040      	b.n	80016e8 <ProcessCommand+0x4b0>
 8001666:	bf00      	nop
 8001668:	200002a4 	.word	0x200002a4
 800166c:	200002ac 	.word	0x200002ac
 8001670:	200002a8 	.word	0x200002a8

		case cmd_set_pre_reg_CH1: //debug
			Set_PreReg_Voltage(0, _command_value);
 8001674:	4b1e      	ldr	r3, [pc, #120]	; (80016f0 <ProcessCommand+0x4b8>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	b29b      	uxth	r3, r3
 800167a:	4619      	mov	r1, r3
 800167c:	2000      	movs	r0, #0
 800167e:	f001 f90d 	bl	800289c <Set_PreReg_Voltage>
			break;
 8001682:	e031      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_set_pre_reg_CH2: //debug
			Set_PreReg_Voltage(1, _command_value);
 8001684:	4b1a      	ldr	r3, [pc, #104]	; (80016f0 <ProcessCommand+0x4b8>)
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	b29b      	uxth	r3, r3
 800168a:	4619      	mov	r1, r3
 800168c:	2001      	movs	r0, #1
 800168e:	f001 f905 	bl	800289c <Set_PreReg_Voltage>
			break;
 8001692:	e029      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_set_pre_reg_CH3: //debug
			Set_PreReg_Voltage(2, _command_value);
 8001694:	4b16      	ldr	r3, [pc, #88]	; (80016f0 <ProcessCommand+0x4b8>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	b29b      	uxth	r3, r3
 800169a:	4619      	mov	r1, r3
 800169c:	2002      	movs	r0, #2
 800169e:	f001 f8fd 	bl	800289c <Set_PreReg_Voltage>
			break;
 80016a2:	e021      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_set_out_reg_CH1: //debug
			Set_OutReg_Voltage(0, _command_value);
 80016a4:	4b12      	ldr	r3, [pc, #72]	; (80016f0 <ProcessCommand+0x4b8>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	4619      	mov	r1, r3
 80016ac:	2000      	movs	r0, #0
 80016ae:	f001 f923 	bl	80028f8 <Set_OutReg_Voltage>
			break;
 80016b2:	e019      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_set_out_reg_CH2: //debug
			Set_OutReg_Voltage(1, _command_value);
 80016b4:	4b0e      	ldr	r3, [pc, #56]	; (80016f0 <ProcessCommand+0x4b8>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	4619      	mov	r1, r3
 80016bc:	2001      	movs	r0, #1
 80016be:	f001 f91b 	bl	80028f8 <Set_OutReg_Voltage>
			break;
 80016c2:	e011      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_set_out_reg_CH3: //debug
			Set_OutReg_Voltage(2, _command_value);
 80016c4:	4b0a      	ldr	r3, [pc, #40]	; (80016f0 <ProcessCommand+0x4b8>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	4619      	mov	r1, r3
 80016cc:	2002      	movs	r0, #2
 80016ce:	f001 f913 	bl	80028f8 <Set_OutReg_Voltage>
			break;
 80016d2:	e009      	b.n	80016e8 <ProcessCommand+0x4b0>

		case cmd_reset:
			System_Reset();
 80016d4:	f001 fda4 	bl	8003220 <System_Reset>
			break;
 80016d8:	e006      	b.n	80016e8 <ProcessCommand+0x4b0>

		default:
			break;
 80016da:	bf00      	nop
 80016dc:	e004      	b.n	80016e8 <ProcessCommand+0x4b0>
			break;
 80016de:	bf00      	nop
 80016e0:	e002      	b.n	80016e8 <ProcessCommand+0x4b0>
			break;
 80016e2:	bf00      	nop
 80016e4:	e000      	b.n	80016e8 <ProcessCommand+0x4b0>
			break;
 80016e6:	bf00      	nop
	}
}
 80016e8:	bf00      	nop
 80016ea:	3708      	adds	r7, #8
 80016ec:	46bd      	mov	sp, r7
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	200002a4 	.word	0x200002a4

080016f4 <get_string_length>:
 * @param s -> pointer on string
 *
 * @return length of string
 */
int get_string_length(const char *s)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
    int len=0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	60fb      	str	r3, [r7, #12]
    while (s[len] != 0)
 8001700:	e002      	b.n	8001708 <get_string_length+0x14>
    {
        len++;
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	3301      	adds	r3, #1
 8001706:	60fb      	str	r3, [r7, #12]
    while (s[len] != 0)
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	687a      	ldr	r2, [r7, #4]
 800170c:	4413      	add	r3, r2
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	2b00      	cmp	r3, #0
 8001712:	d1f6      	bne.n	8001702 <get_string_length+0xe>
    }

    return len;
 8001714:	68fb      	ldr	r3, [r7, #12]
}
 8001716:	4618      	mov	r0, r3
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr

08001722 <StringIsEqual>:
 *
 * @return true -> string is equal
 * @retuen false -> string is not equal
 */
bool StringIsEqual(const uint8_t *one, int one_start, int one_end, const uint8_t *two,int two_start, int two_end)
{
 8001722:	b480      	push	{r7}
 8001724:	b089      	sub	sp, #36	; 0x24
 8001726:	af00      	add	r7, sp, #0
 8001728:	60f8      	str	r0, [r7, #12]
 800172a:	60b9      	str	r1, [r7, #8]
 800172c:	607a      	str	r2, [r7, #4]
 800172e:	603b      	str	r3, [r7, #0]
	if(!((one_start >= 0) || (two_start >= 0) || (one_end >= 0) || (two_end >= 0))) return false; //start and stop must be equal or bigger than 0
 8001730:	68bb      	ldr	r3, [r7, #8]
 8001732:	2b00      	cmp	r3, #0
 8001734:	da0a      	bge.n	800174c <StringIsEqual+0x2a>
 8001736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001738:	2b00      	cmp	r3, #0
 800173a:	da07      	bge.n	800174c <StringIsEqual+0x2a>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	da04      	bge.n	800174c <StringIsEqual+0x2a>
 8001742:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001744:	2b00      	cmp	r3, #0
 8001746:	da01      	bge.n	800174c <StringIsEqual+0x2a>
 8001748:	2300      	movs	r3, #0
 800174a:	e02c      	b.n	80017a6 <StringIsEqual+0x84>

	int one_length = one_end - one_start;
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	68bb      	ldr	r3, [r7, #8]
 8001750:	1ad3      	subs	r3, r2, r3
 8001752:	61bb      	str	r3, [r7, #24]
	int two_length = two_end - two_start;
 8001754:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001756:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001758:	1ad3      	subs	r3, r2, r3
 800175a:	617b      	str	r3, [r7, #20]

	if(!((one_length > 0) || (two_length > 0))) return false; //length must be bigger than 0
 800175c:	69bb      	ldr	r3, [r7, #24]
 800175e:	2b00      	cmp	r3, #0
 8001760:	dc04      	bgt.n	800176c <StringIsEqual+0x4a>
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	2b00      	cmp	r3, #0
 8001766:	dc01      	bgt.n	800176c <StringIsEqual+0x4a>
 8001768:	2300      	movs	r3, #0
 800176a:	e01c      	b.n	80017a6 <StringIsEqual+0x84>
	if(!(one_length == two_length)) return false; //length of one and two must be equal
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	429a      	cmp	r2, r3
 8001772:	d001      	beq.n	8001778 <StringIsEqual+0x56>
 8001774:	2300      	movs	r3, #0
 8001776:	e016      	b.n	80017a6 <StringIsEqual+0x84>

	for(int i = 0;i < one_length; i++)
 8001778:	2300      	movs	r3, #0
 800177a:	61fb      	str	r3, [r7, #28]
 800177c:	e00e      	b.n	800179c <StringIsEqual+0x7a>
	{
		if(!(one[i] == two[i])) return false;
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	68fa      	ldr	r2, [r7, #12]
 8001782:	4413      	add	r3, r2
 8001784:	781a      	ldrb	r2, [r3, #0]
 8001786:	69fb      	ldr	r3, [r7, #28]
 8001788:	6839      	ldr	r1, [r7, #0]
 800178a:	440b      	add	r3, r1
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	429a      	cmp	r2, r3
 8001790:	d001      	beq.n	8001796 <StringIsEqual+0x74>
 8001792:	2300      	movs	r3, #0
 8001794:	e007      	b.n	80017a6 <StringIsEqual+0x84>
	for(int i = 0;i < one_length; i++)
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	3301      	adds	r3, #1
 800179a:	61fb      	str	r3, [r7, #28]
 800179c:	69fa      	ldr	r2, [r7, #28]
 800179e:	69bb      	ldr	r3, [r7, #24]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	dbec      	blt.n	800177e <StringIsEqual+0x5c>
	}

	return true;
 80017a4:	2301      	movs	r3, #1
}
 80017a6:	4618      	mov	r0, r3
 80017a8:	3724      	adds	r7, #36	; 0x24
 80017aa:	46bd      	mov	sp, r7
 80017ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b0:	4770      	bx	lr

080017b2 <GetDelimiterPosition>:
 * @param character -> searched character
 *
 * @return position of searched character or -1 if character is not found
 */
int GetDelimiterPosition(const uint8_t *string, int length, uint8_t character)
{
 80017b2:	b480      	push	{r7}
 80017b4:	b087      	sub	sp, #28
 80017b6:	af00      	add	r7, sp, #0
 80017b8:	60f8      	str	r0, [r7, #12]
 80017ba:	60b9      	str	r1, [r7, #8]
 80017bc:	4613      	mov	r3, r2
 80017be:	71fb      	strb	r3, [r7, #7]
	for(int i = 0;i<length; i++)
 80017c0:	2300      	movs	r3, #0
 80017c2:	617b      	str	r3, [r7, #20]
 80017c4:	e00b      	b.n	80017de <GetDelimiterPosition+0x2c>
	{
		if(string[i] == character)
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	68fa      	ldr	r2, [r7, #12]
 80017ca:	4413      	add	r3, r2
 80017cc:	781b      	ldrb	r3, [r3, #0]
 80017ce:	79fa      	ldrb	r2, [r7, #7]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d101      	bne.n	80017d8 <GetDelimiterPosition+0x26>
		{
			return i;
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	e008      	b.n	80017ea <GetDelimiterPosition+0x38>
	for(int i = 0;i<length; i++)
 80017d8:	697b      	ldr	r3, [r7, #20]
 80017da:	3301      	adds	r3, #1
 80017dc:	617b      	str	r3, [r7, #20]
 80017de:	697a      	ldr	r2, [r7, #20]
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	429a      	cmp	r2, r3
 80017e4:	dbef      	blt.n	80017c6 <GetDelimiterPosition+0x14>
		}
	}

	return -1;
 80017e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80017ea:	4618      	mov	r0, r3
 80017ec:	371c      	adds	r7, #28
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr
	...

080017f8 <ProcessLine>:
 *
 * @return true -> correct processing
 * @return false -> wrong command
 */
bool ProcessLine(const uint8_t *Buffer, int legth)
{
 80017f8:	b590      	push	{r4, r7, lr}
 80017fa:	b08f      	sub	sp, #60	; 0x3c
 80017fc:	af02      	add	r7, sp, #8
 80017fe:	6078      	str	r0, [r7, #4]
 8001800:	6039      	str	r1, [r7, #0]
	int delim_position = GetDelimiterPosition(Buffer,legth,(uint8_t)'='); //position of delimiter =
 8001802:	223d      	movs	r2, #61	; 0x3d
 8001804:	6839      	ldr	r1, [r7, #0]
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f7ff ffd3 	bl	80017b2 <GetDelimiterPosition>
 800180c:	6238      	str	r0, [r7, #32]
	if(delim_position == -1) return false; //delimiter not found
 800180e:	6a3b      	ldr	r3, [r7, #32]
 8001810:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001814:	d101      	bne.n	800181a <ProcessLine+0x22>
 8001816:	2300      	movs	r3, #0
 8001818:	e0e4      	b.n	80019e4 <ProcessLine+0x1ec>

	_command_id  = -1;
 800181a:	4b74      	ldr	r3, [pc, #464]	; (80019ec <ProcessLine+0x1f4>)
 800181c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001820:	601a      	str	r2, [r3, #0]

	_command_value = 0;
 8001822:	4b73      	ldr	r3, [pc, #460]	; (80019f0 <ProcessLine+0x1f8>)
 8001824:	2200      	movs	r2, #0
 8001826:	601a      	str	r2, [r3, #0]
	_float_command_value = 0;
 8001828:	4b72      	ldr	r3, [pc, #456]	; (80019f4 <ProcessLine+0x1fc>)
 800182a:	f04f 0200 	mov.w	r2, #0
 800182e:	601a      	str	r2, [r3, #0]
	_u32_command_value = 0;
 8001830:	4b71      	ldr	r3, [pc, #452]	; (80019f8 <ProcessLine+0x200>)
 8001832:	2200      	movs	r2, #0
 8001834:	601a      	str	r2, [r3, #0]

	if(Buffer[0] == '/') //string start with "/"...command is convert from number
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b2f      	cmp	r3, #47	; 0x2f
 800183c:	d133      	bne.n	80018a6 <ProcessLine+0xae>
	{
		uint8_t buffer_for_id[3] = {0}; //buffer for convert
 800183e:	4b6f      	ldr	r3, [pc, #444]	; (80019fc <ProcessLine+0x204>)
 8001840:	881b      	ldrh	r3, [r3, #0]
 8001842:	81bb      	strh	r3, [r7, #12]
 8001844:	2300      	movs	r3, #0
 8001846:	73bb      	strb	r3, [r7, #14]

		for(int i = 1; i<(delim_position); i++ )
 8001848:	2301      	movs	r3, #1
 800184a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800184c:	e019      	b.n	8001882 <ProcessLine+0x8a>
		{
			if(i > 3) break;// i bigger then buffer_for_id
 800184e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001850:	2b03      	cmp	r3, #3
 8001852:	dc1b      	bgt.n	800188c <ProcessLine+0x94>
			char c = Buffer[i]; //take character from Buffer
 8001854:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	4413      	add	r3, r2
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	77fb      	strb	r3, [r7, #31]
			if(!(c >= '0' && c <= '9')) return false; //character is not number
 800185e:	7ffb      	ldrb	r3, [r7, #31]
 8001860:	2b2f      	cmp	r3, #47	; 0x2f
 8001862:	d902      	bls.n	800186a <ProcessLine+0x72>
 8001864:	7ffb      	ldrb	r3, [r7, #31]
 8001866:	2b39      	cmp	r3, #57	; 0x39
 8001868:	d901      	bls.n	800186e <ProcessLine+0x76>
 800186a:	2300      	movs	r3, #0
 800186c:	e0ba      	b.n	80019e4 <ProcessLine+0x1ec>
			buffer_for_id[i-1] = c;
 800186e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001870:	3b01      	subs	r3, #1
 8001872:	3330      	adds	r3, #48	; 0x30
 8001874:	443b      	add	r3, r7
 8001876:	7ffa      	ldrb	r2, [r7, #31]
 8001878:	f803 2c24 	strb.w	r2, [r3, #-36]
		for(int i = 1; i<(delim_position); i++ )
 800187c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800187e:	3301      	adds	r3, #1
 8001880:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001882:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001884:	6a3b      	ldr	r3, [r7, #32]
 8001886:	429a      	cmp	r2, r3
 8001888:	dbe1      	blt.n	800184e <ProcessLine+0x56>
 800188a:	e000      	b.n	800188e <ProcessLine+0x96>
			if(i > 3) break;// i bigger then buffer_for_id
 800188c:	bf00      	nop

		}
			_command_form = cform_short;
 800188e:	4b5c      	ldr	r3, [pc, #368]	; (8001a00 <ProcessLine+0x208>)
 8001890:	2201      	movs	r2, #1
 8001892:	701a      	strb	r2, [r3, #0]
			_command_id = atoi((char *)buffer_for_id); //convert string to int
 8001894:	f107 030c 	add.w	r3, r7, #12
 8001898:	4618      	mov	r0, r3
 800189a:	f006 fef2 	bl	8008682 <atoi>
 800189e:	4603      	mov	r3, r0
 80018a0:	4a52      	ldr	r2, [pc, #328]	; (80019ec <ProcessLine+0x1f4>)
 80018a2:	6013      	str	r3, [r2, #0]
 80018a4:	e02c      	b.n	8001900 <ProcessLine+0x108>
	}

	else //command not start with "/"
	{
		//search equal string in command_string table
		for(int i = 0;i<(sizeof(command_strings)/20); i++)
 80018a6:	2300      	movs	r3, #0
 80018a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80018aa:	e023      	b.n	80018f4 <ProcessLine+0xfc>
		{
			if(StringIsEqual(Buffer, 0, delim_position, (uint8_t *)command_strings[i], 0, get_string_length(command_strings[i])))
 80018ac:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018ae:	4613      	mov	r3, r2
 80018b0:	009b      	lsls	r3, r3, #2
 80018b2:	4413      	add	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	4a53      	ldr	r2, [pc, #332]	; (8001a04 <ProcessLine+0x20c>)
 80018b8:	189c      	adds	r4, r3, r2
 80018ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80018bc:	4613      	mov	r3, r2
 80018be:	009b      	lsls	r3, r3, #2
 80018c0:	4413      	add	r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4a4f      	ldr	r2, [pc, #316]	; (8001a04 <ProcessLine+0x20c>)
 80018c6:	4413      	add	r3, r2
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7ff ff13 	bl	80016f4 <get_string_length>
 80018ce:	4603      	mov	r3, r0
 80018d0:	9301      	str	r3, [sp, #4]
 80018d2:	2300      	movs	r3, #0
 80018d4:	9300      	str	r3, [sp, #0]
 80018d6:	4623      	mov	r3, r4
 80018d8:	6a3a      	ldr	r2, [r7, #32]
 80018da:	2100      	movs	r1, #0
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	f7ff ff20 	bl	8001722 <StringIsEqual>
 80018e2:	4603      	mov	r3, r0
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d002      	beq.n	80018ee <ProcessLine+0xf6>
			{
				_command_id  = i; //get command position
 80018e8:	4a40      	ldr	r2, [pc, #256]	; (80019ec <ProcessLine+0x1f4>)
 80018ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018ec:	6013      	str	r3, [r2, #0]
		for(int i = 0;i<(sizeof(command_strings)/20); i++)
 80018ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018f0:	3301      	adds	r3, #1
 80018f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80018f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018f6:	2b4d      	cmp	r3, #77	; 0x4d
 80018f8:	d9d8      	bls.n	80018ac <ProcessLine+0xb4>
			}
		}
		_command_form = cform_full;
 80018fa:	4b41      	ldr	r3, [pc, #260]	; (8001a00 <ProcessLine+0x208>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	701a      	strb	r2, [r3, #0]
	}

	if(_command_id == -1) return false; //command not found
 8001900:	4b3a      	ldr	r3, [pc, #232]	; (80019ec <ProcessLine+0x1f4>)
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001908:	d101      	bne.n	800190e <ProcessLine+0x116>
 800190a:	2300      	movs	r3, #0
 800190c:	e06a      	b.n	80019e4 <ProcessLine+0x1ec>

	if(Command_parse[_command_id] == cparse_non) return true; //non parsing
 800190e:	4b37      	ldr	r3, [pc, #220]	; (80019ec <ProcessLine+0x1f4>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a3d      	ldr	r2, [pc, #244]	; (8001a08 <ProcessLine+0x210>)
 8001914:	5cd3      	ldrb	r3, [r2, r3]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d101      	bne.n	800191e <ProcessLine+0x126>
 800191a:	2301      	movs	r3, #1
 800191c:	e062      	b.n	80019e4 <ProcessLine+0x1ec>


	uint8_t buffer_for_number[12] = {0}; //buffer for convert
 800191e:	2300      	movs	r3, #0
 8001920:	613b      	str	r3, [r7, #16]
 8001922:	f107 0314 	add.w	r3, r7, #20
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
 800192a:	605a      	str	r2, [r3, #4]

	//take character to convert from Buffer
	for(int i = 0; i<(legth-delim_position-1); i++ )
 800192c:	2300      	movs	r3, #0
 800192e:	627b      	str	r3, [r7, #36]	; 0x24
 8001930:	e021      	b.n	8001976 <ProcessLine+0x17e>
	{
		if(i > 11) return false;// i bigger then buffer_for_int size
 8001932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001934:	2b0b      	cmp	r3, #11
 8001936:	dd01      	ble.n	800193c <ProcessLine+0x144>
 8001938:	2300      	movs	r3, #0
 800193a:	e053      	b.n	80019e4 <ProcessLine+0x1ec>
		char c = Buffer[delim_position+1+i]; //take character from Buffer
 800193c:	6a3b      	ldr	r3, [r7, #32]
 800193e:	1c5a      	adds	r2, r3, #1
 8001940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001942:	4413      	add	r3, r2
 8001944:	461a      	mov	r2, r3
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	4413      	add	r3, r2
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	77bb      	strb	r3, [r7, #30]
		if(!((c >= '0' && c <= '9') || c == '.')) return false; //character is not number
 800194e:	7fbb      	ldrb	r3, [r7, #30]
 8001950:	2b2f      	cmp	r3, #47	; 0x2f
 8001952:	d902      	bls.n	800195a <ProcessLine+0x162>
 8001954:	7fbb      	ldrb	r3, [r7, #30]
 8001956:	2b39      	cmp	r3, #57	; 0x39
 8001958:	d904      	bls.n	8001964 <ProcessLine+0x16c>
 800195a:	7fbb      	ldrb	r3, [r7, #30]
 800195c:	2b2e      	cmp	r3, #46	; 0x2e
 800195e:	d001      	beq.n	8001964 <ProcessLine+0x16c>
 8001960:	2300      	movs	r3, #0
 8001962:	e03f      	b.n	80019e4 <ProcessLine+0x1ec>
		buffer_for_number[i] = c;
 8001964:	f107 0210 	add.w	r2, r7, #16
 8001968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196a:	4413      	add	r3, r2
 800196c:	7fba      	ldrb	r2, [r7, #30]
 800196e:	701a      	strb	r2, [r3, #0]
	for(int i = 0; i<(legth-delim_position-1); i++ )
 8001970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001972:	3301      	adds	r3, #1
 8001974:	627b      	str	r3, [r7, #36]	; 0x24
 8001976:	683a      	ldr	r2, [r7, #0]
 8001978:	6a3b      	ldr	r3, [r7, #32]
 800197a:	1ad3      	subs	r3, r2, r3
 800197c:	3b01      	subs	r3, #1
 800197e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001980:	429a      	cmp	r2, r3
 8001982:	dbd6      	blt.n	8001932 <ProcessLine+0x13a>
	}

	//convert buffer to number according to Command_parse
	if(Command_parse[_command_id] == cparse_int)
 8001984:	4b19      	ldr	r3, [pc, #100]	; (80019ec <ProcessLine+0x1f4>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	4a1f      	ldr	r2, [pc, #124]	; (8001a08 <ProcessLine+0x210>)
 800198a:	5cd3      	ldrb	r3, [r2, r3]
 800198c:	2b01      	cmp	r3, #1
 800198e:	d108      	bne.n	80019a2 <ProcessLine+0x1aa>
	{
		_command_value = atoi((char *)buffer_for_number); //convert string to int
 8001990:	f107 0310 	add.w	r3, r7, #16
 8001994:	4618      	mov	r0, r3
 8001996:	f006 fe74 	bl	8008682 <atoi>
 800199a:	4603      	mov	r3, r0
 800199c:	4a14      	ldr	r2, [pc, #80]	; (80019f0 <ProcessLine+0x1f8>)
 800199e:	6013      	str	r3, [r2, #0]
 80019a0:	e01f      	b.n	80019e2 <ProcessLine+0x1ea>
	}
	else if(Command_parse[_command_id] == cparse_float)
 80019a2:	4b12      	ldr	r3, [pc, #72]	; (80019ec <ProcessLine+0x1f4>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	4a18      	ldr	r2, [pc, #96]	; (8001a08 <ProcessLine+0x210>)
 80019a8:	5cd3      	ldrb	r3, [r2, r3]
 80019aa:	2b02      	cmp	r3, #2
 80019ac:	d10a      	bne.n	80019c4 <ProcessLine+0x1cc>
	{
		_float_command_value = atoff((char *)buffer_for_number); //convert string to float
 80019ae:	f107 0310 	add.w	r3, r7, #16
 80019b2:	4618      	mov	r0, r3
 80019b4:	f006 fe62 	bl	800867c <atoff>
 80019b8:	eef0 7a40 	vmov.f32	s15, s0
 80019bc:	4b0d      	ldr	r3, [pc, #52]	; (80019f4 <ProcessLine+0x1fc>)
 80019be:	edc3 7a00 	vstr	s15, [r3]
 80019c2:	e00e      	b.n	80019e2 <ProcessLine+0x1ea>
	}
	else if(Command_parse[_command_id] == cparse_u32t)
 80019c4:	4b09      	ldr	r3, [pc, #36]	; (80019ec <ProcessLine+0x1f4>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a0f      	ldr	r2, [pc, #60]	; (8001a08 <ProcessLine+0x210>)
 80019ca:	5cd3      	ldrb	r3, [r2, r3]
 80019cc:	2b03      	cmp	r3, #3
 80019ce:	d108      	bne.n	80019e2 <ProcessLine+0x1ea>
	{
		_u32_command_value = (uint32_t)atoll((char *)buffer_for_number); //convert string to uint32_t
 80019d0:	f107 0310 	add.w	r3, r7, #16
 80019d4:	4618      	mov	r0, r3
 80019d6:	f006 fe58 	bl	800868a <atoll>
 80019da:	4602      	mov	r2, r0
 80019dc:	460b      	mov	r3, r1
 80019de:	4b06      	ldr	r3, [pc, #24]	; (80019f8 <ProcessLine+0x200>)
 80019e0:	601a      	str	r2, [r3, #0]
	}


	return true;
 80019e2:	2301      	movs	r3, #1
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3734      	adds	r7, #52	; 0x34
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd90      	pop	{r4, r7, pc}
 80019ec:	200002a0 	.word	0x200002a0
 80019f0:	200002a4 	.word	0x200002a4
 80019f4:	200002a8 	.word	0x200002a8
 80019f8:	200002ac 	.word	0x200002ac
 80019fc:	0800cdd0 	.word	0x0800cdd0
 8001a00:	200002b0 	.word	0x200002b0
 8001a04:	0800ce1c 	.word	0x0800ce1c
 8001a08:	20000000 	.word	0x20000000

08001a0c <ProcessCommunication_UART>:
 *
 * @return true -> correct processing
 * @return false -> wrong command or not found new line
 */
bool ProcessCommunication_UART()
{
 8001a0c:	b580      	push	{r7, lr}
 8001a0e:	b094      	sub	sp, #80	; 0x50
 8001a10:	af00      	add	r7, sp, #0
	if(!Uart_BufferNotEmpty()) return false;
 8001a12:	f001 fe97 	bl	8003744 <Uart_BufferNotEmpty>
 8001a16:	4603      	mov	r3, r0
 8001a18:	f083 0301 	eor.w	r3, r3, #1
 8001a1c:	b2db      	uxtb	r3, r3
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d001      	beq.n	8001a26 <ProcessCommunication_UART+0x1a>
 8001a22:	2300      	movs	r3, #0
 8001a24:	e05a      	b.n	8001adc <ProcessCommunication_UART+0xd0>

	uint8_t line_buffer[64] = {0};
 8001a26:	2300      	movs	r3, #0
 8001a28:	607b      	str	r3, [r7, #4]
 8001a2a:	f107 0308 	add.w	r3, r7, #8
 8001a2e:	223c      	movs	r2, #60	; 0x3c
 8001a30:	2100      	movs	r1, #0
 8001a32:	4618      	mov	r0, r3
 8001a34:	f006 fe6e 	bl	8008714 <memset>
	uint8_t line_counter = 0;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	uint32_t timeout_timer = HAL_GetTick();
 8001a3e:	f002 fdaf 	bl	80045a0 <HAL_GetTick>
 8001a42:	64b8      	str	r0, [r7, #72]	; 0x48

	while(true)
	{
		if((HAL_GetTick() - timeout_timer) >= 50) return false;
 8001a44:	f002 fdac 	bl	80045a0 <HAL_GetTick>
 8001a48:	4602      	mov	r2, r0
 8001a4a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a4c:	1ad3      	subs	r3, r2, r3
 8001a4e:	2b31      	cmp	r3, #49	; 0x31
 8001a50:	d901      	bls.n	8001a56 <ProcessCommunication_UART+0x4a>
 8001a52:	2300      	movs	r3, #0
 8001a54:	e042      	b.n	8001adc <ProcessCommunication_UART+0xd0>
		if(!Uart_BufferNotEmpty()) continue;
 8001a56:	f001 fe75 	bl	8003744 <Uart_BufferNotEmpty>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	f083 0301 	eor.w	r3, r3, #1
 8001a60:	b2db      	uxtb	r3, r3
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d138      	bne.n	8001ad8 <ProcessCommunication_UART+0xcc>

		uint8_t data = Uart_ReadBuffer();
 8001a66:	f001 feaf 	bl	80037c8 <Uart_ReadBuffer>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

		if(data == '\n' || data == '\r')
 8001a70:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001a74:	2b0a      	cmp	r3, #10
 8001a76:	d003      	beq.n	8001a80 <ProcessCommunication_UART+0x74>
 8001a78:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001a7c:	2b0d      	cmp	r3, #13
 8001a7e:	d118      	bne.n	8001ab2 <ProcessCommunication_UART+0xa6>
		{
			if(line_counter == 0) return false;
 8001a80:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d101      	bne.n	8001a8c <ProcessCommunication_UART+0x80>
 8001a88:	2300      	movs	r3, #0
 8001a8a:	e027      	b.n	8001adc <ProcessCommunication_UART+0xd0>

			bool b = ProcessLine(line_buffer, line_counter);
 8001a8c:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8001a90:	1d3b      	adds	r3, r7, #4
 8001a92:	4611      	mov	r1, r2
 8001a94:	4618      	mov	r0, r3
 8001a96:	f7ff feaf 	bl	80017f8 <ProcessLine>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

			line_counter = 0;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			_command_source = csource_UART;
 8001aa6:	4b0f      	ldr	r3, [pc, #60]	; (8001ae4 <ProcessCommunication_UART+0xd8>)
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	701a      	strb	r2, [r3, #0]
			return b;
 8001aac:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001ab0:	e014      	b.n	8001adc <ProcessCommunication_UART+0xd0>
		}
		else
		{
			line_buffer[line_counter] = data;
 8001ab2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001ab6:	3350      	adds	r3, #80	; 0x50
 8001ab8:	443b      	add	r3, r7
 8001aba:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001abe:	f803 2c4c 	strb.w	r2, [r3, #-76]
			line_counter++;
 8001ac2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001ac6:	3301      	adds	r3, #1
 8001ac8:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			if(line_counter > (sizeof(line_buffer)-1)) return false;
 8001acc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001ad0:	2b3f      	cmp	r3, #63	; 0x3f
 8001ad2:	d9b7      	bls.n	8001a44 <ProcessCommunication_UART+0x38>
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	e001      	b.n	8001adc <ProcessCommunication_UART+0xd0>
		if(!Uart_BufferNotEmpty()) continue;
 8001ad8:	bf00      	nop
	{
 8001ada:	e7b3      	b.n	8001a44 <ProcessCommunication_UART+0x38>
		}
	}
}
 8001adc:	4618      	mov	r0, r3
 8001ade:	3750      	adds	r7, #80	; 0x50
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	bd80      	pop	{r7, pc}
 8001ae4:	200002b1 	.word	0x200002b1

08001ae8 <ProcessCommunication_ETH>:
 *
 * @return true -> correct processing
 * @return false -> wrong command or not found new line
 */
bool ProcessCommunication_ETH()
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b094      	sub	sp, #80	; 0x50
 8001aec:	af00      	add	r7, sp, #0
	if(!ETH_BufferNotEmpty()) return false;
 8001aee:	f000 fa83 	bl	8001ff8 <ETH_BufferNotEmpty>
 8001af2:	4603      	mov	r3, r0
 8001af4:	f083 0301 	eor.w	r3, r3, #1
 8001af8:	b2db      	uxtb	r3, r3
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <ProcessCommunication_ETH+0x1a>
 8001afe:	2300      	movs	r3, #0
 8001b00:	e054      	b.n	8001bac <ProcessCommunication_ETH+0xc4>

	uint8_t line_buffer[64] = {0};
 8001b02:	2300      	movs	r3, #0
 8001b04:	607b      	str	r3, [r7, #4]
 8001b06:	f107 0308 	add.w	r3, r7, #8
 8001b0a:	223c      	movs	r2, #60	; 0x3c
 8001b0c:	2100      	movs	r1, #0
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f006 fe00 	bl	8008714 <memset>
	uint8_t line_counter = 0;
 8001b14:	2300      	movs	r3, #0
 8001b16:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

	uint32_t timeout_timer = HAL_GetTick();
 8001b1a:	f002 fd41 	bl	80045a0 <HAL_GetTick>
 8001b1e:	64b8      	str	r0, [r7, #72]	; 0x48

	while(true)
	{
		if((HAL_GetTick()-timeout_timer) >= 50) return false;
 8001b20:	f002 fd3e 	bl	80045a0 <HAL_GetTick>
 8001b24:	4602      	mov	r2, r0
 8001b26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b28:	1ad3      	subs	r3, r2, r3
 8001b2a:	2b31      	cmp	r3, #49	; 0x31
 8001b2c:	d901      	bls.n	8001b32 <ProcessCommunication_ETH+0x4a>
 8001b2e:	2300      	movs	r3, #0
 8001b30:	e03c      	b.n	8001bac <ProcessCommunication_ETH+0xc4>
		if(!ETH_BufferNotEmpty()) continue;
 8001b32:	f000 fa61 	bl	8001ff8 <ETH_BufferNotEmpty>
 8001b36:	4603      	mov	r3, r0
 8001b38:	f083 0301 	eor.w	r3, r3, #1
 8001b3c:	b2db      	uxtb	r3, r3
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d132      	bne.n	8001ba8 <ProcessCommunication_ETH+0xc0>

		uint8_t data = ETH_ReadBuffer();
 8001b42:	f000 faa7 	bl	8002094 <ETH_ReadBuffer>
 8001b46:	4603      	mov	r3, r0
 8001b48:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

		if(data == '\n' || data == '\r')
 8001b4c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001b50:	2b0a      	cmp	r3, #10
 8001b52:	d003      	beq.n	8001b5c <ProcessCommunication_ETH+0x74>
 8001b54:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8001b58:	2b0d      	cmp	r3, #13
 8001b5a:	d112      	bne.n	8001b82 <ProcessCommunication_ETH+0x9a>
		{
			bool b = ProcessLine(line_buffer, line_counter);
 8001b5c:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8001b60:	1d3b      	adds	r3, r7, #4
 8001b62:	4611      	mov	r1, r2
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7ff fe47 	bl	80017f8 <ProcessLine>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

			line_counter = 0;
 8001b70:	2300      	movs	r3, #0
 8001b72:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			_command_source = csource_ETH;
 8001b76:	4b0f      	ldr	r3, [pc, #60]	; (8001bb4 <ProcessCommunication_ETH+0xcc>)
 8001b78:	2201      	movs	r2, #1
 8001b7a:	701a      	strb	r2, [r3, #0]
			return b;
 8001b7c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001b80:	e014      	b.n	8001bac <ProcessCommunication_ETH+0xc4>
		}
		else
		{
			line_buffer[line_counter] = data;
 8001b82:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001b86:	3350      	adds	r3, #80	; 0x50
 8001b88:	443b      	add	r3, r7
 8001b8a:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8001b8e:	f803 2c4c 	strb.w	r2, [r3, #-76]
			line_counter++;
 8001b92:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001b96:	3301      	adds	r3, #1
 8001b98:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
			if(line_counter > (sizeof(line_buffer)-1)) return false;
 8001b9c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001ba0:	2b3f      	cmp	r3, #63	; 0x3f
 8001ba2:	d9bd      	bls.n	8001b20 <ProcessCommunication_ETH+0x38>
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	e001      	b.n	8001bac <ProcessCommunication_ETH+0xc4>
		if(!ETH_BufferNotEmpty()) continue;
 8001ba8:	bf00      	nop
	{
 8001baa:	e7b9      	b.n	8001b20 <ProcessCommunication_ETH+0x38>
		}
	}
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3750      	adds	r7, #80	; 0x50
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}
 8001bb4:	200002b1 	.word	0x200002b1

08001bb8 <SendCommunication>:
 * @param command_id -> number of data command
 * @param data -> data to be transmitted
 *
 */
void SendCommunication(eCommand_Id command_id, int data)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b08c      	sub	sp, #48	; 0x30
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	6039      	str	r1, [r7, #0]
 8001bc2:	71fb      	strb	r3, [r7, #7]
	char sprint_buffer[32];
	uint8_t size = 0;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if(_command_form == cform_full)
 8001bca:	4b21      	ldr	r3, [pc, #132]	; (8001c50 <SendCommunication+0x98>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d110      	bne.n	8001bf4 <SendCommunication+0x3c>
	{
		size = sprintf(sprint_buffer,"%s=%d\r\n",command_strings[command_id],data);
 8001bd2:	79fa      	ldrb	r2, [r7, #7]
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	009b      	lsls	r3, r3, #2
 8001bd8:	4413      	add	r3, r2
 8001bda:	009b      	lsls	r3, r3, #2
 8001bdc:	4a1d      	ldr	r2, [pc, #116]	; (8001c54 <SendCommunication+0x9c>)
 8001bde:	441a      	add	r2, r3
 8001be0:	f107 000c 	add.w	r0, r7, #12
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	491c      	ldr	r1, [pc, #112]	; (8001c58 <SendCommunication+0xa0>)
 8001be8:	f007 faf6 	bl	80091d8 <siprintf>
 8001bec:	4603      	mov	r3, r0
 8001bee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001bf2:	e00d      	b.n	8001c10 <SendCommunication+0x58>
	}
	else if(_command_form == cform_short)
 8001bf4:	4b16      	ldr	r3, [pc, #88]	; (8001c50 <SendCommunication+0x98>)
 8001bf6:	781b      	ldrb	r3, [r3, #0]
 8001bf8:	2b01      	cmp	r3, #1
 8001bfa:	d109      	bne.n	8001c10 <SendCommunication+0x58>
	{
		size = sprintf(sprint_buffer,"/%d=%d\r\n",(int)command_id,data);
 8001bfc:	79fa      	ldrb	r2, [r7, #7]
 8001bfe:	f107 000c 	add.w	r0, r7, #12
 8001c02:	683b      	ldr	r3, [r7, #0]
 8001c04:	4915      	ldr	r1, [pc, #84]	; (8001c5c <SendCommunication+0xa4>)
 8001c06:	f007 fae7 	bl	80091d8 <siprintf>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	if(_command_source == csource_UART)
 8001c10:	4b13      	ldr	r3, [pc, #76]	; (8001c60 <SendCommunication+0xa8>)
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	2b00      	cmp	r3, #0
 8001c16:	d109      	bne.n	8001c2c <SendCommunication+0x74>
	{
		Uart_Send(sprint_buffer, size);
 8001c18:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c1c:	b29a      	uxth	r2, r3
 8001c1e:	f107 030c 	add.w	r3, r7, #12
 8001c22:	4611      	mov	r1, r2
 8001c24:	4618      	mov	r0, r3
 8001c26:	f001 fdf9 	bl	800381c <Uart_Send>
	else if(_command_source == csource_ETH)
	{
		ETH_Send(sprint_buffer, size);
	}

}
 8001c2a:	e00c      	b.n	8001c46 <SendCommunication+0x8e>
	else if(_command_source == csource_ETH)
 8001c2c:	4b0c      	ldr	r3, [pc, #48]	; (8001c60 <SendCommunication+0xa8>)
 8001c2e:	781b      	ldrb	r3, [r3, #0]
 8001c30:	2b01      	cmp	r3, #1
 8001c32:	d108      	bne.n	8001c46 <SendCommunication+0x8e>
		ETH_Send(sprint_buffer, size);
 8001c34:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001c38:	b29a      	uxth	r2, r3
 8001c3a:	f107 030c 	add.w	r3, r7, #12
 8001c3e:	4611      	mov	r1, r2
 8001c40:	4618      	mov	r0, r3
 8001c42:	f000 fa51 	bl	80020e8 <ETH_Send>
}
 8001c46:	bf00      	nop
 8001c48:	3730      	adds	r7, #48	; 0x30
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200002b0 	.word	0x200002b0
 8001c54:	0800ce1c 	.word	0x0800ce1c
 8001c58:	0800cdd4 	.word	0x0800cdd4
 8001c5c:	0800cddc 	.word	0x0800cddc
 8001c60:	200002b1 	.word	0x200002b1

08001c64 <SendCommunication_float>:
 * @param command_id -> number of data command
 * @param data -> data to be transmitted
 *
 */
void SendCommunication_float(eCommand_Id command_id, float data)
{
 8001c64:	b590      	push	{r4, r7, lr}
 8001c66:	b08f      	sub	sp, #60	; 0x3c
 8001c68:	af02      	add	r7, sp, #8
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	ed87 0a00 	vstr	s0, [r7]
 8001c70:	71fb      	strb	r3, [r7, #7]
	char sprint_buffer[32];
	uint8_t size = 0;
 8001c72:	2300      	movs	r3, #0
 8001c74:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if(_command_form == cform_full)
 8001c78:	4b27      	ldr	r3, [pc, #156]	; (8001d18 <SendCommunication_float+0xb4>)
 8001c7a:	781b      	ldrb	r3, [r3, #0]
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d117      	bne.n	8001cb0 <SendCommunication_float+0x4c>
	{
		size = sprintf(sprint_buffer,"%s=%f\r\n",command_strings[command_id],data);
 8001c80:	79fa      	ldrb	r2, [r7, #7]
 8001c82:	4613      	mov	r3, r2
 8001c84:	009b      	lsls	r3, r3, #2
 8001c86:	4413      	add	r3, r2
 8001c88:	009b      	lsls	r3, r3, #2
 8001c8a:	4a24      	ldr	r2, [pc, #144]	; (8001d1c <SendCommunication_float+0xb8>)
 8001c8c:	189c      	adds	r4, r3, r2
 8001c8e:	6838      	ldr	r0, [r7, #0]
 8001c90:	f7fe fc62 	bl	8000558 <__aeabi_f2d>
 8001c94:	4602      	mov	r2, r0
 8001c96:	460b      	mov	r3, r1
 8001c98:	f107 000c 	add.w	r0, r7, #12
 8001c9c:	e9cd 2300 	strd	r2, r3, [sp]
 8001ca0:	4622      	mov	r2, r4
 8001ca2:	491f      	ldr	r1, [pc, #124]	; (8001d20 <SendCommunication_float+0xbc>)
 8001ca4:	f007 fa98 	bl	80091d8 <siprintf>
 8001ca8:	4603      	mov	r3, r0
 8001caa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001cae:	e014      	b.n	8001cda <SendCommunication_float+0x76>
	}
	else if(_command_form == cform_short)
 8001cb0:	4b19      	ldr	r3, [pc, #100]	; (8001d18 <SendCommunication_float+0xb4>)
 8001cb2:	781b      	ldrb	r3, [r3, #0]
 8001cb4:	2b01      	cmp	r3, #1
 8001cb6:	d110      	bne.n	8001cda <SendCommunication_float+0x76>
	{
		size = sprintf(sprint_buffer,"/%d=%f\r\n",(int)command_id,data);
 8001cb8:	79fc      	ldrb	r4, [r7, #7]
 8001cba:	6838      	ldr	r0, [r7, #0]
 8001cbc:	f7fe fc4c 	bl	8000558 <__aeabi_f2d>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	f107 000c 	add.w	r0, r7, #12
 8001cc8:	e9cd 2300 	strd	r2, r3, [sp]
 8001ccc:	4622      	mov	r2, r4
 8001cce:	4915      	ldr	r1, [pc, #84]	; (8001d24 <SendCommunication_float+0xc0>)
 8001cd0:	f007 fa82 	bl	80091d8 <siprintf>
 8001cd4:	4603      	mov	r3, r0
 8001cd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	if(_command_source == csource_UART)
 8001cda:	4b13      	ldr	r3, [pc, #76]	; (8001d28 <SendCommunication_float+0xc4>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d109      	bne.n	8001cf6 <SendCommunication_float+0x92>
	{
		Uart_Send(sprint_buffer, size);
 8001ce2:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001ce6:	b29a      	uxth	r2, r3
 8001ce8:	f107 030c 	add.w	r3, r7, #12
 8001cec:	4611      	mov	r1, r2
 8001cee:	4618      	mov	r0, r3
 8001cf0:	f001 fd94 	bl	800381c <Uart_Send>
	else if(_command_source == csource_ETH)
	{
		ETH_Send(sprint_buffer, size);
	}

}
 8001cf4:	e00c      	b.n	8001d10 <SendCommunication_float+0xac>
	else if(_command_source == csource_ETH)
 8001cf6:	4b0c      	ldr	r3, [pc, #48]	; (8001d28 <SendCommunication_float+0xc4>)
 8001cf8:	781b      	ldrb	r3, [r3, #0]
 8001cfa:	2b01      	cmp	r3, #1
 8001cfc:	d108      	bne.n	8001d10 <SendCommunication_float+0xac>
		ETH_Send(sprint_buffer, size);
 8001cfe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d02:	b29a      	uxth	r2, r3
 8001d04:	f107 030c 	add.w	r3, r7, #12
 8001d08:	4611      	mov	r1, r2
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f000 f9ec 	bl	80020e8 <ETH_Send>
}
 8001d10:	bf00      	nop
 8001d12:	3734      	adds	r7, #52	; 0x34
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd90      	pop	{r4, r7, pc}
 8001d18:	200002b0 	.word	0x200002b0
 8001d1c:	0800ce1c 	.word	0x0800ce1c
 8001d20:	0800cde8 	.word	0x0800cde8
 8001d24:	0800cdf0 	.word	0x0800cdf0
 8001d28:	200002b1 	.word	0x200002b1

08001d2c <SendCommunication_u32>:
 * @param command_id -> number of data command
 * @param data -> data to be transmitted
 *
 */
void SendCommunication_u32(eCommand_Id command_id, uint32_t data)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b08c      	sub	sp, #48	; 0x30
 8001d30:	af00      	add	r7, sp, #0
 8001d32:	4603      	mov	r3, r0
 8001d34:	6039      	str	r1, [r7, #0]
 8001d36:	71fb      	strb	r3, [r7, #7]
	char sprint_buffer[32];
	uint8_t size = 0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	if(_command_form == cform_full)
 8001d3e:	4b21      	ldr	r3, [pc, #132]	; (8001dc4 <SendCommunication_u32+0x98>)
 8001d40:	781b      	ldrb	r3, [r3, #0]
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d110      	bne.n	8001d68 <SendCommunication_u32+0x3c>
	{
		size = sprintf(sprint_buffer,"%s=%lu\r\n",command_strings[command_id],data);
 8001d46:	79fa      	ldrb	r2, [r7, #7]
 8001d48:	4613      	mov	r3, r2
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	4413      	add	r3, r2
 8001d4e:	009b      	lsls	r3, r3, #2
 8001d50:	4a1d      	ldr	r2, [pc, #116]	; (8001dc8 <SendCommunication_u32+0x9c>)
 8001d52:	441a      	add	r2, r3
 8001d54:	f107 000c 	add.w	r0, r7, #12
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	491c      	ldr	r1, [pc, #112]	; (8001dcc <SendCommunication_u32+0xa0>)
 8001d5c:	f007 fa3c 	bl	80091d8 <siprintf>
 8001d60:	4603      	mov	r3, r0
 8001d62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8001d66:	e00d      	b.n	8001d84 <SendCommunication_u32+0x58>
	}
	else if(_command_form == cform_short)
 8001d68:	4b16      	ldr	r3, [pc, #88]	; (8001dc4 <SendCommunication_u32+0x98>)
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d109      	bne.n	8001d84 <SendCommunication_u32+0x58>
	{
		size = sprintf(sprint_buffer,"/%d=%lu\r\n",(int)command_id,data);
 8001d70:	79fa      	ldrb	r2, [r7, #7]
 8001d72:	f107 000c 	add.w	r0, r7, #12
 8001d76:	683b      	ldr	r3, [r7, #0]
 8001d78:	4915      	ldr	r1, [pc, #84]	; (8001dd0 <SendCommunication_u32+0xa4>)
 8001d7a:	f007 fa2d 	bl	80091d8 <siprintf>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	}

	if(_command_source == csource_UART)
 8001d84:	4b13      	ldr	r3, [pc, #76]	; (8001dd4 <SendCommunication_u32+0xa8>)
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d109      	bne.n	8001da0 <SendCommunication_u32+0x74>
	{
		Uart_Send(sprint_buffer, size);
 8001d8c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001d90:	b29a      	uxth	r2, r3
 8001d92:	f107 030c 	add.w	r3, r7, #12
 8001d96:	4611      	mov	r1, r2
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f001 fd3f 	bl	800381c <Uart_Send>
	else if(_command_source == csource_ETH)
	{
		ETH_Send(sprint_buffer, size);
	}

}
 8001d9e:	e00c      	b.n	8001dba <SendCommunication_u32+0x8e>
	else if(_command_source == csource_ETH)
 8001da0:	4b0c      	ldr	r3, [pc, #48]	; (8001dd4 <SendCommunication_u32+0xa8>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	2b01      	cmp	r3, #1
 8001da6:	d108      	bne.n	8001dba <SendCommunication_u32+0x8e>
		ETH_Send(sprint_buffer, size);
 8001da8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001dac:	b29a      	uxth	r2, r3
 8001dae:	f107 030c 	add.w	r3, r7, #12
 8001db2:	4611      	mov	r1, r2
 8001db4:	4618      	mov	r0, r3
 8001db6:	f000 f997 	bl	80020e8 <ETH_Send>
}
 8001dba:	bf00      	nop
 8001dbc:	3730      	adds	r7, #48	; 0x30
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	200002b0 	.word	0x200002b0
 8001dc8:	0800ce1c 	.word	0x0800ce1c
 8001dcc:	0800cdfc 	.word	0x0800cdfc
 8001dd0:	0800ce08 	.word	0x0800ce08
 8001dd4:	200002b1 	.word	0x200002b1

08001dd8 <ErrorExecute>:

/* @brief reaction on error signal
 *
 */
void ErrorExecute(uint8_t channel)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b082      	sub	sp, #8
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	4603      	mov	r3, r0
 8001de0:	71fb      	strb	r3, [r7, #7]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8001de2:	79fb      	ldrb	r3, [r7, #7]
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	d005      	beq.n	8001df4 <ErrorExecute+0x1c>
 8001de8:	79fb      	ldrb	r3, [r7, #7]
 8001dea:	2b01      	cmp	r3, #1
 8001dec:	d002      	beq.n	8001df4 <ErrorExecute+0x1c>
 8001dee:	79fb      	ldrb	r3, [r7, #7]
 8001df0:	2b02      	cmp	r3, #2
 8001df2:	d11c      	bne.n	8001e2e <ErrorExecute+0x56>

	_Found_Error = false;
 8001df4:	4b10      	ldr	r3, [pc, #64]	; (8001e38 <ErrorExecute+0x60>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	701a      	strb	r2, [r3, #0]

	//power good execution -> channel disable
	if(*p_ERROR_data[channel])
 8001dfa:	79fb      	ldrb	r3, [r7, #7]
 8001dfc:	4a0f      	ldr	r2, [pc, #60]	; (8001e3c <ErrorExecute+0x64>)
 8001dfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d004      	beq.n	8001e12 <ErrorExecute+0x3a>
	{
		Channel_Enable(channel, false);
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f000 ff5b 	bl	8002cc8 <Channel_Enable>
	}

	//over current execution -> output disable
	if(*p_ERROR_data[channel + 3])
 8001e12:	79fb      	ldrb	r3, [r7, #7]
 8001e14:	3303      	adds	r3, #3
 8001e16:	4a09      	ldr	r2, [pc, #36]	; (8001e3c <ErrorExecute+0x64>)
 8001e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e1c:	781b      	ldrb	r3, [r3, #0]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d006      	beq.n	8001e30 <ErrorExecute+0x58>
	{
		Channel_Output(channel, false);
 8001e22:	79fb      	ldrb	r3, [r7, #7]
 8001e24:	2100      	movs	r1, #0
 8001e26:	4618      	mov	r0, r3
 8001e28:	f001 f812 	bl	8002e50 <Channel_Output>
 8001e2c:	e000      	b.n	8001e30 <ErrorExecute+0x58>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8001e2e:	bf00      	nop
	}
}
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	200002e4 	.word	0x200002e4
 8001e3c:	200002cc 	.word	0x200002cc

08001e40 <ErrorProcess>:
 *  write to _Found_Error:
 *  	true -> found error
 *  	false -> non error
 */
void ErrorProcess()
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0

	for(int errbit = 0; errbit < 6; errbit++)
 8001e46:	2300      	movs	r3, #0
 8001e48:	60fb      	str	r3, [r7, #12]
 8001e4a:	e02f      	b.n	8001eac <ErrorProcess+0x6c>
	{
		int ee = 0;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60bb      	str	r3, [r7, #8]
		for(int i = 0; i < Error_Array_Size ; i++)
 8001e50:	2300      	movs	r3, #0
 8001e52:	607b      	str	r3, [r7, #4]
 8001e54:	e011      	b.n	8001e7a <ErrorProcess+0x3a>
		{
			if(Error_Array_Reg[i] & (1 << errbit)) ee++;
 8001e56:	4a1a      	ldr	r2, [pc, #104]	; (8001ec0 <ErrorProcess+0x80>)
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	4413      	add	r3, r2
 8001e5c:	781b      	ldrb	r3, [r3, #0]
 8001e5e:	461a      	mov	r2, r3
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	fa42 f303 	asr.w	r3, r2, r3
 8001e66:	f003 0301 	and.w	r3, r3, #1
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d002      	beq.n	8001e74 <ErrorProcess+0x34>
 8001e6e:	68bb      	ldr	r3, [r7, #8]
 8001e70:	3301      	adds	r3, #1
 8001e72:	60bb      	str	r3, [r7, #8]
		for(int i = 0; i < Error_Array_Size ; i++)
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	3301      	adds	r3, #1
 8001e78:	607b      	str	r3, [r7, #4]
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	2b13      	cmp	r3, #19
 8001e7e:	ddea      	ble.n	8001e56 <ErrorProcess+0x16>
		}

		if(ee >= Error_Threshold)
 8001e80:	68bb      	ldr	r3, [r7, #8]
 8001e82:	2b0f      	cmp	r3, #15
 8001e84:	dd09      	ble.n	8001e9a <ErrorProcess+0x5a>
		{
			*p_ERROR_data[errbit] = true;
 8001e86:	4a0f      	ldr	r2, [pc, #60]	; (8001ec4 <ErrorProcess+0x84>)
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e8e:	2201      	movs	r2, #1
 8001e90:	701a      	strb	r2, [r3, #0]
			_Found_Error = true;
 8001e92:	4b0d      	ldr	r3, [pc, #52]	; (8001ec8 <ErrorProcess+0x88>)
 8001e94:	2201      	movs	r2, #1
 8001e96:	701a      	strb	r2, [r3, #0]
 8001e98:	e005      	b.n	8001ea6 <ErrorProcess+0x66>
		}
		else
		{
			*p_ERROR_data[errbit] = false;
 8001e9a:	4a0a      	ldr	r2, [pc, #40]	; (8001ec4 <ErrorProcess+0x84>)
 8001e9c:	68fb      	ldr	r3, [r7, #12]
 8001e9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	701a      	strb	r2, [r3, #0]
	for(int errbit = 0; errbit < 6; errbit++)
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	3301      	adds	r3, #1
 8001eaa:	60fb      	str	r3, [r7, #12]
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	2b05      	cmp	r3, #5
 8001eb0:	ddcc      	ble.n	8001e4c <ErrorProcess+0xc>
		}
	}
}
 8001eb2:	bf00      	nop
 8001eb4:	bf00      	nop
 8001eb6:	3714      	adds	r7, #20
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	200002b4 	.word	0x200002b4
 8001ec4:	200002cc 	.word	0x200002cc
 8001ec8:	200002e4 	.word	0x200002e4

08001ecc <ErrorSignalsRead>:
 *
 * @return true -> found error, after process (after Error_Array_Size counts)
 * @return false -> non error
 */
void ErrorSignalsRead()
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b082      	sub	sp, #8
 8001ed0:	af00      	add	r7, sp, #0

	uint8_t temp_error_reg = 0;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	71fb      	strb	r3, [r7, #7]
	
	if(ChannelsStatus[0].enable)
 8001ed6:	4b43      	ldr	r3, [pc, #268]	; (8001fe4 <ErrorSignalsRead+0x118>)
 8001ed8:	781b      	ldrb	r3, [r3, #0]
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d01f      	beq.n	8001f1e <ErrorSignalsRead+0x52>
	{
		temp_error_reg |= (!((bool)HAL_GPIO_ReadPin(PG_1_GPIO_Port, PG_1_Pin)))  << 0;
 8001ede:	2110      	movs	r1, #16
 8001ee0:	4841      	ldr	r0, [pc, #260]	; (8001fe8 <ErrorSignalsRead+0x11c>)
 8001ee2:	f003 f871 	bl	8004fc8 <HAL_GPIO_ReadPin>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	bf0c      	ite	eq
 8001eec:	2301      	moveq	r3, #1
 8001eee:	2300      	movne	r3, #0
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	b25a      	sxtb	r2, r3
 8001ef4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	b25b      	sxtb	r3, r3
 8001efc:	71fb      	strb	r3, [r7, #7]
		temp_error_reg |= ((bool)HAL_GPIO_ReadPin(OC_1_GPIO_Port, OC_1_Pin))  << 3;
 8001efe:	2140      	movs	r1, #64	; 0x40
 8001f00:	4839      	ldr	r0, [pc, #228]	; (8001fe8 <ErrorSignalsRead+0x11c>)
 8001f02:	f003 f861 	bl	8004fc8 <HAL_GPIO_ReadPin>
 8001f06:	4603      	mov	r3, r0
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d001      	beq.n	8001f10 <ErrorSignalsRead+0x44>
 8001f0c:	2308      	movs	r3, #8
 8001f0e:	e000      	b.n	8001f12 <ErrorSignalsRead+0x46>
 8001f10:	2300      	movs	r3, #0
 8001f12:	b25a      	sxtb	r2, r3
 8001f14:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	b25b      	sxtb	r3, r3
 8001f1c:	71fb      	strb	r3, [r7, #7]
	}

	if(ChannelsStatus[1].enable)
 8001f1e:	4b31      	ldr	r3, [pc, #196]	; (8001fe4 <ErrorSignalsRead+0x118>)
 8001f20:	7d1b      	ldrb	r3, [r3, #20]
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d01f      	beq.n	8001f66 <ErrorSignalsRead+0x9a>
	{
		temp_error_reg |= (!((bool)HAL_GPIO_ReadPin(PG_2_GPIO_Port, PG_2_Pin)))  << 1;
 8001f26:	2120      	movs	r1, #32
 8001f28:	482f      	ldr	r0, [pc, #188]	; (8001fe8 <ErrorSignalsRead+0x11c>)
 8001f2a:	f003 f84d 	bl	8004fc8 <HAL_GPIO_ReadPin>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d101      	bne.n	8001f38 <ErrorSignalsRead+0x6c>
 8001f34:	2302      	movs	r3, #2
 8001f36:	e000      	b.n	8001f3a <ErrorSignalsRead+0x6e>
 8001f38:	2300      	movs	r3, #0
 8001f3a:	b25a      	sxtb	r2, r3
 8001f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	b25b      	sxtb	r3, r3
 8001f44:	71fb      	strb	r3, [r7, #7]
		temp_error_reg |= ((bool)HAL_GPIO_ReadPin(OC_3_GPIO_Port, OC_2_Pin))  << 4;
 8001f46:	2180      	movs	r1, #128	; 0x80
 8001f48:	4827      	ldr	r0, [pc, #156]	; (8001fe8 <ErrorSignalsRead+0x11c>)
 8001f4a:	f003 f83d 	bl	8004fc8 <HAL_GPIO_ReadPin>
 8001f4e:	4603      	mov	r3, r0
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d001      	beq.n	8001f58 <ErrorSignalsRead+0x8c>
 8001f54:	2310      	movs	r3, #16
 8001f56:	e000      	b.n	8001f5a <ErrorSignalsRead+0x8e>
 8001f58:	2300      	movs	r3, #0
 8001f5a:	b25a      	sxtb	r2, r3
 8001f5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	b25b      	sxtb	r3, r3
 8001f64:	71fb      	strb	r3, [r7, #7]
	}

	if(ChannelsStatus[2].enable)
 8001f66:	4b1f      	ldr	r3, [pc, #124]	; (8001fe4 <ErrorSignalsRead+0x118>)
 8001f68:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d020      	beq.n	8001fb2 <ErrorSignalsRead+0xe6>
	{
		temp_error_reg |= (!((bool)HAL_GPIO_ReadPin(PG_3_GPIO_Port, PG_3_Pin)))  << 2;
 8001f70:	2104      	movs	r1, #4
 8001f72:	481e      	ldr	r0, [pc, #120]	; (8001fec <ErrorSignalsRead+0x120>)
 8001f74:	f003 f828 	bl	8004fc8 <HAL_GPIO_ReadPin>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d101      	bne.n	8001f82 <ErrorSignalsRead+0xb6>
 8001f7e:	2304      	movs	r3, #4
 8001f80:	e000      	b.n	8001f84 <ErrorSignalsRead+0xb8>
 8001f82:	2300      	movs	r3, #0
 8001f84:	b25a      	sxtb	r2, r3
 8001f86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	b25b      	sxtb	r3, r3
 8001f8e:	71fb      	strb	r3, [r7, #7]
		temp_error_reg |= ((bool)HAL_GPIO_ReadPin(OC_3_GPIO_Port, OC_3_Pin))  << 5;
 8001f90:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f94:	4814      	ldr	r0, [pc, #80]	; (8001fe8 <ErrorSignalsRead+0x11c>)
 8001f96:	f003 f817 	bl	8004fc8 <HAL_GPIO_ReadPin>
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	d001      	beq.n	8001fa4 <ErrorSignalsRead+0xd8>
 8001fa0:	2320      	movs	r3, #32
 8001fa2:	e000      	b.n	8001fa6 <ErrorSignalsRead+0xda>
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	b25a      	sxtb	r2, r3
 8001fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	b25b      	sxtb	r3, r3
 8001fb0:	71fb      	strb	r3, [r7, #7]
	}



	Error_Array_Reg[Error_Array_Counter] = temp_error_reg;
 8001fb2:	4b0f      	ldr	r3, [pc, #60]	; (8001ff0 <ErrorSignalsRead+0x124>)
 8001fb4:	781b      	ldrb	r3, [r3, #0]
 8001fb6:	4619      	mov	r1, r3
 8001fb8:	4a0e      	ldr	r2, [pc, #56]	; (8001ff4 <ErrorSignalsRead+0x128>)
 8001fba:	79fb      	ldrb	r3, [r7, #7]
 8001fbc:	5453      	strb	r3, [r2, r1]
	Error_Array_Counter++;
 8001fbe:	4b0c      	ldr	r3, [pc, #48]	; (8001ff0 <ErrorSignalsRead+0x124>)
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	b2da      	uxtb	r2, r3
 8001fc6:	4b0a      	ldr	r3, [pc, #40]	; (8001ff0 <ErrorSignalsRead+0x124>)
 8001fc8:	701a      	strb	r2, [r3, #0]
	if(Error_Array_Counter > (Error_Array_Size - 1))
 8001fca:	4b09      	ldr	r3, [pc, #36]	; (8001ff0 <ErrorSignalsRead+0x124>)
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	2b13      	cmp	r3, #19
 8001fd0:	d904      	bls.n	8001fdc <ErrorSignalsRead+0x110>
	{
		Error_Array_Counter = 0;
 8001fd2:	4b07      	ldr	r3, [pc, #28]	; (8001ff0 <ErrorSignalsRead+0x124>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	701a      	strb	r2, [r3, #0]
		ErrorProcess();
 8001fd8:	f7ff ff32 	bl	8001e40 <ErrorProcess>
	}
}
 8001fdc:	bf00      	nop
 8001fde:	3708      	adds	r7, #8
 8001fe0:	46bd      	mov	sp, r7
 8001fe2:	bd80      	pop	{r7, pc}
 8001fe4:	200007bc 	.word	0x200007bc
 8001fe8:	40020800 	.word	0x40020800
 8001fec:	40020400 	.word	0x40020400
 8001ff0:	200002c8 	.word	0x200002c8
 8001ff4:	200002b4 	.word	0x200002b4

08001ff8 <ETH_BufferNotEmpty>:
 *
 * @return true -> FIFO is not empty
 * @return false -> FIFO is empty
 */
bool ETH_BufferNotEmpty()
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
	return (eth_bcounter > 0);
 8001ffc:	4b05      	ldr	r3, [pc, #20]	; (8002014 <ETH_BufferNotEmpty+0x1c>)
 8001ffe:	881b      	ldrh	r3, [r3, #0]
 8002000:	2b00      	cmp	r3, #0
 8002002:	bf14      	ite	ne
 8002004:	2301      	movne	r3, #1
 8002006:	2300      	moveq	r3, #0
 8002008:	b2db      	uxtb	r3, r3
}
 800200a:	4618      	mov	r0, r3
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr
 8002014:	200006ec 	.word	0x200006ec

08002018 <ETH_WriteBuffer>:

/* @brief function add data byte to FIFO
 *
 */
void ETH_WriteBuffer(const uint8_t *Buffer, int length)
{
 8002018:	b480      	push	{r7}
 800201a:	b085      	sub	sp, #20
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
 8002020:	6039      	str	r1, [r7, #0]
	for(int i = 0;i<length;i++)
 8002022:	2300      	movs	r3, #0
 8002024:	60fb      	str	r3, [r7, #12]
 8002026:	e024      	b.n	8002072 <ETH_WriteBuffer+0x5a>
	{
		if(eth_bcounter >= (eth_buffer_size-1)) return;
 8002028:	4b17      	ldr	r3, [pc, #92]	; (8002088 <ETH_WriteBuffer+0x70>)
 800202a:	881b      	ldrh	r3, [r3, #0]
 800202c:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8002030:	4293      	cmp	r3, r2
 8002032:	d823      	bhi.n	800207c <ETH_WriteBuffer+0x64>

		eth_buffer[eth_wpointer] = Buffer[i];
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	687a      	ldr	r2, [r7, #4]
 8002038:	4413      	add	r3, r2
 800203a:	4a14      	ldr	r2, [pc, #80]	; (800208c <ETH_WriteBuffer+0x74>)
 800203c:	8812      	ldrh	r2, [r2, #0]
 800203e:	7819      	ldrb	r1, [r3, #0]
 8002040:	4b13      	ldr	r3, [pc, #76]	; (8002090 <ETH_WriteBuffer+0x78>)
 8002042:	5499      	strb	r1, [r3, r2]
		eth_bcounter++;
 8002044:	4b10      	ldr	r3, [pc, #64]	; (8002088 <ETH_WriteBuffer+0x70>)
 8002046:	881b      	ldrh	r3, [r3, #0]
 8002048:	3301      	adds	r3, #1
 800204a:	b29a      	uxth	r2, r3
 800204c:	4b0e      	ldr	r3, [pc, #56]	; (8002088 <ETH_WriteBuffer+0x70>)
 800204e:	801a      	strh	r2, [r3, #0]
		eth_wpointer++;
 8002050:	4b0e      	ldr	r3, [pc, #56]	; (800208c <ETH_WriteBuffer+0x74>)
 8002052:	881b      	ldrh	r3, [r3, #0]
 8002054:	3301      	adds	r3, #1
 8002056:	b29a      	uxth	r2, r3
 8002058:	4b0c      	ldr	r3, [pc, #48]	; (800208c <ETH_WriteBuffer+0x74>)
 800205a:	801a      	strh	r2, [r3, #0]
		if(eth_wpointer > eth_buffer_size - 1) eth_wpointer = 0;
 800205c:	4b0b      	ldr	r3, [pc, #44]	; (800208c <ETH_WriteBuffer+0x74>)
 800205e:	881b      	ldrh	r3, [r3, #0]
 8002060:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002064:	d302      	bcc.n	800206c <ETH_WriteBuffer+0x54>
 8002066:	4b09      	ldr	r3, [pc, #36]	; (800208c <ETH_WriteBuffer+0x74>)
 8002068:	2200      	movs	r2, #0
 800206a:	801a      	strh	r2, [r3, #0]
	for(int i = 0;i<length;i++)
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	3301      	adds	r3, #1
 8002070:	60fb      	str	r3, [r7, #12]
 8002072:	68fa      	ldr	r2, [r7, #12]
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	429a      	cmp	r2, r3
 8002078:	dbd6      	blt.n	8002028 <ETH_WriteBuffer+0x10>
 800207a:	e000      	b.n	800207e <ETH_WriteBuffer+0x66>
		if(eth_bcounter >= (eth_buffer_size-1)) return;
 800207c:	bf00      	nop
	}
}
 800207e:	3714      	adds	r7, #20
 8002080:	46bd      	mov	sp, r7
 8002082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002086:	4770      	bx	lr
 8002088:	200006ec 	.word	0x200006ec
 800208c:	200006e8 	.word	0x200006e8
 8002090:	200002e8 	.word	0x200002e8

08002094 <ETH_ReadBuffer>:
/* @brief read data byty from FIFO
 *
 * @return one element uint8_t data 
 */
uint8_t ETH_ReadBuffer()
{
 8002094:	b480      	push	{r7}
 8002096:	b083      	sub	sp, #12
 8002098:	af00      	add	r7, sp, #0
	uint8_t data = eth_buffer[eth_rpointer];
 800209a:	4b10      	ldr	r3, [pc, #64]	; (80020dc <ETH_ReadBuffer+0x48>)
 800209c:	881b      	ldrh	r3, [r3, #0]
 800209e:	461a      	mov	r2, r3
 80020a0:	4b0f      	ldr	r3, [pc, #60]	; (80020e0 <ETH_ReadBuffer+0x4c>)
 80020a2:	5c9b      	ldrb	r3, [r3, r2]
 80020a4:	71fb      	strb	r3, [r7, #7]
	eth_bcounter--;
 80020a6:	4b0f      	ldr	r3, [pc, #60]	; (80020e4 <ETH_ReadBuffer+0x50>)
 80020a8:	881b      	ldrh	r3, [r3, #0]
 80020aa:	3b01      	subs	r3, #1
 80020ac:	b29a      	uxth	r2, r3
 80020ae:	4b0d      	ldr	r3, [pc, #52]	; (80020e4 <ETH_ReadBuffer+0x50>)
 80020b0:	801a      	strh	r2, [r3, #0]
	eth_rpointer++;
 80020b2:	4b0a      	ldr	r3, [pc, #40]	; (80020dc <ETH_ReadBuffer+0x48>)
 80020b4:	881b      	ldrh	r3, [r3, #0]
 80020b6:	3301      	adds	r3, #1
 80020b8:	b29a      	uxth	r2, r3
 80020ba:	4b08      	ldr	r3, [pc, #32]	; (80020dc <ETH_ReadBuffer+0x48>)
 80020bc:	801a      	strh	r2, [r3, #0]
	if(eth_rpointer > eth_buffer_size - 1) eth_rpointer = 0;
 80020be:	4b07      	ldr	r3, [pc, #28]	; (80020dc <ETH_ReadBuffer+0x48>)
 80020c0:	881b      	ldrh	r3, [r3, #0]
 80020c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80020c6:	d302      	bcc.n	80020ce <ETH_ReadBuffer+0x3a>
 80020c8:	4b04      	ldr	r3, [pc, #16]	; (80020dc <ETH_ReadBuffer+0x48>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	801a      	strh	r2, [r3, #0]

	return data;
 80020ce:	79fb      	ldrb	r3, [r7, #7]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr
 80020dc:	200006ea 	.word	0x200006ea
 80020e0:	200002e8 	.word	0x200002e8
 80020e4:	200006ec 	.word	0x200006ec

080020e8 <ETH_Send>:
 * @param data -> pointer on data buffer with message
 * @param size -> lenght of data buffer
 *
 */
void ETH_Send(char *data, uint16_t size)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	460b      	mov	r3, r1
 80020f2:	807b      	strh	r3, [r7, #2]
	ETH_udp_Transmit((uint8_t *)data,size);
 80020f4:	887b      	ldrh	r3, [r7, #2]
 80020f6:	4619      	mov	r1, r3
 80020f8:	6878      	ldr	r0, [r7, #4]
 80020fa:	f001 faad 	bl	8003658 <ETH_udp_Transmit>
}
 80020fe:	bf00      	nop
 8002100:	3708      	adds	r7, #8
 8002102:	46bd      	mov	sp, r7
 8002104:	bd80      	pop	{r7, pc}
	...

08002108 <LoadADCConstant>:

/* @brief load coefficient from sram
 *
 */
void LoadADCConstant()
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b082      	sub	sp, #8
 800210c:	af00      	add	r7, sp, #0
	for(int i = 0; i<6; i++)
 800210e:	2300      	movs	r3, #0
 8002110:	607b      	str	r3, [r7, #4]
 8002112:	e042      	b.n	800219a <LoadADCConstant+0x92>
	{

		if(BACKUP_SRAM_read_StoreControl(sramOffset_ReadCoef_k_0 + i))
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	3305      	adds	r3, #5
 8002118:	4618      	mov	r0, r3
 800211a:	f7ff f830 	bl	800117e <BACKUP_SRAM_read_StoreControl>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d00d      	beq.n	8002140 <LoadADCConstant+0x38>
		{
			ReadCoef_k[i] = BACKUP_SRAM_read_float(sramOffset_ReadCoef_k_0 + i);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	3305      	adds	r3, #5
 8002128:	4618      	mov	r0, r3
 800212a:	f7ff f855 	bl	80011d8 <BACKUP_SRAM_read_float>
 800212e:	eef0 7a40 	vmov.f32	s15, s0
 8002132:	4a1e      	ldr	r2, [pc, #120]	; (80021ac <LoadADCConstant+0xa4>)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	4413      	add	r3, r2
 800213a:	edc3 7a00 	vstr	s15, [r3]
 800213e:	e009      	b.n	8002154 <LoadADCConstant+0x4c>
		}
		else
		{
			ReadCoef_k[i] = Default_ReadCoef_k[i];
 8002140:	4a1b      	ldr	r2, [pc, #108]	; (80021b0 <LoadADCConstant+0xa8>)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	4918      	ldr	r1, [pc, #96]	; (80021ac <LoadADCConstant+0xa4>)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	009b      	lsls	r3, r3, #2
 8002150:	440b      	add	r3, r1
 8002152:	601a      	str	r2, [r3, #0]
		}

		if(BACKUP_SRAM_read_StoreControl(sramOffset_ReadCoef_q_0 + i))
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	330b      	adds	r3, #11
 8002158:	4618      	mov	r0, r3
 800215a:	f7ff f810 	bl	800117e <BACKUP_SRAM_read_StoreControl>
 800215e:	4603      	mov	r3, r0
 8002160:	2b00      	cmp	r3, #0
 8002162:	d00d      	beq.n	8002180 <LoadADCConstant+0x78>
		{
			ReadCoef_q[i] = BACKUP_SRAM_read_float(sramOffset_ReadCoef_q_0 + i);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	330b      	adds	r3, #11
 8002168:	4618      	mov	r0, r3
 800216a:	f7ff f835 	bl	80011d8 <BACKUP_SRAM_read_float>
 800216e:	eef0 7a40 	vmov.f32	s15, s0
 8002172:	4a10      	ldr	r2, [pc, #64]	; (80021b4 <LoadADCConstant+0xac>)
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	4413      	add	r3, r2
 800217a:	edc3 7a00 	vstr	s15, [r3]
 800217e:	e009      	b.n	8002194 <LoadADCConstant+0x8c>
		}
		else
		{
			ReadCoef_q[i] = Default_ReadCoef_q[i];
 8002180:	4a0d      	ldr	r2, [pc, #52]	; (80021b8 <LoadADCConstant+0xb0>)
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	009b      	lsls	r3, r3, #2
 8002186:	4413      	add	r3, r2
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	490a      	ldr	r1, [pc, #40]	; (80021b4 <LoadADCConstant+0xac>)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	440b      	add	r3, r1
 8002192:	601a      	str	r2, [r3, #0]
	for(int i = 0; i<6; i++)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3301      	adds	r3, #1
 8002198:	607b      	str	r3, [r7, #4]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	2b05      	cmp	r3, #5
 800219e:	ddb9      	ble.n	8002114 <LoadADCConstant+0xc>
		}

	}
}
 80021a0:	bf00      	nop
 80021a2:	bf00      	nop
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20000774 	.word	0x20000774
 80021b0:	0800d434 	.word	0x0800d434
 80021b4:	2000078c 	.word	0x2000078c
 80021b8:	0800d44c 	.word	0x0800d44c

080021bc <StoreADCConstant>:
 * @param value -> value of coefficient
 *
 *
 */
void StoreADCConstant(uint8_t coef, float value)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	4603      	mov	r3, r0
 80021c4:	ed87 0a00 	vstr	s0, [r7]
 80021c8:	71fb      	strb	r3, [r7, #7]
	BACKUP_SRAM_write_float(sramOffset_ReadCoef_k_0 + coef, value);
 80021ca:	79fb      	ldrb	r3, [r7, #7]
 80021cc:	3305      	adds	r3, #5
 80021ce:	ed97 0a00 	vldr	s0, [r7]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff f80f 	bl	80011f6 <BACKUP_SRAM_write_float>
	BACKUP_SRAM_write_StoreControl(sramOffset_ReadCoef_k_0 + coef, true);
 80021d8:	79fb      	ldrb	r3, [r7, #7]
 80021da:	3305      	adds	r3, #5
 80021dc:	2101      	movs	r1, #1
 80021de:	4618      	mov	r0, r3
 80021e0:	f7fe ffd8 	bl	8001194 <BACKUP_SRAM_write_StoreControl>
}
 80021e4:	bf00      	nop
 80021e6:	3708      	adds	r7, #8
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}

080021ec <GetADCConstant>:
 *
 * @param coef  -> coefficient order, k: 0 to 5, q: 6 to 11
 *
 */
float GetADCConstant(uint8_t coef)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b084      	sub	sp, #16
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	4603      	mov	r3, r0
 80021f4:	71fb      	strb	r3, [r7, #7]
	float f;

	if(BACKUP_SRAM_read_StoreControl(sramOffset_ReadCoef_k_0 + coef))
 80021f6:	79fb      	ldrb	r3, [r7, #7]
 80021f8:	3305      	adds	r3, #5
 80021fa:	4618      	mov	r0, r3
 80021fc:	f7fe ffbf 	bl	800117e <BACKUP_SRAM_read_StoreControl>
 8002200:	4603      	mov	r3, r0
 8002202:	2b00      	cmp	r3, #0
 8002204:	d007      	beq.n	8002216 <GetADCConstant+0x2a>
	{
		f = BACKUP_SRAM_read_float(sramOffset_ReadCoef_k_0 + coef);
 8002206:	79fb      	ldrb	r3, [r7, #7]
 8002208:	3305      	adds	r3, #5
 800220a:	4618      	mov	r0, r3
 800220c:	f7fe ffe4 	bl	80011d8 <BACKUP_SRAM_read_float>
 8002210:	ed87 0a03 	vstr	s0, [r7, #12]
 8002214:	e016      	b.n	8002244 <GetADCConstant+0x58>
	}
	else
	{
		if((coef >= 0) && (coef <= 5))
 8002216:	79fb      	ldrb	r3, [r7, #7]
 8002218:	2b05      	cmp	r3, #5
 800221a:	d806      	bhi.n	800222a <GetADCConstant+0x3e>
		{
			f = Default_ReadCoef_k[coef];
 800221c:	79fb      	ldrb	r3, [r7, #7]
 800221e:	4a0d      	ldr	r2, [pc, #52]	; (8002254 <GetADCConstant+0x68>)
 8002220:	009b      	lsls	r3, r3, #2
 8002222:	4413      	add	r3, r2
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	60fb      	str	r3, [r7, #12]
 8002228:	e00c      	b.n	8002244 <GetADCConstant+0x58>
		}
		else if((coef >= 6) && (coef <= 11))
 800222a:	79fb      	ldrb	r3, [r7, #7]
 800222c:	2b05      	cmp	r3, #5
 800222e:	d909      	bls.n	8002244 <GetADCConstant+0x58>
 8002230:	79fb      	ldrb	r3, [r7, #7]
 8002232:	2b0b      	cmp	r3, #11
 8002234:	d806      	bhi.n	8002244 <GetADCConstant+0x58>
		{
			f = Default_ReadCoef_q[coef - 6];
 8002236:	79fb      	ldrb	r3, [r7, #7]
 8002238:	3b06      	subs	r3, #6
 800223a:	4a07      	ldr	r2, [pc, #28]	; (8002258 <GetADCConstant+0x6c>)
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	4413      	add	r3, r2
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	60fb      	str	r3, [r7, #12]
		}

	}

	return f;
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	ee07 3a90 	vmov	s15, r3
}
 800224a:	eeb0 0a67 	vmov.f32	s0, s15
 800224e:	3710      	adds	r7, #16
 8002250:	46bd      	mov	sp, r7
 8002252:	bd80      	pop	{r7, pc}
 8002254:	0800d434 	.word	0x0800d434
 8002258:	0800d44c 	.word	0x0800d44c

0800225c <SendADCCoefficients>:
/* @brief send ADC coefficients to communication
 *
 *
 */
void SendADCCoefficients()
{
 800225c:	b590      	push	{r4, r7, lr}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
	for(int i = 0;i<12;i++)
 8002262:	2300      	movs	r3, #0
 8002264:	607b      	str	r3, [r7, #4]
 8002266:	e012      	b.n	800228e <SendADCCoefficients+0x32>
	{
		SendCommunication_float(cmd_adc_get_k0 + i, GetADCConstant(i));
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	b2db      	uxtb	r3, r3
 800226c:	332d      	adds	r3, #45	; 0x2d
 800226e:	b2dc      	uxtb	r4, r3
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	b2db      	uxtb	r3, r3
 8002274:	4618      	mov	r0, r3
 8002276:	f7ff ffb9 	bl	80021ec <GetADCConstant>
 800227a:	eef0 7a40 	vmov.f32	s15, s0
 800227e:	eeb0 0a67 	vmov.f32	s0, s15
 8002282:	4620      	mov	r0, r4
 8002284:	f7ff fcee 	bl	8001c64 <SendCommunication_float>
	for(int i = 0;i<12;i++)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	3301      	adds	r3, #1
 800228c:	607b      	str	r3, [r7, #4]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2b0b      	cmp	r3, #11
 8002292:	dde9      	ble.n	8002268 <SendADCCoefficients+0xc>
	}
}
 8002294:	bf00      	nop
 8002296:	bf00      	nop
 8002298:	370c      	adds	r7, #12
 800229a:	46bd      	mov	sp, r7
 800229c:	bd90      	pop	{r4, r7, pc}

0800229e <CalcAvg>:
 *
 * @return average of array
 *
 */
uint16_t CalcAvg(uint16_t *array, uint16_t length)
{
 800229e:	b480      	push	{r7}
 80022a0:	b085      	sub	sp, #20
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
 80022a6:	460b      	mov	r3, r1
 80022a8:	807b      	strh	r3, [r7, #2]
	uint32_t AVG = 0;
 80022aa:	2300      	movs	r3, #0
 80022ac:	60fb      	str	r3, [r7, #12]

	for(int i = 0; i<length ; i++)
 80022ae:	2300      	movs	r3, #0
 80022b0:	60bb      	str	r3, [r7, #8]
 80022b2:	e00b      	b.n	80022cc <CalcAvg+0x2e>
	{
		AVG += array[i];
 80022b4:	68bb      	ldr	r3, [r7, #8]
 80022b6:	005b      	lsls	r3, r3, #1
 80022b8:	687a      	ldr	r2, [r7, #4]
 80022ba:	4413      	add	r3, r2
 80022bc:	881b      	ldrh	r3, [r3, #0]
 80022be:	461a      	mov	r2, r3
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	4413      	add	r3, r2
 80022c4:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i<length ; i++)
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	3301      	adds	r3, #1
 80022ca:	60bb      	str	r3, [r7, #8]
 80022cc:	887b      	ldrh	r3, [r7, #2]
 80022ce:	68ba      	ldr	r2, [r7, #8]
 80022d0:	429a      	cmp	r2, r3
 80022d2:	dbef      	blt.n	80022b4 <CalcAvg+0x16>
	}

	return (AVG/length);
 80022d4:	887b      	ldrh	r3, [r7, #2]
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80022dc:	b29b      	uxth	r3, r3
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3714      	adds	r7, #20
 80022e2:	46bd      	mov	sp, r7
 80022e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e8:	4770      	bx	lr
 80022ea:	0000      	movs	r0, r0
 80022ec:	0000      	movs	r0, r0
	...

080022f0 <CalcAdcValue>:
 * @param value -> ADC data
 *
 * @return voltage or current (float)
 */
float CalcAdcValue(uint8_t channel,uint16_t value)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	4603      	mov	r3, r0
 80022f8:	460a      	mov	r2, r1
 80022fa:	71fb      	strb	r3, [r7, #7]
 80022fc:	4613      	mov	r3, r2
 80022fe:	80bb      	strh	r3, [r7, #4]
	float f = (float)value/ADC_coef;
 8002300:	88bb      	ldrh	r3, [r7, #4]
 8002302:	ee07 3a90 	vmov	s15, r3
 8002306:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800230a:	ee17 0a90 	vmov	r0, s15
 800230e:	f7fe f923 	bl	8000558 <__aeabi_f2d>
 8002312:	a317      	add	r3, pc, #92	; (adr r3, 8002370 <CalcAdcValue+0x80>)
 8002314:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002318:	f7fe faa0 	bl	800085c <__aeabi_ddiv>
 800231c:	4602      	mov	r2, r0
 800231e:	460b      	mov	r3, r1
 8002320:	4610      	mov	r0, r2
 8002322:	4619      	mov	r1, r3
 8002324:	f7fe fc68 	bl	8000bf8 <__aeabi_d2f>
 8002328:	4603      	mov	r3, r0
 800232a:	60fb      	str	r3, [r7, #12]
	f = (f - ReadCoef_q[channel])/ReadCoef_k[channel];
 800232c:	79fb      	ldrb	r3, [r7, #7]
 800232e:	4a0e      	ldr	r2, [pc, #56]	; (8002368 <CalcAdcValue+0x78>)
 8002330:	009b      	lsls	r3, r3, #2
 8002332:	4413      	add	r3, r2
 8002334:	edd3 7a00 	vldr	s15, [r3]
 8002338:	ed97 7a03 	vldr	s14, [r7, #12]
 800233c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002340:	79fb      	ldrb	r3, [r7, #7]
 8002342:	4a0a      	ldr	r2, [pc, #40]	; (800236c <CalcAdcValue+0x7c>)
 8002344:	009b      	lsls	r3, r3, #2
 8002346:	4413      	add	r3, r2
 8002348:	ed93 7a00 	vldr	s14, [r3]
 800234c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002350:	edc7 7a03 	vstr	s15, [r7, #12]
	return f;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	ee07 3a90 	vmov	s15, r3
}
 800235a:	eeb0 0a67 	vmov.f32	s0, s15
 800235e:	3710      	adds	r7, #16
 8002360:	46bd      	mov	sp, r7
 8002362:	bd80      	pop	{r7, pc}
 8002364:	f3af 8000 	nop.w
 8002368:	2000078c 	.word	0x2000078c
 800236c:	20000774 	.word	0x20000774
 8002370:	7b0b3919 	.word	0x7b0b3919
 8002374:	4093665a 	.word	0x4093665a

08002378 <ReadADCChannels>:
 *
 *	data save to Read_Data
 *
 */
void ReadADCChannels()
{
 8002378:	b580      	push	{r7, lr}
 800237a:	b082      	sub	sp, #8
 800237c:	af02      	add	r7, sp, #8
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 800237e:	2200      	movs	r2, #0
 8002380:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002384:	4809      	ldr	r0, [pc, #36]	; (80023ac <ReadADCChannels+0x34>)
 8002386:	f002 fe37 	bl	8004ff8 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&hspi2, Adresses, Read_Data, 8,2);
 800238a:	2302      	movs	r3, #2
 800238c:	9300      	str	r3, [sp, #0]
 800238e:	2308      	movs	r3, #8
 8002390:	4a07      	ldr	r2, [pc, #28]	; (80023b0 <ReadADCChannels+0x38>)
 8002392:	4908      	ldr	r1, [pc, #32]	; (80023b4 <ReadADCChannels+0x3c>)
 8002394:	4808      	ldr	r0, [pc, #32]	; (80023b8 <ReadADCChannels+0x40>)
 8002396:	f003 fed5 	bl	8006144 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_SET);
 800239a:	2201      	movs	r2, #1
 800239c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023a0:	4802      	ldr	r0, [pc, #8]	; (80023ac <ReadADCChannels+0x34>)
 80023a2:	f002 fe29 	bl	8004ff8 <HAL_GPIO_WritePin>
}
 80023a6:	bf00      	nop
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd80      	pop	{r7, pc}
 80023ac:	40020400 	.word	0x40020400
 80023b0:	20000744 	.word	0x20000744
 80023b4:	20000050 	.word	0x20000050
 80023b8:	20000d38 	.word	0x20000d38

080023bc <ADCStore>:
 *
 *	processed data (measurement average) are saved on selected addresses in p_ADC_data array
 *
 */
void ADCStore()
{
 80023bc:	b590      	push	{r4, r7, lr}
 80023be:	b089      	sub	sp, #36	; 0x24
 80023c0:	af00      	add	r7, sp, #0
	//save data from ADC data read buffer
	for(int i = 0;i<8;i++)
 80023c2:	2300      	movs	r3, #0
 80023c4:	61fb      	str	r3, [r7, #28]
 80023c6:	e01d      	b.n	8002404 <ADCStore+0x48>
	{
		meas_data[i][meas_counter] = 0 | Read_Data[2*i] | (Read_Data[(2*i)+1] << 8);
 80023c8:	69fb      	ldr	r3, [r7, #28]
 80023ca:	005b      	lsls	r3, r3, #1
 80023cc:	4a33      	ldr	r2, [pc, #204]	; (800249c <ADCStore+0xe0>)
 80023ce:	5cd3      	ldrb	r3, [r2, r3]
 80023d0:	b21a      	sxth	r2, r3
 80023d2:	69fb      	ldr	r3, [r7, #28]
 80023d4:	005b      	lsls	r3, r3, #1
 80023d6:	3301      	adds	r3, #1
 80023d8:	4930      	ldr	r1, [pc, #192]	; (800249c <ADCStore+0xe0>)
 80023da:	5ccb      	ldrb	r3, [r1, r3]
 80023dc:	021b      	lsls	r3, r3, #8
 80023de:	b21b      	sxth	r3, r3
 80023e0:	4313      	orrs	r3, r2
 80023e2:	b21a      	sxth	r2, r3
 80023e4:	4b2e      	ldr	r3, [pc, #184]	; (80024a0 <ADCStore+0xe4>)
 80023e6:	781b      	ldrb	r3, [r3, #0]
 80023e8:	461c      	mov	r4, r3
 80023ea:	b290      	uxth	r0, r2
 80023ec:	492d      	ldr	r1, [pc, #180]	; (80024a4 <ADCStore+0xe8>)
 80023ee:	69fa      	ldr	r2, [r7, #28]
 80023f0:	4613      	mov	r3, r2
 80023f2:	009b      	lsls	r3, r3, #2
 80023f4:	4413      	add	r3, r2
 80023f6:	4423      	add	r3, r4
 80023f8:	4602      	mov	r2, r0
 80023fa:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for(int i = 0;i<8;i++)
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	3301      	adds	r3, #1
 8002402:	61fb      	str	r3, [r7, #28]
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	2b07      	cmp	r3, #7
 8002408:	ddde      	ble.n	80023c8 <ADCStore+0xc>
	}

	meas_counter++;
 800240a:	4b25      	ldr	r3, [pc, #148]	; (80024a0 <ADCStore+0xe4>)
 800240c:	781b      	ldrb	r3, [r3, #0]
 800240e:	3301      	adds	r3, #1
 8002410:	b2da      	uxtb	r2, r3
 8002412:	4b23      	ldr	r3, [pc, #140]	; (80024a0 <ADCStore+0xe4>)
 8002414:	701a      	strb	r2, [r3, #0]

	//all buffers full - calculate average and store on selected addresses
	if(meas_counter > (meas_size - 1))
 8002416:	4b22      	ldr	r3, [pc, #136]	; (80024a0 <ADCStore+0xe4>)
 8002418:	781b      	ldrb	r3, [r3, #0]
 800241a:	2b04      	cmp	r3, #4
 800241c:	d93a      	bls.n	8002494 <ADCStore+0xd8>
	{
		meas_counter = 0;
 800241e:	4b20      	ldr	r3, [pc, #128]	; (80024a0 <ADCStore+0xe4>)
 8002420:	2200      	movs	r2, #0
 8002422:	701a      	strb	r2, [r3, #0]

		uint16_t avg[8];
		for(int i = 0; i < 8 ;i++)
 8002424:	2300      	movs	r3, #0
 8002426:	61bb      	str	r3, [r7, #24]
 8002428:	e015      	b.n	8002456 <ADCStore+0x9a>
		{
			avg[i] = CalcAvg(meas_data[i], meas_size); //calculate average
 800242a:	69ba      	ldr	r2, [r7, #24]
 800242c:	4613      	mov	r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	4413      	add	r3, r2
 8002432:	005b      	lsls	r3, r3, #1
 8002434:	4a1b      	ldr	r2, [pc, #108]	; (80024a4 <ADCStore+0xe8>)
 8002436:	4413      	add	r3, r2
 8002438:	2105      	movs	r1, #5
 800243a:	4618      	mov	r0, r3
 800243c:	f7ff ff2f 	bl	800229e <CalcAvg>
 8002440:	4603      	mov	r3, r0
 8002442:	461a      	mov	r2, r3
 8002444:	69bb      	ldr	r3, [r7, #24]
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	3320      	adds	r3, #32
 800244a:	443b      	add	r3, r7
 800244c:	f823 2c1c 	strh.w	r2, [r3, #-28]
		for(int i = 0; i < 8 ;i++)
 8002450:	69bb      	ldr	r3, [r7, #24]
 8002452:	3301      	adds	r3, #1
 8002454:	61bb      	str	r3, [r7, #24]
 8002456:	69bb      	ldr	r3, [r7, #24]
 8002458:	2b07      	cmp	r3, #7
 800245a:	dde6      	ble.n	800242a <ADCStore+0x6e>
		}

		for(int i = 0; i<6;i++)
 800245c:	2300      	movs	r3, #0
 800245e:	617b      	str	r3, [r7, #20]
 8002460:	e015      	b.n	800248e <ADCStore+0xd2>
		{
			*p_ADC_data[i] = CalcAdcValue(i,avg[i]); //calculate value(voltage or current and saved on selected addresses)
 8002462:	697b      	ldr	r3, [r7, #20]
 8002464:	b2da      	uxtb	r2, r3
 8002466:	697b      	ldr	r3, [r7, #20]
 8002468:	005b      	lsls	r3, r3, #1
 800246a:	3320      	adds	r3, #32
 800246c:	443b      	add	r3, r7
 800246e:	f833 1c1c 	ldrh.w	r1, [r3, #-28]
 8002472:	480d      	ldr	r0, [pc, #52]	; (80024a8 <ADCStore+0xec>)
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 800247a:	4610      	mov	r0, r2
 800247c:	f7ff ff38 	bl	80022f0 <CalcAdcValue>
 8002480:	eef0 7a40 	vmov.f32	s15, s0
 8002484:	edc4 7a00 	vstr	s15, [r4]
		for(int i = 0; i<6;i++)
 8002488:	697b      	ldr	r3, [r7, #20]
 800248a:	3301      	adds	r3, #1
 800248c:	617b      	str	r3, [r7, #20]
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	2b05      	cmp	r3, #5
 8002492:	dde6      	ble.n	8002462 <ADCStore+0xa6>
		}

	}
}
 8002494:	bf00      	nop
 8002496:	3724      	adds	r7, #36	; 0x24
 8002498:	46bd      	mov	sp, r7
 800249a:	bd90      	pop	{r4, r7, pc}
 800249c:	20000744 	.word	0x20000744
 80024a0:	20000740 	.word	0x20000740
 80024a4:	200006f0 	.word	0x200006f0
 80024a8:	20000754 	.word	0x20000754

080024ac <LedSwitch>:

/* @brief switch red led on nucleo board
 *
 */
void LedSwitch(int value)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b082      	sub	sp, #8
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, value);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	b2db      	uxtb	r3, r3
 80024b8:	461a      	mov	r2, r3
 80024ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80024be:	4803      	ldr	r0, [pc, #12]	; (80024cc <LedSwitch+0x20>)
 80024c0:	f002 fd9a 	bl	8004ff8 <HAL_GPIO_WritePin>
}
 80024c4:	bf00      	nop
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40020800 	.word	0x40020800

080024d0 <Enable_GPIO>:
 * @param channel -> channel of power supply
 * @param value   -> enable-true, disable-false
 *
 */
void Enable_GPIO(uint8_t channel, bool value)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b082      	sub	sp, #8
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	4603      	mov	r3, r0
 80024d8:	460a      	mov	r2, r1
 80024da:	71fb      	strb	r3, [r7, #7]
 80024dc:	4613      	mov	r3, r2
 80024de:	71bb      	strb	r3, [r7, #6]
	switch(channel)
 80024e0:	79fb      	ldrb	r3, [r7, #7]
 80024e2:	2b02      	cmp	r3, #2
 80024e4:	d015      	beq.n	8002512 <Enable_GPIO+0x42>
 80024e6:	2b02      	cmp	r3, #2
 80024e8:	dc1b      	bgt.n	8002522 <Enable_GPIO+0x52>
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d002      	beq.n	80024f4 <Enable_GPIO+0x24>
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d007      	beq.n	8002502 <Enable_GPIO+0x32>
		case 2:
			HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, value);
			break;

		default:
			break;
 80024f2:	e016      	b.n	8002522 <Enable_GPIO+0x52>
			HAL_GPIO_WritePin(EN_1_GPIO_Port, EN_1_Pin, value);
 80024f4:	79bb      	ldrb	r3, [r7, #6]
 80024f6:	461a      	mov	r2, r3
 80024f8:	2108      	movs	r1, #8
 80024fa:	480c      	ldr	r0, [pc, #48]	; (800252c <Enable_GPIO+0x5c>)
 80024fc:	f002 fd7c 	bl	8004ff8 <HAL_GPIO_WritePin>
			break;
 8002500:	e010      	b.n	8002524 <Enable_GPIO+0x54>
			HAL_GPIO_WritePin(EN_2_GPIO_Port, EN_2_Pin, value);
 8002502:	79bb      	ldrb	r3, [r7, #6]
 8002504:	461a      	mov	r2, r3
 8002506:	f44f 7100 	mov.w	r1, #512	; 0x200
 800250a:	4809      	ldr	r0, [pc, #36]	; (8002530 <Enable_GPIO+0x60>)
 800250c:	f002 fd74 	bl	8004ff8 <HAL_GPIO_WritePin>
			break;
 8002510:	e008      	b.n	8002524 <Enable_GPIO+0x54>
			HAL_GPIO_WritePin(EN_3_GPIO_Port, EN_3_Pin, value);
 8002512:	79bb      	ldrb	r3, [r7, #6]
 8002514:	461a      	mov	r2, r3
 8002516:	f44f 7180 	mov.w	r1, #256	; 0x100
 800251a:	4805      	ldr	r0, [pc, #20]	; (8002530 <Enable_GPIO+0x60>)
 800251c:	f002 fd6c 	bl	8004ff8 <HAL_GPIO_WritePin>
			break;
 8002520:	e000      	b.n	8002524 <Enable_GPIO+0x54>
			break;
 8002522:	bf00      	nop

	}
}
 8002524:	bf00      	nop
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	40020800 	.word	0x40020800
 8002530:	40020400 	.word	0x40020400

08002534 <Output_GPIO>:
 * @param relay_p   -> relay for positive polarity (direct relay)
 * @param relay_n   -> relay for negative polarity (reverse relay)
 *
 */
void Output_GPIO(uint8_t channel, bool relay_p, bool relay_n)
{
 8002534:	b580      	push	{r7, lr}
 8002536:	b082      	sub	sp, #8
 8002538:	af00      	add	r7, sp, #0
 800253a:	4603      	mov	r3, r0
 800253c:	71fb      	strb	r3, [r7, #7]
 800253e:	460b      	mov	r3, r1
 8002540:	71bb      	strb	r3, [r7, #6]
 8002542:	4613      	mov	r3, r2
 8002544:	717b      	strb	r3, [r7, #5]
	if(relay_p && relay_n) return;
 8002546:	79bb      	ldrb	r3, [r7, #6]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d002      	beq.n	8002552 <Output_GPIO+0x1e>
 800254c:	797b      	ldrb	r3, [r7, #5]
 800254e:	2b00      	cmp	r3, #0
 8002550:	d133      	bne.n	80025ba <Output_GPIO+0x86>

	switch(channel)
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	2b02      	cmp	r3, #2
 8002556:	d022      	beq.n	800259e <Output_GPIO+0x6a>
 8002558:	2b02      	cmp	r3, #2
 800255a:	dc30      	bgt.n	80025be <Output_GPIO+0x8a>
 800255c:	2b00      	cmp	r3, #0
 800255e:	d002      	beq.n	8002566 <Output_GPIO+0x32>
 8002560:	2b01      	cmp	r3, #1
 8002562:	d00e      	beq.n	8002582 <Output_GPIO+0x4e>
			HAL_GPIO_WritePin(SWDIR_3_GPIO_Port, SWDIR_3_Pin, relay_p);
			HAL_GPIO_WritePin(SWREV_3_GPIO_Port, SWREV_3_Pin, relay_n);
			break;

		default:
			break;
 8002564:	e02b      	b.n	80025be <Output_GPIO+0x8a>
			HAL_GPIO_WritePin(SWDIR_1_GPIO_Port, SWDIR_1_Pin, relay_p);
 8002566:	79bb      	ldrb	r3, [r7, #6]
 8002568:	461a      	mov	r2, r3
 800256a:	2104      	movs	r1, #4
 800256c:	4816      	ldr	r0, [pc, #88]	; (80025c8 <Output_GPIO+0x94>)
 800256e:	f002 fd43 	bl	8004ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SWREV_1_GPIO_Port, SWREV_1_Pin, relay_n);
 8002572:	797b      	ldrb	r3, [r7, #5]
 8002574:	461a      	mov	r2, r3
 8002576:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800257a:	4813      	ldr	r0, [pc, #76]	; (80025c8 <Output_GPIO+0x94>)
 800257c:	f002 fd3c 	bl	8004ff8 <HAL_GPIO_WritePin>
			break;
 8002580:	e01e      	b.n	80025c0 <Output_GPIO+0x8c>
			HAL_GPIO_WritePin(SWDIR_2_GPIO_Port, SWDIR_2_Pin, relay_p);
 8002582:	79bb      	ldrb	r3, [r7, #6]
 8002584:	461a      	mov	r2, r3
 8002586:	2102      	movs	r1, #2
 8002588:	480f      	ldr	r0, [pc, #60]	; (80025c8 <Output_GPIO+0x94>)
 800258a:	f002 fd35 	bl	8004ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SWREV_2_GPIO_Port, SWREV_2_Pin, relay_n);
 800258e:	797b      	ldrb	r3, [r7, #5]
 8002590:	461a      	mov	r2, r3
 8002592:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002596:	480c      	ldr	r0, [pc, #48]	; (80025c8 <Output_GPIO+0x94>)
 8002598:	f002 fd2e 	bl	8004ff8 <HAL_GPIO_WritePin>
			break;
 800259c:	e010      	b.n	80025c0 <Output_GPIO+0x8c>
			HAL_GPIO_WritePin(SWDIR_3_GPIO_Port, SWDIR_3_Pin, relay_p);
 800259e:	79bb      	ldrb	r3, [r7, #6]
 80025a0:	461a      	mov	r2, r3
 80025a2:	2101      	movs	r1, #1
 80025a4:	4808      	ldr	r0, [pc, #32]	; (80025c8 <Output_GPIO+0x94>)
 80025a6:	f002 fd27 	bl	8004ff8 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(SWREV_3_GPIO_Port, SWREV_3_Pin, relay_n);
 80025aa:	797b      	ldrb	r3, [r7, #5]
 80025ac:	461a      	mov	r2, r3
 80025ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80025b2:	4805      	ldr	r0, [pc, #20]	; (80025c8 <Output_GPIO+0x94>)
 80025b4:	f002 fd20 	bl	8004ff8 <HAL_GPIO_WritePin>
			break;
 80025b8:	e002      	b.n	80025c0 <Output_GPIO+0x8c>
	if(relay_p && relay_n) return;
 80025ba:	bf00      	nop
 80025bc:	e000      	b.n	80025c0 <Output_GPIO+0x8c>
			break;
 80025be:	bf00      	nop

	}
}
 80025c0:	3708      	adds	r7, #8
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	40020800 	.word	0x40020800

080025cc <LoadDACConstant>:

/* @brief load coefficient from sram
 *
 */
void LoadDACConstant()
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b082      	sub	sp, #8
 80025d0:	af00      	add	r7, sp, #0
	for(int i = 0; i<3; i++)
 80025d2:	2300      	movs	r3, #0
 80025d4:	607b      	str	r3, [r7, #4]
 80025d6:	e03a      	b.n	800264e <LoadDACConstant+0x82>
	{

		if(BACKUP_SRAM_read_StoreControl(sramOffset_AdjCoef_k_ch0 + i))
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	3311      	adds	r3, #17
 80025dc:	4618      	mov	r0, r3
 80025de:	f7fe fdce 	bl	800117e <BACKUP_SRAM_read_StoreControl>
 80025e2:	4603      	mov	r3, r0
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d00d      	beq.n	8002604 <LoadDACConstant+0x38>
		{
			AdjCoef_k[i] = BACKUP_SRAM_read_float(sramOffset_AdjCoef_k_ch0 + i);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3311      	adds	r3, #17
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fe fdf3 	bl	80011d8 <BACKUP_SRAM_read_float>
 80025f2:	eef0 7a40 	vmov.f32	s15, s0
 80025f6:	4a1a      	ldr	r2, [pc, #104]	; (8002660 <LoadDACConstant+0x94>)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	009b      	lsls	r3, r3, #2
 80025fc:	4413      	add	r3, r2
 80025fe:	edc3 7a00 	vstr	s15, [r3]
 8002602:	e005      	b.n	8002610 <LoadDACConstant+0x44>
		}
		else
		{
			AdjCoef_k[i] = Default_AdjCoef_k;
 8002604:	4a16      	ldr	r2, [pc, #88]	; (8002660 <LoadDACConstant+0x94>)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	009b      	lsls	r3, r3, #2
 800260a:	4413      	add	r3, r2
 800260c:	4a15      	ldr	r2, [pc, #84]	; (8002664 <LoadDACConstant+0x98>)
 800260e:	601a      	str	r2, [r3, #0]
		}

		if(BACKUP_SRAM_read_StoreControl(sramOffset_AdjCoef_q_ch0 + i))
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	3314      	adds	r3, #20
 8002614:	4618      	mov	r0, r3
 8002616:	f7fe fdb2 	bl	800117e <BACKUP_SRAM_read_StoreControl>
 800261a:	4603      	mov	r3, r0
 800261c:	2b00      	cmp	r3, #0
 800261e:	d00d      	beq.n	800263c <LoadDACConstant+0x70>
		{
			AdjCoef_q[i] = BACKUP_SRAM_read_float(sramOffset_AdjCoef_q_ch0 + i);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	3314      	adds	r3, #20
 8002624:	4618      	mov	r0, r3
 8002626:	f7fe fdd7 	bl	80011d8 <BACKUP_SRAM_read_float>
 800262a:	eef0 7a40 	vmov.f32	s15, s0
 800262e:	4a0e      	ldr	r2, [pc, #56]	; (8002668 <LoadDACConstant+0x9c>)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	4413      	add	r3, r2
 8002636:	edc3 7a00 	vstr	s15, [r3]
 800263a:	e005      	b.n	8002648 <LoadDACConstant+0x7c>
		}
		else
		{
			AdjCoef_q[i] = Default_AdjCoef_q;
 800263c:	4a0a      	ldr	r2, [pc, #40]	; (8002668 <LoadDACConstant+0x9c>)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	009b      	lsls	r3, r3, #2
 8002642:	4413      	add	r3, r2
 8002644:	4a09      	ldr	r2, [pc, #36]	; (800266c <LoadDACConstant+0xa0>)
 8002646:	601a      	str	r2, [r3, #0]
	for(int i = 0; i<3; i++)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	3301      	adds	r3, #1
 800264c:	607b      	str	r3, [r7, #4]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	2b02      	cmp	r3, #2
 8002652:	ddc1      	ble.n	80025d8 <LoadDACConstant+0xc>
		}

	}
}
 8002654:	bf00      	nop
 8002656:	bf00      	nop
 8002658:	3708      	adds	r7, #8
 800265a:	46bd      	mov	sp, r7
 800265c:	bd80      	pop	{r7, pc}
 800265e:	bf00      	nop
 8002660:	200007a4 	.word	0x200007a4
 8002664:	43ffe8bc 	.word	0x43ffe8bc
 8002668:	200007b0 	.word	0x200007b0
 800266c:	4423d0f3 	.word	0x4423d0f3

08002670 <StoreDACConstant>:
 * @param value -> value of coefficient
 *
 *
 */
void StoreDACConstant(uint8_t coef, float value)
{
 8002670:	b580      	push	{r7, lr}
 8002672:	b082      	sub	sp, #8
 8002674:	af00      	add	r7, sp, #0
 8002676:	4603      	mov	r3, r0
 8002678:	ed87 0a00 	vstr	s0, [r7]
 800267c:	71fb      	strb	r3, [r7, #7]
	BACKUP_SRAM_write_float(sramOffset_AdjCoef_k_ch0 + coef, value);
 800267e:	79fb      	ldrb	r3, [r7, #7]
 8002680:	3311      	adds	r3, #17
 8002682:	ed97 0a00 	vldr	s0, [r7]
 8002686:	4618      	mov	r0, r3
 8002688:	f7fe fdb5 	bl	80011f6 <BACKUP_SRAM_write_float>
	BACKUP_SRAM_write_StoreControl(sramOffset_AdjCoef_k_ch0 + coef, true);
 800268c:	79fb      	ldrb	r3, [r7, #7]
 800268e:	3311      	adds	r3, #17
 8002690:	2101      	movs	r1, #1
 8002692:	4618      	mov	r0, r3
 8002694:	f7fe fd7e 	bl	8001194 <BACKUP_SRAM_write_StoreControl>
}
 8002698:	bf00      	nop
 800269a:	3708      	adds	r7, #8
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <GetDACConstant>:
 *
 * @param coef  -> coefficient order, k: 0 to 2, q: 3 to 5
 *
 */
float GetDACConstant(uint8_t coef)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	4603      	mov	r3, r0
 80026a8:	71fb      	strb	r3, [r7, #7]
	float f;

	if(BACKUP_SRAM_read_StoreControl(sramOffset_AdjCoef_k_ch0 + coef))
 80026aa:	79fb      	ldrb	r3, [r7, #7]
 80026ac:	3311      	adds	r3, #17
 80026ae:	4618      	mov	r0, r3
 80026b0:	f7fe fd65 	bl	800117e <BACKUP_SRAM_read_StoreControl>
 80026b4:	4603      	mov	r3, r0
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d007      	beq.n	80026ca <GetDACConstant+0x2a>
	{
		f = BACKUP_SRAM_read_float(sramOffset_AdjCoef_k_ch0 + coef);
 80026ba:	79fb      	ldrb	r3, [r7, #7]
 80026bc:	3311      	adds	r3, #17
 80026be:	4618      	mov	r0, r3
 80026c0:	f7fe fd8a 	bl	80011d8 <BACKUP_SRAM_read_float>
 80026c4:	ed87 0a03 	vstr	s0, [r7, #12]
 80026c8:	e016      	b.n	80026f8 <GetDACConstant+0x58>
	}
	else
	{
		if(coef == 0 || coef == 1 || coef == 2)
 80026ca:	79fb      	ldrb	r3, [r7, #7]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d005      	beq.n	80026dc <GetDACConstant+0x3c>
 80026d0:	79fb      	ldrb	r3, [r7, #7]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d002      	beq.n	80026dc <GetDACConstant+0x3c>
 80026d6:	79fb      	ldrb	r3, [r7, #7]
 80026d8:	2b02      	cmp	r3, #2
 80026da:	d102      	bne.n	80026e2 <GetDACConstant+0x42>
		{
			f = Default_AdjCoef_k;
 80026dc:	4b0a      	ldr	r3, [pc, #40]	; (8002708 <GetDACConstant+0x68>)
 80026de:	60fb      	str	r3, [r7, #12]
 80026e0:	e00a      	b.n	80026f8 <GetDACConstant+0x58>
		}
		else if(coef == 3 || coef == 4 || coef == 5)
 80026e2:	79fb      	ldrb	r3, [r7, #7]
 80026e4:	2b03      	cmp	r3, #3
 80026e6:	d005      	beq.n	80026f4 <GetDACConstant+0x54>
 80026e8:	79fb      	ldrb	r3, [r7, #7]
 80026ea:	2b04      	cmp	r3, #4
 80026ec:	d002      	beq.n	80026f4 <GetDACConstant+0x54>
 80026ee:	79fb      	ldrb	r3, [r7, #7]
 80026f0:	2b05      	cmp	r3, #5
 80026f2:	d101      	bne.n	80026f8 <GetDACConstant+0x58>
		{
			f = Default_AdjCoef_q;
 80026f4:	4b05      	ldr	r3, [pc, #20]	; (800270c <GetDACConstant+0x6c>)
 80026f6:	60fb      	str	r3, [r7, #12]
		}
	}

	return f;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	ee07 3a90 	vmov	s15, r3
}
 80026fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002702:	3710      	adds	r7, #16
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	43ffe8bc 	.word	0x43ffe8bc
 800270c:	4423d0f3 	.word	0x4423d0f3

08002710 <SendDACCoefficients>:
/* @brief send DAC coefficients to communication
 *
 *
 */
void SendDACCoefficients()
{
 8002710:	b590      	push	{r4, r7, lr}
 8002712:	b083      	sub	sp, #12
 8002714:	af00      	add	r7, sp, #0
	for(int i = 0;i<6;i++)
 8002716:	2300      	movs	r3, #0
 8002718:	607b      	str	r3, [r7, #4]
 800271a:	e012      	b.n	8002742 <SendDACCoefficients+0x32>
	{
		SendCommunication_float(cmd_dac_get_k0 + i, GetDACConstant(i));
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	b2db      	uxtb	r3, r3
 8002720:	333f      	adds	r3, #63	; 0x3f
 8002722:	b2dc      	uxtb	r4, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	b2db      	uxtb	r3, r3
 8002728:	4618      	mov	r0, r3
 800272a:	f7ff ffb9 	bl	80026a0 <GetDACConstant>
 800272e:	eef0 7a40 	vmov.f32	s15, s0
 8002732:	eeb0 0a67 	vmov.f32	s0, s15
 8002736:	4620      	mov	r0, r4
 8002738:	f7ff fa94 	bl	8001c64 <SendCommunication_float>
	for(int i = 0;i<6;i++)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3301      	adds	r3, #1
 8002740:	607b      	str	r3, [r7, #4]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2b05      	cmp	r3, #5
 8002746:	dde9      	ble.n	800271c <SendDACCoefficients+0xc>
	}

}
 8002748:	bf00      	nop
 800274a:	bf00      	nop
 800274c:	370c      	adds	r7, #12
 800274e:	46bd      	mov	sp, r7
 8002750:	bd90      	pop	{r4, r7, pc}
 8002752:	0000      	movs	r0, r0
 8002754:	0000      	movs	r0, r0
	...

08002758 <Get_PreRegulatorVoltage>:
 * @param voltage -> request voltage on power supply output
 *
 * @return uint16_t value of voltage for pre regulator
 */
uint16_t Get_PreRegulatorVoltage(uint16_t voltage)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	4603      	mov	r3, r0
 8002760:	80fb      	strh	r3, [r7, #6]
	return (0.15789 * (float)voltage) + 21.05263;
 8002762:	88fb      	ldrh	r3, [r7, #6]
 8002764:	ee07 3a90 	vmov	s15, r3
 8002768:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800276c:	ee17 0a90 	vmov	r0, s15
 8002770:	f7fd fef2 	bl	8000558 <__aeabi_f2d>
 8002774:	a30c      	add	r3, pc, #48	; (adr r3, 80027a8 <Get_PreRegulatorVoltage+0x50>)
 8002776:	e9d3 2300 	ldrd	r2, r3, [r3]
 800277a:	f7fd ff45 	bl	8000608 <__aeabi_dmul>
 800277e:	4602      	mov	r2, r0
 8002780:	460b      	mov	r3, r1
 8002782:	4610      	mov	r0, r2
 8002784:	4619      	mov	r1, r3
 8002786:	a30a      	add	r3, pc, #40	; (adr r3, 80027b0 <Get_PreRegulatorVoltage+0x58>)
 8002788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800278c:	f7fd fd86 	bl	800029c <__adddf3>
 8002790:	4602      	mov	r2, r0
 8002792:	460b      	mov	r3, r1
 8002794:	4610      	mov	r0, r2
 8002796:	4619      	mov	r1, r3
 8002798:	f7fe fa0e 	bl	8000bb8 <__aeabi_d2uiz>
 800279c:	4603      	mov	r3, r0
 800279e:	b29b      	uxth	r3, r3
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	512ec6bd 	.word	0x512ec6bd
 80027ac:	3fc435bd 	.word	0x3fc435bd
 80027b0:	28e0c9da 	.word	0x28e0c9da
 80027b4:	40350d79 	.word	0x40350d79

080027b8 <Get_DACValue>:

//Calculate DAC register value from recomended voltage
uint16_t Get_DACValue(int dac_channel, uint16_t value)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b084      	sub	sp, #16
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	460b      	mov	r3, r1
 80027c2:	807b      	strh	r3, [r7, #2]
	uint16_t code;

	if(dac_channel == 0 || dac_channel == 1 || dac_channel == 2)
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d005      	beq.n	80027d6 <Get_DACValue+0x1e>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d002      	beq.n	80027d6 <Get_DACValue+0x1e>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2b02      	cmp	r3, #2
 80027d4:	d12a      	bne.n	800282c <Get_DACValue+0x74>
	{
		code = (uint16_t)(((PreReg_Coef_q - (float)value) / PreReg_Coef_k) * (float)DAC_coef);
 80027d6:	887b      	ldrh	r3, [r7, #2]
 80027d8:	ee07 3a90 	vmov	s15, r3
 80027dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80027e0:	ee17 0a90 	vmov	r0, s15
 80027e4:	f7fd feb8 	bl	8000558 <__aeabi_f2d>
 80027e8:	4602      	mov	r2, r0
 80027ea:	460b      	mov	r3, r1
 80027ec:	a125      	add	r1, pc, #148	; (adr r1, 8002884 <Get_DACValue+0xcc>)
 80027ee:	e9d1 0100 	ldrd	r0, r1, [r1]
 80027f2:	f7fd fd51 	bl	8000298 <__aeabi_dsub>
 80027f6:	4602      	mov	r2, r0
 80027f8:	460b      	mov	r3, r1
 80027fa:	4610      	mov	r0, r2
 80027fc:	4619      	mov	r1, r3
 80027fe:	a323      	add	r3, pc, #140	; (adr r3, 800288c <Get_DACValue+0xd4>)
 8002800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002804:	f7fe f82a 	bl	800085c <__aeabi_ddiv>
 8002808:	4602      	mov	r2, r0
 800280a:	460b      	mov	r3, r1
 800280c:	4610      	mov	r0, r2
 800280e:	4619      	mov	r1, r3
 8002810:	a320      	add	r3, pc, #128	; (adr r3, 8002894 <Get_DACValue+0xdc>)
 8002812:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002816:	f7fd fef7 	bl	8000608 <__aeabi_dmul>
 800281a:	4602      	mov	r2, r0
 800281c:	460b      	mov	r3, r1
 800281e:	4610      	mov	r0, r2
 8002820:	4619      	mov	r1, r3
 8002822:	f7fe f9c9 	bl	8000bb8 <__aeabi_d2uiz>
 8002826:	4603      	mov	r3, r0
 8002828:	81fb      	strh	r3, [r7, #14]
 800282a:	e01f      	b.n	800286c <Get_DACValue+0xb4>
	}
	else
	{
		code = (uint16_t)(((AdjCoef_q[dac_channel - 3] - (float)value) / AdjCoef_k[dac_channel - 3]) * (float)DAC_coef);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	3b03      	subs	r3, #3
 8002830:	4a11      	ldr	r2, [pc, #68]	; (8002878 <Get_DACValue+0xc0>)
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	4413      	add	r3, r2
 8002836:	ed93 7a00 	vldr	s14, [r3]
 800283a:	887b      	ldrh	r3, [r7, #2]
 800283c:	ee07 3a90 	vmov	s15, r3
 8002840:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002844:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	3b03      	subs	r3, #3
 800284c:	4a0b      	ldr	r2, [pc, #44]	; (800287c <Get_DACValue+0xc4>)
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	4413      	add	r3, r2
 8002852:	ed93 7a00 	vldr	s14, [r3]
 8002856:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800285a:	ed9f 7a09 	vldr	s14, [pc, #36]	; 8002880 <Get_DACValue+0xc8>
 800285e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002862:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002866:	ee17 3a90 	vmov	r3, s15
 800286a:	81fb      	strh	r3, [r7, #14]
	}


	return code;
 800286c:	89fb      	ldrh	r3, [r7, #14]
}
 800286e:	4618      	mov	r0, r3
 8002870:	3710      	adds	r7, #16
 8002872:	46bd      	mov	sp, r7
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	200007b0 	.word	0x200007b0
 800287c:	200007a4 	.word	0x200007a4
 8002880:	454ccccd 	.word	0x454ccccd
 8002884:	3dee7818 	.word	0x3dee7818
 8002888:	405ff4dc 	.word	0x405ff4dc
 800288c:	c39af4e3 	.word	0xc39af4e3
 8002890:	405537da 	.word	0x405537da
 8002894:	a0000000 	.word	0xa0000000
 8002898:	40a99999 	.word	0x40a99999

0800289c <Set_PreReg_Voltage>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param voltage -> request voltage on regulator output
 * 
 */
void Set_PreReg_Voltage(uint8_t channel, uint16_t voltage)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b084      	sub	sp, #16
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	4603      	mov	r3, r0
 80028a4:	460a      	mov	r2, r1
 80028a6:	71fb      	strb	r3, [r7, #7]
 80028a8:	4613      	mov	r3, r2
 80028aa:	80bb      	strh	r3, [r7, #4]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 80028ac:	79fb      	ldrb	r3, [r7, #7]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d005      	beq.n	80028be <Set_PreReg_Voltage+0x22>
 80028b2:	79fb      	ldrb	r3, [r7, #7]
 80028b4:	2b01      	cmp	r3, #1
 80028b6:	d002      	beq.n	80028be <Set_PreReg_Voltage+0x22>
 80028b8:	79fb      	ldrb	r3, [r7, #7]
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d116      	bne.n	80028ec <Set_PreReg_Voltage+0x50>
	if((voltage < minimum_voltage) && (voltage > maximum_voltage)) return;
 80028be:	88bb      	ldrh	r3, [r7, #4]
 80028c0:	2b18      	cmp	r3, #24
 80028c2:	d804      	bhi.n	80028ce <Set_PreReg_Voltage+0x32>
 80028c4:	88bb      	ldrh	r3, [r7, #4]
 80028c6:	f240 2226 	movw	r2, #550	; 0x226
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d810      	bhi.n	80028f0 <Set_PreReg_Voltage+0x54>

	uint16_t value = Get_DACValue(channel, voltage);
 80028ce:	79fb      	ldrb	r3, [r7, #7]
 80028d0:	88ba      	ldrh	r2, [r7, #4]
 80028d2:	4611      	mov	r1, r2
 80028d4:	4618      	mov	r0, r3
 80028d6:	f7ff ff6f 	bl	80027b8 <Get_DACValue>
 80028da:	4603      	mov	r3, r0
 80028dc:	81fb      	strh	r3, [r7, #14]
	SendValueToDAC(channel,value);
 80028de:	89fa      	ldrh	r2, [r7, #14]
 80028e0:	79fb      	ldrb	r3, [r7, #7]
 80028e2:	4611      	mov	r1, r2
 80028e4:	4618      	mov	r0, r3
 80028e6:	f000 fce1 	bl	80032ac <SendValueToDAC>
 80028ea:	e002      	b.n	80028f2 <Set_PreReg_Voltage+0x56>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 80028ec:	bf00      	nop
 80028ee:	e000      	b.n	80028f2 <Set_PreReg_Voltage+0x56>
	if((voltage < minimum_voltage) && (voltage > maximum_voltage)) return;
 80028f0:	bf00      	nop
}
 80028f2:	3710      	adds	r7, #16
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <Set_OutReg_Voltage>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param voltage -> request voltage on regulator output
 * 
 */
void Set_OutReg_Voltage(uint8_t channel, uint16_t voltage)
{
 80028f8:	b580      	push	{r7, lr}
 80028fa:	b084      	sub	sp, #16
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	460a      	mov	r2, r1
 8002902:	71fb      	strb	r3, [r7, #7]
 8002904:	4613      	mov	r3, r2
 8002906:	80bb      	strh	r3, [r7, #4]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002908:	79fb      	ldrb	r3, [r7, #7]
 800290a:	2b00      	cmp	r3, #0
 800290c:	d005      	beq.n	800291a <Set_OutReg_Voltage+0x22>
 800290e:	79fb      	ldrb	r3, [r7, #7]
 8002910:	2b01      	cmp	r3, #1
 8002912:	d002      	beq.n	800291a <Set_OutReg_Voltage+0x22>
 8002914:	79fb      	ldrb	r3, [r7, #7]
 8002916:	2b02      	cmp	r3, #2
 8002918:	d119      	bne.n	800294e <Set_OutReg_Voltage+0x56>
	if((voltage < minimum_voltage) && (voltage > maximum_voltage)) return;
 800291a:	88bb      	ldrh	r3, [r7, #4]
 800291c:	2b18      	cmp	r3, #24
 800291e:	d804      	bhi.n	800292a <Set_OutReg_Voltage+0x32>
 8002920:	88bb      	ldrh	r3, [r7, #4]
 8002922:	f240 2226 	movw	r2, #550	; 0x226
 8002926:	4293      	cmp	r3, r2
 8002928:	d813      	bhi.n	8002952 <Set_OutReg_Voltage+0x5a>

	uint16_t value = Get_DACValue(channel + 3, voltage);
 800292a:	79fb      	ldrb	r3, [r7, #7]
 800292c:	3303      	adds	r3, #3
 800292e:	88ba      	ldrh	r2, [r7, #4]
 8002930:	4611      	mov	r1, r2
 8002932:	4618      	mov	r0, r3
 8002934:	f7ff ff40 	bl	80027b8 <Get_DACValue>
 8002938:	4603      	mov	r3, r0
 800293a:	81fb      	strh	r3, [r7, #14]
	SendValueToDAC(channel + 3, value);
 800293c:	79fb      	ldrb	r3, [r7, #7]
 800293e:	3303      	adds	r3, #3
 8002940:	b2db      	uxtb	r3, r3
 8002942:	89fa      	ldrh	r2, [r7, #14]
 8002944:	4611      	mov	r1, r2
 8002946:	4618      	mov	r0, r3
 8002948:	f000 fcb0 	bl	80032ac <SendValueToDAC>
 800294c:	e002      	b.n	8002954 <Set_OutReg_Voltage+0x5c>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 800294e:	bf00      	nop
 8002950:	e000      	b.n	8002954 <Set_OutReg_Voltage+0x5c>
	if((voltage < minimum_voltage) && (voltage > maximum_voltage)) return;
 8002952:	bf00      	nop
}
 8002954:	3710      	adds	r7, #16
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
	...

0800295c <Set_Voltage>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param voltage -> request voltage on output of power supply channel
 * 
 */
void Set_Voltage(uint8_t channel, uint16_t voltage)
{
 800295c:	b590      	push	{r4, r7, lr}
 800295e:	b083      	sub	sp, #12
 8002960:	af00      	add	r7, sp, #0
 8002962:	4603      	mov	r3, r0
 8002964:	460a      	mov	r2, r1
 8002966:	71fb      	strb	r3, [r7, #7]
 8002968:	4613      	mov	r3, r2
 800296a:	80bb      	strh	r3, [r7, #4]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 800296c:	79fb      	ldrb	r3, [r7, #7]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d006      	beq.n	8002980 <Set_Voltage+0x24>
 8002972:	79fb      	ldrb	r3, [r7, #7]
 8002974:	2b01      	cmp	r3, #1
 8002976:	d003      	beq.n	8002980 <Set_Voltage+0x24>
 8002978:	79fb      	ldrb	r3, [r7, #7]
 800297a:	2b02      	cmp	r3, #2
 800297c:	f040 80b6 	bne.w	8002aec <Set_Voltage+0x190>
	if((voltage < minimum_voltage) || (voltage > maximum_voltage)) return;
 8002980:	88bb      	ldrh	r3, [r7, #4]
 8002982:	2b18      	cmp	r3, #24
 8002984:	f240 80b4 	bls.w	8002af0 <Set_Voltage+0x194>
 8002988:	88bb      	ldrh	r3, [r7, #4]
 800298a:	f240 2226 	movw	r2, #550	; 0x226
 800298e:	4293      	cmp	r3, r2
 8002990:	f200 80ae 	bhi.w	8002af0 <Set_Voltage+0x194>

	if(abs(voltage - ChannelsStatus[channel].set_voltage) > ramp_v_step) //voltage ramping if difference is bigger that voltage ramp step
 8002994:	88b9      	ldrh	r1, [r7, #4]
 8002996:	79fa      	ldrb	r2, [r7, #7]
 8002998:	4857      	ldr	r0, [pc, #348]	; (8002af8 <Set_Voltage+0x19c>)
 800299a:	4613      	mov	r3, r2
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	4413      	add	r3, r2
 80029a0:	009b      	lsls	r3, r3, #2
 80029a2:	4403      	add	r3, r0
 80029a4:	3302      	adds	r3, #2
 80029a6:	881b      	ldrh	r3, [r3, #0]
 80029a8:	1acb      	subs	r3, r1, r3
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	bfb8      	it	lt
 80029ae:	425b      	neglt	r3, r3
 80029b0:	2b14      	cmp	r3, #20
 80029b2:	dd7f      	ble.n	8002ab4 <Set_Voltage+0x158>
	{
		ChannelsChange[channel].request_voltage = voltage; //store request voltage
 80029b4:	79fa      	ldrb	r2, [r7, #7]
 80029b6:	4951      	ldr	r1, [pc, #324]	; (8002afc <Set_Voltage+0x1a0>)
 80029b8:	4613      	mov	r3, r2
 80029ba:	009b      	lsls	r3, r3, #2
 80029bc:	4413      	add	r3, r2
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	440b      	add	r3, r1
 80029c2:	3310      	adds	r3, #16
 80029c4:	88ba      	ldrh	r2, [r7, #4]
 80029c6:	801a      	strh	r2, [r3, #0]

		//calculate new voltage
		if(ChannelsStatus[channel].set_voltage < ChannelsChange[channel].request_voltage)
 80029c8:	79fa      	ldrb	r2, [r7, #7]
 80029ca:	494b      	ldr	r1, [pc, #300]	; (8002af8 <Set_Voltage+0x19c>)
 80029cc:	4613      	mov	r3, r2
 80029ce:	009b      	lsls	r3, r3, #2
 80029d0:	4413      	add	r3, r2
 80029d2:	009b      	lsls	r3, r3, #2
 80029d4:	440b      	add	r3, r1
 80029d6:	3302      	adds	r3, #2
 80029d8:	8819      	ldrh	r1, [r3, #0]
 80029da:	79fa      	ldrb	r2, [r7, #7]
 80029dc:	4847      	ldr	r0, [pc, #284]	; (8002afc <Set_Voltage+0x1a0>)
 80029de:	4613      	mov	r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4413      	add	r3, r2
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	4403      	add	r3, r0
 80029e8:	3310      	adds	r3, #16
 80029ea:	881b      	ldrh	r3, [r3, #0]
 80029ec:	4299      	cmp	r1, r3
 80029ee:	d215      	bcs.n	8002a1c <Set_Voltage+0xc0>
		{
			ChannelsStatus[channel].set_voltage += ramp_v_step;
 80029f0:	79fa      	ldrb	r2, [r7, #7]
 80029f2:	4941      	ldr	r1, [pc, #260]	; (8002af8 <Set_Voltage+0x19c>)
 80029f4:	4613      	mov	r3, r2
 80029f6:	009b      	lsls	r3, r3, #2
 80029f8:	4413      	add	r3, r2
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	440b      	add	r3, r1
 80029fe:	3302      	adds	r3, #2
 8002a00:	881b      	ldrh	r3, [r3, #0]
 8002a02:	79fa      	ldrb	r2, [r7, #7]
 8002a04:	3314      	adds	r3, #20
 8002a06:	b298      	uxth	r0, r3
 8002a08:	493b      	ldr	r1, [pc, #236]	; (8002af8 <Set_Voltage+0x19c>)
 8002a0a:	4613      	mov	r3, r2
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	4413      	add	r3, r2
 8002a10:	009b      	lsls	r3, r3, #2
 8002a12:	440b      	add	r3, r1
 8002a14:	3302      	adds	r3, #2
 8002a16:	4602      	mov	r2, r0
 8002a18:	801a      	strh	r2, [r3, #0]
 8002a1a:	e014      	b.n	8002a46 <Set_Voltage+0xea>
		}
		else
		{
			ChannelsStatus[channel].set_voltage -= ramp_v_step;
 8002a1c:	79fa      	ldrb	r2, [r7, #7]
 8002a1e:	4936      	ldr	r1, [pc, #216]	; (8002af8 <Set_Voltage+0x19c>)
 8002a20:	4613      	mov	r3, r2
 8002a22:	009b      	lsls	r3, r3, #2
 8002a24:	4413      	add	r3, r2
 8002a26:	009b      	lsls	r3, r3, #2
 8002a28:	440b      	add	r3, r1
 8002a2a:	3302      	adds	r3, #2
 8002a2c:	881b      	ldrh	r3, [r3, #0]
 8002a2e:	79fa      	ldrb	r2, [r7, #7]
 8002a30:	3b14      	subs	r3, #20
 8002a32:	b298      	uxth	r0, r3
 8002a34:	4930      	ldr	r1, [pc, #192]	; (8002af8 <Set_Voltage+0x19c>)
 8002a36:	4613      	mov	r3, r2
 8002a38:	009b      	lsls	r3, r3, #2
 8002a3a:	4413      	add	r3, r2
 8002a3c:	009b      	lsls	r3, r3, #2
 8002a3e:	440b      	add	r3, r1
 8002a40:	3302      	adds	r3, #2
 8002a42:	4602      	mov	r2, r0
 8002a44:	801a      	strh	r2, [r3, #0]
		}

		//Set voltage
		Set_OutReg_Voltage(channel, ChannelsStatus[channel].set_voltage);
 8002a46:	79fa      	ldrb	r2, [r7, #7]
 8002a48:	492b      	ldr	r1, [pc, #172]	; (8002af8 <Set_Voltage+0x19c>)
 8002a4a:	4613      	mov	r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	4413      	add	r3, r2
 8002a50:	009b      	lsls	r3, r3, #2
 8002a52:	440b      	add	r3, r1
 8002a54:	3302      	adds	r3, #2
 8002a56:	881a      	ldrh	r2, [r3, #0]
 8002a58:	79fb      	ldrb	r3, [r7, #7]
 8002a5a:	4611      	mov	r1, r2
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7ff ff4b 	bl	80028f8 <Set_OutReg_Voltage>
		Set_PreReg_Voltage(channel, Get_PreRegulatorVoltage(ChannelsStatus[channel].set_voltage));
 8002a62:	79fa      	ldrb	r2, [r7, #7]
 8002a64:	4924      	ldr	r1, [pc, #144]	; (8002af8 <Set_Voltage+0x19c>)
 8002a66:	4613      	mov	r3, r2
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	4413      	add	r3, r2
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	440b      	add	r3, r1
 8002a70:	3302      	adds	r3, #2
 8002a72:	881b      	ldrh	r3, [r3, #0]
 8002a74:	4618      	mov	r0, r3
 8002a76:	f7ff fe6f 	bl	8002758 <Get_PreRegulatorVoltage>
 8002a7a:	4603      	mov	r3, r0
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	4611      	mov	r1, r2
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7ff ff0a 	bl	800289c <Set_PreReg_Voltage>

		//Enable and set ramping timer
		ChannelsChange[channel].voltage_ramp = true;
 8002a88:	79fa      	ldrb	r2, [r7, #7]
 8002a8a:	491c      	ldr	r1, [pc, #112]	; (8002afc <Set_Voltage+0x1a0>)
 8002a8c:	4613      	mov	r3, r2
 8002a8e:	009b      	lsls	r3, r3, #2
 8002a90:	4413      	add	r3, r2
 8002a92:	009b      	lsls	r3, r3, #2
 8002a94:	440b      	add	r3, r1
 8002a96:	2201      	movs	r2, #1
 8002a98:	701a      	strb	r2, [r3, #0]
		ChannelsChange[channel].voltage_ramp_timer = HAL_GetTick();
 8002a9a:	79fc      	ldrb	r4, [r7, #7]
 8002a9c:	f001 fd80 	bl	80045a0 <HAL_GetTick>
 8002aa0:	4602      	mov	r2, r0
 8002aa2:	4916      	ldr	r1, [pc, #88]	; (8002afc <Set_Voltage+0x1a0>)
 8002aa4:	4623      	mov	r3, r4
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	4423      	add	r3, r4
 8002aaa:	009b      	lsls	r3, r3, #2
 8002aac:	440b      	add	r3, r1
 8002aae:	3304      	adds	r3, #4
 8002ab0:	601a      	str	r2, [r3, #0]
 8002ab2:	e01e      	b.n	8002af2 <Set_Voltage+0x196>
	}
	else //without voltage ramping if difference is smaller that voltage ramp step
	{
		ChannelsStatus[channel].set_voltage = voltage;
 8002ab4:	79fa      	ldrb	r2, [r7, #7]
 8002ab6:	4910      	ldr	r1, [pc, #64]	; (8002af8 <Set_Voltage+0x19c>)
 8002ab8:	4613      	mov	r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	4413      	add	r3, r2
 8002abe:	009b      	lsls	r3, r3, #2
 8002ac0:	440b      	add	r3, r1
 8002ac2:	3302      	adds	r3, #2
 8002ac4:	88ba      	ldrh	r2, [r7, #4]
 8002ac6:	801a      	strh	r2, [r3, #0]
		Set_OutReg_Voltage(channel, voltage);
 8002ac8:	88ba      	ldrh	r2, [r7, #4]
 8002aca:	79fb      	ldrb	r3, [r7, #7]
 8002acc:	4611      	mov	r1, r2
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7ff ff12 	bl	80028f8 <Set_OutReg_Voltage>
		Set_PreReg_Voltage(channel, Get_PreRegulatorVoltage(voltage));
 8002ad4:	88bb      	ldrh	r3, [r7, #4]
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7ff fe3e 	bl	8002758 <Get_PreRegulatorVoltage>
 8002adc:	4603      	mov	r3, r0
 8002ade:	461a      	mov	r2, r3
 8002ae0:	79fb      	ldrb	r3, [r7, #7]
 8002ae2:	4611      	mov	r1, r2
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff fed9 	bl	800289c <Set_PreReg_Voltage>
 8002aea:	e002      	b.n	8002af2 <Set_Voltage+0x196>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002aec:	bf00      	nop
 8002aee:	e000      	b.n	8002af2 <Set_Voltage+0x196>
	if((voltage < minimum_voltage) || (voltage > maximum_voltage)) return;
 8002af0:	bf00      	nop
	}

}
 8002af2:	370c      	adds	r7, #12
 8002af4:	46bd      	mov	sp, r7
 8002af6:	bd90      	pop	{r4, r7, pc}
 8002af8:	200007bc 	.word	0x200007bc
 8002afc:	200007f8 	.word	0x200007f8

08002b00 <Set_Voltage_From_Ramping>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param voltage -> request voltage on output of power supply channel
 *
 */
void Set_Voltage_From_Ramping(uint8_t channel)
{
 8002b00:	b590      	push	{r4, r7, lr}
 8002b02:	b083      	sub	sp, #12
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	4603      	mov	r3, r0
 8002b08:	71fb      	strb	r3, [r7, #7]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002b0a:	79fb      	ldrb	r3, [r7, #7]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d006      	beq.n	8002b1e <Set_Voltage_From_Ramping+0x1e>
 8002b10:	79fb      	ldrb	r3, [r7, #7]
 8002b12:	2b01      	cmp	r3, #1
 8002b14:	d003      	beq.n	8002b1e <Set_Voltage_From_Ramping+0x1e>
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	2b02      	cmp	r3, #2
 8002b1a:	f040 80cd 	bne.w	8002cb8 <Set_Voltage_From_Ramping+0x1b8>

	if(abs(ChannelsStatus[channel].set_voltage - ChannelsChange[channel].request_voltage) > ramp_v_step) //keep ramping
 8002b1e:	79fa      	ldrb	r2, [r7, #7]
 8002b20:	4967      	ldr	r1, [pc, #412]	; (8002cc0 <Set_Voltage_From_Ramping+0x1c0>)
 8002b22:	4613      	mov	r3, r2
 8002b24:	009b      	lsls	r3, r3, #2
 8002b26:	4413      	add	r3, r2
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	440b      	add	r3, r1
 8002b2c:	3302      	adds	r3, #2
 8002b2e:	881b      	ldrh	r3, [r3, #0]
 8002b30:	4618      	mov	r0, r3
 8002b32:	79fa      	ldrb	r2, [r7, #7]
 8002b34:	4963      	ldr	r1, [pc, #396]	; (8002cc4 <Set_Voltage_From_Ramping+0x1c4>)
 8002b36:	4613      	mov	r3, r2
 8002b38:	009b      	lsls	r3, r3, #2
 8002b3a:	4413      	add	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	440b      	add	r3, r1
 8002b40:	3310      	adds	r3, #16
 8002b42:	881b      	ldrh	r3, [r3, #0]
 8002b44:	1ac3      	subs	r3, r0, r3
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	bfb8      	it	lt
 8002b4a:	425b      	neglt	r3, r3
 8002b4c:	2b14      	cmp	r3, #20
 8002b4e:	dd75      	ble.n	8002c3c <Set_Voltage_From_Ramping+0x13c>
	{

		//calculate new voltage
		if(ChannelsStatus[channel].set_voltage < ChannelsChange[channel].request_voltage)
 8002b50:	79fa      	ldrb	r2, [r7, #7]
 8002b52:	495b      	ldr	r1, [pc, #364]	; (8002cc0 <Set_Voltage_From_Ramping+0x1c0>)
 8002b54:	4613      	mov	r3, r2
 8002b56:	009b      	lsls	r3, r3, #2
 8002b58:	4413      	add	r3, r2
 8002b5a:	009b      	lsls	r3, r3, #2
 8002b5c:	440b      	add	r3, r1
 8002b5e:	3302      	adds	r3, #2
 8002b60:	8819      	ldrh	r1, [r3, #0]
 8002b62:	79fa      	ldrb	r2, [r7, #7]
 8002b64:	4857      	ldr	r0, [pc, #348]	; (8002cc4 <Set_Voltage_From_Ramping+0x1c4>)
 8002b66:	4613      	mov	r3, r2
 8002b68:	009b      	lsls	r3, r3, #2
 8002b6a:	4413      	add	r3, r2
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	4403      	add	r3, r0
 8002b70:	3310      	adds	r3, #16
 8002b72:	881b      	ldrh	r3, [r3, #0]
 8002b74:	4299      	cmp	r1, r3
 8002b76:	d215      	bcs.n	8002ba4 <Set_Voltage_From_Ramping+0xa4>
		{
			ChannelsStatus[channel].set_voltage += ramp_v_step;
 8002b78:	79fa      	ldrb	r2, [r7, #7]
 8002b7a:	4951      	ldr	r1, [pc, #324]	; (8002cc0 <Set_Voltage_From_Ramping+0x1c0>)
 8002b7c:	4613      	mov	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	4413      	add	r3, r2
 8002b82:	009b      	lsls	r3, r3, #2
 8002b84:	440b      	add	r3, r1
 8002b86:	3302      	adds	r3, #2
 8002b88:	881b      	ldrh	r3, [r3, #0]
 8002b8a:	79fa      	ldrb	r2, [r7, #7]
 8002b8c:	3314      	adds	r3, #20
 8002b8e:	b298      	uxth	r0, r3
 8002b90:	494b      	ldr	r1, [pc, #300]	; (8002cc0 <Set_Voltage_From_Ramping+0x1c0>)
 8002b92:	4613      	mov	r3, r2
 8002b94:	009b      	lsls	r3, r3, #2
 8002b96:	4413      	add	r3, r2
 8002b98:	009b      	lsls	r3, r3, #2
 8002b9a:	440b      	add	r3, r1
 8002b9c:	3302      	adds	r3, #2
 8002b9e:	4602      	mov	r2, r0
 8002ba0:	801a      	strh	r2, [r3, #0]
 8002ba2:	e014      	b.n	8002bce <Set_Voltage_From_Ramping+0xce>
		}
		else
		{
			ChannelsStatus[channel].set_voltage -= ramp_v_step;
 8002ba4:	79fa      	ldrb	r2, [r7, #7]
 8002ba6:	4946      	ldr	r1, [pc, #280]	; (8002cc0 <Set_Voltage_From_Ramping+0x1c0>)
 8002ba8:	4613      	mov	r3, r2
 8002baa:	009b      	lsls	r3, r3, #2
 8002bac:	4413      	add	r3, r2
 8002bae:	009b      	lsls	r3, r3, #2
 8002bb0:	440b      	add	r3, r1
 8002bb2:	3302      	adds	r3, #2
 8002bb4:	881b      	ldrh	r3, [r3, #0]
 8002bb6:	79fa      	ldrb	r2, [r7, #7]
 8002bb8:	3b14      	subs	r3, #20
 8002bba:	b298      	uxth	r0, r3
 8002bbc:	4940      	ldr	r1, [pc, #256]	; (8002cc0 <Set_Voltage_From_Ramping+0x1c0>)
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	009b      	lsls	r3, r3, #2
 8002bc2:	4413      	add	r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	440b      	add	r3, r1
 8002bc8:	3302      	adds	r3, #2
 8002bca:	4602      	mov	r2, r0
 8002bcc:	801a      	strh	r2, [r3, #0]
		}

		//Set out voltage
		Set_OutReg_Voltage(channel, ChannelsStatus[channel].set_voltage);
 8002bce:	79fa      	ldrb	r2, [r7, #7]
 8002bd0:	493b      	ldr	r1, [pc, #236]	; (8002cc0 <Set_Voltage_From_Ramping+0x1c0>)
 8002bd2:	4613      	mov	r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	4413      	add	r3, r2
 8002bd8:	009b      	lsls	r3, r3, #2
 8002bda:	440b      	add	r3, r1
 8002bdc:	3302      	adds	r3, #2
 8002bde:	881a      	ldrh	r2, [r3, #0]
 8002be0:	79fb      	ldrb	r3, [r7, #7]
 8002be2:	4611      	mov	r1, r2
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7ff fe87 	bl	80028f8 <Set_OutReg_Voltage>
		Set_PreReg_Voltage(channel, Get_PreRegulatorVoltage(ChannelsStatus[channel].set_voltage));
 8002bea:	79fa      	ldrb	r2, [r7, #7]
 8002bec:	4934      	ldr	r1, [pc, #208]	; (8002cc0 <Set_Voltage_From_Ramping+0x1c0>)
 8002bee:	4613      	mov	r3, r2
 8002bf0:	009b      	lsls	r3, r3, #2
 8002bf2:	4413      	add	r3, r2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	440b      	add	r3, r1
 8002bf8:	3302      	adds	r3, #2
 8002bfa:	881b      	ldrh	r3, [r3, #0]
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	f7ff fdab 	bl	8002758 <Get_PreRegulatorVoltage>
 8002c02:	4603      	mov	r3, r0
 8002c04:	461a      	mov	r2, r3
 8002c06:	79fb      	ldrb	r3, [r7, #7]
 8002c08:	4611      	mov	r1, r2
 8002c0a:	4618      	mov	r0, r3
 8002c0c:	f7ff fe46 	bl	800289c <Set_PreReg_Voltage>

		//Reset ramping timer
		ChannelsChange[channel].voltage_ramp = true;
 8002c10:	79fa      	ldrb	r2, [r7, #7]
 8002c12:	492c      	ldr	r1, [pc, #176]	; (8002cc4 <Set_Voltage_From_Ramping+0x1c4>)
 8002c14:	4613      	mov	r3, r2
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	4413      	add	r3, r2
 8002c1a:	009b      	lsls	r3, r3, #2
 8002c1c:	440b      	add	r3, r1
 8002c1e:	2201      	movs	r2, #1
 8002c20:	701a      	strb	r2, [r3, #0]
		ChannelsChange[channel].voltage_ramp_timer = HAL_GetTick();
 8002c22:	79fc      	ldrb	r4, [r7, #7]
 8002c24:	f001 fcbc 	bl	80045a0 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	4926      	ldr	r1, [pc, #152]	; (8002cc4 <Set_Voltage_From_Ramping+0x1c4>)
 8002c2c:	4623      	mov	r3, r4
 8002c2e:	009b      	lsls	r3, r3, #2
 8002c30:	4423      	add	r3, r4
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	3304      	adds	r3, #4
 8002c38:	601a      	str	r2, [r3, #0]
 8002c3a:	e03e      	b.n	8002cba <Set_Voltage_From_Ramping+0x1ba>
	}
	else
	{
		//Disable ramping timer
		ChannelsChange[channel].voltage_ramp = false;
 8002c3c:	79fa      	ldrb	r2, [r7, #7]
 8002c3e:	4921      	ldr	r1, [pc, #132]	; (8002cc4 <Set_Voltage_From_Ramping+0x1c4>)
 8002c40:	4613      	mov	r3, r2
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	4413      	add	r3, r2
 8002c46:	009b      	lsls	r3, r3, #2
 8002c48:	440b      	add	r3, r1
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	701a      	strb	r2, [r3, #0]

		ChannelsStatus[channel].set_voltage = ChannelsChange[channel].request_voltage;
 8002c4e:	79f9      	ldrb	r1, [r7, #7]
 8002c50:	79fa      	ldrb	r2, [r7, #7]
 8002c52:	481c      	ldr	r0, [pc, #112]	; (8002cc4 <Set_Voltage_From_Ramping+0x1c4>)
 8002c54:	460b      	mov	r3, r1
 8002c56:	009b      	lsls	r3, r3, #2
 8002c58:	440b      	add	r3, r1
 8002c5a:	009b      	lsls	r3, r3, #2
 8002c5c:	4403      	add	r3, r0
 8002c5e:	3310      	adds	r3, #16
 8002c60:	8818      	ldrh	r0, [r3, #0]
 8002c62:	4917      	ldr	r1, [pc, #92]	; (8002cc0 <Set_Voltage_From_Ramping+0x1c0>)
 8002c64:	4613      	mov	r3, r2
 8002c66:	009b      	lsls	r3, r3, #2
 8002c68:	4413      	add	r3, r2
 8002c6a:	009b      	lsls	r3, r3, #2
 8002c6c:	440b      	add	r3, r1
 8002c6e:	3302      	adds	r3, #2
 8002c70:	4602      	mov	r2, r0
 8002c72:	801a      	strh	r2, [r3, #0]

		Set_OutReg_Voltage(channel, ChannelsStatus[channel].set_voltage);
 8002c74:	79fa      	ldrb	r2, [r7, #7]
 8002c76:	4912      	ldr	r1, [pc, #72]	; (8002cc0 <Set_Voltage_From_Ramping+0x1c0>)
 8002c78:	4613      	mov	r3, r2
 8002c7a:	009b      	lsls	r3, r3, #2
 8002c7c:	4413      	add	r3, r2
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	440b      	add	r3, r1
 8002c82:	3302      	adds	r3, #2
 8002c84:	881a      	ldrh	r2, [r3, #0]
 8002c86:	79fb      	ldrb	r3, [r7, #7]
 8002c88:	4611      	mov	r1, r2
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7ff fe34 	bl	80028f8 <Set_OutReg_Voltage>
		Set_PreReg_Voltage(channel, Get_PreRegulatorVoltage(ChannelsStatus[channel].set_voltage));
 8002c90:	79fa      	ldrb	r2, [r7, #7]
 8002c92:	490b      	ldr	r1, [pc, #44]	; (8002cc0 <Set_Voltage_From_Ramping+0x1c0>)
 8002c94:	4613      	mov	r3, r2
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	4413      	add	r3, r2
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	3302      	adds	r3, #2
 8002ca0:	881b      	ldrh	r3, [r3, #0]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff fd58 	bl	8002758 <Get_PreRegulatorVoltage>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	461a      	mov	r2, r3
 8002cac:	79fb      	ldrb	r3, [r7, #7]
 8002cae:	4611      	mov	r1, r2
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	f7ff fdf3 	bl	800289c <Set_PreReg_Voltage>
 8002cb6:	e000      	b.n	8002cba <Set_Voltage_From_Ramping+0x1ba>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002cb8:	bf00      	nop
	}

}
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd90      	pop	{r4, r7, pc}
 8002cc0:	200007bc 	.word	0x200007bc
 8002cc4:	200007f8 	.word	0x200007f8

08002cc8 <Channel_Enable>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param enable -> true - enable, false disble 
 * 
 */
void Channel_Enable(uint8_t channel, bool enable)
{
 8002cc8:	b590      	push	{r4, r7, lr}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	460a      	mov	r2, r1
 8002cd2:	71fb      	strb	r3, [r7, #7]
 8002cd4:	4613      	mov	r3, r2
 8002cd6:	71bb      	strb	r3, [r7, #6]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002cd8:	79fb      	ldrb	r3, [r7, #7]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d005      	beq.n	8002cea <Channel_Enable+0x22>
 8002cde:	79fb      	ldrb	r3, [r7, #7]
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d002      	beq.n	8002cea <Channel_Enable+0x22>
 8002ce4:	79fb      	ldrb	r3, [r7, #7]
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d14b      	bne.n	8002d82 <Channel_Enable+0xba>
	if(enable == ChannelsStatus[channel].enable) return;
 8002cea:	79fa      	ldrb	r2, [r7, #7]
 8002cec:	4928      	ldr	r1, [pc, #160]	; (8002d90 <Channel_Enable+0xc8>)
 8002cee:	4613      	mov	r3, r2
 8002cf0:	009b      	lsls	r3, r3, #2
 8002cf2:	4413      	add	r3, r2
 8002cf4:	009b      	lsls	r3, r3, #2
 8002cf6:	440b      	add	r3, r1
 8002cf8:	781b      	ldrb	r3, [r3, #0]
 8002cfa:	79ba      	ldrb	r2, [r7, #6]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d042      	beq.n	8002d86 <Channel_Enable+0xbe>

	Set_Voltage(channel, minimum_voltage);
 8002d00:	79fb      	ldrb	r3, [r7, #7]
 8002d02:	2119      	movs	r1, #25
 8002d04:	4618      	mov	r0, r3
 8002d06:	f7ff fe29 	bl	800295c <Set_Voltage>

	if(enable)
 8002d0a:	79bb      	ldrb	r3, [r7, #6]
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d01f      	beq.n	8002d50 <Channel_Enable+0x88>
	{
		ChannelsStatus[channel].enable = true;
 8002d10:	79fa      	ldrb	r2, [r7, #7]
 8002d12:	491f      	ldr	r1, [pc, #124]	; (8002d90 <Channel_Enable+0xc8>)
 8002d14:	4613      	mov	r3, r2
 8002d16:	009b      	lsls	r3, r3, #2
 8002d18:	4413      	add	r3, r2
 8002d1a:	009b      	lsls	r3, r3, #2
 8002d1c:	440b      	add	r3, r1
 8002d1e:	2201      	movs	r2, #1
 8002d20:	701a      	strb	r2, [r3, #0]
		ChannelsChange[channel].enable_request = true;
 8002d22:	79fa      	ldrb	r2, [r7, #7]
 8002d24:	491b      	ldr	r1, [pc, #108]	; (8002d94 <Channel_Enable+0xcc>)
 8002d26:	4613      	mov	r3, r2
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	4413      	add	r3, r2
 8002d2c:	009b      	lsls	r3, r3, #2
 8002d2e:	440b      	add	r3, r1
 8002d30:	3301      	adds	r3, #1
 8002d32:	2201      	movs	r2, #1
 8002d34:	701a      	strb	r2, [r3, #0]
		ChannelsChange[channel].enable_timer = HAL_GetTick();
 8002d36:	79fc      	ldrb	r4, [r7, #7]
 8002d38:	f001 fc32 	bl	80045a0 <HAL_GetTick>
 8002d3c:	4602      	mov	r2, r0
 8002d3e:	4915      	ldr	r1, [pc, #84]	; (8002d94 <Channel_Enable+0xcc>)
 8002d40:	4623      	mov	r3, r4
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	4423      	add	r3, r4
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	440b      	add	r3, r1
 8002d4a:	3308      	adds	r3, #8
 8002d4c:	601a      	str	r2, [r3, #0]
 8002d4e:	e01b      	b.n	8002d88 <Channel_Enable+0xc0>
	}
	else
	{
		ChannelsChange[channel].enable_request = false;
 8002d50:	79fa      	ldrb	r2, [r7, #7]
 8002d52:	4910      	ldr	r1, [pc, #64]	; (8002d94 <Channel_Enable+0xcc>)
 8002d54:	4613      	mov	r3, r2
 8002d56:	009b      	lsls	r3, r3, #2
 8002d58:	4413      	add	r3, r2
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	440b      	add	r3, r1
 8002d5e:	3301      	adds	r3, #1
 8002d60:	2200      	movs	r2, #0
 8002d62:	701a      	strb	r2, [r3, #0]
		ChannelsStatus[channel].enable = false;
 8002d64:	79fa      	ldrb	r2, [r7, #7]
 8002d66:	490a      	ldr	r1, [pc, #40]	; (8002d90 <Channel_Enable+0xc8>)
 8002d68:	4613      	mov	r3, r2
 8002d6a:	009b      	lsls	r3, r3, #2
 8002d6c:	4413      	add	r3, r2
 8002d6e:	009b      	lsls	r3, r3, #2
 8002d70:	440b      	add	r3, r1
 8002d72:	2200      	movs	r2, #0
 8002d74:	701a      	strb	r2, [r3, #0]
		Enable_GPIO(channel, false);
 8002d76:	79fb      	ldrb	r3, [r7, #7]
 8002d78:	2100      	movs	r1, #0
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	f7ff fba8 	bl	80024d0 <Enable_GPIO>
 8002d80:	e002      	b.n	8002d88 <Channel_Enable+0xc0>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002d82:	bf00      	nop
 8002d84:	e000      	b.n	8002d88 <Channel_Enable+0xc0>
	if(enable == ChannelsStatus[channel].enable) return;
 8002d86:	bf00      	nop
	}
}
 8002d88:	370c      	adds	r7, #12
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd90      	pop	{r4, r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	200007bc 	.word	0x200007bc
 8002d94:	200007f8 	.word	0x200007f8

08002d98 <Channel_Polarity>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param polarity -> polarity of output voltage
 * 
 */
void Channel_Polarity(uint8_t channel, eOutputPolarity polarity)
{
 8002d98:	b590      	push	{r4, r7, lr}
 8002d9a:	b083      	sub	sp, #12
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	4603      	mov	r3, r0
 8002da0:	460a      	mov	r2, r1
 8002da2:	71fb      	strb	r3, [r7, #7]
 8002da4:	4613      	mov	r3, r2
 8002da6:	71bb      	strb	r3, [r7, #6]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002da8:	79fb      	ldrb	r3, [r7, #7]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d005      	beq.n	8002dba <Channel_Polarity+0x22>
 8002dae:	79fb      	ldrb	r3, [r7, #7]
 8002db0:	2b01      	cmp	r3, #1
 8002db2:	d002      	beq.n	8002dba <Channel_Polarity+0x22>
 8002db4:	79fb      	ldrb	r3, [r7, #7]
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d13d      	bne.n	8002e36 <Channel_Polarity+0x9e>
	if(polarity == ChannelsStatus[channel].polarity) return;
 8002dba:	79fa      	ldrb	r2, [r7, #7]
 8002dbc:	4922      	ldr	r1, [pc, #136]	; (8002e48 <Channel_Polarity+0xb0>)
 8002dbe:	4613      	mov	r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	4413      	add	r3, r2
 8002dc4:	009b      	lsls	r3, r3, #2
 8002dc6:	440b      	add	r3, r1
 8002dc8:	3304      	adds	r3, #4
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	79ba      	ldrb	r2, [r7, #6]
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d033      	beq.n	8002e3a <Channel_Polarity+0xa2>

	if(ChannelsChange[channel].polarity_request) return;
 8002dd2:	79fa      	ldrb	r2, [r7, #7]
 8002dd4:	491d      	ldr	r1, [pc, #116]	; (8002e4c <Channel_Polarity+0xb4>)
 8002dd6:	4613      	mov	r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	4413      	add	r3, r2
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	440b      	add	r3, r1
 8002de0:	3302      	adds	r3, #2
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d12a      	bne.n	8002e3e <Channel_Polarity+0xa6>

	ChannelsStatus[channel].polarity = polarity;
 8002de8:	79fa      	ldrb	r2, [r7, #7]
 8002dea:	4917      	ldr	r1, [pc, #92]	; (8002e48 <Channel_Polarity+0xb0>)
 8002dec:	4613      	mov	r3, r2
 8002dee:	009b      	lsls	r3, r3, #2
 8002df0:	4413      	add	r3, r2
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	440b      	add	r3, r1
 8002df6:	3304      	adds	r3, #4
 8002df8:	79ba      	ldrb	r2, [r7, #6]
 8002dfa:	701a      	strb	r2, [r3, #0]
	Output_GPIO(channel, false, false);
 8002dfc:	79fb      	ldrb	r3, [r7, #7]
 8002dfe:	2200      	movs	r2, #0
 8002e00:	2100      	movs	r1, #0
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7ff fb96 	bl	8002534 <Output_GPIO>

	ChannelsChange[channel].polarity_request = true;
 8002e08:	79fa      	ldrb	r2, [r7, #7]
 8002e0a:	4910      	ldr	r1, [pc, #64]	; (8002e4c <Channel_Polarity+0xb4>)
 8002e0c:	4613      	mov	r3, r2
 8002e0e:	009b      	lsls	r3, r3, #2
 8002e10:	4413      	add	r3, r2
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	440b      	add	r3, r1
 8002e16:	3302      	adds	r3, #2
 8002e18:	2201      	movs	r2, #1
 8002e1a:	701a      	strb	r2, [r3, #0]
	ChannelsChange[channel].polarity_timer = HAL_GetTick();
 8002e1c:	79fc      	ldrb	r4, [r7, #7]
 8002e1e:	f001 fbbf 	bl	80045a0 <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	4909      	ldr	r1, [pc, #36]	; (8002e4c <Channel_Polarity+0xb4>)
 8002e26:	4623      	mov	r3, r4
 8002e28:	009b      	lsls	r3, r3, #2
 8002e2a:	4423      	add	r3, r4
 8002e2c:	009b      	lsls	r3, r3, #2
 8002e2e:	440b      	add	r3, r1
 8002e30:	330c      	adds	r3, #12
 8002e32:	601a      	str	r2, [r3, #0]
 8002e34:	e004      	b.n	8002e40 <Channel_Polarity+0xa8>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8002e36:	bf00      	nop
 8002e38:	e002      	b.n	8002e40 <Channel_Polarity+0xa8>
	if(polarity == ChannelsStatus[channel].polarity) return;
 8002e3a:	bf00      	nop
 8002e3c:	e000      	b.n	8002e40 <Channel_Polarity+0xa8>
	if(ChannelsChange[channel].polarity_request) return;
 8002e3e:	bf00      	nop

}
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bd90      	pop	{r4, r7, pc}
 8002e46:	bf00      	nop
 8002e48:	200007bc 	.word	0x200007bc
 8002e4c:	200007f8 	.word	0x200007f8

08002e50 <Channel_Output>:
 * @param channel -> Channel of power supply (0,1,2)
 * @param output -> true - output on, false - output off
 * 
 */
void Channel_Output(uint8_t channel, bool output)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	4603      	mov	r3, r0
 8002e58:	460a      	mov	r2, r1
 8002e5a:	71fb      	strb	r3, [r7, #7]
 8002e5c:	4613      	mov	r3, r2
 8002e5e:	71bb      	strb	r3, [r7, #6]
	ChannelsStatus[channel].output = output;
 8002e60:	79fa      	ldrb	r2, [r7, #7]
 8002e62:	4918      	ldr	r1, [pc, #96]	; (8002ec4 <Channel_Output+0x74>)
 8002e64:	4613      	mov	r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4413      	add	r3, r2
 8002e6a:	009b      	lsls	r3, r3, #2
 8002e6c:	440b      	add	r3, r1
 8002e6e:	3305      	adds	r3, #5
 8002e70:	79ba      	ldrb	r2, [r7, #6]
 8002e72:	701a      	strb	r2, [r3, #0]

	if(ChannelsStatus[channel].polarity == polarity_positive)
 8002e74:	79fa      	ldrb	r2, [r7, #7]
 8002e76:	4913      	ldr	r1, [pc, #76]	; (8002ec4 <Channel_Output+0x74>)
 8002e78:	4613      	mov	r3, r2
 8002e7a:	009b      	lsls	r3, r3, #2
 8002e7c:	4413      	add	r3, r2
 8002e7e:	009b      	lsls	r3, r3, #2
 8002e80:	440b      	add	r3, r1
 8002e82:	3304      	adds	r3, #4
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d106      	bne.n	8002e98 <Channel_Output+0x48>
	{
		Output_GPIO(channel, output, false);
 8002e8a:	79b9      	ldrb	r1, [r7, #6]
 8002e8c:	79fb      	ldrb	r3, [r7, #7]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	4618      	mov	r0, r3
 8002e92:	f7ff fb4f 	bl	8002534 <Output_GPIO>
	}
	else if(ChannelsStatus[channel].polarity == polarity_negative)
	{
		Output_GPIO(channel, false, output);
	}
}
 8002e96:	e010      	b.n	8002eba <Channel_Output+0x6a>
	else if(ChannelsStatus[channel].polarity == polarity_negative)
 8002e98:	79fa      	ldrb	r2, [r7, #7]
 8002e9a:	490a      	ldr	r1, [pc, #40]	; (8002ec4 <Channel_Output+0x74>)
 8002e9c:	4613      	mov	r3, r2
 8002e9e:	009b      	lsls	r3, r3, #2
 8002ea0:	4413      	add	r3, r2
 8002ea2:	009b      	lsls	r3, r3, #2
 8002ea4:	440b      	add	r3, r1
 8002ea6:	3304      	adds	r3, #4
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	2b01      	cmp	r3, #1
 8002eac:	d105      	bne.n	8002eba <Channel_Output+0x6a>
		Output_GPIO(channel, false, output);
 8002eae:	79ba      	ldrb	r2, [r7, #6]
 8002eb0:	79fb      	ldrb	r3, [r7, #7]
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f7ff fb3d 	bl	8002534 <Output_GPIO>
}
 8002eba:	bf00      	nop
 8002ebc:	3708      	adds	r7, #8
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	bd80      	pop	{r7, pc}
 8002ec2:	bf00      	nop
 8002ec4:	200007bc 	.word	0x200007bc

08002ec8 <ChannelControl>:
 *
 * @param channel -> Channel of power supply (0,1,2)
 * 
 */
void ChannelControl(uint8_t channel)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	4603      	mov	r3, r0
 8002ed0:	71fb      	strb	r3, [r7, #7]
	//voltage ramping
	if(ChannelsChange[channel].voltage_ramp)
 8002ed2:	79fa      	ldrb	r2, [r7, #7]
 8002ed4:	494c      	ldr	r1, [pc, #304]	; (8003008 <ChannelControl+0x140>)
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	009b      	lsls	r3, r3, #2
 8002eda:	4413      	add	r3, r2
 8002edc:	009b      	lsls	r3, r3, #2
 8002ede:	440b      	add	r3, r1
 8002ee0:	781b      	ldrb	r3, [r3, #0]
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d012      	beq.n	8002f0c <ChannelControl+0x44>
	{
		if((HAL_GetTick()-ChannelsChange[channel].voltage_ramp_timer) >= ramp_t_step)
 8002ee6:	f001 fb5b 	bl	80045a0 <HAL_GetTick>
 8002eea:	4601      	mov	r1, r0
 8002eec:	79fa      	ldrb	r2, [r7, #7]
 8002eee:	4846      	ldr	r0, [pc, #280]	; (8003008 <ChannelControl+0x140>)
 8002ef0:	4613      	mov	r3, r2
 8002ef2:	009b      	lsls	r3, r3, #2
 8002ef4:	4413      	add	r3, r2
 8002ef6:	009b      	lsls	r3, r3, #2
 8002ef8:	4403      	add	r3, r0
 8002efa:	3304      	adds	r3, #4
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	1acb      	subs	r3, r1, r3
 8002f00:	2b09      	cmp	r3, #9
 8002f02:	d903      	bls.n	8002f0c <ChannelControl+0x44>
		{
			Set_Voltage_From_Ramping(channel);
 8002f04:	79fb      	ldrb	r3, [r7, #7]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7ff fdfa 	bl	8002b00 <Set_Voltage_From_Ramping>
		}
	}

	//enable control
	if(ChannelsChange[channel].enable_request)
 8002f0c:	79fa      	ldrb	r2, [r7, #7]
 8002f0e:	493e      	ldr	r1, [pc, #248]	; (8003008 <ChannelControl+0x140>)
 8002f10:	4613      	mov	r3, r2
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	4413      	add	r3, r2
 8002f16:	009b      	lsls	r3, r3, #2
 8002f18:	440b      	add	r3, r1
 8002f1a:	3301      	adds	r3, #1
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d01d      	beq.n	8002f5e <ChannelControl+0x96>
	{
		if((HAL_GetTick()-ChannelsChange[channel].enable_timer) >= delay_enable)
 8002f22:	f001 fb3d 	bl	80045a0 <HAL_GetTick>
 8002f26:	4601      	mov	r1, r0
 8002f28:	79fa      	ldrb	r2, [r7, #7]
 8002f2a:	4837      	ldr	r0, [pc, #220]	; (8003008 <ChannelControl+0x140>)
 8002f2c:	4613      	mov	r3, r2
 8002f2e:	009b      	lsls	r3, r3, #2
 8002f30:	4413      	add	r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4403      	add	r3, r0
 8002f36:	3308      	adds	r3, #8
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	1acb      	subs	r3, r1, r3
 8002f3c:	2b63      	cmp	r3, #99	; 0x63
 8002f3e:	d90e      	bls.n	8002f5e <ChannelControl+0x96>
		{
			ChannelsChange[channel].enable_request = false;
 8002f40:	79fa      	ldrb	r2, [r7, #7]
 8002f42:	4931      	ldr	r1, [pc, #196]	; (8003008 <ChannelControl+0x140>)
 8002f44:	4613      	mov	r3, r2
 8002f46:	009b      	lsls	r3, r3, #2
 8002f48:	4413      	add	r3, r2
 8002f4a:	009b      	lsls	r3, r3, #2
 8002f4c:	440b      	add	r3, r1
 8002f4e:	3301      	adds	r3, #1
 8002f50:	2200      	movs	r2, #0
 8002f52:	701a      	strb	r2, [r3, #0]
			Enable_GPIO(channel, true);
 8002f54:	79fb      	ldrb	r3, [r7, #7]
 8002f56:	2101      	movs	r1, #1
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f7ff fab9 	bl	80024d0 <Enable_GPIO>
		}
	}

	//polarity change control
	if(ChannelsChange[channel].polarity_request)
 8002f5e:	79fa      	ldrb	r2, [r7, #7]
 8002f60:	4929      	ldr	r1, [pc, #164]	; (8003008 <ChannelControl+0x140>)
 8002f62:	4613      	mov	r3, r2
 8002f64:	009b      	lsls	r3, r3, #2
 8002f66:	4413      	add	r3, r2
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	440b      	add	r3, r1
 8002f6c:	3302      	adds	r3, #2
 8002f6e:	781b      	ldrb	r3, [r3, #0]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d045      	beq.n	8003000 <ChannelControl+0x138>
	{
		if((HAL_GetTick()-ChannelsChange[channel].polarity_timer) >= delay_polarity)
 8002f74:	f001 fb14 	bl	80045a0 <HAL_GetTick>
 8002f78:	4601      	mov	r1, r0
 8002f7a:	79fa      	ldrb	r2, [r7, #7]
 8002f7c:	4822      	ldr	r0, [pc, #136]	; (8003008 <ChannelControl+0x140>)
 8002f7e:	4613      	mov	r3, r2
 8002f80:	009b      	lsls	r3, r3, #2
 8002f82:	4413      	add	r3, r2
 8002f84:	009b      	lsls	r3, r3, #2
 8002f86:	4403      	add	r3, r0
 8002f88:	330c      	adds	r3, #12
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	1acb      	subs	r3, r1, r3
 8002f8e:	2bc7      	cmp	r3, #199	; 0xc7
 8002f90:	d936      	bls.n	8003000 <ChannelControl+0x138>
		{
			ChannelsChange[channel].polarity_request = false;
 8002f92:	79fa      	ldrb	r2, [r7, #7]
 8002f94:	491c      	ldr	r1, [pc, #112]	; (8003008 <ChannelControl+0x140>)
 8002f96:	4613      	mov	r3, r2
 8002f98:	009b      	lsls	r3, r3, #2
 8002f9a:	4413      	add	r3, r2
 8002f9c:	009b      	lsls	r3, r3, #2
 8002f9e:	440b      	add	r3, r1
 8002fa0:	3302      	adds	r3, #2
 8002fa2:	2200      	movs	r2, #0
 8002fa4:	701a      	strb	r2, [r3, #0]
			bool output = ChannelsStatus[channel].output;
 8002fa6:	79fa      	ldrb	r2, [r7, #7]
 8002fa8:	4918      	ldr	r1, [pc, #96]	; (800300c <ChannelControl+0x144>)
 8002faa:	4613      	mov	r3, r2
 8002fac:	009b      	lsls	r3, r3, #2
 8002fae:	4413      	add	r3, r2
 8002fb0:	009b      	lsls	r3, r3, #2
 8002fb2:	440b      	add	r3, r1
 8002fb4:	3305      	adds	r3, #5
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	73fb      	strb	r3, [r7, #15]

			if(ChannelsStatus[channel].polarity == polarity_positive)
 8002fba:	79fa      	ldrb	r2, [r7, #7]
 8002fbc:	4913      	ldr	r1, [pc, #76]	; (800300c <ChannelControl+0x144>)
 8002fbe:	4613      	mov	r3, r2
 8002fc0:	009b      	lsls	r3, r3, #2
 8002fc2:	4413      	add	r3, r2
 8002fc4:	009b      	lsls	r3, r3, #2
 8002fc6:	440b      	add	r3, r1
 8002fc8:	3304      	adds	r3, #4
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d106      	bne.n	8002fde <ChannelControl+0x116>
			{
				Output_GPIO(channel, output, false);
 8002fd0:	7bf9      	ldrb	r1, [r7, #15]
 8002fd2:	79fb      	ldrb	r3, [r7, #7]
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	4618      	mov	r0, r3
 8002fd8:	f7ff faac 	bl	8002534 <Output_GPIO>
				Output_GPIO(channel, false, output);
			}

		}
	}
}
 8002fdc:	e010      	b.n	8003000 <ChannelControl+0x138>
			else if(ChannelsStatus[channel].polarity == polarity_negative)
 8002fde:	79fa      	ldrb	r2, [r7, #7]
 8002fe0:	490a      	ldr	r1, [pc, #40]	; (800300c <ChannelControl+0x144>)
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	4413      	add	r3, r2
 8002fe8:	009b      	lsls	r3, r3, #2
 8002fea:	440b      	add	r3, r1
 8002fec:	3304      	adds	r3, #4
 8002fee:	781b      	ldrb	r3, [r3, #0]
 8002ff0:	2b01      	cmp	r3, #1
 8002ff2:	d105      	bne.n	8003000 <ChannelControl+0x138>
				Output_GPIO(channel, false, output);
 8002ff4:	7bfa      	ldrb	r2, [r7, #15]
 8002ff6:	79fb      	ldrb	r3, [r7, #7]
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	4618      	mov	r0, r3
 8002ffc:	f7ff fa9a 	bl	8002534 <Output_GPIO>
}
 8003000:	bf00      	nop
 8003002:	3710      	adds	r7, #16
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	200007f8 	.word	0x200007f8
 800300c:	200007bc 	.word	0x200007bc

08003010 <Get_ChannelVoltage>:
 *
 * @param channel -> Channel of power supply (0,1,2)
 * 
 */
void Get_ChannelVoltage(uint8_t channel)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b082      	sub	sp, #8
 8003014:	af00      	add	r7, sp, #0
 8003016:	4603      	mov	r3, r0
 8003018:	71fb      	strb	r3, [r7, #7]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 800301a:	79fb      	ldrb	r3, [r7, #7]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d005      	beq.n	800302c <Get_ChannelVoltage+0x1c>
 8003020:	79fb      	ldrb	r3, [r7, #7]
 8003022:	2b01      	cmp	r3, #1
 8003024:	d002      	beq.n	800302c <Get_ChannelVoltage+0x1c>
 8003026:	79fb      	ldrb	r3, [r7, #7]
 8003028:	2b02      	cmp	r3, #2
 800302a:	d112      	bne.n	8003052 <Get_ChannelVoltage+0x42>

	//SendCommunication(cmd_get_voltage_CH1 + channel, ChannelsStatus[channel].voltage_measurement*100);
	SendCommunication_float(cmd_get_voltage_CH1 + channel, ChannelsStatus[channel].voltage_measurement);
 800302c:	79fb      	ldrb	r3, [r7, #7]
 800302e:	330e      	adds	r3, #14
 8003030:	b2d9      	uxtb	r1, r3
 8003032:	79fa      	ldrb	r2, [r7, #7]
 8003034:	4809      	ldr	r0, [pc, #36]	; (800305c <Get_ChannelVoltage+0x4c>)
 8003036:	4613      	mov	r3, r2
 8003038:	009b      	lsls	r3, r3, #2
 800303a:	4413      	add	r3, r2
 800303c:	009b      	lsls	r3, r3, #2
 800303e:	4403      	add	r3, r0
 8003040:	3308      	adds	r3, #8
 8003042:	edd3 7a00 	vldr	s15, [r3]
 8003046:	eeb0 0a67 	vmov.f32	s0, s15
 800304a:	4608      	mov	r0, r1
 800304c:	f7fe fe0a 	bl	8001c64 <SendCommunication_float>
 8003050:	e000      	b.n	8003054 <Get_ChannelVoltage+0x44>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 8003052:	bf00      	nop
}
 8003054:	3708      	adds	r7, #8
 8003056:	46bd      	mov	sp, r7
 8003058:	bd80      	pop	{r7, pc}
 800305a:	bf00      	nop
 800305c:	200007bc 	.word	0x200007bc

08003060 <Get_ChannelCurrent>:
 *
 * @param channel -> Channel of power supply (0,1,2)
 * 
 */
void Get_ChannelCurrent(uint8_t channel)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b082      	sub	sp, #8
 8003064:	af00      	add	r7, sp, #0
 8003066:	4603      	mov	r3, r0
 8003068:	71fb      	strb	r3, [r7, #7]
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 800306a:	79fb      	ldrb	r3, [r7, #7]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d005      	beq.n	800307c <Get_ChannelCurrent+0x1c>
 8003070:	79fb      	ldrb	r3, [r7, #7]
 8003072:	2b01      	cmp	r3, #1
 8003074:	d002      	beq.n	800307c <Get_ChannelCurrent+0x1c>
 8003076:	79fb      	ldrb	r3, [r7, #7]
 8003078:	2b02      	cmp	r3, #2
 800307a:	d112      	bne.n	80030a2 <Get_ChannelCurrent+0x42>

	//SendCommunication(cmd_get_current_CH1 + channel, ChannelsStatus[channel].current_measurement*1000);
	SendCommunication_float(cmd_get_current_CH1 + channel, ChannelsStatus[channel].current_measurement);
 800307c:	79fb      	ldrb	r3, [r7, #7]
 800307e:	3311      	adds	r3, #17
 8003080:	b2d9      	uxtb	r1, r3
 8003082:	79fa      	ldrb	r2, [r7, #7]
 8003084:	4809      	ldr	r0, [pc, #36]	; (80030ac <Get_ChannelCurrent+0x4c>)
 8003086:	4613      	mov	r3, r2
 8003088:	009b      	lsls	r3, r3, #2
 800308a:	4413      	add	r3, r2
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	4403      	add	r3, r0
 8003090:	330c      	adds	r3, #12
 8003092:	edd3 7a00 	vldr	s15, [r3]
 8003096:	eeb0 0a67 	vmov.f32	s0, s15
 800309a:	4608      	mov	r0, r1
 800309c:	f7fe fde2 	bl	8001c64 <SendCommunication_float>
 80030a0:	e000      	b.n	80030a4 <Get_ChannelCurrent+0x44>
	if(!(channel == 0 || channel == 1 || channel == 2)) return;
 80030a2:	bf00      	nop
}
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}
 80030aa:	bf00      	nop
 80030ac:	200007bc 	.word	0x200007bc

080030b0 <Get_ErrorSignals>:

void Get_ErrorSignals()
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
	uint8_t error_reg = 0;
 80030b6:	2300      	movs	r3, #0
 80030b8:	71fb      	strb	r3, [r7, #7]

	error_reg |= ChannelsStatus[0].power_good << 0;
 80030ba:	4b20      	ldr	r3, [pc, #128]	; (800313c <Get_ErrorSignals+0x8c>)
 80030bc:	7c5b      	ldrb	r3, [r3, #17]
 80030be:	461a      	mov	r2, r3
 80030c0:	79fb      	ldrb	r3, [r7, #7]
 80030c2:	4313      	orrs	r3, r2
 80030c4:	71fb      	strb	r3, [r7, #7]
	error_reg |= ChannelsStatus[1].power_good << 1;
 80030c6:	4b1d      	ldr	r3, [pc, #116]	; (800313c <Get_ErrorSignals+0x8c>)
 80030c8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	b25a      	sxtb	r2, r3
 80030d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030d4:	4313      	orrs	r3, r2
 80030d6:	b25b      	sxtb	r3, r3
 80030d8:	71fb      	strb	r3, [r7, #7]
	error_reg |= ChannelsStatus[2].power_good << 2;
 80030da:	4b18      	ldr	r3, [pc, #96]	; (800313c <Get_ErrorSignals+0x8c>)
 80030dc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80030e0:	009b      	lsls	r3, r3, #2
 80030e2:	b25a      	sxtb	r2, r3
 80030e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e8:	4313      	orrs	r3, r2
 80030ea:	b25b      	sxtb	r3, r3
 80030ec:	71fb      	strb	r3, [r7, #7]

	error_reg |= ChannelsStatus[0].over_current << 3;
 80030ee:	4b13      	ldr	r3, [pc, #76]	; (800313c <Get_ErrorSignals+0x8c>)
 80030f0:	7c1b      	ldrb	r3, [r3, #16]
 80030f2:	00db      	lsls	r3, r3, #3
 80030f4:	b25a      	sxtb	r2, r3
 80030f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	b25b      	sxtb	r3, r3
 80030fe:	71fb      	strb	r3, [r7, #7]
	error_reg |= ChannelsStatus[1].over_current << 4;
 8003100:	4b0e      	ldr	r3, [pc, #56]	; (800313c <Get_ErrorSignals+0x8c>)
 8003102:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003106:	011b      	lsls	r3, r3, #4
 8003108:	b25a      	sxtb	r2, r3
 800310a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800310e:	4313      	orrs	r3, r2
 8003110:	b25b      	sxtb	r3, r3
 8003112:	71fb      	strb	r3, [r7, #7]
	error_reg |= ChannelsStatus[2].over_current << 5;
 8003114:	4b09      	ldr	r3, [pc, #36]	; (800313c <Get_ErrorSignals+0x8c>)
 8003116:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800311a:	015b      	lsls	r3, r3, #5
 800311c:	b25a      	sxtb	r2, r3
 800311e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003122:	4313      	orrs	r3, r2
 8003124:	b25b      	sxtb	r3, r3
 8003126:	71fb      	strb	r3, [r7, #7]

	SendCommunication(cmd_error_signals, error_reg);
 8003128:	79fb      	ldrb	r3, [r7, #7]
 800312a:	4619      	mov	r1, r3
 800312c:	2014      	movs	r0, #20
 800312e:	f7fe fd43 	bl	8001bb8 <SendCommunication>
}
 8003132:	bf00      	nop
 8003134:	3708      	adds	r7, #8
 8003136:	46bd      	mov	sp, r7
 8003138:	bd80      	pop	{r7, pc}
 800313a:	bf00      	nop
 800313c:	200007bc 	.word	0x200007bc

08003140 <Get_AllMeasurement>:
/* @brief Send by communication all measured value, all voltages and currents
 *
 * 
 */
void Get_AllMeasurement()
{
 8003140:	b580      	push	{r7, lr}
 8003142:	af00      	add	r7, sp, #0
	Get_ChannelVoltage(0);
 8003144:	2000      	movs	r0, #0
 8003146:	f7ff ff63 	bl	8003010 <Get_ChannelVoltage>
	Get_ChannelVoltage(1);
 800314a:	2001      	movs	r0, #1
 800314c:	f7ff ff60 	bl	8003010 <Get_ChannelVoltage>
	Get_ChannelVoltage(2);
 8003150:	2002      	movs	r0, #2
 8003152:	f7ff ff5d 	bl	8003010 <Get_ChannelVoltage>
	Get_ChannelCurrent(0);
 8003156:	2000      	movs	r0, #0
 8003158:	f7ff ff82 	bl	8003060 <Get_ChannelCurrent>
	Get_ChannelCurrent(1);
 800315c:	2001      	movs	r0, #1
 800315e:	f7ff ff7f 	bl	8003060 <Get_ChannelCurrent>
	Get_ChannelCurrent(2);
 8003162:	2002      	movs	r0, #2
 8003164:	f7ff ff7c 	bl	8003060 <Get_ChannelCurrent>

	Get_ErrorSignals();
 8003168:	f7ff ffa2 	bl	80030b0 <Get_ErrorSignals>
}
 800316c:	bf00      	nop
 800316e:	bd80      	pop	{r7, pc}

08003170 <Get_Setting>:
/* @brief Send by communication setting of power supply
 *
 * 
 */
void Get_Setting()
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0

	SendCommunication(cmd_set_voltage_CH1,ChannelsStatus[0].set_voltage);
 8003174:	4b29      	ldr	r3, [pc, #164]	; (800321c <Get_Setting+0xac>)
 8003176:	885b      	ldrh	r3, [r3, #2]
 8003178:	4619      	mov	r1, r3
 800317a:	2008      	movs	r0, #8
 800317c:	f7fe fd1c 	bl	8001bb8 <SendCommunication>
	SendCommunication(cmd_set_voltage_CH2,ChannelsStatus[1].set_voltage);
 8003180:	4b26      	ldr	r3, [pc, #152]	; (800321c <Get_Setting+0xac>)
 8003182:	8adb      	ldrh	r3, [r3, #22]
 8003184:	4619      	mov	r1, r3
 8003186:	2009      	movs	r0, #9
 8003188:	f7fe fd16 	bl	8001bb8 <SendCommunication>
	SendCommunication(cmd_set_voltage_CH3,ChannelsStatus[2].set_voltage);
 800318c:	4b23      	ldr	r3, [pc, #140]	; (800321c <Get_Setting+0xac>)
 800318e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003190:	4619      	mov	r1, r3
 8003192:	200a      	movs	r0, #10
 8003194:	f7fe fd10 	bl	8001bb8 <SendCommunication>

	SendCommunication(cmd_enable_CH1, ChannelsStatus[0].enable);
 8003198:	4b20      	ldr	r3, [pc, #128]	; (800321c <Get_Setting+0xac>)
 800319a:	781b      	ldrb	r3, [r3, #0]
 800319c:	4619      	mov	r1, r3
 800319e:	2002      	movs	r0, #2
 80031a0:	f7fe fd0a 	bl	8001bb8 <SendCommunication>
	SendCommunication(cmd_enable_CH2, ChannelsStatus[1].enable);
 80031a4:	4b1d      	ldr	r3, [pc, #116]	; (800321c <Get_Setting+0xac>)
 80031a6:	7d1b      	ldrb	r3, [r3, #20]
 80031a8:	4619      	mov	r1, r3
 80031aa:	2003      	movs	r0, #3
 80031ac:	f7fe fd04 	bl	8001bb8 <SendCommunication>
	SendCommunication(cmd_enable_CH3, ChannelsStatus[2].enable);
 80031b0:	4b1a      	ldr	r3, [pc, #104]	; (800321c <Get_Setting+0xac>)
 80031b2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80031b6:	4619      	mov	r1, r3
 80031b8:	2004      	movs	r0, #4
 80031ba:	f7fe fcfd 	bl	8001bb8 <SendCommunication>

	SendCommunication(cmd_polarity_CH1, ChannelsStatus[0].polarity + 1);
 80031be:	4b17      	ldr	r3, [pc, #92]	; (800321c <Get_Setting+0xac>)
 80031c0:	791b      	ldrb	r3, [r3, #4]
 80031c2:	3301      	adds	r3, #1
 80031c4:	4619      	mov	r1, r3
 80031c6:	200b      	movs	r0, #11
 80031c8:	f7fe fcf6 	bl	8001bb8 <SendCommunication>
	SendCommunication(cmd_polarity_CH2, ChannelsStatus[1].polarity + 1);
 80031cc:	4b13      	ldr	r3, [pc, #76]	; (800321c <Get_Setting+0xac>)
 80031ce:	7e1b      	ldrb	r3, [r3, #24]
 80031d0:	3301      	adds	r3, #1
 80031d2:	4619      	mov	r1, r3
 80031d4:	200c      	movs	r0, #12
 80031d6:	f7fe fcef 	bl	8001bb8 <SendCommunication>
	SendCommunication(cmd_polarity_CH3, ChannelsStatus[2].polarity + 1);
 80031da:	4b10      	ldr	r3, [pc, #64]	; (800321c <Get_Setting+0xac>)
 80031dc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80031e0:	3301      	adds	r3, #1
 80031e2:	4619      	mov	r1, r3
 80031e4:	200d      	movs	r0, #13
 80031e6:	f7fe fce7 	bl	8001bb8 <SendCommunication>

	SendCommunication(cmd_output_CH1, ChannelsStatus[0].output);
 80031ea:	4b0c      	ldr	r3, [pc, #48]	; (800321c <Get_Setting+0xac>)
 80031ec:	795b      	ldrb	r3, [r3, #5]
 80031ee:	4619      	mov	r1, r3
 80031f0:	2005      	movs	r0, #5
 80031f2:	f7fe fce1 	bl	8001bb8 <SendCommunication>
	SendCommunication(cmd_output_CH2, ChannelsStatus[1].output);
 80031f6:	4b09      	ldr	r3, [pc, #36]	; (800321c <Get_Setting+0xac>)
 80031f8:	7e5b      	ldrb	r3, [r3, #25]
 80031fa:	4619      	mov	r1, r3
 80031fc:	2006      	movs	r0, #6
 80031fe:	f7fe fcdb 	bl	8001bb8 <SendCommunication>
	SendCommunication(cmd_output_CH3, ChannelsStatus[2].output);
 8003202:	4b06      	ldr	r3, [pc, #24]	; (800321c <Get_Setting+0xac>)
 8003204:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8003208:	4619      	mov	r1, r3
 800320a:	2007      	movs	r0, #7
 800320c:	f7fe fcd4 	bl	8001bb8 <SendCommunication>

	SendCommunication(cmd_thats_all, 1);
 8003210:	2101      	movs	r1, #1
 8003212:	2017      	movs	r0, #23
 8003214:	f7fe fcd0 	bl	8001bb8 <SendCommunication>
}
 8003218:	bf00      	nop
 800321a:	bd80      	pop	{r7, pc}
 800321c:	200007bc 	.word	0x200007bc

08003220 <System_Reset>:
/* @brief reset MCU
 *
 *
 */
void System_Reset()
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003224:	f3bf 8f4f 	dsb	sy
}
 8003228:	bf00      	nop
	__DSB();
	SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) | (SCB_AIRCR_SYSRESETREQ_Msk));
 800322a:	4b03      	ldr	r3, [pc, #12]	; (8003238 <System_Reset+0x18>)
 800322c:	4a03      	ldr	r2, [pc, #12]	; (800323c <System_Reset+0x1c>)
 800322e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003230:	f3bf 8f4f 	dsb	sy
}
 8003234:	bf00      	nop
	__DSB();
	while(1);
 8003236:	e7fe      	b.n	8003236 <System_Reset+0x16>
 8003238:	e000ed00 	.word	0xe000ed00
 800323c:	05fa0004 	.word	0x05fa0004

08003240 <SendCommandToDAC>:
 * @param value -> value to write in DAC register
 * @param rw    -> read/write bit
 *
 */
void SendCommandToDAC(uint8_t adr, uint16_t value,  bool rw)
{
 8003240:	b580      	push	{r7, lr}
 8003242:	b084      	sub	sp, #16
 8003244:	af00      	add	r7, sp, #0
 8003246:	4603      	mov	r3, r0
 8003248:	71fb      	strb	r3, [r7, #7]
 800324a:	460b      	mov	r3, r1
 800324c:	80bb      	strh	r3, [r7, #4]
 800324e:	4613      	mov	r3, r2
 8003250:	71bb      	strb	r3, [r7, #6]

	uint8_t data[3];

	data[2] = value & (0x00FF);
 8003252:	88bb      	ldrh	r3, [r7, #4]
 8003254:	b2db      	uxtb	r3, r3
 8003256:	73bb      	strb	r3, [r7, #14]
	data[1] = value >> 8;
 8003258:	88bb      	ldrh	r3, [r7, #4]
 800325a:	0a1b      	lsrs	r3, r3, #8
 800325c:	b29b      	uxth	r3, r3
 800325e:	b2db      	uxtb	r3, r3
 8003260:	737b      	strb	r3, [r7, #13]
	data[0] = (adr & 0x0F) | (rw << 7);
 8003262:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003266:	f003 030f 	and.w	r3, r3, #15
 800326a:	b25a      	sxtb	r2, r3
 800326c:	79bb      	ldrb	r3, [r7, #6]
 800326e:	01db      	lsls	r3, r3, #7
 8003270:	b25b      	sxtb	r3, r3
 8003272:	4313      	orrs	r3, r2
 8003274:	b25b      	sxtb	r3, r3
 8003276:	b2db      	uxtb	r3, r3
 8003278:	733b      	strb	r3, [r7, #12]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 800327a:	2200      	movs	r2, #0
 800327c:	2110      	movs	r1, #16
 800327e:	4809      	ldr	r0, [pc, #36]	; (80032a4 <SendCommandToDAC+0x64>)
 8003280:	f001 feba 	bl	8004ff8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, data, sizeof(data),10);
 8003284:	f107 010c 	add.w	r1, r7, #12
 8003288:	230a      	movs	r3, #10
 800328a:	2203      	movs	r2, #3
 800328c:	4806      	ldr	r0, [pc, #24]	; (80032a8 <SendCommandToDAC+0x68>)
 800328e:	f002 fd0c 	bl	8005caa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003292:	2201      	movs	r2, #1
 8003294:	2110      	movs	r1, #16
 8003296:	4803      	ldr	r0, [pc, #12]	; (80032a4 <SendCommandToDAC+0x64>)
 8003298:	f001 feae 	bl	8004ff8 <HAL_GPIO_WritePin>
}
 800329c:	bf00      	nop
 800329e:	3710      	adds	r7, #16
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	40020000 	.word	0x40020000
 80032a8:	20000ce0 	.word	0x20000ce0

080032ac <SendValueToDAC>:
 * @param dac_channel -> DAC output channel
 * @param value       -> value to write in DAC output register
 *
 */
void SendValueToDAC(uint8_t dac_channel, uint16_t value)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	b084      	sub	sp, #16
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	4603      	mov	r3, r0
 80032b4:	460a      	mov	r2, r1
 80032b6:	71fb      	strb	r3, [r7, #7]
 80032b8:	4613      	mov	r3, r2
 80032ba:	80bb      	strh	r3, [r7, #4]

	uint8_t data[3];

	data[2] = value & 0x000F;
 80032bc:	88bb      	ldrh	r3, [r7, #4]
 80032be:	b2db      	uxtb	r3, r3
 80032c0:	f003 030f 	and.w	r3, r3, #15
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	73bb      	strb	r3, [r7, #14]
	data[1] = value >> 4;
 80032c8:	88bb      	ldrh	r3, [r7, #4]
 80032ca:	091b      	lsrs	r3, r3, #4
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	b2db      	uxtb	r3, r3
 80032d0:	737b      	strb	r3, [r7, #13]
	data[0] = (dac_channel & 0x07) | (1 << 3) | (0 << 7);
 80032d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032d6:	f003 0307 	and.w	r3, r3, #7
 80032da:	b25b      	sxtb	r3, r3
 80032dc:	f043 0308 	orr.w	r3, r3, #8
 80032e0:	b25b      	sxtb	r3, r3
 80032e2:	b2db      	uxtb	r3, r3
 80032e4:	733b      	strb	r3, [r7, #12]

	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 80032e6:	2200      	movs	r2, #0
 80032e8:	2110      	movs	r1, #16
 80032ea:	4809      	ldr	r0, [pc, #36]	; (8003310 <SendValueToDAC+0x64>)
 80032ec:	f001 fe84 	bl	8004ff8 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, data, sizeof(data),10);
 80032f0:	f107 010c 	add.w	r1, r7, #12
 80032f4:	230a      	movs	r3, #10
 80032f6:	2203      	movs	r2, #3
 80032f8:	4806      	ldr	r0, [pc, #24]	; (8003314 <SendValueToDAC+0x68>)
 80032fa:	f002 fcd6 	bl	8005caa <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80032fe:	2201      	movs	r2, #1
 8003300:	2110      	movs	r1, #16
 8003302:	4803      	ldr	r0, [pc, #12]	; (8003310 <SendValueToDAC+0x64>)
 8003304:	f001 fe78 	bl	8004ff8 <HAL_GPIO_WritePin>

}
 8003308:	bf00      	nop
 800330a:	3710      	adds	r7, #16
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}
 8003310:	40020000 	.word	0x40020000
 8003314:	20000ce0 	.word	0x20000ce0

08003318 <DAC_Init>:

/* @brief DAC initialization
 *
 */
void DAC_Init()
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0
	SendCommandToDAC(0, 0, 0); //dummy command
 800331e:	2200      	movs	r2, #0
 8003320:	2100      	movs	r1, #0
 8003322:	2000      	movs	r0, #0
 8003324:	f7ff ff8c 	bl	8003240 <SendCommandToDAC>
	SendCommandToDAC(5, 0xA, 0); //reset up
 8003328:	2200      	movs	r2, #0
 800332a:	210a      	movs	r1, #10
 800332c:	2005      	movs	r0, #5
 800332e:	f7ff ff87 	bl	8003240 <SendCommandToDAC>
	SendCommandToDAC(5, 0, 0); //reset down
 8003332:	2200      	movs	r2, #0
 8003334:	2100      	movs	r1, #0
 8003336:	2005      	movs	r0, #5
 8003338:	f7ff ff82 	bl	8003240 <SendCommandToDAC>
	SendCommandToDAC(2, 0, 0); //sync register -> all 0
 800333c:	2200      	movs	r2, #0
 800333e:	2100      	movs	r1, #0
 8003340:	2002      	movs	r0, #2
 8003342:	f7ff ff7d 	bl	8003240 <SendCommandToDAC>
	SendCommandToDAC(3, 0, 0); //config register -> all 0
 8003346:	2200      	movs	r2, #0
 8003348:	2100      	movs	r1, #0
 800334a:	2003      	movs	r0, #3
 800334c:	f7ff ff78 	bl	8003240 <SendCommandToDAC>
	SendCommandToDAC(4, 0 | (1 << 8)  , 0); //gain register -> reference diveded by 2
 8003350:	2200      	movs	r2, #0
 8003352:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003356:	2004      	movs	r0, #4
 8003358:	f7ff ff72 	bl	8003240 <SendCommandToDAC>

	for(int i = 0; i < 8; i++)
 800335c:	2300      	movs	r3, #0
 800335e:	607b      	str	r3, [r7, #4]
 8003360:	e009      	b.n	8003376 <DAC_Init+0x5e>
	{
		SendValueToDAC(i, 4095); // set all DAC channels on maximum value -> minimum output voltage of power supply
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	b2db      	uxtb	r3, r3
 8003366:	f640 71ff 	movw	r1, #4095	; 0xfff
 800336a:	4618      	mov	r0, r3
 800336c:	f7ff ff9e 	bl	80032ac <SendValueToDAC>
	for(int i = 0; i < 8; i++)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	3301      	adds	r3, #1
 8003374:	607b      	str	r3, [r7, #4]
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2b07      	cmp	r3, #7
 800337a:	ddf2      	ble.n	8003362 <DAC_Init+0x4a>
	}

}
 800337c:	bf00      	nop
 800337e:	bf00      	nop
 8003380:	3708      	adds	r7, #8
 8003382:	46bd      	mov	sp, r7
 8003384:	bd80      	pop	{r7, pc}

08003386 <ETH_StoreIP>:
 *
 * @param ip -> ip address
 *
 */
void ETH_StoreIP(uint32_t ip)
{
 8003386:	b580      	push	{r7, lr}
 8003388:	b082      	sub	sp, #8
 800338a:	af00      	add	r7, sp, #0
 800338c:	6078      	str	r0, [r7, #4]
	BACKUP_SRAM_write(sramOffset_IP_ADDRESS, ip);
 800338e:	6879      	ldr	r1, [r7, #4]
 8003390:	2002      	movs	r0, #2
 8003392:	f7fd ff16 	bl	80011c2 <BACKUP_SRAM_write>
	BACKUP_SRAM_write_StoreControl(sramOffset_IP_ADDRESS, true);
 8003396:	2101      	movs	r1, #1
 8003398:	2002      	movs	r0, #2
 800339a:	f7fd fefb 	bl	8001194 <BACKUP_SRAM_write_StoreControl>
}
 800339e:	bf00      	nop
 80033a0:	3708      	adds	r7, #8
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bd80      	pop	{r7, pc}

080033a6 <ETH_StoreNETMASK>:
 *
 * @param netmask -> netmask address
 *
 */
void ETH_StoreNETMASK(uint32_t netmask)
{
 80033a6:	b580      	push	{r7, lr}
 80033a8:	b082      	sub	sp, #8
 80033aa:	af00      	add	r7, sp, #0
 80033ac:	6078      	str	r0, [r7, #4]
	BACKUP_SRAM_write(sramOffset_NETMASK_ADDRESS, netmask);
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	2003      	movs	r0, #3
 80033b2:	f7fd ff06 	bl	80011c2 <BACKUP_SRAM_write>
	BACKUP_SRAM_write_StoreControl(sramOffset_NETMASK_ADDRESS, true);
 80033b6:	2101      	movs	r1, #1
 80033b8:	2003      	movs	r0, #3
 80033ba:	f7fd feeb 	bl	8001194 <BACKUP_SRAM_write_StoreControl>
}
 80033be:	bf00      	nop
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}

080033c6 <ETH_StoreGATEWAY>:
 *
 * @param gateway -> gateway address
 *
 */
void ETH_StoreGATEWAY(uint32_t gateway)
{
 80033c6:	b580      	push	{r7, lr}
 80033c8:	b082      	sub	sp, #8
 80033ca:	af00      	add	r7, sp, #0
 80033cc:	6078      	str	r0, [r7, #4]
	BACKUP_SRAM_write(sramOffset_GATEWAY_ADDRESS, gateway);
 80033ce:	6879      	ldr	r1, [r7, #4]
 80033d0:	2004      	movs	r0, #4
 80033d2:	f7fd fef6 	bl	80011c2 <BACKUP_SRAM_write>
	BACKUP_SRAM_write_StoreControl(sramOffset_GATEWAY_ADDRESS, true);
 80033d6:	2101      	movs	r1, #1
 80033d8:	2004      	movs	r0, #4
 80033da:	f7fd fedb 	bl	8001194 <BACKUP_SRAM_write_StoreControl>
}
 80033de:	bf00      	nop
 80033e0:	3708      	adds	r7, #8
 80033e2:	46bd      	mov	sp, r7
 80033e4:	bd80      	pop	{r7, pc}
	...

080033e8 <ETH_GetIP>:
/* @brief get ip address from sram
 *
 *
 */
uint32_t ETH_GetIP()
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b082      	sub	sp, #8
 80033ec:	af00      	add	r7, sp, #0
	if(BACKUP_SRAM_read_StoreControl(sramOffset_IP_ADDRESS))
 80033ee:	2002      	movs	r0, #2
 80033f0:	f7fd fec5 	bl	800117e <BACKUP_SRAM_read_StoreControl>
 80033f4:	4603      	mov	r3, r0
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d004      	beq.n	8003404 <ETH_GetIP+0x1c>
	{
		return BACKUP_SRAM_read(sramOffset_IP_ADDRESS);
 80033fa:	2002      	movs	r0, #2
 80033fc:	f7fd fed6 	bl	80011ac <BACKUP_SRAM_read>
 8003400:	4603      	mov	r3, r0
 8003402:	e00f      	b.n	8003424 <ETH_GetIP+0x3c>
	}
	else
	{
		uint32_t temp = ip_MAKEU32(myNetInfo.ip[0], myNetInfo.ip[1], myNetInfo.ip[2], myNetInfo.ip[3]);
 8003404:	4b09      	ldr	r3, [pc, #36]	; (800342c <ETH_GetIP+0x44>)
 8003406:	799b      	ldrb	r3, [r3, #6]
 8003408:	061a      	lsls	r2, r3, #24
 800340a:	4b08      	ldr	r3, [pc, #32]	; (800342c <ETH_GetIP+0x44>)
 800340c:	79db      	ldrb	r3, [r3, #7]
 800340e:	041b      	lsls	r3, r3, #16
 8003410:	431a      	orrs	r2, r3
 8003412:	4b06      	ldr	r3, [pc, #24]	; (800342c <ETH_GetIP+0x44>)
 8003414:	7a1b      	ldrb	r3, [r3, #8]
 8003416:	021b      	lsls	r3, r3, #8
 8003418:	4313      	orrs	r3, r2
 800341a:	4a04      	ldr	r2, [pc, #16]	; (800342c <ETH_GetIP+0x44>)
 800341c:	7a52      	ldrb	r2, [r2, #9]
 800341e:	4313      	orrs	r3, r2
 8003420:	607b      	str	r3, [r7, #4]
		return temp;
 8003422:	687b      	ldr	r3, [r7, #4]
	}
}
 8003424:	4618      	mov	r0, r3
 8003426:	3708      	adds	r7, #8
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	20000060 	.word	0x20000060

08003430 <ETH_GetNETMASK>:
/* @brief get netmask from sram
 *
 *
 */
uint32_t ETH_GetNETMASK()
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
	if(BACKUP_SRAM_read_StoreControl(sramOffset_NETMASK_ADDRESS))
 8003436:	2003      	movs	r0, #3
 8003438:	f7fd fea1 	bl	800117e <BACKUP_SRAM_read_StoreControl>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d004      	beq.n	800344c <ETH_GetNETMASK+0x1c>
	{
		return BACKUP_SRAM_read(sramOffset_NETMASK_ADDRESS);
 8003442:	2003      	movs	r0, #3
 8003444:	f7fd feb2 	bl	80011ac <BACKUP_SRAM_read>
 8003448:	4603      	mov	r3, r0
 800344a:	e00f      	b.n	800346c <ETH_GetNETMASK+0x3c>
	}
	else
	{
		uint32_t temp = ip_MAKEU32(myNetInfo.sn[0], myNetInfo.sn[1], myNetInfo.sn[2], myNetInfo.sn[3]);
 800344c:	4b09      	ldr	r3, [pc, #36]	; (8003474 <ETH_GetNETMASK+0x44>)
 800344e:	7a9b      	ldrb	r3, [r3, #10]
 8003450:	061a      	lsls	r2, r3, #24
 8003452:	4b08      	ldr	r3, [pc, #32]	; (8003474 <ETH_GetNETMASK+0x44>)
 8003454:	7adb      	ldrb	r3, [r3, #11]
 8003456:	041b      	lsls	r3, r3, #16
 8003458:	431a      	orrs	r2, r3
 800345a:	4b06      	ldr	r3, [pc, #24]	; (8003474 <ETH_GetNETMASK+0x44>)
 800345c:	7b1b      	ldrb	r3, [r3, #12]
 800345e:	021b      	lsls	r3, r3, #8
 8003460:	4313      	orrs	r3, r2
 8003462:	4a04      	ldr	r2, [pc, #16]	; (8003474 <ETH_GetNETMASK+0x44>)
 8003464:	7b52      	ldrb	r2, [r2, #13]
 8003466:	4313      	orrs	r3, r2
 8003468:	607b      	str	r3, [r7, #4]
		return temp;
 800346a:	687b      	ldr	r3, [r7, #4]
	}
}
 800346c:	4618      	mov	r0, r3
 800346e:	3708      	adds	r7, #8
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}
 8003474:	20000060 	.word	0x20000060

08003478 <ETH_GetGATEWAY>:
/* @brief get gateway address from sram
 *
 *
 */
uint32_t ETH_GetGATEWAY()
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
	if(BACKUP_SRAM_read_StoreControl(sramOffset_GATEWAY_ADDRESS))
 800347e:	2004      	movs	r0, #4
 8003480:	f7fd fe7d 	bl	800117e <BACKUP_SRAM_read_StoreControl>
 8003484:	4603      	mov	r3, r0
 8003486:	2b00      	cmp	r3, #0
 8003488:	d004      	beq.n	8003494 <ETH_GetGATEWAY+0x1c>
	{
		return BACKUP_SRAM_read(sramOffset_GATEWAY_ADDRESS);
 800348a:	2004      	movs	r0, #4
 800348c:	f7fd fe8e 	bl	80011ac <BACKUP_SRAM_read>
 8003490:	4603      	mov	r3, r0
 8003492:	e00f      	b.n	80034b4 <ETH_GetGATEWAY+0x3c>
	}
	else
	{
		uint32_t temp = ip_MAKEU32(myNetInfo.gw[0], myNetInfo.gw[1], myNetInfo.gw[2], myNetInfo.gw[3]);
 8003494:	4b09      	ldr	r3, [pc, #36]	; (80034bc <ETH_GetGATEWAY+0x44>)
 8003496:	7b9b      	ldrb	r3, [r3, #14]
 8003498:	061a      	lsls	r2, r3, #24
 800349a:	4b08      	ldr	r3, [pc, #32]	; (80034bc <ETH_GetGATEWAY+0x44>)
 800349c:	7bdb      	ldrb	r3, [r3, #15]
 800349e:	041b      	lsls	r3, r3, #16
 80034a0:	431a      	orrs	r2, r3
 80034a2:	4b06      	ldr	r3, [pc, #24]	; (80034bc <ETH_GetGATEWAY+0x44>)
 80034a4:	7c1b      	ldrb	r3, [r3, #16]
 80034a6:	021b      	lsls	r3, r3, #8
 80034a8:	4313      	orrs	r3, r2
 80034aa:	4a04      	ldr	r2, [pc, #16]	; (80034bc <ETH_GetGATEWAY+0x44>)
 80034ac:	7c52      	ldrb	r2, [r2, #17]
 80034ae:	4313      	orrs	r3, r2
 80034b0:	607b      	str	r3, [r7, #4]
		return temp;
 80034b2:	687b      	ldr	r3, [r7, #4]
	}
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3708      	adds	r7, #8
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}
 80034bc:	20000060 	.word	0x20000060

080034c0 <W5500_Select>:




void W5500_Select(void)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_RESET);
 80034c4:	2200      	movs	r2, #0
 80034c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034ca:	4802      	ldr	r0, [pc, #8]	; (80034d4 <W5500_Select+0x14>)
 80034cc:	f001 fd94 	bl	8004ff8 <HAL_GPIO_WritePin>
}
 80034d0:	bf00      	nop
 80034d2:	bd80      	pop	{r7, pc}
 80034d4:	40020000 	.word	0x40020000

080034d8 <W5500_Unselect>:

void W5500_Unselect(void)
{
 80034d8:	b580      	push	{r7, lr}
 80034da:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 80034dc:	2201      	movs	r2, #1
 80034de:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80034e2:	4802      	ldr	r0, [pc, #8]	; (80034ec <W5500_Unselect+0x14>)
 80034e4:	f001 fd88 	bl	8004ff8 <HAL_GPIO_WritePin>
}
 80034e8:	bf00      	nop
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	40020000 	.word	0x40020000

080034f0 <W5500_ReadBuff>:

void W5500_ReadBuff(uint8_t* buff, uint16_t len)
{
 80034f0:	b580      	push	{r7, lr}
 80034f2:	b082      	sub	sp, #8
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
 80034f8:	460b      	mov	r3, r1
 80034fa:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Receive(&hspi3, buff, len, HAL_MAX_DELAY);
 80034fc:	887a      	ldrh	r2, [r7, #2]
 80034fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003502:	6879      	ldr	r1, [r7, #4]
 8003504:	4803      	ldr	r0, [pc, #12]	; (8003514 <W5500_ReadBuff+0x24>)
 8003506:	f002 fd0c 	bl	8005f22 <HAL_SPI_Receive>
}
 800350a:	bf00      	nop
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	20000d90 	.word	0x20000d90

08003518 <W5500_WriteBuff>:

void W5500_WriteBuff(uint8_t* buff, uint16_t len)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	460b      	mov	r3, r1
 8003522:	807b      	strh	r3, [r7, #2]
    HAL_SPI_Transmit(&hspi3, buff, len, HAL_MAX_DELAY);
 8003524:	887a      	ldrh	r2, [r7, #2]
 8003526:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800352a:	6879      	ldr	r1, [r7, #4]
 800352c:	4803      	ldr	r0, [pc, #12]	; (800353c <W5500_WriteBuff+0x24>)
 800352e:	f002 fbbc 	bl	8005caa <HAL_SPI_Transmit>
}
 8003532:	bf00      	nop
 8003534:	3708      	adds	r7, #8
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
 800353a:	bf00      	nop
 800353c:	20000d90 	.word	0x20000d90

08003540 <W5500_ReadByte>:

uint8_t W5500_ReadByte(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b082      	sub	sp, #8
 8003544:	af00      	add	r7, sp, #0
    uint8_t byte;
    W5500_ReadBuff(&byte, sizeof(byte));
 8003546:	1dfb      	adds	r3, r7, #7
 8003548:	2101      	movs	r1, #1
 800354a:	4618      	mov	r0, r3
 800354c:	f7ff ffd0 	bl	80034f0 <W5500_ReadBuff>
    return byte;
 8003550:	79fb      	ldrb	r3, [r7, #7]
}
 8003552:	4618      	mov	r0, r3
 8003554:	3708      	adds	r7, #8
 8003556:	46bd      	mov	sp, r7
 8003558:	bd80      	pop	{r7, pc}

0800355a <W5500_WriteByte>:

void W5500_WriteByte(uint8_t byte)
{
 800355a:	b580      	push	{r7, lr}
 800355c:	b082      	sub	sp, #8
 800355e:	af00      	add	r7, sp, #0
 8003560:	4603      	mov	r3, r0
 8003562:	71fb      	strb	r3, [r7, #7]
    W5500_WriteBuff(&byte, sizeof(byte));
 8003564:	1dfb      	adds	r3, r7, #7
 8003566:	2101      	movs	r1, #1
 8003568:	4618      	mov	r0, r3
 800356a:	f7ff ffd5 	bl	8003518 <W5500_WriteBuff>
}
 800356e:	bf00      	nop
 8003570:	3708      	adds	r7, #8
 8003572:	46bd      	mov	sp, r7
 8003574:	bd80      	pop	{r7, pc}

08003576 <ETH_SendSetting>:
/* @brief send setting of ethernet
 *
 *
 */
void ETH_SendSetting()
{
 8003576:	b580      	push	{r7, lr}
 8003578:	af00      	add	r7, sp, #0
	SendCommunication_u32(cmd_ip_get_myip, ETH_GetIP());
 800357a:	f7ff ff35 	bl	80033e8 <ETH_GetIP>
 800357e:	4603      	mov	r3, r0
 8003580:	4619      	mov	r1, r3
 8003582:	201d      	movs	r0, #29
 8003584:	f7fe fbd2 	bl	8001d2c <SendCommunication_u32>
	SendCommunication_u32(cmd_ip_get_mymask, ETH_GetNETMASK());
 8003588:	f7ff ff52 	bl	8003430 <ETH_GetNETMASK>
 800358c:	4603      	mov	r3, r0
 800358e:	4619      	mov	r1, r3
 8003590:	201e      	movs	r0, #30
 8003592:	f7fe fbcb 	bl	8001d2c <SendCommunication_u32>
	SendCommunication_u32(cmd_ip_get_mygatew, ETH_GetGATEWAY());
 8003596:	f7ff ff6f 	bl	8003478 <ETH_GetGATEWAY>
 800359a:	4603      	mov	r3, r0
 800359c:	4619      	mov	r1, r3
 800359e:	201f      	movs	r0, #31
 80035a0:	f7fe fbc4 	bl	8001d2c <SendCommunication_u32>
}
 80035a4:	bf00      	nop
 80035a6:	bd80      	pop	{r7, pc}

080035a8 <ETH_udp_Init>:
/* @brief UDP communication init
 *
 *
 */
void ETH_udp_Init()
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b084      	sub	sp, #16
 80035ac:	af00      	add	r7, sp, #0
	//---------udp_connect(udp_pcb, IP46_ADDR_ANY(), UDP_PORT);
	//udp_connect(udp_pcb, &endpoint_ip, UDP_PORT);

	//---------udp_recv(udp_pcb, UDP_Receiver_handler, NULL);

    reg_wizchip_cs_cbfunc(W5500_Select, W5500_Unselect);
 80035ae:	4914      	ldr	r1, [pc, #80]	; (8003600 <ETH_udp_Init+0x58>)
 80035b0:	4814      	ldr	r0, [pc, #80]	; (8003604 <ETH_udp_Init+0x5c>)
 80035b2:	f004 fecd 	bl	8008350 <reg_wizchip_cs_cbfunc>
    reg_wizchip_spi_cbfunc(W5500_ReadByte, W5500_WriteByte);
 80035b6:	4914      	ldr	r1, [pc, #80]	; (8003608 <ETH_udp_Init+0x60>)
 80035b8:	4814      	ldr	r0, [pc, #80]	; (800360c <ETH_udp_Init+0x64>)
 80035ba:	f004 feef 	bl	800839c <reg_wizchip_spi_cbfunc>
    reg_wizchip_spiburst_cbfunc(W5500_ReadBuff, W5500_WriteBuff);
 80035be:	4914      	ldr	r1, [pc, #80]	; (8003610 <ETH_udp_Init+0x68>)
 80035c0:	4814      	ldr	r0, [pc, #80]	; (8003614 <ETH_udp_Init+0x6c>)
 80035c2:	f004 ff17 	bl	80083f4 <reg_wizchip_spiburst_cbfunc>

    uint8_t rx_tx_buff_sizes[] = {2, 2, 2, 2, 2, 2, 2, 2};
 80035c6:	4a14      	ldr	r2, [pc, #80]	; (8003618 <ETH_udp_Init+0x70>)
 80035c8:	1d3b      	adds	r3, r7, #4
 80035ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80035ce:	e883 0003 	stmia.w	r3, {r0, r1}
    wizchip_init(rx_tx_buff_sizes, rx_tx_buff_sizes);
 80035d2:	1d3a      	adds	r2, r7, #4
 80035d4:	1d3b      	adds	r3, r7, #4
 80035d6:	4611      	mov	r1, r2
 80035d8:	4618      	mov	r0, r3
 80035da:	f004 ff83 	bl	80084e4 <wizchip_init>


    //ETH_load_ip();

    wizchip_setnetinfo(&myNetInfo);
 80035de:	480f      	ldr	r0, [pc, #60]	; (800361c <ETH_udp_Init+0x74>)
 80035e0:	f005 f80c 	bl	80085fc <wizchip_setnetinfo>

    int udp_socket = socket(UDP_SOCKET, Sn_MR_UDP, UDP_PORT, SF_IO_NONBLOCK);
 80035e4:	2301      	movs	r3, #1
 80035e6:	f241 328d 	movw	r2, #5005	; 0x138d
 80035ea:	2102      	movs	r1, #2
 80035ec:	2003      	movs	r0, #3
 80035ee:	f004 f9a3 	bl	8007938 <socket>
 80035f2:	4603      	mov	r3, r0
 80035f4:	60fb      	str	r3, [r7, #12]

    if(udp_socket != UDP_SOCKET)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2b03      	cmp	r3, #3
    {
    	//error
    	return;
    }

}
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	080034d9 	.word	0x080034d9
 8003604:	080034c1 	.word	0x080034c1
 8003608:	0800355b 	.word	0x0800355b
 800360c:	08003541 	.word	0x08003541
 8003610:	08003519 	.word	0x08003519
 8003614:	080034f1 	.word	0x080034f1
 8003618:	0800ce14 	.word	0x0800ce14
 800361c:	20000060 	.word	0x20000060

08003620 <ETH_udp_StoreEndpoint>:
/* @brief store UDP endpoint
 *
 *
 */
void ETH_udp_StoreEndpoint()
{
 8003620:	b480      	push	{r7}
 8003622:	af00      	add	r7, sp, #0
	//---------endpoint_ip = last_message_ip;
	//---------udp_connect(udp_pcb, &endpoint_ip, UDP_PORT);

		//memcpy(endpoint_ip,last_message_ip,sizeof(last_message_ip));

	endpoint_ip[0] = last_message_ip[0];
 8003624:	4b0a      	ldr	r3, [pc, #40]	; (8003650 <ETH_udp_StoreEndpoint+0x30>)
 8003626:	781a      	ldrb	r2, [r3, #0]
 8003628:	4b0a      	ldr	r3, [pc, #40]	; (8003654 <ETH_udp_StoreEndpoint+0x34>)
 800362a:	701a      	strb	r2, [r3, #0]
	endpoint_ip[1] = last_message_ip[1];
 800362c:	4b08      	ldr	r3, [pc, #32]	; (8003650 <ETH_udp_StoreEndpoint+0x30>)
 800362e:	785a      	ldrb	r2, [r3, #1]
 8003630:	4b08      	ldr	r3, [pc, #32]	; (8003654 <ETH_udp_StoreEndpoint+0x34>)
 8003632:	705a      	strb	r2, [r3, #1]
	endpoint_ip[2] = last_message_ip[2];
 8003634:	4b06      	ldr	r3, [pc, #24]	; (8003650 <ETH_udp_StoreEndpoint+0x30>)
 8003636:	789a      	ldrb	r2, [r3, #2]
 8003638:	4b06      	ldr	r3, [pc, #24]	; (8003654 <ETH_udp_StoreEndpoint+0x34>)
 800363a:	709a      	strb	r2, [r3, #2]
	endpoint_ip[3] = last_message_ip[3];
 800363c:	4b04      	ldr	r3, [pc, #16]	; (8003650 <ETH_udp_StoreEndpoint+0x30>)
 800363e:	78da      	ldrb	r2, [r3, #3]
 8003640:	4b04      	ldr	r3, [pc, #16]	; (8003654 <ETH_udp_StoreEndpoint+0x34>)
 8003642:	70da      	strb	r2, [r3, #3]

}
 8003644:	bf00      	nop
 8003646:	46bd      	mov	sp, r7
 8003648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364c:	4770      	bx	lr
 800364e:	bf00      	nop
 8003650:	20000834 	.word	0x20000834
 8003654:	20000838 	.word	0x20000838

08003658 <ETH_udp_Transmit>:
 * @param *pData -> pointer on data to send
 * @param Size -> Size od data
 *
 */
void ETH_udp_Transmit(uint8_t *pData, uint16_t Size)
{
 8003658:	b580      	push	{r7, lr}
 800365a:	b086      	sub	sp, #24
 800365c:	af02      	add	r7, sp, #8
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	460b      	mov	r3, r1
 8003662:	807b      	strh	r3, [r7, #2]
	uint16_t sentsize;

    //while(!(sentsize >= Size))
    //{

    	ret = sendto(UDP_SOCKET, pData, Size, endpoint_ip, UDP_PORT);
 8003664:	887a      	ldrh	r2, [r7, #2]
 8003666:	f241 338d 	movw	r3, #5005	; 0x138d
 800366a:	9300      	str	r3, [sp, #0]
 800366c:	4b04      	ldr	r3, [pc, #16]	; (8003680 <ETH_udp_Transmit+0x28>)
 800366e:	6879      	ldr	r1, [r7, #4]
 8003670:	2003      	movs	r0, #3
 8003672:	f004 fae5 	bl	8007c40 <sendto>
 8003676:	60f8      	str	r0, [r7, #12]

    	//sentsize += ret; // Don't care SOCKERR_BUSY, because it is zero.
    //}


}
 8003678:	bf00      	nop
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}
 8003680:	20000838 	.word	0x20000838

08003684 <ETH_udp_Receive>:


void ETH_udp_Receive()
{
 8003684:	b580      	push	{r7, lr}
 8003686:	f5ad 5d80 	sub.w	sp, sp, #4096	; 0x1000
 800368a:	b086      	sub	sp, #24
 800368c:	af02      	add	r7, sp, #8
	int32_t  ret;
	uint8_t buf[DATA_BUF_SIZE];
	uint16_t size;
	uint16_t destport;

	size = getSn_RX_RSR(UDP_SOCKET);
 800368e:	2003      	movs	r0, #3
 8003690:	f004 f807 	bl	80076a2 <getSn_RX_RSR>
 8003694:	4603      	mov	r3, r0
 8003696:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 800369a:	f102 020e 	add.w	r2, r2, #14
 800369e:	8013      	strh	r3, [r2, #0]

    if(size > 0)
 80036a0:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80036a4:	f103 030e 	add.w	r3, r3, #14
 80036a8:	881b      	ldrh	r3, [r3, #0]
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d042      	beq.n	8003734 <ETH_udp_Receive+0xb0>
    {

    	if(size > DATA_BUF_SIZE) size = DATA_BUF_SIZE;
 80036ae:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80036b2:	f103 030e 	add.w	r3, r3, #14
 80036b6:	881b      	ldrh	r3, [r3, #0]
 80036b8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036bc:	d906      	bls.n	80036cc <ETH_udp_Receive+0x48>
 80036be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80036c2:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 80036c6:	f102 020e 	add.w	r2, r2, #14
 80036ca:	8013      	strh	r3, [r2, #0]

    	ret = recvfrom(UDP_SOCKET, buf, size, last_message_ip, (uint16_t*)&destport);
 80036cc:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80036d0:	f103 030e 	add.w	r3, r3, #14
 80036d4:	881a      	ldrh	r2, [r3, #0]
 80036d6:	f107 0110 	add.w	r1, r7, #16
 80036da:	3908      	subs	r1, #8
 80036dc:	f107 0310 	add.w	r3, r7, #16
 80036e0:	3b0a      	subs	r3, #10
 80036e2:	9300      	str	r3, [sp, #0]
 80036e4:	4b16      	ldr	r3, [pc, #88]	; (8003740 <ETH_udp_Receive+0xbc>)
 80036e6:	2003      	movs	r0, #3
 80036e8:	f004 fbe0 	bl	8007eac <recvfrom>
 80036ec:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80036f0:	f103 0308 	add.w	r3, r3, #8
 80036f4:	6018      	str	r0, [r3, #0]

    	//ETH_udp_Transmit(buf, size);

    	if(ret <= 0)
 80036f6:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 80036fa:	f103 0308 	add.w	r3, r3, #8
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	2b00      	cmp	r3, #0
 8003702:	dd16      	ble.n	8003732 <ETH_udp_Receive+0xae>
    	{
    		return;
    	}

    	size = (uint16_t) ret;
 8003704:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 8003708:	f103 0308 	add.w	r3, r3, #8
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f507 5280 	add.w	r2, r7, #4096	; 0x1000
 8003712:	f102 020e 	add.w	r2, r2, #14
 8003716:	8013      	strh	r3, [r2, #0]


    	ETH_WriteBuffer(buf, size);
 8003718:	f507 5380 	add.w	r3, r7, #4096	; 0x1000
 800371c:	f103 030e 	add.w	r3, r3, #14
 8003720:	881a      	ldrh	r2, [r3, #0]
 8003722:	f107 0310 	add.w	r3, r7, #16
 8003726:	3b08      	subs	r3, #8
 8003728:	4611      	mov	r1, r2
 800372a:	4618      	mov	r0, r3
 800372c:	f7fe fc74 	bl	8002018 <ETH_WriteBuffer>
 8003730:	e000      	b.n	8003734 <ETH_udp_Receive+0xb0>
    		return;
 8003732:	bf00      	nop

    	//ETH_udp_Transmit(buf, size);
    }


}
 8003734:	f507 5780 	add.w	r7, r7, #4096	; 0x1000
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	20000834 	.word	0x20000834

08003744 <Uart_BufferNotEmpty>:
 *
 * @return true -> FIFO is not empty
 * @return false -> FIFO is empty
 */
bool Uart_BufferNotEmpty()
{
 8003744:	b480      	push	{r7}
 8003746:	af00      	add	r7, sp, #0
	return (uart_bcounter > 0);
 8003748:	4b05      	ldr	r3, [pc, #20]	; (8003760 <Uart_BufferNotEmpty+0x1c>)
 800374a:	881b      	ldrh	r3, [r3, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	bf14      	ite	ne
 8003750:	2301      	movne	r3, #1
 8003752:	2300      	moveq	r3, #0
 8003754:	b2db      	uxtb	r3, r3
}
 8003756:	4618      	mov	r0, r3
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr
 8003760:	20000c40 	.word	0x20000c40

08003764 <Uart_WriteBuffer>:

/* @brief function add data byte to FIFO
 *
 */
void Uart_WriteBuffer(uint8_t data)
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	4603      	mov	r3, r0
 800376c:	71fb      	strb	r3, [r7, #7]
	if(uart_bcounter >= (uart_buffer_size-1)) return;
 800376e:	4b13      	ldr	r3, [pc, #76]	; (80037bc <Uart_WriteBuffer+0x58>)
 8003770:	881b      	ldrh	r3, [r3, #0]
 8003772:	f240 32fe 	movw	r2, #1022	; 0x3fe
 8003776:	4293      	cmp	r3, r2
 8003778:	d81a      	bhi.n	80037b0 <Uart_WriteBuffer+0x4c>

	uart_buffer[uart_wpointer] = data;
 800377a:	4b11      	ldr	r3, [pc, #68]	; (80037c0 <Uart_WriteBuffer+0x5c>)
 800377c:	881b      	ldrh	r3, [r3, #0]
 800377e:	4619      	mov	r1, r3
 8003780:	4a10      	ldr	r2, [pc, #64]	; (80037c4 <Uart_WriteBuffer+0x60>)
 8003782:	79fb      	ldrb	r3, [r7, #7]
 8003784:	5453      	strb	r3, [r2, r1]
	uart_bcounter++;
 8003786:	4b0d      	ldr	r3, [pc, #52]	; (80037bc <Uart_WriteBuffer+0x58>)
 8003788:	881b      	ldrh	r3, [r3, #0]
 800378a:	3301      	adds	r3, #1
 800378c:	b29a      	uxth	r2, r3
 800378e:	4b0b      	ldr	r3, [pc, #44]	; (80037bc <Uart_WriteBuffer+0x58>)
 8003790:	801a      	strh	r2, [r3, #0]
	uart_wpointer++;
 8003792:	4b0b      	ldr	r3, [pc, #44]	; (80037c0 <Uart_WriteBuffer+0x5c>)
 8003794:	881b      	ldrh	r3, [r3, #0]
 8003796:	3301      	adds	r3, #1
 8003798:	b29a      	uxth	r2, r3
 800379a:	4b09      	ldr	r3, [pc, #36]	; (80037c0 <Uart_WriteBuffer+0x5c>)
 800379c:	801a      	strh	r2, [r3, #0]
	if(uart_wpointer > uart_buffer_size - 1) uart_wpointer = 0;
 800379e:	4b08      	ldr	r3, [pc, #32]	; (80037c0 <Uart_WriteBuffer+0x5c>)
 80037a0:	881b      	ldrh	r3, [r3, #0]
 80037a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037a6:	d304      	bcc.n	80037b2 <Uart_WriteBuffer+0x4e>
 80037a8:	4b05      	ldr	r3, [pc, #20]	; (80037c0 <Uart_WriteBuffer+0x5c>)
 80037aa:	2200      	movs	r2, #0
 80037ac:	801a      	strh	r2, [r3, #0]
 80037ae:	e000      	b.n	80037b2 <Uart_WriteBuffer+0x4e>
	if(uart_bcounter >= (uart_buffer_size-1)) return;
 80037b0:	bf00      	nop

}
 80037b2:	370c      	adds	r7, #12
 80037b4:	46bd      	mov	sp, r7
 80037b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ba:	4770      	bx	lr
 80037bc:	20000c40 	.word	0x20000c40
 80037c0:	20000c3c 	.word	0x20000c3c
 80037c4:	2000083c 	.word	0x2000083c

080037c8 <Uart_ReadBuffer>:
/* @brief read data byte from FIFO
 *
 * @return one element uint8_t data 
 */
uint8_t Uart_ReadBuffer()
{
 80037c8:	b480      	push	{r7}
 80037ca:	b083      	sub	sp, #12
 80037cc:	af00      	add	r7, sp, #0
	uint8_t data = uart_buffer[uart_rpointer];
 80037ce:	4b10      	ldr	r3, [pc, #64]	; (8003810 <Uart_ReadBuffer+0x48>)
 80037d0:	881b      	ldrh	r3, [r3, #0]
 80037d2:	461a      	mov	r2, r3
 80037d4:	4b0f      	ldr	r3, [pc, #60]	; (8003814 <Uart_ReadBuffer+0x4c>)
 80037d6:	5c9b      	ldrb	r3, [r3, r2]
 80037d8:	71fb      	strb	r3, [r7, #7]
	uart_bcounter--;
 80037da:	4b0f      	ldr	r3, [pc, #60]	; (8003818 <Uart_ReadBuffer+0x50>)
 80037dc:	881b      	ldrh	r3, [r3, #0]
 80037de:	3b01      	subs	r3, #1
 80037e0:	b29a      	uxth	r2, r3
 80037e2:	4b0d      	ldr	r3, [pc, #52]	; (8003818 <Uart_ReadBuffer+0x50>)
 80037e4:	801a      	strh	r2, [r3, #0]
	uart_rpointer++;
 80037e6:	4b0a      	ldr	r3, [pc, #40]	; (8003810 <Uart_ReadBuffer+0x48>)
 80037e8:	881b      	ldrh	r3, [r3, #0]
 80037ea:	3301      	adds	r3, #1
 80037ec:	b29a      	uxth	r2, r3
 80037ee:	4b08      	ldr	r3, [pc, #32]	; (8003810 <Uart_ReadBuffer+0x48>)
 80037f0:	801a      	strh	r2, [r3, #0]
	if(uart_rpointer > uart_buffer_size - 1) uart_rpointer = 0;
 80037f2:	4b07      	ldr	r3, [pc, #28]	; (8003810 <Uart_ReadBuffer+0x48>)
 80037f4:	881b      	ldrh	r3, [r3, #0]
 80037f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037fa:	d302      	bcc.n	8003802 <Uart_ReadBuffer+0x3a>
 80037fc:	4b04      	ldr	r3, [pc, #16]	; (8003810 <Uart_ReadBuffer+0x48>)
 80037fe:	2200      	movs	r2, #0
 8003800:	801a      	strh	r2, [r3, #0]

	return data;
 8003802:	79fb      	ldrb	r3, [r7, #7]
}
 8003804:	4618      	mov	r0, r3
 8003806:	370c      	adds	r7, #12
 8003808:	46bd      	mov	sp, r7
 800380a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380e:	4770      	bx	lr
 8003810:	20000c3e 	.word	0x20000c3e
 8003814:	2000083c 	.word	0x2000083c
 8003818:	20000c40 	.word	0x20000c40

0800381c <Uart_Send>:
 * @param data -> pointer on data buffer with message
 * @param size -> lenght of data buffer
 *
 */
void Uart_Send(char *data, uint16_t size)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
 8003822:	6078      	str	r0, [r7, #4]
 8003824:	460b      	mov	r3, r1
 8003826:	807b      	strh	r3, [r7, #2]

	HAL_UART_Transmit(&huart2, (uint8_t *)data, size,100);
 8003828:	887a      	ldrh	r2, [r7, #2]
 800382a:	2364      	movs	r3, #100	; 0x64
 800382c:	6879      	ldr	r1, [r7, #4]
 800382e:	4803      	ldr	r0, [pc, #12]	; (800383c <Uart_Send+0x20>)
 8003830:	f003 fa1d 	bl	8006c6e <HAL_UART_Transmit>
}
 8003834:	bf00      	nop
 8003836:	3708      	adds	r7, #8
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	20000e8c 	.word	0x20000e8c

08003840 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003846:	463b      	mov	r3, r7
 8003848:	2200      	movs	r2, #0
 800384a:	601a      	str	r2, [r3, #0]
 800384c:	605a      	str	r2, [r3, #4]
 800384e:	609a      	str	r2, [r3, #8]
 8003850:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003852:	4b21      	ldr	r3, [pc, #132]	; (80038d8 <MX_ADC1_Init+0x98>)
 8003854:	4a21      	ldr	r2, [pc, #132]	; (80038dc <MX_ADC1_Init+0x9c>)
 8003856:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003858:	4b1f      	ldr	r3, [pc, #124]	; (80038d8 <MX_ADC1_Init+0x98>)
 800385a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800385e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003860:	4b1d      	ldr	r3, [pc, #116]	; (80038d8 <MX_ADC1_Init+0x98>)
 8003862:	2200      	movs	r2, #0
 8003864:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8003866:	4b1c      	ldr	r3, [pc, #112]	; (80038d8 <MX_ADC1_Init+0x98>)
 8003868:	2200      	movs	r2, #0
 800386a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800386c:	4b1a      	ldr	r3, [pc, #104]	; (80038d8 <MX_ADC1_Init+0x98>)
 800386e:	2200      	movs	r2, #0
 8003870:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003872:	4b19      	ldr	r3, [pc, #100]	; (80038d8 <MX_ADC1_Init+0x98>)
 8003874:	2200      	movs	r2, #0
 8003876:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800387a:	4b17      	ldr	r3, [pc, #92]	; (80038d8 <MX_ADC1_Init+0x98>)
 800387c:	2200      	movs	r2, #0
 800387e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003880:	4b15      	ldr	r3, [pc, #84]	; (80038d8 <MX_ADC1_Init+0x98>)
 8003882:	4a17      	ldr	r2, [pc, #92]	; (80038e0 <MX_ADC1_Init+0xa0>)
 8003884:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003886:	4b14      	ldr	r3, [pc, #80]	; (80038d8 <MX_ADC1_Init+0x98>)
 8003888:	2200      	movs	r2, #0
 800388a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800388c:	4b12      	ldr	r3, [pc, #72]	; (80038d8 <MX_ADC1_Init+0x98>)
 800388e:	2201      	movs	r2, #1
 8003890:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003892:	4b11      	ldr	r3, [pc, #68]	; (80038d8 <MX_ADC1_Init+0x98>)
 8003894:	2200      	movs	r2, #0
 8003896:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800389a:	4b0f      	ldr	r3, [pc, #60]	; (80038d8 <MX_ADC1_Init+0x98>)
 800389c:	2201      	movs	r2, #1
 800389e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80038a0:	480d      	ldr	r0, [pc, #52]	; (80038d8 <MX_ADC1_Init+0x98>)
 80038a2:	f000 fe89 	bl	80045b8 <HAL_ADC_Init>
 80038a6:	4603      	mov	r3, r0
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d001      	beq.n	80038b0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80038ac:	f000 f9f2 	bl	8003c94 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80038b0:	2300      	movs	r3, #0
 80038b2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80038b4:	2301      	movs	r3, #1
 80038b6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80038b8:	2300      	movs	r3, #0
 80038ba:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80038bc:	463b      	mov	r3, r7
 80038be:	4619      	mov	r1, r3
 80038c0:	4805      	ldr	r0, [pc, #20]	; (80038d8 <MX_ADC1_Init+0x98>)
 80038c2:	f000 febd 	bl	8004640 <HAL_ADC_ConfigChannel>
 80038c6:	4603      	mov	r3, r0
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d001      	beq.n	80038d0 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80038cc:	f000 f9e2 	bl	8003c94 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80038d0:	bf00      	nop
 80038d2:	3710      	adds	r7, #16
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	20000c44 	.word	0x20000c44
 80038dc:	40012000 	.word	0x40012000
 80038e0:	0f000001 	.word	0x0f000001

080038e4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b08a      	sub	sp, #40	; 0x28
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038ec:	f107 0314 	add.w	r3, r7, #20
 80038f0:	2200      	movs	r2, #0
 80038f2:	601a      	str	r2, [r3, #0]
 80038f4:	605a      	str	r2, [r3, #4]
 80038f6:	609a      	str	r2, [r3, #8]
 80038f8:	60da      	str	r2, [r3, #12]
 80038fa:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a17      	ldr	r2, [pc, #92]	; (8003960 <HAL_ADC_MspInit+0x7c>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d127      	bne.n	8003956 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8003906:	2300      	movs	r3, #0
 8003908:	613b      	str	r3, [r7, #16]
 800390a:	4b16      	ldr	r3, [pc, #88]	; (8003964 <HAL_ADC_MspInit+0x80>)
 800390c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800390e:	4a15      	ldr	r2, [pc, #84]	; (8003964 <HAL_ADC_MspInit+0x80>)
 8003910:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003914:	6453      	str	r3, [r2, #68]	; 0x44
 8003916:	4b13      	ldr	r3, [pc, #76]	; (8003964 <HAL_ADC_MspInit+0x80>)
 8003918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800391a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800391e:	613b      	str	r3, [r7, #16]
 8003920:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003922:	2300      	movs	r3, #0
 8003924:	60fb      	str	r3, [r7, #12]
 8003926:	4b0f      	ldr	r3, [pc, #60]	; (8003964 <HAL_ADC_MspInit+0x80>)
 8003928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800392a:	4a0e      	ldr	r2, [pc, #56]	; (8003964 <HAL_ADC_MspInit+0x80>)
 800392c:	f043 0301 	orr.w	r3, r3, #1
 8003930:	6313      	str	r3, [r2, #48]	; 0x30
 8003932:	4b0c      	ldr	r3, [pc, #48]	; (8003964 <HAL_ADC_MspInit+0x80>)
 8003934:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003936:	f003 0301 	and.w	r3, r3, #1
 800393a:	60fb      	str	r3, [r7, #12]
 800393c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800393e:	2303      	movs	r3, #3
 8003940:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003942:	2303      	movs	r3, #3
 8003944:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003946:	2300      	movs	r3, #0
 8003948:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800394a:	f107 0314 	add.w	r3, r7, #20
 800394e:	4619      	mov	r1, r3
 8003950:	4805      	ldr	r0, [pc, #20]	; (8003968 <HAL_ADC_MspInit+0x84>)
 8003952:	f001 f9b5 	bl	8004cc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8003956:	bf00      	nop
 8003958:	3728      	adds	r7, #40	; 0x28
 800395a:	46bd      	mov	sp, r7
 800395c:	bd80      	pop	{r7, pc}
 800395e:	bf00      	nop
 8003960:	40012000 	.word	0x40012000
 8003964:	40023800 	.word	0x40023800
 8003968:	40020000 	.word	0x40020000

0800396c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b088      	sub	sp, #32
 8003970:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003972:	f107 030c 	add.w	r3, r7, #12
 8003976:	2200      	movs	r2, #0
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	605a      	str	r2, [r3, #4]
 800397c:	609a      	str	r2, [r3, #8]
 800397e:	60da      	str	r2, [r3, #12]
 8003980:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003982:	2300      	movs	r3, #0
 8003984:	60bb      	str	r3, [r7, #8]
 8003986:	4b42      	ldr	r3, [pc, #264]	; (8003a90 <MX_GPIO_Init+0x124>)
 8003988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398a:	4a41      	ldr	r2, [pc, #260]	; (8003a90 <MX_GPIO_Init+0x124>)
 800398c:	f043 0304 	orr.w	r3, r3, #4
 8003990:	6313      	str	r3, [r2, #48]	; 0x30
 8003992:	4b3f      	ldr	r3, [pc, #252]	; (8003a90 <MX_GPIO_Init+0x124>)
 8003994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003996:	f003 0304 	and.w	r3, r3, #4
 800399a:	60bb      	str	r3, [r7, #8]
 800399c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800399e:	2300      	movs	r3, #0
 80039a0:	607b      	str	r3, [r7, #4]
 80039a2:	4b3b      	ldr	r3, [pc, #236]	; (8003a90 <MX_GPIO_Init+0x124>)
 80039a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039a6:	4a3a      	ldr	r2, [pc, #232]	; (8003a90 <MX_GPIO_Init+0x124>)
 80039a8:	f043 0301 	orr.w	r3, r3, #1
 80039ac:	6313      	str	r3, [r2, #48]	; 0x30
 80039ae:	4b38      	ldr	r3, [pc, #224]	; (8003a90 <MX_GPIO_Init+0x124>)
 80039b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039b2:	f003 0301 	and.w	r3, r3, #1
 80039b6:	607b      	str	r3, [r7, #4]
 80039b8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80039ba:	2300      	movs	r3, #0
 80039bc:	603b      	str	r3, [r7, #0]
 80039be:	4b34      	ldr	r3, [pc, #208]	; (8003a90 <MX_GPIO_Init+0x124>)
 80039c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c2:	4a33      	ldr	r2, [pc, #204]	; (8003a90 <MX_GPIO_Init+0x124>)
 80039c4:	f043 0302 	orr.w	r3, r3, #2
 80039c8:	6313      	str	r3, [r2, #48]	; 0x30
 80039ca:	4b31      	ldr	r3, [pc, #196]	; (8003a90 <MX_GPIO_Init+0x124>)
 80039cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	603b      	str	r3, [r7, #0]
 80039d4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SWREV_3_Pin|SWREV_2_Pin|SWREV_1_Pin|SWDIR_3_Pin
 80039d6:	2200      	movs	r2, #0
 80039d8:	f24e 210f 	movw	r1, #57871	; 0xe20f
 80039dc:	482d      	ldr	r0, [pc, #180]	; (8003a94 <MX_GPIO_Init+0x128>)
 80039de:	f001 fb0b 	bl	8004ff8 <HAL_GPIO_WritePin>
                          |SWDIR_2_Pin|SWDIR_1_Pin|EN_1_Pin|LED_0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SPI1_CS_Pin|LED_1_Pin|EXT_0_Pin|EXT_1_Pin
 80039e2:	2200      	movs	r2, #0
 80039e4:	f648 3110 	movw	r1, #35600	; 0x8b10
 80039e8:	482b      	ldr	r0, [pc, #172]	; (8003a98 <MX_GPIO_Init+0x12c>)
 80039ea:	f001 fb05 	bl	8004ff8 <HAL_GPIO_WritePin>
                          |SPI3_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, PWR_EN_Pin|SPI2_CS_Pin|W55_RST_Pin|W55_INT_Pin
 80039ee:	2200      	movs	r2, #0
 80039f0:	f241 7138 	movw	r1, #5944	; 0x1738
 80039f4:	4829      	ldr	r0, [pc, #164]	; (8003a9c <MX_GPIO_Init+0x130>)
 80039f6:	f001 faff 	bl	8004ff8 <HAL_GPIO_WritePin>
                          |LED_2_Pin|EN_3_Pin|EN_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = SWREV_3_Pin|SWREV_2_Pin|SWREV_1_Pin|SWDIR_3_Pin
 80039fa:	f24e 230f 	movw	r3, #57871	; 0xe20f
 80039fe:	60fb      	str	r3, [r7, #12]
                          |SWDIR_2_Pin|SWDIR_1_Pin|EN_1_Pin|LED_0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a00:	2301      	movs	r3, #1
 8003a02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a04:	2300      	movs	r3, #0
 8003a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a0c:	f107 030c 	add.w	r3, r7, #12
 8003a10:	4619      	mov	r1, r3
 8003a12:	4820      	ldr	r0, [pc, #128]	; (8003a94 <MX_GPIO_Init+0x128>)
 8003a14:	f001 f954 	bl	8004cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin
                           PAPin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin|LED_1_Pin|EXT_0_Pin|EXT_1_Pin
 8003a18:	f648 3310 	movw	r3, #35600	; 0x8b10
 8003a1c:	60fb      	str	r3, [r7, #12]
                          |SPI3_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a22:	2300      	movs	r3, #0
 8003a24:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a26:	2300      	movs	r3, #0
 8003a28:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a2a:	f107 030c 	add.w	r3, r7, #12
 8003a2e:	4619      	mov	r1, r3
 8003a30:	4819      	ldr	r0, [pc, #100]	; (8003a98 <MX_GPIO_Init+0x12c>)
 8003a32:	f001 f945 	bl	8004cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin */
  GPIO_InitStruct.Pin = PG_1_Pin|PG_2_Pin|OC_1_Pin|OC_2_Pin
 8003a36:	f44f 73f8 	mov.w	r3, #496	; 0x1f0
 8003a3a:	60fb      	str	r3, [r7, #12]
                          |OC_3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a40:	2300      	movs	r3, #0
 8003a42:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003a44:	f107 030c 	add.w	r3, r7, #12
 8003a48:	4619      	mov	r1, r3
 8003a4a:	4812      	ldr	r0, [pc, #72]	; (8003a94 <MX_GPIO_Init+0x128>)
 8003a4c:	f001 f938 	bl	8004cc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PG_3_Pin;
 8003a50:	2304      	movs	r3, #4
 8003a52:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003a54:	2300      	movs	r3, #0
 8003a56:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(PG_3_GPIO_Port, &GPIO_InitStruct);
 8003a5c:	f107 030c 	add.w	r3, r7, #12
 8003a60:	4619      	mov	r1, r3
 8003a62:	480e      	ldr	r0, [pc, #56]	; (8003a9c <MX_GPIO_Init+0x130>)
 8003a64:	f001 f92c 	bl	8004cc0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = PWR_EN_Pin|SPI2_CS_Pin|W55_RST_Pin|W55_INT_Pin
 8003a68:	f241 7338 	movw	r3, #5944	; 0x1738
 8003a6c:	60fb      	str	r3, [r7, #12]
                          |LED_2_Pin|EN_3_Pin|EN_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003a72:	2300      	movs	r3, #0
 8003a74:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003a76:	2300      	movs	r3, #0
 8003a78:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003a7a:	f107 030c 	add.w	r3, r7, #12
 8003a7e:	4619      	mov	r1, r3
 8003a80:	4806      	ldr	r0, [pc, #24]	; (8003a9c <MX_GPIO_Init+0x130>)
 8003a82:	f001 f91d 	bl	8004cc0 <HAL_GPIO_Init>

}
 8003a86:	bf00      	nop
 8003a88:	3720      	adds	r7, #32
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	bd80      	pop	{r7, pc}
 8003a8e:	bf00      	nop
 8003a90:	40023800 	.word	0x40023800
 8003a94:	40020800 	.word	0x40020800
 8003a98:	40020000 	.word	0x40020000
 8003a9c:	40020400 	.word	0x40020400

08003aa0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8003aa4:	4b12      	ldr	r3, [pc, #72]	; (8003af0 <MX_I2C1_Init+0x50>)
 8003aa6:	4a13      	ldr	r2, [pc, #76]	; (8003af4 <MX_I2C1_Init+0x54>)
 8003aa8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8003aaa:	4b11      	ldr	r3, [pc, #68]	; (8003af0 <MX_I2C1_Init+0x50>)
 8003aac:	4a12      	ldr	r2, [pc, #72]	; (8003af8 <MX_I2C1_Init+0x58>)
 8003aae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8003ab0:	4b0f      	ldr	r3, [pc, #60]	; (8003af0 <MX_I2C1_Init+0x50>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8003ab6:	4b0e      	ldr	r3, [pc, #56]	; (8003af0 <MX_I2C1_Init+0x50>)
 8003ab8:	2200      	movs	r2, #0
 8003aba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003abc:	4b0c      	ldr	r3, [pc, #48]	; (8003af0 <MX_I2C1_Init+0x50>)
 8003abe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8003ac2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003ac4:	4b0a      	ldr	r3, [pc, #40]	; (8003af0 <MX_I2C1_Init+0x50>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8003aca:	4b09      	ldr	r3, [pc, #36]	; (8003af0 <MX_I2C1_Init+0x50>)
 8003acc:	2200      	movs	r2, #0
 8003ace:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003ad0:	4b07      	ldr	r3, [pc, #28]	; (8003af0 <MX_I2C1_Init+0x50>)
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003ad6:	4b06      	ldr	r3, [pc, #24]	; (8003af0 <MX_I2C1_Init+0x50>)
 8003ad8:	2200      	movs	r2, #0
 8003ada:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003adc:	4804      	ldr	r0, [pc, #16]	; (8003af0 <MX_I2C1_Init+0x50>)
 8003ade:	f001 fabf 	bl	8005060 <HAL_I2C_Init>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d001      	beq.n	8003aec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8003ae8:	f000 f8d4 	bl	8003c94 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8003aec:	bf00      	nop
 8003aee:	bd80      	pop	{r7, pc}
 8003af0:	20000c8c 	.word	0x20000c8c
 8003af4:	40005400 	.word	0x40005400
 8003af8:	000186a0 	.word	0x000186a0

08003afc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b08a      	sub	sp, #40	; 0x28
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b04:	f107 0314 	add.w	r3, r7, #20
 8003b08:	2200      	movs	r2, #0
 8003b0a:	601a      	str	r2, [r3, #0]
 8003b0c:	605a      	str	r2, [r3, #4]
 8003b0e:	609a      	str	r2, [r3, #8]
 8003b10:	60da      	str	r2, [r3, #12]
 8003b12:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a19      	ldr	r2, [pc, #100]	; (8003b80 <HAL_I2C_MspInit+0x84>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d12b      	bne.n	8003b76 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003b1e:	2300      	movs	r3, #0
 8003b20:	613b      	str	r3, [r7, #16]
 8003b22:	4b18      	ldr	r3, [pc, #96]	; (8003b84 <HAL_I2C_MspInit+0x88>)
 8003b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b26:	4a17      	ldr	r2, [pc, #92]	; (8003b84 <HAL_I2C_MspInit+0x88>)
 8003b28:	f043 0302 	orr.w	r3, r3, #2
 8003b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8003b2e:	4b15      	ldr	r3, [pc, #84]	; (8003b84 <HAL_I2C_MspInit+0x88>)
 8003b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	613b      	str	r3, [r7, #16]
 8003b38:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8003b3a:	23c0      	movs	r3, #192	; 0xc0
 8003b3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003b3e:	2312      	movs	r3, #18
 8003b40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b42:	2300      	movs	r3, #0
 8003b44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b46:	2303      	movs	r3, #3
 8003b48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003b4a:	2304      	movs	r3, #4
 8003b4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003b4e:	f107 0314 	add.w	r3, r7, #20
 8003b52:	4619      	mov	r1, r3
 8003b54:	480c      	ldr	r0, [pc, #48]	; (8003b88 <HAL_I2C_MspInit+0x8c>)
 8003b56:	f001 f8b3 	bl	8004cc0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003b5a:	2300      	movs	r3, #0
 8003b5c:	60fb      	str	r3, [r7, #12]
 8003b5e:	4b09      	ldr	r3, [pc, #36]	; (8003b84 <HAL_I2C_MspInit+0x88>)
 8003b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b62:	4a08      	ldr	r2, [pc, #32]	; (8003b84 <HAL_I2C_MspInit+0x88>)
 8003b64:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003b68:	6413      	str	r3, [r2, #64]	; 0x40
 8003b6a:	4b06      	ldr	r3, [pc, #24]	; (8003b84 <HAL_I2C_MspInit+0x88>)
 8003b6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b6e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003b72:	60fb      	str	r3, [r7, #12]
 8003b74:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003b76:	bf00      	nop
 8003b78:	3728      	adds	r7, #40	; 0x28
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	40005400 	.word	0x40005400
 8003b84:	40023800 	.word	0x40023800
 8003b88:	40020400 	.word	0x40020400

08003b8c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003b90:	f000 fca0 	bl	80044d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003b94:	f000 f816 	bl	8003bc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003b98:	f7ff fee8 	bl	800396c <MX_GPIO_Init>
  MX_ADC1_Init();
 8003b9c:	f7ff fe50 	bl	8003840 <MX_ADC1_Init>
  MX_I2C1_Init();
 8003ba0:	f7ff ff7e 	bl	8003aa0 <MX_I2C1_Init>
  MX_SPI1_Init();
 8003ba4:	f000 f87c 	bl	8003ca0 <MX_SPI1_Init>
  MX_SPI2_Init();
 8003ba8:	f000 f8b2 	bl	8003d10 <MX_SPI2_Init>
  MX_SPI3_Init();
 8003bac:	f000 f8e8 	bl	8003d80 <MX_SPI3_Init>
  MX_SPI5_Init();
 8003bb0:	f000 f91c 	bl	8003dec <MX_SPI5_Init>
  MX_USART2_UART_Init();
 8003bb4:	f000 fbea 	bl	800438c <MX_USART2_UART_Init>
  MX_TIM10_Init();
 8003bb8:	f000 fb9c 	bl	80042f4 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */

  application_main();
 8003bbc:	f7fd fa24 	bl	8001008 <application_main>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003bc0:	e7fe      	b.n	8003bc0 <main+0x34>
	...

08003bc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003bc4:	b580      	push	{r7, lr}
 8003bc6:	b094      	sub	sp, #80	; 0x50
 8003bc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003bca:	f107 0320 	add.w	r3, r7, #32
 8003bce:	2230      	movs	r2, #48	; 0x30
 8003bd0:	2100      	movs	r1, #0
 8003bd2:	4618      	mov	r0, r3
 8003bd4:	f004 fd9e 	bl	8008714 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003bd8:	f107 030c 	add.w	r3, r7, #12
 8003bdc:	2200      	movs	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]
 8003be0:	605a      	str	r2, [r3, #4]
 8003be2:	609a      	str	r2, [r3, #8]
 8003be4:	60da      	str	r2, [r3, #12]
 8003be6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003be8:	2300      	movs	r3, #0
 8003bea:	60bb      	str	r3, [r7, #8]
 8003bec:	4b27      	ldr	r3, [pc, #156]	; (8003c8c <SystemClock_Config+0xc8>)
 8003bee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf0:	4a26      	ldr	r2, [pc, #152]	; (8003c8c <SystemClock_Config+0xc8>)
 8003bf2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bf6:	6413      	str	r3, [r2, #64]	; 0x40
 8003bf8:	4b24      	ldr	r3, [pc, #144]	; (8003c8c <SystemClock_Config+0xc8>)
 8003bfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c00:	60bb      	str	r3, [r7, #8]
 8003c02:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c04:	2300      	movs	r3, #0
 8003c06:	607b      	str	r3, [r7, #4]
 8003c08:	4b21      	ldr	r3, [pc, #132]	; (8003c90 <SystemClock_Config+0xcc>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	4a20      	ldr	r2, [pc, #128]	; (8003c90 <SystemClock_Config+0xcc>)
 8003c0e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c12:	6013      	str	r3, [r2, #0]
 8003c14:	4b1e      	ldr	r3, [pc, #120]	; (8003c90 <SystemClock_Config+0xcc>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003c1c:	607b      	str	r3, [r7, #4]
 8003c1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003c20:	2302      	movs	r3, #2
 8003c22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003c24:	2301      	movs	r3, #1
 8003c26:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003c28:	2310      	movs	r3, #16
 8003c2a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c2c:	2302      	movs	r3, #2
 8003c2e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003c30:	2300      	movs	r3, #0
 8003c32:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003c34:	2308      	movs	r3, #8
 8003c36:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8003c38:	2364      	movs	r3, #100	; 0x64
 8003c3a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003c3c:	2302      	movs	r3, #2
 8003c3e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003c40:	2304      	movs	r3, #4
 8003c42:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c44:	f107 0320 	add.w	r3, r7, #32
 8003c48:	4618      	mov	r0, r3
 8003c4a:	f001 fb4d 	bl	80052e8 <HAL_RCC_OscConfig>
 8003c4e:	4603      	mov	r3, r0
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d001      	beq.n	8003c58 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003c54:	f000 f81e 	bl	8003c94 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003c58:	230f      	movs	r3, #15
 8003c5a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003c60:	2300      	movs	r3, #0
 8003c62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003c64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003c68:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8003c6e:	f107 030c 	add.w	r3, r7, #12
 8003c72:	2103      	movs	r1, #3
 8003c74:	4618      	mov	r0, r3
 8003c76:	f001 fdaf 	bl	80057d8 <HAL_RCC_ClockConfig>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d001      	beq.n	8003c84 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8003c80:	f000 f808 	bl	8003c94 <Error_Handler>
  }
}
 8003c84:	bf00      	nop
 8003c86:	3750      	adds	r7, #80	; 0x50
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bd80      	pop	{r7, pc}
 8003c8c:	40023800 	.word	0x40023800
 8003c90:	40007000 	.word	0x40007000

08003c94 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c94:	b480      	push	{r7}
 8003c96:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8003c98:	b672      	cpsid	i
}
 8003c9a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003c9c:	e7fe      	b.n	8003c9c <Error_Handler+0x8>
	...

08003ca0 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi3;
SPI_HandleTypeDef hspi5;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003ca4:	4b18      	ldr	r3, [pc, #96]	; (8003d08 <MX_SPI1_Init+0x68>)
 8003ca6:	4a19      	ldr	r2, [pc, #100]	; (8003d0c <MX_SPI1_Init+0x6c>)
 8003ca8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003caa:	4b17      	ldr	r3, [pc, #92]	; (8003d08 <MX_SPI1_Init+0x68>)
 8003cac:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003cb0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8003cb2:	4b15      	ldr	r3, [pc, #84]	; (8003d08 <MX_SPI1_Init+0x68>)
 8003cb4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003cb8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003cba:	4b13      	ldr	r3, [pc, #76]	; (8003d08 <MX_SPI1_Init+0x68>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003cc0:	4b11      	ldr	r3, [pc, #68]	; (8003d08 <MX_SPI1_Init+0x68>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8003cc6:	4b10      	ldr	r3, [pc, #64]	; (8003d08 <MX_SPI1_Init+0x68>)
 8003cc8:	2201      	movs	r2, #1
 8003cca:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003ccc:	4b0e      	ldr	r3, [pc, #56]	; (8003d08 <MX_SPI1_Init+0x68>)
 8003cce:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003cd2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8003cd4:	4b0c      	ldr	r3, [pc, #48]	; (8003d08 <MX_SPI1_Init+0x68>)
 8003cd6:	2238      	movs	r2, #56	; 0x38
 8003cd8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003cda:	4b0b      	ldr	r3, [pc, #44]	; (8003d08 <MX_SPI1_Init+0x68>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003ce0:	4b09      	ldr	r3, [pc, #36]	; (8003d08 <MX_SPI1_Init+0x68>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ce6:	4b08      	ldr	r3, [pc, #32]	; (8003d08 <MX_SPI1_Init+0x68>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003cec:	4b06      	ldr	r3, [pc, #24]	; (8003d08 <MX_SPI1_Init+0x68>)
 8003cee:	220a      	movs	r2, #10
 8003cf0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003cf2:	4805      	ldr	r0, [pc, #20]	; (8003d08 <MX_SPI1_Init+0x68>)
 8003cf4:	f001 ff50 	bl	8005b98 <HAL_SPI_Init>
 8003cf8:	4603      	mov	r3, r0
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d001      	beq.n	8003d02 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8003cfe:	f7ff ffc9 	bl	8003c94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003d02:	bf00      	nop
 8003d04:	bd80      	pop	{r7, pc}
 8003d06:	bf00      	nop
 8003d08:	20000ce0 	.word	0x20000ce0
 8003d0c:	40013000 	.word	0x40013000

08003d10 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003d10:	b580      	push	{r7, lr}
 8003d12:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003d14:	4b18      	ldr	r3, [pc, #96]	; (8003d78 <MX_SPI2_Init+0x68>)
 8003d16:	4a19      	ldr	r2, [pc, #100]	; (8003d7c <MX_SPI2_Init+0x6c>)
 8003d18:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003d1a:	4b17      	ldr	r3, [pc, #92]	; (8003d78 <MX_SPI2_Init+0x68>)
 8003d1c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003d20:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003d22:	4b15      	ldr	r3, [pc, #84]	; (8003d78 <MX_SPI2_Init+0x68>)
 8003d24:	2200      	movs	r2, #0
 8003d26:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8003d28:	4b13      	ldr	r3, [pc, #76]	; (8003d78 <MX_SPI2_Init+0x68>)
 8003d2a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d2e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d30:	4b11      	ldr	r3, [pc, #68]	; (8003d78 <MX_SPI2_Init+0x68>)
 8003d32:	2200      	movs	r2, #0
 8003d34:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003d36:	4b10      	ldr	r3, [pc, #64]	; (8003d78 <MX_SPI2_Init+0x68>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003d3c:	4b0e      	ldr	r3, [pc, #56]	; (8003d78 <MX_SPI2_Init+0x68>)
 8003d3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003d42:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003d44:	4b0c      	ldr	r3, [pc, #48]	; (8003d78 <MX_SPI2_Init+0x68>)
 8003d46:	2210      	movs	r2, #16
 8003d48:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003d4a:	4b0b      	ldr	r3, [pc, #44]	; (8003d78 <MX_SPI2_Init+0x68>)
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003d50:	4b09      	ldr	r3, [pc, #36]	; (8003d78 <MX_SPI2_Init+0x68>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003d56:	4b08      	ldr	r3, [pc, #32]	; (8003d78 <MX_SPI2_Init+0x68>)
 8003d58:	2200      	movs	r2, #0
 8003d5a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003d5c:	4b06      	ldr	r3, [pc, #24]	; (8003d78 <MX_SPI2_Init+0x68>)
 8003d5e:	220a      	movs	r2, #10
 8003d60:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003d62:	4805      	ldr	r0, [pc, #20]	; (8003d78 <MX_SPI2_Init+0x68>)
 8003d64:	f001 ff18 	bl	8005b98 <HAL_SPI_Init>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d001      	beq.n	8003d72 <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 8003d6e:	f7ff ff91 	bl	8003c94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8003d72:	bf00      	nop
 8003d74:	bd80      	pop	{r7, pc}
 8003d76:	bf00      	nop
 8003d78:	20000d38 	.word	0x20000d38
 8003d7c:	40003800 	.word	0x40003800

08003d80 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8003d84:	4b17      	ldr	r3, [pc, #92]	; (8003de4 <MX_SPI3_Init+0x64>)
 8003d86:	4a18      	ldr	r2, [pc, #96]	; (8003de8 <MX_SPI3_Init+0x68>)
 8003d88:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003d8a:	4b16      	ldr	r3, [pc, #88]	; (8003de4 <MX_SPI3_Init+0x64>)
 8003d8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003d90:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003d92:	4b14      	ldr	r3, [pc, #80]	; (8003de4 <MX_SPI3_Init+0x64>)
 8003d94:	2200      	movs	r2, #0
 8003d96:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003d98:	4b12      	ldr	r3, [pc, #72]	; (8003de4 <MX_SPI3_Init+0x64>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003d9e:	4b11      	ldr	r3, [pc, #68]	; (8003de4 <MX_SPI3_Init+0x64>)
 8003da0:	2200      	movs	r2, #0
 8003da2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003da4:	4b0f      	ldr	r3, [pc, #60]	; (8003de4 <MX_SPI3_Init+0x64>)
 8003da6:	2200      	movs	r2, #0
 8003da8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003daa:	4b0e      	ldr	r3, [pc, #56]	; (8003de4 <MX_SPI3_Init+0x64>)
 8003dac:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003db0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003db2:	4b0c      	ldr	r3, [pc, #48]	; (8003de4 <MX_SPI3_Init+0x64>)
 8003db4:	2220      	movs	r2, #32
 8003db6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003db8:	4b0a      	ldr	r3, [pc, #40]	; (8003de4 <MX_SPI3_Init+0x64>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003dbe:	4b09      	ldr	r3, [pc, #36]	; (8003de4 <MX_SPI3_Init+0x64>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003dc4:	4b07      	ldr	r3, [pc, #28]	; (8003de4 <MX_SPI3_Init+0x64>)
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003dca:	4b06      	ldr	r3, [pc, #24]	; (8003de4 <MX_SPI3_Init+0x64>)
 8003dcc:	220a      	movs	r2, #10
 8003dce:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003dd0:	4804      	ldr	r0, [pc, #16]	; (8003de4 <MX_SPI3_Init+0x64>)
 8003dd2:	f001 fee1 	bl	8005b98 <HAL_SPI_Init>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d001      	beq.n	8003de0 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003ddc:	f7ff ff5a 	bl	8003c94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003de0:	bf00      	nop
 8003de2:	bd80      	pop	{r7, pc}
 8003de4:	20000d90 	.word	0x20000d90
 8003de8:	40003c00 	.word	0x40003c00

08003dec <MX_SPI5_Init>:
/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	af00      	add	r7, sp, #0
  /* USER CODE END SPI5_Init 0 */

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  hspi5.Instance = SPI5;
 8003df0:	4b17      	ldr	r3, [pc, #92]	; (8003e50 <MX_SPI5_Init+0x64>)
 8003df2:	4a18      	ldr	r2, [pc, #96]	; (8003e54 <MX_SPI5_Init+0x68>)
 8003df4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8003df6:	4b16      	ldr	r3, [pc, #88]	; (8003e50 <MX_SPI5_Init+0x64>)
 8003df8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003dfc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8003dfe:	4b14      	ldr	r3, [pc, #80]	; (8003e50 <MX_SPI5_Init+0x64>)
 8003e00:	2200      	movs	r2, #0
 8003e02:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8003e04:	4b12      	ldr	r3, [pc, #72]	; (8003e50 <MX_SPI5_Init+0x64>)
 8003e06:	2200      	movs	r2, #0
 8003e08:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003e0a:	4b11      	ldr	r3, [pc, #68]	; (8003e50 <MX_SPI5_Init+0x64>)
 8003e0c:	2200      	movs	r2, #0
 8003e0e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003e10:	4b0f      	ldr	r3, [pc, #60]	; (8003e50 <MX_SPI5_Init+0x64>)
 8003e12:	2200      	movs	r2, #0
 8003e14:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8003e16:	4b0e      	ldr	r3, [pc, #56]	; (8003e50 <MX_SPI5_Init+0x64>)
 8003e18:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8003e1c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003e1e:	4b0c      	ldr	r3, [pc, #48]	; (8003e50 <MX_SPI5_Init+0x64>)
 8003e20:	2200      	movs	r2, #0
 8003e22:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003e24:	4b0a      	ldr	r3, [pc, #40]	; (8003e50 <MX_SPI5_Init+0x64>)
 8003e26:	2200      	movs	r2, #0
 8003e28:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8003e2a:	4b09      	ldr	r3, [pc, #36]	; (8003e50 <MX_SPI5_Init+0x64>)
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e30:	4b07      	ldr	r3, [pc, #28]	; (8003e50 <MX_SPI5_Init+0x64>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8003e36:	4b06      	ldr	r3, [pc, #24]	; (8003e50 <MX_SPI5_Init+0x64>)
 8003e38:	220a      	movs	r2, #10
 8003e3a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8003e3c:	4804      	ldr	r0, [pc, #16]	; (8003e50 <MX_SPI5_Init+0x64>)
 8003e3e:	f001 feab 	bl	8005b98 <HAL_SPI_Init>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d001      	beq.n	8003e4c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8003e48:	f7ff ff24 	bl	8003c94 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8003e4c:	bf00      	nop
 8003e4e:	bd80      	pop	{r7, pc}
 8003e50:	20000de8 	.word	0x20000de8
 8003e54:	40015000 	.word	0x40015000

08003e58 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b090      	sub	sp, #64	; 0x40
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e60:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003e64:	2200      	movs	r2, #0
 8003e66:	601a      	str	r2, [r3, #0]
 8003e68:	605a      	str	r2, [r3, #4]
 8003e6a:	609a      	str	r2, [r3, #8]
 8003e6c:	60da      	str	r2, [r3, #12]
 8003e6e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	4a74      	ldr	r2, [pc, #464]	; (8004048 <HAL_SPI_MspInit+0x1f0>)
 8003e76:	4293      	cmp	r3, r2
 8003e78:	d12c      	bne.n	8003ed4 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003e7a:	2300      	movs	r3, #0
 8003e7c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e7e:	4b73      	ldr	r3, [pc, #460]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003e80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e82:	4a72      	ldr	r2, [pc, #456]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003e84:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e88:	6453      	str	r3, [r2, #68]	; 0x44
 8003e8a:	4b70      	ldr	r3, [pc, #448]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e92:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e94:	6abb      	ldr	r3, [r7, #40]	; 0x28

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e96:	2300      	movs	r3, #0
 8003e98:	627b      	str	r3, [r7, #36]	; 0x24
 8003e9a:	4b6c      	ldr	r3, [pc, #432]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003e9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e9e:	4a6b      	ldr	r2, [pc, #428]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003ea0:	f043 0301 	orr.w	r3, r3, #1
 8003ea4:	6313      	str	r3, [r2, #48]	; 0x30
 8003ea6:	4b69      	ldr	r3, [pc, #420]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	627b      	str	r3, [r7, #36]	; 0x24
 8003eb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003eb2:	23a0      	movs	r3, #160	; 0xa0
 8003eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003eb6:	2302      	movs	r3, #2
 8003eb8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003eba:	2300      	movs	r3, #0
 8003ebc:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ebe:	2303      	movs	r3, #3
 8003ec0:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ec2:	2305      	movs	r3, #5
 8003ec4:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ec6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003eca:	4619      	mov	r1, r3
 8003ecc:	4860      	ldr	r0, [pc, #384]	; (8004050 <HAL_SPI_MspInit+0x1f8>)
 8003ece:	f000 fef7 	bl	8004cc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8003ed2:	e0b5      	b.n	8004040 <HAL_SPI_MspInit+0x1e8>
  else if(spiHandle->Instance==SPI2)
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a5e      	ldr	r2, [pc, #376]	; (8004054 <HAL_SPI_MspInit+0x1fc>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d12d      	bne.n	8003f3a <HAL_SPI_MspInit+0xe2>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003ede:	2300      	movs	r3, #0
 8003ee0:	623b      	str	r3, [r7, #32]
 8003ee2:	4b5a      	ldr	r3, [pc, #360]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee6:	4a59      	ldr	r2, [pc, #356]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003ee8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003eec:	6413      	str	r3, [r2, #64]	; 0x40
 8003eee:	4b57      	ldr	r3, [pc, #348]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003ef6:	623b      	str	r3, [r7, #32]
 8003ef8:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003efa:	2300      	movs	r3, #0
 8003efc:	61fb      	str	r3, [r7, #28]
 8003efe:	4b53      	ldr	r3, [pc, #332]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f02:	4a52      	ldr	r2, [pc, #328]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003f04:	f043 0302 	orr.w	r3, r3, #2
 8003f08:	6313      	str	r3, [r2, #48]	; 0x30
 8003f0a:	4b50      	ldr	r3, [pc, #320]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f0e:	f003 0302 	and.w	r3, r3, #2
 8003f12:	61fb      	str	r3, [r7, #28]
 8003f14:	69fb      	ldr	r3, [r7, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8003f16:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8003f1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f1c:	2302      	movs	r3, #2
 8003f1e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f20:	2300      	movs	r3, #0
 8003f22:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f24:	2303      	movs	r3, #3
 8003f26:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003f28:	2305      	movs	r3, #5
 8003f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f2c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f30:	4619      	mov	r1, r3
 8003f32:	4849      	ldr	r0, [pc, #292]	; (8004058 <HAL_SPI_MspInit+0x200>)
 8003f34:	f000 fec4 	bl	8004cc0 <HAL_GPIO_Init>
}
 8003f38:	e082      	b.n	8004040 <HAL_SPI_MspInit+0x1e8>
  else if(spiHandle->Instance==SPI3)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a47      	ldr	r2, [pc, #284]	; (800405c <HAL_SPI_MspInit+0x204>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d12d      	bne.n	8003fa0 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003f44:	2300      	movs	r3, #0
 8003f46:	61bb      	str	r3, [r7, #24]
 8003f48:	4b40      	ldr	r3, [pc, #256]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f4c:	4a3f      	ldr	r2, [pc, #252]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003f4e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f52:	6413      	str	r3, [r2, #64]	; 0x40
 8003f54:	4b3d      	ldr	r3, [pc, #244]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f58:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003f5c:	61bb      	str	r3, [r7, #24]
 8003f5e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003f60:	2300      	movs	r3, #0
 8003f62:	617b      	str	r3, [r7, #20]
 8003f64:	4b39      	ldr	r3, [pc, #228]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003f66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f68:	4a38      	ldr	r2, [pc, #224]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003f6a:	f043 0304 	orr.w	r3, r3, #4
 8003f6e:	6313      	str	r3, [r2, #48]	; 0x30
 8003f70:	4b36      	ldr	r3, [pc, #216]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f74:	f003 0304 	and.w	r3, r3, #4
 8003f78:	617b      	str	r3, [r7, #20]
 8003f7a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003f7c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8003f80:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003f82:	2302      	movs	r3, #2
 8003f84:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f86:	2300      	movs	r3, #0
 8003f88:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003f8e:	2306      	movs	r3, #6
 8003f90:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f92:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8003f96:	4619      	mov	r1, r3
 8003f98:	4831      	ldr	r0, [pc, #196]	; (8004060 <HAL_SPI_MspInit+0x208>)
 8003f9a:	f000 fe91 	bl	8004cc0 <HAL_GPIO_Init>
}
 8003f9e:	e04f      	b.n	8004040 <HAL_SPI_MspInit+0x1e8>
  else if(spiHandle->Instance==SPI5)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	4a2f      	ldr	r2, [pc, #188]	; (8004064 <HAL_SPI_MspInit+0x20c>)
 8003fa6:	4293      	cmp	r3, r2
 8003fa8:	d14a      	bne.n	8004040 <HAL_SPI_MspInit+0x1e8>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003faa:	2300      	movs	r3, #0
 8003fac:	613b      	str	r3, [r7, #16]
 8003fae:	4b27      	ldr	r3, [pc, #156]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb2:	4a26      	ldr	r2, [pc, #152]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003fb4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fb8:	6453      	str	r3, [r2, #68]	; 0x44
 8003fba:	4b24      	ldr	r3, [pc, #144]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fbe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fc2:	613b      	str	r3, [r7, #16]
 8003fc4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003fc6:	2300      	movs	r3, #0
 8003fc8:	60fb      	str	r3, [r7, #12]
 8003fca:	4b20      	ldr	r3, [pc, #128]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fce:	4a1f      	ldr	r2, [pc, #124]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003fd0:	f043 0302 	orr.w	r3, r3, #2
 8003fd4:	6313      	str	r3, [r2, #48]	; 0x30
 8003fd6:	4b1d      	ldr	r3, [pc, #116]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	60fb      	str	r3, [r7, #12]
 8003fe0:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003fe2:	2300      	movs	r3, #0
 8003fe4:	60bb      	str	r3, [r7, #8]
 8003fe6:	4b19      	ldr	r3, [pc, #100]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fea:	4a18      	ldr	r2, [pc, #96]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003fec:	f043 0301 	orr.w	r3, r3, #1
 8003ff0:	6313      	str	r3, [r2, #48]	; 0x30
 8003ff2:	4b16      	ldr	r3, [pc, #88]	; (800404c <HAL_SPI_MspInit+0x1f4>)
 8003ff4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ff6:	f003 0301 	and.w	r3, r3, #1
 8003ffa:	60bb      	str	r3, [r7, #8]
 8003ffc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003ffe:	2303      	movs	r3, #3
 8004000:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004002:	2302      	movs	r3, #2
 8004004:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004006:	2300      	movs	r3, #0
 8004008:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800400a:	2303      	movs	r3, #3
 800400c:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 800400e:	2306      	movs	r3, #6
 8004010:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004012:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004016:	4619      	mov	r1, r3
 8004018:	480f      	ldr	r0, [pc, #60]	; (8004058 <HAL_SPI_MspInit+0x200>)
 800401a:	f000 fe51 	bl	8004cc0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 800401e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8004022:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004024:	2302      	movs	r3, #2
 8004026:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004028:	2300      	movs	r3, #0
 800402a:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800402c:	2303      	movs	r3, #3
 800402e:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8004030:	2306      	movs	r3, #6
 8004032:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004034:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8004038:	4619      	mov	r1, r3
 800403a:	4805      	ldr	r0, [pc, #20]	; (8004050 <HAL_SPI_MspInit+0x1f8>)
 800403c:	f000 fe40 	bl	8004cc0 <HAL_GPIO_Init>
}
 8004040:	bf00      	nop
 8004042:	3740      	adds	r7, #64	; 0x40
 8004044:	46bd      	mov	sp, r7
 8004046:	bd80      	pop	{r7, pc}
 8004048:	40013000 	.word	0x40013000
 800404c:	40023800 	.word	0x40023800
 8004050:	40020000 	.word	0x40020000
 8004054:	40003800 	.word	0x40003800
 8004058:	40020400 	.word	0x40020400
 800405c:	40003c00 	.word	0x40003c00
 8004060:	40020800 	.word	0x40020800
 8004064:	40015000 	.word	0x40015000

08004068 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800406e:	2300      	movs	r3, #0
 8004070:	607b      	str	r3, [r7, #4]
 8004072:	4b10      	ldr	r3, [pc, #64]	; (80040b4 <HAL_MspInit+0x4c>)
 8004074:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004076:	4a0f      	ldr	r2, [pc, #60]	; (80040b4 <HAL_MspInit+0x4c>)
 8004078:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800407c:	6453      	str	r3, [r2, #68]	; 0x44
 800407e:	4b0d      	ldr	r3, [pc, #52]	; (80040b4 <HAL_MspInit+0x4c>)
 8004080:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004082:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004086:	607b      	str	r3, [r7, #4]
 8004088:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800408a:	2300      	movs	r3, #0
 800408c:	603b      	str	r3, [r7, #0]
 800408e:	4b09      	ldr	r3, [pc, #36]	; (80040b4 <HAL_MspInit+0x4c>)
 8004090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004092:	4a08      	ldr	r2, [pc, #32]	; (80040b4 <HAL_MspInit+0x4c>)
 8004094:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004098:	6413      	str	r3, [r2, #64]	; 0x40
 800409a:	4b06      	ldr	r3, [pc, #24]	; (80040b4 <HAL_MspInit+0x4c>)
 800409c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80040a2:	603b      	str	r3, [r7, #0]
 80040a4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80040a6:	bf00      	nop
 80040a8:	370c      	adds	r7, #12
 80040aa:	46bd      	mov	sp, r7
 80040ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b0:	4770      	bx	lr
 80040b2:	bf00      	nop
 80040b4:	40023800 	.word	0x40023800

080040b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80040b8:	b480      	push	{r7}
 80040ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80040bc:	e7fe      	b.n	80040bc <NMI_Handler+0x4>

080040be <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80040be:	b480      	push	{r7}
 80040c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80040c2:	e7fe      	b.n	80040c2 <HardFault_Handler+0x4>

080040c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80040c4:	b480      	push	{r7}
 80040c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80040c8:	e7fe      	b.n	80040c8 <MemManage_Handler+0x4>

080040ca <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80040ca:	b480      	push	{r7}
 80040cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80040ce:	e7fe      	b.n	80040ce <BusFault_Handler+0x4>

080040d0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80040d0:	b480      	push	{r7}
 80040d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80040d4:	e7fe      	b.n	80040d4 <UsageFault_Handler+0x4>

080040d6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80040d6:	b480      	push	{r7}
 80040d8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80040da:	bf00      	nop
 80040dc:	46bd      	mov	sp, r7
 80040de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e2:	4770      	bx	lr

080040e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80040e4:	b480      	push	{r7}
 80040e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80040e8:	bf00      	nop
 80040ea:	46bd      	mov	sp, r7
 80040ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f0:	4770      	bx	lr

080040f2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80040f2:	b480      	push	{r7}
 80040f4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80040f6:	bf00      	nop
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr

08004100 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004100:	b580      	push	{r7, lr}
 8004102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004104:	f000 fa38 	bl	8004578 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004108:	bf00      	nop
 800410a:	bd80      	pop	{r7, pc}

0800410c <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8004110:	4802      	ldr	r0, [pc, #8]	; (800411c <TIM1_UP_TIM10_IRQHandler+0x10>)
 8004112:	f002 fb9b 	bl	800684c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8004116:	bf00      	nop
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	20000e44 	.word	0x20000e44

08004120 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

	USART2->SR &= ~USART_SR_RXNE_Msk;
 8004124:	4b06      	ldr	r3, [pc, #24]	; (8004140 <USART2_IRQHandler+0x20>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	4a05      	ldr	r2, [pc, #20]	; (8004140 <USART2_IRQHandler+0x20>)
 800412a:	f023 0320 	bic.w	r3, r3, #32
 800412e:	6013      	str	r3, [r2, #0]
	Uart_WriteBuffer(USART2->DR);
 8004130:	4b03      	ldr	r3, [pc, #12]	; (8004140 <USART2_IRQHandler+0x20>)
 8004132:	685b      	ldr	r3, [r3, #4]
 8004134:	b2db      	uxtb	r3, r3
 8004136:	4618      	mov	r0, r3
 8004138:	f7ff fb14 	bl	8003764 <Uart_WriteBuffer>

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800413c:	bf00      	nop
 800413e:	bd80      	pop	{r7, pc}
 8004140:	40004400 	.word	0x40004400

08004144 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004144:	b480      	push	{r7}
 8004146:	af00      	add	r7, sp, #0
  return 1;
 8004148:	2301      	movs	r3, #1
}
 800414a:	4618      	mov	r0, r3
 800414c:	46bd      	mov	sp, r7
 800414e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004152:	4770      	bx	lr

08004154 <_kill>:

int _kill(int pid, int sig)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800415e:	f004 fa99 	bl	8008694 <__errno>
 8004162:	4603      	mov	r3, r0
 8004164:	2216      	movs	r2, #22
 8004166:	601a      	str	r2, [r3, #0]
  return -1;
 8004168:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800416c:	4618      	mov	r0, r3
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <_exit>:

void _exit (int status)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800417c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f7ff ffe7 	bl	8004154 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004186:	e7fe      	b.n	8004186 <_exit+0x12>

08004188 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b086      	sub	sp, #24
 800418c:	af00      	add	r7, sp, #0
 800418e:	60f8      	str	r0, [r7, #12]
 8004190:	60b9      	str	r1, [r7, #8]
 8004192:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004194:	2300      	movs	r3, #0
 8004196:	617b      	str	r3, [r7, #20]
 8004198:	e00a      	b.n	80041b0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800419a:	f3af 8000 	nop.w
 800419e:	4601      	mov	r1, r0
 80041a0:	68bb      	ldr	r3, [r7, #8]
 80041a2:	1c5a      	adds	r2, r3, #1
 80041a4:	60ba      	str	r2, [r7, #8]
 80041a6:	b2ca      	uxtb	r2, r1
 80041a8:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	3301      	adds	r3, #1
 80041ae:	617b      	str	r3, [r7, #20]
 80041b0:	697a      	ldr	r2, [r7, #20]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	dbf0      	blt.n	800419a <_read+0x12>
  }

  return len;
 80041b8:	687b      	ldr	r3, [r7, #4]
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}

080041c2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b086      	sub	sp, #24
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	60f8      	str	r0, [r7, #12]
 80041ca:	60b9      	str	r1, [r7, #8]
 80041cc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041ce:	2300      	movs	r3, #0
 80041d0:	617b      	str	r3, [r7, #20]
 80041d2:	e009      	b.n	80041e8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	1c5a      	adds	r2, r3, #1
 80041d8:	60ba      	str	r2, [r7, #8]
 80041da:	781b      	ldrb	r3, [r3, #0]
 80041dc:	4618      	mov	r0, r3
 80041de:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041e2:	697b      	ldr	r3, [r7, #20]
 80041e4:	3301      	adds	r3, #1
 80041e6:	617b      	str	r3, [r7, #20]
 80041e8:	697a      	ldr	r2, [r7, #20]
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	dbf1      	blt.n	80041d4 <_write+0x12>
  }
  return len;
 80041f0:	687b      	ldr	r3, [r7, #4]
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	3718      	adds	r7, #24
 80041f6:	46bd      	mov	sp, r7
 80041f8:	bd80      	pop	{r7, pc}

080041fa <_close>:

int _close(int file)
{
 80041fa:	b480      	push	{r7}
 80041fc:	b083      	sub	sp, #12
 80041fe:	af00      	add	r7, sp, #0
 8004200:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004202:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004206:	4618      	mov	r0, r3
 8004208:	370c      	adds	r7, #12
 800420a:	46bd      	mov	sp, r7
 800420c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004210:	4770      	bx	lr

08004212 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004212:	b480      	push	{r7}
 8004214:	b083      	sub	sp, #12
 8004216:	af00      	add	r7, sp, #0
 8004218:	6078      	str	r0, [r7, #4]
 800421a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800421c:	683b      	ldr	r3, [r7, #0]
 800421e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004222:	605a      	str	r2, [r3, #4]
  return 0;
 8004224:	2300      	movs	r3, #0
}
 8004226:	4618      	mov	r0, r3
 8004228:	370c      	adds	r7, #12
 800422a:	46bd      	mov	sp, r7
 800422c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004230:	4770      	bx	lr

08004232 <_isatty>:

int _isatty(int file)
{
 8004232:	b480      	push	{r7}
 8004234:	b083      	sub	sp, #12
 8004236:	af00      	add	r7, sp, #0
 8004238:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800423a:	2301      	movs	r3, #1
}
 800423c:	4618      	mov	r0, r3
 800423e:	370c      	adds	r7, #12
 8004240:	46bd      	mov	sp, r7
 8004242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004246:	4770      	bx	lr

08004248 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004248:	b480      	push	{r7}
 800424a:	b085      	sub	sp, #20
 800424c:	af00      	add	r7, sp, #0
 800424e:	60f8      	str	r0, [r7, #12]
 8004250:	60b9      	str	r1, [r7, #8]
 8004252:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	3714      	adds	r7, #20
 800425a:	46bd      	mov	sp, r7
 800425c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004260:	4770      	bx	lr
	...

08004264 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b086      	sub	sp, #24
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800426c:	4a14      	ldr	r2, [pc, #80]	; (80042c0 <_sbrk+0x5c>)
 800426e:	4b15      	ldr	r3, [pc, #84]	; (80042c4 <_sbrk+0x60>)
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004278:	4b13      	ldr	r3, [pc, #76]	; (80042c8 <_sbrk+0x64>)
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d102      	bne.n	8004286 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004280:	4b11      	ldr	r3, [pc, #68]	; (80042c8 <_sbrk+0x64>)
 8004282:	4a12      	ldr	r2, [pc, #72]	; (80042cc <_sbrk+0x68>)
 8004284:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004286:	4b10      	ldr	r3, [pc, #64]	; (80042c8 <_sbrk+0x64>)
 8004288:	681a      	ldr	r2, [r3, #0]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	4413      	add	r3, r2
 800428e:	693a      	ldr	r2, [r7, #16]
 8004290:	429a      	cmp	r2, r3
 8004292:	d207      	bcs.n	80042a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004294:	f004 f9fe 	bl	8008694 <__errno>
 8004298:	4603      	mov	r3, r0
 800429a:	220c      	movs	r2, #12
 800429c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800429e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80042a2:	e009      	b.n	80042b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042a4:	4b08      	ldr	r3, [pc, #32]	; (80042c8 <_sbrk+0x64>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042aa:	4b07      	ldr	r3, [pc, #28]	; (80042c8 <_sbrk+0x64>)
 80042ac:	681a      	ldr	r2, [r3, #0]
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	4413      	add	r3, r2
 80042b2:	4a05      	ldr	r2, [pc, #20]	; (80042c8 <_sbrk+0x64>)
 80042b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80042b6:	68fb      	ldr	r3, [r7, #12]
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3718      	adds	r7, #24
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}
 80042c0:	20020000 	.word	0x20020000
 80042c4:	00000400 	.word	0x00000400
 80042c8:	20000e40 	.word	0x20000e40
 80042cc:	20000f08 	.word	0x20000f08

080042d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80042d4:	4b06      	ldr	r3, [pc, #24]	; (80042f0 <SystemInit+0x20>)
 80042d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80042da:	4a05      	ldr	r2, [pc, #20]	; (80042f0 <SystemInit+0x20>)
 80042dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80042e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80042e4:	bf00      	nop
 80042e6:	46bd      	mov	sp, r7
 80042e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ec:	4770      	bx	lr
 80042ee:	bf00      	nop
 80042f0:	e000ed00 	.word	0xe000ed00

080042f4 <MX_TIM10_Init>:

TIM_HandleTypeDef htim10;

/* TIM10 init function */
void MX_TIM10_Init(void)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 80042f8:	4b0e      	ldr	r3, [pc, #56]	; (8004334 <MX_TIM10_Init+0x40>)
 80042fa:	4a0f      	ldr	r2, [pc, #60]	; (8004338 <MX_TIM10_Init+0x44>)
 80042fc:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 99;
 80042fe:	4b0d      	ldr	r3, [pc, #52]	; (8004334 <MX_TIM10_Init+0x40>)
 8004300:	2263      	movs	r2, #99	; 0x63
 8004302:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004304:	4b0b      	ldr	r3, [pc, #44]	; (8004334 <MX_TIM10_Init+0x40>)
 8004306:	2200      	movs	r2, #0
 8004308:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 17999;
 800430a:	4b0a      	ldr	r3, [pc, #40]	; (8004334 <MX_TIM10_Init+0x40>)
 800430c:	f244 624f 	movw	r2, #17999	; 0x464f
 8004310:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004312:	4b08      	ldr	r3, [pc, #32]	; (8004334 <MX_TIM10_Init+0x40>)
 8004314:	2200      	movs	r2, #0
 8004316:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004318:	4b06      	ldr	r3, [pc, #24]	; (8004334 <MX_TIM10_Init+0x40>)
 800431a:	2200      	movs	r2, #0
 800431c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 800431e:	4805      	ldr	r0, [pc, #20]	; (8004334 <MX_TIM10_Init+0x40>)
 8004320:	f002 f9e2 	bl	80066e8 <HAL_TIM_Base_Init>
 8004324:	4603      	mov	r3, r0
 8004326:	2b00      	cmp	r3, #0
 8004328:	d001      	beq.n	800432e <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 800432a:	f7ff fcb3 	bl	8003c94 <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800432e:	bf00      	nop
 8004330:	bd80      	pop	{r7, pc}
 8004332:	bf00      	nop
 8004334:	20000e44 	.word	0x20000e44
 8004338:	40014400 	.word	0x40014400

0800433c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b084      	sub	sp, #16
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM10)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	4a0e      	ldr	r2, [pc, #56]	; (8004384 <HAL_TIM_Base_MspInit+0x48>)
 800434a:	4293      	cmp	r3, r2
 800434c:	d115      	bne.n	800437a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM10_MspInit 0 */

  /* USER CODE END TIM10_MspInit 0 */
    /* TIM10 clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 800434e:	2300      	movs	r3, #0
 8004350:	60fb      	str	r3, [r7, #12]
 8004352:	4b0d      	ldr	r3, [pc, #52]	; (8004388 <HAL_TIM_Base_MspInit+0x4c>)
 8004354:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004356:	4a0c      	ldr	r2, [pc, #48]	; (8004388 <HAL_TIM_Base_MspInit+0x4c>)
 8004358:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800435c:	6453      	str	r3, [r2, #68]	; 0x44
 800435e:	4b0a      	ldr	r3, [pc, #40]	; (8004388 <HAL_TIM_Base_MspInit+0x4c>)
 8004360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004366:	60fb      	str	r3, [r7, #12]
 8004368:	68fb      	ldr	r3, [r7, #12]

    /* TIM10 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800436a:	2200      	movs	r2, #0
 800436c:	2100      	movs	r1, #0
 800436e:	2019      	movs	r0, #25
 8004370:	f000 fc6f 	bl	8004c52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8004374:	2019      	movs	r0, #25
 8004376:	f000 fc88 	bl	8004c8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM10_MspInit 1 */

  /* USER CODE END TIM10_MspInit 1 */
  }
}
 800437a:	bf00      	nop
 800437c:	3710      	adds	r7, #16
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	40014400 	.word	0x40014400
 8004388:	40023800 	.word	0x40023800

0800438c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8004390:	4b11      	ldr	r3, [pc, #68]	; (80043d8 <MX_USART2_UART_Init+0x4c>)
 8004392:	4a12      	ldr	r2, [pc, #72]	; (80043dc <MX_USART2_UART_Init+0x50>)
 8004394:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004396:	4b10      	ldr	r3, [pc, #64]	; (80043d8 <MX_USART2_UART_Init+0x4c>)
 8004398:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800439c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800439e:	4b0e      	ldr	r3, [pc, #56]	; (80043d8 <MX_USART2_UART_Init+0x4c>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80043a4:	4b0c      	ldr	r3, [pc, #48]	; (80043d8 <MX_USART2_UART_Init+0x4c>)
 80043a6:	2200      	movs	r2, #0
 80043a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80043aa:	4b0b      	ldr	r3, [pc, #44]	; (80043d8 <MX_USART2_UART_Init+0x4c>)
 80043ac:	2200      	movs	r2, #0
 80043ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80043b0:	4b09      	ldr	r3, [pc, #36]	; (80043d8 <MX_USART2_UART_Init+0x4c>)
 80043b2:	220c      	movs	r2, #12
 80043b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80043b6:	4b08      	ldr	r3, [pc, #32]	; (80043d8 <MX_USART2_UART_Init+0x4c>)
 80043b8:	2200      	movs	r2, #0
 80043ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80043bc:	4b06      	ldr	r3, [pc, #24]	; (80043d8 <MX_USART2_UART_Init+0x4c>)
 80043be:	2200      	movs	r2, #0
 80043c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80043c2:	4805      	ldr	r0, [pc, #20]	; (80043d8 <MX_USART2_UART_Init+0x4c>)
 80043c4:	f002 fc06 	bl	8006bd4 <HAL_UART_Init>
 80043c8:	4603      	mov	r3, r0
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d001      	beq.n	80043d2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80043ce:	f7ff fc61 	bl	8003c94 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80043d2:	bf00      	nop
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	20000e8c 	.word	0x20000e8c
 80043dc:	40004400 	.word	0x40004400

080043e0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b08a      	sub	sp, #40	; 0x28
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80043e8:	f107 0314 	add.w	r3, r7, #20
 80043ec:	2200      	movs	r2, #0
 80043ee:	601a      	str	r2, [r3, #0]
 80043f0:	605a      	str	r2, [r3, #4]
 80043f2:	609a      	str	r2, [r3, #8]
 80043f4:	60da      	str	r2, [r3, #12]
 80043f6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a1d      	ldr	r2, [pc, #116]	; (8004474 <HAL_UART_MspInit+0x94>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	d133      	bne.n	800446a <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004402:	2300      	movs	r3, #0
 8004404:	613b      	str	r3, [r7, #16]
 8004406:	4b1c      	ldr	r3, [pc, #112]	; (8004478 <HAL_UART_MspInit+0x98>)
 8004408:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800440a:	4a1b      	ldr	r2, [pc, #108]	; (8004478 <HAL_UART_MspInit+0x98>)
 800440c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004410:	6413      	str	r3, [r2, #64]	; 0x40
 8004412:	4b19      	ldr	r3, [pc, #100]	; (8004478 <HAL_UART_MspInit+0x98>)
 8004414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800441a:	613b      	str	r3, [r7, #16]
 800441c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800441e:	2300      	movs	r3, #0
 8004420:	60fb      	str	r3, [r7, #12]
 8004422:	4b15      	ldr	r3, [pc, #84]	; (8004478 <HAL_UART_MspInit+0x98>)
 8004424:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004426:	4a14      	ldr	r2, [pc, #80]	; (8004478 <HAL_UART_MspInit+0x98>)
 8004428:	f043 0301 	orr.w	r3, r3, #1
 800442c:	6313      	str	r3, [r2, #48]	; 0x30
 800442e:	4b12      	ldr	r3, [pc, #72]	; (8004478 <HAL_UART_MspInit+0x98>)
 8004430:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	60fb      	str	r3, [r7, #12]
 8004438:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800443a:	230c      	movs	r3, #12
 800443c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800443e:	2302      	movs	r3, #2
 8004440:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004442:	2300      	movs	r3, #0
 8004444:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004446:	2303      	movs	r3, #3
 8004448:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800444a:	2307      	movs	r3, #7
 800444c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800444e:	f107 0314 	add.w	r3, r7, #20
 8004452:	4619      	mov	r1, r3
 8004454:	4809      	ldr	r0, [pc, #36]	; (800447c <HAL_UART_MspInit+0x9c>)
 8004456:	f000 fc33 	bl	8004cc0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800445a:	2200      	movs	r2, #0
 800445c:	2100      	movs	r1, #0
 800445e:	2026      	movs	r0, #38	; 0x26
 8004460:	f000 fbf7 	bl	8004c52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004464:	2026      	movs	r0, #38	; 0x26
 8004466:	f000 fc10 	bl	8004c8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800446a:	bf00      	nop
 800446c:	3728      	adds	r7, #40	; 0x28
 800446e:	46bd      	mov	sp, r7
 8004470:	bd80      	pop	{r7, pc}
 8004472:	bf00      	nop
 8004474:	40004400 	.word	0x40004400
 8004478:	40023800 	.word	0x40023800
 800447c:	40020000 	.word	0x40020000

08004480 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004480:	f8df d034 	ldr.w	sp, [pc, #52]	; 80044b8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004484:	480d      	ldr	r0, [pc, #52]	; (80044bc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004486:	490e      	ldr	r1, [pc, #56]	; (80044c0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004488:	4a0e      	ldr	r2, [pc, #56]	; (80044c4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800448a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800448c:	e002      	b.n	8004494 <LoopCopyDataInit>

0800448e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800448e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004492:	3304      	adds	r3, #4

08004494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004498:	d3f9      	bcc.n	800448e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800449a:	4a0b      	ldr	r2, [pc, #44]	; (80044c8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800449c:	4c0b      	ldr	r4, [pc, #44]	; (80044cc <LoopFillZerobss+0x26>)
  movs r3, #0
 800449e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80044a0:	e001      	b.n	80044a6 <LoopFillZerobss>

080044a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80044a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80044a4:	3204      	adds	r2, #4

080044a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80044a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80044a8:	d3fb      	bcc.n	80044a2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80044aa:	f7ff ff11 	bl	80042d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80044ae:	f004 f8f7 	bl	80086a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80044b2:	f7ff fb6b 	bl	8003b8c <main>
  bx  lr    
 80044b6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80044b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80044bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80044c0:	20000284 	.word	0x20000284
  ldr r2, =_sidata
 80044c4:	0800d930 	.word	0x0800d930
  ldr r2, =_sbss
 80044c8:	20000284 	.word	0x20000284
  ldr r4, =_ebss
 80044cc:	20000f08 	.word	0x20000f08

080044d0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80044d0:	e7fe      	b.n	80044d0 <ADC_IRQHandler>
	...

080044d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80044d8:	4b0e      	ldr	r3, [pc, #56]	; (8004514 <HAL_Init+0x40>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	4a0d      	ldr	r2, [pc, #52]	; (8004514 <HAL_Init+0x40>)
 80044de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80044e4:	4b0b      	ldr	r3, [pc, #44]	; (8004514 <HAL_Init+0x40>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	4a0a      	ldr	r2, [pc, #40]	; (8004514 <HAL_Init+0x40>)
 80044ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80044ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80044f0:	4b08      	ldr	r3, [pc, #32]	; (8004514 <HAL_Init+0x40>)
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	4a07      	ldr	r2, [pc, #28]	; (8004514 <HAL_Init+0x40>)
 80044f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044fc:	2003      	movs	r0, #3
 80044fe:	f000 fb9d 	bl	8004c3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004502:	200f      	movs	r0, #15
 8004504:	f000 f808 	bl	8004518 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004508:	f7ff fdae 	bl	8004068 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800450c:	2300      	movs	r3, #0
}
 800450e:	4618      	mov	r0, r3
 8004510:	bd80      	pop	{r7, pc}
 8004512:	bf00      	nop
 8004514:	40023c00 	.word	0x40023c00

08004518 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004518:	b580      	push	{r7, lr}
 800451a:	b082      	sub	sp, #8
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004520:	4b12      	ldr	r3, [pc, #72]	; (800456c <HAL_InitTick+0x54>)
 8004522:	681a      	ldr	r2, [r3, #0]
 8004524:	4b12      	ldr	r3, [pc, #72]	; (8004570 <HAL_InitTick+0x58>)
 8004526:	781b      	ldrb	r3, [r3, #0]
 8004528:	4619      	mov	r1, r3
 800452a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800452e:	fbb3 f3f1 	udiv	r3, r3, r1
 8004532:	fbb2 f3f3 	udiv	r3, r2, r3
 8004536:	4618      	mov	r0, r3
 8004538:	f000 fbb5 	bl	8004ca6 <HAL_SYSTICK_Config>
 800453c:	4603      	mov	r3, r0
 800453e:	2b00      	cmp	r3, #0
 8004540:	d001      	beq.n	8004546 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004542:	2301      	movs	r3, #1
 8004544:	e00e      	b.n	8004564 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	2b0f      	cmp	r3, #15
 800454a:	d80a      	bhi.n	8004562 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800454c:	2200      	movs	r2, #0
 800454e:	6879      	ldr	r1, [r7, #4]
 8004550:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004554:	f000 fb7d 	bl	8004c52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004558:	4a06      	ldr	r2, [pc, #24]	; (8004574 <HAL_InitTick+0x5c>)
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800455e:	2300      	movs	r3, #0
 8004560:	e000      	b.n	8004564 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
}
 8004564:	4618      	mov	r0, r3
 8004566:	3708      	adds	r7, #8
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	20000078 	.word	0x20000078
 8004570:	20000080 	.word	0x20000080
 8004574:	2000007c 	.word	0x2000007c

08004578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004578:	b480      	push	{r7}
 800457a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800457c:	4b06      	ldr	r3, [pc, #24]	; (8004598 <HAL_IncTick+0x20>)
 800457e:	781b      	ldrb	r3, [r3, #0]
 8004580:	461a      	mov	r2, r3
 8004582:	4b06      	ldr	r3, [pc, #24]	; (800459c <HAL_IncTick+0x24>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4413      	add	r3, r2
 8004588:	4a04      	ldr	r2, [pc, #16]	; (800459c <HAL_IncTick+0x24>)
 800458a:	6013      	str	r3, [r2, #0]
}
 800458c:	bf00      	nop
 800458e:	46bd      	mov	sp, r7
 8004590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004594:	4770      	bx	lr
 8004596:	bf00      	nop
 8004598:	20000080 	.word	0x20000080
 800459c:	20000ed0 	.word	0x20000ed0

080045a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80045a0:	b480      	push	{r7}
 80045a2:	af00      	add	r7, sp, #0
  return uwTick;
 80045a4:	4b03      	ldr	r3, [pc, #12]	; (80045b4 <HAL_GetTick+0x14>)
 80045a6:	681b      	ldr	r3, [r3, #0]
}
 80045a8:	4618      	mov	r0, r3
 80045aa:	46bd      	mov	sp, r7
 80045ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b0:	4770      	bx	lr
 80045b2:	bf00      	nop
 80045b4:	20000ed0 	.word	0x20000ed0

080045b8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80045c0:	2300      	movs	r3, #0
 80045c2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e033      	b.n	8004636 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d109      	bne.n	80045ea <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f7ff f984 	bl	80038e4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2200      	movs	r2, #0
 80045e0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2200      	movs	r2, #0
 80045e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ee:	f003 0310 	and.w	r3, r3, #16
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d118      	bne.n	8004628 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045fa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80045fe:	f023 0302 	bic.w	r3, r3, #2
 8004602:	f043 0202 	orr.w	r2, r3, #2
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800460a:	6878      	ldr	r0, [r7, #4]
 800460c:	f000 f94a 	bl	80048a4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2200      	movs	r2, #0
 8004614:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800461a:	f023 0303 	bic.w	r3, r3, #3
 800461e:	f043 0201 	orr.w	r2, r3, #1
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	641a      	str	r2, [r3, #64]	; 0x40
 8004626:	e001      	b.n	800462c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2200      	movs	r2, #0
 8004630:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004634:	7bfb      	ldrb	r3, [r7, #15]
}
 8004636:	4618      	mov	r0, r3
 8004638:	3710      	adds	r7, #16
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
	...

08004640 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8004640:	b480      	push	{r7}
 8004642:	b085      	sub	sp, #20
 8004644:	af00      	add	r7, sp, #0
 8004646:	6078      	str	r0, [r7, #4]
 8004648:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800464a:	2300      	movs	r3, #0
 800464c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004654:	2b01      	cmp	r3, #1
 8004656:	d101      	bne.n	800465c <HAL_ADC_ConfigChannel+0x1c>
 8004658:	2302      	movs	r3, #2
 800465a:	e113      	b.n	8004884 <HAL_ADC_ConfigChannel+0x244>
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2201      	movs	r2, #1
 8004660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	2b09      	cmp	r3, #9
 800466a:	d925      	bls.n	80046b8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	68d9      	ldr	r1, [r3, #12]
 8004672:	683b      	ldr	r3, [r7, #0]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	b29b      	uxth	r3, r3
 8004678:	461a      	mov	r2, r3
 800467a:	4613      	mov	r3, r2
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	4413      	add	r3, r2
 8004680:	3b1e      	subs	r3, #30
 8004682:	2207      	movs	r2, #7
 8004684:	fa02 f303 	lsl.w	r3, r2, r3
 8004688:	43da      	mvns	r2, r3
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	400a      	ands	r2, r1
 8004690:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	68d9      	ldr	r1, [r3, #12]
 8004698:	683b      	ldr	r3, [r7, #0]
 800469a:	689a      	ldr	r2, [r3, #8]
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	b29b      	uxth	r3, r3
 80046a2:	4618      	mov	r0, r3
 80046a4:	4603      	mov	r3, r0
 80046a6:	005b      	lsls	r3, r3, #1
 80046a8:	4403      	add	r3, r0
 80046aa:	3b1e      	subs	r3, #30
 80046ac:	409a      	lsls	r2, r3
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	430a      	orrs	r2, r1
 80046b4:	60da      	str	r2, [r3, #12]
 80046b6:	e022      	b.n	80046fe <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	6919      	ldr	r1, [r3, #16]
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	b29b      	uxth	r3, r3
 80046c4:	461a      	mov	r2, r3
 80046c6:	4613      	mov	r3, r2
 80046c8:	005b      	lsls	r3, r3, #1
 80046ca:	4413      	add	r3, r2
 80046cc:	2207      	movs	r2, #7
 80046ce:	fa02 f303 	lsl.w	r3, r2, r3
 80046d2:	43da      	mvns	r2, r3
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	400a      	ands	r2, r1
 80046da:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	6919      	ldr	r1, [r3, #16]
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	689a      	ldr	r2, [r3, #8]
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	b29b      	uxth	r3, r3
 80046ec:	4618      	mov	r0, r3
 80046ee:	4603      	mov	r3, r0
 80046f0:	005b      	lsls	r3, r3, #1
 80046f2:	4403      	add	r3, r0
 80046f4:	409a      	lsls	r2, r3
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	430a      	orrs	r2, r1
 80046fc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	2b06      	cmp	r3, #6
 8004704:	d824      	bhi.n	8004750 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800470c:	683b      	ldr	r3, [r7, #0]
 800470e:	685a      	ldr	r2, [r3, #4]
 8004710:	4613      	mov	r3, r2
 8004712:	009b      	lsls	r3, r3, #2
 8004714:	4413      	add	r3, r2
 8004716:	3b05      	subs	r3, #5
 8004718:	221f      	movs	r2, #31
 800471a:	fa02 f303 	lsl.w	r3, r2, r3
 800471e:	43da      	mvns	r2, r3
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	400a      	ands	r2, r1
 8004726:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	b29b      	uxth	r3, r3
 8004734:	4618      	mov	r0, r3
 8004736:	683b      	ldr	r3, [r7, #0]
 8004738:	685a      	ldr	r2, [r3, #4]
 800473a:	4613      	mov	r3, r2
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	4413      	add	r3, r2
 8004740:	3b05      	subs	r3, #5
 8004742:	fa00 f203 	lsl.w	r2, r0, r3
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	430a      	orrs	r2, r1
 800474c:	635a      	str	r2, [r3, #52]	; 0x34
 800474e:	e04c      	b.n	80047ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	685b      	ldr	r3, [r3, #4]
 8004754:	2b0c      	cmp	r3, #12
 8004756:	d824      	bhi.n	80047a2 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	685a      	ldr	r2, [r3, #4]
 8004762:	4613      	mov	r3, r2
 8004764:	009b      	lsls	r3, r3, #2
 8004766:	4413      	add	r3, r2
 8004768:	3b23      	subs	r3, #35	; 0x23
 800476a:	221f      	movs	r2, #31
 800476c:	fa02 f303 	lsl.w	r3, r2, r3
 8004770:	43da      	mvns	r2, r3
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	400a      	ands	r2, r1
 8004778:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	b29b      	uxth	r3, r3
 8004786:	4618      	mov	r0, r3
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	685a      	ldr	r2, [r3, #4]
 800478c:	4613      	mov	r3, r2
 800478e:	009b      	lsls	r3, r3, #2
 8004790:	4413      	add	r3, r2
 8004792:	3b23      	subs	r3, #35	; 0x23
 8004794:	fa00 f203 	lsl.w	r2, r0, r3
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	430a      	orrs	r2, r1
 800479e:	631a      	str	r2, [r3, #48]	; 0x30
 80047a0:	e023      	b.n	80047ea <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80047a8:	683b      	ldr	r3, [r7, #0]
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	4613      	mov	r3, r2
 80047ae:	009b      	lsls	r3, r3, #2
 80047b0:	4413      	add	r3, r2
 80047b2:	3b41      	subs	r3, #65	; 0x41
 80047b4:	221f      	movs	r2, #31
 80047b6:	fa02 f303 	lsl.w	r3, r2, r3
 80047ba:	43da      	mvns	r2, r3
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	400a      	ands	r2, r1
 80047c2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	b29b      	uxth	r3, r3
 80047d0:	4618      	mov	r0, r3
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	685a      	ldr	r2, [r3, #4]
 80047d6:	4613      	mov	r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	4413      	add	r3, r2
 80047dc:	3b41      	subs	r3, #65	; 0x41
 80047de:	fa00 f203 	lsl.w	r2, r0, r3
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	430a      	orrs	r2, r1
 80047e8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80047ea:	4b29      	ldr	r3, [pc, #164]	; (8004890 <HAL_ADC_ConfigChannel+0x250>)
 80047ec:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	4a28      	ldr	r2, [pc, #160]	; (8004894 <HAL_ADC_ConfigChannel+0x254>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d10f      	bne.n	8004818 <HAL_ADC_ConfigChannel+0x1d8>
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2b12      	cmp	r3, #18
 80047fe:	d10b      	bne.n	8004818 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	685b      	ldr	r3, [r3, #4]
 8004810:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a1d      	ldr	r2, [pc, #116]	; (8004894 <HAL_ADC_ConfigChannel+0x254>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d12b      	bne.n	800487a <HAL_ADC_ConfigChannel+0x23a>
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4a1c      	ldr	r2, [pc, #112]	; (8004898 <HAL_ADC_ConfigChannel+0x258>)
 8004828:	4293      	cmp	r3, r2
 800482a:	d003      	beq.n	8004834 <HAL_ADC_ConfigChannel+0x1f4>
 800482c:	683b      	ldr	r3, [r7, #0]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	2b11      	cmp	r3, #17
 8004832:	d122      	bne.n	800487a <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	685b      	ldr	r3, [r3, #4]
 8004838:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	4a11      	ldr	r2, [pc, #68]	; (8004898 <HAL_ADC_ConfigChannel+0x258>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d111      	bne.n	800487a <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8004856:	4b11      	ldr	r3, [pc, #68]	; (800489c <HAL_ADC_ConfigChannel+0x25c>)
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4a11      	ldr	r2, [pc, #68]	; (80048a0 <HAL_ADC_ConfigChannel+0x260>)
 800485c:	fba2 2303 	umull	r2, r3, r2, r3
 8004860:	0c9a      	lsrs	r2, r3, #18
 8004862:	4613      	mov	r3, r2
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	4413      	add	r3, r2
 8004868:	005b      	lsls	r3, r3, #1
 800486a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800486c:	e002      	b.n	8004874 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800486e:	68bb      	ldr	r3, [r7, #8]
 8004870:	3b01      	subs	r3, #1
 8004872:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8004874:	68bb      	ldr	r3, [r7, #8]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d1f9      	bne.n	800486e <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2200      	movs	r2, #0
 800487e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8004882:	2300      	movs	r3, #0
}
 8004884:	4618      	mov	r0, r3
 8004886:	3714      	adds	r7, #20
 8004888:	46bd      	mov	sp, r7
 800488a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800488e:	4770      	bx	lr
 8004890:	40012300 	.word	0x40012300
 8004894:	40012000 	.word	0x40012000
 8004898:	10000012 	.word	0x10000012
 800489c:	20000078 	.word	0x20000078
 80048a0:	431bde83 	.word	0x431bde83

080048a4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b085      	sub	sp, #20
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80048ac:	4b79      	ldr	r3, [pc, #484]	; (8004a94 <ADC_Init+0x1f0>)
 80048ae:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	685b      	ldr	r3, [r3, #4]
 80048b4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	685a      	ldr	r2, [r3, #4]
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	431a      	orrs	r2, r3
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	685a      	ldr	r2, [r3, #4]
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80048d8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	6859      	ldr	r1, [r3, #4]
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	691b      	ldr	r3, [r3, #16]
 80048e4:	021a      	lsls	r2, r3, #8
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	430a      	orrs	r2, r1
 80048ec:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	685a      	ldr	r2, [r3, #4]
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80048fc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	6859      	ldr	r1, [r3, #4]
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	689a      	ldr	r2, [r3, #8]
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	430a      	orrs	r2, r1
 800490e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	689a      	ldr	r2, [r3, #8]
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800491e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	6899      	ldr	r1, [r3, #8]
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	68da      	ldr	r2, [r3, #12]
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	430a      	orrs	r2, r1
 8004930:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004936:	4a58      	ldr	r2, [pc, #352]	; (8004a98 <ADC_Init+0x1f4>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d022      	beq.n	8004982 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689a      	ldr	r2, [r3, #8]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800494a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	6899      	ldr	r1, [r3, #8]
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	430a      	orrs	r2, r1
 800495c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	689a      	ldr	r2, [r3, #8]
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800496c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	6899      	ldr	r1, [r3, #8]
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	430a      	orrs	r2, r1
 800497e:	609a      	str	r2, [r3, #8]
 8004980:	e00f      	b.n	80049a2 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	689a      	ldr	r2, [r3, #8]
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004990:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	689a      	ldr	r2, [r3, #8]
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80049a0:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	689a      	ldr	r2, [r3, #8]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 0202 	bic.w	r2, r2, #2
 80049b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	6899      	ldr	r1, [r3, #8]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	7e1b      	ldrb	r3, [r3, #24]
 80049bc:	005a      	lsls	r2, r3, #1
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	430a      	orrs	r2, r1
 80049c4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d01b      	beq.n	8004a08 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	685a      	ldr	r2, [r3, #4]
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80049de:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	685a      	ldr	r2, [r3, #4]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80049ee:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	6859      	ldr	r1, [r3, #4]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049fa:	3b01      	subs	r3, #1
 80049fc:	035a      	lsls	r2, r3, #13
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	430a      	orrs	r2, r1
 8004a04:	605a      	str	r2, [r3, #4]
 8004a06:	e007      	b.n	8004a18 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	685a      	ldr	r2, [r3, #4]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a16:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8004a26:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	69db      	ldr	r3, [r3, #28]
 8004a32:	3b01      	subs	r3, #1
 8004a34:	051a      	lsls	r2, r3, #20
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	430a      	orrs	r2, r1
 8004a3c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	689a      	ldr	r2, [r3, #8]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004a4c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	6899      	ldr	r1, [r3, #8]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004a5a:	025a      	lsls	r2, r3, #9
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	430a      	orrs	r2, r1
 8004a62:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	689a      	ldr	r2, [r3, #8]
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a72:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	6899      	ldr	r1, [r3, #8]
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	695b      	ldr	r3, [r3, #20]
 8004a7e:	029a      	lsls	r2, r3, #10
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	430a      	orrs	r2, r1
 8004a86:	609a      	str	r2, [r3, #8]
}
 8004a88:	bf00      	nop
 8004a8a:	3714      	adds	r7, #20
 8004a8c:	46bd      	mov	sp, r7
 8004a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a92:	4770      	bx	lr
 8004a94:	40012300 	.word	0x40012300
 8004a98:	0f000001 	.word	0x0f000001

08004a9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b085      	sub	sp, #20
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	f003 0307 	and.w	r3, r3, #7
 8004aaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004aac:	4b0c      	ldr	r3, [pc, #48]	; (8004ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004ab2:	68ba      	ldr	r2, [r7, #8]
 8004ab4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004ab8:	4013      	ands	r3, r2
 8004aba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004ac0:	68bb      	ldr	r3, [r7, #8]
 8004ac2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ac4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004ac8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004ace:	4a04      	ldr	r2, [pc, #16]	; (8004ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	60d3      	str	r3, [r2, #12]
}
 8004ad4:	bf00      	nop
 8004ad6:	3714      	adds	r7, #20
 8004ad8:	46bd      	mov	sp, r7
 8004ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ade:	4770      	bx	lr
 8004ae0:	e000ed00 	.word	0xe000ed00

08004ae4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004ae8:	4b04      	ldr	r3, [pc, #16]	; (8004afc <__NVIC_GetPriorityGrouping+0x18>)
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	0a1b      	lsrs	r3, r3, #8
 8004aee:	f003 0307 	and.w	r3, r3, #7
}
 8004af2:	4618      	mov	r0, r3
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr
 8004afc:	e000ed00 	.word	0xe000ed00

08004b00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b083      	sub	sp, #12
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	4603      	mov	r3, r0
 8004b08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	db0b      	blt.n	8004b2a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004b12:	79fb      	ldrb	r3, [r7, #7]
 8004b14:	f003 021f 	and.w	r2, r3, #31
 8004b18:	4907      	ldr	r1, [pc, #28]	; (8004b38 <__NVIC_EnableIRQ+0x38>)
 8004b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b1e:	095b      	lsrs	r3, r3, #5
 8004b20:	2001      	movs	r0, #1
 8004b22:	fa00 f202 	lsl.w	r2, r0, r2
 8004b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004b2a:	bf00      	nop
 8004b2c:	370c      	adds	r7, #12
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b34:	4770      	bx	lr
 8004b36:	bf00      	nop
 8004b38:	e000e100 	.word	0xe000e100

08004b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b083      	sub	sp, #12
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	4603      	mov	r3, r0
 8004b44:	6039      	str	r1, [r7, #0]
 8004b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	db0a      	blt.n	8004b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	b2da      	uxtb	r2, r3
 8004b54:	490c      	ldr	r1, [pc, #48]	; (8004b88 <__NVIC_SetPriority+0x4c>)
 8004b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004b5a:	0112      	lsls	r2, r2, #4
 8004b5c:	b2d2      	uxtb	r2, r2
 8004b5e:	440b      	add	r3, r1
 8004b60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004b64:	e00a      	b.n	8004b7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	b2da      	uxtb	r2, r3
 8004b6a:	4908      	ldr	r1, [pc, #32]	; (8004b8c <__NVIC_SetPriority+0x50>)
 8004b6c:	79fb      	ldrb	r3, [r7, #7]
 8004b6e:	f003 030f 	and.w	r3, r3, #15
 8004b72:	3b04      	subs	r3, #4
 8004b74:	0112      	lsls	r2, r2, #4
 8004b76:	b2d2      	uxtb	r2, r2
 8004b78:	440b      	add	r3, r1
 8004b7a:	761a      	strb	r2, [r3, #24]
}
 8004b7c:	bf00      	nop
 8004b7e:	370c      	adds	r7, #12
 8004b80:	46bd      	mov	sp, r7
 8004b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b86:	4770      	bx	lr
 8004b88:	e000e100 	.word	0xe000e100
 8004b8c:	e000ed00 	.word	0xe000ed00

08004b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004b90:	b480      	push	{r7}
 8004b92:	b089      	sub	sp, #36	; 0x24
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	60f8      	str	r0, [r7, #12]
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	f003 0307 	and.w	r3, r3, #7
 8004ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004ba4:	69fb      	ldr	r3, [r7, #28]
 8004ba6:	f1c3 0307 	rsb	r3, r3, #7
 8004baa:	2b04      	cmp	r3, #4
 8004bac:	bf28      	it	cs
 8004bae:	2304      	movcs	r3, #4
 8004bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004bb2:	69fb      	ldr	r3, [r7, #28]
 8004bb4:	3304      	adds	r3, #4
 8004bb6:	2b06      	cmp	r3, #6
 8004bb8:	d902      	bls.n	8004bc0 <NVIC_EncodePriority+0x30>
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	3b03      	subs	r3, #3
 8004bbe:	e000      	b.n	8004bc2 <NVIC_EncodePriority+0x32>
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004bc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	fa02 f303 	lsl.w	r3, r2, r3
 8004bce:	43da      	mvns	r2, r3
 8004bd0:	68bb      	ldr	r3, [r7, #8]
 8004bd2:	401a      	ands	r2, r3
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004bd8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	fa01 f303 	lsl.w	r3, r1, r3
 8004be2:	43d9      	mvns	r1, r3
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004be8:	4313      	orrs	r3, r2
         );
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3724      	adds	r7, #36	; 0x24
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf4:	4770      	bx	lr
	...

08004bf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b082      	sub	sp, #8
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	3b01      	subs	r3, #1
 8004c04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004c08:	d301      	bcc.n	8004c0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004c0a:	2301      	movs	r3, #1
 8004c0c:	e00f      	b.n	8004c2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004c0e:	4a0a      	ldr	r2, [pc, #40]	; (8004c38 <SysTick_Config+0x40>)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	3b01      	subs	r3, #1
 8004c14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004c16:	210f      	movs	r1, #15
 8004c18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004c1c:	f7ff ff8e 	bl	8004b3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004c20:	4b05      	ldr	r3, [pc, #20]	; (8004c38 <SysTick_Config+0x40>)
 8004c22:	2200      	movs	r2, #0
 8004c24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004c26:	4b04      	ldr	r3, [pc, #16]	; (8004c38 <SysTick_Config+0x40>)
 8004c28:	2207      	movs	r2, #7
 8004c2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004c2c:	2300      	movs	r3, #0
}
 8004c2e:	4618      	mov	r0, r3
 8004c30:	3708      	adds	r7, #8
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bd80      	pop	{r7, pc}
 8004c36:	bf00      	nop
 8004c38:	e000e010 	.word	0xe000e010

08004c3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b082      	sub	sp, #8
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	f7ff ff29 	bl	8004a9c <__NVIC_SetPriorityGrouping>
}
 8004c4a:	bf00      	nop
 8004c4c:	3708      	adds	r7, #8
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}

08004c52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004c52:	b580      	push	{r7, lr}
 8004c54:	b086      	sub	sp, #24
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	4603      	mov	r3, r0
 8004c5a:	60b9      	str	r1, [r7, #8]
 8004c5c:	607a      	str	r2, [r7, #4]
 8004c5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004c60:	2300      	movs	r3, #0
 8004c62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004c64:	f7ff ff3e 	bl	8004ae4 <__NVIC_GetPriorityGrouping>
 8004c68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004c6a:	687a      	ldr	r2, [r7, #4]
 8004c6c:	68b9      	ldr	r1, [r7, #8]
 8004c6e:	6978      	ldr	r0, [r7, #20]
 8004c70:	f7ff ff8e 	bl	8004b90 <NVIC_EncodePriority>
 8004c74:	4602      	mov	r2, r0
 8004c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004c7a:	4611      	mov	r1, r2
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	f7ff ff5d 	bl	8004b3c <__NVIC_SetPriority>
}
 8004c82:	bf00      	nop
 8004c84:	3718      	adds	r7, #24
 8004c86:	46bd      	mov	sp, r7
 8004c88:	bd80      	pop	{r7, pc}

08004c8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004c8a:	b580      	push	{r7, lr}
 8004c8c:	b082      	sub	sp, #8
 8004c8e:	af00      	add	r7, sp, #0
 8004c90:	4603      	mov	r3, r0
 8004c92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f7ff ff31 	bl	8004b00 <__NVIC_EnableIRQ>
}
 8004c9e:	bf00      	nop
 8004ca0:	3708      	adds	r7, #8
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}

08004ca6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ca6:	b580      	push	{r7, lr}
 8004ca8:	b082      	sub	sp, #8
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f7ff ffa2 	bl	8004bf8 <SysTick_Config>
 8004cb4:	4603      	mov	r3, r0
}
 8004cb6:	4618      	mov	r0, r3
 8004cb8:	3708      	adds	r7, #8
 8004cba:	46bd      	mov	sp, r7
 8004cbc:	bd80      	pop	{r7, pc}
	...

08004cc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b089      	sub	sp, #36	; 0x24
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	61fb      	str	r3, [r7, #28]
 8004cda:	e159      	b.n	8004f90 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004cdc:	2201      	movs	r2, #1
 8004cde:	69fb      	ldr	r3, [r7, #28]
 8004ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ce6:	683b      	ldr	r3, [r7, #0]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	697a      	ldr	r2, [r7, #20]
 8004cec:	4013      	ands	r3, r2
 8004cee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	429a      	cmp	r2, r3
 8004cf6:	f040 8148 	bne.w	8004f8a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	f003 0303 	and.w	r3, r3, #3
 8004d02:	2b01      	cmp	r3, #1
 8004d04:	d005      	beq.n	8004d12 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d06:	683b      	ldr	r3, [r7, #0]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004d0e:	2b02      	cmp	r3, #2
 8004d10:	d130      	bne.n	8004d74 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	689b      	ldr	r3, [r3, #8]
 8004d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004d18:	69fb      	ldr	r3, [r7, #28]
 8004d1a:	005b      	lsls	r3, r3, #1
 8004d1c:	2203      	movs	r2, #3
 8004d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d22:	43db      	mvns	r3, r3
 8004d24:	69ba      	ldr	r2, [r7, #24]
 8004d26:	4013      	ands	r3, r2
 8004d28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	68da      	ldr	r2, [r3, #12]
 8004d2e:	69fb      	ldr	r3, [r7, #28]
 8004d30:	005b      	lsls	r3, r3, #1
 8004d32:	fa02 f303 	lsl.w	r3, r2, r3
 8004d36:	69ba      	ldr	r2, [r7, #24]
 8004d38:	4313      	orrs	r3, r2
 8004d3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	69ba      	ldr	r2, [r7, #24]
 8004d40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	685b      	ldr	r3, [r3, #4]
 8004d46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004d48:	2201      	movs	r2, #1
 8004d4a:	69fb      	ldr	r3, [r7, #28]
 8004d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d50:	43db      	mvns	r3, r3
 8004d52:	69ba      	ldr	r2, [r7, #24]
 8004d54:	4013      	ands	r3, r2
 8004d56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	091b      	lsrs	r3, r3, #4
 8004d5e:	f003 0201 	and.w	r2, r3, #1
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	fa02 f303 	lsl.w	r3, r2, r3
 8004d68:	69ba      	ldr	r2, [r7, #24]
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	69ba      	ldr	r2, [r7, #24]
 8004d72:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f003 0303 	and.w	r3, r3, #3
 8004d7c:	2b03      	cmp	r3, #3
 8004d7e:	d017      	beq.n	8004db0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	68db      	ldr	r3, [r3, #12]
 8004d84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	2203      	movs	r2, #3
 8004d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8004d90:	43db      	mvns	r3, r3
 8004d92:	69ba      	ldr	r2, [r7, #24]
 8004d94:	4013      	ands	r3, r2
 8004d96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	689a      	ldr	r2, [r3, #8]
 8004d9c:	69fb      	ldr	r3, [r7, #28]
 8004d9e:	005b      	lsls	r3, r3, #1
 8004da0:	fa02 f303 	lsl.w	r3, r2, r3
 8004da4:	69ba      	ldr	r2, [r7, #24]
 8004da6:	4313      	orrs	r3, r2
 8004da8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	69ba      	ldr	r2, [r7, #24]
 8004dae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004db0:	683b      	ldr	r3, [r7, #0]
 8004db2:	685b      	ldr	r3, [r3, #4]
 8004db4:	f003 0303 	and.w	r3, r3, #3
 8004db8:	2b02      	cmp	r3, #2
 8004dba:	d123      	bne.n	8004e04 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	08da      	lsrs	r2, r3, #3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	3208      	adds	r2, #8
 8004dc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004dc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004dca:	69fb      	ldr	r3, [r7, #28]
 8004dcc:	f003 0307 	and.w	r3, r3, #7
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	220f      	movs	r2, #15
 8004dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8004dd8:	43db      	mvns	r3, r3
 8004dda:	69ba      	ldr	r2, [r7, #24]
 8004ddc:	4013      	ands	r3, r2
 8004dde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004de0:	683b      	ldr	r3, [r7, #0]
 8004de2:	691a      	ldr	r2, [r3, #16]
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	f003 0307 	and.w	r3, r3, #7
 8004dea:	009b      	lsls	r3, r3, #2
 8004dec:	fa02 f303 	lsl.w	r3, r2, r3
 8004df0:	69ba      	ldr	r2, [r7, #24]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004df6:	69fb      	ldr	r3, [r7, #28]
 8004df8:	08da      	lsrs	r2, r3, #3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	3208      	adds	r2, #8
 8004dfe:	69b9      	ldr	r1, [r7, #24]
 8004e00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004e0a:	69fb      	ldr	r3, [r7, #28]
 8004e0c:	005b      	lsls	r3, r3, #1
 8004e0e:	2203      	movs	r2, #3
 8004e10:	fa02 f303 	lsl.w	r3, r2, r3
 8004e14:	43db      	mvns	r3, r3
 8004e16:	69ba      	ldr	r2, [r7, #24]
 8004e18:	4013      	ands	r3, r2
 8004e1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004e1c:	683b      	ldr	r3, [r7, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	f003 0203 	and.w	r2, r3, #3
 8004e24:	69fb      	ldr	r3, [r7, #28]
 8004e26:	005b      	lsls	r3, r3, #1
 8004e28:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2c:	69ba      	ldr	r2, [r7, #24]
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	69ba      	ldr	r2, [r7, #24]
 8004e36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004e38:	683b      	ldr	r3, [r7, #0]
 8004e3a:	685b      	ldr	r3, [r3, #4]
 8004e3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	f000 80a2 	beq.w	8004f8a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004e46:	2300      	movs	r3, #0
 8004e48:	60fb      	str	r3, [r7, #12]
 8004e4a:	4b57      	ldr	r3, [pc, #348]	; (8004fa8 <HAL_GPIO_Init+0x2e8>)
 8004e4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e4e:	4a56      	ldr	r2, [pc, #344]	; (8004fa8 <HAL_GPIO_Init+0x2e8>)
 8004e50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004e54:	6453      	str	r3, [r2, #68]	; 0x44
 8004e56:	4b54      	ldr	r3, [pc, #336]	; (8004fa8 <HAL_GPIO_Init+0x2e8>)
 8004e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e5e:	60fb      	str	r3, [r7, #12]
 8004e60:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e62:	4a52      	ldr	r2, [pc, #328]	; (8004fac <HAL_GPIO_Init+0x2ec>)
 8004e64:	69fb      	ldr	r3, [r7, #28]
 8004e66:	089b      	lsrs	r3, r3, #2
 8004e68:	3302      	adds	r3, #2
 8004e6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004e70:	69fb      	ldr	r3, [r7, #28]
 8004e72:	f003 0303 	and.w	r3, r3, #3
 8004e76:	009b      	lsls	r3, r3, #2
 8004e78:	220f      	movs	r2, #15
 8004e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8004e7e:	43db      	mvns	r3, r3
 8004e80:	69ba      	ldr	r2, [r7, #24]
 8004e82:	4013      	ands	r3, r2
 8004e84:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a49      	ldr	r2, [pc, #292]	; (8004fb0 <HAL_GPIO_Init+0x2f0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d019      	beq.n	8004ec2 <HAL_GPIO_Init+0x202>
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	4a48      	ldr	r2, [pc, #288]	; (8004fb4 <HAL_GPIO_Init+0x2f4>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d013      	beq.n	8004ebe <HAL_GPIO_Init+0x1fe>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	4a47      	ldr	r2, [pc, #284]	; (8004fb8 <HAL_GPIO_Init+0x2f8>)
 8004e9a:	4293      	cmp	r3, r2
 8004e9c:	d00d      	beq.n	8004eba <HAL_GPIO_Init+0x1fa>
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	4a46      	ldr	r2, [pc, #280]	; (8004fbc <HAL_GPIO_Init+0x2fc>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d007      	beq.n	8004eb6 <HAL_GPIO_Init+0x1f6>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	4a45      	ldr	r2, [pc, #276]	; (8004fc0 <HAL_GPIO_Init+0x300>)
 8004eaa:	4293      	cmp	r3, r2
 8004eac:	d101      	bne.n	8004eb2 <HAL_GPIO_Init+0x1f2>
 8004eae:	2304      	movs	r3, #4
 8004eb0:	e008      	b.n	8004ec4 <HAL_GPIO_Init+0x204>
 8004eb2:	2307      	movs	r3, #7
 8004eb4:	e006      	b.n	8004ec4 <HAL_GPIO_Init+0x204>
 8004eb6:	2303      	movs	r3, #3
 8004eb8:	e004      	b.n	8004ec4 <HAL_GPIO_Init+0x204>
 8004eba:	2302      	movs	r3, #2
 8004ebc:	e002      	b.n	8004ec4 <HAL_GPIO_Init+0x204>
 8004ebe:	2301      	movs	r3, #1
 8004ec0:	e000      	b.n	8004ec4 <HAL_GPIO_Init+0x204>
 8004ec2:	2300      	movs	r3, #0
 8004ec4:	69fa      	ldr	r2, [r7, #28]
 8004ec6:	f002 0203 	and.w	r2, r2, #3
 8004eca:	0092      	lsls	r2, r2, #2
 8004ecc:	4093      	lsls	r3, r2
 8004ece:	69ba      	ldr	r2, [r7, #24]
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004ed4:	4935      	ldr	r1, [pc, #212]	; (8004fac <HAL_GPIO_Init+0x2ec>)
 8004ed6:	69fb      	ldr	r3, [r7, #28]
 8004ed8:	089b      	lsrs	r3, r3, #2
 8004eda:	3302      	adds	r3, #2
 8004edc:	69ba      	ldr	r2, [r7, #24]
 8004ede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004ee2:	4b38      	ldr	r3, [pc, #224]	; (8004fc4 <HAL_GPIO_Init+0x304>)
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004ee8:	693b      	ldr	r3, [r7, #16]
 8004eea:	43db      	mvns	r3, r3
 8004eec:	69ba      	ldr	r2, [r7, #24]
 8004eee:	4013      	ands	r3, r2
 8004ef0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	685b      	ldr	r3, [r3, #4]
 8004ef6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d003      	beq.n	8004f06 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004efe:	69ba      	ldr	r2, [r7, #24]
 8004f00:	693b      	ldr	r3, [r7, #16]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004f06:	4a2f      	ldr	r2, [pc, #188]	; (8004fc4 <HAL_GPIO_Init+0x304>)
 8004f08:	69bb      	ldr	r3, [r7, #24]
 8004f0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004f0c:	4b2d      	ldr	r3, [pc, #180]	; (8004fc4 <HAL_GPIO_Init+0x304>)
 8004f0e:	68db      	ldr	r3, [r3, #12]
 8004f10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	43db      	mvns	r3, r3
 8004f16:	69ba      	ldr	r2, [r7, #24]
 8004f18:	4013      	ands	r3, r2
 8004f1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	685b      	ldr	r3, [r3, #4]
 8004f20:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d003      	beq.n	8004f30 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8004f28:	69ba      	ldr	r2, [r7, #24]
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004f30:	4a24      	ldr	r2, [pc, #144]	; (8004fc4 <HAL_GPIO_Init+0x304>)
 8004f32:	69bb      	ldr	r3, [r7, #24]
 8004f34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004f36:	4b23      	ldr	r3, [pc, #140]	; (8004fc4 <HAL_GPIO_Init+0x304>)
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f3c:	693b      	ldr	r3, [r7, #16]
 8004f3e:	43db      	mvns	r3, r3
 8004f40:	69ba      	ldr	r2, [r7, #24]
 8004f42:	4013      	ands	r3, r2
 8004f44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004f52:	69ba      	ldr	r2, [r7, #24]
 8004f54:	693b      	ldr	r3, [r7, #16]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004f5a:	4a1a      	ldr	r2, [pc, #104]	; (8004fc4 <HAL_GPIO_Init+0x304>)
 8004f5c:	69bb      	ldr	r3, [r7, #24]
 8004f5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004f60:	4b18      	ldr	r3, [pc, #96]	; (8004fc4 <HAL_GPIO_Init+0x304>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004f66:	693b      	ldr	r3, [r7, #16]
 8004f68:	43db      	mvns	r3, r3
 8004f6a:	69ba      	ldr	r2, [r7, #24]
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	685b      	ldr	r3, [r3, #4]
 8004f74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d003      	beq.n	8004f84 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	693b      	ldr	r3, [r7, #16]
 8004f80:	4313      	orrs	r3, r2
 8004f82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004f84:	4a0f      	ldr	r2, [pc, #60]	; (8004fc4 <HAL_GPIO_Init+0x304>)
 8004f86:	69bb      	ldr	r3, [r7, #24]
 8004f88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004f8a:	69fb      	ldr	r3, [r7, #28]
 8004f8c:	3301      	adds	r3, #1
 8004f8e:	61fb      	str	r3, [r7, #28]
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	2b0f      	cmp	r3, #15
 8004f94:	f67f aea2 	bls.w	8004cdc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004f98:	bf00      	nop
 8004f9a:	bf00      	nop
 8004f9c:	3724      	adds	r7, #36	; 0x24
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	40023800 	.word	0x40023800
 8004fac:	40013800 	.word	0x40013800
 8004fb0:	40020000 	.word	0x40020000
 8004fb4:	40020400 	.word	0x40020400
 8004fb8:	40020800 	.word	0x40020800
 8004fbc:	40020c00 	.word	0x40020c00
 8004fc0:	40021000 	.word	0x40021000
 8004fc4:	40013c00 	.word	0x40013c00

08004fc8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004fc8:	b480      	push	{r7}
 8004fca:	b085      	sub	sp, #20
 8004fcc:	af00      	add	r7, sp, #0
 8004fce:	6078      	str	r0, [r7, #4]
 8004fd0:	460b      	mov	r3, r1
 8004fd2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	691a      	ldr	r2, [r3, #16]
 8004fd8:	887b      	ldrh	r3, [r7, #2]
 8004fda:	4013      	ands	r3, r2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d002      	beq.n	8004fe6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004fe0:	2301      	movs	r3, #1
 8004fe2:	73fb      	strb	r3, [r7, #15]
 8004fe4:	e001      	b.n	8004fea <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004fe6:	2300      	movs	r3, #0
 8004fe8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004fea:	7bfb      	ldrb	r3, [r7, #15]
}
 8004fec:	4618      	mov	r0, r3
 8004fee:	3714      	adds	r7, #20
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff6:	4770      	bx	lr

08004ff8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	b083      	sub	sp, #12
 8004ffc:	af00      	add	r7, sp, #0
 8004ffe:	6078      	str	r0, [r7, #4]
 8005000:	460b      	mov	r3, r1
 8005002:	807b      	strh	r3, [r7, #2]
 8005004:	4613      	mov	r3, r2
 8005006:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005008:	787b      	ldrb	r3, [r7, #1]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d003      	beq.n	8005016 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800500e:	887a      	ldrh	r2, [r7, #2]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005014:	e003      	b.n	800501e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005016:	887b      	ldrh	r3, [r7, #2]
 8005018:	041a      	lsls	r2, r3, #16
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	619a      	str	r2, [r3, #24]
}
 800501e:	bf00      	nop
 8005020:	370c      	adds	r7, #12
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr

0800502a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800502a:	b480      	push	{r7}
 800502c:	b085      	sub	sp, #20
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
 8005032:	460b      	mov	r3, r1
 8005034:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	695b      	ldr	r3, [r3, #20]
 800503a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800503c:	887a      	ldrh	r2, [r7, #2]
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	4013      	ands	r3, r2
 8005042:	041a      	lsls	r2, r3, #16
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	43d9      	mvns	r1, r3
 8005048:	887b      	ldrh	r3, [r7, #2]
 800504a:	400b      	ands	r3, r1
 800504c:	431a      	orrs	r2, r3
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	619a      	str	r2, [r3, #24]
}
 8005052:	bf00      	nop
 8005054:	3714      	adds	r7, #20
 8005056:	46bd      	mov	sp, r7
 8005058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800505c:	4770      	bx	lr
	...

08005060 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005060:	b580      	push	{r7, lr}
 8005062:	b084      	sub	sp, #16
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d101      	bne.n	8005072 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e12b      	b.n	80052ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005078:	b2db      	uxtb	r3, r3
 800507a:	2b00      	cmp	r3, #0
 800507c:	d106      	bne.n	800508c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f7fe fd38 	bl	8003afc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2224      	movs	r2, #36	; 0x24
 8005090:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	681a      	ldr	r2, [r3, #0]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	f022 0201 	bic.w	r2, r2, #1
 80050a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80050b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681a      	ldr	r2, [r3, #0]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80050c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80050c4:	f000 fd40 	bl	8005b48 <HAL_RCC_GetPCLK1Freq>
 80050c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	4a81      	ldr	r2, [pc, #516]	; (80052d4 <HAL_I2C_Init+0x274>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d807      	bhi.n	80050e4 <HAL_I2C_Init+0x84>
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	4a80      	ldr	r2, [pc, #512]	; (80052d8 <HAL_I2C_Init+0x278>)
 80050d8:	4293      	cmp	r3, r2
 80050da:	bf94      	ite	ls
 80050dc:	2301      	movls	r3, #1
 80050de:	2300      	movhi	r3, #0
 80050e0:	b2db      	uxtb	r3, r3
 80050e2:	e006      	b.n	80050f2 <HAL_I2C_Init+0x92>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	4a7d      	ldr	r2, [pc, #500]	; (80052dc <HAL_I2C_Init+0x27c>)
 80050e8:	4293      	cmp	r3, r2
 80050ea:	bf94      	ite	ls
 80050ec:	2301      	movls	r3, #1
 80050ee:	2300      	movhi	r3, #0
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d001      	beq.n	80050fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e0e7      	b.n	80052ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	4a78      	ldr	r2, [pc, #480]	; (80052e0 <HAL_I2C_Init+0x280>)
 80050fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005102:	0c9b      	lsrs	r3, r3, #18
 8005104:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68ba      	ldr	r2, [r7, #8]
 8005116:	430a      	orrs	r2, r1
 8005118:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	6a1b      	ldr	r3, [r3, #32]
 8005120:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	4a6a      	ldr	r2, [pc, #424]	; (80052d4 <HAL_I2C_Init+0x274>)
 800512a:	4293      	cmp	r3, r2
 800512c:	d802      	bhi.n	8005134 <HAL_I2C_Init+0xd4>
 800512e:	68bb      	ldr	r3, [r7, #8]
 8005130:	3301      	adds	r3, #1
 8005132:	e009      	b.n	8005148 <HAL_I2C_Init+0xe8>
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800513a:	fb02 f303 	mul.w	r3, r2, r3
 800513e:	4a69      	ldr	r2, [pc, #420]	; (80052e4 <HAL_I2C_Init+0x284>)
 8005140:	fba2 2303 	umull	r2, r3, r2, r3
 8005144:	099b      	lsrs	r3, r3, #6
 8005146:	3301      	adds	r3, #1
 8005148:	687a      	ldr	r2, [r7, #4]
 800514a:	6812      	ldr	r2, [r2, #0]
 800514c:	430b      	orrs	r3, r1
 800514e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	69db      	ldr	r3, [r3, #28]
 8005156:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800515a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	495c      	ldr	r1, [pc, #368]	; (80052d4 <HAL_I2C_Init+0x274>)
 8005164:	428b      	cmp	r3, r1
 8005166:	d819      	bhi.n	800519c <HAL_I2C_Init+0x13c>
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	1e59      	subs	r1, r3, #1
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	005b      	lsls	r3, r3, #1
 8005172:	fbb1 f3f3 	udiv	r3, r1, r3
 8005176:	1c59      	adds	r1, r3, #1
 8005178:	f640 73fc 	movw	r3, #4092	; 0xffc
 800517c:	400b      	ands	r3, r1
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00a      	beq.n	8005198 <HAL_I2C_Init+0x138>
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	1e59      	subs	r1, r3, #1
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	685b      	ldr	r3, [r3, #4]
 800518a:	005b      	lsls	r3, r3, #1
 800518c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005190:	3301      	adds	r3, #1
 8005192:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005196:	e051      	b.n	800523c <HAL_I2C_Init+0x1dc>
 8005198:	2304      	movs	r3, #4
 800519a:	e04f      	b.n	800523c <HAL_I2C_Init+0x1dc>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	689b      	ldr	r3, [r3, #8]
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d111      	bne.n	80051c8 <HAL_I2C_Init+0x168>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	1e58      	subs	r0, r3, #1
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	6859      	ldr	r1, [r3, #4]
 80051ac:	460b      	mov	r3, r1
 80051ae:	005b      	lsls	r3, r3, #1
 80051b0:	440b      	add	r3, r1
 80051b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80051b6:	3301      	adds	r3, #1
 80051b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051bc:	2b00      	cmp	r3, #0
 80051be:	bf0c      	ite	eq
 80051c0:	2301      	moveq	r3, #1
 80051c2:	2300      	movne	r3, #0
 80051c4:	b2db      	uxtb	r3, r3
 80051c6:	e012      	b.n	80051ee <HAL_I2C_Init+0x18e>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	1e58      	subs	r0, r3, #1
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6859      	ldr	r1, [r3, #4]
 80051d0:	460b      	mov	r3, r1
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	440b      	add	r3, r1
 80051d6:	0099      	lsls	r1, r3, #2
 80051d8:	440b      	add	r3, r1
 80051da:	fbb0 f3f3 	udiv	r3, r0, r3
 80051de:	3301      	adds	r3, #1
 80051e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	bf0c      	ite	eq
 80051e8:	2301      	moveq	r3, #1
 80051ea:	2300      	movne	r3, #0
 80051ec:	b2db      	uxtb	r3, r3
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d001      	beq.n	80051f6 <HAL_I2C_Init+0x196>
 80051f2:	2301      	movs	r3, #1
 80051f4:	e022      	b.n	800523c <HAL_I2C_Init+0x1dc>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	689b      	ldr	r3, [r3, #8]
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d10e      	bne.n	800521c <HAL_I2C_Init+0x1bc>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	1e58      	subs	r0, r3, #1
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	6859      	ldr	r1, [r3, #4]
 8005206:	460b      	mov	r3, r1
 8005208:	005b      	lsls	r3, r3, #1
 800520a:	440b      	add	r3, r1
 800520c:	fbb0 f3f3 	udiv	r3, r0, r3
 8005210:	3301      	adds	r3, #1
 8005212:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005216:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800521a:	e00f      	b.n	800523c <HAL_I2C_Init+0x1dc>
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	1e58      	subs	r0, r3, #1
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6859      	ldr	r1, [r3, #4]
 8005224:	460b      	mov	r3, r1
 8005226:	009b      	lsls	r3, r3, #2
 8005228:	440b      	add	r3, r1
 800522a:	0099      	lsls	r1, r3, #2
 800522c:	440b      	add	r3, r1
 800522e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005232:	3301      	adds	r3, #1
 8005234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005238:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800523c:	6879      	ldr	r1, [r7, #4]
 800523e:	6809      	ldr	r1, [r1, #0]
 8005240:	4313      	orrs	r3, r2
 8005242:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	69da      	ldr	r2, [r3, #28]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	6a1b      	ldr	r3, [r3, #32]
 8005256:	431a      	orrs	r2, r3
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	430a      	orrs	r2, r1
 800525e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	689b      	ldr	r3, [r3, #8]
 8005266:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800526a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800526e:	687a      	ldr	r2, [r7, #4]
 8005270:	6911      	ldr	r1, [r2, #16]
 8005272:	687a      	ldr	r2, [r7, #4]
 8005274:	68d2      	ldr	r2, [r2, #12]
 8005276:	4311      	orrs	r1, r2
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	6812      	ldr	r2, [r2, #0]
 800527c:	430b      	orrs	r3, r1
 800527e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	68db      	ldr	r3, [r3, #12]
 8005286:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	695a      	ldr	r2, [r3, #20]
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	699b      	ldr	r3, [r3, #24]
 8005292:	431a      	orrs	r2, r3
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	430a      	orrs	r2, r1
 800529a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	681a      	ldr	r2, [r3, #0]
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f042 0201 	orr.w	r2, r2, #1
 80052aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	2200      	movs	r2, #0
 80052b0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2220      	movs	r2, #32
 80052b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2200      	movs	r2, #0
 80052be:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2200      	movs	r2, #0
 80052c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3710      	adds	r7, #16
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}
 80052d2:	bf00      	nop
 80052d4:	000186a0 	.word	0x000186a0
 80052d8:	001e847f 	.word	0x001e847f
 80052dc:	003d08ff 	.word	0x003d08ff
 80052e0:	431bde83 	.word	0x431bde83
 80052e4:	10624dd3 	.word	0x10624dd3

080052e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b086      	sub	sp, #24
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2b00      	cmp	r3, #0
 80052f4:	d101      	bne.n	80052fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052f6:	2301      	movs	r3, #1
 80052f8:	e267      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	2b00      	cmp	r3, #0
 8005304:	d075      	beq.n	80053f2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005306:	4b88      	ldr	r3, [pc, #544]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	f003 030c 	and.w	r3, r3, #12
 800530e:	2b04      	cmp	r3, #4
 8005310:	d00c      	beq.n	800532c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005312:	4b85      	ldr	r3, [pc, #532]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800531a:	2b08      	cmp	r3, #8
 800531c:	d112      	bne.n	8005344 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800531e:	4b82      	ldr	r3, [pc, #520]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005326:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800532a:	d10b      	bne.n	8005344 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800532c:	4b7e      	ldr	r3, [pc, #504]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005334:	2b00      	cmp	r3, #0
 8005336:	d05b      	beq.n	80053f0 <HAL_RCC_OscConfig+0x108>
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	685b      	ldr	r3, [r3, #4]
 800533c:	2b00      	cmp	r3, #0
 800533e:	d157      	bne.n	80053f0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005340:	2301      	movs	r3, #1
 8005342:	e242      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800534c:	d106      	bne.n	800535c <HAL_RCC_OscConfig+0x74>
 800534e:	4b76      	ldr	r3, [pc, #472]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	4a75      	ldr	r2, [pc, #468]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005354:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005358:	6013      	str	r3, [r2, #0]
 800535a:	e01d      	b.n	8005398 <HAL_RCC_OscConfig+0xb0>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005364:	d10c      	bne.n	8005380 <HAL_RCC_OscConfig+0x98>
 8005366:	4b70      	ldr	r3, [pc, #448]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a6f      	ldr	r2, [pc, #444]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 800536c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005370:	6013      	str	r3, [r2, #0]
 8005372:	4b6d      	ldr	r3, [pc, #436]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	4a6c      	ldr	r2, [pc, #432]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005378:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800537c:	6013      	str	r3, [r2, #0]
 800537e:	e00b      	b.n	8005398 <HAL_RCC_OscConfig+0xb0>
 8005380:	4b69      	ldr	r3, [pc, #420]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a68      	ldr	r2, [pc, #416]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005386:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800538a:	6013      	str	r3, [r2, #0]
 800538c:	4b66      	ldr	r3, [pc, #408]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a65      	ldr	r2, [pc, #404]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005392:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005396:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	2b00      	cmp	r3, #0
 800539e:	d013      	beq.n	80053c8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053a0:	f7ff f8fe 	bl	80045a0 <HAL_GetTick>
 80053a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053a6:	e008      	b.n	80053ba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80053a8:	f7ff f8fa 	bl	80045a0 <HAL_GetTick>
 80053ac:	4602      	mov	r2, r0
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	1ad3      	subs	r3, r2, r3
 80053b2:	2b64      	cmp	r3, #100	; 0x64
 80053b4:	d901      	bls.n	80053ba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e207      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80053ba:	4b5b      	ldr	r3, [pc, #364]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d0f0      	beq.n	80053a8 <HAL_RCC_OscConfig+0xc0>
 80053c6:	e014      	b.n	80053f2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80053c8:	f7ff f8ea 	bl	80045a0 <HAL_GetTick>
 80053cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053ce:	e008      	b.n	80053e2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80053d0:	f7ff f8e6 	bl	80045a0 <HAL_GetTick>
 80053d4:	4602      	mov	r2, r0
 80053d6:	693b      	ldr	r3, [r7, #16]
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	2b64      	cmp	r3, #100	; 0x64
 80053dc:	d901      	bls.n	80053e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80053de:	2303      	movs	r3, #3
 80053e0:	e1f3      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053e2:	4b51      	ldr	r3, [pc, #324]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d1f0      	bne.n	80053d0 <HAL_RCC_OscConfig+0xe8>
 80053ee:	e000      	b.n	80053f2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f003 0302 	and.w	r3, r3, #2
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d063      	beq.n	80054c6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053fe:	4b4a      	ldr	r3, [pc, #296]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	f003 030c 	and.w	r3, r3, #12
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00b      	beq.n	8005422 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800540a:	4b47      	ldr	r3, [pc, #284]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005412:	2b08      	cmp	r3, #8
 8005414:	d11c      	bne.n	8005450 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005416:	4b44      	ldr	r3, [pc, #272]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800541e:	2b00      	cmp	r3, #0
 8005420:	d116      	bne.n	8005450 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005422:	4b41      	ldr	r3, [pc, #260]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d005      	beq.n	800543a <HAL_RCC_OscConfig+0x152>
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	2b01      	cmp	r3, #1
 8005434:	d001      	beq.n	800543a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005436:	2301      	movs	r3, #1
 8005438:	e1c7      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800543a:	4b3b      	ldr	r3, [pc, #236]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	691b      	ldr	r3, [r3, #16]
 8005446:	00db      	lsls	r3, r3, #3
 8005448:	4937      	ldr	r1, [pc, #220]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 800544a:	4313      	orrs	r3, r2
 800544c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800544e:	e03a      	b.n	80054c6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d020      	beq.n	800549a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005458:	4b34      	ldr	r3, [pc, #208]	; (800552c <HAL_RCC_OscConfig+0x244>)
 800545a:	2201      	movs	r2, #1
 800545c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800545e:	f7ff f89f 	bl	80045a0 <HAL_GetTick>
 8005462:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005464:	e008      	b.n	8005478 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005466:	f7ff f89b 	bl	80045a0 <HAL_GetTick>
 800546a:	4602      	mov	r2, r0
 800546c:	693b      	ldr	r3, [r7, #16]
 800546e:	1ad3      	subs	r3, r2, r3
 8005470:	2b02      	cmp	r3, #2
 8005472:	d901      	bls.n	8005478 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005474:	2303      	movs	r3, #3
 8005476:	e1a8      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005478:	4b2b      	ldr	r3, [pc, #172]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f003 0302 	and.w	r3, r3, #2
 8005480:	2b00      	cmp	r3, #0
 8005482:	d0f0      	beq.n	8005466 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005484:	4b28      	ldr	r3, [pc, #160]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	691b      	ldr	r3, [r3, #16]
 8005490:	00db      	lsls	r3, r3, #3
 8005492:	4925      	ldr	r1, [pc, #148]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 8005494:	4313      	orrs	r3, r2
 8005496:	600b      	str	r3, [r1, #0]
 8005498:	e015      	b.n	80054c6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800549a:	4b24      	ldr	r3, [pc, #144]	; (800552c <HAL_RCC_OscConfig+0x244>)
 800549c:	2200      	movs	r2, #0
 800549e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054a0:	f7ff f87e 	bl	80045a0 <HAL_GetTick>
 80054a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054a6:	e008      	b.n	80054ba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80054a8:	f7ff f87a 	bl	80045a0 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d901      	bls.n	80054ba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e187      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80054ba:	4b1b      	ldr	r3, [pc, #108]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f003 0302 	and.w	r3, r3, #2
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d1f0      	bne.n	80054a8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f003 0308 	and.w	r3, r3, #8
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d036      	beq.n	8005540 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d016      	beq.n	8005508 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054da:	4b15      	ldr	r3, [pc, #84]	; (8005530 <HAL_RCC_OscConfig+0x248>)
 80054dc:	2201      	movs	r2, #1
 80054de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054e0:	f7ff f85e 	bl	80045a0 <HAL_GetTick>
 80054e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054e6:	e008      	b.n	80054fa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054e8:	f7ff f85a 	bl	80045a0 <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d901      	bls.n	80054fa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e167      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054fa:	4b0b      	ldr	r3, [pc, #44]	; (8005528 <HAL_RCC_OscConfig+0x240>)
 80054fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054fe:	f003 0302 	and.w	r3, r3, #2
 8005502:	2b00      	cmp	r3, #0
 8005504:	d0f0      	beq.n	80054e8 <HAL_RCC_OscConfig+0x200>
 8005506:	e01b      	b.n	8005540 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005508:	4b09      	ldr	r3, [pc, #36]	; (8005530 <HAL_RCC_OscConfig+0x248>)
 800550a:	2200      	movs	r2, #0
 800550c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800550e:	f7ff f847 	bl	80045a0 <HAL_GetTick>
 8005512:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005514:	e00e      	b.n	8005534 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005516:	f7ff f843 	bl	80045a0 <HAL_GetTick>
 800551a:	4602      	mov	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d907      	bls.n	8005534 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e150      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
 8005528:	40023800 	.word	0x40023800
 800552c:	42470000 	.word	0x42470000
 8005530:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005534:	4b88      	ldr	r3, [pc, #544]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005536:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005538:	f003 0302 	and.w	r3, r3, #2
 800553c:	2b00      	cmp	r3, #0
 800553e:	d1ea      	bne.n	8005516 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f003 0304 	and.w	r3, r3, #4
 8005548:	2b00      	cmp	r3, #0
 800554a:	f000 8097 	beq.w	800567c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800554e:	2300      	movs	r3, #0
 8005550:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005552:	4b81      	ldr	r3, [pc, #516]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005556:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800555a:	2b00      	cmp	r3, #0
 800555c:	d10f      	bne.n	800557e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800555e:	2300      	movs	r3, #0
 8005560:	60bb      	str	r3, [r7, #8]
 8005562:	4b7d      	ldr	r3, [pc, #500]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005566:	4a7c      	ldr	r2, [pc, #496]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005568:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800556c:	6413      	str	r3, [r2, #64]	; 0x40
 800556e:	4b7a      	ldr	r3, [pc, #488]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005572:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005576:	60bb      	str	r3, [r7, #8]
 8005578:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800557a:	2301      	movs	r3, #1
 800557c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800557e:	4b77      	ldr	r3, [pc, #476]	; (800575c <HAL_RCC_OscConfig+0x474>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005586:	2b00      	cmp	r3, #0
 8005588:	d118      	bne.n	80055bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800558a:	4b74      	ldr	r3, [pc, #464]	; (800575c <HAL_RCC_OscConfig+0x474>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a73      	ldr	r2, [pc, #460]	; (800575c <HAL_RCC_OscConfig+0x474>)
 8005590:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005594:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005596:	f7ff f803 	bl	80045a0 <HAL_GetTick>
 800559a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800559c:	e008      	b.n	80055b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800559e:	f7fe ffff 	bl	80045a0 <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	693b      	ldr	r3, [r7, #16]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	2b02      	cmp	r3, #2
 80055aa:	d901      	bls.n	80055b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80055ac:	2303      	movs	r3, #3
 80055ae:	e10c      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80055b0:	4b6a      	ldr	r3, [pc, #424]	; (800575c <HAL_RCC_OscConfig+0x474>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d0f0      	beq.n	800559e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	689b      	ldr	r3, [r3, #8]
 80055c0:	2b01      	cmp	r3, #1
 80055c2:	d106      	bne.n	80055d2 <HAL_RCC_OscConfig+0x2ea>
 80055c4:	4b64      	ldr	r3, [pc, #400]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 80055c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055c8:	4a63      	ldr	r2, [pc, #396]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 80055ca:	f043 0301 	orr.w	r3, r3, #1
 80055ce:	6713      	str	r3, [r2, #112]	; 0x70
 80055d0:	e01c      	b.n	800560c <HAL_RCC_OscConfig+0x324>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	689b      	ldr	r3, [r3, #8]
 80055d6:	2b05      	cmp	r3, #5
 80055d8:	d10c      	bne.n	80055f4 <HAL_RCC_OscConfig+0x30c>
 80055da:	4b5f      	ldr	r3, [pc, #380]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 80055dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055de:	4a5e      	ldr	r2, [pc, #376]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 80055e0:	f043 0304 	orr.w	r3, r3, #4
 80055e4:	6713      	str	r3, [r2, #112]	; 0x70
 80055e6:	4b5c      	ldr	r3, [pc, #368]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 80055e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ea:	4a5b      	ldr	r2, [pc, #364]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 80055ec:	f043 0301 	orr.w	r3, r3, #1
 80055f0:	6713      	str	r3, [r2, #112]	; 0x70
 80055f2:	e00b      	b.n	800560c <HAL_RCC_OscConfig+0x324>
 80055f4:	4b58      	ldr	r3, [pc, #352]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 80055f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055f8:	4a57      	ldr	r2, [pc, #348]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 80055fa:	f023 0301 	bic.w	r3, r3, #1
 80055fe:	6713      	str	r3, [r2, #112]	; 0x70
 8005600:	4b55      	ldr	r3, [pc, #340]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005604:	4a54      	ldr	r2, [pc, #336]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005606:	f023 0304 	bic.w	r3, r3, #4
 800560a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d015      	beq.n	8005640 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005614:	f7fe ffc4 	bl	80045a0 <HAL_GetTick>
 8005618:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800561a:	e00a      	b.n	8005632 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800561c:	f7fe ffc0 	bl	80045a0 <HAL_GetTick>
 8005620:	4602      	mov	r2, r0
 8005622:	693b      	ldr	r3, [r7, #16]
 8005624:	1ad3      	subs	r3, r2, r3
 8005626:	f241 3288 	movw	r2, #5000	; 0x1388
 800562a:	4293      	cmp	r3, r2
 800562c:	d901      	bls.n	8005632 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800562e:	2303      	movs	r3, #3
 8005630:	e0cb      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005632:	4b49      	ldr	r3, [pc, #292]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005634:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005636:	f003 0302 	and.w	r3, r3, #2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d0ee      	beq.n	800561c <HAL_RCC_OscConfig+0x334>
 800563e:	e014      	b.n	800566a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005640:	f7fe ffae 	bl	80045a0 <HAL_GetTick>
 8005644:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005646:	e00a      	b.n	800565e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005648:	f7fe ffaa 	bl	80045a0 <HAL_GetTick>
 800564c:	4602      	mov	r2, r0
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	f241 3288 	movw	r2, #5000	; 0x1388
 8005656:	4293      	cmp	r3, r2
 8005658:	d901      	bls.n	800565e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800565a:	2303      	movs	r3, #3
 800565c:	e0b5      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800565e:	4b3e      	ldr	r3, [pc, #248]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005660:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005662:	f003 0302 	and.w	r3, r3, #2
 8005666:	2b00      	cmp	r3, #0
 8005668:	d1ee      	bne.n	8005648 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800566a:	7dfb      	ldrb	r3, [r7, #23]
 800566c:	2b01      	cmp	r3, #1
 800566e:	d105      	bne.n	800567c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005670:	4b39      	ldr	r3, [pc, #228]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005672:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005674:	4a38      	ldr	r2, [pc, #224]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005676:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800567a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	699b      	ldr	r3, [r3, #24]
 8005680:	2b00      	cmp	r3, #0
 8005682:	f000 80a1 	beq.w	80057c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005686:	4b34      	ldr	r3, [pc, #208]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f003 030c 	and.w	r3, r3, #12
 800568e:	2b08      	cmp	r3, #8
 8005690:	d05c      	beq.n	800574c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	699b      	ldr	r3, [r3, #24]
 8005696:	2b02      	cmp	r3, #2
 8005698:	d141      	bne.n	800571e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800569a:	4b31      	ldr	r3, [pc, #196]	; (8005760 <HAL_RCC_OscConfig+0x478>)
 800569c:	2200      	movs	r2, #0
 800569e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056a0:	f7fe ff7e 	bl	80045a0 <HAL_GetTick>
 80056a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056a6:	e008      	b.n	80056ba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056a8:	f7fe ff7a 	bl	80045a0 <HAL_GetTick>
 80056ac:	4602      	mov	r2, r0
 80056ae:	693b      	ldr	r3, [r7, #16]
 80056b0:	1ad3      	subs	r3, r2, r3
 80056b2:	2b02      	cmp	r3, #2
 80056b4:	d901      	bls.n	80056ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e087      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056ba:	4b27      	ldr	r3, [pc, #156]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1f0      	bne.n	80056a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	69da      	ldr	r2, [r3, #28]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6a1b      	ldr	r3, [r3, #32]
 80056ce:	431a      	orrs	r2, r3
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d4:	019b      	lsls	r3, r3, #6
 80056d6:	431a      	orrs	r2, r3
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056dc:	085b      	lsrs	r3, r3, #1
 80056de:	3b01      	subs	r3, #1
 80056e0:	041b      	lsls	r3, r3, #16
 80056e2:	431a      	orrs	r2, r3
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056e8:	061b      	lsls	r3, r3, #24
 80056ea:	491b      	ldr	r1, [pc, #108]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 80056ec:	4313      	orrs	r3, r2
 80056ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056f0:	4b1b      	ldr	r3, [pc, #108]	; (8005760 <HAL_RCC_OscConfig+0x478>)
 80056f2:	2201      	movs	r2, #1
 80056f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f6:	f7fe ff53 	bl	80045a0 <HAL_GetTick>
 80056fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056fc:	e008      	b.n	8005710 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056fe:	f7fe ff4f 	bl	80045a0 <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	2b02      	cmp	r3, #2
 800570a:	d901      	bls.n	8005710 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e05c      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005710:	4b11      	ldr	r3, [pc, #68]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d0f0      	beq.n	80056fe <HAL_RCC_OscConfig+0x416>
 800571c:	e054      	b.n	80057c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800571e:	4b10      	ldr	r3, [pc, #64]	; (8005760 <HAL_RCC_OscConfig+0x478>)
 8005720:	2200      	movs	r2, #0
 8005722:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005724:	f7fe ff3c 	bl	80045a0 <HAL_GetTick>
 8005728:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800572a:	e008      	b.n	800573e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800572c:	f7fe ff38 	bl	80045a0 <HAL_GetTick>
 8005730:	4602      	mov	r2, r0
 8005732:	693b      	ldr	r3, [r7, #16]
 8005734:	1ad3      	subs	r3, r2, r3
 8005736:	2b02      	cmp	r3, #2
 8005738:	d901      	bls.n	800573e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800573a:	2303      	movs	r3, #3
 800573c:	e045      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800573e:	4b06      	ldr	r3, [pc, #24]	; (8005758 <HAL_RCC_OscConfig+0x470>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005746:	2b00      	cmp	r3, #0
 8005748:	d1f0      	bne.n	800572c <HAL_RCC_OscConfig+0x444>
 800574a:	e03d      	b.n	80057c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	699b      	ldr	r3, [r3, #24]
 8005750:	2b01      	cmp	r3, #1
 8005752:	d107      	bne.n	8005764 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e038      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
 8005758:	40023800 	.word	0x40023800
 800575c:	40007000 	.word	0x40007000
 8005760:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005764:	4b1b      	ldr	r3, [pc, #108]	; (80057d4 <HAL_RCC_OscConfig+0x4ec>)
 8005766:	685b      	ldr	r3, [r3, #4]
 8005768:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	699b      	ldr	r3, [r3, #24]
 800576e:	2b01      	cmp	r3, #1
 8005770:	d028      	beq.n	80057c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800577c:	429a      	cmp	r2, r3
 800577e:	d121      	bne.n	80057c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800578a:	429a      	cmp	r2, r3
 800578c:	d11a      	bne.n	80057c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800578e:	68fa      	ldr	r2, [r7, #12]
 8005790:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005794:	4013      	ands	r3, r2
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800579a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800579c:	4293      	cmp	r3, r2
 800579e:	d111      	bne.n	80057c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057aa:	085b      	lsrs	r3, r3, #1
 80057ac:	3b01      	subs	r3, #1
 80057ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80057b0:	429a      	cmp	r2, r3
 80057b2:	d107      	bne.n	80057c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80057c0:	429a      	cmp	r2, r3
 80057c2:	d001      	beq.n	80057c8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80057c4:	2301      	movs	r3, #1
 80057c6:	e000      	b.n	80057ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80057c8:	2300      	movs	r3, #0
}
 80057ca:	4618      	mov	r0, r3
 80057cc:	3718      	adds	r7, #24
 80057ce:	46bd      	mov	sp, r7
 80057d0:	bd80      	pop	{r7, pc}
 80057d2:	bf00      	nop
 80057d4:	40023800 	.word	0x40023800

080057d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b084      	sub	sp, #16
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d101      	bne.n	80057ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057e8:	2301      	movs	r3, #1
 80057ea:	e0cc      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057ec:	4b68      	ldr	r3, [pc, #416]	; (8005990 <HAL_RCC_ClockConfig+0x1b8>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	f003 0307 	and.w	r3, r3, #7
 80057f4:	683a      	ldr	r2, [r7, #0]
 80057f6:	429a      	cmp	r2, r3
 80057f8:	d90c      	bls.n	8005814 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057fa:	4b65      	ldr	r3, [pc, #404]	; (8005990 <HAL_RCC_ClockConfig+0x1b8>)
 80057fc:	683a      	ldr	r2, [r7, #0]
 80057fe:	b2d2      	uxtb	r2, r2
 8005800:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005802:	4b63      	ldr	r3, [pc, #396]	; (8005990 <HAL_RCC_ClockConfig+0x1b8>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 0307 	and.w	r3, r3, #7
 800580a:	683a      	ldr	r2, [r7, #0]
 800580c:	429a      	cmp	r2, r3
 800580e:	d001      	beq.n	8005814 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005810:	2301      	movs	r3, #1
 8005812:	e0b8      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 0302 	and.w	r3, r3, #2
 800581c:	2b00      	cmp	r3, #0
 800581e:	d020      	beq.n	8005862 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f003 0304 	and.w	r3, r3, #4
 8005828:	2b00      	cmp	r3, #0
 800582a:	d005      	beq.n	8005838 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800582c:	4b59      	ldr	r3, [pc, #356]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800582e:	689b      	ldr	r3, [r3, #8]
 8005830:	4a58      	ldr	r2, [pc, #352]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 8005832:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005836:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f003 0308 	and.w	r3, r3, #8
 8005840:	2b00      	cmp	r3, #0
 8005842:	d005      	beq.n	8005850 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005844:	4b53      	ldr	r3, [pc, #332]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 8005846:	689b      	ldr	r3, [r3, #8]
 8005848:	4a52      	ldr	r2, [pc, #328]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800584a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800584e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005850:	4b50      	ldr	r3, [pc, #320]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	689b      	ldr	r3, [r3, #8]
 800585c:	494d      	ldr	r1, [pc, #308]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800585e:	4313      	orrs	r3, r2
 8005860:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0301 	and.w	r3, r3, #1
 800586a:	2b00      	cmp	r3, #0
 800586c:	d044      	beq.n	80058f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	2b01      	cmp	r3, #1
 8005874:	d107      	bne.n	8005886 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005876:	4b47      	ldr	r3, [pc, #284]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800587e:	2b00      	cmp	r3, #0
 8005880:	d119      	bne.n	80058b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005882:	2301      	movs	r3, #1
 8005884:	e07f      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	2b02      	cmp	r3, #2
 800588c:	d003      	beq.n	8005896 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005892:	2b03      	cmp	r3, #3
 8005894:	d107      	bne.n	80058a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005896:	4b3f      	ldr	r3, [pc, #252]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d109      	bne.n	80058b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058a2:	2301      	movs	r3, #1
 80058a4:	e06f      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80058a6:	4b3b      	ldr	r3, [pc, #236]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	f003 0302 	and.w	r3, r3, #2
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d101      	bne.n	80058b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80058b2:	2301      	movs	r3, #1
 80058b4:	e067      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80058b6:	4b37      	ldr	r3, [pc, #220]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	f023 0203 	bic.w	r2, r3, #3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	685b      	ldr	r3, [r3, #4]
 80058c2:	4934      	ldr	r1, [pc, #208]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 80058c4:	4313      	orrs	r3, r2
 80058c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80058c8:	f7fe fe6a 	bl	80045a0 <HAL_GetTick>
 80058cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058ce:	e00a      	b.n	80058e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058d0:	f7fe fe66 	bl	80045a0 <HAL_GetTick>
 80058d4:	4602      	mov	r2, r0
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	f241 3288 	movw	r2, #5000	; 0x1388
 80058de:	4293      	cmp	r3, r2
 80058e0:	d901      	bls.n	80058e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80058e2:	2303      	movs	r3, #3
 80058e4:	e04f      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058e6:	4b2b      	ldr	r3, [pc, #172]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	f003 020c 	and.w	r2, r3, #12
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	009b      	lsls	r3, r3, #2
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d1eb      	bne.n	80058d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058f8:	4b25      	ldr	r3, [pc, #148]	; (8005990 <HAL_RCC_ClockConfig+0x1b8>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f003 0307 	and.w	r3, r3, #7
 8005900:	683a      	ldr	r2, [r7, #0]
 8005902:	429a      	cmp	r2, r3
 8005904:	d20c      	bcs.n	8005920 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005906:	4b22      	ldr	r3, [pc, #136]	; (8005990 <HAL_RCC_ClockConfig+0x1b8>)
 8005908:	683a      	ldr	r2, [r7, #0]
 800590a:	b2d2      	uxtb	r2, r2
 800590c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800590e:	4b20      	ldr	r3, [pc, #128]	; (8005990 <HAL_RCC_ClockConfig+0x1b8>)
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f003 0307 	and.w	r3, r3, #7
 8005916:	683a      	ldr	r2, [r7, #0]
 8005918:	429a      	cmp	r2, r3
 800591a:	d001      	beq.n	8005920 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800591c:	2301      	movs	r3, #1
 800591e:	e032      	b.n	8005986 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 0304 	and.w	r3, r3, #4
 8005928:	2b00      	cmp	r3, #0
 800592a:	d008      	beq.n	800593e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800592c:	4b19      	ldr	r3, [pc, #100]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800592e:	689b      	ldr	r3, [r3, #8]
 8005930:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	68db      	ldr	r3, [r3, #12]
 8005938:	4916      	ldr	r1, [pc, #88]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800593a:	4313      	orrs	r3, r2
 800593c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 0308 	and.w	r3, r3, #8
 8005946:	2b00      	cmp	r3, #0
 8005948:	d009      	beq.n	800595e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800594a:	4b12      	ldr	r3, [pc, #72]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800594c:	689b      	ldr	r3, [r3, #8]
 800594e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	00db      	lsls	r3, r3, #3
 8005958:	490e      	ldr	r1, [pc, #56]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 800595a:	4313      	orrs	r3, r2
 800595c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800595e:	f000 f821 	bl	80059a4 <HAL_RCC_GetSysClockFreq>
 8005962:	4602      	mov	r2, r0
 8005964:	4b0b      	ldr	r3, [pc, #44]	; (8005994 <HAL_RCC_ClockConfig+0x1bc>)
 8005966:	689b      	ldr	r3, [r3, #8]
 8005968:	091b      	lsrs	r3, r3, #4
 800596a:	f003 030f 	and.w	r3, r3, #15
 800596e:	490a      	ldr	r1, [pc, #40]	; (8005998 <HAL_RCC_ClockConfig+0x1c0>)
 8005970:	5ccb      	ldrb	r3, [r1, r3]
 8005972:	fa22 f303 	lsr.w	r3, r2, r3
 8005976:	4a09      	ldr	r2, [pc, #36]	; (800599c <HAL_RCC_ClockConfig+0x1c4>)
 8005978:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800597a:	4b09      	ldr	r3, [pc, #36]	; (80059a0 <HAL_RCC_ClockConfig+0x1c8>)
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4618      	mov	r0, r3
 8005980:	f7fe fdca 	bl	8004518 <HAL_InitTick>

  return HAL_OK;
 8005984:	2300      	movs	r3, #0
}
 8005986:	4618      	mov	r0, r3
 8005988:	3710      	adds	r7, #16
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	40023c00 	.word	0x40023c00
 8005994:	40023800 	.word	0x40023800
 8005998:	0800d464 	.word	0x0800d464
 800599c:	20000078 	.word	0x20000078
 80059a0:	2000007c 	.word	0x2000007c

080059a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80059a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80059a8:	b090      	sub	sp, #64	; 0x40
 80059aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80059ac:	2300      	movs	r3, #0
 80059ae:	637b      	str	r3, [r7, #52]	; 0x34
 80059b0:	2300      	movs	r3, #0
 80059b2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80059b4:	2300      	movs	r3, #0
 80059b6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80059b8:	2300      	movs	r3, #0
 80059ba:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80059bc:	4b59      	ldr	r3, [pc, #356]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x180>)
 80059be:	689b      	ldr	r3, [r3, #8]
 80059c0:	f003 030c 	and.w	r3, r3, #12
 80059c4:	2b08      	cmp	r3, #8
 80059c6:	d00d      	beq.n	80059e4 <HAL_RCC_GetSysClockFreq+0x40>
 80059c8:	2b08      	cmp	r3, #8
 80059ca:	f200 80a1 	bhi.w	8005b10 <HAL_RCC_GetSysClockFreq+0x16c>
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d002      	beq.n	80059d8 <HAL_RCC_GetSysClockFreq+0x34>
 80059d2:	2b04      	cmp	r3, #4
 80059d4:	d003      	beq.n	80059de <HAL_RCC_GetSysClockFreq+0x3a>
 80059d6:	e09b      	b.n	8005b10 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80059d8:	4b53      	ldr	r3, [pc, #332]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x184>)
 80059da:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80059dc:	e09b      	b.n	8005b16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80059de:	4b53      	ldr	r3, [pc, #332]	; (8005b2c <HAL_RCC_GetSysClockFreq+0x188>)
 80059e0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80059e2:	e098      	b.n	8005b16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80059e4:	4b4f      	ldr	r3, [pc, #316]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x180>)
 80059e6:	685b      	ldr	r3, [r3, #4]
 80059e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80059ec:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80059ee:	4b4d      	ldr	r3, [pc, #308]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x180>)
 80059f0:	685b      	ldr	r3, [r3, #4]
 80059f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d028      	beq.n	8005a4c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059fa:	4b4a      	ldr	r3, [pc, #296]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x180>)
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	099b      	lsrs	r3, r3, #6
 8005a00:	2200      	movs	r2, #0
 8005a02:	623b      	str	r3, [r7, #32]
 8005a04:	627a      	str	r2, [r7, #36]	; 0x24
 8005a06:	6a3b      	ldr	r3, [r7, #32]
 8005a08:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005a0c:	2100      	movs	r1, #0
 8005a0e:	4b47      	ldr	r3, [pc, #284]	; (8005b2c <HAL_RCC_GetSysClockFreq+0x188>)
 8005a10:	fb03 f201 	mul.w	r2, r3, r1
 8005a14:	2300      	movs	r3, #0
 8005a16:	fb00 f303 	mul.w	r3, r0, r3
 8005a1a:	4413      	add	r3, r2
 8005a1c:	4a43      	ldr	r2, [pc, #268]	; (8005b2c <HAL_RCC_GetSysClockFreq+0x188>)
 8005a1e:	fba0 1202 	umull	r1, r2, r0, r2
 8005a22:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005a24:	460a      	mov	r2, r1
 8005a26:	62ba      	str	r2, [r7, #40]	; 0x28
 8005a28:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005a2a:	4413      	add	r3, r2
 8005a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a30:	2200      	movs	r2, #0
 8005a32:	61bb      	str	r3, [r7, #24]
 8005a34:	61fa      	str	r2, [r7, #28]
 8005a36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005a3a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005a3e:	f7fb f92b 	bl	8000c98 <__aeabi_uldivmod>
 8005a42:	4602      	mov	r2, r0
 8005a44:	460b      	mov	r3, r1
 8005a46:	4613      	mov	r3, r2
 8005a48:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a4a:	e053      	b.n	8005af4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a4c:	4b35      	ldr	r3, [pc, #212]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a4e:	685b      	ldr	r3, [r3, #4]
 8005a50:	099b      	lsrs	r3, r3, #6
 8005a52:	2200      	movs	r2, #0
 8005a54:	613b      	str	r3, [r7, #16]
 8005a56:	617a      	str	r2, [r7, #20]
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005a5e:	f04f 0b00 	mov.w	fp, #0
 8005a62:	4652      	mov	r2, sl
 8005a64:	465b      	mov	r3, fp
 8005a66:	f04f 0000 	mov.w	r0, #0
 8005a6a:	f04f 0100 	mov.w	r1, #0
 8005a6e:	0159      	lsls	r1, r3, #5
 8005a70:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005a74:	0150      	lsls	r0, r2, #5
 8005a76:	4602      	mov	r2, r0
 8005a78:	460b      	mov	r3, r1
 8005a7a:	ebb2 080a 	subs.w	r8, r2, sl
 8005a7e:	eb63 090b 	sbc.w	r9, r3, fp
 8005a82:	f04f 0200 	mov.w	r2, #0
 8005a86:	f04f 0300 	mov.w	r3, #0
 8005a8a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005a8e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005a92:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005a96:	ebb2 0408 	subs.w	r4, r2, r8
 8005a9a:	eb63 0509 	sbc.w	r5, r3, r9
 8005a9e:	f04f 0200 	mov.w	r2, #0
 8005aa2:	f04f 0300 	mov.w	r3, #0
 8005aa6:	00eb      	lsls	r3, r5, #3
 8005aa8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005aac:	00e2      	lsls	r2, r4, #3
 8005aae:	4614      	mov	r4, r2
 8005ab0:	461d      	mov	r5, r3
 8005ab2:	eb14 030a 	adds.w	r3, r4, sl
 8005ab6:	603b      	str	r3, [r7, #0]
 8005ab8:	eb45 030b 	adc.w	r3, r5, fp
 8005abc:	607b      	str	r3, [r7, #4]
 8005abe:	f04f 0200 	mov.w	r2, #0
 8005ac2:	f04f 0300 	mov.w	r3, #0
 8005ac6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005aca:	4629      	mov	r1, r5
 8005acc:	028b      	lsls	r3, r1, #10
 8005ace:	4621      	mov	r1, r4
 8005ad0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ad4:	4621      	mov	r1, r4
 8005ad6:	028a      	lsls	r2, r1, #10
 8005ad8:	4610      	mov	r0, r2
 8005ada:	4619      	mov	r1, r3
 8005adc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ade:	2200      	movs	r2, #0
 8005ae0:	60bb      	str	r3, [r7, #8]
 8005ae2:	60fa      	str	r2, [r7, #12]
 8005ae4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ae8:	f7fb f8d6 	bl	8000c98 <__aeabi_uldivmod>
 8005aec:	4602      	mov	r2, r0
 8005aee:	460b      	mov	r3, r1
 8005af0:	4613      	mov	r3, r2
 8005af2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005af4:	4b0b      	ldr	r3, [pc, #44]	; (8005b24 <HAL_RCC_GetSysClockFreq+0x180>)
 8005af6:	685b      	ldr	r3, [r3, #4]
 8005af8:	0c1b      	lsrs	r3, r3, #16
 8005afa:	f003 0303 	and.w	r3, r3, #3
 8005afe:	3301      	adds	r3, #1
 8005b00:	005b      	lsls	r3, r3, #1
 8005b02:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005b04:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005b06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b0c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005b0e:	e002      	b.n	8005b16 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b10:	4b05      	ldr	r3, [pc, #20]	; (8005b28 <HAL_RCC_GetSysClockFreq+0x184>)
 8005b12:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005b14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3740      	adds	r7, #64	; 0x40
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b22:	bf00      	nop
 8005b24:	40023800 	.word	0x40023800
 8005b28:	00f42400 	.word	0x00f42400
 8005b2c:	017d7840 	.word	0x017d7840

08005b30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005b30:	b480      	push	{r7}
 8005b32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005b34:	4b03      	ldr	r3, [pc, #12]	; (8005b44 <HAL_RCC_GetHCLKFreq+0x14>)
 8005b36:	681b      	ldr	r3, [r3, #0]
}
 8005b38:	4618      	mov	r0, r3
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr
 8005b42:	bf00      	nop
 8005b44:	20000078 	.word	0x20000078

08005b48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005b48:	b580      	push	{r7, lr}
 8005b4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005b4c:	f7ff fff0 	bl	8005b30 <HAL_RCC_GetHCLKFreq>
 8005b50:	4602      	mov	r2, r0
 8005b52:	4b05      	ldr	r3, [pc, #20]	; (8005b68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	0a9b      	lsrs	r3, r3, #10
 8005b58:	f003 0307 	and.w	r3, r3, #7
 8005b5c:	4903      	ldr	r1, [pc, #12]	; (8005b6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005b5e:	5ccb      	ldrb	r3, [r1, r3]
 8005b60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b64:	4618      	mov	r0, r3
 8005b66:	bd80      	pop	{r7, pc}
 8005b68:	40023800 	.word	0x40023800
 8005b6c:	0800d474 	.word	0x0800d474

08005b70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b70:	b580      	push	{r7, lr}
 8005b72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005b74:	f7ff ffdc 	bl	8005b30 <HAL_RCC_GetHCLKFreq>
 8005b78:	4602      	mov	r2, r0
 8005b7a:	4b05      	ldr	r3, [pc, #20]	; (8005b90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b7c:	689b      	ldr	r3, [r3, #8]
 8005b7e:	0b5b      	lsrs	r3, r3, #13
 8005b80:	f003 0307 	and.w	r3, r3, #7
 8005b84:	4903      	ldr	r1, [pc, #12]	; (8005b94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b86:	5ccb      	ldrb	r3, [r1, r3]
 8005b88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	bd80      	pop	{r7, pc}
 8005b90:	40023800 	.word	0x40023800
 8005b94:	0800d474 	.word	0x0800d474

08005b98 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b082      	sub	sp, #8
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d101      	bne.n	8005baa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e07b      	b.n	8005ca2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d108      	bne.n	8005bc4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	685b      	ldr	r3, [r3, #4]
 8005bb6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005bba:	d009      	beq.n	8005bd0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	61da      	str	r2, [r3, #28]
 8005bc2:	e005      	b.n	8005bd0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005bdc:	b2db      	uxtb	r3, r3
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d106      	bne.n	8005bf0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	2200      	movs	r2, #0
 8005be6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f7fe f934 	bl	8003e58 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	681a      	ldr	r2, [r3, #0]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c06:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	689b      	ldr	r3, [r3, #8]
 8005c14:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005c18:	431a      	orrs	r2, r3
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	68db      	ldr	r3, [r3, #12]
 8005c1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005c22:	431a      	orrs	r2, r3
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	691b      	ldr	r3, [r3, #16]
 8005c28:	f003 0302 	and.w	r3, r3, #2
 8005c2c:	431a      	orrs	r2, r3
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	695b      	ldr	r3, [r3, #20]
 8005c32:	f003 0301 	and.w	r3, r3, #1
 8005c36:	431a      	orrs	r2, r3
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	699b      	ldr	r3, [r3, #24]
 8005c3c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005c40:	431a      	orrs	r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	69db      	ldr	r3, [r3, #28]
 8005c46:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005c4a:	431a      	orrs	r2, r3
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	6a1b      	ldr	r3, [r3, #32]
 8005c50:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c54:	ea42 0103 	orr.w	r1, r2, r3
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c5c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	430a      	orrs	r2, r1
 8005c66:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	0c1b      	lsrs	r3, r3, #16
 8005c6e:	f003 0104 	and.w	r1, r3, #4
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c76:	f003 0210 	and.w	r2, r3, #16
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	430a      	orrs	r2, r1
 8005c80:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	69da      	ldr	r2, [r3, #28]
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005c90:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	2200      	movs	r2, #0
 8005c96:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005ca0:	2300      	movs	r3, #0
}
 8005ca2:	4618      	mov	r0, r3
 8005ca4:	3708      	adds	r7, #8
 8005ca6:	46bd      	mov	sp, r7
 8005ca8:	bd80      	pop	{r7, pc}

08005caa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005caa:	b580      	push	{r7, lr}
 8005cac:	b088      	sub	sp, #32
 8005cae:	af00      	add	r7, sp, #0
 8005cb0:	60f8      	str	r0, [r7, #12]
 8005cb2:	60b9      	str	r1, [r7, #8]
 8005cb4:	603b      	str	r3, [r7, #0]
 8005cb6:	4613      	mov	r3, r2
 8005cb8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005cba:	2300      	movs	r3, #0
 8005cbc:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005cc4:	2b01      	cmp	r3, #1
 8005cc6:	d101      	bne.n	8005ccc <HAL_SPI_Transmit+0x22>
 8005cc8:	2302      	movs	r3, #2
 8005cca:	e126      	b.n	8005f1a <HAL_SPI_Transmit+0x270>
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	2201      	movs	r2, #1
 8005cd0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005cd4:	f7fe fc64 	bl	80045a0 <HAL_GetTick>
 8005cd8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005cda:	88fb      	ldrh	r3, [r7, #6]
 8005cdc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005ce4:	b2db      	uxtb	r3, r3
 8005ce6:	2b01      	cmp	r3, #1
 8005ce8:	d002      	beq.n	8005cf0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005cea:	2302      	movs	r3, #2
 8005cec:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005cee:	e10b      	b.n	8005f08 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005cf0:	68bb      	ldr	r3, [r7, #8]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d002      	beq.n	8005cfc <HAL_SPI_Transmit+0x52>
 8005cf6:	88fb      	ldrh	r3, [r7, #6]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d102      	bne.n	8005d02 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005cfc:	2301      	movs	r3, #1
 8005cfe:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005d00:	e102      	b.n	8005f08 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	2203      	movs	r2, #3
 8005d06:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	68ba      	ldr	r2, [r7, #8]
 8005d14:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	88fa      	ldrh	r2, [r7, #6]
 8005d1a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	88fa      	ldrh	r2, [r7, #6]
 8005d20:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2200      	movs	r2, #0
 8005d26:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2200      	movs	r2, #0
 8005d38:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	2200      	movs	r2, #0
 8005d3e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d48:	d10f      	bne.n	8005d6a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	681a      	ldr	r2, [r3, #0]
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d58:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005d68:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d74:	2b40      	cmp	r3, #64	; 0x40
 8005d76:	d007      	beq.n	8005d88 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	681a      	ldr	r2, [r3, #0]
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005d86:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005d88:	68fb      	ldr	r3, [r7, #12]
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005d90:	d14b      	bne.n	8005e2a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	685b      	ldr	r3, [r3, #4]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d002      	beq.n	8005da0 <HAL_SPI_Transmit+0xf6>
 8005d9a:	8afb      	ldrh	r3, [r7, #22]
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d13e      	bne.n	8005e1e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da4:	881a      	ldrh	r2, [r3, #0]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db0:	1c9a      	adds	r2, r3, #2
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005db6:	68fb      	ldr	r3, [r7, #12]
 8005db8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dba:	b29b      	uxth	r3, r3
 8005dbc:	3b01      	subs	r3, #1
 8005dbe:	b29a      	uxth	r2, r3
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005dc4:	e02b      	b.n	8005e1e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	689b      	ldr	r3, [r3, #8]
 8005dcc:	f003 0302 	and.w	r3, r3, #2
 8005dd0:	2b02      	cmp	r3, #2
 8005dd2:	d112      	bne.n	8005dfa <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005dd8:	881a      	ldrh	r2, [r3, #0]
 8005dda:	68fb      	ldr	r3, [r7, #12]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005de4:	1c9a      	adds	r2, r3, #2
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005dee:	b29b      	uxth	r3, r3
 8005df0:	3b01      	subs	r3, #1
 8005df2:	b29a      	uxth	r2, r3
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	86da      	strh	r2, [r3, #54]	; 0x36
 8005df8:	e011      	b.n	8005e1e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005dfa:	f7fe fbd1 	bl	80045a0 <HAL_GetTick>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	69bb      	ldr	r3, [r7, #24]
 8005e02:	1ad3      	subs	r3, r2, r3
 8005e04:	683a      	ldr	r2, [r7, #0]
 8005e06:	429a      	cmp	r2, r3
 8005e08:	d803      	bhi.n	8005e12 <HAL_SPI_Transmit+0x168>
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e10:	d102      	bne.n	8005e18 <HAL_SPI_Transmit+0x16e>
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d102      	bne.n	8005e1e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005e18:	2303      	movs	r3, #3
 8005e1a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005e1c:	e074      	b.n	8005f08 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e22:	b29b      	uxth	r3, r3
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d1ce      	bne.n	8005dc6 <HAL_SPI_Transmit+0x11c>
 8005e28:	e04c      	b.n	8005ec4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d002      	beq.n	8005e38 <HAL_SPI_Transmit+0x18e>
 8005e32:	8afb      	ldrh	r3, [r7, #22]
 8005e34:	2b01      	cmp	r3, #1
 8005e36:	d140      	bne.n	8005eba <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	330c      	adds	r3, #12
 8005e42:	7812      	ldrb	r2, [r2, #0]
 8005e44:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e4a:	1c5a      	adds	r2, r3, #1
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e54:	b29b      	uxth	r3, r3
 8005e56:	3b01      	subs	r3, #1
 8005e58:	b29a      	uxth	r2, r3
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005e5e:	e02c      	b.n	8005eba <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	689b      	ldr	r3, [r3, #8]
 8005e66:	f003 0302 	and.w	r3, r3, #2
 8005e6a:	2b02      	cmp	r3, #2
 8005e6c:	d113      	bne.n	8005e96 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	330c      	adds	r3, #12
 8005e78:	7812      	ldrb	r2, [r2, #0]
 8005e7a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e80:	1c5a      	adds	r2, r3, #1
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	3b01      	subs	r3, #1
 8005e8e:	b29a      	uxth	r2, r3
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	86da      	strh	r2, [r3, #54]	; 0x36
 8005e94:	e011      	b.n	8005eba <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005e96:	f7fe fb83 	bl	80045a0 <HAL_GetTick>
 8005e9a:	4602      	mov	r2, r0
 8005e9c:	69bb      	ldr	r3, [r7, #24]
 8005e9e:	1ad3      	subs	r3, r2, r3
 8005ea0:	683a      	ldr	r2, [r7, #0]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d803      	bhi.n	8005eae <HAL_SPI_Transmit+0x204>
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005eac:	d102      	bne.n	8005eb4 <HAL_SPI_Transmit+0x20a>
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d102      	bne.n	8005eba <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005eb4:	2303      	movs	r3, #3
 8005eb6:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005eb8:	e026      	b.n	8005f08 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ebe:	b29b      	uxth	r3, r3
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d1cd      	bne.n	8005e60 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005ec4:	69ba      	ldr	r2, [r7, #24]
 8005ec6:	6839      	ldr	r1, [r7, #0]
 8005ec8:	68f8      	ldr	r0, [r7, #12]
 8005eca:	f000 fbcb 	bl	8006664 <SPI_EndRxTxTransaction>
 8005ece:	4603      	mov	r3, r0
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d002      	beq.n	8005eda <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	2220      	movs	r2, #32
 8005ed8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	689b      	ldr	r3, [r3, #8]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d10a      	bne.n	8005ef8 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005ee2:	2300      	movs	r3, #0
 8005ee4:	613b      	str	r3, [r7, #16]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	68db      	ldr	r3, [r3, #12]
 8005eec:	613b      	str	r3, [r7, #16]
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	613b      	str	r3, [r7, #16]
 8005ef6:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d002      	beq.n	8005f06 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005f00:	2301      	movs	r3, #1
 8005f02:	77fb      	strb	r3, [r7, #31]
 8005f04:	e000      	b.n	8005f08 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005f06:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	2201      	movs	r2, #1
 8005f0c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2200      	movs	r2, #0
 8005f14:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005f18:	7ffb      	ldrb	r3, [r7, #31]
}
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	3720      	adds	r7, #32
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}

08005f22 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005f22:	b580      	push	{r7, lr}
 8005f24:	b088      	sub	sp, #32
 8005f26:	af02      	add	r7, sp, #8
 8005f28:	60f8      	str	r0, [r7, #12]
 8005f2a:	60b9      	str	r1, [r7, #8]
 8005f2c:	603b      	str	r3, [r7, #0]
 8005f2e:	4613      	mov	r3, r2
 8005f30:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005f32:	2300      	movs	r3, #0
 8005f34:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	685b      	ldr	r3, [r3, #4]
 8005f3a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005f3e:	d112      	bne.n	8005f66 <HAL_SPI_Receive+0x44>
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d10e      	bne.n	8005f66 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	2204      	movs	r2, #4
 8005f4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005f50:	88fa      	ldrh	r2, [r7, #6]
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	9300      	str	r3, [sp, #0]
 8005f56:	4613      	mov	r3, r2
 8005f58:	68ba      	ldr	r2, [r7, #8]
 8005f5a:	68b9      	ldr	r1, [r7, #8]
 8005f5c:	68f8      	ldr	r0, [r7, #12]
 8005f5e:	f000 f8f1 	bl	8006144 <HAL_SPI_TransmitReceive>
 8005f62:	4603      	mov	r3, r0
 8005f64:	e0ea      	b.n	800613c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005f6c:	2b01      	cmp	r3, #1
 8005f6e:	d101      	bne.n	8005f74 <HAL_SPI_Receive+0x52>
 8005f70:	2302      	movs	r3, #2
 8005f72:	e0e3      	b.n	800613c <HAL_SPI_Receive+0x21a>
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005f7c:	f7fe fb10 	bl	80045a0 <HAL_GetTick>
 8005f80:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005f88:	b2db      	uxtb	r3, r3
 8005f8a:	2b01      	cmp	r3, #1
 8005f8c:	d002      	beq.n	8005f94 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005f8e:	2302      	movs	r3, #2
 8005f90:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005f92:	e0ca      	b.n	800612a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d002      	beq.n	8005fa0 <HAL_SPI_Receive+0x7e>
 8005f9a:	88fb      	ldrh	r3, [r7, #6]
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d102      	bne.n	8005fa6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005fa0:	2301      	movs	r3, #1
 8005fa2:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005fa4:	e0c1      	b.n	800612a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	2204      	movs	r2, #4
 8005faa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2200      	movs	r2, #0
 8005fb2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	68ba      	ldr	r2, [r7, #8]
 8005fb8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	88fa      	ldrh	r2, [r7, #6]
 8005fbe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005fc0:	68fb      	ldr	r3, [r7, #12]
 8005fc2:	88fa      	ldrh	r2, [r7, #6]
 8005fc4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	2200      	movs	r2, #0
 8005fca:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	2200      	movs	r2, #0
 8005fdc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005fec:	d10f      	bne.n	800600e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ffc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005ffe:	68fb      	ldr	r3, [r7, #12]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	681a      	ldr	r2, [r3, #0]
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800600c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006018:	2b40      	cmp	r3, #64	; 0x40
 800601a:	d007      	beq.n	800602c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800601c:	68fb      	ldr	r3, [r7, #12]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	681a      	ldr	r2, [r3, #0]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800602a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	68db      	ldr	r3, [r3, #12]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d162      	bne.n	80060fa <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8006034:	e02e      	b.n	8006094 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	689b      	ldr	r3, [r3, #8]
 800603c:	f003 0301 	and.w	r3, r3, #1
 8006040:	2b01      	cmp	r3, #1
 8006042:	d115      	bne.n	8006070 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f103 020c 	add.w	r2, r3, #12
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006050:	7812      	ldrb	r2, [r2, #0]
 8006052:	b2d2      	uxtb	r2, r2
 8006054:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800605a:	1c5a      	adds	r2, r3, #1
 800605c:	68fb      	ldr	r3, [r7, #12]
 800605e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006064:	b29b      	uxth	r3, r3
 8006066:	3b01      	subs	r3, #1
 8006068:	b29a      	uxth	r2, r3
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800606e:	e011      	b.n	8006094 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006070:	f7fe fa96 	bl	80045a0 <HAL_GetTick>
 8006074:	4602      	mov	r2, r0
 8006076:	693b      	ldr	r3, [r7, #16]
 8006078:	1ad3      	subs	r3, r2, r3
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	429a      	cmp	r2, r3
 800607e:	d803      	bhi.n	8006088 <HAL_SPI_Receive+0x166>
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006086:	d102      	bne.n	800608e <HAL_SPI_Receive+0x16c>
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d102      	bne.n	8006094 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800608e:	2303      	movs	r3, #3
 8006090:	75fb      	strb	r3, [r7, #23]
          goto error;
 8006092:	e04a      	b.n	800612a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006098:	b29b      	uxth	r3, r3
 800609a:	2b00      	cmp	r3, #0
 800609c:	d1cb      	bne.n	8006036 <HAL_SPI_Receive+0x114>
 800609e:	e031      	b.n	8006104 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	689b      	ldr	r3, [r3, #8]
 80060a6:	f003 0301 	and.w	r3, r3, #1
 80060aa:	2b01      	cmp	r3, #1
 80060ac:	d113      	bne.n	80060d6 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	68da      	ldr	r2, [r3, #12]
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060b8:	b292      	uxth	r2, r2
 80060ba:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060c0:	1c9a      	adds	r2, r3, #2
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060ca:	b29b      	uxth	r3, r3
 80060cc:	3b01      	subs	r3, #1
 80060ce:	b29a      	uxth	r2, r3
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80060d4:	e011      	b.n	80060fa <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80060d6:	f7fe fa63 	bl	80045a0 <HAL_GetTick>
 80060da:	4602      	mov	r2, r0
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	683a      	ldr	r2, [r7, #0]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d803      	bhi.n	80060ee <HAL_SPI_Receive+0x1cc>
 80060e6:	683b      	ldr	r3, [r7, #0]
 80060e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80060ec:	d102      	bne.n	80060f4 <HAL_SPI_Receive+0x1d2>
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d102      	bne.n	80060fa <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 80060f4:	2303      	movs	r3, #3
 80060f6:	75fb      	strb	r3, [r7, #23]
          goto error;
 80060f8:	e017      	b.n	800612a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80060fe:	b29b      	uxth	r3, r3
 8006100:	2b00      	cmp	r3, #0
 8006102:	d1cd      	bne.n	80060a0 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006104:	693a      	ldr	r2, [r7, #16]
 8006106:	6839      	ldr	r1, [r7, #0]
 8006108:	68f8      	ldr	r0, [r7, #12]
 800610a:	f000 fa45 	bl	8006598 <SPI_EndRxTransaction>
 800610e:	4603      	mov	r3, r0
 8006110:	2b00      	cmp	r3, #0
 8006112:	d002      	beq.n	800611a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006114:	68fb      	ldr	r3, [r7, #12]
 8006116:	2220      	movs	r2, #32
 8006118:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800611e:	2b00      	cmp	r3, #0
 8006120:	d002      	beq.n	8006128 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	75fb      	strb	r3, [r7, #23]
 8006126:	e000      	b.n	800612a <HAL_SPI_Receive+0x208>
  }

error :
 8006128:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	2201      	movs	r2, #1
 800612e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	2200      	movs	r2, #0
 8006136:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800613a:	7dfb      	ldrb	r3, [r7, #23]
}
 800613c:	4618      	mov	r0, r3
 800613e:	3718      	adds	r7, #24
 8006140:	46bd      	mov	sp, r7
 8006142:	bd80      	pop	{r7, pc}

08006144 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b08c      	sub	sp, #48	; 0x30
 8006148:	af00      	add	r7, sp, #0
 800614a:	60f8      	str	r0, [r7, #12]
 800614c:	60b9      	str	r1, [r7, #8]
 800614e:	607a      	str	r2, [r7, #4]
 8006150:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006152:	2301      	movs	r3, #1
 8006154:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8006156:	2300      	movs	r3, #0
 8006158:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006162:	2b01      	cmp	r3, #1
 8006164:	d101      	bne.n	800616a <HAL_SPI_TransmitReceive+0x26>
 8006166:	2302      	movs	r3, #2
 8006168:	e18a      	b.n	8006480 <HAL_SPI_TransmitReceive+0x33c>
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	2201      	movs	r2, #1
 800616e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006172:	f7fe fa15 	bl	80045a0 <HAL_GetTick>
 8006176:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800617e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	685b      	ldr	r3, [r3, #4]
 8006186:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006188:	887b      	ldrh	r3, [r7, #2]
 800618a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800618c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006190:	2b01      	cmp	r3, #1
 8006192:	d00f      	beq.n	80061b4 <HAL_SPI_TransmitReceive+0x70>
 8006194:	69fb      	ldr	r3, [r7, #28]
 8006196:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800619a:	d107      	bne.n	80061ac <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d103      	bne.n	80061ac <HAL_SPI_TransmitReceive+0x68>
 80061a4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80061a8:	2b04      	cmp	r3, #4
 80061aa:	d003      	beq.n	80061b4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80061ac:	2302      	movs	r3, #2
 80061ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80061b2:	e15b      	b.n	800646c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d005      	beq.n	80061c6 <HAL_SPI_TransmitReceive+0x82>
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d002      	beq.n	80061c6 <HAL_SPI_TransmitReceive+0x82>
 80061c0:	887b      	ldrh	r3, [r7, #2]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d103      	bne.n	80061ce <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80061c6:	2301      	movs	r3, #1
 80061c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80061cc:	e14e      	b.n	800646c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80061d4:	b2db      	uxtb	r3, r3
 80061d6:	2b04      	cmp	r3, #4
 80061d8:	d003      	beq.n	80061e2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2205      	movs	r2, #5
 80061de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	2200      	movs	r2, #0
 80061e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	687a      	ldr	r2, [r7, #4]
 80061ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	887a      	ldrh	r2, [r7, #2]
 80061f2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	887a      	ldrh	r2, [r7, #2]
 80061f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	68ba      	ldr	r2, [r7, #8]
 80061fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	887a      	ldrh	r2, [r7, #2]
 8006204:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	887a      	ldrh	r2, [r7, #2]
 800620a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2200      	movs	r2, #0
 8006210:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	2200      	movs	r2, #0
 8006216:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006218:	68fb      	ldr	r3, [r7, #12]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006222:	2b40      	cmp	r3, #64	; 0x40
 8006224:	d007      	beq.n	8006236 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	681a      	ldr	r2, [r3, #0]
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006234:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	68db      	ldr	r3, [r3, #12]
 800623a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800623e:	d178      	bne.n	8006332 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	685b      	ldr	r3, [r3, #4]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d002      	beq.n	800624e <HAL_SPI_TransmitReceive+0x10a>
 8006248:	8b7b      	ldrh	r3, [r7, #26]
 800624a:	2b01      	cmp	r3, #1
 800624c:	d166      	bne.n	800631c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006252:	881a      	ldrh	r2, [r3, #0]
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800625e:	1c9a      	adds	r2, r3, #2
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006268:	b29b      	uxth	r3, r3
 800626a:	3b01      	subs	r3, #1
 800626c:	b29a      	uxth	r2, r3
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006272:	e053      	b.n	800631c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	689b      	ldr	r3, [r3, #8]
 800627a:	f003 0302 	and.w	r3, r3, #2
 800627e:	2b02      	cmp	r3, #2
 8006280:	d11b      	bne.n	80062ba <HAL_SPI_TransmitReceive+0x176>
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006286:	b29b      	uxth	r3, r3
 8006288:	2b00      	cmp	r3, #0
 800628a:	d016      	beq.n	80062ba <HAL_SPI_TransmitReceive+0x176>
 800628c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800628e:	2b01      	cmp	r3, #1
 8006290:	d113      	bne.n	80062ba <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006296:	881a      	ldrh	r2, [r3, #0]
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800629e:	68fb      	ldr	r3, [r7, #12]
 80062a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062a2:	1c9a      	adds	r2, r3, #2
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062ac:	b29b      	uxth	r3, r3
 80062ae:	3b01      	subs	r3, #1
 80062b0:	b29a      	uxth	r2, r3
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80062b6:	2300      	movs	r3, #0
 80062b8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	689b      	ldr	r3, [r3, #8]
 80062c0:	f003 0301 	and.w	r3, r3, #1
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d119      	bne.n	80062fc <HAL_SPI_TransmitReceive+0x1b8>
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062cc:	b29b      	uxth	r3, r3
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	d014      	beq.n	80062fc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80062d2:	68fb      	ldr	r3, [r7, #12]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	68da      	ldr	r2, [r3, #12]
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062dc:	b292      	uxth	r2, r2
 80062de:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062e4:	1c9a      	adds	r2, r3, #2
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062ee:	b29b      	uxth	r3, r3
 80062f0:	3b01      	subs	r3, #1
 80062f2:	b29a      	uxth	r2, r3
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80062f8:	2301      	movs	r3, #1
 80062fa:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80062fc:	f7fe f950 	bl	80045a0 <HAL_GetTick>
 8006300:	4602      	mov	r2, r0
 8006302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006304:	1ad3      	subs	r3, r2, r3
 8006306:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006308:	429a      	cmp	r2, r3
 800630a:	d807      	bhi.n	800631c <HAL_SPI_TransmitReceive+0x1d8>
 800630c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800630e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006312:	d003      	beq.n	800631c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8006314:	2303      	movs	r3, #3
 8006316:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800631a:	e0a7      	b.n	800646c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006320:	b29b      	uxth	r3, r3
 8006322:	2b00      	cmp	r3, #0
 8006324:	d1a6      	bne.n	8006274 <HAL_SPI_TransmitReceive+0x130>
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800632a:	b29b      	uxth	r3, r3
 800632c:	2b00      	cmp	r3, #0
 800632e:	d1a1      	bne.n	8006274 <HAL_SPI_TransmitReceive+0x130>
 8006330:	e07c      	b.n	800642c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	685b      	ldr	r3, [r3, #4]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d002      	beq.n	8006340 <HAL_SPI_TransmitReceive+0x1fc>
 800633a:	8b7b      	ldrh	r3, [r7, #26]
 800633c:	2b01      	cmp	r3, #1
 800633e:	d16b      	bne.n	8006418 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	330c      	adds	r3, #12
 800634a:	7812      	ldrb	r2, [r2, #0]
 800634c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006352:	1c5a      	adds	r2, r3, #1
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800635c:	b29b      	uxth	r3, r3
 800635e:	3b01      	subs	r3, #1
 8006360:	b29a      	uxth	r2, r3
 8006362:	68fb      	ldr	r3, [r7, #12]
 8006364:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006366:	e057      	b.n	8006418 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	f003 0302 	and.w	r3, r3, #2
 8006372:	2b02      	cmp	r3, #2
 8006374:	d11c      	bne.n	80063b0 <HAL_SPI_TransmitReceive+0x26c>
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800637a:	b29b      	uxth	r3, r3
 800637c:	2b00      	cmp	r3, #0
 800637e:	d017      	beq.n	80063b0 <HAL_SPI_TransmitReceive+0x26c>
 8006380:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006382:	2b01      	cmp	r3, #1
 8006384:	d114      	bne.n	80063b0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	681b      	ldr	r3, [r3, #0]
 800638e:	330c      	adds	r3, #12
 8006390:	7812      	ldrb	r2, [r2, #0]
 8006392:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006398:	1c5a      	adds	r2, r3, #1
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80063a2:	b29b      	uxth	r3, r3
 80063a4:	3b01      	subs	r3, #1
 80063a6:	b29a      	uxth	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80063ac:	2300      	movs	r3, #0
 80063ae:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	f003 0301 	and.w	r3, r3, #1
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d119      	bne.n	80063f2 <HAL_SPI_TransmitReceive+0x2ae>
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063c2:	b29b      	uxth	r3, r3
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d014      	beq.n	80063f2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	68da      	ldr	r2, [r3, #12]
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063d2:	b2d2      	uxtb	r2, r2
 80063d4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063da:	1c5a      	adds	r2, r3, #1
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80063e0:	68fb      	ldr	r3, [r7, #12]
 80063e2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80063e4:	b29b      	uxth	r3, r3
 80063e6:	3b01      	subs	r3, #1
 80063e8:	b29a      	uxth	r2, r3
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80063ee:	2301      	movs	r3, #1
 80063f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80063f2:	f7fe f8d5 	bl	80045a0 <HAL_GetTick>
 80063f6:	4602      	mov	r2, r0
 80063f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063fa:	1ad3      	subs	r3, r2, r3
 80063fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80063fe:	429a      	cmp	r2, r3
 8006400:	d803      	bhi.n	800640a <HAL_SPI_TransmitReceive+0x2c6>
 8006402:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006404:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006408:	d102      	bne.n	8006410 <HAL_SPI_TransmitReceive+0x2cc>
 800640a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800640c:	2b00      	cmp	r3, #0
 800640e:	d103      	bne.n	8006418 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8006410:	2303      	movs	r3, #3
 8006412:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8006416:	e029      	b.n	800646c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800641c:	b29b      	uxth	r3, r3
 800641e:	2b00      	cmp	r3, #0
 8006420:	d1a2      	bne.n	8006368 <HAL_SPI_TransmitReceive+0x224>
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006426:	b29b      	uxth	r3, r3
 8006428:	2b00      	cmp	r3, #0
 800642a:	d19d      	bne.n	8006368 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800642c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800642e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8006430:	68f8      	ldr	r0, [r7, #12]
 8006432:	f000 f917 	bl	8006664 <SPI_EndRxTxTransaction>
 8006436:	4603      	mov	r3, r0
 8006438:	2b00      	cmp	r3, #0
 800643a:	d006      	beq.n	800644a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800643c:	2301      	movs	r3, #1
 800643e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2220      	movs	r2, #32
 8006446:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006448:	e010      	b.n	800646c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	689b      	ldr	r3, [r3, #8]
 800644e:	2b00      	cmp	r3, #0
 8006450:	d10b      	bne.n	800646a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006452:	2300      	movs	r3, #0
 8006454:	617b      	str	r3, [r7, #20]
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	68db      	ldr	r3, [r3, #12]
 800645c:	617b      	str	r3, [r7, #20]
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	689b      	ldr	r3, [r3, #8]
 8006464:	617b      	str	r3, [r7, #20]
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	e000      	b.n	800646c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800646a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2201      	movs	r2, #1
 8006470:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2200      	movs	r2, #0
 8006478:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800647c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006480:	4618      	mov	r0, r3
 8006482:	3730      	adds	r7, #48	; 0x30
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}

08006488 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006488:	b580      	push	{r7, lr}
 800648a:	b088      	sub	sp, #32
 800648c:	af00      	add	r7, sp, #0
 800648e:	60f8      	str	r0, [r7, #12]
 8006490:	60b9      	str	r1, [r7, #8]
 8006492:	603b      	str	r3, [r7, #0]
 8006494:	4613      	mov	r3, r2
 8006496:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006498:	f7fe f882 	bl	80045a0 <HAL_GetTick>
 800649c:	4602      	mov	r2, r0
 800649e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064a0:	1a9b      	subs	r3, r3, r2
 80064a2:	683a      	ldr	r2, [r7, #0]
 80064a4:	4413      	add	r3, r2
 80064a6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80064a8:	f7fe f87a 	bl	80045a0 <HAL_GetTick>
 80064ac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80064ae:	4b39      	ldr	r3, [pc, #228]	; (8006594 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	015b      	lsls	r3, r3, #5
 80064b4:	0d1b      	lsrs	r3, r3, #20
 80064b6:	69fa      	ldr	r2, [r7, #28]
 80064b8:	fb02 f303 	mul.w	r3, r2, r3
 80064bc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80064be:	e054      	b.n	800656a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80064c0:	683b      	ldr	r3, [r7, #0]
 80064c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80064c6:	d050      	beq.n	800656a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80064c8:	f7fe f86a 	bl	80045a0 <HAL_GetTick>
 80064cc:	4602      	mov	r2, r0
 80064ce:	69bb      	ldr	r3, [r7, #24]
 80064d0:	1ad3      	subs	r3, r2, r3
 80064d2:	69fa      	ldr	r2, [r7, #28]
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d902      	bls.n	80064de <SPI_WaitFlagStateUntilTimeout+0x56>
 80064d8:	69fb      	ldr	r3, [r7, #28]
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d13d      	bne.n	800655a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	685a      	ldr	r2, [r3, #4]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80064ec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80064f6:	d111      	bne.n	800651c <SPI_WaitFlagStateUntilTimeout+0x94>
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	689b      	ldr	r3, [r3, #8]
 80064fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006500:	d004      	beq.n	800650c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	689b      	ldr	r3, [r3, #8]
 8006506:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800650a:	d107      	bne.n	800651c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681a      	ldr	r2, [r3, #0]
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800651a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006520:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006524:	d10f      	bne.n	8006546 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006526:	68fb      	ldr	r3, [r7, #12]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	68fb      	ldr	r3, [r7, #12]
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006534:	601a      	str	r2, [r3, #0]
 8006536:	68fb      	ldr	r3, [r7, #12]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006544:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	2201      	movs	r2, #1
 800654a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	2200      	movs	r2, #0
 8006552:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	e017      	b.n	800658a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800655a:	697b      	ldr	r3, [r7, #20]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d101      	bne.n	8006564 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006560:	2300      	movs	r3, #0
 8006562:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	3b01      	subs	r3, #1
 8006568:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	689a      	ldr	r2, [r3, #8]
 8006570:	68bb      	ldr	r3, [r7, #8]
 8006572:	4013      	ands	r3, r2
 8006574:	68ba      	ldr	r2, [r7, #8]
 8006576:	429a      	cmp	r2, r3
 8006578:	bf0c      	ite	eq
 800657a:	2301      	moveq	r3, #1
 800657c:	2300      	movne	r3, #0
 800657e:	b2db      	uxtb	r3, r3
 8006580:	461a      	mov	r2, r3
 8006582:	79fb      	ldrb	r3, [r7, #7]
 8006584:	429a      	cmp	r2, r3
 8006586:	d19b      	bne.n	80064c0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006588:	2300      	movs	r3, #0
}
 800658a:	4618      	mov	r0, r3
 800658c:	3720      	adds	r7, #32
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}
 8006592:	bf00      	nop
 8006594:	20000078 	.word	0x20000078

08006598 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006598:	b580      	push	{r7, lr}
 800659a:	b086      	sub	sp, #24
 800659c:	af02      	add	r7, sp, #8
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065ac:	d111      	bne.n	80065d2 <SPI_EndRxTransaction+0x3a>
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	689b      	ldr	r3, [r3, #8]
 80065b2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065b6:	d004      	beq.n	80065c2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065c0:	d107      	bne.n	80065d2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80065d0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	685b      	ldr	r3, [r3, #4]
 80065d6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065da:	d12a      	bne.n	8006632 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065e4:	d012      	beq.n	800660c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	9300      	str	r3, [sp, #0]
 80065ea:	68bb      	ldr	r3, [r7, #8]
 80065ec:	2200      	movs	r2, #0
 80065ee:	2180      	movs	r1, #128	; 0x80
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f7ff ff49 	bl	8006488 <SPI_WaitFlagStateUntilTimeout>
 80065f6:	4603      	mov	r3, r0
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d02d      	beq.n	8006658 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006600:	f043 0220 	orr.w	r2, r3, #32
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006608:	2303      	movs	r3, #3
 800660a:	e026      	b.n	800665a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	9300      	str	r3, [sp, #0]
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	2200      	movs	r2, #0
 8006614:	2101      	movs	r1, #1
 8006616:	68f8      	ldr	r0, [r7, #12]
 8006618:	f7ff ff36 	bl	8006488 <SPI_WaitFlagStateUntilTimeout>
 800661c:	4603      	mov	r3, r0
 800661e:	2b00      	cmp	r3, #0
 8006620:	d01a      	beq.n	8006658 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006626:	f043 0220 	orr.w	r2, r3, #32
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800662e:	2303      	movs	r3, #3
 8006630:	e013      	b.n	800665a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	9300      	str	r3, [sp, #0]
 8006636:	68bb      	ldr	r3, [r7, #8]
 8006638:	2200      	movs	r2, #0
 800663a:	2101      	movs	r1, #1
 800663c:	68f8      	ldr	r0, [r7, #12]
 800663e:	f7ff ff23 	bl	8006488 <SPI_WaitFlagStateUntilTimeout>
 8006642:	4603      	mov	r3, r0
 8006644:	2b00      	cmp	r3, #0
 8006646:	d007      	beq.n	8006658 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800664c:	f043 0220 	orr.w	r2, r3, #32
 8006650:	68fb      	ldr	r3, [r7, #12]
 8006652:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006654:	2303      	movs	r3, #3
 8006656:	e000      	b.n	800665a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8006658:	2300      	movs	r3, #0
}
 800665a:	4618      	mov	r0, r3
 800665c:	3710      	adds	r7, #16
 800665e:	46bd      	mov	sp, r7
 8006660:	bd80      	pop	{r7, pc}
	...

08006664 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006664:	b580      	push	{r7, lr}
 8006666:	b088      	sub	sp, #32
 8006668:	af02      	add	r7, sp, #8
 800666a:	60f8      	str	r0, [r7, #12]
 800666c:	60b9      	str	r1, [r7, #8]
 800666e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006670:	4b1b      	ldr	r3, [pc, #108]	; (80066e0 <SPI_EndRxTxTransaction+0x7c>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a1b      	ldr	r2, [pc, #108]	; (80066e4 <SPI_EndRxTxTransaction+0x80>)
 8006676:	fba2 2303 	umull	r2, r3, r2, r3
 800667a:	0d5b      	lsrs	r3, r3, #21
 800667c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006680:	fb02 f303 	mul.w	r3, r2, r3
 8006684:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	685b      	ldr	r3, [r3, #4]
 800668a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800668e:	d112      	bne.n	80066b6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	9300      	str	r3, [sp, #0]
 8006694:	68bb      	ldr	r3, [r7, #8]
 8006696:	2200      	movs	r2, #0
 8006698:	2180      	movs	r1, #128	; 0x80
 800669a:	68f8      	ldr	r0, [r7, #12]
 800669c:	f7ff fef4 	bl	8006488 <SPI_WaitFlagStateUntilTimeout>
 80066a0:	4603      	mov	r3, r0
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	d016      	beq.n	80066d4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066aa:	f043 0220 	orr.w	r2, r3, #32
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80066b2:	2303      	movs	r3, #3
 80066b4:	e00f      	b.n	80066d6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80066b6:	697b      	ldr	r3, [r7, #20]
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d00a      	beq.n	80066d2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80066bc:	697b      	ldr	r3, [r7, #20]
 80066be:	3b01      	subs	r3, #1
 80066c0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80066cc:	2b80      	cmp	r3, #128	; 0x80
 80066ce:	d0f2      	beq.n	80066b6 <SPI_EndRxTxTransaction+0x52>
 80066d0:	e000      	b.n	80066d4 <SPI_EndRxTxTransaction+0x70>
        break;
 80066d2:	bf00      	nop
  }

  return HAL_OK;
 80066d4:	2300      	movs	r3, #0
}
 80066d6:	4618      	mov	r0, r3
 80066d8:	3718      	adds	r7, #24
 80066da:	46bd      	mov	sp, r7
 80066dc:	bd80      	pop	{r7, pc}
 80066de:	bf00      	nop
 80066e0:	20000078 	.word	0x20000078
 80066e4:	165e9f81 	.word	0x165e9f81

080066e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d101      	bne.n	80066fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066f6:	2301      	movs	r3, #1
 80066f8:	e041      	b.n	800677e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006700:	b2db      	uxtb	r3, r3
 8006702:	2b00      	cmp	r3, #0
 8006704:	d106      	bne.n	8006714 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2200      	movs	r2, #0
 800670a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800670e:	6878      	ldr	r0, [r7, #4]
 8006710:	f7fd fe14 	bl	800433c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2202      	movs	r2, #2
 8006718:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681a      	ldr	r2, [r3, #0]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	3304      	adds	r3, #4
 8006724:	4619      	mov	r1, r3
 8006726:	4610      	mov	r0, r2
 8006728:	f000 f9c0 	bl	8006aac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2201      	movs	r2, #1
 8006730:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2201      	movs	r2, #1
 8006738:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2201      	movs	r2, #1
 8006748:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2201      	movs	r2, #1
 8006758:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2201      	movs	r2, #1
 8006760:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	2201      	movs	r2, #1
 8006768:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2201      	movs	r2, #1
 8006770:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800677c:	2300      	movs	r3, #0
}
 800677e:	4618      	mov	r0, r3
 8006780:	3708      	adds	r7, #8
 8006782:	46bd      	mov	sp, r7
 8006784:	bd80      	pop	{r7, pc}
	...

08006788 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006788:	b480      	push	{r7}
 800678a:	b085      	sub	sp, #20
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006796:	b2db      	uxtb	r3, r3
 8006798:	2b01      	cmp	r3, #1
 800679a:	d001      	beq.n	80067a0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800679c:	2301      	movs	r3, #1
 800679e:	e044      	b.n	800682a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2202      	movs	r2, #2
 80067a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	68da      	ldr	r2, [r3, #12]
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	f042 0201 	orr.w	r2, r2, #1
 80067b6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	4a1e      	ldr	r2, [pc, #120]	; (8006838 <HAL_TIM_Base_Start_IT+0xb0>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d018      	beq.n	80067f4 <HAL_TIM_Base_Start_IT+0x6c>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067ca:	d013      	beq.n	80067f4 <HAL_TIM_Base_Start_IT+0x6c>
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a1a      	ldr	r2, [pc, #104]	; (800683c <HAL_TIM_Base_Start_IT+0xb4>)
 80067d2:	4293      	cmp	r3, r2
 80067d4:	d00e      	beq.n	80067f4 <HAL_TIM_Base_Start_IT+0x6c>
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4a19      	ldr	r2, [pc, #100]	; (8006840 <HAL_TIM_Base_Start_IT+0xb8>)
 80067dc:	4293      	cmp	r3, r2
 80067de:	d009      	beq.n	80067f4 <HAL_TIM_Base_Start_IT+0x6c>
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	4a17      	ldr	r2, [pc, #92]	; (8006844 <HAL_TIM_Base_Start_IT+0xbc>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d004      	beq.n	80067f4 <HAL_TIM_Base_Start_IT+0x6c>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a16      	ldr	r2, [pc, #88]	; (8006848 <HAL_TIM_Base_Start_IT+0xc0>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d111      	bne.n	8006818 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	689b      	ldr	r3, [r3, #8]
 80067fa:	f003 0307 	and.w	r3, r3, #7
 80067fe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2b06      	cmp	r3, #6
 8006804:	d010      	beq.n	8006828 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681a      	ldr	r2, [r3, #0]
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	f042 0201 	orr.w	r2, r2, #1
 8006814:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006816:	e007      	b.n	8006828 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	681a      	ldr	r2, [r3, #0]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f042 0201 	orr.w	r2, r2, #1
 8006826:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006828:	2300      	movs	r3, #0
}
 800682a:	4618      	mov	r0, r3
 800682c:	3714      	adds	r7, #20
 800682e:	46bd      	mov	sp, r7
 8006830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006834:	4770      	bx	lr
 8006836:	bf00      	nop
 8006838:	40010000 	.word	0x40010000
 800683c:	40000400 	.word	0x40000400
 8006840:	40000800 	.word	0x40000800
 8006844:	40000c00 	.word	0x40000c00
 8006848:	40014000 	.word	0x40014000

0800684c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800684c:	b580      	push	{r7, lr}
 800684e:	b082      	sub	sp, #8
 8006850:	af00      	add	r7, sp, #0
 8006852:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	691b      	ldr	r3, [r3, #16]
 800685a:	f003 0302 	and.w	r3, r3, #2
 800685e:	2b02      	cmp	r3, #2
 8006860:	d122      	bne.n	80068a8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68db      	ldr	r3, [r3, #12]
 8006868:	f003 0302 	and.w	r3, r3, #2
 800686c:	2b02      	cmp	r3, #2
 800686e:	d11b      	bne.n	80068a8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f06f 0202 	mvn.w	r2, #2
 8006878:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	2201      	movs	r2, #1
 800687e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	699b      	ldr	r3, [r3, #24]
 8006886:	f003 0303 	and.w	r3, r3, #3
 800688a:	2b00      	cmp	r3, #0
 800688c:	d003      	beq.n	8006896 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 f8ee 	bl	8006a70 <HAL_TIM_IC_CaptureCallback>
 8006894:	e005      	b.n	80068a2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006896:	6878      	ldr	r0, [r7, #4]
 8006898:	f000 f8e0 	bl	8006a5c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 f8f1 	bl	8006a84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	691b      	ldr	r3, [r3, #16]
 80068ae:	f003 0304 	and.w	r3, r3, #4
 80068b2:	2b04      	cmp	r3, #4
 80068b4:	d122      	bne.n	80068fc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	68db      	ldr	r3, [r3, #12]
 80068bc:	f003 0304 	and.w	r3, r3, #4
 80068c0:	2b04      	cmp	r3, #4
 80068c2:	d11b      	bne.n	80068fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	f06f 0204 	mvn.w	r2, #4
 80068cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2202      	movs	r2, #2
 80068d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	699b      	ldr	r3, [r3, #24]
 80068da:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d003      	beq.n	80068ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80068e2:	6878      	ldr	r0, [r7, #4]
 80068e4:	f000 f8c4 	bl	8006a70 <HAL_TIM_IC_CaptureCallback>
 80068e8:	e005      	b.n	80068f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80068ea:	6878      	ldr	r0, [r7, #4]
 80068ec:	f000 f8b6 	bl	8006a5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 f8c7 	bl	8006a84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2200      	movs	r2, #0
 80068fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	691b      	ldr	r3, [r3, #16]
 8006902:	f003 0308 	and.w	r3, r3, #8
 8006906:	2b08      	cmp	r3, #8
 8006908:	d122      	bne.n	8006950 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	68db      	ldr	r3, [r3, #12]
 8006910:	f003 0308 	and.w	r3, r3, #8
 8006914:	2b08      	cmp	r3, #8
 8006916:	d11b      	bne.n	8006950 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f06f 0208 	mvn.w	r2, #8
 8006920:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2204      	movs	r2, #4
 8006926:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	69db      	ldr	r3, [r3, #28]
 800692e:	f003 0303 	and.w	r3, r3, #3
 8006932:	2b00      	cmp	r3, #0
 8006934:	d003      	beq.n	800693e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f000 f89a 	bl	8006a70 <HAL_TIM_IC_CaptureCallback>
 800693c:	e005      	b.n	800694a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800693e:	6878      	ldr	r0, [r7, #4]
 8006940:	f000 f88c 	bl	8006a5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f000 f89d 	bl	8006a84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2200      	movs	r2, #0
 800694e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	691b      	ldr	r3, [r3, #16]
 8006956:	f003 0310 	and.w	r3, r3, #16
 800695a:	2b10      	cmp	r3, #16
 800695c:	d122      	bne.n	80069a4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	68db      	ldr	r3, [r3, #12]
 8006964:	f003 0310 	and.w	r3, r3, #16
 8006968:	2b10      	cmp	r3, #16
 800696a:	d11b      	bne.n	80069a4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	f06f 0210 	mvn.w	r2, #16
 8006974:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	2208      	movs	r2, #8
 800697a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	69db      	ldr	r3, [r3, #28]
 8006982:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006986:	2b00      	cmp	r3, #0
 8006988:	d003      	beq.n	8006992 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800698a:	6878      	ldr	r0, [r7, #4]
 800698c:	f000 f870 	bl	8006a70 <HAL_TIM_IC_CaptureCallback>
 8006990:	e005      	b.n	800699e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f000 f862 	bl	8006a5c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006998:	6878      	ldr	r0, [r7, #4]
 800699a:	f000 f873 	bl	8006a84 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2200      	movs	r2, #0
 80069a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	691b      	ldr	r3, [r3, #16]
 80069aa:	f003 0301 	and.w	r3, r3, #1
 80069ae:	2b01      	cmp	r3, #1
 80069b0:	d10e      	bne.n	80069d0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	68db      	ldr	r3, [r3, #12]
 80069b8:	f003 0301 	and.w	r3, r3, #1
 80069bc:	2b01      	cmp	r3, #1
 80069be:	d107      	bne.n	80069d0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f06f 0201 	mvn.w	r2, #1
 80069c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80069ca:	6878      	ldr	r0, [r7, #4]
 80069cc:	f7fa fc20 	bl	8001210 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	691b      	ldr	r3, [r3, #16]
 80069d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069da:	2b80      	cmp	r3, #128	; 0x80
 80069dc:	d10e      	bne.n	80069fc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	68db      	ldr	r3, [r3, #12]
 80069e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069e8:	2b80      	cmp	r3, #128	; 0x80
 80069ea:	d107      	bne.n	80069fc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80069f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f000 f8e2 	bl	8006bc0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	691b      	ldr	r3, [r3, #16]
 8006a02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a06:	2b40      	cmp	r3, #64	; 0x40
 8006a08:	d10e      	bne.n	8006a28 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	68db      	ldr	r3, [r3, #12]
 8006a10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a14:	2b40      	cmp	r3, #64	; 0x40
 8006a16:	d107      	bne.n	8006a28 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006a20:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a22:	6878      	ldr	r0, [r7, #4]
 8006a24:	f000 f838 	bl	8006a98 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	691b      	ldr	r3, [r3, #16]
 8006a2e:	f003 0320 	and.w	r3, r3, #32
 8006a32:	2b20      	cmp	r3, #32
 8006a34:	d10e      	bne.n	8006a54 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	68db      	ldr	r3, [r3, #12]
 8006a3c:	f003 0320 	and.w	r3, r3, #32
 8006a40:	2b20      	cmp	r3, #32
 8006a42:	d107      	bne.n	8006a54 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f06f 0220 	mvn.w	r2, #32
 8006a4c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	f000 f8ac 	bl	8006bac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a54:	bf00      	nop
 8006a56:	3708      	adds	r7, #8
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}

08006a5c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006a5c:	b480      	push	{r7}
 8006a5e:	b083      	sub	sp, #12
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006a64:	bf00      	nop
 8006a66:	370c      	adds	r7, #12
 8006a68:	46bd      	mov	sp, r7
 8006a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a6e:	4770      	bx	lr

08006a70 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b083      	sub	sp, #12
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006a78:	bf00      	nop
 8006a7a:	370c      	adds	r7, #12
 8006a7c:	46bd      	mov	sp, r7
 8006a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a82:	4770      	bx	lr

08006a84 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006a84:	b480      	push	{r7}
 8006a86:	b083      	sub	sp, #12
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006a8c:	bf00      	nop
 8006a8e:	370c      	adds	r7, #12
 8006a90:	46bd      	mov	sp, r7
 8006a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a96:	4770      	bx	lr

08006a98 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006a98:	b480      	push	{r7}
 8006a9a:	b083      	sub	sp, #12
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006aa0:	bf00      	nop
 8006aa2:	370c      	adds	r7, #12
 8006aa4:	46bd      	mov	sp, r7
 8006aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aaa:	4770      	bx	lr

08006aac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006aac:	b480      	push	{r7}
 8006aae:	b085      	sub	sp, #20
 8006ab0:	af00      	add	r7, sp, #0
 8006ab2:	6078      	str	r0, [r7, #4]
 8006ab4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	4a34      	ldr	r2, [pc, #208]	; (8006b90 <TIM_Base_SetConfig+0xe4>)
 8006ac0:	4293      	cmp	r3, r2
 8006ac2:	d00f      	beq.n	8006ae4 <TIM_Base_SetConfig+0x38>
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aca:	d00b      	beq.n	8006ae4 <TIM_Base_SetConfig+0x38>
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	4a31      	ldr	r2, [pc, #196]	; (8006b94 <TIM_Base_SetConfig+0xe8>)
 8006ad0:	4293      	cmp	r3, r2
 8006ad2:	d007      	beq.n	8006ae4 <TIM_Base_SetConfig+0x38>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	4a30      	ldr	r2, [pc, #192]	; (8006b98 <TIM_Base_SetConfig+0xec>)
 8006ad8:	4293      	cmp	r3, r2
 8006ada:	d003      	beq.n	8006ae4 <TIM_Base_SetConfig+0x38>
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	4a2f      	ldr	r2, [pc, #188]	; (8006b9c <TIM_Base_SetConfig+0xf0>)
 8006ae0:	4293      	cmp	r3, r2
 8006ae2:	d108      	bne.n	8006af6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006aea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	685b      	ldr	r3, [r3, #4]
 8006af0:	68fa      	ldr	r2, [r7, #12]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a25      	ldr	r2, [pc, #148]	; (8006b90 <TIM_Base_SetConfig+0xe4>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d01b      	beq.n	8006b36 <TIM_Base_SetConfig+0x8a>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b04:	d017      	beq.n	8006b36 <TIM_Base_SetConfig+0x8a>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a22      	ldr	r2, [pc, #136]	; (8006b94 <TIM_Base_SetConfig+0xe8>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d013      	beq.n	8006b36 <TIM_Base_SetConfig+0x8a>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a21      	ldr	r2, [pc, #132]	; (8006b98 <TIM_Base_SetConfig+0xec>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d00f      	beq.n	8006b36 <TIM_Base_SetConfig+0x8a>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a20      	ldr	r2, [pc, #128]	; (8006b9c <TIM_Base_SetConfig+0xf0>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d00b      	beq.n	8006b36 <TIM_Base_SetConfig+0x8a>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	4a1f      	ldr	r2, [pc, #124]	; (8006ba0 <TIM_Base_SetConfig+0xf4>)
 8006b22:	4293      	cmp	r3, r2
 8006b24:	d007      	beq.n	8006b36 <TIM_Base_SetConfig+0x8a>
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a1e      	ldr	r2, [pc, #120]	; (8006ba4 <TIM_Base_SetConfig+0xf8>)
 8006b2a:	4293      	cmp	r3, r2
 8006b2c:	d003      	beq.n	8006b36 <TIM_Base_SetConfig+0x8a>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	4a1d      	ldr	r2, [pc, #116]	; (8006ba8 <TIM_Base_SetConfig+0xfc>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d108      	bne.n	8006b48 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006b3c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	68db      	ldr	r3, [r3, #12]
 8006b42:	68fa      	ldr	r2, [r7, #12]
 8006b44:	4313      	orrs	r3, r2
 8006b46:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006b4e:	683b      	ldr	r3, [r7, #0]
 8006b50:	695b      	ldr	r3, [r3, #20]
 8006b52:	4313      	orrs	r3, r2
 8006b54:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	68fa      	ldr	r2, [r7, #12]
 8006b5a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006b5c:	683b      	ldr	r3, [r7, #0]
 8006b5e:	689a      	ldr	r2, [r3, #8]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	681a      	ldr	r2, [r3, #0]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a08      	ldr	r2, [pc, #32]	; (8006b90 <TIM_Base_SetConfig+0xe4>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d103      	bne.n	8006b7c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	691a      	ldr	r2, [r3, #16]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	2201      	movs	r2, #1
 8006b80:	615a      	str	r2, [r3, #20]
}
 8006b82:	bf00      	nop
 8006b84:	3714      	adds	r7, #20
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr
 8006b8e:	bf00      	nop
 8006b90:	40010000 	.word	0x40010000
 8006b94:	40000400 	.word	0x40000400
 8006b98:	40000800 	.word	0x40000800
 8006b9c:	40000c00 	.word	0x40000c00
 8006ba0:	40014000 	.word	0x40014000
 8006ba4:	40014400 	.word	0x40014400
 8006ba8:	40014800 	.word	0x40014800

08006bac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b083      	sub	sp, #12
 8006bb0:	af00      	add	r7, sp, #0
 8006bb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006bb4:	bf00      	nop
 8006bb6:	370c      	adds	r7, #12
 8006bb8:	46bd      	mov	sp, r7
 8006bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bbe:	4770      	bx	lr

08006bc0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006bc0:	b480      	push	{r7}
 8006bc2:	b083      	sub	sp, #12
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006bc8:	bf00      	nop
 8006bca:	370c      	adds	r7, #12
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bd2:	4770      	bx	lr

08006bd4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006bd4:	b580      	push	{r7, lr}
 8006bd6:	b082      	sub	sp, #8
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d101      	bne.n	8006be6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006be2:	2301      	movs	r3, #1
 8006be4:	e03f      	b.n	8006c66 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006bec:	b2db      	uxtb	r3, r3
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d106      	bne.n	8006c00 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006bfa:	6878      	ldr	r0, [r7, #4]
 8006bfc:	f7fd fbf0 	bl	80043e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2224      	movs	r2, #36	; 0x24
 8006c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006c08:	687b      	ldr	r3, [r7, #4]
 8006c0a:	681b      	ldr	r3, [r3, #0]
 8006c0c:	68da      	ldr	r2, [r3, #12]
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006c16:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006c18:	6878      	ldr	r0, [r7, #4]
 8006c1a:	f000 f929 	bl	8006e70 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	691a      	ldr	r2, [r3, #16]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006c2c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	695a      	ldr	r2, [r3, #20]
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006c3c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	68da      	ldr	r2, [r3, #12]
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006c4c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	2220      	movs	r2, #32
 8006c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2220      	movs	r2, #32
 8006c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8006c64:	2300      	movs	r3, #0
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3708      	adds	r7, #8
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}

08006c6e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c6e:	b580      	push	{r7, lr}
 8006c70:	b08a      	sub	sp, #40	; 0x28
 8006c72:	af02      	add	r7, sp, #8
 8006c74:	60f8      	str	r0, [r7, #12]
 8006c76:	60b9      	str	r1, [r7, #8]
 8006c78:	603b      	str	r3, [r7, #0]
 8006c7a:	4613      	mov	r3, r2
 8006c7c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c88:	b2db      	uxtb	r3, r3
 8006c8a:	2b20      	cmp	r3, #32
 8006c8c:	d17c      	bne.n	8006d88 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006c8e:	68bb      	ldr	r3, [r7, #8]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d002      	beq.n	8006c9a <HAL_UART_Transmit+0x2c>
 8006c94:	88fb      	ldrh	r3, [r7, #6]
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d101      	bne.n	8006c9e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006c9a:	2301      	movs	r3, #1
 8006c9c:	e075      	b.n	8006d8a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ca4:	2b01      	cmp	r3, #1
 8006ca6:	d101      	bne.n	8006cac <HAL_UART_Transmit+0x3e>
 8006ca8:	2302      	movs	r3, #2
 8006caa:	e06e      	b.n	8006d8a <HAL_UART_Transmit+0x11c>
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	2201      	movs	r2, #1
 8006cb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	2221      	movs	r2, #33	; 0x21
 8006cbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006cc2:	f7fd fc6d 	bl	80045a0 <HAL_GetTick>
 8006cc6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	88fa      	ldrh	r2, [r7, #6]
 8006ccc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	88fa      	ldrh	r2, [r7, #6]
 8006cd2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cdc:	d108      	bne.n	8006cf0 <HAL_UART_Transmit+0x82>
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	691b      	ldr	r3, [r3, #16]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d104      	bne.n	8006cf0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006ce6:	2300      	movs	r3, #0
 8006ce8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006cea:	68bb      	ldr	r3, [r7, #8]
 8006cec:	61bb      	str	r3, [r7, #24]
 8006cee:	e003      	b.n	8006cf8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006cf0:	68bb      	ldr	r3, [r7, #8]
 8006cf2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	2200      	movs	r2, #0
 8006cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006d00:	e02a      	b.n	8006d58 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006d02:	683b      	ldr	r3, [r7, #0]
 8006d04:	9300      	str	r3, [sp, #0]
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	2200      	movs	r2, #0
 8006d0a:	2180      	movs	r1, #128	; 0x80
 8006d0c:	68f8      	ldr	r0, [r7, #12]
 8006d0e:	f000 f840 	bl	8006d92 <UART_WaitOnFlagUntilTimeout>
 8006d12:	4603      	mov	r3, r0
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d001      	beq.n	8006d1c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006d18:	2303      	movs	r3, #3
 8006d1a:	e036      	b.n	8006d8a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006d1c:	69fb      	ldr	r3, [r7, #28]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d10b      	bne.n	8006d3a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006d22:	69bb      	ldr	r3, [r7, #24]
 8006d24:	881b      	ldrh	r3, [r3, #0]
 8006d26:	461a      	mov	r2, r3
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006d30:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006d32:	69bb      	ldr	r3, [r7, #24]
 8006d34:	3302      	adds	r3, #2
 8006d36:	61bb      	str	r3, [r7, #24]
 8006d38:	e007      	b.n	8006d4a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006d3a:	69fb      	ldr	r3, [r7, #28]
 8006d3c:	781a      	ldrb	r2, [r3, #0]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006d44:	69fb      	ldr	r3, [r7, #28]
 8006d46:	3301      	adds	r3, #1
 8006d48:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006d4e:	b29b      	uxth	r3, r3
 8006d50:	3b01      	subs	r3, #1
 8006d52:	b29a      	uxth	r2, r3
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006d5c:	b29b      	uxth	r3, r3
 8006d5e:	2b00      	cmp	r3, #0
 8006d60:	d1cf      	bne.n	8006d02 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	9300      	str	r3, [sp, #0]
 8006d66:	697b      	ldr	r3, [r7, #20]
 8006d68:	2200      	movs	r2, #0
 8006d6a:	2140      	movs	r1, #64	; 0x40
 8006d6c:	68f8      	ldr	r0, [r7, #12]
 8006d6e:	f000 f810 	bl	8006d92 <UART_WaitOnFlagUntilTimeout>
 8006d72:	4603      	mov	r3, r0
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d001      	beq.n	8006d7c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006d78:	2303      	movs	r3, #3
 8006d7a:	e006      	b.n	8006d8a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2220      	movs	r2, #32
 8006d80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8006d84:	2300      	movs	r3, #0
 8006d86:	e000      	b.n	8006d8a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006d88:	2302      	movs	r3, #2
  }
}
 8006d8a:	4618      	mov	r0, r3
 8006d8c:	3720      	adds	r7, #32
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}

08006d92 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006d92:	b580      	push	{r7, lr}
 8006d94:	b090      	sub	sp, #64	; 0x40
 8006d96:	af00      	add	r7, sp, #0
 8006d98:	60f8      	str	r0, [r7, #12]
 8006d9a:	60b9      	str	r1, [r7, #8]
 8006d9c:	603b      	str	r3, [r7, #0]
 8006d9e:	4613      	mov	r3, r2
 8006da0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006da2:	e050      	b.n	8006e46 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006da4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006da6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006daa:	d04c      	beq.n	8006e46 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006dac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006dae:	2b00      	cmp	r3, #0
 8006db0:	d007      	beq.n	8006dc2 <UART_WaitOnFlagUntilTimeout+0x30>
 8006db2:	f7fd fbf5 	bl	80045a0 <HAL_GetTick>
 8006db6:	4602      	mov	r2, r0
 8006db8:	683b      	ldr	r3, [r7, #0]
 8006dba:	1ad3      	subs	r3, r2, r3
 8006dbc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006dbe:	429a      	cmp	r2, r3
 8006dc0:	d241      	bcs.n	8006e46 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	330c      	adds	r3, #12
 8006dc8:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006dcc:	e853 3f00 	ldrex	r3, [r3]
 8006dd0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd4:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006dd8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	330c      	adds	r3, #12
 8006de0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8006de2:	637a      	str	r2, [r7, #52]	; 0x34
 8006de4:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006de6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006de8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006dea:	e841 2300 	strex	r3, r2, [r1]
 8006dee:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8006df0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d1e5      	bne.n	8006dc2 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	3314      	adds	r3, #20
 8006dfc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	e853 3f00 	ldrex	r3, [r3]
 8006e04:	613b      	str	r3, [r7, #16]
   return(result);
 8006e06:	693b      	ldr	r3, [r7, #16]
 8006e08:	f023 0301 	bic.w	r3, r3, #1
 8006e0c:	63bb      	str	r3, [r7, #56]	; 0x38
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	3314      	adds	r3, #20
 8006e14:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006e16:	623a      	str	r2, [r7, #32]
 8006e18:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e1a:	69f9      	ldr	r1, [r7, #28]
 8006e1c:	6a3a      	ldr	r2, [r7, #32]
 8006e1e:	e841 2300 	strex	r3, r2, [r1]
 8006e22:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e24:	69bb      	ldr	r3, [r7, #24]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d1e5      	bne.n	8006df6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	2220      	movs	r2, #32
 8006e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	2220      	movs	r2, #32
 8006e36:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006e42:	2303      	movs	r3, #3
 8006e44:	e00f      	b.n	8006e66 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	681a      	ldr	r2, [r3, #0]
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	4013      	ands	r3, r2
 8006e50:	68ba      	ldr	r2, [r7, #8]
 8006e52:	429a      	cmp	r2, r3
 8006e54:	bf0c      	ite	eq
 8006e56:	2301      	moveq	r3, #1
 8006e58:	2300      	movne	r3, #0
 8006e5a:	b2db      	uxtb	r3, r3
 8006e5c:	461a      	mov	r2, r3
 8006e5e:	79fb      	ldrb	r3, [r7, #7]
 8006e60:	429a      	cmp	r2, r3
 8006e62:	d09f      	beq.n	8006da4 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006e64:	2300      	movs	r3, #0
}
 8006e66:	4618      	mov	r0, r3
 8006e68:	3740      	adds	r7, #64	; 0x40
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}
	...

08006e70 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e70:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006e74:	b0c0      	sub	sp, #256	; 0x100
 8006e76:	af00      	add	r7, sp, #0
 8006e78:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	691b      	ldr	r3, [r3, #16]
 8006e84:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e8c:	68d9      	ldr	r1, [r3, #12]
 8006e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e92:	681a      	ldr	r2, [r3, #0]
 8006e94:	ea40 0301 	orr.w	r3, r0, r1
 8006e98:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e9e:	689a      	ldr	r2, [r3, #8]
 8006ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ea4:	691b      	ldr	r3, [r3, #16]
 8006ea6:	431a      	orrs	r2, r3
 8006ea8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eac:	695b      	ldr	r3, [r3, #20]
 8006eae:	431a      	orrs	r2, r3
 8006eb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eb4:	69db      	ldr	r3, [r3, #28]
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006ebc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	68db      	ldr	r3, [r3, #12]
 8006ec4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006ec8:	f021 010c 	bic.w	r1, r1, #12
 8006ecc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006ed6:	430b      	orrs	r3, r1
 8006ed8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006eda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	695b      	ldr	r3, [r3, #20]
 8006ee2:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006eea:	6999      	ldr	r1, [r3, #24]
 8006eec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ef0:	681a      	ldr	r2, [r3, #0]
 8006ef2:	ea40 0301 	orr.w	r3, r0, r1
 8006ef6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006ef8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006efc:	681a      	ldr	r2, [r3, #0]
 8006efe:	4b8f      	ldr	r3, [pc, #572]	; (800713c <UART_SetConfig+0x2cc>)
 8006f00:	429a      	cmp	r2, r3
 8006f02:	d005      	beq.n	8006f10 <UART_SetConfig+0xa0>
 8006f04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f08:	681a      	ldr	r2, [r3, #0]
 8006f0a:	4b8d      	ldr	r3, [pc, #564]	; (8007140 <UART_SetConfig+0x2d0>)
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d104      	bne.n	8006f1a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006f10:	f7fe fe2e 	bl	8005b70 <HAL_RCC_GetPCLK2Freq>
 8006f14:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006f18:	e003      	b.n	8006f22 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006f1a:	f7fe fe15 	bl	8005b48 <HAL_RCC_GetPCLK1Freq>
 8006f1e:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006f22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f26:	69db      	ldr	r3, [r3, #28]
 8006f28:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f2c:	f040 810c 	bne.w	8007148 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006f30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f34:	2200      	movs	r2, #0
 8006f36:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006f3a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006f3e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006f42:	4622      	mov	r2, r4
 8006f44:	462b      	mov	r3, r5
 8006f46:	1891      	adds	r1, r2, r2
 8006f48:	65b9      	str	r1, [r7, #88]	; 0x58
 8006f4a:	415b      	adcs	r3, r3
 8006f4c:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006f4e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006f52:	4621      	mov	r1, r4
 8006f54:	eb12 0801 	adds.w	r8, r2, r1
 8006f58:	4629      	mov	r1, r5
 8006f5a:	eb43 0901 	adc.w	r9, r3, r1
 8006f5e:	f04f 0200 	mov.w	r2, #0
 8006f62:	f04f 0300 	mov.w	r3, #0
 8006f66:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006f6a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006f6e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006f72:	4690      	mov	r8, r2
 8006f74:	4699      	mov	r9, r3
 8006f76:	4623      	mov	r3, r4
 8006f78:	eb18 0303 	adds.w	r3, r8, r3
 8006f7c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006f80:	462b      	mov	r3, r5
 8006f82:	eb49 0303 	adc.w	r3, r9, r3
 8006f86:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006f8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006f8e:	685b      	ldr	r3, [r3, #4]
 8006f90:	2200      	movs	r2, #0
 8006f92:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006f96:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006f9a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006f9e:	460b      	mov	r3, r1
 8006fa0:	18db      	adds	r3, r3, r3
 8006fa2:	653b      	str	r3, [r7, #80]	; 0x50
 8006fa4:	4613      	mov	r3, r2
 8006fa6:	eb42 0303 	adc.w	r3, r2, r3
 8006faa:	657b      	str	r3, [r7, #84]	; 0x54
 8006fac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006fb0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006fb4:	f7f9 fe70 	bl	8000c98 <__aeabi_uldivmod>
 8006fb8:	4602      	mov	r2, r0
 8006fba:	460b      	mov	r3, r1
 8006fbc:	4b61      	ldr	r3, [pc, #388]	; (8007144 <UART_SetConfig+0x2d4>)
 8006fbe:	fba3 2302 	umull	r2, r3, r3, r2
 8006fc2:	095b      	lsrs	r3, r3, #5
 8006fc4:	011c      	lsls	r4, r3, #4
 8006fc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006fca:	2200      	movs	r2, #0
 8006fcc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006fd0:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006fd4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006fd8:	4642      	mov	r2, r8
 8006fda:	464b      	mov	r3, r9
 8006fdc:	1891      	adds	r1, r2, r2
 8006fde:	64b9      	str	r1, [r7, #72]	; 0x48
 8006fe0:	415b      	adcs	r3, r3
 8006fe2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006fe4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006fe8:	4641      	mov	r1, r8
 8006fea:	eb12 0a01 	adds.w	sl, r2, r1
 8006fee:	4649      	mov	r1, r9
 8006ff0:	eb43 0b01 	adc.w	fp, r3, r1
 8006ff4:	f04f 0200 	mov.w	r2, #0
 8006ff8:	f04f 0300 	mov.w	r3, #0
 8006ffc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007000:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007004:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007008:	4692      	mov	sl, r2
 800700a:	469b      	mov	fp, r3
 800700c:	4643      	mov	r3, r8
 800700e:	eb1a 0303 	adds.w	r3, sl, r3
 8007012:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007016:	464b      	mov	r3, r9
 8007018:	eb4b 0303 	adc.w	r3, fp, r3
 800701c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007020:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	2200      	movs	r2, #0
 8007028:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800702c:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007030:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007034:	460b      	mov	r3, r1
 8007036:	18db      	adds	r3, r3, r3
 8007038:	643b      	str	r3, [r7, #64]	; 0x40
 800703a:	4613      	mov	r3, r2
 800703c:	eb42 0303 	adc.w	r3, r2, r3
 8007040:	647b      	str	r3, [r7, #68]	; 0x44
 8007042:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007046:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800704a:	f7f9 fe25 	bl	8000c98 <__aeabi_uldivmod>
 800704e:	4602      	mov	r2, r0
 8007050:	460b      	mov	r3, r1
 8007052:	4611      	mov	r1, r2
 8007054:	4b3b      	ldr	r3, [pc, #236]	; (8007144 <UART_SetConfig+0x2d4>)
 8007056:	fba3 2301 	umull	r2, r3, r3, r1
 800705a:	095b      	lsrs	r3, r3, #5
 800705c:	2264      	movs	r2, #100	; 0x64
 800705e:	fb02 f303 	mul.w	r3, r2, r3
 8007062:	1acb      	subs	r3, r1, r3
 8007064:	00db      	lsls	r3, r3, #3
 8007066:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800706a:	4b36      	ldr	r3, [pc, #216]	; (8007144 <UART_SetConfig+0x2d4>)
 800706c:	fba3 2302 	umull	r2, r3, r3, r2
 8007070:	095b      	lsrs	r3, r3, #5
 8007072:	005b      	lsls	r3, r3, #1
 8007074:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007078:	441c      	add	r4, r3
 800707a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800707e:	2200      	movs	r2, #0
 8007080:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007084:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007088:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800708c:	4642      	mov	r2, r8
 800708e:	464b      	mov	r3, r9
 8007090:	1891      	adds	r1, r2, r2
 8007092:	63b9      	str	r1, [r7, #56]	; 0x38
 8007094:	415b      	adcs	r3, r3
 8007096:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007098:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800709c:	4641      	mov	r1, r8
 800709e:	1851      	adds	r1, r2, r1
 80070a0:	6339      	str	r1, [r7, #48]	; 0x30
 80070a2:	4649      	mov	r1, r9
 80070a4:	414b      	adcs	r3, r1
 80070a6:	637b      	str	r3, [r7, #52]	; 0x34
 80070a8:	f04f 0200 	mov.w	r2, #0
 80070ac:	f04f 0300 	mov.w	r3, #0
 80070b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80070b4:	4659      	mov	r1, fp
 80070b6:	00cb      	lsls	r3, r1, #3
 80070b8:	4651      	mov	r1, sl
 80070ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80070be:	4651      	mov	r1, sl
 80070c0:	00ca      	lsls	r2, r1, #3
 80070c2:	4610      	mov	r0, r2
 80070c4:	4619      	mov	r1, r3
 80070c6:	4603      	mov	r3, r0
 80070c8:	4642      	mov	r2, r8
 80070ca:	189b      	adds	r3, r3, r2
 80070cc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80070d0:	464b      	mov	r3, r9
 80070d2:	460a      	mov	r2, r1
 80070d4:	eb42 0303 	adc.w	r3, r2, r3
 80070d8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80070dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	2200      	movs	r2, #0
 80070e4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80070e8:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80070ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80070f0:	460b      	mov	r3, r1
 80070f2:	18db      	adds	r3, r3, r3
 80070f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80070f6:	4613      	mov	r3, r2
 80070f8:	eb42 0303 	adc.w	r3, r2, r3
 80070fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80070fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007102:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007106:	f7f9 fdc7 	bl	8000c98 <__aeabi_uldivmod>
 800710a:	4602      	mov	r2, r0
 800710c:	460b      	mov	r3, r1
 800710e:	4b0d      	ldr	r3, [pc, #52]	; (8007144 <UART_SetConfig+0x2d4>)
 8007110:	fba3 1302 	umull	r1, r3, r3, r2
 8007114:	095b      	lsrs	r3, r3, #5
 8007116:	2164      	movs	r1, #100	; 0x64
 8007118:	fb01 f303 	mul.w	r3, r1, r3
 800711c:	1ad3      	subs	r3, r2, r3
 800711e:	00db      	lsls	r3, r3, #3
 8007120:	3332      	adds	r3, #50	; 0x32
 8007122:	4a08      	ldr	r2, [pc, #32]	; (8007144 <UART_SetConfig+0x2d4>)
 8007124:	fba2 2303 	umull	r2, r3, r2, r3
 8007128:	095b      	lsrs	r3, r3, #5
 800712a:	f003 0207 	and.w	r2, r3, #7
 800712e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007132:	681b      	ldr	r3, [r3, #0]
 8007134:	4422      	add	r2, r4
 8007136:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007138:	e105      	b.n	8007346 <UART_SetConfig+0x4d6>
 800713a:	bf00      	nop
 800713c:	40011000 	.word	0x40011000
 8007140:	40011400 	.word	0x40011400
 8007144:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007148:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800714c:	2200      	movs	r2, #0
 800714e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007152:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007156:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800715a:	4642      	mov	r2, r8
 800715c:	464b      	mov	r3, r9
 800715e:	1891      	adds	r1, r2, r2
 8007160:	6239      	str	r1, [r7, #32]
 8007162:	415b      	adcs	r3, r3
 8007164:	627b      	str	r3, [r7, #36]	; 0x24
 8007166:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800716a:	4641      	mov	r1, r8
 800716c:	1854      	adds	r4, r2, r1
 800716e:	4649      	mov	r1, r9
 8007170:	eb43 0501 	adc.w	r5, r3, r1
 8007174:	f04f 0200 	mov.w	r2, #0
 8007178:	f04f 0300 	mov.w	r3, #0
 800717c:	00eb      	lsls	r3, r5, #3
 800717e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007182:	00e2      	lsls	r2, r4, #3
 8007184:	4614      	mov	r4, r2
 8007186:	461d      	mov	r5, r3
 8007188:	4643      	mov	r3, r8
 800718a:	18e3      	adds	r3, r4, r3
 800718c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007190:	464b      	mov	r3, r9
 8007192:	eb45 0303 	adc.w	r3, r5, r3
 8007196:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800719a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	2200      	movs	r2, #0
 80071a2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80071a6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80071aa:	f04f 0200 	mov.w	r2, #0
 80071ae:	f04f 0300 	mov.w	r3, #0
 80071b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80071b6:	4629      	mov	r1, r5
 80071b8:	008b      	lsls	r3, r1, #2
 80071ba:	4621      	mov	r1, r4
 80071bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80071c0:	4621      	mov	r1, r4
 80071c2:	008a      	lsls	r2, r1, #2
 80071c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80071c8:	f7f9 fd66 	bl	8000c98 <__aeabi_uldivmod>
 80071cc:	4602      	mov	r2, r0
 80071ce:	460b      	mov	r3, r1
 80071d0:	4b60      	ldr	r3, [pc, #384]	; (8007354 <UART_SetConfig+0x4e4>)
 80071d2:	fba3 2302 	umull	r2, r3, r3, r2
 80071d6:	095b      	lsrs	r3, r3, #5
 80071d8:	011c      	lsls	r4, r3, #4
 80071da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80071de:	2200      	movs	r2, #0
 80071e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80071e4:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80071e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80071ec:	4642      	mov	r2, r8
 80071ee:	464b      	mov	r3, r9
 80071f0:	1891      	adds	r1, r2, r2
 80071f2:	61b9      	str	r1, [r7, #24]
 80071f4:	415b      	adcs	r3, r3
 80071f6:	61fb      	str	r3, [r7, #28]
 80071f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80071fc:	4641      	mov	r1, r8
 80071fe:	1851      	adds	r1, r2, r1
 8007200:	6139      	str	r1, [r7, #16]
 8007202:	4649      	mov	r1, r9
 8007204:	414b      	adcs	r3, r1
 8007206:	617b      	str	r3, [r7, #20]
 8007208:	f04f 0200 	mov.w	r2, #0
 800720c:	f04f 0300 	mov.w	r3, #0
 8007210:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007214:	4659      	mov	r1, fp
 8007216:	00cb      	lsls	r3, r1, #3
 8007218:	4651      	mov	r1, sl
 800721a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800721e:	4651      	mov	r1, sl
 8007220:	00ca      	lsls	r2, r1, #3
 8007222:	4610      	mov	r0, r2
 8007224:	4619      	mov	r1, r3
 8007226:	4603      	mov	r3, r0
 8007228:	4642      	mov	r2, r8
 800722a:	189b      	adds	r3, r3, r2
 800722c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007230:	464b      	mov	r3, r9
 8007232:	460a      	mov	r2, r1
 8007234:	eb42 0303 	adc.w	r3, r2, r3
 8007238:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800723c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007240:	685b      	ldr	r3, [r3, #4]
 8007242:	2200      	movs	r2, #0
 8007244:	67bb      	str	r3, [r7, #120]	; 0x78
 8007246:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007248:	f04f 0200 	mov.w	r2, #0
 800724c:	f04f 0300 	mov.w	r3, #0
 8007250:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007254:	4649      	mov	r1, r9
 8007256:	008b      	lsls	r3, r1, #2
 8007258:	4641      	mov	r1, r8
 800725a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800725e:	4641      	mov	r1, r8
 8007260:	008a      	lsls	r2, r1, #2
 8007262:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007266:	f7f9 fd17 	bl	8000c98 <__aeabi_uldivmod>
 800726a:	4602      	mov	r2, r0
 800726c:	460b      	mov	r3, r1
 800726e:	4b39      	ldr	r3, [pc, #228]	; (8007354 <UART_SetConfig+0x4e4>)
 8007270:	fba3 1302 	umull	r1, r3, r3, r2
 8007274:	095b      	lsrs	r3, r3, #5
 8007276:	2164      	movs	r1, #100	; 0x64
 8007278:	fb01 f303 	mul.w	r3, r1, r3
 800727c:	1ad3      	subs	r3, r2, r3
 800727e:	011b      	lsls	r3, r3, #4
 8007280:	3332      	adds	r3, #50	; 0x32
 8007282:	4a34      	ldr	r2, [pc, #208]	; (8007354 <UART_SetConfig+0x4e4>)
 8007284:	fba2 2303 	umull	r2, r3, r2, r3
 8007288:	095b      	lsrs	r3, r3, #5
 800728a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800728e:	441c      	add	r4, r3
 8007290:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007294:	2200      	movs	r2, #0
 8007296:	673b      	str	r3, [r7, #112]	; 0x70
 8007298:	677a      	str	r2, [r7, #116]	; 0x74
 800729a:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800729e:	4642      	mov	r2, r8
 80072a0:	464b      	mov	r3, r9
 80072a2:	1891      	adds	r1, r2, r2
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	415b      	adcs	r3, r3
 80072a8:	60fb      	str	r3, [r7, #12]
 80072aa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80072ae:	4641      	mov	r1, r8
 80072b0:	1851      	adds	r1, r2, r1
 80072b2:	6039      	str	r1, [r7, #0]
 80072b4:	4649      	mov	r1, r9
 80072b6:	414b      	adcs	r3, r1
 80072b8:	607b      	str	r3, [r7, #4]
 80072ba:	f04f 0200 	mov.w	r2, #0
 80072be:	f04f 0300 	mov.w	r3, #0
 80072c2:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80072c6:	4659      	mov	r1, fp
 80072c8:	00cb      	lsls	r3, r1, #3
 80072ca:	4651      	mov	r1, sl
 80072cc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80072d0:	4651      	mov	r1, sl
 80072d2:	00ca      	lsls	r2, r1, #3
 80072d4:	4610      	mov	r0, r2
 80072d6:	4619      	mov	r1, r3
 80072d8:	4603      	mov	r3, r0
 80072da:	4642      	mov	r2, r8
 80072dc:	189b      	adds	r3, r3, r2
 80072de:	66bb      	str	r3, [r7, #104]	; 0x68
 80072e0:	464b      	mov	r3, r9
 80072e2:	460a      	mov	r2, r1
 80072e4:	eb42 0303 	adc.w	r3, r2, r3
 80072e8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80072ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80072ee:	685b      	ldr	r3, [r3, #4]
 80072f0:	2200      	movs	r2, #0
 80072f2:	663b      	str	r3, [r7, #96]	; 0x60
 80072f4:	667a      	str	r2, [r7, #100]	; 0x64
 80072f6:	f04f 0200 	mov.w	r2, #0
 80072fa:	f04f 0300 	mov.w	r3, #0
 80072fe:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007302:	4649      	mov	r1, r9
 8007304:	008b      	lsls	r3, r1, #2
 8007306:	4641      	mov	r1, r8
 8007308:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800730c:	4641      	mov	r1, r8
 800730e:	008a      	lsls	r2, r1, #2
 8007310:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007314:	f7f9 fcc0 	bl	8000c98 <__aeabi_uldivmod>
 8007318:	4602      	mov	r2, r0
 800731a:	460b      	mov	r3, r1
 800731c:	4b0d      	ldr	r3, [pc, #52]	; (8007354 <UART_SetConfig+0x4e4>)
 800731e:	fba3 1302 	umull	r1, r3, r3, r2
 8007322:	095b      	lsrs	r3, r3, #5
 8007324:	2164      	movs	r1, #100	; 0x64
 8007326:	fb01 f303 	mul.w	r3, r1, r3
 800732a:	1ad3      	subs	r3, r2, r3
 800732c:	011b      	lsls	r3, r3, #4
 800732e:	3332      	adds	r3, #50	; 0x32
 8007330:	4a08      	ldr	r2, [pc, #32]	; (8007354 <UART_SetConfig+0x4e4>)
 8007332:	fba2 2303 	umull	r2, r3, r2, r3
 8007336:	095b      	lsrs	r3, r3, #5
 8007338:	f003 020f 	and.w	r2, r3, #15
 800733c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	4422      	add	r2, r4
 8007344:	609a      	str	r2, [r3, #8]
}
 8007346:	bf00      	nop
 8007348:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800734c:	46bd      	mov	sp, r7
 800734e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007352:	bf00      	nop
 8007354:	51eb851f 	.word	0x51eb851f

08007358 <WIZCHIP_READ>:

#if   (_WIZCHIP_ == 5500)
////////////////////////////////////////////////////

uint8_t  WIZCHIP_READ(uint32_t AddrSel)
{
 8007358:	b580      	push	{r7, lr}
 800735a:	b084      	sub	sp, #16
 800735c:	af00      	add	r7, sp, #0
 800735e:	6078      	str	r0, [r7, #4]
   uint8_t ret;
   uint8_t spi_data[3];

   WIZCHIP_CRITICAL_ENTER();
 8007360:	4b22      	ldr	r3, [pc, #136]	; (80073ec <WIZCHIP_READ+0x94>)
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	4798      	blx	r3
   WIZCHIP.CS._select();
 8007366:	4b21      	ldr	r3, [pc, #132]	; (80073ec <WIZCHIP_READ+0x94>)
 8007368:	695b      	ldr	r3, [r3, #20]
 800736a:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800736c:	4b1f      	ldr	r3, [pc, #124]	; (80073ec <WIZCHIP_READ+0x94>)
 800736e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007370:	2b00      	cmp	r3, #0
 8007372:	d003      	beq.n	800737c <WIZCHIP_READ+0x24>
 8007374:	4b1d      	ldr	r3, [pc, #116]	; (80073ec <WIZCHIP_READ+0x94>)
 8007376:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007378:	2b00      	cmp	r3, #0
 800737a:	d114      	bne.n	80073a6 <WIZCHIP_READ+0x4e>
   {
	   WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 800737c:	4b1b      	ldr	r3, [pc, #108]	; (80073ec <WIZCHIP_READ+0x94>)
 800737e:	6a1b      	ldr	r3, [r3, #32]
 8007380:	687a      	ldr	r2, [r7, #4]
 8007382:	0c12      	lsrs	r2, r2, #16
 8007384:	b2d2      	uxtb	r2, r2
 8007386:	4610      	mov	r0, r2
 8007388:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 800738a:	4b18      	ldr	r3, [pc, #96]	; (80073ec <WIZCHIP_READ+0x94>)
 800738c:	6a1b      	ldr	r3, [r3, #32]
 800738e:	687a      	ldr	r2, [r7, #4]
 8007390:	0a12      	lsrs	r2, r2, #8
 8007392:	b2d2      	uxtb	r2, r2
 8007394:	4610      	mov	r0, r2
 8007396:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8007398:	4b14      	ldr	r3, [pc, #80]	; (80073ec <WIZCHIP_READ+0x94>)
 800739a:	6a1b      	ldr	r3, [r3, #32]
 800739c:	687a      	ldr	r2, [r7, #4]
 800739e:	b2d2      	uxtb	r2, r2
 80073a0:	4610      	mov	r0, r2
 80073a2:	4798      	blx	r3
 80073a4:	e011      	b.n	80073ca <WIZCHIP_READ+0x72>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	0c1b      	lsrs	r3, r3, #16
 80073aa:	b2db      	uxtb	r3, r3
 80073ac:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	0a1b      	lsrs	r3, r3, #8
 80073b2:	b2db      	uxtb	r3, r3
 80073b4:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	b2db      	uxtb	r3, r3
 80073ba:	73bb      	strb	r3, [r7, #14]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80073bc:	4b0b      	ldr	r3, [pc, #44]	; (80073ec <WIZCHIP_READ+0x94>)
 80073be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073c0:	f107 020c 	add.w	r2, r7, #12
 80073c4:	2103      	movs	r1, #3
 80073c6:	4610      	mov	r0, r2
 80073c8:	4798      	blx	r3
   }
   ret = WIZCHIP.IF.SPI._read_byte();
 80073ca:	4b08      	ldr	r3, [pc, #32]	; (80073ec <WIZCHIP_READ+0x94>)
 80073cc:	69db      	ldr	r3, [r3, #28]
 80073ce:	4798      	blx	r3
 80073d0:	4603      	mov	r3, r0
 80073d2:	73fb      	strb	r3, [r7, #15]

   WIZCHIP.CS._deselect();
 80073d4:	4b05      	ldr	r3, [pc, #20]	; (80073ec <WIZCHIP_READ+0x94>)
 80073d6:	699b      	ldr	r3, [r3, #24]
 80073d8:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80073da:	4b04      	ldr	r3, [pc, #16]	; (80073ec <WIZCHIP_READ+0x94>)
 80073dc:	691b      	ldr	r3, [r3, #16]
 80073de:	4798      	blx	r3
   return ret;
 80073e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80073e2:	4618      	mov	r0, r3
 80073e4:	3710      	adds	r7, #16
 80073e6:	46bd      	mov	sp, r7
 80073e8:	bd80      	pop	{r7, pc}
 80073ea:	bf00      	nop
 80073ec:	20000084 	.word	0x20000084

080073f0 <WIZCHIP_WRITE>:

void     WIZCHIP_WRITE(uint32_t AddrSel, uint8_t wb )
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	460b      	mov	r3, r1
 80073fa:	70fb      	strb	r3, [r7, #3]
   uint8_t spi_data[4];

   WIZCHIP_CRITICAL_ENTER();
 80073fc:	4b22      	ldr	r3, [pc, #136]	; (8007488 <WIZCHIP_WRITE+0x98>)
 80073fe:	68db      	ldr	r3, [r3, #12]
 8007400:	4798      	blx	r3
   WIZCHIP.CS._select();
 8007402:	4b21      	ldr	r3, [pc, #132]	; (8007488 <WIZCHIP_WRITE+0x98>)
 8007404:	695b      	ldr	r3, [r3, #20]
 8007406:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	f043 0304 	orr.w	r3, r3, #4
 800740e:	607b      	str	r3, [r7, #4]

   //if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8007410:	4b1d      	ldr	r3, [pc, #116]	; (8007488 <WIZCHIP_WRITE+0x98>)
 8007412:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007414:	2b00      	cmp	r3, #0
 8007416:	d119      	bne.n	800744c <WIZCHIP_WRITE+0x5c>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8007418:	4b1b      	ldr	r3, [pc, #108]	; (8007488 <WIZCHIP_WRITE+0x98>)
 800741a:	6a1b      	ldr	r3, [r3, #32]
 800741c:	687a      	ldr	r2, [r7, #4]
 800741e:	0c12      	lsrs	r2, r2, #16
 8007420:	b2d2      	uxtb	r2, r2
 8007422:	4610      	mov	r0, r2
 8007424:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8007426:	4b18      	ldr	r3, [pc, #96]	; (8007488 <WIZCHIP_WRITE+0x98>)
 8007428:	6a1b      	ldr	r3, [r3, #32]
 800742a:	687a      	ldr	r2, [r7, #4]
 800742c:	0a12      	lsrs	r2, r2, #8
 800742e:	b2d2      	uxtb	r2, r2
 8007430:	4610      	mov	r0, r2
 8007432:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8007434:	4b14      	ldr	r3, [pc, #80]	; (8007488 <WIZCHIP_WRITE+0x98>)
 8007436:	6a1b      	ldr	r3, [r3, #32]
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	b2d2      	uxtb	r2, r2
 800743c:	4610      	mov	r0, r2
 800743e:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte(wb);
 8007440:	4b11      	ldr	r3, [pc, #68]	; (8007488 <WIZCHIP_WRITE+0x98>)
 8007442:	6a1b      	ldr	r3, [r3, #32]
 8007444:	78fa      	ldrb	r2, [r7, #3]
 8007446:	4610      	mov	r0, r2
 8007448:	4798      	blx	r3
 800744a:	e013      	b.n	8007474 <WIZCHIP_WRITE+0x84>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	0c1b      	lsrs	r3, r3, #16
 8007450:	b2db      	uxtb	r3, r3
 8007452:	733b      	strb	r3, [r7, #12]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	0a1b      	lsrs	r3, r3, #8
 8007458:	b2db      	uxtb	r3, r3
 800745a:	737b      	strb	r3, [r7, #13]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	b2db      	uxtb	r3, r3
 8007460:	73bb      	strb	r3, [r7, #14]
		spi_data[3] = wb;
 8007462:	78fb      	ldrb	r3, [r7, #3]
 8007464:	73fb      	strb	r3, [r7, #15]
		WIZCHIP.IF.SPI._write_burst(spi_data, 4);
 8007466:	4b08      	ldr	r3, [pc, #32]	; (8007488 <WIZCHIP_WRITE+0x98>)
 8007468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800746a:	f107 020c 	add.w	r2, r7, #12
 800746e:	2104      	movs	r1, #4
 8007470:	4610      	mov	r0, r2
 8007472:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8007474:	4b04      	ldr	r3, [pc, #16]	; (8007488 <WIZCHIP_WRITE+0x98>)
 8007476:	699b      	ldr	r3, [r3, #24]
 8007478:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800747a:	4b03      	ldr	r3, [pc, #12]	; (8007488 <WIZCHIP_WRITE+0x98>)
 800747c:	691b      	ldr	r3, [r3, #16]
 800747e:	4798      	blx	r3
}
 8007480:	bf00      	nop
 8007482:	3710      	adds	r7, #16
 8007484:	46bd      	mov	sp, r7
 8007486:	bd80      	pop	{r7, pc}
 8007488:	20000084 	.word	0x20000084

0800748c <WIZCHIP_READ_BUF>:
         
void     WIZCHIP_READ_BUF (uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 800748c:	b590      	push	{r4, r7, lr}
 800748e:	b087      	sub	sp, #28
 8007490:	af00      	add	r7, sp, #0
 8007492:	60f8      	str	r0, [r7, #12]
 8007494:	60b9      	str	r1, [r7, #8]
 8007496:	4613      	mov	r3, r2
 8007498:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800749a:	4b2b      	ldr	r3, [pc, #172]	; (8007548 <WIZCHIP_READ_BUF+0xbc>)
 800749c:	68db      	ldr	r3, [r3, #12]
 800749e:	4798      	blx	r3
   WIZCHIP.CS._select();
 80074a0:	4b29      	ldr	r3, [pc, #164]	; (8007548 <WIZCHIP_READ_BUF+0xbc>)
 80074a2:	695b      	ldr	r3, [r3, #20]
 80074a4:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_READ_ | _W5500_SPI_VDM_OP_);

   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 80074a6:	4b28      	ldr	r3, [pc, #160]	; (8007548 <WIZCHIP_READ_BUF+0xbc>)
 80074a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d003      	beq.n	80074b6 <WIZCHIP_READ_BUF+0x2a>
 80074ae:	4b26      	ldr	r3, [pc, #152]	; (8007548 <WIZCHIP_READ_BUF+0xbc>)
 80074b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d126      	bne.n	8007504 <WIZCHIP_READ_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 80074b6:	4b24      	ldr	r3, [pc, #144]	; (8007548 <WIZCHIP_READ_BUF+0xbc>)
 80074b8:	6a1b      	ldr	r3, [r3, #32]
 80074ba:	68fa      	ldr	r2, [r7, #12]
 80074bc:	0c12      	lsrs	r2, r2, #16
 80074be:	b2d2      	uxtb	r2, r2
 80074c0:	4610      	mov	r0, r2
 80074c2:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 80074c4:	4b20      	ldr	r3, [pc, #128]	; (8007548 <WIZCHIP_READ_BUF+0xbc>)
 80074c6:	6a1b      	ldr	r3, [r3, #32]
 80074c8:	68fa      	ldr	r2, [r7, #12]
 80074ca:	0a12      	lsrs	r2, r2, #8
 80074cc:	b2d2      	uxtb	r2, r2
 80074ce:	4610      	mov	r0, r2
 80074d0:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 80074d2:	4b1d      	ldr	r3, [pc, #116]	; (8007548 <WIZCHIP_READ_BUF+0xbc>)
 80074d4:	6a1b      	ldr	r3, [r3, #32]
 80074d6:	68fa      	ldr	r2, [r7, #12]
 80074d8:	b2d2      	uxtb	r2, r2
 80074da:	4610      	mov	r0, r2
 80074dc:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80074de:	2300      	movs	r3, #0
 80074e0:	82fb      	strh	r3, [r7, #22]
 80074e2:	e00a      	b.n	80074fa <WIZCHIP_READ_BUF+0x6e>
		   pBuf[i] = WIZCHIP.IF.SPI._read_byte();
 80074e4:	4b18      	ldr	r3, [pc, #96]	; (8007548 <WIZCHIP_READ_BUF+0xbc>)
 80074e6:	69db      	ldr	r3, [r3, #28]
 80074e8:	8afa      	ldrh	r2, [r7, #22]
 80074ea:	68b9      	ldr	r1, [r7, #8]
 80074ec:	188c      	adds	r4, r1, r2
 80074ee:	4798      	blx	r3
 80074f0:	4603      	mov	r3, r0
 80074f2:	7023      	strb	r3, [r4, #0]
		for(i = 0; i < len; i++)
 80074f4:	8afb      	ldrh	r3, [r7, #22]
 80074f6:	3301      	adds	r3, #1
 80074f8:	82fb      	strh	r3, [r7, #22]
 80074fa:	8afa      	ldrh	r2, [r7, #22]
 80074fc:	88fb      	ldrh	r3, [r7, #6]
 80074fe:	429a      	cmp	r2, r3
 8007500:	d3f0      	bcc.n	80074e4 <WIZCHIP_READ_BUF+0x58>
   if(!WIZCHIP.IF.SPI._read_burst || !WIZCHIP.IF.SPI._write_burst) 	// byte operation
 8007502:	e017      	b.n	8007534 <WIZCHIP_READ_BUF+0xa8>
   }
   else																// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	0c1b      	lsrs	r3, r3, #16
 8007508:	b2db      	uxtb	r3, r3
 800750a:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	0a1b      	lsrs	r3, r3, #8
 8007510:	b2db      	uxtb	r3, r3
 8007512:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	b2db      	uxtb	r3, r3
 8007518:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 800751a:	4b0b      	ldr	r3, [pc, #44]	; (8007548 <WIZCHIP_READ_BUF+0xbc>)
 800751c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800751e:	f107 0210 	add.w	r2, r7, #16
 8007522:	2103      	movs	r1, #3
 8007524:	4610      	mov	r0, r2
 8007526:	4798      	blx	r3
		WIZCHIP.IF.SPI._read_burst(pBuf, len);
 8007528:	4b07      	ldr	r3, [pc, #28]	; (8007548 <WIZCHIP_READ_BUF+0xbc>)
 800752a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752c:	88fa      	ldrh	r2, [r7, #6]
 800752e:	4611      	mov	r1, r2
 8007530:	68b8      	ldr	r0, [r7, #8]
 8007532:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 8007534:	4b04      	ldr	r3, [pc, #16]	; (8007548 <WIZCHIP_READ_BUF+0xbc>)
 8007536:	699b      	ldr	r3, [r3, #24]
 8007538:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 800753a:	4b03      	ldr	r3, [pc, #12]	; (8007548 <WIZCHIP_READ_BUF+0xbc>)
 800753c:	691b      	ldr	r3, [r3, #16]
 800753e:	4798      	blx	r3
}
 8007540:	bf00      	nop
 8007542:	371c      	adds	r7, #28
 8007544:	46bd      	mov	sp, r7
 8007546:	bd90      	pop	{r4, r7, pc}
 8007548:	20000084 	.word	0x20000084

0800754c <WIZCHIP_WRITE_BUF>:

void     WIZCHIP_WRITE_BUF(uint32_t AddrSel, uint8_t* pBuf, uint16_t len)
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b086      	sub	sp, #24
 8007550:	af00      	add	r7, sp, #0
 8007552:	60f8      	str	r0, [r7, #12]
 8007554:	60b9      	str	r1, [r7, #8]
 8007556:	4613      	mov	r3, r2
 8007558:	80fb      	strh	r3, [r7, #6]
   uint8_t spi_data[3];
   uint16_t i;

   WIZCHIP_CRITICAL_ENTER();
 800755a:	4b2b      	ldr	r3, [pc, #172]	; (8007608 <WIZCHIP_WRITE_BUF+0xbc>)
 800755c:	68db      	ldr	r3, [r3, #12]
 800755e:	4798      	blx	r3
   WIZCHIP.CS._select();
 8007560:	4b29      	ldr	r3, [pc, #164]	; (8007608 <WIZCHIP_WRITE_BUF+0xbc>)
 8007562:	695b      	ldr	r3, [r3, #20]
 8007564:	4798      	blx	r3

   AddrSel |= (_W5500_SPI_WRITE_ | _W5500_SPI_VDM_OP_);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	f043 0304 	orr.w	r3, r3, #4
 800756c:	60fb      	str	r3, [r7, #12]

   if(!WIZCHIP.IF.SPI._write_burst) 	// byte operation
 800756e:	4b26      	ldr	r3, [pc, #152]	; (8007608 <WIZCHIP_WRITE_BUF+0xbc>)
 8007570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007572:	2b00      	cmp	r3, #0
 8007574:	d126      	bne.n	80075c4 <WIZCHIP_WRITE_BUF+0x78>
   {
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x00FF0000) >> 16);
 8007576:	4b24      	ldr	r3, [pc, #144]	; (8007608 <WIZCHIP_WRITE_BUF+0xbc>)
 8007578:	6a1b      	ldr	r3, [r3, #32]
 800757a:	68fa      	ldr	r2, [r7, #12]
 800757c:	0c12      	lsrs	r2, r2, #16
 800757e:	b2d2      	uxtb	r2, r2
 8007580:	4610      	mov	r0, r2
 8007582:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x0000FF00) >>  8);
 8007584:	4b20      	ldr	r3, [pc, #128]	; (8007608 <WIZCHIP_WRITE_BUF+0xbc>)
 8007586:	6a1b      	ldr	r3, [r3, #32]
 8007588:	68fa      	ldr	r2, [r7, #12]
 800758a:	0a12      	lsrs	r2, r2, #8
 800758c:	b2d2      	uxtb	r2, r2
 800758e:	4610      	mov	r0, r2
 8007590:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_byte((AddrSel & 0x000000FF) >>  0);
 8007592:	4b1d      	ldr	r3, [pc, #116]	; (8007608 <WIZCHIP_WRITE_BUF+0xbc>)
 8007594:	6a1b      	ldr	r3, [r3, #32]
 8007596:	68fa      	ldr	r2, [r7, #12]
 8007598:	b2d2      	uxtb	r2, r2
 800759a:	4610      	mov	r0, r2
 800759c:	4798      	blx	r3
		for(i = 0; i < len; i++)
 800759e:	2300      	movs	r3, #0
 80075a0:	82fb      	strh	r3, [r7, #22]
 80075a2:	e00a      	b.n	80075ba <WIZCHIP_WRITE_BUF+0x6e>
			WIZCHIP.IF.SPI._write_byte(pBuf[i]);
 80075a4:	4b18      	ldr	r3, [pc, #96]	; (8007608 <WIZCHIP_WRITE_BUF+0xbc>)
 80075a6:	6a1b      	ldr	r3, [r3, #32]
 80075a8:	8afa      	ldrh	r2, [r7, #22]
 80075aa:	68b9      	ldr	r1, [r7, #8]
 80075ac:	440a      	add	r2, r1
 80075ae:	7812      	ldrb	r2, [r2, #0]
 80075b0:	4610      	mov	r0, r2
 80075b2:	4798      	blx	r3
		for(i = 0; i < len; i++)
 80075b4:	8afb      	ldrh	r3, [r7, #22]
 80075b6:	3301      	adds	r3, #1
 80075b8:	82fb      	strh	r3, [r7, #22]
 80075ba:	8afa      	ldrh	r2, [r7, #22]
 80075bc:	88fb      	ldrh	r3, [r7, #6]
 80075be:	429a      	cmp	r2, r3
 80075c0:	d3f0      	bcc.n	80075a4 <WIZCHIP_WRITE_BUF+0x58>
 80075c2:	e017      	b.n	80075f4 <WIZCHIP_WRITE_BUF+0xa8>
   }
   else									// burst operation
   {
		spi_data[0] = (AddrSel & 0x00FF0000) >> 16;
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	0c1b      	lsrs	r3, r3, #16
 80075c8:	b2db      	uxtb	r3, r3
 80075ca:	743b      	strb	r3, [r7, #16]
		spi_data[1] = (AddrSel & 0x0000FF00) >> 8;
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	0a1b      	lsrs	r3, r3, #8
 80075d0:	b2db      	uxtb	r3, r3
 80075d2:	747b      	strb	r3, [r7, #17]
		spi_data[2] = (AddrSel & 0x000000FF) >> 0;
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	b2db      	uxtb	r3, r3
 80075d8:	74bb      	strb	r3, [r7, #18]
		WIZCHIP.IF.SPI._write_burst(spi_data, 3);
 80075da:	4b0b      	ldr	r3, [pc, #44]	; (8007608 <WIZCHIP_WRITE_BUF+0xbc>)
 80075dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075de:	f107 0210 	add.w	r2, r7, #16
 80075e2:	2103      	movs	r1, #3
 80075e4:	4610      	mov	r0, r2
 80075e6:	4798      	blx	r3
		WIZCHIP.IF.SPI._write_burst(pBuf, len);
 80075e8:	4b07      	ldr	r3, [pc, #28]	; (8007608 <WIZCHIP_WRITE_BUF+0xbc>)
 80075ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075ec:	88fa      	ldrh	r2, [r7, #6]
 80075ee:	4611      	mov	r1, r2
 80075f0:	68b8      	ldr	r0, [r7, #8]
 80075f2:	4798      	blx	r3
   }

   WIZCHIP.CS._deselect();
 80075f4:	4b04      	ldr	r3, [pc, #16]	; (8007608 <WIZCHIP_WRITE_BUF+0xbc>)
 80075f6:	699b      	ldr	r3, [r3, #24]
 80075f8:	4798      	blx	r3
   WIZCHIP_CRITICAL_EXIT();
 80075fa:	4b03      	ldr	r3, [pc, #12]	; (8007608 <WIZCHIP_WRITE_BUF+0xbc>)
 80075fc:	691b      	ldr	r3, [r3, #16]
 80075fe:	4798      	blx	r3
}
 8007600:	bf00      	nop
 8007602:	3718      	adds	r7, #24
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}
 8007608:	20000084 	.word	0x20000084

0800760c <getSn_TX_FSR>:


uint16_t getSn_TX_FSR(uint8_t sn)
{
 800760c:	b590      	push	{r4, r7, lr}
 800760e:	b085      	sub	sp, #20
 8007610:	af00      	add	r7, sp, #0
 8007612:	4603      	mov	r3, r0
 8007614:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 8007616:	2300      	movs	r3, #0
 8007618:	81fb      	strh	r3, [r7, #14]
 800761a:	2300      	movs	r3, #0
 800761c:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_TX_FSR(sn));
 800761e:	79fb      	ldrb	r3, [r7, #7]
 8007620:	009b      	lsls	r3, r3, #2
 8007622:	3301      	adds	r3, #1
 8007624:	00db      	lsls	r3, r3, #3
 8007626:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 800762a:	4618      	mov	r0, r3
 800762c:	f7ff fe94 	bl	8007358 <WIZCHIP_READ>
 8007630:	4603      	mov	r3, r0
 8007632:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8007634:	89bb      	ldrh	r3, [r7, #12]
 8007636:	021b      	lsls	r3, r3, #8
 8007638:	b29c      	uxth	r4, r3
 800763a:	79fb      	ldrb	r3, [r7, #7]
 800763c:	009b      	lsls	r3, r3, #2
 800763e:	3301      	adds	r3, #1
 8007640:	00db      	lsls	r3, r3, #3
 8007642:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8007646:	4618      	mov	r0, r3
 8007648:	f7ff fe86 	bl	8007358 <WIZCHIP_READ>
 800764c:	4603      	mov	r3, r0
 800764e:	b29b      	uxth	r3, r3
 8007650:	4423      	add	r3, r4
 8007652:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 8007654:	89bb      	ldrh	r3, [r7, #12]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d01a      	beq.n	8007690 <getSn_TX_FSR+0x84>
      {
        val = WIZCHIP_READ(Sn_TX_FSR(sn));
 800765a:	79fb      	ldrb	r3, [r7, #7]
 800765c:	009b      	lsls	r3, r3, #2
 800765e:	3301      	adds	r3, #1
 8007660:	00db      	lsls	r3, r3, #3
 8007662:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8007666:	4618      	mov	r0, r3
 8007668:	f7ff fe76 	bl	8007358 <WIZCHIP_READ>
 800766c:	4603      	mov	r3, r0
 800766e:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_TX_FSR(sn),1));
 8007670:	89fb      	ldrh	r3, [r7, #14]
 8007672:	021b      	lsls	r3, r3, #8
 8007674:	b29c      	uxth	r4, r3
 8007676:	79fb      	ldrb	r3, [r7, #7]
 8007678:	009b      	lsls	r3, r3, #2
 800767a:	3301      	adds	r3, #1
 800767c:	00db      	lsls	r3, r3, #3
 800767e:	f503 5304 	add.w	r3, r3, #8448	; 0x2100
 8007682:	4618      	mov	r0, r3
 8007684:	f7ff fe68 	bl	8007358 <WIZCHIP_READ>
 8007688:	4603      	mov	r3, r0
 800768a:	b29b      	uxth	r3, r3
 800768c:	4423      	add	r3, r4
 800768e:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8007690:	89fa      	ldrh	r2, [r7, #14]
 8007692:	89bb      	ldrh	r3, [r7, #12]
 8007694:	429a      	cmp	r2, r3
 8007696:	d1c2      	bne.n	800761e <getSn_TX_FSR+0x12>
   return val;
 8007698:	89fb      	ldrh	r3, [r7, #14]
}
 800769a:	4618      	mov	r0, r3
 800769c:	3714      	adds	r7, #20
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd90      	pop	{r4, r7, pc}

080076a2 <getSn_RX_RSR>:


uint16_t getSn_RX_RSR(uint8_t sn)
{
 80076a2:	b590      	push	{r4, r7, lr}
 80076a4:	b085      	sub	sp, #20
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	4603      	mov	r3, r0
 80076aa:	71fb      	strb	r3, [r7, #7]
   uint16_t val=0,val1=0;
 80076ac:	2300      	movs	r3, #0
 80076ae:	81fb      	strh	r3, [r7, #14]
 80076b0:	2300      	movs	r3, #0
 80076b2:	81bb      	strh	r3, [r7, #12]

   do
   {
      val1 = WIZCHIP_READ(Sn_RX_RSR(sn));
 80076b4:	79fb      	ldrb	r3, [r7, #7]
 80076b6:	009b      	lsls	r3, r3, #2
 80076b8:	3301      	adds	r3, #1
 80076ba:	00db      	lsls	r3, r3, #3
 80076bc:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80076c0:	4618      	mov	r0, r3
 80076c2:	f7ff fe49 	bl	8007358 <WIZCHIP_READ>
 80076c6:	4603      	mov	r3, r0
 80076c8:	81bb      	strh	r3, [r7, #12]
      val1 = (val1 << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 80076ca:	89bb      	ldrh	r3, [r7, #12]
 80076cc:	021b      	lsls	r3, r3, #8
 80076ce:	b29c      	uxth	r4, r3
 80076d0:	79fb      	ldrb	r3, [r7, #7]
 80076d2:	009b      	lsls	r3, r3, #2
 80076d4:	3301      	adds	r3, #1
 80076d6:	00db      	lsls	r3, r3, #3
 80076d8:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 80076dc:	4618      	mov	r0, r3
 80076de:	f7ff fe3b 	bl	8007358 <WIZCHIP_READ>
 80076e2:	4603      	mov	r3, r0
 80076e4:	b29b      	uxth	r3, r3
 80076e6:	4423      	add	r3, r4
 80076e8:	81bb      	strh	r3, [r7, #12]
      if (val1 != 0)
 80076ea:	89bb      	ldrh	r3, [r7, #12]
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d01a      	beq.n	8007726 <getSn_RX_RSR+0x84>
      {
        val = WIZCHIP_READ(Sn_RX_RSR(sn));
 80076f0:	79fb      	ldrb	r3, [r7, #7]
 80076f2:	009b      	lsls	r3, r3, #2
 80076f4:	3301      	adds	r3, #1
 80076f6:	00db      	lsls	r3, r3, #3
 80076f8:	f503 5318 	add.w	r3, r3, #9728	; 0x2600
 80076fc:	4618      	mov	r0, r3
 80076fe:	f7ff fe2b 	bl	8007358 <WIZCHIP_READ>
 8007702:	4603      	mov	r3, r0
 8007704:	81fb      	strh	r3, [r7, #14]
        val = (val << 8) + WIZCHIP_READ(WIZCHIP_OFFSET_INC(Sn_RX_RSR(sn),1));
 8007706:	89fb      	ldrh	r3, [r7, #14]
 8007708:	021b      	lsls	r3, r3, #8
 800770a:	b29c      	uxth	r4, r3
 800770c:	79fb      	ldrb	r3, [r7, #7]
 800770e:	009b      	lsls	r3, r3, #2
 8007710:	3301      	adds	r3, #1
 8007712:	00db      	lsls	r3, r3, #3
 8007714:	f503 531c 	add.w	r3, r3, #9984	; 0x2700
 8007718:	4618      	mov	r0, r3
 800771a:	f7ff fe1d 	bl	8007358 <WIZCHIP_READ>
 800771e:	4603      	mov	r3, r0
 8007720:	b29b      	uxth	r3, r3
 8007722:	4423      	add	r3, r4
 8007724:	81fb      	strh	r3, [r7, #14]
      }
   }while (val != val1);
 8007726:	89fa      	ldrh	r2, [r7, #14]
 8007728:	89bb      	ldrh	r3, [r7, #12]
 800772a:	429a      	cmp	r2, r3
 800772c:	d1c2      	bne.n	80076b4 <getSn_RX_RSR+0x12>
   return val;
 800772e:	89fb      	ldrh	r3, [r7, #14]
}
 8007730:	4618      	mov	r0, r3
 8007732:	3714      	adds	r7, #20
 8007734:	46bd      	mov	sp, r7
 8007736:	bd90      	pop	{r4, r7, pc}

08007738 <wiz_send_data>:

void wiz_send_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 8007738:	b590      	push	{r4, r7, lr}
 800773a:	b085      	sub	sp, #20
 800773c:	af00      	add	r7, sp, #0
 800773e:	4603      	mov	r3, r0
 8007740:	6039      	str	r1, [r7, #0]
 8007742:	71fb      	strb	r3, [r7, #7]
 8007744:	4613      	mov	r3, r2
 8007746:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8007748:	2300      	movs	r3, #0
 800774a:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 800774c:	2300      	movs	r3, #0
 800774e:	60bb      	str	r3, [r7, #8]

   if(len == 0)  return;
 8007750:	88bb      	ldrh	r3, [r7, #4]
 8007752:	2b00      	cmp	r3, #0
 8007754:	d048      	beq.n	80077e8 <wiz_send_data+0xb0>
   ptr = getSn_TX_WR(sn);
 8007756:	79fb      	ldrb	r3, [r7, #7]
 8007758:	009b      	lsls	r3, r3, #2
 800775a:	3301      	adds	r3, #1
 800775c:	00db      	lsls	r3, r3, #3
 800775e:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8007762:	4618      	mov	r0, r3
 8007764:	f7ff fdf8 	bl	8007358 <WIZCHIP_READ>
 8007768:	4603      	mov	r3, r0
 800776a:	b29b      	uxth	r3, r3
 800776c:	021b      	lsls	r3, r3, #8
 800776e:	b29c      	uxth	r4, r3
 8007770:	79fb      	ldrb	r3, [r7, #7]
 8007772:	009b      	lsls	r3, r3, #2
 8007774:	3301      	adds	r3, #1
 8007776:	00db      	lsls	r3, r3, #3
 8007778:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 800777c:	4618      	mov	r0, r3
 800777e:	f7ff fdeb 	bl	8007358 <WIZCHIP_READ>
 8007782:	4603      	mov	r3, r0
 8007784:	b29b      	uxth	r3, r3
 8007786:	4423      	add	r3, r4
 8007788:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = (ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_TXBUF_BLOCK(sn) << 3);
 800778a:	89fb      	ldrh	r3, [r7, #14]
 800778c:	021b      	lsls	r3, r3, #8
 800778e:	79fa      	ldrb	r2, [r7, #7]
 8007790:	0092      	lsls	r2, r2, #2
 8007792:	3202      	adds	r2, #2
 8007794:	00d2      	lsls	r2, r2, #3
 8007796:	4413      	add	r3, r2
 8007798:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_WRITE_BUF(addrsel,wizdata, len);
 800779a:	88bb      	ldrh	r3, [r7, #4]
 800779c:	461a      	mov	r2, r3
 800779e:	6839      	ldr	r1, [r7, #0]
 80077a0:	68b8      	ldr	r0, [r7, #8]
 80077a2:	f7ff fed3 	bl	800754c <WIZCHIP_WRITE_BUF>
   
   ptr += len;
 80077a6:	89fa      	ldrh	r2, [r7, #14]
 80077a8:	88bb      	ldrh	r3, [r7, #4]
 80077aa:	4413      	add	r3, r2
 80077ac:	81fb      	strh	r3, [r7, #14]
   setSn_TX_WR(sn,ptr);
 80077ae:	79fb      	ldrb	r3, [r7, #7]
 80077b0:	009b      	lsls	r3, r3, #2
 80077b2:	3301      	adds	r3, #1
 80077b4:	00db      	lsls	r3, r3, #3
 80077b6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80077ba:	461a      	mov	r2, r3
 80077bc:	89fb      	ldrh	r3, [r7, #14]
 80077be:	0a1b      	lsrs	r3, r3, #8
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	b2db      	uxtb	r3, r3
 80077c4:	4619      	mov	r1, r3
 80077c6:	4610      	mov	r0, r2
 80077c8:	f7ff fe12 	bl	80073f0 <WIZCHIP_WRITE>
 80077cc:	79fb      	ldrb	r3, [r7, #7]
 80077ce:	009b      	lsls	r3, r3, #2
 80077d0:	3301      	adds	r3, #1
 80077d2:	00db      	lsls	r3, r3, #3
 80077d4:	f503 5314 	add.w	r3, r3, #9472	; 0x2500
 80077d8:	461a      	mov	r2, r3
 80077da:	89fb      	ldrh	r3, [r7, #14]
 80077dc:	b2db      	uxtb	r3, r3
 80077de:	4619      	mov	r1, r3
 80077e0:	4610      	mov	r0, r2
 80077e2:	f7ff fe05 	bl	80073f0 <WIZCHIP_WRITE>
 80077e6:	e000      	b.n	80077ea <wiz_send_data+0xb2>
   if(len == 0)  return;
 80077e8:	bf00      	nop
}
 80077ea:	3714      	adds	r7, #20
 80077ec:	46bd      	mov	sp, r7
 80077ee:	bd90      	pop	{r4, r7, pc}

080077f0 <wiz_recv_data>:

void wiz_recv_data(uint8_t sn, uint8_t *wizdata, uint16_t len)
{
 80077f0:	b590      	push	{r4, r7, lr}
 80077f2:	b085      	sub	sp, #20
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	4603      	mov	r3, r0
 80077f8:	6039      	str	r1, [r7, #0]
 80077fa:	71fb      	strb	r3, [r7, #7]
 80077fc:	4613      	mov	r3, r2
 80077fe:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 8007800:	2300      	movs	r3, #0
 8007802:	81fb      	strh	r3, [r7, #14]
   uint32_t addrsel = 0;
 8007804:	2300      	movs	r3, #0
 8007806:	60bb      	str	r3, [r7, #8]
   
   if(len == 0) return;
 8007808:	88bb      	ldrh	r3, [r7, #4]
 800780a:	2b00      	cmp	r3, #0
 800780c:	d048      	beq.n	80078a0 <wiz_recv_data+0xb0>
   ptr = getSn_RX_RD(sn);
 800780e:	79fb      	ldrb	r3, [r7, #7]
 8007810:	009b      	lsls	r3, r3, #2
 8007812:	3301      	adds	r3, #1
 8007814:	00db      	lsls	r3, r3, #3
 8007816:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 800781a:	4618      	mov	r0, r3
 800781c:	f7ff fd9c 	bl	8007358 <WIZCHIP_READ>
 8007820:	4603      	mov	r3, r0
 8007822:	b29b      	uxth	r3, r3
 8007824:	021b      	lsls	r3, r3, #8
 8007826:	b29c      	uxth	r4, r3
 8007828:	79fb      	ldrb	r3, [r7, #7]
 800782a:	009b      	lsls	r3, r3, #2
 800782c:	3301      	adds	r3, #1
 800782e:	00db      	lsls	r3, r3, #3
 8007830:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8007834:	4618      	mov	r0, r3
 8007836:	f7ff fd8f 	bl	8007358 <WIZCHIP_READ>
 800783a:	4603      	mov	r3, r0
 800783c:	b29b      	uxth	r3, r3
 800783e:	4423      	add	r3, r4
 8007840:	81fb      	strh	r3, [r7, #14]
   //M20140501 : implict type casting -> explict type casting
   //addrsel = ((ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
   addrsel = ((uint32_t)ptr << 8) + (WIZCHIP_RXBUF_BLOCK(sn) << 3);
 8007842:	89fb      	ldrh	r3, [r7, #14]
 8007844:	021b      	lsls	r3, r3, #8
 8007846:	79fa      	ldrb	r2, [r7, #7]
 8007848:	0092      	lsls	r2, r2, #2
 800784a:	3203      	adds	r2, #3
 800784c:	00d2      	lsls	r2, r2, #3
 800784e:	4413      	add	r3, r2
 8007850:	60bb      	str	r3, [r7, #8]
   //
   WIZCHIP_READ_BUF(addrsel, wizdata, len);
 8007852:	88bb      	ldrh	r3, [r7, #4]
 8007854:	461a      	mov	r2, r3
 8007856:	6839      	ldr	r1, [r7, #0]
 8007858:	68b8      	ldr	r0, [r7, #8]
 800785a:	f7ff fe17 	bl	800748c <WIZCHIP_READ_BUF>
   ptr += len;
 800785e:	89fa      	ldrh	r2, [r7, #14]
 8007860:	88bb      	ldrh	r3, [r7, #4]
 8007862:	4413      	add	r3, r2
 8007864:	81fb      	strh	r3, [r7, #14]
   
   setSn_RX_RD(sn,ptr);
 8007866:	79fb      	ldrb	r3, [r7, #7]
 8007868:	009b      	lsls	r3, r3, #2
 800786a:	3301      	adds	r3, #1
 800786c:	00db      	lsls	r3, r3, #3
 800786e:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8007872:	461a      	mov	r2, r3
 8007874:	89fb      	ldrh	r3, [r7, #14]
 8007876:	0a1b      	lsrs	r3, r3, #8
 8007878:	b29b      	uxth	r3, r3
 800787a:	b2db      	uxtb	r3, r3
 800787c:	4619      	mov	r1, r3
 800787e:	4610      	mov	r0, r2
 8007880:	f7ff fdb6 	bl	80073f0 <WIZCHIP_WRITE>
 8007884:	79fb      	ldrb	r3, [r7, #7]
 8007886:	009b      	lsls	r3, r3, #2
 8007888:	3301      	adds	r3, #1
 800788a:	00db      	lsls	r3, r3, #3
 800788c:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8007890:	461a      	mov	r2, r3
 8007892:	89fb      	ldrh	r3, [r7, #14]
 8007894:	b2db      	uxtb	r3, r3
 8007896:	4619      	mov	r1, r3
 8007898:	4610      	mov	r0, r2
 800789a:	f7ff fda9 	bl	80073f0 <WIZCHIP_WRITE>
 800789e:	e000      	b.n	80078a2 <wiz_recv_data+0xb2>
   if(len == 0) return;
 80078a0:	bf00      	nop
}
 80078a2:	3714      	adds	r7, #20
 80078a4:	46bd      	mov	sp, r7
 80078a6:	bd90      	pop	{r4, r7, pc}

080078a8 <wiz_recv_ignore>:


void wiz_recv_ignore(uint8_t sn, uint16_t len)
{
 80078a8:	b590      	push	{r4, r7, lr}
 80078aa:	b085      	sub	sp, #20
 80078ac:	af00      	add	r7, sp, #0
 80078ae:	4603      	mov	r3, r0
 80078b0:	460a      	mov	r2, r1
 80078b2:	71fb      	strb	r3, [r7, #7]
 80078b4:	4613      	mov	r3, r2
 80078b6:	80bb      	strh	r3, [r7, #4]
   uint16_t ptr = 0;
 80078b8:	2300      	movs	r3, #0
 80078ba:	81fb      	strh	r3, [r7, #14]

   ptr = getSn_RX_RD(sn);
 80078bc:	79fb      	ldrb	r3, [r7, #7]
 80078be:	009b      	lsls	r3, r3, #2
 80078c0:	3301      	adds	r3, #1
 80078c2:	00db      	lsls	r3, r3, #3
 80078c4:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 80078c8:	4618      	mov	r0, r3
 80078ca:	f7ff fd45 	bl	8007358 <WIZCHIP_READ>
 80078ce:	4603      	mov	r3, r0
 80078d0:	b29b      	uxth	r3, r3
 80078d2:	021b      	lsls	r3, r3, #8
 80078d4:	b29c      	uxth	r4, r3
 80078d6:	79fb      	ldrb	r3, [r7, #7]
 80078d8:	009b      	lsls	r3, r3, #2
 80078da:	3301      	adds	r3, #1
 80078dc:	00db      	lsls	r3, r3, #3
 80078de:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 80078e2:	4618      	mov	r0, r3
 80078e4:	f7ff fd38 	bl	8007358 <WIZCHIP_READ>
 80078e8:	4603      	mov	r3, r0
 80078ea:	b29b      	uxth	r3, r3
 80078ec:	4423      	add	r3, r4
 80078ee:	81fb      	strh	r3, [r7, #14]
   ptr += len;
 80078f0:	89fa      	ldrh	r2, [r7, #14]
 80078f2:	88bb      	ldrh	r3, [r7, #4]
 80078f4:	4413      	add	r3, r2
 80078f6:	81fb      	strh	r3, [r7, #14]
   setSn_RX_RD(sn,ptr);
 80078f8:	79fb      	ldrb	r3, [r7, #7]
 80078fa:	009b      	lsls	r3, r3, #2
 80078fc:	3301      	adds	r3, #1
 80078fe:	00db      	lsls	r3, r3, #3
 8007900:	f503 5320 	add.w	r3, r3, #10240	; 0x2800
 8007904:	461a      	mov	r2, r3
 8007906:	89fb      	ldrh	r3, [r7, #14]
 8007908:	0a1b      	lsrs	r3, r3, #8
 800790a:	b29b      	uxth	r3, r3
 800790c:	b2db      	uxtb	r3, r3
 800790e:	4619      	mov	r1, r3
 8007910:	4610      	mov	r0, r2
 8007912:	f7ff fd6d 	bl	80073f0 <WIZCHIP_WRITE>
 8007916:	79fb      	ldrb	r3, [r7, #7]
 8007918:	009b      	lsls	r3, r3, #2
 800791a:	3301      	adds	r3, #1
 800791c:	00db      	lsls	r3, r3, #3
 800791e:	f503 5324 	add.w	r3, r3, #10496	; 0x2900
 8007922:	461a      	mov	r2, r3
 8007924:	89fb      	ldrh	r3, [r7, #14]
 8007926:	b2db      	uxtb	r3, r3
 8007928:	4619      	mov	r1, r3
 800792a:	4610      	mov	r0, r2
 800792c:	f7ff fd60 	bl	80073f0 <WIZCHIP_WRITE>
}
 8007930:	bf00      	nop
 8007932:	3714      	adds	r7, #20
 8007934:	46bd      	mov	sp, r7
 8007936:	bd90      	pop	{r4, r7, pc}

08007938 <socket>:
   }while(0);              \



int8_t socket(uint8_t sn, uint8_t protocol, uint16_t port, uint8_t flag)
{
 8007938:	b590      	push	{r4, r7, lr}
 800793a:	b085      	sub	sp, #20
 800793c:	af00      	add	r7, sp, #0
 800793e:	4604      	mov	r4, r0
 8007940:	4608      	mov	r0, r1
 8007942:	4611      	mov	r1, r2
 8007944:	461a      	mov	r2, r3
 8007946:	4623      	mov	r3, r4
 8007948:	71fb      	strb	r3, [r7, #7]
 800794a:	4603      	mov	r3, r0
 800794c:	71bb      	strb	r3, [r7, #6]
 800794e:	460b      	mov	r3, r1
 8007950:	80bb      	strh	r3, [r7, #4]
 8007952:	4613      	mov	r3, r2
 8007954:	70fb      	strb	r3, [r7, #3]
	CHECK_SOCKNUM();
 8007956:	79fb      	ldrb	r3, [r7, #7]
 8007958:	2b08      	cmp	r3, #8
 800795a:	d902      	bls.n	8007962 <socket+0x2a>
 800795c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007960:	e0f2      	b.n	8007b48 <socket+0x210>
	switch(protocol)
 8007962:	79bb      	ldrb	r3, [r7, #6]
 8007964:	2b01      	cmp	r3, #1
 8007966:	d005      	beq.n	8007974 <socket+0x3c>
 8007968:	2b00      	cmp	r3, #0
 800796a:	dd11      	ble.n	8007990 <socket+0x58>
 800796c:	3b02      	subs	r3, #2
 800796e:	2b02      	cmp	r3, #2
 8007970:	d80e      	bhi.n	8007990 <socket+0x58>
	    break;
         }
      case Sn_MR_UDP :
      case Sn_MR_MACRAW :
	  case Sn_MR_IPRAW :
         break;
 8007972:	e011      	b.n	8007998 <socket+0x60>
            getSIPR((uint8_t*)&taddr);
 8007974:	f107 030c 	add.w	r3, r7, #12
 8007978:	2204      	movs	r2, #4
 800797a:	4619      	mov	r1, r3
 800797c:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 8007980:	f7ff fd84 	bl	800748c <WIZCHIP_READ_BUF>
            if(taddr == 0) return SOCKERR_SOCKINIT;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d105      	bne.n	8007996 <socket+0x5e>
 800798a:	f06f 0302 	mvn.w	r3, #2
 800798e:	e0db      	b.n	8007b48 <socket+0x210>
   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_PPPoE :
         break;
   #endif
      default :
         return SOCKERR_SOCKMODE;
 8007990:	f06f 0304 	mvn.w	r3, #4
 8007994:	e0d8      	b.n	8007b48 <socket+0x210>
	    break;
 8007996:	bf00      	nop
	}
	//M20150601 : For SF_TCP_ALIGN & W5300
	//if((flag & 0x06) != 0) return SOCKERR_SOCKFLAG;
	if((flag & 0x04) != 0) return SOCKERR_SOCKFLAG;
 8007998:	78fb      	ldrb	r3, [r7, #3]
 800799a:	f003 0304 	and.w	r3, r3, #4
 800799e:	2b00      	cmp	r3, #0
 80079a0:	d002      	beq.n	80079a8 <socket+0x70>
 80079a2:	f06f 0305 	mvn.w	r3, #5
 80079a6:	e0cf      	b.n	8007b48 <socket+0x210>
#if _WIZCHIP_ == 5200
   if(flag & 0x10) return SOCKERR_SOCKFLAG;
#endif
	   
	if(flag != 0)
 80079a8:	78fb      	ldrb	r3, [r7, #3]
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d025      	beq.n	80079fa <socket+0xc2>
	{
   	switch(protocol)
 80079ae:	79bb      	ldrb	r3, [r7, #6]
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	d002      	beq.n	80079ba <socket+0x82>
 80079b4:	2b02      	cmp	r3, #2
 80079b6:	d008      	beq.n	80079ca <socket+0x92>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
      	      }
   	      #endif
   	      break;
   	   default:
   	      break;
 80079b8:	e024      	b.n	8007a04 <socket+0xcc>
   		     if((flag & (SF_TCP_NODELAY|SF_IO_NONBLOCK))==0) return SOCKERR_SOCKFLAG;
 80079ba:	78fb      	ldrb	r3, [r7, #3]
 80079bc:	f003 0321 	and.w	r3, r3, #33	; 0x21
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d11c      	bne.n	80079fe <socket+0xc6>
 80079c4:	f06f 0305 	mvn.w	r3, #5
 80079c8:	e0be      	b.n	8007b48 <socket+0x210>
   	      if(flag & SF_IGMP_VER2)
 80079ca:	78fb      	ldrb	r3, [r7, #3]
 80079cc:	f003 0320 	and.w	r3, r3, #32
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d006      	beq.n	80079e2 <socket+0xaa>
   	         if((flag & SF_MULTI_ENABLE)==0) return SOCKERR_SOCKFLAG;
 80079d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	db02      	blt.n	80079e2 <socket+0xaa>
 80079dc:	f06f 0305 	mvn.w	r3, #5
 80079e0:	e0b2      	b.n	8007b48 <socket+0x210>
      	      if(flag & SF_UNI_BLOCK)
 80079e2:	78fb      	ldrb	r3, [r7, #3]
 80079e4:	f003 0310 	and.w	r3, r3, #16
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d00a      	beq.n	8007a02 <socket+0xca>
      	         if((flag & SF_MULTI_ENABLE) == 0) return SOCKERR_SOCKFLAG;
 80079ec:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	db06      	blt.n	8007a02 <socket+0xca>
 80079f4:	f06f 0305 	mvn.w	r3, #5
 80079f8:	e0a6      	b.n	8007b48 <socket+0x210>
   	}
   }
 80079fa:	bf00      	nop
 80079fc:	e002      	b.n	8007a04 <socket+0xcc>
   	      break;
 80079fe:	bf00      	nop
 8007a00:	e000      	b.n	8007a04 <socket+0xcc>
   	      break;
 8007a02:	bf00      	nop
	close(sn);
 8007a04:	79fb      	ldrb	r3, [r7, #7]
 8007a06:	4618      	mov	r0, r3
 8007a08:	f000 f8ac 	bl	8007b64 <close>
	//M20150601
	#if _WIZCHIP_ == 5300
	   setSn_MR(sn, ((uint16_t)(protocol | (flag & 0xF0))) | (((uint16_t)(flag & 0x02)) << 7) );
    #else
	   setSn_MR(sn, (protocol | (flag & 0xF0)));
 8007a0c:	79fb      	ldrb	r3, [r7, #7]
 8007a0e:	009b      	lsls	r3, r3, #2
 8007a10:	3301      	adds	r3, #1
 8007a12:	00db      	lsls	r3, r3, #3
 8007a14:	4618      	mov	r0, r3
 8007a16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007a1a:	f023 030f 	bic.w	r3, r3, #15
 8007a1e:	b25a      	sxtb	r2, r3
 8007a20:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8007a24:	4313      	orrs	r3, r2
 8007a26:	b25b      	sxtb	r3, r3
 8007a28:	b2db      	uxtb	r3, r3
 8007a2a:	4619      	mov	r1, r3
 8007a2c:	f7ff fce0 	bl	80073f0 <WIZCHIP_WRITE>
    #endif
	if(!port)
 8007a30:	88bb      	ldrh	r3, [r7, #4]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d110      	bne.n	8007a58 <socket+0x120>
	{
	   port = sock_any_port++;
 8007a36:	4b46      	ldr	r3, [pc, #280]	; (8007b50 <socket+0x218>)
 8007a38:	881b      	ldrh	r3, [r3, #0]
 8007a3a:	1c5a      	adds	r2, r3, #1
 8007a3c:	b291      	uxth	r1, r2
 8007a3e:	4a44      	ldr	r2, [pc, #272]	; (8007b50 <socket+0x218>)
 8007a40:	8011      	strh	r1, [r2, #0]
 8007a42:	80bb      	strh	r3, [r7, #4]
	   if(sock_any_port == 0xFFF0) sock_any_port = SOCK_ANY_PORT_NUM;
 8007a44:	4b42      	ldr	r3, [pc, #264]	; (8007b50 <socket+0x218>)
 8007a46:	881b      	ldrh	r3, [r3, #0]
 8007a48:	f64f 72f0 	movw	r2, #65520	; 0xfff0
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d103      	bne.n	8007a58 <socket+0x120>
 8007a50:	4b3f      	ldr	r3, [pc, #252]	; (8007b50 <socket+0x218>)
 8007a52:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8007a56:	801a      	strh	r2, [r3, #0]
	}
   setSn_PORT(sn,port);	
 8007a58:	79fb      	ldrb	r3, [r7, #7]
 8007a5a:	009b      	lsls	r3, r3, #2
 8007a5c:	3301      	adds	r3, #1
 8007a5e:	00db      	lsls	r3, r3, #3
 8007a60:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007a64:	461a      	mov	r2, r3
 8007a66:	88bb      	ldrh	r3, [r7, #4]
 8007a68:	0a1b      	lsrs	r3, r3, #8
 8007a6a:	b29b      	uxth	r3, r3
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	4619      	mov	r1, r3
 8007a70:	4610      	mov	r0, r2
 8007a72:	f7ff fcbd 	bl	80073f0 <WIZCHIP_WRITE>
 8007a76:	79fb      	ldrb	r3, [r7, #7]
 8007a78:	009b      	lsls	r3, r3, #2
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	00db      	lsls	r3, r3, #3
 8007a7e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a82:	461a      	mov	r2, r3
 8007a84:	88bb      	ldrh	r3, [r7, #4]
 8007a86:	b2db      	uxtb	r3, r3
 8007a88:	4619      	mov	r1, r3
 8007a8a:	4610      	mov	r0, r2
 8007a8c:	f7ff fcb0 	bl	80073f0 <WIZCHIP_WRITE>
   setSn_CR(sn,Sn_CR_OPEN);
 8007a90:	79fb      	ldrb	r3, [r7, #7]
 8007a92:	009b      	lsls	r3, r3, #2
 8007a94:	3301      	adds	r3, #1
 8007a96:	00db      	lsls	r3, r3, #3
 8007a98:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007a9c:	2101      	movs	r1, #1
 8007a9e:	4618      	mov	r0, r3
 8007aa0:	f7ff fca6 	bl	80073f0 <WIZCHIP_WRITE>
   while(getSn_CR(sn));
 8007aa4:	bf00      	nop
 8007aa6:	79fb      	ldrb	r3, [r7, #7]
 8007aa8:	009b      	lsls	r3, r3, #2
 8007aaa:	3301      	adds	r3, #1
 8007aac:	00db      	lsls	r3, r3, #3
 8007aae:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	f7ff fc50 	bl	8007358 <WIZCHIP_READ>
 8007ab8:	4603      	mov	r3, r0
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d1f3      	bne.n	8007aa6 <socket+0x16e>
   //A20150401 : For release the previous sock_io_mode
   sock_io_mode &= ~(1 <<sn);
 8007abe:	79fb      	ldrb	r3, [r7, #7]
 8007ac0:	2201      	movs	r2, #1
 8007ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8007ac6:	b21b      	sxth	r3, r3
 8007ac8:	43db      	mvns	r3, r3
 8007aca:	b21a      	sxth	r2, r3
 8007acc:	4b21      	ldr	r3, [pc, #132]	; (8007b54 <socket+0x21c>)
 8007ace:	881b      	ldrh	r3, [r3, #0]
 8007ad0:	b21b      	sxth	r3, r3
 8007ad2:	4013      	ands	r3, r2
 8007ad4:	b21b      	sxth	r3, r3
 8007ad6:	b29a      	uxth	r2, r3
 8007ad8:	4b1e      	ldr	r3, [pc, #120]	; (8007b54 <socket+0x21c>)
 8007ada:	801a      	strh	r2, [r3, #0]
   //
	sock_io_mode |= ((flag & SF_IO_NONBLOCK) << sn);   
 8007adc:	78fb      	ldrb	r3, [r7, #3]
 8007ade:	f003 0201 	and.w	r2, r3, #1
 8007ae2:	79fb      	ldrb	r3, [r7, #7]
 8007ae4:	fa02 f303 	lsl.w	r3, r2, r3
 8007ae8:	b21a      	sxth	r2, r3
 8007aea:	4b1a      	ldr	r3, [pc, #104]	; (8007b54 <socket+0x21c>)
 8007aec:	881b      	ldrh	r3, [r3, #0]
 8007aee:	b21b      	sxth	r3, r3
 8007af0:	4313      	orrs	r3, r2
 8007af2:	b21b      	sxth	r3, r3
 8007af4:	b29a      	uxth	r2, r3
 8007af6:	4b17      	ldr	r3, [pc, #92]	; (8007b54 <socket+0x21c>)
 8007af8:	801a      	strh	r2, [r3, #0]
   sock_is_sending &= ~(1<<sn);
 8007afa:	79fb      	ldrb	r3, [r7, #7]
 8007afc:	2201      	movs	r2, #1
 8007afe:	fa02 f303 	lsl.w	r3, r2, r3
 8007b02:	b21b      	sxth	r3, r3
 8007b04:	43db      	mvns	r3, r3
 8007b06:	b21a      	sxth	r2, r3
 8007b08:	4b13      	ldr	r3, [pc, #76]	; (8007b58 <socket+0x220>)
 8007b0a:	881b      	ldrh	r3, [r3, #0]
 8007b0c:	b21b      	sxth	r3, r3
 8007b0e:	4013      	ands	r3, r2
 8007b10:	b21b      	sxth	r3, r3
 8007b12:	b29a      	uxth	r2, r3
 8007b14:	4b10      	ldr	r3, [pc, #64]	; (8007b58 <socket+0x220>)
 8007b16:	801a      	strh	r2, [r3, #0]
   sock_remained_size[sn] = 0;
 8007b18:	79fb      	ldrb	r3, [r7, #7]
 8007b1a:	4a10      	ldr	r2, [pc, #64]	; (8007b5c <socket+0x224>)
 8007b1c:	2100      	movs	r1, #0
 8007b1e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   //M20150601 : repalce 0 with PACK_COMPLETED
   //sock_pack_info[sn] = 0;
   sock_pack_info[sn] = PACK_COMPLETED;
 8007b22:	79fb      	ldrb	r3, [r7, #7]
 8007b24:	4a0e      	ldr	r2, [pc, #56]	; (8007b60 <socket+0x228>)
 8007b26:	2100      	movs	r1, #0
 8007b28:	54d1      	strb	r1, [r2, r3]
   //
   while(getSn_SR(sn) == SOCK_CLOSED);
 8007b2a:	bf00      	nop
 8007b2c:	79fb      	ldrb	r3, [r7, #7]
 8007b2e:	009b      	lsls	r3, r3, #2
 8007b30:	3301      	adds	r3, #1
 8007b32:	00db      	lsls	r3, r3, #3
 8007b34:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8007b38:	4618      	mov	r0, r3
 8007b3a:	f7ff fc0d 	bl	8007358 <WIZCHIP_READ>
 8007b3e:	4603      	mov	r3, r0
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d0f3      	beq.n	8007b2c <socket+0x1f4>
   return (int8_t)sn;
 8007b44:	f997 3007 	ldrsb.w	r3, [r7, #7]
}	   
 8007b48:	4618      	mov	r0, r3
 8007b4a:	3714      	adds	r7, #20
 8007b4c:	46bd      	mov	sp, r7
 8007b4e:	bd90      	pop	{r4, r7, pc}
 8007b50:	20000082 	.word	0x20000082
 8007b54:	20000ed4 	.word	0x20000ed4
 8007b58:	20000ed6 	.word	0x20000ed6
 8007b5c:	20000ed8 	.word	0x20000ed8
 8007b60:	20000ee8 	.word	0x20000ee8

08007b64 <close>:

int8_t close(uint8_t sn)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b082      	sub	sp, #8
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	4603      	mov	r3, r0
 8007b6c:	71fb      	strb	r3, [r7, #7]
	CHECK_SOCKNUM();
 8007b6e:	79fb      	ldrb	r3, [r7, #7]
 8007b70:	2b08      	cmp	r3, #8
 8007b72:	d902      	bls.n	8007b7a <close+0x16>
 8007b74:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007b78:	e055      	b.n	8007c26 <close+0xc2>
      while(getSn_CR(sn) != 0);
      while(getSn_SR(sn) != SOCK_UDP);
      sendto(sn,destip,1,destip,0x3000); // send the dummy data to an unknown destination(0.0.0.1).
   };   
#endif 
	setSn_CR(sn,Sn_CR_CLOSE);
 8007b7a:	79fb      	ldrb	r3, [r7, #7]
 8007b7c:	009b      	lsls	r3, r3, #2
 8007b7e:	3301      	adds	r3, #1
 8007b80:	00db      	lsls	r3, r3, #3
 8007b82:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007b86:	2110      	movs	r1, #16
 8007b88:	4618      	mov	r0, r3
 8007b8a:	f7ff fc31 	bl	80073f0 <WIZCHIP_WRITE>
   /* wait to process the command... */
	while( getSn_CR(sn) );
 8007b8e:	bf00      	nop
 8007b90:	79fb      	ldrb	r3, [r7, #7]
 8007b92:	009b      	lsls	r3, r3, #2
 8007b94:	3301      	adds	r3, #1
 8007b96:	00db      	lsls	r3, r3, #3
 8007b98:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	f7ff fbdb 	bl	8007358 <WIZCHIP_READ>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	2b00      	cmp	r3, #0
 8007ba6:	d1f3      	bne.n	8007b90 <close+0x2c>
	/* clear all interrupt of the socket. */
	setSn_IR(sn, 0xFF);
 8007ba8:	79fb      	ldrb	r3, [r7, #7]
 8007baa:	009b      	lsls	r3, r3, #2
 8007bac:	3301      	adds	r3, #1
 8007bae:	00db      	lsls	r3, r3, #3
 8007bb0:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007bb4:	211f      	movs	r1, #31
 8007bb6:	4618      	mov	r0, r3
 8007bb8:	f7ff fc1a 	bl	80073f0 <WIZCHIP_WRITE>
	//A20150401 : Release the sock_io_mode of socket n.
	sock_io_mode &= ~(1<<sn);
 8007bbc:	79fb      	ldrb	r3, [r7, #7]
 8007bbe:	2201      	movs	r2, #1
 8007bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8007bc4:	b21b      	sxth	r3, r3
 8007bc6:	43db      	mvns	r3, r3
 8007bc8:	b21a      	sxth	r2, r3
 8007bca:	4b19      	ldr	r3, [pc, #100]	; (8007c30 <close+0xcc>)
 8007bcc:	881b      	ldrh	r3, [r3, #0]
 8007bce:	b21b      	sxth	r3, r3
 8007bd0:	4013      	ands	r3, r2
 8007bd2:	b21b      	sxth	r3, r3
 8007bd4:	b29a      	uxth	r2, r3
 8007bd6:	4b16      	ldr	r3, [pc, #88]	; (8007c30 <close+0xcc>)
 8007bd8:	801a      	strh	r2, [r3, #0]
	//
	sock_is_sending &= ~(1<<sn);
 8007bda:	79fb      	ldrb	r3, [r7, #7]
 8007bdc:	2201      	movs	r2, #1
 8007bde:	fa02 f303 	lsl.w	r3, r2, r3
 8007be2:	b21b      	sxth	r3, r3
 8007be4:	43db      	mvns	r3, r3
 8007be6:	b21a      	sxth	r2, r3
 8007be8:	4b12      	ldr	r3, [pc, #72]	; (8007c34 <close+0xd0>)
 8007bea:	881b      	ldrh	r3, [r3, #0]
 8007bec:	b21b      	sxth	r3, r3
 8007bee:	4013      	ands	r3, r2
 8007bf0:	b21b      	sxth	r3, r3
 8007bf2:	b29a      	uxth	r2, r3
 8007bf4:	4b0f      	ldr	r3, [pc, #60]	; (8007c34 <close+0xd0>)
 8007bf6:	801a      	strh	r2, [r3, #0]
	sock_remained_size[sn] = 0;
 8007bf8:	79fb      	ldrb	r3, [r7, #7]
 8007bfa:	4a0f      	ldr	r2, [pc, #60]	; (8007c38 <close+0xd4>)
 8007bfc:	2100      	movs	r1, #0
 8007bfe:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	sock_pack_info[sn] = 0;
 8007c02:	79fb      	ldrb	r3, [r7, #7]
 8007c04:	4a0d      	ldr	r2, [pc, #52]	; (8007c3c <close+0xd8>)
 8007c06:	2100      	movs	r1, #0
 8007c08:	54d1      	strb	r1, [r2, r3]
	while(getSn_SR(sn) != SOCK_CLOSED);
 8007c0a:	bf00      	nop
 8007c0c:	79fb      	ldrb	r3, [r7, #7]
 8007c0e:	009b      	lsls	r3, r3, #2
 8007c10:	3301      	adds	r3, #1
 8007c12:	00db      	lsls	r3, r3, #3
 8007c14:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8007c18:	4618      	mov	r0, r3
 8007c1a:	f7ff fb9d 	bl	8007358 <WIZCHIP_READ>
 8007c1e:	4603      	mov	r3, r0
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	d1f3      	bne.n	8007c0c <close+0xa8>
	return SOCK_OK;
 8007c24:	2301      	movs	r3, #1
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3708      	adds	r7, #8
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
 8007c2e:	bf00      	nop
 8007c30:	20000ed4 	.word	0x20000ed4
 8007c34:	20000ed6 	.word	0x20000ed6
 8007c38:	20000ed8 	.word	0x20000ed8
 8007c3c:	20000ee8 	.word	0x20000ee8

08007c40 <sendto>:
   //return len;
   return (int32_t)len;
}

int32_t sendto(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t port)
{
 8007c40:	b580      	push	{r7, lr}
 8007c42:	b086      	sub	sp, #24
 8007c44:	af00      	add	r7, sp, #0
 8007c46:	60b9      	str	r1, [r7, #8]
 8007c48:	607b      	str	r3, [r7, #4]
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	73fb      	strb	r3, [r7, #15]
 8007c4e:	4613      	mov	r3, r2
 8007c50:	81bb      	strh	r3, [r7, #12]
   uint8_t tmp = 0;
 8007c52:	2300      	movs	r3, #0
 8007c54:	75fb      	strb	r3, [r7, #23]
   uint16_t freesize = 0;
 8007c56:	2300      	movs	r3, #0
 8007c58:	82bb      	strh	r3, [r7, #20]
   uint32_t taddr;

   CHECK_SOCKNUM();
 8007c5a:	7bfb      	ldrb	r3, [r7, #15]
 8007c5c:	2b08      	cmp	r3, #8
 8007c5e:	d902      	bls.n	8007c66 <sendto+0x26>
 8007c60:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007c64:	e11b      	b.n	8007e9e <sendto+0x25e>
   switch(getSn_MR(sn) & 0x0F)
 8007c66:	7bfb      	ldrb	r3, [r7, #15]
 8007c68:	009b      	lsls	r3, r3, #2
 8007c6a:	3301      	adds	r3, #1
 8007c6c:	00db      	lsls	r3, r3, #3
 8007c6e:	4618      	mov	r0, r3
 8007c70:	f7ff fb72 	bl	8007358 <WIZCHIP_READ>
 8007c74:	4603      	mov	r3, r0
 8007c76:	f003 030f 	and.w	r3, r3, #15
 8007c7a:	3b02      	subs	r3, #2
 8007c7c:	2b02      	cmp	r3, #2
 8007c7e:	d902      	bls.n	8007c86 <sendto+0x46>
//   #if ( _WIZCHIP_ < 5200 )
      case Sn_MR_IPRAW:
         break;
//   #endif
      default:
         return SOCKERR_SOCKMODE;
 8007c80:	f06f 0304 	mvn.w	r3, #4
 8007c84:	e10b      	b.n	8007e9e <sendto+0x25e>
         break;
 8007c86:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8007c88:	89bb      	ldrh	r3, [r7, #12]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d102      	bne.n	8007c94 <sendto+0x54>
 8007c8e:	f06f 030d 	mvn.w	r3, #13
 8007c92:	e104      	b.n	8007e9e <sendto+0x25e>
   //M20140501 : For avoiding fatal error on memory align mismatched
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   //{
      //uint32_t taddr;
      taddr = ((uint32_t)addr[0]) & 0x000000FF;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	781b      	ldrb	r3, [r3, #0]
 8007c98:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[1] & 0x000000FF);
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	021b      	lsls	r3, r3, #8
 8007c9e:	687a      	ldr	r2, [r7, #4]
 8007ca0:	3201      	adds	r2, #1
 8007ca2:	7812      	ldrb	r2, [r2, #0]
 8007ca4:	4413      	add	r3, r2
 8007ca6:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[2] & 0x000000FF);
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	021b      	lsls	r3, r3, #8
 8007cac:	687a      	ldr	r2, [r7, #4]
 8007cae:	3202      	adds	r2, #2
 8007cb0:	7812      	ldrb	r2, [r2, #0]
 8007cb2:	4413      	add	r3, r2
 8007cb4:	613b      	str	r3, [r7, #16]
      taddr = (taddr << 8) + ((uint32_t)addr[3] & 0x000000FF);
 8007cb6:	693b      	ldr	r3, [r7, #16]
 8007cb8:	021b      	lsls	r3, r3, #8
 8007cba:	687a      	ldr	r2, [r7, #4]
 8007cbc:	3203      	adds	r2, #3
 8007cbe:	7812      	ldrb	r2, [r2, #0]
 8007cc0:	4413      	add	r3, r2
 8007cc2:	613b      	str	r3, [r7, #16]
   //}
   //
   //if(*((uint32_t*)addr) == 0) return SOCKERR_IPINVALID;
   if((taddr == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_IPINVALID;
 8007cc4:	693b      	ldr	r3, [r7, #16]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d10e      	bne.n	8007ce8 <sendto+0xa8>
 8007cca:	7bfb      	ldrb	r3, [r7, #15]
 8007ccc:	009b      	lsls	r3, r3, #2
 8007cce:	3301      	adds	r3, #1
 8007cd0:	00db      	lsls	r3, r3, #3
 8007cd2:	4618      	mov	r0, r3
 8007cd4:	f7ff fb40 	bl	8007358 <WIZCHIP_READ>
 8007cd8:	4603      	mov	r3, r0
 8007cda:	f003 0304 	and.w	r3, r3, #4
 8007cde:	2b04      	cmp	r3, #4
 8007ce0:	d002      	beq.n	8007ce8 <sendto+0xa8>
 8007ce2:	f06f 030b 	mvn.w	r3, #11
 8007ce6:	e0da      	b.n	8007e9e <sendto+0x25e>
   if((port  == 0) && ((getSn_MR(sn)&Sn_MR_MACRAW) != Sn_MR_MACRAW)) return SOCKERR_PORTZERO;
 8007ce8:	8c3b      	ldrh	r3, [r7, #32]
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d10e      	bne.n	8007d0c <sendto+0xcc>
 8007cee:	7bfb      	ldrb	r3, [r7, #15]
 8007cf0:	009b      	lsls	r3, r3, #2
 8007cf2:	3301      	adds	r3, #1
 8007cf4:	00db      	lsls	r3, r3, #3
 8007cf6:	4618      	mov	r0, r3
 8007cf8:	f7ff fb2e 	bl	8007358 <WIZCHIP_READ>
 8007cfc:	4603      	mov	r3, r0
 8007cfe:	f003 0304 	and.w	r3, r3, #4
 8007d02:	2b04      	cmp	r3, #4
 8007d04:	d002      	beq.n	8007d0c <sendto+0xcc>
 8007d06:	f06f 030a 	mvn.w	r3, #10
 8007d0a:	e0c8      	b.n	8007e9e <sendto+0x25e>
   tmp = getSn_SR(sn);
 8007d0c:	7bfb      	ldrb	r3, [r7, #15]
 8007d0e:	009b      	lsls	r3, r3, #2
 8007d10:	3301      	adds	r3, #1
 8007d12:	00db      	lsls	r3, r3, #3
 8007d14:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8007d18:	4618      	mov	r0, r3
 8007d1a:	f7ff fb1d 	bl	8007358 <WIZCHIP_READ>
 8007d1e:	4603      	mov	r3, r0
 8007d20:	75fb      	strb	r3, [r7, #23]
//#if ( _WIZCHIP_ < 5200 )
   if((tmp != SOCK_MACRAW) && (tmp != SOCK_UDP) && (tmp != SOCK_IPRAW)) return SOCKERR_SOCKSTATUS;
 8007d22:	7dfb      	ldrb	r3, [r7, #23]
 8007d24:	2b42      	cmp	r3, #66	; 0x42
 8007d26:	d008      	beq.n	8007d3a <sendto+0xfa>
 8007d28:	7dfb      	ldrb	r3, [r7, #23]
 8007d2a:	2b22      	cmp	r3, #34	; 0x22
 8007d2c:	d005      	beq.n	8007d3a <sendto+0xfa>
 8007d2e:	7dfb      	ldrb	r3, [r7, #23]
 8007d30:	2b32      	cmp	r3, #50	; 0x32
 8007d32:	d002      	beq.n	8007d3a <sendto+0xfa>
 8007d34:	f06f 0306 	mvn.w	r3, #6
 8007d38:	e0b1      	b.n	8007e9e <sendto+0x25e>
//#else
//   if(tmp != SOCK_MACRAW && tmp != SOCK_UDP) return SOCKERR_SOCKSTATUS;
//#endif
      
   setSn_DIPR(sn,addr);
 8007d3a:	7bfb      	ldrb	r3, [r7, #15]
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	3301      	adds	r3, #1
 8007d40:	00db      	lsls	r3, r3, #3
 8007d42:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8007d46:	2204      	movs	r2, #4
 8007d48:	6879      	ldr	r1, [r7, #4]
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	f7ff fbfe 	bl	800754c <WIZCHIP_WRITE_BUF>
   setSn_DPORT(sn,port);      
 8007d50:	7bfb      	ldrb	r3, [r7, #15]
 8007d52:	009b      	lsls	r3, r3, #2
 8007d54:	3301      	adds	r3, #1
 8007d56:	00db      	lsls	r3, r3, #3
 8007d58:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d5c:	461a      	mov	r2, r3
 8007d5e:	8c3b      	ldrh	r3, [r7, #32]
 8007d60:	0a1b      	lsrs	r3, r3, #8
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	b2db      	uxtb	r3, r3
 8007d66:	4619      	mov	r1, r3
 8007d68:	4610      	mov	r0, r2
 8007d6a:	f7ff fb41 	bl	80073f0 <WIZCHIP_WRITE>
 8007d6e:	7bfb      	ldrb	r3, [r7, #15]
 8007d70:	009b      	lsls	r3, r3, #2
 8007d72:	3301      	adds	r3, #1
 8007d74:	00db      	lsls	r3, r3, #3
 8007d76:	f503 5388 	add.w	r3, r3, #4352	; 0x1100
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	8c3b      	ldrh	r3, [r7, #32]
 8007d7e:	b2db      	uxtb	r3, r3
 8007d80:	4619      	mov	r1, r3
 8007d82:	4610      	mov	r0, r2
 8007d84:	f7ff fb34 	bl	80073f0 <WIZCHIP_WRITE>
   freesize = getSn_TxMAX(sn);
 8007d88:	7bfb      	ldrb	r3, [r7, #15]
 8007d8a:	009b      	lsls	r3, r3, #2
 8007d8c:	3301      	adds	r3, #1
 8007d8e:	00db      	lsls	r3, r3, #3
 8007d90:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 8007d94:	4618      	mov	r0, r3
 8007d96:	f7ff fadf 	bl	8007358 <WIZCHIP_READ>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	029b      	lsls	r3, r3, #10
 8007da0:	82bb      	strh	r3, [r7, #20]
   if (len > freesize) len = freesize; // check size not to exceed MAX size.
 8007da2:	89ba      	ldrh	r2, [r7, #12]
 8007da4:	8abb      	ldrh	r3, [r7, #20]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d901      	bls.n	8007dae <sendto+0x16e>
 8007daa:	8abb      	ldrh	r3, [r7, #20]
 8007dac:	81bb      	strh	r3, [r7, #12]
   while(1)
   {
      freesize = getSn_TX_FSR(sn);
 8007dae:	7bfb      	ldrb	r3, [r7, #15]
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7ff fc2b 	bl	800760c <getSn_TX_FSR>
 8007db6:	4603      	mov	r3, r0
 8007db8:	82bb      	strh	r3, [r7, #20]
      if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8007dba:	7bfb      	ldrb	r3, [r7, #15]
 8007dbc:	009b      	lsls	r3, r3, #2
 8007dbe:	3301      	adds	r3, #1
 8007dc0:	00db      	lsls	r3, r3, #3
 8007dc2:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8007dc6:	4618      	mov	r0, r3
 8007dc8:	f7ff fac6 	bl	8007358 <WIZCHIP_READ>
 8007dcc:	4603      	mov	r3, r0
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d102      	bne.n	8007dd8 <sendto+0x198>
 8007dd2:	f06f 0303 	mvn.w	r3, #3
 8007dd6:	e062      	b.n	8007e9e <sendto+0x25e>
      if( (sock_io_mode & (1<<sn)) && (len > freesize) ) return SOCK_BUSY;
 8007dd8:	4b33      	ldr	r3, [pc, #204]	; (8007ea8 <sendto+0x268>)
 8007dda:	881b      	ldrh	r3, [r3, #0]
 8007ddc:	461a      	mov	r2, r3
 8007dde:	7bfb      	ldrb	r3, [r7, #15]
 8007de0:	fa42 f303 	asr.w	r3, r2, r3
 8007de4:	f003 0301 	and.w	r3, r3, #1
 8007de8:	2b00      	cmp	r3, #0
 8007dea:	d005      	beq.n	8007df8 <sendto+0x1b8>
 8007dec:	89ba      	ldrh	r2, [r7, #12]
 8007dee:	8abb      	ldrh	r3, [r7, #20]
 8007df0:	429a      	cmp	r2, r3
 8007df2:	d901      	bls.n	8007df8 <sendto+0x1b8>
 8007df4:	2300      	movs	r3, #0
 8007df6:	e052      	b.n	8007e9e <sendto+0x25e>
      if(len <= freesize) break;
 8007df8:	89ba      	ldrh	r2, [r7, #12]
 8007dfa:	8abb      	ldrh	r3, [r7, #20]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d900      	bls.n	8007e02 <sendto+0x1c2>
      freesize = getSn_TX_FSR(sn);
 8007e00:	e7d5      	b.n	8007dae <sendto+0x16e>
      if(len <= freesize) break;
 8007e02:	bf00      	nop
   };
	wiz_send_data(sn, buf, len);
 8007e04:	89ba      	ldrh	r2, [r7, #12]
 8007e06:	7bfb      	ldrb	r3, [r7, #15]
 8007e08:	68b9      	ldr	r1, [r7, #8]
 8007e0a:	4618      	mov	r0, r3
 8007e0c:	f7ff fc94 	bl	8007738 <wiz_send_data>
#if _WIZCHIP_ == 5300
   setSn_TX_WRSR(sn, len);
#endif
//   

   setSn_CR(sn,Sn_CR_SEND);
 8007e10:	7bfb      	ldrb	r3, [r7, #15]
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	3301      	adds	r3, #1
 8007e16:	00db      	lsls	r3, r3, #3
 8007e18:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007e1c:	2120      	movs	r1, #32
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f7ff fae6 	bl	80073f0 <WIZCHIP_WRITE>


	/* wait to process the command... */
	while(getSn_CR(sn));
 8007e24:	bf00      	nop
 8007e26:	7bfb      	ldrb	r3, [r7, #15]
 8007e28:	009b      	lsls	r3, r3, #2
 8007e2a:	3301      	adds	r3, #1
 8007e2c:	00db      	lsls	r3, r3, #3
 8007e2e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007e32:	4618      	mov	r0, r3
 8007e34:	f7ff fa90 	bl	8007358 <WIZCHIP_READ>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	2b00      	cmp	r3, #0
 8007e3c:	d1f3      	bne.n	8007e26 <sendto+0x1e6>
   while(1)
   {
      tmp = getSn_IR(sn);
 8007e3e:	7bfb      	ldrb	r3, [r7, #15]
 8007e40:	009b      	lsls	r3, r3, #2
 8007e42:	3301      	adds	r3, #1
 8007e44:	00db      	lsls	r3, r3, #3
 8007e46:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f7ff fa84 	bl	8007358 <WIZCHIP_READ>
 8007e50:	4603      	mov	r3, r0
 8007e52:	f003 031f 	and.w	r3, r3, #31
 8007e56:	75fb      	strb	r3, [r7, #23]
      if(tmp & Sn_IR_SENDOK)
 8007e58:	7dfb      	ldrb	r3, [r7, #23]
 8007e5a:	f003 0310 	and.w	r3, r3, #16
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d00c      	beq.n	8007e7c <sendto+0x23c>
      {
         setSn_IR(sn, Sn_IR_SENDOK);
 8007e62:	7bfb      	ldrb	r3, [r7, #15]
 8007e64:	009b      	lsls	r3, r3, #2
 8007e66:	3301      	adds	r3, #1
 8007e68:	00db      	lsls	r3, r3, #3
 8007e6a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007e6e:	2110      	movs	r1, #16
 8007e70:	4618      	mov	r0, r3
 8007e72:	f7ff fabd 	bl	80073f0 <WIZCHIP_WRITE>
         break;
 8007e76:	bf00      	nop
   #if _WIZCHIP_ < 5500   //M20150401 : for WIZCHIP Errata #4, #5 (ARP errata)
      if(taddr) setSUBR((uint8_t*)&taddr);
   #endif
   //M20150409 : Explicit Type Casting
   //return len;
   return (int32_t)len;
 8007e78:	89bb      	ldrh	r3, [r7, #12]
 8007e7a:	e010      	b.n	8007e9e <sendto+0x25e>
      else if(tmp & Sn_IR_TIMEOUT)
 8007e7c:	7dfb      	ldrb	r3, [r7, #23]
 8007e7e:	f003 0308 	and.w	r3, r3, #8
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d0db      	beq.n	8007e3e <sendto+0x1fe>
         setSn_IR(sn, Sn_IR_TIMEOUT);
 8007e86:	7bfb      	ldrb	r3, [r7, #15]
 8007e88:	009b      	lsls	r3, r3, #2
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	00db      	lsls	r3, r3, #3
 8007e8e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8007e92:	2108      	movs	r1, #8
 8007e94:	4618      	mov	r0, r3
 8007e96:	f7ff faab 	bl	80073f0 <WIZCHIP_WRITE>
         return SOCKERR_TIMEOUT;
 8007e9a:	f06f 030c 	mvn.w	r3, #12
}
 8007e9e:	4618      	mov	r0, r3
 8007ea0:	3718      	adds	r7, #24
 8007ea2:	46bd      	mov	sp, r7
 8007ea4:	bd80      	pop	{r7, pc}
 8007ea6:	bf00      	nop
 8007ea8:	20000ed4 	.word	0x20000ed4

08007eac <recvfrom>:



int32_t recvfrom(uint8_t sn, uint8_t * buf, uint16_t len, uint8_t * addr, uint16_t *port)
{
 8007eac:	b580      	push	{r7, lr}
 8007eae:	b088      	sub	sp, #32
 8007eb0:	af00      	add	r7, sp, #0
 8007eb2:	60b9      	str	r1, [r7, #8]
 8007eb4:	607b      	str	r3, [r7, #4]
 8007eb6:	4603      	mov	r3, r0
 8007eb8:	73fb      	strb	r3, [r7, #15]
 8007eba:	4613      	mov	r3, r2
 8007ebc:	81bb      	strh	r3, [r7, #12]
#else   
   uint8_t  mr;
#endif
//   
   uint8_t  head[8];
	uint16_t pack_len=0;
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	83fb      	strh	r3, [r7, #30]

   CHECK_SOCKNUM();
 8007ec2:	7bfb      	ldrb	r3, [r7, #15]
 8007ec4:	2b08      	cmp	r3, #8
 8007ec6:	d902      	bls.n	8007ece <recvfrom+0x22>
 8007ec8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007ecc:	e1d4      	b.n	8008278 <recvfrom+0x3cc>
//A20150601
#if _WIZCHIP_ == 5300
   mr1 = getMR();
#endif   

   switch((mr=getSn_MR(sn)) & 0x0F)
 8007ece:	7bfb      	ldrb	r3, [r7, #15]
 8007ed0:	009b      	lsls	r3, r3, #2
 8007ed2:	3301      	adds	r3, #1
 8007ed4:	00db      	lsls	r3, r3, #3
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f7ff fa3e 	bl	8007358 <WIZCHIP_READ>
 8007edc:	4603      	mov	r3, r0
 8007ede:	777b      	strb	r3, [r7, #29]
 8007ee0:	7f7b      	ldrb	r3, [r7, #29]
 8007ee2:	f003 030f 	and.w	r3, r3, #15
 8007ee6:	3b02      	subs	r3, #2
 8007ee8:	2b02      	cmp	r3, #2
 8007eea:	d902      	bls.n	8007ef2 <recvfrom+0x46>
   #if ( _WIZCHIP_ < 5200 )         
      case Sn_MR_PPPoE:
         break;
   #endif
      default:
         return SOCKERR_SOCKMODE;
 8007eec:	f06f 0304 	mvn.w	r3, #4
 8007ef0:	e1c2      	b.n	8008278 <recvfrom+0x3cc>
         break;
 8007ef2:	bf00      	nop
   }
   CHECK_SOCKDATA();
 8007ef4:	89bb      	ldrh	r3, [r7, #12]
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d102      	bne.n	8007f00 <recvfrom+0x54>
 8007efa:	f06f 030d 	mvn.w	r3, #13
 8007efe:	e1bb      	b.n	8008278 <recvfrom+0x3cc>
   if(sock_remained_size[sn] == 0)
 8007f00:	7bfb      	ldrb	r3, [r7, #15]
 8007f02:	4a88      	ldr	r2, [pc, #544]	; (8008124 <recvfrom+0x278>)
 8007f04:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f08:	2b00      	cmp	r3, #0
 8007f0a:	d128      	bne.n	8007f5e <recvfrom+0xb2>
   {
      while(1)
      {
         pack_len = getSn_RX_RSR(sn);
 8007f0c:	7bfb      	ldrb	r3, [r7, #15]
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f7ff fbc7 	bl	80076a2 <getSn_RX_RSR>
 8007f14:	4603      	mov	r3, r0
 8007f16:	83fb      	strh	r3, [r7, #30]
         if(getSn_SR(sn) == SOCK_CLOSED) return SOCKERR_SOCKCLOSED;
 8007f18:	7bfb      	ldrb	r3, [r7, #15]
 8007f1a:	009b      	lsls	r3, r3, #2
 8007f1c:	3301      	adds	r3, #1
 8007f1e:	00db      	lsls	r3, r3, #3
 8007f20:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8007f24:	4618      	mov	r0, r3
 8007f26:	f7ff fa17 	bl	8007358 <WIZCHIP_READ>
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d102      	bne.n	8007f36 <recvfrom+0x8a>
 8007f30:	f06f 0303 	mvn.w	r3, #3
 8007f34:	e1a0      	b.n	8008278 <recvfrom+0x3cc>
         if( (sock_io_mode & (1<<sn)) && (pack_len == 0) ) return SOCK_BUSY;
 8007f36:	4b7c      	ldr	r3, [pc, #496]	; (8008128 <recvfrom+0x27c>)
 8007f38:	881b      	ldrh	r3, [r3, #0]
 8007f3a:	461a      	mov	r2, r3
 8007f3c:	7bfb      	ldrb	r3, [r7, #15]
 8007f3e:	fa42 f303 	asr.w	r3, r2, r3
 8007f42:	f003 0301 	and.w	r3, r3, #1
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d004      	beq.n	8007f54 <recvfrom+0xa8>
 8007f4a:	8bfb      	ldrh	r3, [r7, #30]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d101      	bne.n	8007f54 <recvfrom+0xa8>
 8007f50:	2300      	movs	r3, #0
 8007f52:	e191      	b.n	8008278 <recvfrom+0x3cc>
         if(pack_len != 0) break;
 8007f54:	8bfb      	ldrh	r3, [r7, #30]
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d100      	bne.n	8007f5c <recvfrom+0xb0>
         pack_len = getSn_RX_RSR(sn);
 8007f5a:	e7d7      	b.n	8007f0c <recvfrom+0x60>
         if(pack_len != 0) break;
 8007f5c:	bf00      	nop
      };
   }
//D20150601 : Move it to bottom
// sock_pack_info[sn] = PACK_COMPLETED;
	switch (mr & 0x07)
 8007f5e:	7f7b      	ldrb	r3, [r7, #29]
 8007f60:	f003 0307 	and.w	r3, r3, #7
 8007f64:	2b04      	cmp	r3, #4
 8007f66:	d079      	beq.n	800805c <recvfrom+0x1b0>
 8007f68:	2b04      	cmp	r3, #4
 8007f6a:	f300 8142 	bgt.w	80081f2 <recvfrom+0x346>
 8007f6e:	2b02      	cmp	r3, #2
 8007f70:	d003      	beq.n	8007f7a <recvfrom+0xce>
 8007f72:	2b03      	cmp	r3, #3
 8007f74:	f000 80dc 	beq.w	8008130 <recvfrom+0x284>
 8007f78:	e13b      	b.n	80081f2 <recvfrom+0x346>
	{
	   case Sn_MR_UDP :
	      if(sock_remained_size[sn] == 0)
 8007f7a:	7bfb      	ldrb	r3, [r7, #15]
 8007f7c:	4a69      	ldr	r2, [pc, #420]	; (8008124 <recvfrom+0x278>)
 8007f7e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f82:	2b00      	cmp	r3, #0
 8007f84:	d152      	bne.n	800802c <recvfrom+0x180>
	      {
   			wiz_recv_data(sn, head, 8);
 8007f86:	f107 0114 	add.w	r1, r7, #20
 8007f8a:	7bfb      	ldrb	r3, [r7, #15]
 8007f8c:	2208      	movs	r2, #8
 8007f8e:	4618      	mov	r0, r3
 8007f90:	f7ff fc2e 	bl	80077f0 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 8007f94:	7bfb      	ldrb	r3, [r7, #15]
 8007f96:	009b      	lsls	r3, r3, #2
 8007f98:	3301      	adds	r3, #1
 8007f9a:	00db      	lsls	r3, r3, #3
 8007f9c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007fa0:	2140      	movs	r1, #64	; 0x40
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	f7ff fa24 	bl	80073f0 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 8007fa8:	bf00      	nop
 8007faa:	7bfb      	ldrb	r3, [r7, #15]
 8007fac:	009b      	lsls	r3, r3, #2
 8007fae:	3301      	adds	r3, #1
 8007fb0:	00db      	lsls	r3, r3, #3
 8007fb2:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f7ff f9ce 	bl	8007358 <WIZCHIP_READ>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d1f3      	bne.n	8007faa <recvfrom+0xfe>
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[6];
   		   }
            else
            {
         #endif
               addr[0] = head[0];
 8007fc2:	7d3a      	ldrb	r2, [r7, #20]
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	701a      	strb	r2, [r3, #0]
      			addr[1] = head[1];
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	3301      	adds	r3, #1
 8007fcc:	7d7a      	ldrb	r2, [r7, #21]
 8007fce:	701a      	strb	r2, [r3, #0]
      			addr[2] = head[2];
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	3302      	adds	r3, #2
 8007fd4:	7dba      	ldrb	r2, [r7, #22]
 8007fd6:	701a      	strb	r2, [r3, #0]
      			addr[3] = head[3];
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	3303      	adds	r3, #3
 8007fdc:	7dfa      	ldrb	r2, [r7, #23]
 8007fde:	701a      	strb	r2, [r3, #0]
      			*port = head[4];
 8007fe0:	7e3b      	ldrb	r3, [r7, #24]
 8007fe2:	b29a      	uxth	r2, r3
 8007fe4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fe6:	801a      	strh	r2, [r3, #0]
      			*port = (*port << 8) + head[5];
 8007fe8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fea:	881b      	ldrh	r3, [r3, #0]
 8007fec:	021b      	lsls	r3, r3, #8
 8007fee:	b29a      	uxth	r2, r3
 8007ff0:	7e7b      	ldrb	r3, [r7, #25]
 8007ff2:	b29b      	uxth	r3, r3
 8007ff4:	4413      	add	r3, r2
 8007ff6:	b29a      	uxth	r2, r3
 8007ff8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007ffa:	801a      	strh	r2, [r3, #0]
      			sock_remained_size[sn] = head[6];
 8007ffc:	7eba      	ldrb	r2, [r7, #26]
 8007ffe:	7bfb      	ldrb	r3, [r7, #15]
 8008000:	b291      	uxth	r1, r2
 8008002:	4a48      	ldr	r2, [pc, #288]	; (8008124 <recvfrom+0x278>)
 8008004:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
      			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[7];
 8008008:	7bfb      	ldrb	r3, [r7, #15]
 800800a:	4a46      	ldr	r2, [pc, #280]	; (8008124 <recvfrom+0x278>)
 800800c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008010:	021b      	lsls	r3, r3, #8
 8008012:	b299      	uxth	r1, r3
 8008014:	7efb      	ldrb	r3, [r7, #27]
 8008016:	b29a      	uxth	r2, r3
 8008018:	7bfb      	ldrb	r3, [r7, #15]
 800801a:	440a      	add	r2, r1
 800801c:	b291      	uxth	r1, r2
 800801e:	4a41      	ldr	r2, [pc, #260]	; (8008124 <recvfrom+0x278>)
 8008020:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
         #if _WIZCHIP_ == 5300
            }
         #endif
   			sock_pack_info[sn] = PACK_FIRST;
 8008024:	7bfb      	ldrb	r3, [r7, #15]
 8008026:	4a41      	ldr	r2, [pc, #260]	; (800812c <recvfrom+0x280>)
 8008028:	2180      	movs	r1, #128	; 0x80
 800802a:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 800802c:	7bfb      	ldrb	r3, [r7, #15]
 800802e:	4a3d      	ldr	r2, [pc, #244]	; (8008124 <recvfrom+0x278>)
 8008030:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008034:	89ba      	ldrh	r2, [r7, #12]
 8008036:	429a      	cmp	r2, r3
 8008038:	d202      	bcs.n	8008040 <recvfrom+0x194>
 800803a:	89bb      	ldrh	r3, [r7, #12]
 800803c:	83fb      	strh	r3, [r7, #30]
 800803e:	e004      	b.n	800804a <recvfrom+0x19e>
			else pack_len = sock_remained_size[sn];
 8008040:	7bfb      	ldrb	r3, [r7, #15]
 8008042:	4a38      	ldr	r2, [pc, #224]	; (8008124 <recvfrom+0x278>)
 8008044:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008048:	83fb      	strh	r3, [r7, #30]
			//A20150601 : For W5300
			len = pack_len;
 800804a:	8bfb      	ldrh	r3, [r7, #30]
 800804c:	81bb      	strh	r3, [r7, #12]
			   }
			#endif
			//
			// Need to packet length check (default 1472)
			//
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 800804e:	8bfa      	ldrh	r2, [r7, #30]
 8008050:	7bfb      	ldrb	r3, [r7, #15]
 8008052:	68b9      	ldr	r1, [r7, #8]
 8008054:	4618      	mov	r0, r3
 8008056:	f7ff fbcb 	bl	80077f0 <wiz_recv_data>
			break;
 800805a:	e0d6      	b.n	800820a <recvfrom+0x35e>
	   case Sn_MR_MACRAW :
	      if(sock_remained_size[sn] == 0)
 800805c:	7bfb      	ldrb	r3, [r7, #15]
 800805e:	4a31      	ldr	r2, [pc, #196]	; (8008124 <recvfrom+0x278>)
 8008060:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d146      	bne.n	80080f6 <recvfrom+0x24a>
	      {
   			wiz_recv_data(sn, head, 2);
 8008068:	f107 0114 	add.w	r1, r7, #20
 800806c:	7bfb      	ldrb	r3, [r7, #15]
 800806e:	2202      	movs	r2, #2
 8008070:	4618      	mov	r0, r3
 8008072:	f7ff fbbd 	bl	80077f0 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 8008076:	7bfb      	ldrb	r3, [r7, #15]
 8008078:	009b      	lsls	r3, r3, #2
 800807a:	3301      	adds	r3, #1
 800807c:	00db      	lsls	r3, r3, #3
 800807e:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8008082:	2140      	movs	r1, #64	; 0x40
 8008084:	4618      	mov	r0, r3
 8008086:	f7ff f9b3 	bl	80073f0 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 800808a:	bf00      	nop
 800808c:	7bfb      	ldrb	r3, [r7, #15]
 800808e:	009b      	lsls	r3, r3, #2
 8008090:	3301      	adds	r3, #1
 8008092:	00db      	lsls	r3, r3, #3
 8008094:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8008098:	4618      	mov	r0, r3
 800809a:	f7ff f95d 	bl	8007358 <WIZCHIP_READ>
 800809e:	4603      	mov	r3, r0
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d1f3      	bne.n	800808c <recvfrom+0x1e0>
   			// read peer's IP address, port number & packet length
    			sock_remained_size[sn] = head[0];
 80080a4:	7d3a      	ldrb	r2, [r7, #20]
 80080a6:	7bfb      	ldrb	r3, [r7, #15]
 80080a8:	b291      	uxth	r1, r2
 80080aa:	4a1e      	ldr	r2, [pc, #120]	; (8008124 <recvfrom+0x278>)
 80080ac:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_remained_size[sn] = (sock_remained_size[sn] <<8) + head[1] -2;
 80080b0:	7bfb      	ldrb	r3, [r7, #15]
 80080b2:	4a1c      	ldr	r2, [pc, #112]	; (8008124 <recvfrom+0x278>)
 80080b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080b8:	021b      	lsls	r3, r3, #8
 80080ba:	b29a      	uxth	r2, r3
 80080bc:	7d7b      	ldrb	r3, [r7, #21]
 80080be:	b29b      	uxth	r3, r3
 80080c0:	4413      	add	r3, r2
 80080c2:	b29a      	uxth	r2, r3
 80080c4:	7bfb      	ldrb	r3, [r7, #15]
 80080c6:	3a02      	subs	r2, #2
 80080c8:	b291      	uxth	r1, r2
 80080ca:	4a16      	ldr	r2, [pc, #88]	; (8008124 <recvfrom+0x278>)
 80080cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			if(sock_remained_size[sn] & 0x01)
   				sock_remained_size[sn] = sock_remained_size[sn] + 1 - 4;
   			else
   				sock_remained_size[sn] -= 4;
			#endif
   			if(sock_remained_size[sn] > 1514) 
 80080d0:	7bfb      	ldrb	r3, [r7, #15]
 80080d2:	4a14      	ldr	r2, [pc, #80]	; (8008124 <recvfrom+0x278>)
 80080d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080d8:	f240 52ea 	movw	r2, #1514	; 0x5ea
 80080dc:	4293      	cmp	r3, r2
 80080de:	d906      	bls.n	80080ee <recvfrom+0x242>
   			{
   			   close(sn);
 80080e0:	7bfb      	ldrb	r3, [r7, #15]
 80080e2:	4618      	mov	r0, r3
 80080e4:	f7ff fd3e 	bl	8007b64 <close>
   			   return SOCKFATAL_PACKLEN;
 80080e8:	f46f 737a 	mvn.w	r3, #1000	; 0x3e8
 80080ec:	e0c4      	b.n	8008278 <recvfrom+0x3cc>
   			}
   			sock_pack_info[sn] = PACK_FIRST;
 80080ee:	7bfb      	ldrb	r3, [r7, #15]
 80080f0:	4a0e      	ldr	r2, [pc, #56]	; (800812c <recvfrom+0x280>)
 80080f2:	2180      	movs	r1, #128	; 0x80
 80080f4:	54d1      	strb	r1, [r2, r3]
   	   }
			if(len < sock_remained_size[sn]) pack_len = len;
 80080f6:	7bfb      	ldrb	r3, [r7, #15]
 80080f8:	4a0a      	ldr	r2, [pc, #40]	; (8008124 <recvfrom+0x278>)
 80080fa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80080fe:	89ba      	ldrh	r2, [r7, #12]
 8008100:	429a      	cmp	r2, r3
 8008102:	d202      	bcs.n	800810a <recvfrom+0x25e>
 8008104:	89bb      	ldrh	r3, [r7, #12]
 8008106:	83fb      	strh	r3, [r7, #30]
 8008108:	e004      	b.n	8008114 <recvfrom+0x268>
			else pack_len = sock_remained_size[sn];
 800810a:	7bfb      	ldrb	r3, [r7, #15]
 800810c:	4a05      	ldr	r2, [pc, #20]	; (8008124 <recvfrom+0x278>)
 800810e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008112:	83fb      	strh	r3, [r7, #30]
			wiz_recv_data(sn,buf,pack_len);
 8008114:	8bfa      	ldrh	r2, [r7, #30]
 8008116:	7bfb      	ldrb	r3, [r7, #15]
 8008118:	68b9      	ldr	r1, [r7, #8]
 800811a:	4618      	mov	r0, r3
 800811c:	f7ff fb68 	bl	80077f0 <wiz_recv_data>
		   break;
 8008120:	e073      	b.n	800820a <recvfrom+0x35e>
 8008122:	bf00      	nop
 8008124:	20000ed8 	.word	0x20000ed8
 8008128:	20000ed4 	.word	0x20000ed4
 800812c:	20000ee8 	.word	0x20000ee8
   //#if ( _WIZCHIP_ < 5200 )
		case Sn_MR_IPRAW:
		   if(sock_remained_size[sn] == 0)
 8008130:	7bfb      	ldrb	r3, [r7, #15]
 8008132:	4a53      	ldr	r2, [pc, #332]	; (8008280 <recvfrom+0x3d4>)
 8008134:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d144      	bne.n	80081c6 <recvfrom+0x31a>
		   {
   			wiz_recv_data(sn, head, 6);
 800813c:	f107 0114 	add.w	r1, r7, #20
 8008140:	7bfb      	ldrb	r3, [r7, #15]
 8008142:	2206      	movs	r2, #6
 8008144:	4618      	mov	r0, r3
 8008146:	f7ff fb53 	bl	80077f0 <wiz_recv_data>
   			setSn_CR(sn,Sn_CR_RECV);
 800814a:	7bfb      	ldrb	r3, [r7, #15]
 800814c:	009b      	lsls	r3, r3, #2
 800814e:	3301      	adds	r3, #1
 8008150:	00db      	lsls	r3, r3, #3
 8008152:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8008156:	2140      	movs	r1, #64	; 0x40
 8008158:	4618      	mov	r0, r3
 800815a:	f7ff f949 	bl	80073f0 <WIZCHIP_WRITE>
   			while(getSn_CR(sn));
 800815e:	bf00      	nop
 8008160:	7bfb      	ldrb	r3, [r7, #15]
 8008162:	009b      	lsls	r3, r3, #2
 8008164:	3301      	adds	r3, #1
 8008166:	00db      	lsls	r3, r3, #3
 8008168:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800816c:	4618      	mov	r0, r3
 800816e:	f7ff f8f3 	bl	8007358 <WIZCHIP_READ>
 8008172:	4603      	mov	r3, r0
 8008174:	2b00      	cmp	r3, #0
 8008176:	d1f3      	bne.n	8008160 <recvfrom+0x2b4>
   			addr[0] = head[0];
 8008178:	7d3a      	ldrb	r2, [r7, #20]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	701a      	strb	r2, [r3, #0]
   			addr[1] = head[1];
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	3301      	adds	r3, #1
 8008182:	7d7a      	ldrb	r2, [r7, #21]
 8008184:	701a      	strb	r2, [r3, #0]
   			addr[2] = head[2];
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	3302      	adds	r3, #2
 800818a:	7dba      	ldrb	r2, [r7, #22]
 800818c:	701a      	strb	r2, [r3, #0]
   			addr[3] = head[3];
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	3303      	adds	r3, #3
 8008192:	7dfa      	ldrb	r2, [r7, #23]
 8008194:	701a      	strb	r2, [r3, #0]
   			sock_remained_size[sn] = head[4];
 8008196:	7e3a      	ldrb	r2, [r7, #24]
 8008198:	7bfb      	ldrb	r3, [r7, #15]
 800819a:	b291      	uxth	r1, r2
 800819c:	4a38      	ldr	r2, [pc, #224]	; (8008280 <recvfrom+0x3d4>)
 800819e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			//M20150401 : For Typing Error
   			//sock_remaiend_size[sn] = (sock_remained_size[sn] << 8) + head[5];
   			sock_remained_size[sn] = (sock_remained_size[sn] << 8) + head[5];
 80081a2:	7bfb      	ldrb	r3, [r7, #15]
 80081a4:	4a36      	ldr	r2, [pc, #216]	; (8008280 <recvfrom+0x3d4>)
 80081a6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081aa:	021b      	lsls	r3, r3, #8
 80081ac:	b299      	uxth	r1, r3
 80081ae:	7e7b      	ldrb	r3, [r7, #25]
 80081b0:	b29a      	uxth	r2, r3
 80081b2:	7bfb      	ldrb	r3, [r7, #15]
 80081b4:	440a      	add	r2, r1
 80081b6:	b291      	uxth	r1, r2
 80081b8:	4a31      	ldr	r2, [pc, #196]	; (8008280 <recvfrom+0x3d4>)
 80081ba:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
   			sock_pack_info[sn] = PACK_FIRST;
 80081be:	7bfb      	ldrb	r3, [r7, #15]
 80081c0:	4a30      	ldr	r2, [pc, #192]	; (8008284 <recvfrom+0x3d8>)
 80081c2:	2180      	movs	r1, #128	; 0x80
 80081c4:	54d1      	strb	r1, [r2, r3]
         }
			//
			// Need to packet length check
			//
			if(len < sock_remained_size[sn]) pack_len = len;
 80081c6:	7bfb      	ldrb	r3, [r7, #15]
 80081c8:	4a2d      	ldr	r2, [pc, #180]	; (8008280 <recvfrom+0x3d4>)
 80081ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081ce:	89ba      	ldrh	r2, [r7, #12]
 80081d0:	429a      	cmp	r2, r3
 80081d2:	d202      	bcs.n	80081da <recvfrom+0x32e>
 80081d4:	89bb      	ldrh	r3, [r7, #12]
 80081d6:	83fb      	strh	r3, [r7, #30]
 80081d8:	e004      	b.n	80081e4 <recvfrom+0x338>
			else pack_len = sock_remained_size[sn];
 80081da:	7bfb      	ldrb	r3, [r7, #15]
 80081dc:	4a28      	ldr	r2, [pc, #160]	; (8008280 <recvfrom+0x3d4>)
 80081de:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80081e2:	83fb      	strh	r3, [r7, #30]
   		wiz_recv_data(sn, buf, pack_len); // data copy.
 80081e4:	8bfa      	ldrh	r2, [r7, #30]
 80081e6:	7bfb      	ldrb	r3, [r7, #15]
 80081e8:	68b9      	ldr	r1, [r7, #8]
 80081ea:	4618      	mov	r0, r3
 80081ec:	f7ff fb00 	bl	80077f0 <wiz_recv_data>
			break;
 80081f0:	e00b      	b.n	800820a <recvfrom+0x35e>
   //#endif
      default:
         wiz_recv_ignore(sn, pack_len); // data copy.
 80081f2:	8bfa      	ldrh	r2, [r7, #30]
 80081f4:	7bfb      	ldrb	r3, [r7, #15]
 80081f6:	4611      	mov	r1, r2
 80081f8:	4618      	mov	r0, r3
 80081fa:	f7ff fb55 	bl	80078a8 <wiz_recv_ignore>
         sock_remained_size[sn] = pack_len;
 80081fe:	7bfb      	ldrb	r3, [r7, #15]
 8008200:	491f      	ldr	r1, [pc, #124]	; (8008280 <recvfrom+0x3d4>)
 8008202:	8bfa      	ldrh	r2, [r7, #30]
 8008204:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
         break;
 8008208:	bf00      	nop
   }
	setSn_CR(sn,Sn_CR_RECV);
 800820a:	7bfb      	ldrb	r3, [r7, #15]
 800820c:	009b      	lsls	r3, r3, #2
 800820e:	3301      	adds	r3, #1
 8008210:	00db      	lsls	r3, r3, #3
 8008212:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8008216:	2140      	movs	r1, #64	; 0x40
 8008218:	4618      	mov	r0, r3
 800821a:	f7ff f8e9 	bl	80073f0 <WIZCHIP_WRITE>
	/* wait to process the command... */
	while(getSn_CR(sn)) ;
 800821e:	bf00      	nop
 8008220:	7bfb      	ldrb	r3, [r7, #15]
 8008222:	009b      	lsls	r3, r3, #2
 8008224:	3301      	adds	r3, #1
 8008226:	00db      	lsls	r3, r3, #3
 8008228:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800822c:	4618      	mov	r0, r3
 800822e:	f7ff f893 	bl	8007358 <WIZCHIP_READ>
 8008232:	4603      	mov	r3, r0
 8008234:	2b00      	cmp	r3, #0
 8008236:	d1f3      	bne.n	8008220 <recvfrom+0x374>
	sock_remained_size[sn] -= pack_len;
 8008238:	7bfb      	ldrb	r3, [r7, #15]
 800823a:	4a11      	ldr	r2, [pc, #68]	; (8008280 <recvfrom+0x3d4>)
 800823c:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 8008240:	7bfb      	ldrb	r3, [r7, #15]
 8008242:	8bfa      	ldrh	r2, [r7, #30]
 8008244:	1a8a      	subs	r2, r1, r2
 8008246:	b291      	uxth	r1, r2
 8008248:	4a0d      	ldr	r2, [pc, #52]	; (8008280 <recvfrom+0x3d4>)
 800824a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	//M20150601 : 
	//if(sock_remained_size[sn] != 0) sock_pack_info[sn] |= 0x01;
	if(sock_remained_size[sn] != 0)
 800824e:	7bfb      	ldrb	r3, [r7, #15]
 8008250:	4a0b      	ldr	r2, [pc, #44]	; (8008280 <recvfrom+0x3d4>)
 8008252:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d009      	beq.n	800826e <recvfrom+0x3c2>
	{
	   sock_pack_info[sn] |= PACK_REMAINED;
 800825a:	7bfb      	ldrb	r3, [r7, #15]
 800825c:	4a09      	ldr	r2, [pc, #36]	; (8008284 <recvfrom+0x3d8>)
 800825e:	5cd2      	ldrb	r2, [r2, r3]
 8008260:	7bfb      	ldrb	r3, [r7, #15]
 8008262:	f042 0201 	orr.w	r2, r2, #1
 8008266:	b2d1      	uxtb	r1, r2
 8008268:	4a06      	ldr	r2, [pc, #24]	; (8008284 <recvfrom+0x3d8>)
 800826a:	54d1      	strb	r1, [r2, r3]
 800826c:	e003      	b.n	8008276 <recvfrom+0x3ca>
   #if _WIZCHIP_ == 5300	   
	   if(pack_len & 0x01) sock_pack_info[sn] |= PACK_FIFOBYTE;
   #endif	      
	}
	else sock_pack_info[sn] = PACK_COMPLETED;
 800826e:	7bfb      	ldrb	r3, [r7, #15]
 8008270:	4a04      	ldr	r2, [pc, #16]	; (8008284 <recvfrom+0x3d8>)
 8008272:	2100      	movs	r1, #0
 8008274:	54d1      	strb	r1, [r2, r3]
   pack_len = len;
#endif
   //
   //M20150409 : Explicit Type Casting
   //return pack_len;
   return (int32_t)pack_len;
 8008276:	8bfb      	ldrh	r3, [r7, #30]
}
 8008278:	4618      	mov	r0, r3
 800827a:	3720      	adds	r7, #32
 800827c:	46bd      	mov	sp, r7
 800827e:	bd80      	pop	{r7, pc}
 8008280:	20000ed8 	.word	0x20000ed8
 8008284:	20000ee8 	.word	0x20000ee8

08008288 <wizchip_cris_enter>:
 * @brief Default function to enable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_enter(void)           {};
void 	  wizchip_cris_enter(void)           {}
 8008288:	b480      	push	{r7}
 800828a:	af00      	add	r7, sp, #0
 800828c:	bf00      	nop
 800828e:	46bd      	mov	sp, r7
 8008290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008294:	4770      	bx	lr

08008296 <wizchip_cris_exit>:
 * @brief Default function to disable interrupt.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	  wizchip_cris_exit(void)          {};
void 	  wizchip_cris_exit(void)          {}
 8008296:	b480      	push	{r7}
 8008298:	af00      	add	r7, sp, #0
 800829a:	bf00      	nop
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr

080082a4 <wizchip_cs_select>:
 * @brief Default function to select chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_select(void)            {};
void 	wizchip_cs_select(void)            {}
 80082a4:	b480      	push	{r7}
 80082a6:	af00      	add	r7, sp, #0
 80082a8:	bf00      	nop
 80082aa:	46bd      	mov	sp, r7
 80082ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b0:	4770      	bx	lr

080082b2 <wizchip_cs_deselect>:
 * @brief Default function to deselect chip.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_cs_deselect(void)          {};
void 	wizchip_cs_deselect(void)          {}
 80082b2:	b480      	push	{r7}
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	bf00      	nop
 80082b8:	46bd      	mov	sp, r7
 80082ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082be:	4770      	bx	lr

080082c0 <wizchip_bus_readdata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
 //M20150601 : Rename the function for integrating with W5300
//uint8_t wizchip_bus_readbyte(uint32_t AddrSel) { return * ((volatile uint8_t *)((ptrdiff_t) AddrSel)); }
iodata_t wizchip_bus_readdata(uint32_t AddrSel) { return * ((volatile iodata_t *)((ptrdiff_t) AddrSel)); }
 80082c0:	b480      	push	{r7}
 80082c2:	b083      	sub	sp, #12
 80082c4:	af00      	add	r7, sp, #0
 80082c6:	6078      	str	r0, [r7, #4]
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	781b      	ldrb	r3, [r3, #0]
 80082cc:	b2db      	uxtb	r3, r3
 80082ce:	4618      	mov	r0, r3
 80082d0:	370c      	adds	r7, #12
 80082d2:	46bd      	mov	sp, r7
 80082d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d8:	4770      	bx	lr

080082da <wizchip_bus_writedata>:
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//M20150601 : Rename the function for integrating with W5300
//void 	wizchip_bus_writebyte(uint32_t AddrSel, uint8_t wb)  { *((volatile uint8_t*)((ptrdiff_t)AddrSel)) = wb; }
void 	wizchip_bus_writedata(uint32_t AddrSel, iodata_t wb)  { *((volatile iodata_t*)((ptrdiff_t)AddrSel)) = wb; }
 80082da:	b480      	push	{r7}
 80082dc:	b083      	sub	sp, #12
 80082de:	af00      	add	r7, sp, #0
 80082e0:	6078      	str	r0, [r7, #4]
 80082e2:	460b      	mov	r3, r1
 80082e4:	70fb      	strb	r3, [r7, #3]
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	78fa      	ldrb	r2, [r7, #3]
 80082ea:	701a      	strb	r2, [r3, #0]
 80082ec:	bf00      	nop
 80082ee:	370c      	adds	r7, #12
 80082f0:	46bd      	mov	sp, r7
 80082f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f6:	4770      	bx	lr

080082f8 <wizchip_spi_readbyte>:
 * @brief Default function to read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//uint8_t wizchip_spi_readbyte(void)        {return 0;};
uint8_t wizchip_spi_readbyte(void)        {return 0;}
 80082f8:	b480      	push	{r7}
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	2300      	movs	r3, #0
 80082fe:	4618      	mov	r0, r3
 8008300:	46bd      	mov	sp, r7
 8008302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008306:	4770      	bx	lr

08008308 <wizchip_spi_writebyte>:
 * @brief Default function to write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writebyte(uint8_t wb) {};
void 	wizchip_spi_writebyte(uint8_t wb) {}
 8008308:	b480      	push	{r7}
 800830a:	b083      	sub	sp, #12
 800830c:	af00      	add	r7, sp, #0
 800830e:	4603      	mov	r3, r0
 8008310:	71fb      	strb	r3, [r7, #7]
 8008312:	bf00      	nop
 8008314:	370c      	adds	r7, #12
 8008316:	46bd      	mov	sp, r7
 8008318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831c:	4770      	bx	lr

0800831e <wizchip_spi_readburst>:
 * @brief Default function to burst read in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}; 
void 	wizchip_spi_readburst(uint8_t* pBuf, uint16_t len) 	{}
 800831e:	b480      	push	{r7}
 8008320:	b083      	sub	sp, #12
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
 8008326:	460b      	mov	r3, r1
 8008328:	807b      	strh	r3, [r7, #2]
 800832a:	bf00      	nop
 800832c:	370c      	adds	r7, #12
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr

08008336 <wizchip_spi_writeburst>:
 * @brief Default function to burst write in SPI interface.
 * @note This function help not to access wrong address. If you do not describe this function or register any functions,
 * null function is called.
 */
//void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {};
void 	wizchip_spi_writeburst(uint8_t* pBuf, uint16_t len) {}
 8008336:	b480      	push	{r7}
 8008338:	b083      	sub	sp, #12
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
 800833e:	460b      	mov	r3, r1
 8008340:	807b      	strh	r3, [r7, #2]
 8008342:	bf00      	nop
 8008344:	370c      	adds	r7, #12
 8008346:	46bd      	mov	sp, r7
 8008348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800834c:	4770      	bx	lr
	...

08008350 <reg_wizchip_cs_cbfunc>:
      WIZCHIP.CRIS._exit  = cris_ex;
   }
}

void reg_wizchip_cs_cbfunc(void(*cs_sel)(void), void(*cs_desel)(void))
{
 8008350:	b480      	push	{r7}
 8008352:	b083      	sub	sp, #12
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
 8008358:	6039      	str	r1, [r7, #0]
   if(!cs_sel || !cs_desel)
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d002      	beq.n	8008366 <reg_wizchip_cs_cbfunc+0x16>
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d106      	bne.n	8008374 <reg_wizchip_cs_cbfunc+0x24>
   {
      WIZCHIP.CS._select   = wizchip_cs_select;
 8008366:	4b0a      	ldr	r3, [pc, #40]	; (8008390 <reg_wizchip_cs_cbfunc+0x40>)
 8008368:	4a0a      	ldr	r2, [pc, #40]	; (8008394 <reg_wizchip_cs_cbfunc+0x44>)
 800836a:	615a      	str	r2, [r3, #20]
      WIZCHIP.CS._deselect = wizchip_cs_deselect;
 800836c:	4b08      	ldr	r3, [pc, #32]	; (8008390 <reg_wizchip_cs_cbfunc+0x40>)
 800836e:	4a0a      	ldr	r2, [pc, #40]	; (8008398 <reg_wizchip_cs_cbfunc+0x48>)
 8008370:	619a      	str	r2, [r3, #24]
 8008372:	e006      	b.n	8008382 <reg_wizchip_cs_cbfunc+0x32>
   }
   else
   {
      WIZCHIP.CS._select   = cs_sel;
 8008374:	4a06      	ldr	r2, [pc, #24]	; (8008390 <reg_wizchip_cs_cbfunc+0x40>)
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6153      	str	r3, [r2, #20]
      WIZCHIP.CS._deselect = cs_desel;
 800837a:	4a05      	ldr	r2, [pc, #20]	; (8008390 <reg_wizchip_cs_cbfunc+0x40>)
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	6193      	str	r3, [r2, #24]
   }
}
 8008380:	bf00      	nop
 8008382:	bf00      	nop
 8008384:	370c      	adds	r7, #12
 8008386:	46bd      	mov	sp, r7
 8008388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800838c:	4770      	bx	lr
 800838e:	bf00      	nop
 8008390:	20000084 	.word	0x20000084
 8008394:	080082a5 	.word	0x080082a5
 8008398:	080082b3 	.word	0x080082b3

0800839c <reg_wizchip_spi_cbfunc>:
      WIZCHIP.IF.BUS._write_data  = bus_wb;
   }
}

void reg_wizchip_spi_cbfunc(uint8_t (*spi_rb)(void), void (*spi_wb)(uint8_t wb))
{
 800839c:	b480      	push	{r7}
 800839e:	b083      	sub	sp, #12
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80083a6:	bf00      	nop
 80083a8:	4b0f      	ldr	r3, [pc, #60]	; (80083e8 <reg_wizchip_spi_cbfunc+0x4c>)
 80083aa:	881b      	ldrh	r3, [r3, #0]
 80083ac:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d0f9      	beq.n	80083a8 <reg_wizchip_spi_cbfunc+0xc>
   
   if(!spi_rb || !spi_wb)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2b00      	cmp	r3, #0
 80083b8:	d002      	beq.n	80083c0 <reg_wizchip_spi_cbfunc+0x24>
 80083ba:	683b      	ldr	r3, [r7, #0]
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d106      	bne.n	80083ce <reg_wizchip_spi_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_byte   = wizchip_spi_readbyte;
 80083c0:	4b09      	ldr	r3, [pc, #36]	; (80083e8 <reg_wizchip_spi_cbfunc+0x4c>)
 80083c2:	4a0a      	ldr	r2, [pc, #40]	; (80083ec <reg_wizchip_spi_cbfunc+0x50>)
 80083c4:	61da      	str	r2, [r3, #28]
      WIZCHIP.IF.SPI._write_byte  = wizchip_spi_writebyte;
 80083c6:	4b08      	ldr	r3, [pc, #32]	; (80083e8 <reg_wizchip_spi_cbfunc+0x4c>)
 80083c8:	4a09      	ldr	r2, [pc, #36]	; (80083f0 <reg_wizchip_spi_cbfunc+0x54>)
 80083ca:	621a      	str	r2, [r3, #32]
 80083cc:	e006      	b.n	80083dc <reg_wizchip_spi_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_byte   = spi_rb;
 80083ce:	4a06      	ldr	r2, [pc, #24]	; (80083e8 <reg_wizchip_spi_cbfunc+0x4c>)
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	61d3      	str	r3, [r2, #28]
      WIZCHIP.IF.SPI._write_byte  = spi_wb;
 80083d4:	4a04      	ldr	r2, [pc, #16]	; (80083e8 <reg_wizchip_spi_cbfunc+0x4c>)
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	6213      	str	r3, [r2, #32]
   }
}
 80083da:	bf00      	nop
 80083dc:	bf00      	nop
 80083de:	370c      	adds	r7, #12
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr
 80083e8:	20000084 	.word	0x20000084
 80083ec:	080082f9 	.word	0x080082f9
 80083f0:	08008309 	.word	0x08008309

080083f4 <reg_wizchip_spiburst_cbfunc>:

// 20140626 Eric Added for SPI burst operations
void reg_wizchip_spiburst_cbfunc(void (*spi_rb)(uint8_t* pBuf, uint16_t len), void (*spi_wb)(uint8_t* pBuf, uint16_t len))
{
 80083f4:	b480      	push	{r7}
 80083f6:	b083      	sub	sp, #12
 80083f8:	af00      	add	r7, sp, #0
 80083fa:	6078      	str	r0, [r7, #4]
 80083fc:	6039      	str	r1, [r7, #0]
   while(!(WIZCHIP.if_mode & _WIZCHIP_IO_MODE_SPI_));
 80083fe:	bf00      	nop
 8008400:	4b0f      	ldr	r3, [pc, #60]	; (8008440 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8008402:	881b      	ldrh	r3, [r3, #0]
 8008404:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008408:	2b00      	cmp	r3, #0
 800840a:	d0f9      	beq.n	8008400 <reg_wizchip_spiburst_cbfunc+0xc>

   if(!spi_rb || !spi_wb)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d002      	beq.n	8008418 <reg_wizchip_spiburst_cbfunc+0x24>
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d106      	bne.n	8008426 <reg_wizchip_spiburst_cbfunc+0x32>
   {
      WIZCHIP.IF.SPI._read_burst   = wizchip_spi_readburst;
 8008418:	4b09      	ldr	r3, [pc, #36]	; (8008440 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800841a:	4a0a      	ldr	r2, [pc, #40]	; (8008444 <reg_wizchip_spiburst_cbfunc+0x50>)
 800841c:	625a      	str	r2, [r3, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = wizchip_spi_writeburst;
 800841e:	4b08      	ldr	r3, [pc, #32]	; (8008440 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8008420:	4a09      	ldr	r2, [pc, #36]	; (8008448 <reg_wizchip_spiburst_cbfunc+0x54>)
 8008422:	629a      	str	r2, [r3, #40]	; 0x28
 8008424:	e006      	b.n	8008434 <reg_wizchip_spiburst_cbfunc+0x40>
   }
   else
   {
      WIZCHIP.IF.SPI._read_burst   = spi_rb;
 8008426:	4a06      	ldr	r2, [pc, #24]	; (8008440 <reg_wizchip_spiburst_cbfunc+0x4c>)
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	6253      	str	r3, [r2, #36]	; 0x24
      WIZCHIP.IF.SPI._write_burst  = spi_wb;
 800842c:	4a04      	ldr	r2, [pc, #16]	; (8008440 <reg_wizchip_spiburst_cbfunc+0x4c>)
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	6293      	str	r3, [r2, #40]	; 0x28
   }
}
 8008432:	bf00      	nop
 8008434:	bf00      	nop
 8008436:	370c      	adds	r7, #12
 8008438:	46bd      	mov	sp, r7
 800843a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800843e:	4770      	bx	lr
 8008440:	20000084 	.word	0x20000084
 8008444:	0800831f 	.word	0x0800831f
 8008448:	08008337 	.word	0x08008337

0800844c <wizchip_sw_reset>:
   }
   return 0;
}

void wizchip_sw_reset(void)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b086      	sub	sp, #24
 8008450:	af00      	add	r7, sp, #0
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   uint16_t mr = (uint16_t)getMR();
   setMR(mr | MR_IND);
#endif
//
   getSHAR(mac);
 8008452:	1d3b      	adds	r3, r7, #4
 8008454:	2206      	movs	r2, #6
 8008456:	4619      	mov	r1, r3
 8008458:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800845c:	f7ff f816 	bl	800748c <WIZCHIP_READ_BUF>
   getGAR(gw);  getSUBR(sn);  getSIPR(sip);
 8008460:	f107 0314 	add.w	r3, r7, #20
 8008464:	2204      	movs	r2, #4
 8008466:	4619      	mov	r1, r3
 8008468:	f44f 7080 	mov.w	r0, #256	; 0x100
 800846c:	f7ff f80e 	bl	800748c <WIZCHIP_READ_BUF>
 8008470:	f107 0310 	add.w	r3, r7, #16
 8008474:	2204      	movs	r2, #4
 8008476:	4619      	mov	r1, r3
 8008478:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800847c:	f7ff f806 	bl	800748c <WIZCHIP_READ_BUF>
 8008480:	f107 030c 	add.w	r3, r7, #12
 8008484:	2204      	movs	r2, #4
 8008486:	4619      	mov	r1, r3
 8008488:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800848c:	f7fe fffe 	bl	800748c <WIZCHIP_READ_BUF>
   setMR(MR_RST);
 8008490:	2180      	movs	r1, #128	; 0x80
 8008492:	2000      	movs	r0, #0
 8008494:	f7fe ffac 	bl	80073f0 <WIZCHIP_WRITE>
   getMR(); // for delay
 8008498:	2000      	movs	r0, #0
 800849a:	f7fe ff5d 	bl	8007358 <WIZCHIP_READ>
//A2015051 : For indirect bus mode 
#if _WIZCHIP_IO_MODE_  == _WIZCHIP_IO_MODE_BUS_INDIR_
   setMR(mr | MR_IND);
#endif
//
   setSHAR(mac);
 800849e:	1d3b      	adds	r3, r7, #4
 80084a0:	2206      	movs	r2, #6
 80084a2:	4619      	mov	r1, r3
 80084a4:	f44f 6010 	mov.w	r0, #2304	; 0x900
 80084a8:	f7ff f850 	bl	800754c <WIZCHIP_WRITE_BUF>
   setGAR(gw);
 80084ac:	f107 0314 	add.w	r3, r7, #20
 80084b0:	2204      	movs	r2, #4
 80084b2:	4619      	mov	r1, r3
 80084b4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80084b8:	f7ff f848 	bl	800754c <WIZCHIP_WRITE_BUF>
   setSUBR(sn);
 80084bc:	f107 0310 	add.w	r3, r7, #16
 80084c0:	2204      	movs	r2, #4
 80084c2:	4619      	mov	r1, r3
 80084c4:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 80084c8:	f7ff f840 	bl	800754c <WIZCHIP_WRITE_BUF>
   setSIPR(sip);
 80084cc:	f107 030c 	add.w	r3, r7, #12
 80084d0:	2204      	movs	r2, #4
 80084d2:	4619      	mov	r1, r3
 80084d4:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 80084d8:	f7ff f838 	bl	800754c <WIZCHIP_WRITE_BUF>
}
 80084dc:	bf00      	nop
 80084de:	3718      	adds	r7, #24
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bd80      	pop	{r7, pc}

080084e4 <wizchip_init>:

int8_t wizchip_init(uint8_t* txsize, uint8_t* rxsize)
{
 80084e4:	b580      	push	{r7, lr}
 80084e6:	b084      	sub	sp, #16
 80084e8:	af00      	add	r7, sp, #0
 80084ea:	6078      	str	r0, [r7, #4]
 80084ec:	6039      	str	r1, [r7, #0]
   int8_t i;
#if _WIZCHIP_ < W5200
   int8_t j;
#endif
   int8_t tmp = 0;
 80084ee:	2300      	movs	r3, #0
 80084f0:	73bb      	strb	r3, [r7, #14]
   wizchip_sw_reset();
 80084f2:	f7ff ffab 	bl	800844c <wizchip_sw_reset>
   if(txsize)
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d03b      	beq.n	8008574 <wizchip_init+0x90>
   {
      tmp = 0;
 80084fc:	2300      	movs	r3, #0
 80084fe:	73bb      	strb	r3, [r7, #14]
			tmp += txsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8008500:	2300      	movs	r3, #0
 8008502:	73fb      	strb	r3, [r7, #15]
 8008504:	e015      	b.n	8008532 <wizchip_init+0x4e>
		{
			tmp += txsize[i];
 8008506:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800850a:	687a      	ldr	r2, [r7, #4]
 800850c:	4413      	add	r3, r2
 800850e:	781a      	ldrb	r2, [r3, #0]
 8008510:	7bbb      	ldrb	r3, [r7, #14]
 8008512:	4413      	add	r3, r2
 8008514:	b2db      	uxtb	r3, r3
 8008516:	73bb      	strb	r3, [r7, #14]

		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8008518:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800851c:	2b10      	cmp	r3, #16
 800851e:	dd02      	ble.n	8008526 <wizchip_init+0x42>
 8008520:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008524:	e066      	b.n	80085f4 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8008526:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800852a:	b2db      	uxtb	r3, r3
 800852c:	3301      	adds	r3, #1
 800852e:	b2db      	uxtb	r3, r3
 8008530:	73fb      	strb	r3, [r7, #15]
 8008532:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008536:	2b07      	cmp	r3, #7
 8008538:	dde5      	ble.n	8008506 <wizchip_init+0x22>
		#endif
		}
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800853a:	2300      	movs	r3, #0
 800853c:	73fb      	strb	r3, [r7, #15]
 800853e:	e015      	b.n	800856c <wizchip_init+0x88>
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100
			j = 0;
			while((txsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_TXBUF_SIZE(i, j);
		#else
			setSn_TXBUF_SIZE(i, txsize[i]);
 8008540:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008544:	009b      	lsls	r3, r3, #2
 8008546:	3301      	adds	r3, #1
 8008548:	00db      	lsls	r3, r3, #3
 800854a:	f503 53f8 	add.w	r3, r3, #7936	; 0x1f00
 800854e:	4618      	mov	r0, r3
 8008550:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008554:	687a      	ldr	r2, [r7, #4]
 8008556:	4413      	add	r3, r2
 8008558:	781b      	ldrb	r3, [r3, #0]
 800855a:	4619      	mov	r1, r3
 800855c:	f7fe ff48 	bl	80073f0 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 8008560:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008564:	b2db      	uxtb	r3, r3
 8008566:	3301      	adds	r3, #1
 8008568:	b2db      	uxtb	r3, r3
 800856a:	73fb      	strb	r3, [r7, #15]
 800856c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008570:	2b07      	cmp	r3, #7
 8008572:	dde5      	ble.n	8008540 <wizchip_init+0x5c>
		}

	#endif
   }

   if(rxsize)
 8008574:	683b      	ldr	r3, [r7, #0]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d03b      	beq.n	80085f2 <wizchip_init+0x10e>
   {
      tmp = 0;
 800857a:	2300      	movs	r3, #0
 800857c:	73bb      	strb	r3, [r7, #14]
			tmp += rxsize[i];
			if(tmp > 128) return -1;
		}
		if(tmp % 8) return -1;
   #else
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 800857e:	2300      	movs	r3, #0
 8008580:	73fb      	strb	r3, [r7, #15]
 8008582:	e015      	b.n	80085b0 <wizchip_init+0xcc>
		{
			tmp += rxsize[i];
 8008584:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008588:	683a      	ldr	r2, [r7, #0]
 800858a:	4413      	add	r3, r2
 800858c:	781a      	ldrb	r2, [r3, #0]
 800858e:	7bbb      	ldrb	r3, [r7, #14]
 8008590:	4413      	add	r3, r2
 8008592:	b2db      	uxtb	r3, r3
 8008594:	73bb      	strb	r3, [r7, #14]
		#if _WIZCHIP_ < W5200	//2016.10.28 peter add condition for w5100 and w5100s
			if(tmp > 8) return -1;
		#else
			if(tmp > 16) return -1;
 8008596:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800859a:	2b10      	cmp	r3, #16
 800859c:	dd02      	ble.n	80085a4 <wizchip_init+0xc0>
 800859e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80085a2:	e027      	b.n	80085f4 <wizchip_init+0x110>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80085a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085a8:	b2db      	uxtb	r3, r3
 80085aa:	3301      	adds	r3, #1
 80085ac:	b2db      	uxtb	r3, r3
 80085ae:	73fb      	strb	r3, [r7, #15]
 80085b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085b4:	2b07      	cmp	r3, #7
 80085b6:	dde5      	ble.n	8008584 <wizchip_init+0xa0>
		#endif
		}

		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80085b8:	2300      	movs	r3, #0
 80085ba:	73fb      	strb	r3, [r7, #15]
 80085bc:	e015      	b.n	80085ea <wizchip_init+0x106>
		#if _WIZCHIP_ < W5200	// add condition for w5100
			j = 0;
			while((rxsize[i] >> j != 1)&&(txsize[i] !=0)){j++;}
			setSn_RXBUF_SIZE(i, j);
		#else
			setSn_RXBUF_SIZE(i, rxsize[i]);
 80085be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085c2:	009b      	lsls	r3, r3, #2
 80085c4:	3301      	adds	r3, #1
 80085c6:	00db      	lsls	r3, r3, #3
 80085c8:	f503 53f0 	add.w	r3, r3, #7680	; 0x1e00
 80085cc:	4618      	mov	r0, r3
 80085ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085d2:	683a      	ldr	r2, [r7, #0]
 80085d4:	4413      	add	r3, r2
 80085d6:	781b      	ldrb	r3, [r3, #0]
 80085d8:	4619      	mov	r1, r3
 80085da:	f7fe ff09 	bl	80073f0 <WIZCHIP_WRITE>
		for(i = 0 ; i < _WIZCHIP_SOCK_NUM_; i++)
 80085de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085e2:	b2db      	uxtb	r3, r3
 80085e4:	3301      	adds	r3, #1
 80085e6:	b2db      	uxtb	r3, r3
 80085e8:	73fb      	strb	r3, [r7, #15]
 80085ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085ee:	2b07      	cmp	r3, #7
 80085f0:	dde5      	ble.n	80085be <wizchip_init+0xda>
		#endif
		}
	#endif
   }
   return 0;
 80085f2:	2300      	movs	r3, #0
}
 80085f4:	4618      	mov	r0, r3
 80085f6:	3710      	adds	r7, #16
 80085f8:	46bd      	mov	sp, r7
 80085fa:	bd80      	pop	{r7, pc}

080085fc <wizchip_setnetinfo>:
}
#endif


void wizchip_setnetinfo(wiz_NetInfo* pnetinfo)
{
 80085fc:	b580      	push	{r7, lr}
 80085fe:	b082      	sub	sp, #8
 8008600:	af00      	add	r7, sp, #0
 8008602:	6078      	str	r0, [r7, #4]
   setSHAR(pnetinfo->mac);
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	2206      	movs	r2, #6
 8008608:	4619      	mov	r1, r3
 800860a:	f44f 6010 	mov.w	r0, #2304	; 0x900
 800860e:	f7fe ff9d 	bl	800754c <WIZCHIP_WRITE_BUF>
   setGAR(pnetinfo->gw);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	330e      	adds	r3, #14
 8008616:	2204      	movs	r2, #4
 8008618:	4619      	mov	r1, r3
 800861a:	f44f 7080 	mov.w	r0, #256	; 0x100
 800861e:	f7fe ff95 	bl	800754c <WIZCHIP_WRITE_BUF>
   setSUBR(pnetinfo->sn);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	330a      	adds	r3, #10
 8008626:	2204      	movs	r2, #4
 8008628:	4619      	mov	r1, r3
 800862a:	f44f 60a0 	mov.w	r0, #1280	; 0x500
 800862e:	f7fe ff8d 	bl	800754c <WIZCHIP_WRITE_BUF>
   setSIPR(pnetinfo->ip);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	3306      	adds	r3, #6
 8008636:	2204      	movs	r2, #4
 8008638:	4619      	mov	r1, r3
 800863a:	f44f 6070 	mov.w	r0, #3840	; 0xf00
 800863e:	f7fe ff85 	bl	800754c <WIZCHIP_WRITE_BUF>
   _DNS_[0] = pnetinfo->dns[0];
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	7c9a      	ldrb	r2, [r3, #18]
 8008646:	4b0b      	ldr	r3, [pc, #44]	; (8008674 <wizchip_setnetinfo+0x78>)
 8008648:	701a      	strb	r2, [r3, #0]
   _DNS_[1] = pnetinfo->dns[1];
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	7cda      	ldrb	r2, [r3, #19]
 800864e:	4b09      	ldr	r3, [pc, #36]	; (8008674 <wizchip_setnetinfo+0x78>)
 8008650:	705a      	strb	r2, [r3, #1]
   _DNS_[2] = pnetinfo->dns[2];
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	7d1a      	ldrb	r2, [r3, #20]
 8008656:	4b07      	ldr	r3, [pc, #28]	; (8008674 <wizchip_setnetinfo+0x78>)
 8008658:	709a      	strb	r2, [r3, #2]
   _DNS_[3] = pnetinfo->dns[3];
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	7d5a      	ldrb	r2, [r3, #21]
 800865e:	4b05      	ldr	r3, [pc, #20]	; (8008674 <wizchip_setnetinfo+0x78>)
 8008660:	70da      	strb	r2, [r3, #3]
   _DHCP_   = pnetinfo->dhcp;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	7d9a      	ldrb	r2, [r3, #22]
 8008666:	4b04      	ldr	r3, [pc, #16]	; (8008678 <wizchip_setnetinfo+0x7c>)
 8008668:	701a      	strb	r2, [r3, #0]
}
 800866a:	bf00      	nop
 800866c:	3708      	adds	r7, #8
 800866e:	46bd      	mov	sp, r7
 8008670:	bd80      	pop	{r7, pc}
 8008672:	bf00      	nop
 8008674:	20000ef0 	.word	0x20000ef0
 8008678:	20000ef4 	.word	0x20000ef4

0800867c <atoff>:
 800867c:	2100      	movs	r1, #0
 800867e:	f001 bc45 	b.w	8009f0c <strtof>

08008682 <atoi>:
 8008682:	220a      	movs	r2, #10
 8008684:	2100      	movs	r1, #0
 8008686:	f001 bd1f 	b.w	800a0c8 <strtol>

0800868a <atoll>:
 800868a:	220a      	movs	r2, #10
 800868c:	2100      	movs	r1, #0
 800868e:	f001 bdbb 	b.w	800a208 <strtoll>
	...

08008694 <__errno>:
 8008694:	4b01      	ldr	r3, [pc, #4]	; (800869c <__errno+0x8>)
 8008696:	6818      	ldr	r0, [r3, #0]
 8008698:	4770      	bx	lr
 800869a:	bf00      	nop
 800869c:	200000b0 	.word	0x200000b0

080086a0 <__libc_init_array>:
 80086a0:	b570      	push	{r4, r5, r6, lr}
 80086a2:	4d0d      	ldr	r5, [pc, #52]	; (80086d8 <__libc_init_array+0x38>)
 80086a4:	4c0d      	ldr	r4, [pc, #52]	; (80086dc <__libc_init_array+0x3c>)
 80086a6:	1b64      	subs	r4, r4, r5
 80086a8:	10a4      	asrs	r4, r4, #2
 80086aa:	2600      	movs	r6, #0
 80086ac:	42a6      	cmp	r6, r4
 80086ae:	d109      	bne.n	80086c4 <__libc_init_array+0x24>
 80086b0:	4d0b      	ldr	r5, [pc, #44]	; (80086e0 <__libc_init_array+0x40>)
 80086b2:	4c0c      	ldr	r4, [pc, #48]	; (80086e4 <__libc_init_array+0x44>)
 80086b4:	f004 fb7e 	bl	800cdb4 <_init>
 80086b8:	1b64      	subs	r4, r4, r5
 80086ba:	10a4      	asrs	r4, r4, #2
 80086bc:	2600      	movs	r6, #0
 80086be:	42a6      	cmp	r6, r4
 80086c0:	d105      	bne.n	80086ce <__libc_init_array+0x2e>
 80086c2:	bd70      	pop	{r4, r5, r6, pc}
 80086c4:	f855 3b04 	ldr.w	r3, [r5], #4
 80086c8:	4798      	blx	r3
 80086ca:	3601      	adds	r6, #1
 80086cc:	e7ee      	b.n	80086ac <__libc_init_array+0xc>
 80086ce:	f855 3b04 	ldr.w	r3, [r5], #4
 80086d2:	4798      	blx	r3
 80086d4:	3601      	adds	r6, #1
 80086d6:	e7f2      	b.n	80086be <__libc_init_array+0x1e>
 80086d8:	0800d928 	.word	0x0800d928
 80086dc:	0800d928 	.word	0x0800d928
 80086e0:	0800d928 	.word	0x0800d928
 80086e4:	0800d92c 	.word	0x0800d92c

080086e8 <malloc>:
 80086e8:	4b02      	ldr	r3, [pc, #8]	; (80086f4 <malloc+0xc>)
 80086ea:	4601      	mov	r1, r0
 80086ec:	6818      	ldr	r0, [r3, #0]
 80086ee:	f000 b885 	b.w	80087fc <_malloc_r>
 80086f2:	bf00      	nop
 80086f4:	200000b0 	.word	0x200000b0

080086f8 <memcpy>:
 80086f8:	440a      	add	r2, r1
 80086fa:	4291      	cmp	r1, r2
 80086fc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008700:	d100      	bne.n	8008704 <memcpy+0xc>
 8008702:	4770      	bx	lr
 8008704:	b510      	push	{r4, lr}
 8008706:	f811 4b01 	ldrb.w	r4, [r1], #1
 800870a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800870e:	4291      	cmp	r1, r2
 8008710:	d1f9      	bne.n	8008706 <memcpy+0xe>
 8008712:	bd10      	pop	{r4, pc}

08008714 <memset>:
 8008714:	4402      	add	r2, r0
 8008716:	4603      	mov	r3, r0
 8008718:	4293      	cmp	r3, r2
 800871a:	d100      	bne.n	800871e <memset+0xa>
 800871c:	4770      	bx	lr
 800871e:	f803 1b01 	strb.w	r1, [r3], #1
 8008722:	e7f9      	b.n	8008718 <memset+0x4>

08008724 <_free_r>:
 8008724:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008726:	2900      	cmp	r1, #0
 8008728:	d044      	beq.n	80087b4 <_free_r+0x90>
 800872a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800872e:	9001      	str	r0, [sp, #4]
 8008730:	2b00      	cmp	r3, #0
 8008732:	f1a1 0404 	sub.w	r4, r1, #4
 8008736:	bfb8      	it	lt
 8008738:	18e4      	addlt	r4, r4, r3
 800873a:	f003 fab5 	bl	800bca8 <__malloc_lock>
 800873e:	4a1e      	ldr	r2, [pc, #120]	; (80087b8 <_free_r+0x94>)
 8008740:	9801      	ldr	r0, [sp, #4]
 8008742:	6813      	ldr	r3, [r2, #0]
 8008744:	b933      	cbnz	r3, 8008754 <_free_r+0x30>
 8008746:	6063      	str	r3, [r4, #4]
 8008748:	6014      	str	r4, [r2, #0]
 800874a:	b003      	add	sp, #12
 800874c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008750:	f003 bab0 	b.w	800bcb4 <__malloc_unlock>
 8008754:	42a3      	cmp	r3, r4
 8008756:	d908      	bls.n	800876a <_free_r+0x46>
 8008758:	6825      	ldr	r5, [r4, #0]
 800875a:	1961      	adds	r1, r4, r5
 800875c:	428b      	cmp	r3, r1
 800875e:	bf01      	itttt	eq
 8008760:	6819      	ldreq	r1, [r3, #0]
 8008762:	685b      	ldreq	r3, [r3, #4]
 8008764:	1949      	addeq	r1, r1, r5
 8008766:	6021      	streq	r1, [r4, #0]
 8008768:	e7ed      	b.n	8008746 <_free_r+0x22>
 800876a:	461a      	mov	r2, r3
 800876c:	685b      	ldr	r3, [r3, #4]
 800876e:	b10b      	cbz	r3, 8008774 <_free_r+0x50>
 8008770:	42a3      	cmp	r3, r4
 8008772:	d9fa      	bls.n	800876a <_free_r+0x46>
 8008774:	6811      	ldr	r1, [r2, #0]
 8008776:	1855      	adds	r5, r2, r1
 8008778:	42a5      	cmp	r5, r4
 800877a:	d10b      	bne.n	8008794 <_free_r+0x70>
 800877c:	6824      	ldr	r4, [r4, #0]
 800877e:	4421      	add	r1, r4
 8008780:	1854      	adds	r4, r2, r1
 8008782:	42a3      	cmp	r3, r4
 8008784:	6011      	str	r1, [r2, #0]
 8008786:	d1e0      	bne.n	800874a <_free_r+0x26>
 8008788:	681c      	ldr	r4, [r3, #0]
 800878a:	685b      	ldr	r3, [r3, #4]
 800878c:	6053      	str	r3, [r2, #4]
 800878e:	4421      	add	r1, r4
 8008790:	6011      	str	r1, [r2, #0]
 8008792:	e7da      	b.n	800874a <_free_r+0x26>
 8008794:	d902      	bls.n	800879c <_free_r+0x78>
 8008796:	230c      	movs	r3, #12
 8008798:	6003      	str	r3, [r0, #0]
 800879a:	e7d6      	b.n	800874a <_free_r+0x26>
 800879c:	6825      	ldr	r5, [r4, #0]
 800879e:	1961      	adds	r1, r4, r5
 80087a0:	428b      	cmp	r3, r1
 80087a2:	bf04      	itt	eq
 80087a4:	6819      	ldreq	r1, [r3, #0]
 80087a6:	685b      	ldreq	r3, [r3, #4]
 80087a8:	6063      	str	r3, [r4, #4]
 80087aa:	bf04      	itt	eq
 80087ac:	1949      	addeq	r1, r1, r5
 80087ae:	6021      	streq	r1, [r4, #0]
 80087b0:	6054      	str	r4, [r2, #4]
 80087b2:	e7ca      	b.n	800874a <_free_r+0x26>
 80087b4:	b003      	add	sp, #12
 80087b6:	bd30      	pop	{r4, r5, pc}
 80087b8:	20000ef8 	.word	0x20000ef8

080087bc <sbrk_aligned>:
 80087bc:	b570      	push	{r4, r5, r6, lr}
 80087be:	4e0e      	ldr	r6, [pc, #56]	; (80087f8 <sbrk_aligned+0x3c>)
 80087c0:	460c      	mov	r4, r1
 80087c2:	6831      	ldr	r1, [r6, #0]
 80087c4:	4605      	mov	r5, r0
 80087c6:	b911      	cbnz	r1, 80087ce <sbrk_aligned+0x12>
 80087c8:	f000 fcf6 	bl	80091b8 <_sbrk_r>
 80087cc:	6030      	str	r0, [r6, #0]
 80087ce:	4621      	mov	r1, r4
 80087d0:	4628      	mov	r0, r5
 80087d2:	f000 fcf1 	bl	80091b8 <_sbrk_r>
 80087d6:	1c43      	adds	r3, r0, #1
 80087d8:	d00a      	beq.n	80087f0 <sbrk_aligned+0x34>
 80087da:	1cc4      	adds	r4, r0, #3
 80087dc:	f024 0403 	bic.w	r4, r4, #3
 80087e0:	42a0      	cmp	r0, r4
 80087e2:	d007      	beq.n	80087f4 <sbrk_aligned+0x38>
 80087e4:	1a21      	subs	r1, r4, r0
 80087e6:	4628      	mov	r0, r5
 80087e8:	f000 fce6 	bl	80091b8 <_sbrk_r>
 80087ec:	3001      	adds	r0, #1
 80087ee:	d101      	bne.n	80087f4 <sbrk_aligned+0x38>
 80087f0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80087f4:	4620      	mov	r0, r4
 80087f6:	bd70      	pop	{r4, r5, r6, pc}
 80087f8:	20000efc 	.word	0x20000efc

080087fc <_malloc_r>:
 80087fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008800:	1ccd      	adds	r5, r1, #3
 8008802:	f025 0503 	bic.w	r5, r5, #3
 8008806:	3508      	adds	r5, #8
 8008808:	2d0c      	cmp	r5, #12
 800880a:	bf38      	it	cc
 800880c:	250c      	movcc	r5, #12
 800880e:	2d00      	cmp	r5, #0
 8008810:	4607      	mov	r7, r0
 8008812:	db01      	blt.n	8008818 <_malloc_r+0x1c>
 8008814:	42a9      	cmp	r1, r5
 8008816:	d905      	bls.n	8008824 <_malloc_r+0x28>
 8008818:	230c      	movs	r3, #12
 800881a:	603b      	str	r3, [r7, #0]
 800881c:	2600      	movs	r6, #0
 800881e:	4630      	mov	r0, r6
 8008820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008824:	4e2e      	ldr	r6, [pc, #184]	; (80088e0 <_malloc_r+0xe4>)
 8008826:	f003 fa3f 	bl	800bca8 <__malloc_lock>
 800882a:	6833      	ldr	r3, [r6, #0]
 800882c:	461c      	mov	r4, r3
 800882e:	bb34      	cbnz	r4, 800887e <_malloc_r+0x82>
 8008830:	4629      	mov	r1, r5
 8008832:	4638      	mov	r0, r7
 8008834:	f7ff ffc2 	bl	80087bc <sbrk_aligned>
 8008838:	1c43      	adds	r3, r0, #1
 800883a:	4604      	mov	r4, r0
 800883c:	d14d      	bne.n	80088da <_malloc_r+0xde>
 800883e:	6834      	ldr	r4, [r6, #0]
 8008840:	4626      	mov	r6, r4
 8008842:	2e00      	cmp	r6, #0
 8008844:	d140      	bne.n	80088c8 <_malloc_r+0xcc>
 8008846:	6823      	ldr	r3, [r4, #0]
 8008848:	4631      	mov	r1, r6
 800884a:	4638      	mov	r0, r7
 800884c:	eb04 0803 	add.w	r8, r4, r3
 8008850:	f000 fcb2 	bl	80091b8 <_sbrk_r>
 8008854:	4580      	cmp	r8, r0
 8008856:	d13a      	bne.n	80088ce <_malloc_r+0xd2>
 8008858:	6821      	ldr	r1, [r4, #0]
 800885a:	3503      	adds	r5, #3
 800885c:	1a6d      	subs	r5, r5, r1
 800885e:	f025 0503 	bic.w	r5, r5, #3
 8008862:	3508      	adds	r5, #8
 8008864:	2d0c      	cmp	r5, #12
 8008866:	bf38      	it	cc
 8008868:	250c      	movcc	r5, #12
 800886a:	4629      	mov	r1, r5
 800886c:	4638      	mov	r0, r7
 800886e:	f7ff ffa5 	bl	80087bc <sbrk_aligned>
 8008872:	3001      	adds	r0, #1
 8008874:	d02b      	beq.n	80088ce <_malloc_r+0xd2>
 8008876:	6823      	ldr	r3, [r4, #0]
 8008878:	442b      	add	r3, r5
 800887a:	6023      	str	r3, [r4, #0]
 800887c:	e00e      	b.n	800889c <_malloc_r+0xa0>
 800887e:	6822      	ldr	r2, [r4, #0]
 8008880:	1b52      	subs	r2, r2, r5
 8008882:	d41e      	bmi.n	80088c2 <_malloc_r+0xc6>
 8008884:	2a0b      	cmp	r2, #11
 8008886:	d916      	bls.n	80088b6 <_malloc_r+0xba>
 8008888:	1961      	adds	r1, r4, r5
 800888a:	42a3      	cmp	r3, r4
 800888c:	6025      	str	r5, [r4, #0]
 800888e:	bf18      	it	ne
 8008890:	6059      	strne	r1, [r3, #4]
 8008892:	6863      	ldr	r3, [r4, #4]
 8008894:	bf08      	it	eq
 8008896:	6031      	streq	r1, [r6, #0]
 8008898:	5162      	str	r2, [r4, r5]
 800889a:	604b      	str	r3, [r1, #4]
 800889c:	4638      	mov	r0, r7
 800889e:	f104 060b 	add.w	r6, r4, #11
 80088a2:	f003 fa07 	bl	800bcb4 <__malloc_unlock>
 80088a6:	f026 0607 	bic.w	r6, r6, #7
 80088aa:	1d23      	adds	r3, r4, #4
 80088ac:	1af2      	subs	r2, r6, r3
 80088ae:	d0b6      	beq.n	800881e <_malloc_r+0x22>
 80088b0:	1b9b      	subs	r3, r3, r6
 80088b2:	50a3      	str	r3, [r4, r2]
 80088b4:	e7b3      	b.n	800881e <_malloc_r+0x22>
 80088b6:	6862      	ldr	r2, [r4, #4]
 80088b8:	42a3      	cmp	r3, r4
 80088ba:	bf0c      	ite	eq
 80088bc:	6032      	streq	r2, [r6, #0]
 80088be:	605a      	strne	r2, [r3, #4]
 80088c0:	e7ec      	b.n	800889c <_malloc_r+0xa0>
 80088c2:	4623      	mov	r3, r4
 80088c4:	6864      	ldr	r4, [r4, #4]
 80088c6:	e7b2      	b.n	800882e <_malloc_r+0x32>
 80088c8:	4634      	mov	r4, r6
 80088ca:	6876      	ldr	r6, [r6, #4]
 80088cc:	e7b9      	b.n	8008842 <_malloc_r+0x46>
 80088ce:	230c      	movs	r3, #12
 80088d0:	603b      	str	r3, [r7, #0]
 80088d2:	4638      	mov	r0, r7
 80088d4:	f003 f9ee 	bl	800bcb4 <__malloc_unlock>
 80088d8:	e7a1      	b.n	800881e <_malloc_r+0x22>
 80088da:	6025      	str	r5, [r4, #0]
 80088dc:	e7de      	b.n	800889c <_malloc_r+0xa0>
 80088de:	bf00      	nop
 80088e0:	20000ef8 	.word	0x20000ef8

080088e4 <__cvt>:
 80088e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80088e8:	ec55 4b10 	vmov	r4, r5, d0
 80088ec:	2d00      	cmp	r5, #0
 80088ee:	460e      	mov	r6, r1
 80088f0:	4619      	mov	r1, r3
 80088f2:	462b      	mov	r3, r5
 80088f4:	bfbb      	ittet	lt
 80088f6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80088fa:	461d      	movlt	r5, r3
 80088fc:	2300      	movge	r3, #0
 80088fe:	232d      	movlt	r3, #45	; 0x2d
 8008900:	700b      	strb	r3, [r1, #0]
 8008902:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008904:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008908:	4691      	mov	r9, r2
 800890a:	f023 0820 	bic.w	r8, r3, #32
 800890e:	bfbc      	itt	lt
 8008910:	4622      	movlt	r2, r4
 8008912:	4614      	movlt	r4, r2
 8008914:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008918:	d005      	beq.n	8008926 <__cvt+0x42>
 800891a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800891e:	d100      	bne.n	8008922 <__cvt+0x3e>
 8008920:	3601      	adds	r6, #1
 8008922:	2102      	movs	r1, #2
 8008924:	e000      	b.n	8008928 <__cvt+0x44>
 8008926:	2103      	movs	r1, #3
 8008928:	ab03      	add	r3, sp, #12
 800892a:	9301      	str	r3, [sp, #4]
 800892c:	ab02      	add	r3, sp, #8
 800892e:	9300      	str	r3, [sp, #0]
 8008930:	ec45 4b10 	vmov	d0, r4, r5
 8008934:	4653      	mov	r3, sl
 8008936:	4632      	mov	r2, r6
 8008938:	f001 fdfe 	bl	800a538 <_dtoa_r>
 800893c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008940:	4607      	mov	r7, r0
 8008942:	d102      	bne.n	800894a <__cvt+0x66>
 8008944:	f019 0f01 	tst.w	r9, #1
 8008948:	d022      	beq.n	8008990 <__cvt+0xac>
 800894a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800894e:	eb07 0906 	add.w	r9, r7, r6
 8008952:	d110      	bne.n	8008976 <__cvt+0x92>
 8008954:	783b      	ldrb	r3, [r7, #0]
 8008956:	2b30      	cmp	r3, #48	; 0x30
 8008958:	d10a      	bne.n	8008970 <__cvt+0x8c>
 800895a:	2200      	movs	r2, #0
 800895c:	2300      	movs	r3, #0
 800895e:	4620      	mov	r0, r4
 8008960:	4629      	mov	r1, r5
 8008962:	f7f8 f8b9 	bl	8000ad8 <__aeabi_dcmpeq>
 8008966:	b918      	cbnz	r0, 8008970 <__cvt+0x8c>
 8008968:	f1c6 0601 	rsb	r6, r6, #1
 800896c:	f8ca 6000 	str.w	r6, [sl]
 8008970:	f8da 3000 	ldr.w	r3, [sl]
 8008974:	4499      	add	r9, r3
 8008976:	2200      	movs	r2, #0
 8008978:	2300      	movs	r3, #0
 800897a:	4620      	mov	r0, r4
 800897c:	4629      	mov	r1, r5
 800897e:	f7f8 f8ab 	bl	8000ad8 <__aeabi_dcmpeq>
 8008982:	b108      	cbz	r0, 8008988 <__cvt+0xa4>
 8008984:	f8cd 900c 	str.w	r9, [sp, #12]
 8008988:	2230      	movs	r2, #48	; 0x30
 800898a:	9b03      	ldr	r3, [sp, #12]
 800898c:	454b      	cmp	r3, r9
 800898e:	d307      	bcc.n	80089a0 <__cvt+0xbc>
 8008990:	9b03      	ldr	r3, [sp, #12]
 8008992:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008994:	1bdb      	subs	r3, r3, r7
 8008996:	4638      	mov	r0, r7
 8008998:	6013      	str	r3, [r2, #0]
 800899a:	b004      	add	sp, #16
 800899c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089a0:	1c59      	adds	r1, r3, #1
 80089a2:	9103      	str	r1, [sp, #12]
 80089a4:	701a      	strb	r2, [r3, #0]
 80089a6:	e7f0      	b.n	800898a <__cvt+0xa6>

080089a8 <__exponent>:
 80089a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80089aa:	4603      	mov	r3, r0
 80089ac:	2900      	cmp	r1, #0
 80089ae:	bfb8      	it	lt
 80089b0:	4249      	neglt	r1, r1
 80089b2:	f803 2b02 	strb.w	r2, [r3], #2
 80089b6:	bfb4      	ite	lt
 80089b8:	222d      	movlt	r2, #45	; 0x2d
 80089ba:	222b      	movge	r2, #43	; 0x2b
 80089bc:	2909      	cmp	r1, #9
 80089be:	7042      	strb	r2, [r0, #1]
 80089c0:	dd2a      	ble.n	8008a18 <__exponent+0x70>
 80089c2:	f10d 0407 	add.w	r4, sp, #7
 80089c6:	46a4      	mov	ip, r4
 80089c8:	270a      	movs	r7, #10
 80089ca:	46a6      	mov	lr, r4
 80089cc:	460a      	mov	r2, r1
 80089ce:	fb91 f6f7 	sdiv	r6, r1, r7
 80089d2:	fb07 1516 	mls	r5, r7, r6, r1
 80089d6:	3530      	adds	r5, #48	; 0x30
 80089d8:	2a63      	cmp	r2, #99	; 0x63
 80089da:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80089de:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80089e2:	4631      	mov	r1, r6
 80089e4:	dcf1      	bgt.n	80089ca <__exponent+0x22>
 80089e6:	3130      	adds	r1, #48	; 0x30
 80089e8:	f1ae 0502 	sub.w	r5, lr, #2
 80089ec:	f804 1c01 	strb.w	r1, [r4, #-1]
 80089f0:	1c44      	adds	r4, r0, #1
 80089f2:	4629      	mov	r1, r5
 80089f4:	4561      	cmp	r1, ip
 80089f6:	d30a      	bcc.n	8008a0e <__exponent+0x66>
 80089f8:	f10d 0209 	add.w	r2, sp, #9
 80089fc:	eba2 020e 	sub.w	r2, r2, lr
 8008a00:	4565      	cmp	r5, ip
 8008a02:	bf88      	it	hi
 8008a04:	2200      	movhi	r2, #0
 8008a06:	4413      	add	r3, r2
 8008a08:	1a18      	subs	r0, r3, r0
 8008a0a:	b003      	add	sp, #12
 8008a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008a0e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008a12:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008a16:	e7ed      	b.n	80089f4 <__exponent+0x4c>
 8008a18:	2330      	movs	r3, #48	; 0x30
 8008a1a:	3130      	adds	r1, #48	; 0x30
 8008a1c:	7083      	strb	r3, [r0, #2]
 8008a1e:	70c1      	strb	r1, [r0, #3]
 8008a20:	1d03      	adds	r3, r0, #4
 8008a22:	e7f1      	b.n	8008a08 <__exponent+0x60>

08008a24 <_printf_float>:
 8008a24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a28:	ed2d 8b02 	vpush	{d8}
 8008a2c:	b08d      	sub	sp, #52	; 0x34
 8008a2e:	460c      	mov	r4, r1
 8008a30:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008a34:	4616      	mov	r6, r2
 8008a36:	461f      	mov	r7, r3
 8008a38:	4605      	mov	r5, r0
 8008a3a:	f003 f8a3 	bl	800bb84 <_localeconv_r>
 8008a3e:	f8d0 a000 	ldr.w	sl, [r0]
 8008a42:	4650      	mov	r0, sl
 8008a44:	f7f7 fbcc 	bl	80001e0 <strlen>
 8008a48:	2300      	movs	r3, #0
 8008a4a:	930a      	str	r3, [sp, #40]	; 0x28
 8008a4c:	6823      	ldr	r3, [r4, #0]
 8008a4e:	9305      	str	r3, [sp, #20]
 8008a50:	f8d8 3000 	ldr.w	r3, [r8]
 8008a54:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008a58:	3307      	adds	r3, #7
 8008a5a:	f023 0307 	bic.w	r3, r3, #7
 8008a5e:	f103 0208 	add.w	r2, r3, #8
 8008a62:	f8c8 2000 	str.w	r2, [r8]
 8008a66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a6a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008a6e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008a72:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008a76:	9307      	str	r3, [sp, #28]
 8008a78:	f8cd 8018 	str.w	r8, [sp, #24]
 8008a7c:	ee08 0a10 	vmov	s16, r0
 8008a80:	4b9f      	ldr	r3, [pc, #636]	; (8008d00 <_printf_float+0x2dc>)
 8008a82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008a8a:	f7f8 f857 	bl	8000b3c <__aeabi_dcmpun>
 8008a8e:	bb88      	cbnz	r0, 8008af4 <_printf_float+0xd0>
 8008a90:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008a94:	4b9a      	ldr	r3, [pc, #616]	; (8008d00 <_printf_float+0x2dc>)
 8008a96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008a9a:	f7f8 f831 	bl	8000b00 <__aeabi_dcmple>
 8008a9e:	bb48      	cbnz	r0, 8008af4 <_printf_float+0xd0>
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	4640      	mov	r0, r8
 8008aa6:	4649      	mov	r1, r9
 8008aa8:	f7f8 f820 	bl	8000aec <__aeabi_dcmplt>
 8008aac:	b110      	cbz	r0, 8008ab4 <_printf_float+0x90>
 8008aae:	232d      	movs	r3, #45	; 0x2d
 8008ab0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ab4:	4b93      	ldr	r3, [pc, #588]	; (8008d04 <_printf_float+0x2e0>)
 8008ab6:	4894      	ldr	r0, [pc, #592]	; (8008d08 <_printf_float+0x2e4>)
 8008ab8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008abc:	bf94      	ite	ls
 8008abe:	4698      	movls	r8, r3
 8008ac0:	4680      	movhi	r8, r0
 8008ac2:	2303      	movs	r3, #3
 8008ac4:	6123      	str	r3, [r4, #16]
 8008ac6:	9b05      	ldr	r3, [sp, #20]
 8008ac8:	f023 0204 	bic.w	r2, r3, #4
 8008acc:	6022      	str	r2, [r4, #0]
 8008ace:	f04f 0900 	mov.w	r9, #0
 8008ad2:	9700      	str	r7, [sp, #0]
 8008ad4:	4633      	mov	r3, r6
 8008ad6:	aa0b      	add	r2, sp, #44	; 0x2c
 8008ad8:	4621      	mov	r1, r4
 8008ada:	4628      	mov	r0, r5
 8008adc:	f000 f9d8 	bl	8008e90 <_printf_common>
 8008ae0:	3001      	adds	r0, #1
 8008ae2:	f040 8090 	bne.w	8008c06 <_printf_float+0x1e2>
 8008ae6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008aea:	b00d      	add	sp, #52	; 0x34
 8008aec:	ecbd 8b02 	vpop	{d8}
 8008af0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008af4:	4642      	mov	r2, r8
 8008af6:	464b      	mov	r3, r9
 8008af8:	4640      	mov	r0, r8
 8008afa:	4649      	mov	r1, r9
 8008afc:	f7f8 f81e 	bl	8000b3c <__aeabi_dcmpun>
 8008b00:	b140      	cbz	r0, 8008b14 <_printf_float+0xf0>
 8008b02:	464b      	mov	r3, r9
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	bfbc      	itt	lt
 8008b08:	232d      	movlt	r3, #45	; 0x2d
 8008b0a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008b0e:	487f      	ldr	r0, [pc, #508]	; (8008d0c <_printf_float+0x2e8>)
 8008b10:	4b7f      	ldr	r3, [pc, #508]	; (8008d10 <_printf_float+0x2ec>)
 8008b12:	e7d1      	b.n	8008ab8 <_printf_float+0x94>
 8008b14:	6863      	ldr	r3, [r4, #4]
 8008b16:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008b1a:	9206      	str	r2, [sp, #24]
 8008b1c:	1c5a      	adds	r2, r3, #1
 8008b1e:	d13f      	bne.n	8008ba0 <_printf_float+0x17c>
 8008b20:	2306      	movs	r3, #6
 8008b22:	6063      	str	r3, [r4, #4]
 8008b24:	9b05      	ldr	r3, [sp, #20]
 8008b26:	6861      	ldr	r1, [r4, #4]
 8008b28:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008b2c:	2300      	movs	r3, #0
 8008b2e:	9303      	str	r3, [sp, #12]
 8008b30:	ab0a      	add	r3, sp, #40	; 0x28
 8008b32:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008b36:	ab09      	add	r3, sp, #36	; 0x24
 8008b38:	ec49 8b10 	vmov	d0, r8, r9
 8008b3c:	9300      	str	r3, [sp, #0]
 8008b3e:	6022      	str	r2, [r4, #0]
 8008b40:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008b44:	4628      	mov	r0, r5
 8008b46:	f7ff fecd 	bl	80088e4 <__cvt>
 8008b4a:	9b06      	ldr	r3, [sp, #24]
 8008b4c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008b4e:	2b47      	cmp	r3, #71	; 0x47
 8008b50:	4680      	mov	r8, r0
 8008b52:	d108      	bne.n	8008b66 <_printf_float+0x142>
 8008b54:	1cc8      	adds	r0, r1, #3
 8008b56:	db02      	blt.n	8008b5e <_printf_float+0x13a>
 8008b58:	6863      	ldr	r3, [r4, #4]
 8008b5a:	4299      	cmp	r1, r3
 8008b5c:	dd41      	ble.n	8008be2 <_printf_float+0x1be>
 8008b5e:	f1ab 0b02 	sub.w	fp, fp, #2
 8008b62:	fa5f fb8b 	uxtb.w	fp, fp
 8008b66:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008b6a:	d820      	bhi.n	8008bae <_printf_float+0x18a>
 8008b6c:	3901      	subs	r1, #1
 8008b6e:	465a      	mov	r2, fp
 8008b70:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008b74:	9109      	str	r1, [sp, #36]	; 0x24
 8008b76:	f7ff ff17 	bl	80089a8 <__exponent>
 8008b7a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008b7c:	1813      	adds	r3, r2, r0
 8008b7e:	2a01      	cmp	r2, #1
 8008b80:	4681      	mov	r9, r0
 8008b82:	6123      	str	r3, [r4, #16]
 8008b84:	dc02      	bgt.n	8008b8c <_printf_float+0x168>
 8008b86:	6822      	ldr	r2, [r4, #0]
 8008b88:	07d2      	lsls	r2, r2, #31
 8008b8a:	d501      	bpl.n	8008b90 <_printf_float+0x16c>
 8008b8c:	3301      	adds	r3, #1
 8008b8e:	6123      	str	r3, [r4, #16]
 8008b90:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d09c      	beq.n	8008ad2 <_printf_float+0xae>
 8008b98:	232d      	movs	r3, #45	; 0x2d
 8008b9a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008b9e:	e798      	b.n	8008ad2 <_printf_float+0xae>
 8008ba0:	9a06      	ldr	r2, [sp, #24]
 8008ba2:	2a47      	cmp	r2, #71	; 0x47
 8008ba4:	d1be      	bne.n	8008b24 <_printf_float+0x100>
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d1bc      	bne.n	8008b24 <_printf_float+0x100>
 8008baa:	2301      	movs	r3, #1
 8008bac:	e7b9      	b.n	8008b22 <_printf_float+0xfe>
 8008bae:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008bb2:	d118      	bne.n	8008be6 <_printf_float+0x1c2>
 8008bb4:	2900      	cmp	r1, #0
 8008bb6:	6863      	ldr	r3, [r4, #4]
 8008bb8:	dd0b      	ble.n	8008bd2 <_printf_float+0x1ae>
 8008bba:	6121      	str	r1, [r4, #16]
 8008bbc:	b913      	cbnz	r3, 8008bc4 <_printf_float+0x1a0>
 8008bbe:	6822      	ldr	r2, [r4, #0]
 8008bc0:	07d0      	lsls	r0, r2, #31
 8008bc2:	d502      	bpl.n	8008bca <_printf_float+0x1a6>
 8008bc4:	3301      	adds	r3, #1
 8008bc6:	440b      	add	r3, r1
 8008bc8:	6123      	str	r3, [r4, #16]
 8008bca:	65a1      	str	r1, [r4, #88]	; 0x58
 8008bcc:	f04f 0900 	mov.w	r9, #0
 8008bd0:	e7de      	b.n	8008b90 <_printf_float+0x16c>
 8008bd2:	b913      	cbnz	r3, 8008bda <_printf_float+0x1b6>
 8008bd4:	6822      	ldr	r2, [r4, #0]
 8008bd6:	07d2      	lsls	r2, r2, #31
 8008bd8:	d501      	bpl.n	8008bde <_printf_float+0x1ba>
 8008bda:	3302      	adds	r3, #2
 8008bdc:	e7f4      	b.n	8008bc8 <_printf_float+0x1a4>
 8008bde:	2301      	movs	r3, #1
 8008be0:	e7f2      	b.n	8008bc8 <_printf_float+0x1a4>
 8008be2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008be6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008be8:	4299      	cmp	r1, r3
 8008bea:	db05      	blt.n	8008bf8 <_printf_float+0x1d4>
 8008bec:	6823      	ldr	r3, [r4, #0]
 8008bee:	6121      	str	r1, [r4, #16]
 8008bf0:	07d8      	lsls	r0, r3, #31
 8008bf2:	d5ea      	bpl.n	8008bca <_printf_float+0x1a6>
 8008bf4:	1c4b      	adds	r3, r1, #1
 8008bf6:	e7e7      	b.n	8008bc8 <_printf_float+0x1a4>
 8008bf8:	2900      	cmp	r1, #0
 8008bfa:	bfd4      	ite	le
 8008bfc:	f1c1 0202 	rsble	r2, r1, #2
 8008c00:	2201      	movgt	r2, #1
 8008c02:	4413      	add	r3, r2
 8008c04:	e7e0      	b.n	8008bc8 <_printf_float+0x1a4>
 8008c06:	6823      	ldr	r3, [r4, #0]
 8008c08:	055a      	lsls	r2, r3, #21
 8008c0a:	d407      	bmi.n	8008c1c <_printf_float+0x1f8>
 8008c0c:	6923      	ldr	r3, [r4, #16]
 8008c0e:	4642      	mov	r2, r8
 8008c10:	4631      	mov	r1, r6
 8008c12:	4628      	mov	r0, r5
 8008c14:	47b8      	blx	r7
 8008c16:	3001      	adds	r0, #1
 8008c18:	d12c      	bne.n	8008c74 <_printf_float+0x250>
 8008c1a:	e764      	b.n	8008ae6 <_printf_float+0xc2>
 8008c1c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008c20:	f240 80e0 	bls.w	8008de4 <_printf_float+0x3c0>
 8008c24:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008c28:	2200      	movs	r2, #0
 8008c2a:	2300      	movs	r3, #0
 8008c2c:	f7f7 ff54 	bl	8000ad8 <__aeabi_dcmpeq>
 8008c30:	2800      	cmp	r0, #0
 8008c32:	d034      	beq.n	8008c9e <_printf_float+0x27a>
 8008c34:	4a37      	ldr	r2, [pc, #220]	; (8008d14 <_printf_float+0x2f0>)
 8008c36:	2301      	movs	r3, #1
 8008c38:	4631      	mov	r1, r6
 8008c3a:	4628      	mov	r0, r5
 8008c3c:	47b8      	blx	r7
 8008c3e:	3001      	adds	r0, #1
 8008c40:	f43f af51 	beq.w	8008ae6 <_printf_float+0xc2>
 8008c44:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008c48:	429a      	cmp	r2, r3
 8008c4a:	db02      	blt.n	8008c52 <_printf_float+0x22e>
 8008c4c:	6823      	ldr	r3, [r4, #0]
 8008c4e:	07d8      	lsls	r0, r3, #31
 8008c50:	d510      	bpl.n	8008c74 <_printf_float+0x250>
 8008c52:	ee18 3a10 	vmov	r3, s16
 8008c56:	4652      	mov	r2, sl
 8008c58:	4631      	mov	r1, r6
 8008c5a:	4628      	mov	r0, r5
 8008c5c:	47b8      	blx	r7
 8008c5e:	3001      	adds	r0, #1
 8008c60:	f43f af41 	beq.w	8008ae6 <_printf_float+0xc2>
 8008c64:	f04f 0800 	mov.w	r8, #0
 8008c68:	f104 091a 	add.w	r9, r4, #26
 8008c6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c6e:	3b01      	subs	r3, #1
 8008c70:	4543      	cmp	r3, r8
 8008c72:	dc09      	bgt.n	8008c88 <_printf_float+0x264>
 8008c74:	6823      	ldr	r3, [r4, #0]
 8008c76:	079b      	lsls	r3, r3, #30
 8008c78:	f100 8105 	bmi.w	8008e86 <_printf_float+0x462>
 8008c7c:	68e0      	ldr	r0, [r4, #12]
 8008c7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c80:	4298      	cmp	r0, r3
 8008c82:	bfb8      	it	lt
 8008c84:	4618      	movlt	r0, r3
 8008c86:	e730      	b.n	8008aea <_printf_float+0xc6>
 8008c88:	2301      	movs	r3, #1
 8008c8a:	464a      	mov	r2, r9
 8008c8c:	4631      	mov	r1, r6
 8008c8e:	4628      	mov	r0, r5
 8008c90:	47b8      	blx	r7
 8008c92:	3001      	adds	r0, #1
 8008c94:	f43f af27 	beq.w	8008ae6 <_printf_float+0xc2>
 8008c98:	f108 0801 	add.w	r8, r8, #1
 8008c9c:	e7e6      	b.n	8008c6c <_printf_float+0x248>
 8008c9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	dc39      	bgt.n	8008d18 <_printf_float+0x2f4>
 8008ca4:	4a1b      	ldr	r2, [pc, #108]	; (8008d14 <_printf_float+0x2f0>)
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	4631      	mov	r1, r6
 8008caa:	4628      	mov	r0, r5
 8008cac:	47b8      	blx	r7
 8008cae:	3001      	adds	r0, #1
 8008cb0:	f43f af19 	beq.w	8008ae6 <_printf_float+0xc2>
 8008cb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008cb8:	4313      	orrs	r3, r2
 8008cba:	d102      	bne.n	8008cc2 <_printf_float+0x29e>
 8008cbc:	6823      	ldr	r3, [r4, #0]
 8008cbe:	07d9      	lsls	r1, r3, #31
 8008cc0:	d5d8      	bpl.n	8008c74 <_printf_float+0x250>
 8008cc2:	ee18 3a10 	vmov	r3, s16
 8008cc6:	4652      	mov	r2, sl
 8008cc8:	4631      	mov	r1, r6
 8008cca:	4628      	mov	r0, r5
 8008ccc:	47b8      	blx	r7
 8008cce:	3001      	adds	r0, #1
 8008cd0:	f43f af09 	beq.w	8008ae6 <_printf_float+0xc2>
 8008cd4:	f04f 0900 	mov.w	r9, #0
 8008cd8:	f104 0a1a 	add.w	sl, r4, #26
 8008cdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cde:	425b      	negs	r3, r3
 8008ce0:	454b      	cmp	r3, r9
 8008ce2:	dc01      	bgt.n	8008ce8 <_printf_float+0x2c4>
 8008ce4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ce6:	e792      	b.n	8008c0e <_printf_float+0x1ea>
 8008ce8:	2301      	movs	r3, #1
 8008cea:	4652      	mov	r2, sl
 8008cec:	4631      	mov	r1, r6
 8008cee:	4628      	mov	r0, r5
 8008cf0:	47b8      	blx	r7
 8008cf2:	3001      	adds	r0, #1
 8008cf4:	f43f aef7 	beq.w	8008ae6 <_printf_float+0xc2>
 8008cf8:	f109 0901 	add.w	r9, r9, #1
 8008cfc:	e7ee      	b.n	8008cdc <_printf_float+0x2b8>
 8008cfe:	bf00      	nop
 8008d00:	7fefffff 	.word	0x7fefffff
 8008d04:	0800d584 	.word	0x0800d584
 8008d08:	0800d588 	.word	0x0800d588
 8008d0c:	0800d590 	.word	0x0800d590
 8008d10:	0800d58c 	.word	0x0800d58c
 8008d14:	0800d594 	.word	0x0800d594
 8008d18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d1a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	bfa8      	it	ge
 8008d20:	461a      	movge	r2, r3
 8008d22:	2a00      	cmp	r2, #0
 8008d24:	4691      	mov	r9, r2
 8008d26:	dc37      	bgt.n	8008d98 <_printf_float+0x374>
 8008d28:	f04f 0b00 	mov.w	fp, #0
 8008d2c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d30:	f104 021a 	add.w	r2, r4, #26
 8008d34:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008d36:	9305      	str	r3, [sp, #20]
 8008d38:	eba3 0309 	sub.w	r3, r3, r9
 8008d3c:	455b      	cmp	r3, fp
 8008d3e:	dc33      	bgt.n	8008da8 <_printf_float+0x384>
 8008d40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d44:	429a      	cmp	r2, r3
 8008d46:	db3b      	blt.n	8008dc0 <_printf_float+0x39c>
 8008d48:	6823      	ldr	r3, [r4, #0]
 8008d4a:	07da      	lsls	r2, r3, #31
 8008d4c:	d438      	bmi.n	8008dc0 <_printf_float+0x39c>
 8008d4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d50:	9a05      	ldr	r2, [sp, #20]
 8008d52:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d54:	1a9a      	subs	r2, r3, r2
 8008d56:	eba3 0901 	sub.w	r9, r3, r1
 8008d5a:	4591      	cmp	r9, r2
 8008d5c:	bfa8      	it	ge
 8008d5e:	4691      	movge	r9, r2
 8008d60:	f1b9 0f00 	cmp.w	r9, #0
 8008d64:	dc35      	bgt.n	8008dd2 <_printf_float+0x3ae>
 8008d66:	f04f 0800 	mov.w	r8, #0
 8008d6a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008d6e:	f104 0a1a 	add.w	sl, r4, #26
 8008d72:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008d76:	1a9b      	subs	r3, r3, r2
 8008d78:	eba3 0309 	sub.w	r3, r3, r9
 8008d7c:	4543      	cmp	r3, r8
 8008d7e:	f77f af79 	ble.w	8008c74 <_printf_float+0x250>
 8008d82:	2301      	movs	r3, #1
 8008d84:	4652      	mov	r2, sl
 8008d86:	4631      	mov	r1, r6
 8008d88:	4628      	mov	r0, r5
 8008d8a:	47b8      	blx	r7
 8008d8c:	3001      	adds	r0, #1
 8008d8e:	f43f aeaa 	beq.w	8008ae6 <_printf_float+0xc2>
 8008d92:	f108 0801 	add.w	r8, r8, #1
 8008d96:	e7ec      	b.n	8008d72 <_printf_float+0x34e>
 8008d98:	4613      	mov	r3, r2
 8008d9a:	4631      	mov	r1, r6
 8008d9c:	4642      	mov	r2, r8
 8008d9e:	4628      	mov	r0, r5
 8008da0:	47b8      	blx	r7
 8008da2:	3001      	adds	r0, #1
 8008da4:	d1c0      	bne.n	8008d28 <_printf_float+0x304>
 8008da6:	e69e      	b.n	8008ae6 <_printf_float+0xc2>
 8008da8:	2301      	movs	r3, #1
 8008daa:	4631      	mov	r1, r6
 8008dac:	4628      	mov	r0, r5
 8008dae:	9205      	str	r2, [sp, #20]
 8008db0:	47b8      	blx	r7
 8008db2:	3001      	adds	r0, #1
 8008db4:	f43f ae97 	beq.w	8008ae6 <_printf_float+0xc2>
 8008db8:	9a05      	ldr	r2, [sp, #20]
 8008dba:	f10b 0b01 	add.w	fp, fp, #1
 8008dbe:	e7b9      	b.n	8008d34 <_printf_float+0x310>
 8008dc0:	ee18 3a10 	vmov	r3, s16
 8008dc4:	4652      	mov	r2, sl
 8008dc6:	4631      	mov	r1, r6
 8008dc8:	4628      	mov	r0, r5
 8008dca:	47b8      	blx	r7
 8008dcc:	3001      	adds	r0, #1
 8008dce:	d1be      	bne.n	8008d4e <_printf_float+0x32a>
 8008dd0:	e689      	b.n	8008ae6 <_printf_float+0xc2>
 8008dd2:	9a05      	ldr	r2, [sp, #20]
 8008dd4:	464b      	mov	r3, r9
 8008dd6:	4442      	add	r2, r8
 8008dd8:	4631      	mov	r1, r6
 8008dda:	4628      	mov	r0, r5
 8008ddc:	47b8      	blx	r7
 8008dde:	3001      	adds	r0, #1
 8008de0:	d1c1      	bne.n	8008d66 <_printf_float+0x342>
 8008de2:	e680      	b.n	8008ae6 <_printf_float+0xc2>
 8008de4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008de6:	2a01      	cmp	r2, #1
 8008de8:	dc01      	bgt.n	8008dee <_printf_float+0x3ca>
 8008dea:	07db      	lsls	r3, r3, #31
 8008dec:	d538      	bpl.n	8008e60 <_printf_float+0x43c>
 8008dee:	2301      	movs	r3, #1
 8008df0:	4642      	mov	r2, r8
 8008df2:	4631      	mov	r1, r6
 8008df4:	4628      	mov	r0, r5
 8008df6:	47b8      	blx	r7
 8008df8:	3001      	adds	r0, #1
 8008dfa:	f43f ae74 	beq.w	8008ae6 <_printf_float+0xc2>
 8008dfe:	ee18 3a10 	vmov	r3, s16
 8008e02:	4652      	mov	r2, sl
 8008e04:	4631      	mov	r1, r6
 8008e06:	4628      	mov	r0, r5
 8008e08:	47b8      	blx	r7
 8008e0a:	3001      	adds	r0, #1
 8008e0c:	f43f ae6b 	beq.w	8008ae6 <_printf_float+0xc2>
 8008e10:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008e14:	2200      	movs	r2, #0
 8008e16:	2300      	movs	r3, #0
 8008e18:	f7f7 fe5e 	bl	8000ad8 <__aeabi_dcmpeq>
 8008e1c:	b9d8      	cbnz	r0, 8008e56 <_printf_float+0x432>
 8008e1e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e20:	f108 0201 	add.w	r2, r8, #1
 8008e24:	3b01      	subs	r3, #1
 8008e26:	4631      	mov	r1, r6
 8008e28:	4628      	mov	r0, r5
 8008e2a:	47b8      	blx	r7
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	d10e      	bne.n	8008e4e <_printf_float+0x42a>
 8008e30:	e659      	b.n	8008ae6 <_printf_float+0xc2>
 8008e32:	2301      	movs	r3, #1
 8008e34:	4652      	mov	r2, sl
 8008e36:	4631      	mov	r1, r6
 8008e38:	4628      	mov	r0, r5
 8008e3a:	47b8      	blx	r7
 8008e3c:	3001      	adds	r0, #1
 8008e3e:	f43f ae52 	beq.w	8008ae6 <_printf_float+0xc2>
 8008e42:	f108 0801 	add.w	r8, r8, #1
 8008e46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e48:	3b01      	subs	r3, #1
 8008e4a:	4543      	cmp	r3, r8
 8008e4c:	dcf1      	bgt.n	8008e32 <_printf_float+0x40e>
 8008e4e:	464b      	mov	r3, r9
 8008e50:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008e54:	e6dc      	b.n	8008c10 <_printf_float+0x1ec>
 8008e56:	f04f 0800 	mov.w	r8, #0
 8008e5a:	f104 0a1a 	add.w	sl, r4, #26
 8008e5e:	e7f2      	b.n	8008e46 <_printf_float+0x422>
 8008e60:	2301      	movs	r3, #1
 8008e62:	4642      	mov	r2, r8
 8008e64:	e7df      	b.n	8008e26 <_printf_float+0x402>
 8008e66:	2301      	movs	r3, #1
 8008e68:	464a      	mov	r2, r9
 8008e6a:	4631      	mov	r1, r6
 8008e6c:	4628      	mov	r0, r5
 8008e6e:	47b8      	blx	r7
 8008e70:	3001      	adds	r0, #1
 8008e72:	f43f ae38 	beq.w	8008ae6 <_printf_float+0xc2>
 8008e76:	f108 0801 	add.w	r8, r8, #1
 8008e7a:	68e3      	ldr	r3, [r4, #12]
 8008e7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008e7e:	1a5b      	subs	r3, r3, r1
 8008e80:	4543      	cmp	r3, r8
 8008e82:	dcf0      	bgt.n	8008e66 <_printf_float+0x442>
 8008e84:	e6fa      	b.n	8008c7c <_printf_float+0x258>
 8008e86:	f04f 0800 	mov.w	r8, #0
 8008e8a:	f104 0919 	add.w	r9, r4, #25
 8008e8e:	e7f4      	b.n	8008e7a <_printf_float+0x456>

08008e90 <_printf_common>:
 8008e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e94:	4616      	mov	r6, r2
 8008e96:	4699      	mov	r9, r3
 8008e98:	688a      	ldr	r2, [r1, #8]
 8008e9a:	690b      	ldr	r3, [r1, #16]
 8008e9c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008ea0:	4293      	cmp	r3, r2
 8008ea2:	bfb8      	it	lt
 8008ea4:	4613      	movlt	r3, r2
 8008ea6:	6033      	str	r3, [r6, #0]
 8008ea8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008eac:	4607      	mov	r7, r0
 8008eae:	460c      	mov	r4, r1
 8008eb0:	b10a      	cbz	r2, 8008eb6 <_printf_common+0x26>
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	6033      	str	r3, [r6, #0]
 8008eb6:	6823      	ldr	r3, [r4, #0]
 8008eb8:	0699      	lsls	r1, r3, #26
 8008eba:	bf42      	ittt	mi
 8008ebc:	6833      	ldrmi	r3, [r6, #0]
 8008ebe:	3302      	addmi	r3, #2
 8008ec0:	6033      	strmi	r3, [r6, #0]
 8008ec2:	6825      	ldr	r5, [r4, #0]
 8008ec4:	f015 0506 	ands.w	r5, r5, #6
 8008ec8:	d106      	bne.n	8008ed8 <_printf_common+0x48>
 8008eca:	f104 0a19 	add.w	sl, r4, #25
 8008ece:	68e3      	ldr	r3, [r4, #12]
 8008ed0:	6832      	ldr	r2, [r6, #0]
 8008ed2:	1a9b      	subs	r3, r3, r2
 8008ed4:	42ab      	cmp	r3, r5
 8008ed6:	dc26      	bgt.n	8008f26 <_printf_common+0x96>
 8008ed8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008edc:	1e13      	subs	r3, r2, #0
 8008ede:	6822      	ldr	r2, [r4, #0]
 8008ee0:	bf18      	it	ne
 8008ee2:	2301      	movne	r3, #1
 8008ee4:	0692      	lsls	r2, r2, #26
 8008ee6:	d42b      	bmi.n	8008f40 <_printf_common+0xb0>
 8008ee8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008eec:	4649      	mov	r1, r9
 8008eee:	4638      	mov	r0, r7
 8008ef0:	47c0      	blx	r8
 8008ef2:	3001      	adds	r0, #1
 8008ef4:	d01e      	beq.n	8008f34 <_printf_common+0xa4>
 8008ef6:	6823      	ldr	r3, [r4, #0]
 8008ef8:	68e5      	ldr	r5, [r4, #12]
 8008efa:	6832      	ldr	r2, [r6, #0]
 8008efc:	f003 0306 	and.w	r3, r3, #6
 8008f00:	2b04      	cmp	r3, #4
 8008f02:	bf08      	it	eq
 8008f04:	1aad      	subeq	r5, r5, r2
 8008f06:	68a3      	ldr	r3, [r4, #8]
 8008f08:	6922      	ldr	r2, [r4, #16]
 8008f0a:	bf0c      	ite	eq
 8008f0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008f10:	2500      	movne	r5, #0
 8008f12:	4293      	cmp	r3, r2
 8008f14:	bfc4      	itt	gt
 8008f16:	1a9b      	subgt	r3, r3, r2
 8008f18:	18ed      	addgt	r5, r5, r3
 8008f1a:	2600      	movs	r6, #0
 8008f1c:	341a      	adds	r4, #26
 8008f1e:	42b5      	cmp	r5, r6
 8008f20:	d11a      	bne.n	8008f58 <_printf_common+0xc8>
 8008f22:	2000      	movs	r0, #0
 8008f24:	e008      	b.n	8008f38 <_printf_common+0xa8>
 8008f26:	2301      	movs	r3, #1
 8008f28:	4652      	mov	r2, sl
 8008f2a:	4649      	mov	r1, r9
 8008f2c:	4638      	mov	r0, r7
 8008f2e:	47c0      	blx	r8
 8008f30:	3001      	adds	r0, #1
 8008f32:	d103      	bne.n	8008f3c <_printf_common+0xac>
 8008f34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008f38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f3c:	3501      	adds	r5, #1
 8008f3e:	e7c6      	b.n	8008ece <_printf_common+0x3e>
 8008f40:	18e1      	adds	r1, r4, r3
 8008f42:	1c5a      	adds	r2, r3, #1
 8008f44:	2030      	movs	r0, #48	; 0x30
 8008f46:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008f4a:	4422      	add	r2, r4
 8008f4c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8008f50:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008f54:	3302      	adds	r3, #2
 8008f56:	e7c7      	b.n	8008ee8 <_printf_common+0x58>
 8008f58:	2301      	movs	r3, #1
 8008f5a:	4622      	mov	r2, r4
 8008f5c:	4649      	mov	r1, r9
 8008f5e:	4638      	mov	r0, r7
 8008f60:	47c0      	blx	r8
 8008f62:	3001      	adds	r0, #1
 8008f64:	d0e6      	beq.n	8008f34 <_printf_common+0xa4>
 8008f66:	3601      	adds	r6, #1
 8008f68:	e7d9      	b.n	8008f1e <_printf_common+0x8e>
	...

08008f6c <_printf_i>:
 8008f6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008f70:	7e0f      	ldrb	r7, [r1, #24]
 8008f72:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008f74:	2f78      	cmp	r7, #120	; 0x78
 8008f76:	4691      	mov	r9, r2
 8008f78:	4680      	mov	r8, r0
 8008f7a:	460c      	mov	r4, r1
 8008f7c:	469a      	mov	sl, r3
 8008f7e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8008f82:	d807      	bhi.n	8008f94 <_printf_i+0x28>
 8008f84:	2f62      	cmp	r7, #98	; 0x62
 8008f86:	d80a      	bhi.n	8008f9e <_printf_i+0x32>
 8008f88:	2f00      	cmp	r7, #0
 8008f8a:	f000 80d8 	beq.w	800913e <_printf_i+0x1d2>
 8008f8e:	2f58      	cmp	r7, #88	; 0x58
 8008f90:	f000 80a3 	beq.w	80090da <_printf_i+0x16e>
 8008f94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008f98:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008f9c:	e03a      	b.n	8009014 <_printf_i+0xa8>
 8008f9e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8008fa2:	2b15      	cmp	r3, #21
 8008fa4:	d8f6      	bhi.n	8008f94 <_printf_i+0x28>
 8008fa6:	a101      	add	r1, pc, #4	; (adr r1, 8008fac <_printf_i+0x40>)
 8008fa8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008fac:	08009005 	.word	0x08009005
 8008fb0:	08009019 	.word	0x08009019
 8008fb4:	08008f95 	.word	0x08008f95
 8008fb8:	08008f95 	.word	0x08008f95
 8008fbc:	08008f95 	.word	0x08008f95
 8008fc0:	08008f95 	.word	0x08008f95
 8008fc4:	08009019 	.word	0x08009019
 8008fc8:	08008f95 	.word	0x08008f95
 8008fcc:	08008f95 	.word	0x08008f95
 8008fd0:	08008f95 	.word	0x08008f95
 8008fd4:	08008f95 	.word	0x08008f95
 8008fd8:	08009125 	.word	0x08009125
 8008fdc:	08009049 	.word	0x08009049
 8008fe0:	08009107 	.word	0x08009107
 8008fe4:	08008f95 	.word	0x08008f95
 8008fe8:	08008f95 	.word	0x08008f95
 8008fec:	08009147 	.word	0x08009147
 8008ff0:	08008f95 	.word	0x08008f95
 8008ff4:	08009049 	.word	0x08009049
 8008ff8:	08008f95 	.word	0x08008f95
 8008ffc:	08008f95 	.word	0x08008f95
 8009000:	0800910f 	.word	0x0800910f
 8009004:	682b      	ldr	r3, [r5, #0]
 8009006:	1d1a      	adds	r2, r3, #4
 8009008:	681b      	ldr	r3, [r3, #0]
 800900a:	602a      	str	r2, [r5, #0]
 800900c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009010:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009014:	2301      	movs	r3, #1
 8009016:	e0a3      	b.n	8009160 <_printf_i+0x1f4>
 8009018:	6820      	ldr	r0, [r4, #0]
 800901a:	6829      	ldr	r1, [r5, #0]
 800901c:	0606      	lsls	r6, r0, #24
 800901e:	f101 0304 	add.w	r3, r1, #4
 8009022:	d50a      	bpl.n	800903a <_printf_i+0xce>
 8009024:	680e      	ldr	r6, [r1, #0]
 8009026:	602b      	str	r3, [r5, #0]
 8009028:	2e00      	cmp	r6, #0
 800902a:	da03      	bge.n	8009034 <_printf_i+0xc8>
 800902c:	232d      	movs	r3, #45	; 0x2d
 800902e:	4276      	negs	r6, r6
 8009030:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009034:	485e      	ldr	r0, [pc, #376]	; (80091b0 <_printf_i+0x244>)
 8009036:	230a      	movs	r3, #10
 8009038:	e019      	b.n	800906e <_printf_i+0x102>
 800903a:	680e      	ldr	r6, [r1, #0]
 800903c:	602b      	str	r3, [r5, #0]
 800903e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8009042:	bf18      	it	ne
 8009044:	b236      	sxthne	r6, r6
 8009046:	e7ef      	b.n	8009028 <_printf_i+0xbc>
 8009048:	682b      	ldr	r3, [r5, #0]
 800904a:	6820      	ldr	r0, [r4, #0]
 800904c:	1d19      	adds	r1, r3, #4
 800904e:	6029      	str	r1, [r5, #0]
 8009050:	0601      	lsls	r1, r0, #24
 8009052:	d501      	bpl.n	8009058 <_printf_i+0xec>
 8009054:	681e      	ldr	r6, [r3, #0]
 8009056:	e002      	b.n	800905e <_printf_i+0xf2>
 8009058:	0646      	lsls	r6, r0, #25
 800905a:	d5fb      	bpl.n	8009054 <_printf_i+0xe8>
 800905c:	881e      	ldrh	r6, [r3, #0]
 800905e:	4854      	ldr	r0, [pc, #336]	; (80091b0 <_printf_i+0x244>)
 8009060:	2f6f      	cmp	r7, #111	; 0x6f
 8009062:	bf0c      	ite	eq
 8009064:	2308      	moveq	r3, #8
 8009066:	230a      	movne	r3, #10
 8009068:	2100      	movs	r1, #0
 800906a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800906e:	6865      	ldr	r5, [r4, #4]
 8009070:	60a5      	str	r5, [r4, #8]
 8009072:	2d00      	cmp	r5, #0
 8009074:	bfa2      	ittt	ge
 8009076:	6821      	ldrge	r1, [r4, #0]
 8009078:	f021 0104 	bicge.w	r1, r1, #4
 800907c:	6021      	strge	r1, [r4, #0]
 800907e:	b90e      	cbnz	r6, 8009084 <_printf_i+0x118>
 8009080:	2d00      	cmp	r5, #0
 8009082:	d04d      	beq.n	8009120 <_printf_i+0x1b4>
 8009084:	4615      	mov	r5, r2
 8009086:	fbb6 f1f3 	udiv	r1, r6, r3
 800908a:	fb03 6711 	mls	r7, r3, r1, r6
 800908e:	5dc7      	ldrb	r7, [r0, r7]
 8009090:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009094:	4637      	mov	r7, r6
 8009096:	42bb      	cmp	r3, r7
 8009098:	460e      	mov	r6, r1
 800909a:	d9f4      	bls.n	8009086 <_printf_i+0x11a>
 800909c:	2b08      	cmp	r3, #8
 800909e:	d10b      	bne.n	80090b8 <_printf_i+0x14c>
 80090a0:	6823      	ldr	r3, [r4, #0]
 80090a2:	07de      	lsls	r6, r3, #31
 80090a4:	d508      	bpl.n	80090b8 <_printf_i+0x14c>
 80090a6:	6923      	ldr	r3, [r4, #16]
 80090a8:	6861      	ldr	r1, [r4, #4]
 80090aa:	4299      	cmp	r1, r3
 80090ac:	bfde      	ittt	le
 80090ae:	2330      	movle	r3, #48	; 0x30
 80090b0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80090b4:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80090b8:	1b52      	subs	r2, r2, r5
 80090ba:	6122      	str	r2, [r4, #16]
 80090bc:	f8cd a000 	str.w	sl, [sp]
 80090c0:	464b      	mov	r3, r9
 80090c2:	aa03      	add	r2, sp, #12
 80090c4:	4621      	mov	r1, r4
 80090c6:	4640      	mov	r0, r8
 80090c8:	f7ff fee2 	bl	8008e90 <_printf_common>
 80090cc:	3001      	adds	r0, #1
 80090ce:	d14c      	bne.n	800916a <_printf_i+0x1fe>
 80090d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80090d4:	b004      	add	sp, #16
 80090d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80090da:	4835      	ldr	r0, [pc, #212]	; (80091b0 <_printf_i+0x244>)
 80090dc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80090e0:	6829      	ldr	r1, [r5, #0]
 80090e2:	6823      	ldr	r3, [r4, #0]
 80090e4:	f851 6b04 	ldr.w	r6, [r1], #4
 80090e8:	6029      	str	r1, [r5, #0]
 80090ea:	061d      	lsls	r5, r3, #24
 80090ec:	d514      	bpl.n	8009118 <_printf_i+0x1ac>
 80090ee:	07df      	lsls	r7, r3, #31
 80090f0:	bf44      	itt	mi
 80090f2:	f043 0320 	orrmi.w	r3, r3, #32
 80090f6:	6023      	strmi	r3, [r4, #0]
 80090f8:	b91e      	cbnz	r6, 8009102 <_printf_i+0x196>
 80090fa:	6823      	ldr	r3, [r4, #0]
 80090fc:	f023 0320 	bic.w	r3, r3, #32
 8009100:	6023      	str	r3, [r4, #0]
 8009102:	2310      	movs	r3, #16
 8009104:	e7b0      	b.n	8009068 <_printf_i+0xfc>
 8009106:	6823      	ldr	r3, [r4, #0]
 8009108:	f043 0320 	orr.w	r3, r3, #32
 800910c:	6023      	str	r3, [r4, #0]
 800910e:	2378      	movs	r3, #120	; 0x78
 8009110:	4828      	ldr	r0, [pc, #160]	; (80091b4 <_printf_i+0x248>)
 8009112:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8009116:	e7e3      	b.n	80090e0 <_printf_i+0x174>
 8009118:	0659      	lsls	r1, r3, #25
 800911a:	bf48      	it	mi
 800911c:	b2b6      	uxthmi	r6, r6
 800911e:	e7e6      	b.n	80090ee <_printf_i+0x182>
 8009120:	4615      	mov	r5, r2
 8009122:	e7bb      	b.n	800909c <_printf_i+0x130>
 8009124:	682b      	ldr	r3, [r5, #0]
 8009126:	6826      	ldr	r6, [r4, #0]
 8009128:	6961      	ldr	r1, [r4, #20]
 800912a:	1d18      	adds	r0, r3, #4
 800912c:	6028      	str	r0, [r5, #0]
 800912e:	0635      	lsls	r5, r6, #24
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	d501      	bpl.n	8009138 <_printf_i+0x1cc>
 8009134:	6019      	str	r1, [r3, #0]
 8009136:	e002      	b.n	800913e <_printf_i+0x1d2>
 8009138:	0670      	lsls	r0, r6, #25
 800913a:	d5fb      	bpl.n	8009134 <_printf_i+0x1c8>
 800913c:	8019      	strh	r1, [r3, #0]
 800913e:	2300      	movs	r3, #0
 8009140:	6123      	str	r3, [r4, #16]
 8009142:	4615      	mov	r5, r2
 8009144:	e7ba      	b.n	80090bc <_printf_i+0x150>
 8009146:	682b      	ldr	r3, [r5, #0]
 8009148:	1d1a      	adds	r2, r3, #4
 800914a:	602a      	str	r2, [r5, #0]
 800914c:	681d      	ldr	r5, [r3, #0]
 800914e:	6862      	ldr	r2, [r4, #4]
 8009150:	2100      	movs	r1, #0
 8009152:	4628      	mov	r0, r5
 8009154:	f7f7 f84c 	bl	80001f0 <memchr>
 8009158:	b108      	cbz	r0, 800915e <_printf_i+0x1f2>
 800915a:	1b40      	subs	r0, r0, r5
 800915c:	6060      	str	r0, [r4, #4]
 800915e:	6863      	ldr	r3, [r4, #4]
 8009160:	6123      	str	r3, [r4, #16]
 8009162:	2300      	movs	r3, #0
 8009164:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009168:	e7a8      	b.n	80090bc <_printf_i+0x150>
 800916a:	6923      	ldr	r3, [r4, #16]
 800916c:	462a      	mov	r2, r5
 800916e:	4649      	mov	r1, r9
 8009170:	4640      	mov	r0, r8
 8009172:	47d0      	blx	sl
 8009174:	3001      	adds	r0, #1
 8009176:	d0ab      	beq.n	80090d0 <_printf_i+0x164>
 8009178:	6823      	ldr	r3, [r4, #0]
 800917a:	079b      	lsls	r3, r3, #30
 800917c:	d413      	bmi.n	80091a6 <_printf_i+0x23a>
 800917e:	68e0      	ldr	r0, [r4, #12]
 8009180:	9b03      	ldr	r3, [sp, #12]
 8009182:	4298      	cmp	r0, r3
 8009184:	bfb8      	it	lt
 8009186:	4618      	movlt	r0, r3
 8009188:	e7a4      	b.n	80090d4 <_printf_i+0x168>
 800918a:	2301      	movs	r3, #1
 800918c:	4632      	mov	r2, r6
 800918e:	4649      	mov	r1, r9
 8009190:	4640      	mov	r0, r8
 8009192:	47d0      	blx	sl
 8009194:	3001      	adds	r0, #1
 8009196:	d09b      	beq.n	80090d0 <_printf_i+0x164>
 8009198:	3501      	adds	r5, #1
 800919a:	68e3      	ldr	r3, [r4, #12]
 800919c:	9903      	ldr	r1, [sp, #12]
 800919e:	1a5b      	subs	r3, r3, r1
 80091a0:	42ab      	cmp	r3, r5
 80091a2:	dcf2      	bgt.n	800918a <_printf_i+0x21e>
 80091a4:	e7eb      	b.n	800917e <_printf_i+0x212>
 80091a6:	2500      	movs	r5, #0
 80091a8:	f104 0619 	add.w	r6, r4, #25
 80091ac:	e7f5      	b.n	800919a <_printf_i+0x22e>
 80091ae:	bf00      	nop
 80091b0:	0800d596 	.word	0x0800d596
 80091b4:	0800d5a7 	.word	0x0800d5a7

080091b8 <_sbrk_r>:
 80091b8:	b538      	push	{r3, r4, r5, lr}
 80091ba:	4d06      	ldr	r5, [pc, #24]	; (80091d4 <_sbrk_r+0x1c>)
 80091bc:	2300      	movs	r3, #0
 80091be:	4604      	mov	r4, r0
 80091c0:	4608      	mov	r0, r1
 80091c2:	602b      	str	r3, [r5, #0]
 80091c4:	f7fb f84e 	bl	8004264 <_sbrk>
 80091c8:	1c43      	adds	r3, r0, #1
 80091ca:	d102      	bne.n	80091d2 <_sbrk_r+0x1a>
 80091cc:	682b      	ldr	r3, [r5, #0]
 80091ce:	b103      	cbz	r3, 80091d2 <_sbrk_r+0x1a>
 80091d0:	6023      	str	r3, [r4, #0]
 80091d2:	bd38      	pop	{r3, r4, r5, pc}
 80091d4:	20000f04 	.word	0x20000f04

080091d8 <siprintf>:
 80091d8:	b40e      	push	{r1, r2, r3}
 80091da:	b500      	push	{lr}
 80091dc:	b09c      	sub	sp, #112	; 0x70
 80091de:	ab1d      	add	r3, sp, #116	; 0x74
 80091e0:	9002      	str	r0, [sp, #8]
 80091e2:	9006      	str	r0, [sp, #24]
 80091e4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80091e8:	4809      	ldr	r0, [pc, #36]	; (8009210 <siprintf+0x38>)
 80091ea:	9107      	str	r1, [sp, #28]
 80091ec:	9104      	str	r1, [sp, #16]
 80091ee:	4909      	ldr	r1, [pc, #36]	; (8009214 <siprintf+0x3c>)
 80091f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80091f4:	9105      	str	r1, [sp, #20]
 80091f6:	6800      	ldr	r0, [r0, #0]
 80091f8:	9301      	str	r3, [sp, #4]
 80091fa:	a902      	add	r1, sp, #8
 80091fc:	f003 fa92 	bl	800c724 <_svfiprintf_r>
 8009200:	9b02      	ldr	r3, [sp, #8]
 8009202:	2200      	movs	r2, #0
 8009204:	701a      	strb	r2, [r3, #0]
 8009206:	b01c      	add	sp, #112	; 0x70
 8009208:	f85d eb04 	ldr.w	lr, [sp], #4
 800920c:	b003      	add	sp, #12
 800920e:	4770      	bx	lr
 8009210:	200000b0 	.word	0x200000b0
 8009214:	ffff0208 	.word	0xffff0208

08009218 <__sread>:
 8009218:	b510      	push	{r4, lr}
 800921a:	460c      	mov	r4, r1
 800921c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009220:	f003 fcda 	bl	800cbd8 <_read_r>
 8009224:	2800      	cmp	r0, #0
 8009226:	bfab      	itete	ge
 8009228:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800922a:	89a3      	ldrhlt	r3, [r4, #12]
 800922c:	181b      	addge	r3, r3, r0
 800922e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009232:	bfac      	ite	ge
 8009234:	6563      	strge	r3, [r4, #84]	; 0x54
 8009236:	81a3      	strhlt	r3, [r4, #12]
 8009238:	bd10      	pop	{r4, pc}

0800923a <__swrite>:
 800923a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800923e:	461f      	mov	r7, r3
 8009240:	898b      	ldrh	r3, [r1, #12]
 8009242:	05db      	lsls	r3, r3, #23
 8009244:	4605      	mov	r5, r0
 8009246:	460c      	mov	r4, r1
 8009248:	4616      	mov	r6, r2
 800924a:	d505      	bpl.n	8009258 <__swrite+0x1e>
 800924c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009250:	2302      	movs	r3, #2
 8009252:	2200      	movs	r2, #0
 8009254:	f002 fc9e 	bl	800bb94 <_lseek_r>
 8009258:	89a3      	ldrh	r3, [r4, #12]
 800925a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800925e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009262:	81a3      	strh	r3, [r4, #12]
 8009264:	4632      	mov	r2, r6
 8009266:	463b      	mov	r3, r7
 8009268:	4628      	mov	r0, r5
 800926a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800926e:	f001 b827 	b.w	800a2c0 <_write_r>

08009272 <__sseek>:
 8009272:	b510      	push	{r4, lr}
 8009274:	460c      	mov	r4, r1
 8009276:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800927a:	f002 fc8b 	bl	800bb94 <_lseek_r>
 800927e:	1c43      	adds	r3, r0, #1
 8009280:	89a3      	ldrh	r3, [r4, #12]
 8009282:	bf15      	itete	ne
 8009284:	6560      	strne	r0, [r4, #84]	; 0x54
 8009286:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800928a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800928e:	81a3      	strheq	r3, [r4, #12]
 8009290:	bf18      	it	ne
 8009292:	81a3      	strhne	r3, [r4, #12]
 8009294:	bd10      	pop	{r4, pc}

08009296 <__sclose>:
 8009296:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800929a:	f001 b8af 	b.w	800a3fc <_close_r>

0800929e <strncmp>:
 800929e:	b510      	push	{r4, lr}
 80092a0:	b17a      	cbz	r2, 80092c2 <strncmp+0x24>
 80092a2:	4603      	mov	r3, r0
 80092a4:	3901      	subs	r1, #1
 80092a6:	1884      	adds	r4, r0, r2
 80092a8:	f813 0b01 	ldrb.w	r0, [r3], #1
 80092ac:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80092b0:	4290      	cmp	r0, r2
 80092b2:	d101      	bne.n	80092b8 <strncmp+0x1a>
 80092b4:	42a3      	cmp	r3, r4
 80092b6:	d101      	bne.n	80092bc <strncmp+0x1e>
 80092b8:	1a80      	subs	r0, r0, r2
 80092ba:	bd10      	pop	{r4, pc}
 80092bc:	2800      	cmp	r0, #0
 80092be:	d1f3      	bne.n	80092a8 <strncmp+0xa>
 80092c0:	e7fa      	b.n	80092b8 <strncmp+0x1a>
 80092c2:	4610      	mov	r0, r2
 80092c4:	e7f9      	b.n	80092ba <strncmp+0x1c>

080092c6 <sulp>:
 80092c6:	b570      	push	{r4, r5, r6, lr}
 80092c8:	4604      	mov	r4, r0
 80092ca:	460d      	mov	r5, r1
 80092cc:	ec45 4b10 	vmov	d0, r4, r5
 80092d0:	4616      	mov	r6, r2
 80092d2:	f003 f867 	bl	800c3a4 <__ulp>
 80092d6:	ec51 0b10 	vmov	r0, r1, d0
 80092da:	b17e      	cbz	r6, 80092fc <sulp+0x36>
 80092dc:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80092e0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	dd09      	ble.n	80092fc <sulp+0x36>
 80092e8:	051b      	lsls	r3, r3, #20
 80092ea:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80092ee:	2400      	movs	r4, #0
 80092f0:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80092f4:	4622      	mov	r2, r4
 80092f6:	462b      	mov	r3, r5
 80092f8:	f7f7 f986 	bl	8000608 <__aeabi_dmul>
 80092fc:	bd70      	pop	{r4, r5, r6, pc}
	...

08009300 <_strtod_l>:
 8009300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009304:	ed2d 8b02 	vpush	{d8}
 8009308:	b09d      	sub	sp, #116	; 0x74
 800930a:	461f      	mov	r7, r3
 800930c:	2300      	movs	r3, #0
 800930e:	9318      	str	r3, [sp, #96]	; 0x60
 8009310:	4ba2      	ldr	r3, [pc, #648]	; (800959c <_strtod_l+0x29c>)
 8009312:	9213      	str	r2, [sp, #76]	; 0x4c
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	9305      	str	r3, [sp, #20]
 8009318:	4604      	mov	r4, r0
 800931a:	4618      	mov	r0, r3
 800931c:	4688      	mov	r8, r1
 800931e:	f7f6 ff5f 	bl	80001e0 <strlen>
 8009322:	f04f 0a00 	mov.w	sl, #0
 8009326:	4605      	mov	r5, r0
 8009328:	f04f 0b00 	mov.w	fp, #0
 800932c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009330:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009332:	781a      	ldrb	r2, [r3, #0]
 8009334:	2a2b      	cmp	r2, #43	; 0x2b
 8009336:	d04e      	beq.n	80093d6 <_strtod_l+0xd6>
 8009338:	d83b      	bhi.n	80093b2 <_strtod_l+0xb2>
 800933a:	2a0d      	cmp	r2, #13
 800933c:	d834      	bhi.n	80093a8 <_strtod_l+0xa8>
 800933e:	2a08      	cmp	r2, #8
 8009340:	d834      	bhi.n	80093ac <_strtod_l+0xac>
 8009342:	2a00      	cmp	r2, #0
 8009344:	d03e      	beq.n	80093c4 <_strtod_l+0xc4>
 8009346:	2300      	movs	r3, #0
 8009348:	930a      	str	r3, [sp, #40]	; 0x28
 800934a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800934c:	7833      	ldrb	r3, [r6, #0]
 800934e:	2b30      	cmp	r3, #48	; 0x30
 8009350:	f040 80b0 	bne.w	80094b4 <_strtod_l+0x1b4>
 8009354:	7873      	ldrb	r3, [r6, #1]
 8009356:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800935a:	2b58      	cmp	r3, #88	; 0x58
 800935c:	d168      	bne.n	8009430 <_strtod_l+0x130>
 800935e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009360:	9301      	str	r3, [sp, #4]
 8009362:	ab18      	add	r3, sp, #96	; 0x60
 8009364:	9702      	str	r7, [sp, #8]
 8009366:	9300      	str	r3, [sp, #0]
 8009368:	4a8d      	ldr	r2, [pc, #564]	; (80095a0 <_strtod_l+0x2a0>)
 800936a:	ab19      	add	r3, sp, #100	; 0x64
 800936c:	a917      	add	r1, sp, #92	; 0x5c
 800936e:	4620      	mov	r0, r4
 8009370:	f002 f900 	bl	800b574 <__gethex>
 8009374:	f010 0707 	ands.w	r7, r0, #7
 8009378:	4605      	mov	r5, r0
 800937a:	d005      	beq.n	8009388 <_strtod_l+0x88>
 800937c:	2f06      	cmp	r7, #6
 800937e:	d12c      	bne.n	80093da <_strtod_l+0xda>
 8009380:	3601      	adds	r6, #1
 8009382:	2300      	movs	r3, #0
 8009384:	9617      	str	r6, [sp, #92]	; 0x5c
 8009386:	930a      	str	r3, [sp, #40]	; 0x28
 8009388:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800938a:	2b00      	cmp	r3, #0
 800938c:	f040 8590 	bne.w	8009eb0 <_strtod_l+0xbb0>
 8009390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009392:	b1eb      	cbz	r3, 80093d0 <_strtod_l+0xd0>
 8009394:	4652      	mov	r2, sl
 8009396:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800939a:	ec43 2b10 	vmov	d0, r2, r3
 800939e:	b01d      	add	sp, #116	; 0x74
 80093a0:	ecbd 8b02 	vpop	{d8}
 80093a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093a8:	2a20      	cmp	r2, #32
 80093aa:	d1cc      	bne.n	8009346 <_strtod_l+0x46>
 80093ac:	3301      	adds	r3, #1
 80093ae:	9317      	str	r3, [sp, #92]	; 0x5c
 80093b0:	e7be      	b.n	8009330 <_strtod_l+0x30>
 80093b2:	2a2d      	cmp	r2, #45	; 0x2d
 80093b4:	d1c7      	bne.n	8009346 <_strtod_l+0x46>
 80093b6:	2201      	movs	r2, #1
 80093b8:	920a      	str	r2, [sp, #40]	; 0x28
 80093ba:	1c5a      	adds	r2, r3, #1
 80093bc:	9217      	str	r2, [sp, #92]	; 0x5c
 80093be:	785b      	ldrb	r3, [r3, #1]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d1c2      	bne.n	800934a <_strtod_l+0x4a>
 80093c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80093c6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80093ca:	2b00      	cmp	r3, #0
 80093cc:	f040 856e 	bne.w	8009eac <_strtod_l+0xbac>
 80093d0:	4652      	mov	r2, sl
 80093d2:	465b      	mov	r3, fp
 80093d4:	e7e1      	b.n	800939a <_strtod_l+0x9a>
 80093d6:	2200      	movs	r2, #0
 80093d8:	e7ee      	b.n	80093b8 <_strtod_l+0xb8>
 80093da:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80093dc:	b13a      	cbz	r2, 80093ee <_strtod_l+0xee>
 80093de:	2135      	movs	r1, #53	; 0x35
 80093e0:	a81a      	add	r0, sp, #104	; 0x68
 80093e2:	f003 f8ea 	bl	800c5ba <__copybits>
 80093e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 80093e8:	4620      	mov	r0, r4
 80093ea:	f002 fca9 	bl	800bd40 <_Bfree>
 80093ee:	3f01      	subs	r7, #1
 80093f0:	2f04      	cmp	r7, #4
 80093f2:	d806      	bhi.n	8009402 <_strtod_l+0x102>
 80093f4:	e8df f007 	tbb	[pc, r7]
 80093f8:	1714030a 	.word	0x1714030a
 80093fc:	0a          	.byte	0x0a
 80093fd:	00          	.byte	0x00
 80093fe:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8009402:	0728      	lsls	r0, r5, #28
 8009404:	d5c0      	bpl.n	8009388 <_strtod_l+0x88>
 8009406:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800940a:	e7bd      	b.n	8009388 <_strtod_l+0x88>
 800940c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009410:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009412:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009416:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800941a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800941e:	e7f0      	b.n	8009402 <_strtod_l+0x102>
 8009420:	f8df b180 	ldr.w	fp, [pc, #384]	; 80095a4 <_strtod_l+0x2a4>
 8009424:	e7ed      	b.n	8009402 <_strtod_l+0x102>
 8009426:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800942a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800942e:	e7e8      	b.n	8009402 <_strtod_l+0x102>
 8009430:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009432:	1c5a      	adds	r2, r3, #1
 8009434:	9217      	str	r2, [sp, #92]	; 0x5c
 8009436:	785b      	ldrb	r3, [r3, #1]
 8009438:	2b30      	cmp	r3, #48	; 0x30
 800943a:	d0f9      	beq.n	8009430 <_strtod_l+0x130>
 800943c:	2b00      	cmp	r3, #0
 800943e:	d0a3      	beq.n	8009388 <_strtod_l+0x88>
 8009440:	2301      	movs	r3, #1
 8009442:	f04f 0900 	mov.w	r9, #0
 8009446:	9304      	str	r3, [sp, #16]
 8009448:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800944a:	9308      	str	r3, [sp, #32]
 800944c:	f8cd 901c 	str.w	r9, [sp, #28]
 8009450:	464f      	mov	r7, r9
 8009452:	220a      	movs	r2, #10
 8009454:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009456:	7806      	ldrb	r6, [r0, #0]
 8009458:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800945c:	b2d9      	uxtb	r1, r3
 800945e:	2909      	cmp	r1, #9
 8009460:	d92a      	bls.n	80094b8 <_strtod_l+0x1b8>
 8009462:	9905      	ldr	r1, [sp, #20]
 8009464:	462a      	mov	r2, r5
 8009466:	f7ff ff1a 	bl	800929e <strncmp>
 800946a:	b398      	cbz	r0, 80094d4 <_strtod_l+0x1d4>
 800946c:	2000      	movs	r0, #0
 800946e:	4632      	mov	r2, r6
 8009470:	463d      	mov	r5, r7
 8009472:	9005      	str	r0, [sp, #20]
 8009474:	4603      	mov	r3, r0
 8009476:	2a65      	cmp	r2, #101	; 0x65
 8009478:	d001      	beq.n	800947e <_strtod_l+0x17e>
 800947a:	2a45      	cmp	r2, #69	; 0x45
 800947c:	d118      	bne.n	80094b0 <_strtod_l+0x1b0>
 800947e:	b91d      	cbnz	r5, 8009488 <_strtod_l+0x188>
 8009480:	9a04      	ldr	r2, [sp, #16]
 8009482:	4302      	orrs	r2, r0
 8009484:	d09e      	beq.n	80093c4 <_strtod_l+0xc4>
 8009486:	2500      	movs	r5, #0
 8009488:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800948c:	f108 0201 	add.w	r2, r8, #1
 8009490:	9217      	str	r2, [sp, #92]	; 0x5c
 8009492:	f898 2001 	ldrb.w	r2, [r8, #1]
 8009496:	2a2b      	cmp	r2, #43	; 0x2b
 8009498:	d075      	beq.n	8009586 <_strtod_l+0x286>
 800949a:	2a2d      	cmp	r2, #45	; 0x2d
 800949c:	d07b      	beq.n	8009596 <_strtod_l+0x296>
 800949e:	f04f 0c00 	mov.w	ip, #0
 80094a2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80094a6:	2909      	cmp	r1, #9
 80094a8:	f240 8082 	bls.w	80095b0 <_strtod_l+0x2b0>
 80094ac:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80094b0:	2600      	movs	r6, #0
 80094b2:	e09d      	b.n	80095f0 <_strtod_l+0x2f0>
 80094b4:	2300      	movs	r3, #0
 80094b6:	e7c4      	b.n	8009442 <_strtod_l+0x142>
 80094b8:	2f08      	cmp	r7, #8
 80094ba:	bfd8      	it	le
 80094bc:	9907      	ldrle	r1, [sp, #28]
 80094be:	f100 0001 	add.w	r0, r0, #1
 80094c2:	bfda      	itte	le
 80094c4:	fb02 3301 	mlale	r3, r2, r1, r3
 80094c8:	9307      	strle	r3, [sp, #28]
 80094ca:	fb02 3909 	mlagt	r9, r2, r9, r3
 80094ce:	3701      	adds	r7, #1
 80094d0:	9017      	str	r0, [sp, #92]	; 0x5c
 80094d2:	e7bf      	b.n	8009454 <_strtod_l+0x154>
 80094d4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80094d6:	195a      	adds	r2, r3, r5
 80094d8:	9217      	str	r2, [sp, #92]	; 0x5c
 80094da:	5d5a      	ldrb	r2, [r3, r5]
 80094dc:	2f00      	cmp	r7, #0
 80094de:	d037      	beq.n	8009550 <_strtod_l+0x250>
 80094e0:	9005      	str	r0, [sp, #20]
 80094e2:	463d      	mov	r5, r7
 80094e4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80094e8:	2b09      	cmp	r3, #9
 80094ea:	d912      	bls.n	8009512 <_strtod_l+0x212>
 80094ec:	2301      	movs	r3, #1
 80094ee:	e7c2      	b.n	8009476 <_strtod_l+0x176>
 80094f0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80094f2:	1c5a      	adds	r2, r3, #1
 80094f4:	9217      	str	r2, [sp, #92]	; 0x5c
 80094f6:	785a      	ldrb	r2, [r3, #1]
 80094f8:	3001      	adds	r0, #1
 80094fa:	2a30      	cmp	r2, #48	; 0x30
 80094fc:	d0f8      	beq.n	80094f0 <_strtod_l+0x1f0>
 80094fe:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009502:	2b08      	cmp	r3, #8
 8009504:	f200 84d9 	bhi.w	8009eba <_strtod_l+0xbba>
 8009508:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800950a:	9005      	str	r0, [sp, #20]
 800950c:	2000      	movs	r0, #0
 800950e:	9308      	str	r3, [sp, #32]
 8009510:	4605      	mov	r5, r0
 8009512:	3a30      	subs	r2, #48	; 0x30
 8009514:	f100 0301 	add.w	r3, r0, #1
 8009518:	d014      	beq.n	8009544 <_strtod_l+0x244>
 800951a:	9905      	ldr	r1, [sp, #20]
 800951c:	4419      	add	r1, r3
 800951e:	9105      	str	r1, [sp, #20]
 8009520:	462b      	mov	r3, r5
 8009522:	eb00 0e05 	add.w	lr, r0, r5
 8009526:	210a      	movs	r1, #10
 8009528:	4573      	cmp	r3, lr
 800952a:	d113      	bne.n	8009554 <_strtod_l+0x254>
 800952c:	182b      	adds	r3, r5, r0
 800952e:	2b08      	cmp	r3, #8
 8009530:	f105 0501 	add.w	r5, r5, #1
 8009534:	4405      	add	r5, r0
 8009536:	dc1c      	bgt.n	8009572 <_strtod_l+0x272>
 8009538:	9907      	ldr	r1, [sp, #28]
 800953a:	230a      	movs	r3, #10
 800953c:	fb03 2301 	mla	r3, r3, r1, r2
 8009540:	9307      	str	r3, [sp, #28]
 8009542:	2300      	movs	r3, #0
 8009544:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009546:	1c51      	adds	r1, r2, #1
 8009548:	9117      	str	r1, [sp, #92]	; 0x5c
 800954a:	7852      	ldrb	r2, [r2, #1]
 800954c:	4618      	mov	r0, r3
 800954e:	e7c9      	b.n	80094e4 <_strtod_l+0x1e4>
 8009550:	4638      	mov	r0, r7
 8009552:	e7d2      	b.n	80094fa <_strtod_l+0x1fa>
 8009554:	2b08      	cmp	r3, #8
 8009556:	dc04      	bgt.n	8009562 <_strtod_l+0x262>
 8009558:	9e07      	ldr	r6, [sp, #28]
 800955a:	434e      	muls	r6, r1
 800955c:	9607      	str	r6, [sp, #28]
 800955e:	3301      	adds	r3, #1
 8009560:	e7e2      	b.n	8009528 <_strtod_l+0x228>
 8009562:	f103 0c01 	add.w	ip, r3, #1
 8009566:	f1bc 0f10 	cmp.w	ip, #16
 800956a:	bfd8      	it	le
 800956c:	fb01 f909 	mulle.w	r9, r1, r9
 8009570:	e7f5      	b.n	800955e <_strtod_l+0x25e>
 8009572:	2d10      	cmp	r5, #16
 8009574:	bfdc      	itt	le
 8009576:	230a      	movle	r3, #10
 8009578:	fb03 2909 	mlale	r9, r3, r9, r2
 800957c:	e7e1      	b.n	8009542 <_strtod_l+0x242>
 800957e:	2300      	movs	r3, #0
 8009580:	9305      	str	r3, [sp, #20]
 8009582:	2301      	movs	r3, #1
 8009584:	e77c      	b.n	8009480 <_strtod_l+0x180>
 8009586:	f04f 0c00 	mov.w	ip, #0
 800958a:	f108 0202 	add.w	r2, r8, #2
 800958e:	9217      	str	r2, [sp, #92]	; 0x5c
 8009590:	f898 2002 	ldrb.w	r2, [r8, #2]
 8009594:	e785      	b.n	80094a2 <_strtod_l+0x1a2>
 8009596:	f04f 0c01 	mov.w	ip, #1
 800959a:	e7f6      	b.n	800958a <_strtod_l+0x28a>
 800959c:	0800d79c 	.word	0x0800d79c
 80095a0:	0800d5b8 	.word	0x0800d5b8
 80095a4:	7ff00000 	.word	0x7ff00000
 80095a8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80095aa:	1c51      	adds	r1, r2, #1
 80095ac:	9117      	str	r1, [sp, #92]	; 0x5c
 80095ae:	7852      	ldrb	r2, [r2, #1]
 80095b0:	2a30      	cmp	r2, #48	; 0x30
 80095b2:	d0f9      	beq.n	80095a8 <_strtod_l+0x2a8>
 80095b4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80095b8:	2908      	cmp	r1, #8
 80095ba:	f63f af79 	bhi.w	80094b0 <_strtod_l+0x1b0>
 80095be:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80095c2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80095c4:	9206      	str	r2, [sp, #24]
 80095c6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80095c8:	1c51      	adds	r1, r2, #1
 80095ca:	9117      	str	r1, [sp, #92]	; 0x5c
 80095cc:	7852      	ldrb	r2, [r2, #1]
 80095ce:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80095d2:	2e09      	cmp	r6, #9
 80095d4:	d937      	bls.n	8009646 <_strtod_l+0x346>
 80095d6:	9e06      	ldr	r6, [sp, #24]
 80095d8:	1b89      	subs	r1, r1, r6
 80095da:	2908      	cmp	r1, #8
 80095dc:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80095e0:	dc02      	bgt.n	80095e8 <_strtod_l+0x2e8>
 80095e2:	4576      	cmp	r6, lr
 80095e4:	bfa8      	it	ge
 80095e6:	4676      	movge	r6, lr
 80095e8:	f1bc 0f00 	cmp.w	ip, #0
 80095ec:	d000      	beq.n	80095f0 <_strtod_l+0x2f0>
 80095ee:	4276      	negs	r6, r6
 80095f0:	2d00      	cmp	r5, #0
 80095f2:	d14d      	bne.n	8009690 <_strtod_l+0x390>
 80095f4:	9904      	ldr	r1, [sp, #16]
 80095f6:	4301      	orrs	r1, r0
 80095f8:	f47f aec6 	bne.w	8009388 <_strtod_l+0x88>
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	f47f aee1 	bne.w	80093c4 <_strtod_l+0xc4>
 8009602:	2a69      	cmp	r2, #105	; 0x69
 8009604:	d027      	beq.n	8009656 <_strtod_l+0x356>
 8009606:	dc24      	bgt.n	8009652 <_strtod_l+0x352>
 8009608:	2a49      	cmp	r2, #73	; 0x49
 800960a:	d024      	beq.n	8009656 <_strtod_l+0x356>
 800960c:	2a4e      	cmp	r2, #78	; 0x4e
 800960e:	f47f aed9 	bne.w	80093c4 <_strtod_l+0xc4>
 8009612:	499f      	ldr	r1, [pc, #636]	; (8009890 <_strtod_l+0x590>)
 8009614:	a817      	add	r0, sp, #92	; 0x5c
 8009616:	f002 fa05 	bl	800ba24 <__match>
 800961a:	2800      	cmp	r0, #0
 800961c:	f43f aed2 	beq.w	80093c4 <_strtod_l+0xc4>
 8009620:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009622:	781b      	ldrb	r3, [r3, #0]
 8009624:	2b28      	cmp	r3, #40	; 0x28
 8009626:	d12d      	bne.n	8009684 <_strtod_l+0x384>
 8009628:	499a      	ldr	r1, [pc, #616]	; (8009894 <_strtod_l+0x594>)
 800962a:	aa1a      	add	r2, sp, #104	; 0x68
 800962c:	a817      	add	r0, sp, #92	; 0x5c
 800962e:	f002 fa0d 	bl	800ba4c <__hexnan>
 8009632:	2805      	cmp	r0, #5
 8009634:	d126      	bne.n	8009684 <_strtod_l+0x384>
 8009636:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009638:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800963c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009640:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009644:	e6a0      	b.n	8009388 <_strtod_l+0x88>
 8009646:	210a      	movs	r1, #10
 8009648:	fb01 2e0e 	mla	lr, r1, lr, r2
 800964c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009650:	e7b9      	b.n	80095c6 <_strtod_l+0x2c6>
 8009652:	2a6e      	cmp	r2, #110	; 0x6e
 8009654:	e7db      	b.n	800960e <_strtod_l+0x30e>
 8009656:	4990      	ldr	r1, [pc, #576]	; (8009898 <_strtod_l+0x598>)
 8009658:	a817      	add	r0, sp, #92	; 0x5c
 800965a:	f002 f9e3 	bl	800ba24 <__match>
 800965e:	2800      	cmp	r0, #0
 8009660:	f43f aeb0 	beq.w	80093c4 <_strtod_l+0xc4>
 8009664:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009666:	498d      	ldr	r1, [pc, #564]	; (800989c <_strtod_l+0x59c>)
 8009668:	3b01      	subs	r3, #1
 800966a:	a817      	add	r0, sp, #92	; 0x5c
 800966c:	9317      	str	r3, [sp, #92]	; 0x5c
 800966e:	f002 f9d9 	bl	800ba24 <__match>
 8009672:	b910      	cbnz	r0, 800967a <_strtod_l+0x37a>
 8009674:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009676:	3301      	adds	r3, #1
 8009678:	9317      	str	r3, [sp, #92]	; 0x5c
 800967a:	f8df b230 	ldr.w	fp, [pc, #560]	; 80098ac <_strtod_l+0x5ac>
 800967e:	f04f 0a00 	mov.w	sl, #0
 8009682:	e681      	b.n	8009388 <_strtod_l+0x88>
 8009684:	4886      	ldr	r0, [pc, #536]	; (80098a0 <_strtod_l+0x5a0>)
 8009686:	f003 fabb 	bl	800cc00 <nan>
 800968a:	ec5b ab10 	vmov	sl, fp, d0
 800968e:	e67b      	b.n	8009388 <_strtod_l+0x88>
 8009690:	9b05      	ldr	r3, [sp, #20]
 8009692:	9807      	ldr	r0, [sp, #28]
 8009694:	1af3      	subs	r3, r6, r3
 8009696:	2f00      	cmp	r7, #0
 8009698:	bf08      	it	eq
 800969a:	462f      	moveq	r7, r5
 800969c:	2d10      	cmp	r5, #16
 800969e:	9306      	str	r3, [sp, #24]
 80096a0:	46a8      	mov	r8, r5
 80096a2:	bfa8      	it	ge
 80096a4:	f04f 0810 	movge.w	r8, #16
 80096a8:	f7f6 ff34 	bl	8000514 <__aeabi_ui2d>
 80096ac:	2d09      	cmp	r5, #9
 80096ae:	4682      	mov	sl, r0
 80096b0:	468b      	mov	fp, r1
 80096b2:	dd13      	ble.n	80096dc <_strtod_l+0x3dc>
 80096b4:	4b7b      	ldr	r3, [pc, #492]	; (80098a4 <_strtod_l+0x5a4>)
 80096b6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80096ba:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80096be:	f7f6 ffa3 	bl	8000608 <__aeabi_dmul>
 80096c2:	4682      	mov	sl, r0
 80096c4:	4648      	mov	r0, r9
 80096c6:	468b      	mov	fp, r1
 80096c8:	f7f6 ff24 	bl	8000514 <__aeabi_ui2d>
 80096cc:	4602      	mov	r2, r0
 80096ce:	460b      	mov	r3, r1
 80096d0:	4650      	mov	r0, sl
 80096d2:	4659      	mov	r1, fp
 80096d4:	f7f6 fde2 	bl	800029c <__adddf3>
 80096d8:	4682      	mov	sl, r0
 80096da:	468b      	mov	fp, r1
 80096dc:	2d0f      	cmp	r5, #15
 80096de:	dc38      	bgt.n	8009752 <_strtod_l+0x452>
 80096e0:	9b06      	ldr	r3, [sp, #24]
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	f43f ae50 	beq.w	8009388 <_strtod_l+0x88>
 80096e8:	dd24      	ble.n	8009734 <_strtod_l+0x434>
 80096ea:	2b16      	cmp	r3, #22
 80096ec:	dc0b      	bgt.n	8009706 <_strtod_l+0x406>
 80096ee:	496d      	ldr	r1, [pc, #436]	; (80098a4 <_strtod_l+0x5a4>)
 80096f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80096f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80096f8:	4652      	mov	r2, sl
 80096fa:	465b      	mov	r3, fp
 80096fc:	f7f6 ff84 	bl	8000608 <__aeabi_dmul>
 8009700:	4682      	mov	sl, r0
 8009702:	468b      	mov	fp, r1
 8009704:	e640      	b.n	8009388 <_strtod_l+0x88>
 8009706:	9a06      	ldr	r2, [sp, #24]
 8009708:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800970c:	4293      	cmp	r3, r2
 800970e:	db20      	blt.n	8009752 <_strtod_l+0x452>
 8009710:	4c64      	ldr	r4, [pc, #400]	; (80098a4 <_strtod_l+0x5a4>)
 8009712:	f1c5 050f 	rsb	r5, r5, #15
 8009716:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800971a:	4652      	mov	r2, sl
 800971c:	465b      	mov	r3, fp
 800971e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009722:	f7f6 ff71 	bl	8000608 <__aeabi_dmul>
 8009726:	9b06      	ldr	r3, [sp, #24]
 8009728:	1b5d      	subs	r5, r3, r5
 800972a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800972e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009732:	e7e3      	b.n	80096fc <_strtod_l+0x3fc>
 8009734:	9b06      	ldr	r3, [sp, #24]
 8009736:	3316      	adds	r3, #22
 8009738:	db0b      	blt.n	8009752 <_strtod_l+0x452>
 800973a:	9b05      	ldr	r3, [sp, #20]
 800973c:	1b9e      	subs	r6, r3, r6
 800973e:	4b59      	ldr	r3, [pc, #356]	; (80098a4 <_strtod_l+0x5a4>)
 8009740:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009744:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009748:	4650      	mov	r0, sl
 800974a:	4659      	mov	r1, fp
 800974c:	f7f7 f886 	bl	800085c <__aeabi_ddiv>
 8009750:	e7d6      	b.n	8009700 <_strtod_l+0x400>
 8009752:	9b06      	ldr	r3, [sp, #24]
 8009754:	eba5 0808 	sub.w	r8, r5, r8
 8009758:	4498      	add	r8, r3
 800975a:	f1b8 0f00 	cmp.w	r8, #0
 800975e:	dd74      	ble.n	800984a <_strtod_l+0x54a>
 8009760:	f018 030f 	ands.w	r3, r8, #15
 8009764:	d00a      	beq.n	800977c <_strtod_l+0x47c>
 8009766:	494f      	ldr	r1, [pc, #316]	; (80098a4 <_strtod_l+0x5a4>)
 8009768:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800976c:	4652      	mov	r2, sl
 800976e:	465b      	mov	r3, fp
 8009770:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009774:	f7f6 ff48 	bl	8000608 <__aeabi_dmul>
 8009778:	4682      	mov	sl, r0
 800977a:	468b      	mov	fp, r1
 800977c:	f038 080f 	bics.w	r8, r8, #15
 8009780:	d04f      	beq.n	8009822 <_strtod_l+0x522>
 8009782:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009786:	dd22      	ble.n	80097ce <_strtod_l+0x4ce>
 8009788:	2500      	movs	r5, #0
 800978a:	462e      	mov	r6, r5
 800978c:	9507      	str	r5, [sp, #28]
 800978e:	9505      	str	r5, [sp, #20]
 8009790:	2322      	movs	r3, #34	; 0x22
 8009792:	f8df b118 	ldr.w	fp, [pc, #280]	; 80098ac <_strtod_l+0x5ac>
 8009796:	6023      	str	r3, [r4, #0]
 8009798:	f04f 0a00 	mov.w	sl, #0
 800979c:	9b07      	ldr	r3, [sp, #28]
 800979e:	2b00      	cmp	r3, #0
 80097a0:	f43f adf2 	beq.w	8009388 <_strtod_l+0x88>
 80097a4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80097a6:	4620      	mov	r0, r4
 80097a8:	f002 faca 	bl	800bd40 <_Bfree>
 80097ac:	9905      	ldr	r1, [sp, #20]
 80097ae:	4620      	mov	r0, r4
 80097b0:	f002 fac6 	bl	800bd40 <_Bfree>
 80097b4:	4631      	mov	r1, r6
 80097b6:	4620      	mov	r0, r4
 80097b8:	f002 fac2 	bl	800bd40 <_Bfree>
 80097bc:	9907      	ldr	r1, [sp, #28]
 80097be:	4620      	mov	r0, r4
 80097c0:	f002 fabe 	bl	800bd40 <_Bfree>
 80097c4:	4629      	mov	r1, r5
 80097c6:	4620      	mov	r0, r4
 80097c8:	f002 faba 	bl	800bd40 <_Bfree>
 80097cc:	e5dc      	b.n	8009388 <_strtod_l+0x88>
 80097ce:	4b36      	ldr	r3, [pc, #216]	; (80098a8 <_strtod_l+0x5a8>)
 80097d0:	9304      	str	r3, [sp, #16]
 80097d2:	2300      	movs	r3, #0
 80097d4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80097d8:	4650      	mov	r0, sl
 80097da:	4659      	mov	r1, fp
 80097dc:	4699      	mov	r9, r3
 80097de:	f1b8 0f01 	cmp.w	r8, #1
 80097e2:	dc21      	bgt.n	8009828 <_strtod_l+0x528>
 80097e4:	b10b      	cbz	r3, 80097ea <_strtod_l+0x4ea>
 80097e6:	4682      	mov	sl, r0
 80097e8:	468b      	mov	fp, r1
 80097ea:	4b2f      	ldr	r3, [pc, #188]	; (80098a8 <_strtod_l+0x5a8>)
 80097ec:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80097f0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80097f4:	4652      	mov	r2, sl
 80097f6:	465b      	mov	r3, fp
 80097f8:	e9d9 0100 	ldrd	r0, r1, [r9]
 80097fc:	f7f6 ff04 	bl	8000608 <__aeabi_dmul>
 8009800:	4b2a      	ldr	r3, [pc, #168]	; (80098ac <_strtod_l+0x5ac>)
 8009802:	460a      	mov	r2, r1
 8009804:	400b      	ands	r3, r1
 8009806:	492a      	ldr	r1, [pc, #168]	; (80098b0 <_strtod_l+0x5b0>)
 8009808:	428b      	cmp	r3, r1
 800980a:	4682      	mov	sl, r0
 800980c:	d8bc      	bhi.n	8009788 <_strtod_l+0x488>
 800980e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009812:	428b      	cmp	r3, r1
 8009814:	bf86      	itte	hi
 8009816:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80098b4 <_strtod_l+0x5b4>
 800981a:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800981e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009822:	2300      	movs	r3, #0
 8009824:	9304      	str	r3, [sp, #16]
 8009826:	e084      	b.n	8009932 <_strtod_l+0x632>
 8009828:	f018 0f01 	tst.w	r8, #1
 800982c:	d005      	beq.n	800983a <_strtod_l+0x53a>
 800982e:	9b04      	ldr	r3, [sp, #16]
 8009830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009834:	f7f6 fee8 	bl	8000608 <__aeabi_dmul>
 8009838:	2301      	movs	r3, #1
 800983a:	9a04      	ldr	r2, [sp, #16]
 800983c:	3208      	adds	r2, #8
 800983e:	f109 0901 	add.w	r9, r9, #1
 8009842:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009846:	9204      	str	r2, [sp, #16]
 8009848:	e7c9      	b.n	80097de <_strtod_l+0x4de>
 800984a:	d0ea      	beq.n	8009822 <_strtod_l+0x522>
 800984c:	f1c8 0800 	rsb	r8, r8, #0
 8009850:	f018 020f 	ands.w	r2, r8, #15
 8009854:	d00a      	beq.n	800986c <_strtod_l+0x56c>
 8009856:	4b13      	ldr	r3, [pc, #76]	; (80098a4 <_strtod_l+0x5a4>)
 8009858:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800985c:	4650      	mov	r0, sl
 800985e:	4659      	mov	r1, fp
 8009860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009864:	f7f6 fffa 	bl	800085c <__aeabi_ddiv>
 8009868:	4682      	mov	sl, r0
 800986a:	468b      	mov	fp, r1
 800986c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009870:	d0d7      	beq.n	8009822 <_strtod_l+0x522>
 8009872:	f1b8 0f1f 	cmp.w	r8, #31
 8009876:	dd1f      	ble.n	80098b8 <_strtod_l+0x5b8>
 8009878:	2500      	movs	r5, #0
 800987a:	462e      	mov	r6, r5
 800987c:	9507      	str	r5, [sp, #28]
 800987e:	9505      	str	r5, [sp, #20]
 8009880:	2322      	movs	r3, #34	; 0x22
 8009882:	f04f 0a00 	mov.w	sl, #0
 8009886:	f04f 0b00 	mov.w	fp, #0
 800988a:	6023      	str	r3, [r4, #0]
 800988c:	e786      	b.n	800979c <_strtod_l+0x49c>
 800988e:	bf00      	nop
 8009890:	0800d591 	.word	0x0800d591
 8009894:	0800d5cc 	.word	0x0800d5cc
 8009898:	0800d589 	.word	0x0800d589
 800989c:	0800d647 	.word	0x0800d647
 80098a0:	0800d643 	.word	0x0800d643
 80098a4:	0800d838 	.word	0x0800d838
 80098a8:	0800d810 	.word	0x0800d810
 80098ac:	7ff00000 	.word	0x7ff00000
 80098b0:	7ca00000 	.word	0x7ca00000
 80098b4:	7fefffff 	.word	0x7fefffff
 80098b8:	f018 0310 	ands.w	r3, r8, #16
 80098bc:	bf18      	it	ne
 80098be:	236a      	movne	r3, #106	; 0x6a
 80098c0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8009c70 <_strtod_l+0x970>
 80098c4:	9304      	str	r3, [sp, #16]
 80098c6:	4650      	mov	r0, sl
 80098c8:	4659      	mov	r1, fp
 80098ca:	2300      	movs	r3, #0
 80098cc:	f018 0f01 	tst.w	r8, #1
 80098d0:	d004      	beq.n	80098dc <_strtod_l+0x5dc>
 80098d2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80098d6:	f7f6 fe97 	bl	8000608 <__aeabi_dmul>
 80098da:	2301      	movs	r3, #1
 80098dc:	ea5f 0868 	movs.w	r8, r8, asr #1
 80098e0:	f109 0908 	add.w	r9, r9, #8
 80098e4:	d1f2      	bne.n	80098cc <_strtod_l+0x5cc>
 80098e6:	b10b      	cbz	r3, 80098ec <_strtod_l+0x5ec>
 80098e8:	4682      	mov	sl, r0
 80098ea:	468b      	mov	fp, r1
 80098ec:	9b04      	ldr	r3, [sp, #16]
 80098ee:	b1c3      	cbz	r3, 8009922 <_strtod_l+0x622>
 80098f0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80098f4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	4659      	mov	r1, fp
 80098fc:	dd11      	ble.n	8009922 <_strtod_l+0x622>
 80098fe:	2b1f      	cmp	r3, #31
 8009900:	f340 8124 	ble.w	8009b4c <_strtod_l+0x84c>
 8009904:	2b34      	cmp	r3, #52	; 0x34
 8009906:	bfde      	ittt	le
 8009908:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800990c:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8009910:	fa03 f202 	lslle.w	r2, r3, r2
 8009914:	f04f 0a00 	mov.w	sl, #0
 8009918:	bfcc      	ite	gt
 800991a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800991e:	ea02 0b01 	andle.w	fp, r2, r1
 8009922:	2200      	movs	r2, #0
 8009924:	2300      	movs	r3, #0
 8009926:	4650      	mov	r0, sl
 8009928:	4659      	mov	r1, fp
 800992a:	f7f7 f8d5 	bl	8000ad8 <__aeabi_dcmpeq>
 800992e:	2800      	cmp	r0, #0
 8009930:	d1a2      	bne.n	8009878 <_strtod_l+0x578>
 8009932:	9b07      	ldr	r3, [sp, #28]
 8009934:	9300      	str	r3, [sp, #0]
 8009936:	9908      	ldr	r1, [sp, #32]
 8009938:	462b      	mov	r3, r5
 800993a:	463a      	mov	r2, r7
 800993c:	4620      	mov	r0, r4
 800993e:	f002 fa67 	bl	800be10 <__s2b>
 8009942:	9007      	str	r0, [sp, #28]
 8009944:	2800      	cmp	r0, #0
 8009946:	f43f af1f 	beq.w	8009788 <_strtod_l+0x488>
 800994a:	9b05      	ldr	r3, [sp, #20]
 800994c:	1b9e      	subs	r6, r3, r6
 800994e:	9b06      	ldr	r3, [sp, #24]
 8009950:	2b00      	cmp	r3, #0
 8009952:	bfb4      	ite	lt
 8009954:	4633      	movlt	r3, r6
 8009956:	2300      	movge	r3, #0
 8009958:	930c      	str	r3, [sp, #48]	; 0x30
 800995a:	9b06      	ldr	r3, [sp, #24]
 800995c:	2500      	movs	r5, #0
 800995e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009962:	9312      	str	r3, [sp, #72]	; 0x48
 8009964:	462e      	mov	r6, r5
 8009966:	9b07      	ldr	r3, [sp, #28]
 8009968:	4620      	mov	r0, r4
 800996a:	6859      	ldr	r1, [r3, #4]
 800996c:	f002 f9a8 	bl	800bcc0 <_Balloc>
 8009970:	9005      	str	r0, [sp, #20]
 8009972:	2800      	cmp	r0, #0
 8009974:	f43f af0c 	beq.w	8009790 <_strtod_l+0x490>
 8009978:	9b07      	ldr	r3, [sp, #28]
 800997a:	691a      	ldr	r2, [r3, #16]
 800997c:	3202      	adds	r2, #2
 800997e:	f103 010c 	add.w	r1, r3, #12
 8009982:	0092      	lsls	r2, r2, #2
 8009984:	300c      	adds	r0, #12
 8009986:	f7fe feb7 	bl	80086f8 <memcpy>
 800998a:	ec4b ab10 	vmov	d0, sl, fp
 800998e:	aa1a      	add	r2, sp, #104	; 0x68
 8009990:	a919      	add	r1, sp, #100	; 0x64
 8009992:	4620      	mov	r0, r4
 8009994:	f002 fd82 	bl	800c49c <__d2b>
 8009998:	ec4b ab18 	vmov	d8, sl, fp
 800999c:	9018      	str	r0, [sp, #96]	; 0x60
 800999e:	2800      	cmp	r0, #0
 80099a0:	f43f aef6 	beq.w	8009790 <_strtod_l+0x490>
 80099a4:	2101      	movs	r1, #1
 80099a6:	4620      	mov	r0, r4
 80099a8:	f002 facc 	bl	800bf44 <__i2b>
 80099ac:	4606      	mov	r6, r0
 80099ae:	2800      	cmp	r0, #0
 80099b0:	f43f aeee 	beq.w	8009790 <_strtod_l+0x490>
 80099b4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80099b6:	9904      	ldr	r1, [sp, #16]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	bfab      	itete	ge
 80099bc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80099be:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80099c0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80099c2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80099c6:	bfac      	ite	ge
 80099c8:	eb03 0902 	addge.w	r9, r3, r2
 80099cc:	1ad7      	sublt	r7, r2, r3
 80099ce:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80099d0:	eba3 0801 	sub.w	r8, r3, r1
 80099d4:	4490      	add	r8, r2
 80099d6:	4ba1      	ldr	r3, [pc, #644]	; (8009c5c <_strtod_l+0x95c>)
 80099d8:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80099dc:	4598      	cmp	r8, r3
 80099de:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80099e2:	f280 80c7 	bge.w	8009b74 <_strtod_l+0x874>
 80099e6:	eba3 0308 	sub.w	r3, r3, r8
 80099ea:	2b1f      	cmp	r3, #31
 80099ec:	eba2 0203 	sub.w	r2, r2, r3
 80099f0:	f04f 0101 	mov.w	r1, #1
 80099f4:	f300 80b1 	bgt.w	8009b5a <_strtod_l+0x85a>
 80099f8:	fa01 f303 	lsl.w	r3, r1, r3
 80099fc:	930d      	str	r3, [sp, #52]	; 0x34
 80099fe:	2300      	movs	r3, #0
 8009a00:	9308      	str	r3, [sp, #32]
 8009a02:	eb09 0802 	add.w	r8, r9, r2
 8009a06:	9b04      	ldr	r3, [sp, #16]
 8009a08:	45c1      	cmp	r9, r8
 8009a0a:	4417      	add	r7, r2
 8009a0c:	441f      	add	r7, r3
 8009a0e:	464b      	mov	r3, r9
 8009a10:	bfa8      	it	ge
 8009a12:	4643      	movge	r3, r8
 8009a14:	42bb      	cmp	r3, r7
 8009a16:	bfa8      	it	ge
 8009a18:	463b      	movge	r3, r7
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	bfc2      	ittt	gt
 8009a1e:	eba8 0803 	subgt.w	r8, r8, r3
 8009a22:	1aff      	subgt	r7, r7, r3
 8009a24:	eba9 0903 	subgt.w	r9, r9, r3
 8009a28:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009a2a:	2b00      	cmp	r3, #0
 8009a2c:	dd17      	ble.n	8009a5e <_strtod_l+0x75e>
 8009a2e:	4631      	mov	r1, r6
 8009a30:	461a      	mov	r2, r3
 8009a32:	4620      	mov	r0, r4
 8009a34:	f002 fb46 	bl	800c0c4 <__pow5mult>
 8009a38:	4606      	mov	r6, r0
 8009a3a:	2800      	cmp	r0, #0
 8009a3c:	f43f aea8 	beq.w	8009790 <_strtod_l+0x490>
 8009a40:	4601      	mov	r1, r0
 8009a42:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009a44:	4620      	mov	r0, r4
 8009a46:	f002 fa93 	bl	800bf70 <__multiply>
 8009a4a:	900b      	str	r0, [sp, #44]	; 0x2c
 8009a4c:	2800      	cmp	r0, #0
 8009a4e:	f43f ae9f 	beq.w	8009790 <_strtod_l+0x490>
 8009a52:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009a54:	4620      	mov	r0, r4
 8009a56:	f002 f973 	bl	800bd40 <_Bfree>
 8009a5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009a5c:	9318      	str	r3, [sp, #96]	; 0x60
 8009a5e:	f1b8 0f00 	cmp.w	r8, #0
 8009a62:	f300 808c 	bgt.w	8009b7e <_strtod_l+0x87e>
 8009a66:	9b06      	ldr	r3, [sp, #24]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	dd08      	ble.n	8009a7e <_strtod_l+0x77e>
 8009a6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009a6e:	9905      	ldr	r1, [sp, #20]
 8009a70:	4620      	mov	r0, r4
 8009a72:	f002 fb27 	bl	800c0c4 <__pow5mult>
 8009a76:	9005      	str	r0, [sp, #20]
 8009a78:	2800      	cmp	r0, #0
 8009a7a:	f43f ae89 	beq.w	8009790 <_strtod_l+0x490>
 8009a7e:	2f00      	cmp	r7, #0
 8009a80:	dd08      	ble.n	8009a94 <_strtod_l+0x794>
 8009a82:	9905      	ldr	r1, [sp, #20]
 8009a84:	463a      	mov	r2, r7
 8009a86:	4620      	mov	r0, r4
 8009a88:	f002 fb76 	bl	800c178 <__lshift>
 8009a8c:	9005      	str	r0, [sp, #20]
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	f43f ae7e 	beq.w	8009790 <_strtod_l+0x490>
 8009a94:	f1b9 0f00 	cmp.w	r9, #0
 8009a98:	dd08      	ble.n	8009aac <_strtod_l+0x7ac>
 8009a9a:	4631      	mov	r1, r6
 8009a9c:	464a      	mov	r2, r9
 8009a9e:	4620      	mov	r0, r4
 8009aa0:	f002 fb6a 	bl	800c178 <__lshift>
 8009aa4:	4606      	mov	r6, r0
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	f43f ae72 	beq.w	8009790 <_strtod_l+0x490>
 8009aac:	9a05      	ldr	r2, [sp, #20]
 8009aae:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009ab0:	4620      	mov	r0, r4
 8009ab2:	f002 fbed 	bl	800c290 <__mdiff>
 8009ab6:	4605      	mov	r5, r0
 8009ab8:	2800      	cmp	r0, #0
 8009aba:	f43f ae69 	beq.w	8009790 <_strtod_l+0x490>
 8009abe:	68c3      	ldr	r3, [r0, #12]
 8009ac0:	930b      	str	r3, [sp, #44]	; 0x2c
 8009ac2:	2300      	movs	r3, #0
 8009ac4:	60c3      	str	r3, [r0, #12]
 8009ac6:	4631      	mov	r1, r6
 8009ac8:	f002 fbc6 	bl	800c258 <__mcmp>
 8009acc:	2800      	cmp	r0, #0
 8009ace:	da60      	bge.n	8009b92 <_strtod_l+0x892>
 8009ad0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ad2:	ea53 030a 	orrs.w	r3, r3, sl
 8009ad6:	f040 8082 	bne.w	8009bde <_strtod_l+0x8de>
 8009ada:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d17d      	bne.n	8009bde <_strtod_l+0x8de>
 8009ae2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009ae6:	0d1b      	lsrs	r3, r3, #20
 8009ae8:	051b      	lsls	r3, r3, #20
 8009aea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8009aee:	d976      	bls.n	8009bde <_strtod_l+0x8de>
 8009af0:	696b      	ldr	r3, [r5, #20]
 8009af2:	b913      	cbnz	r3, 8009afa <_strtod_l+0x7fa>
 8009af4:	692b      	ldr	r3, [r5, #16]
 8009af6:	2b01      	cmp	r3, #1
 8009af8:	dd71      	ble.n	8009bde <_strtod_l+0x8de>
 8009afa:	4629      	mov	r1, r5
 8009afc:	2201      	movs	r2, #1
 8009afe:	4620      	mov	r0, r4
 8009b00:	f002 fb3a 	bl	800c178 <__lshift>
 8009b04:	4631      	mov	r1, r6
 8009b06:	4605      	mov	r5, r0
 8009b08:	f002 fba6 	bl	800c258 <__mcmp>
 8009b0c:	2800      	cmp	r0, #0
 8009b0e:	dd66      	ble.n	8009bde <_strtod_l+0x8de>
 8009b10:	9904      	ldr	r1, [sp, #16]
 8009b12:	4a53      	ldr	r2, [pc, #332]	; (8009c60 <_strtod_l+0x960>)
 8009b14:	465b      	mov	r3, fp
 8009b16:	2900      	cmp	r1, #0
 8009b18:	f000 8081 	beq.w	8009c1e <_strtod_l+0x91e>
 8009b1c:	ea02 010b 	and.w	r1, r2, fp
 8009b20:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8009b24:	dc7b      	bgt.n	8009c1e <_strtod_l+0x91e>
 8009b26:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8009b2a:	f77f aea9 	ble.w	8009880 <_strtod_l+0x580>
 8009b2e:	4b4d      	ldr	r3, [pc, #308]	; (8009c64 <_strtod_l+0x964>)
 8009b30:	4650      	mov	r0, sl
 8009b32:	4659      	mov	r1, fp
 8009b34:	2200      	movs	r2, #0
 8009b36:	f7f6 fd67 	bl	8000608 <__aeabi_dmul>
 8009b3a:	460b      	mov	r3, r1
 8009b3c:	4303      	orrs	r3, r0
 8009b3e:	bf08      	it	eq
 8009b40:	2322      	moveq	r3, #34	; 0x22
 8009b42:	4682      	mov	sl, r0
 8009b44:	468b      	mov	fp, r1
 8009b46:	bf08      	it	eq
 8009b48:	6023      	streq	r3, [r4, #0]
 8009b4a:	e62b      	b.n	80097a4 <_strtod_l+0x4a4>
 8009b4c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009b50:	fa02 f303 	lsl.w	r3, r2, r3
 8009b54:	ea03 0a0a 	and.w	sl, r3, sl
 8009b58:	e6e3      	b.n	8009922 <_strtod_l+0x622>
 8009b5a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8009b5e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8009b62:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8009b66:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8009b6a:	fa01 f308 	lsl.w	r3, r1, r8
 8009b6e:	9308      	str	r3, [sp, #32]
 8009b70:	910d      	str	r1, [sp, #52]	; 0x34
 8009b72:	e746      	b.n	8009a02 <_strtod_l+0x702>
 8009b74:	2300      	movs	r3, #0
 8009b76:	9308      	str	r3, [sp, #32]
 8009b78:	2301      	movs	r3, #1
 8009b7a:	930d      	str	r3, [sp, #52]	; 0x34
 8009b7c:	e741      	b.n	8009a02 <_strtod_l+0x702>
 8009b7e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009b80:	4642      	mov	r2, r8
 8009b82:	4620      	mov	r0, r4
 8009b84:	f002 faf8 	bl	800c178 <__lshift>
 8009b88:	9018      	str	r0, [sp, #96]	; 0x60
 8009b8a:	2800      	cmp	r0, #0
 8009b8c:	f47f af6b 	bne.w	8009a66 <_strtod_l+0x766>
 8009b90:	e5fe      	b.n	8009790 <_strtod_l+0x490>
 8009b92:	465f      	mov	r7, fp
 8009b94:	d16e      	bne.n	8009c74 <_strtod_l+0x974>
 8009b96:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009b98:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009b9c:	b342      	cbz	r2, 8009bf0 <_strtod_l+0x8f0>
 8009b9e:	4a32      	ldr	r2, [pc, #200]	; (8009c68 <_strtod_l+0x968>)
 8009ba0:	4293      	cmp	r3, r2
 8009ba2:	d128      	bne.n	8009bf6 <_strtod_l+0x8f6>
 8009ba4:	9b04      	ldr	r3, [sp, #16]
 8009ba6:	4651      	mov	r1, sl
 8009ba8:	b1eb      	cbz	r3, 8009be6 <_strtod_l+0x8e6>
 8009baa:	4b2d      	ldr	r3, [pc, #180]	; (8009c60 <_strtod_l+0x960>)
 8009bac:	403b      	ands	r3, r7
 8009bae:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009bb2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009bb6:	d819      	bhi.n	8009bec <_strtod_l+0x8ec>
 8009bb8:	0d1b      	lsrs	r3, r3, #20
 8009bba:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8009bc2:	4299      	cmp	r1, r3
 8009bc4:	d117      	bne.n	8009bf6 <_strtod_l+0x8f6>
 8009bc6:	4b29      	ldr	r3, [pc, #164]	; (8009c6c <_strtod_l+0x96c>)
 8009bc8:	429f      	cmp	r7, r3
 8009bca:	d102      	bne.n	8009bd2 <_strtod_l+0x8d2>
 8009bcc:	3101      	adds	r1, #1
 8009bce:	f43f addf 	beq.w	8009790 <_strtod_l+0x490>
 8009bd2:	4b23      	ldr	r3, [pc, #140]	; (8009c60 <_strtod_l+0x960>)
 8009bd4:	403b      	ands	r3, r7
 8009bd6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8009bda:	f04f 0a00 	mov.w	sl, #0
 8009bde:	9b04      	ldr	r3, [sp, #16]
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d1a4      	bne.n	8009b2e <_strtod_l+0x82e>
 8009be4:	e5de      	b.n	80097a4 <_strtod_l+0x4a4>
 8009be6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8009bea:	e7ea      	b.n	8009bc2 <_strtod_l+0x8c2>
 8009bec:	4613      	mov	r3, r2
 8009bee:	e7e8      	b.n	8009bc2 <_strtod_l+0x8c2>
 8009bf0:	ea53 030a 	orrs.w	r3, r3, sl
 8009bf4:	d08c      	beq.n	8009b10 <_strtod_l+0x810>
 8009bf6:	9b08      	ldr	r3, [sp, #32]
 8009bf8:	b1db      	cbz	r3, 8009c32 <_strtod_l+0x932>
 8009bfa:	423b      	tst	r3, r7
 8009bfc:	d0ef      	beq.n	8009bde <_strtod_l+0x8de>
 8009bfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c00:	9a04      	ldr	r2, [sp, #16]
 8009c02:	4650      	mov	r0, sl
 8009c04:	4659      	mov	r1, fp
 8009c06:	b1c3      	cbz	r3, 8009c3a <_strtod_l+0x93a>
 8009c08:	f7ff fb5d 	bl	80092c6 <sulp>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	460b      	mov	r3, r1
 8009c10:	ec51 0b18 	vmov	r0, r1, d8
 8009c14:	f7f6 fb42 	bl	800029c <__adddf3>
 8009c18:	4682      	mov	sl, r0
 8009c1a:	468b      	mov	fp, r1
 8009c1c:	e7df      	b.n	8009bde <_strtod_l+0x8de>
 8009c1e:	4013      	ands	r3, r2
 8009c20:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8009c24:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8009c28:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009c2c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009c30:	e7d5      	b.n	8009bde <_strtod_l+0x8de>
 8009c32:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c34:	ea13 0f0a 	tst.w	r3, sl
 8009c38:	e7e0      	b.n	8009bfc <_strtod_l+0x8fc>
 8009c3a:	f7ff fb44 	bl	80092c6 <sulp>
 8009c3e:	4602      	mov	r2, r0
 8009c40:	460b      	mov	r3, r1
 8009c42:	ec51 0b18 	vmov	r0, r1, d8
 8009c46:	f7f6 fb27 	bl	8000298 <__aeabi_dsub>
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	4682      	mov	sl, r0
 8009c50:	468b      	mov	fp, r1
 8009c52:	f7f6 ff41 	bl	8000ad8 <__aeabi_dcmpeq>
 8009c56:	2800      	cmp	r0, #0
 8009c58:	d0c1      	beq.n	8009bde <_strtod_l+0x8de>
 8009c5a:	e611      	b.n	8009880 <_strtod_l+0x580>
 8009c5c:	fffffc02 	.word	0xfffffc02
 8009c60:	7ff00000 	.word	0x7ff00000
 8009c64:	39500000 	.word	0x39500000
 8009c68:	000fffff 	.word	0x000fffff
 8009c6c:	7fefffff 	.word	0x7fefffff
 8009c70:	0800d5e0 	.word	0x0800d5e0
 8009c74:	4631      	mov	r1, r6
 8009c76:	4628      	mov	r0, r5
 8009c78:	f002 fc6c 	bl	800c554 <__ratio>
 8009c7c:	ec59 8b10 	vmov	r8, r9, d0
 8009c80:	ee10 0a10 	vmov	r0, s0
 8009c84:	2200      	movs	r2, #0
 8009c86:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009c8a:	4649      	mov	r1, r9
 8009c8c:	f7f6 ff38 	bl	8000b00 <__aeabi_dcmple>
 8009c90:	2800      	cmp	r0, #0
 8009c92:	d07a      	beq.n	8009d8a <_strtod_l+0xa8a>
 8009c94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	d04a      	beq.n	8009d30 <_strtod_l+0xa30>
 8009c9a:	4b95      	ldr	r3, [pc, #596]	; (8009ef0 <_strtod_l+0xbf0>)
 8009c9c:	2200      	movs	r2, #0
 8009c9e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009ca2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8009ef0 <_strtod_l+0xbf0>
 8009ca6:	f04f 0800 	mov.w	r8, #0
 8009caa:	4b92      	ldr	r3, [pc, #584]	; (8009ef4 <_strtod_l+0xbf4>)
 8009cac:	403b      	ands	r3, r7
 8009cae:	930d      	str	r3, [sp, #52]	; 0x34
 8009cb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009cb2:	4b91      	ldr	r3, [pc, #580]	; (8009ef8 <_strtod_l+0xbf8>)
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	f040 80b0 	bne.w	8009e1a <_strtod_l+0xb1a>
 8009cba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009cbe:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8009cc2:	ec4b ab10 	vmov	d0, sl, fp
 8009cc6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009cca:	f002 fb6b 	bl	800c3a4 <__ulp>
 8009cce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009cd2:	ec53 2b10 	vmov	r2, r3, d0
 8009cd6:	f7f6 fc97 	bl	8000608 <__aeabi_dmul>
 8009cda:	4652      	mov	r2, sl
 8009cdc:	465b      	mov	r3, fp
 8009cde:	f7f6 fadd 	bl	800029c <__adddf3>
 8009ce2:	460b      	mov	r3, r1
 8009ce4:	4983      	ldr	r1, [pc, #524]	; (8009ef4 <_strtod_l+0xbf4>)
 8009ce6:	4a85      	ldr	r2, [pc, #532]	; (8009efc <_strtod_l+0xbfc>)
 8009ce8:	4019      	ands	r1, r3
 8009cea:	4291      	cmp	r1, r2
 8009cec:	4682      	mov	sl, r0
 8009cee:	d960      	bls.n	8009db2 <_strtod_l+0xab2>
 8009cf0:	ee18 3a90 	vmov	r3, s17
 8009cf4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8009cf8:	4293      	cmp	r3, r2
 8009cfa:	d104      	bne.n	8009d06 <_strtod_l+0xa06>
 8009cfc:	ee18 3a10 	vmov	r3, s16
 8009d00:	3301      	adds	r3, #1
 8009d02:	f43f ad45 	beq.w	8009790 <_strtod_l+0x490>
 8009d06:	f8df b200 	ldr.w	fp, [pc, #512]	; 8009f08 <_strtod_l+0xc08>
 8009d0a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8009d0e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009d10:	4620      	mov	r0, r4
 8009d12:	f002 f815 	bl	800bd40 <_Bfree>
 8009d16:	9905      	ldr	r1, [sp, #20]
 8009d18:	4620      	mov	r0, r4
 8009d1a:	f002 f811 	bl	800bd40 <_Bfree>
 8009d1e:	4631      	mov	r1, r6
 8009d20:	4620      	mov	r0, r4
 8009d22:	f002 f80d 	bl	800bd40 <_Bfree>
 8009d26:	4629      	mov	r1, r5
 8009d28:	4620      	mov	r0, r4
 8009d2a:	f002 f809 	bl	800bd40 <_Bfree>
 8009d2e:	e61a      	b.n	8009966 <_strtod_l+0x666>
 8009d30:	f1ba 0f00 	cmp.w	sl, #0
 8009d34:	d11b      	bne.n	8009d6e <_strtod_l+0xa6e>
 8009d36:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009d3a:	b9f3      	cbnz	r3, 8009d7a <_strtod_l+0xa7a>
 8009d3c:	4b6c      	ldr	r3, [pc, #432]	; (8009ef0 <_strtod_l+0xbf0>)
 8009d3e:	2200      	movs	r2, #0
 8009d40:	4640      	mov	r0, r8
 8009d42:	4649      	mov	r1, r9
 8009d44:	f7f6 fed2 	bl	8000aec <__aeabi_dcmplt>
 8009d48:	b9d0      	cbnz	r0, 8009d80 <_strtod_l+0xa80>
 8009d4a:	4640      	mov	r0, r8
 8009d4c:	4649      	mov	r1, r9
 8009d4e:	4b6c      	ldr	r3, [pc, #432]	; (8009f00 <_strtod_l+0xc00>)
 8009d50:	2200      	movs	r2, #0
 8009d52:	f7f6 fc59 	bl	8000608 <__aeabi_dmul>
 8009d56:	4680      	mov	r8, r0
 8009d58:	4689      	mov	r9, r1
 8009d5a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009d5e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8009d62:	9315      	str	r3, [sp, #84]	; 0x54
 8009d64:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8009d68:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009d6c:	e79d      	b.n	8009caa <_strtod_l+0x9aa>
 8009d6e:	f1ba 0f01 	cmp.w	sl, #1
 8009d72:	d102      	bne.n	8009d7a <_strtod_l+0xa7a>
 8009d74:	2f00      	cmp	r7, #0
 8009d76:	f43f ad83 	beq.w	8009880 <_strtod_l+0x580>
 8009d7a:	4b62      	ldr	r3, [pc, #392]	; (8009f04 <_strtod_l+0xc04>)
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	e78e      	b.n	8009c9e <_strtod_l+0x99e>
 8009d80:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8009f00 <_strtod_l+0xc00>
 8009d84:	f04f 0800 	mov.w	r8, #0
 8009d88:	e7e7      	b.n	8009d5a <_strtod_l+0xa5a>
 8009d8a:	4b5d      	ldr	r3, [pc, #372]	; (8009f00 <_strtod_l+0xc00>)
 8009d8c:	4640      	mov	r0, r8
 8009d8e:	4649      	mov	r1, r9
 8009d90:	2200      	movs	r2, #0
 8009d92:	f7f6 fc39 	bl	8000608 <__aeabi_dmul>
 8009d96:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d98:	4680      	mov	r8, r0
 8009d9a:	4689      	mov	r9, r1
 8009d9c:	b933      	cbnz	r3, 8009dac <_strtod_l+0xaac>
 8009d9e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009da2:	900e      	str	r0, [sp, #56]	; 0x38
 8009da4:	930f      	str	r3, [sp, #60]	; 0x3c
 8009da6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009daa:	e7dd      	b.n	8009d68 <_strtod_l+0xa68>
 8009dac:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8009db0:	e7f9      	b.n	8009da6 <_strtod_l+0xaa6>
 8009db2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8009db6:	9b04      	ldr	r3, [sp, #16]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d1a8      	bne.n	8009d0e <_strtod_l+0xa0e>
 8009dbc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009dc0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009dc2:	0d1b      	lsrs	r3, r3, #20
 8009dc4:	051b      	lsls	r3, r3, #20
 8009dc6:	429a      	cmp	r2, r3
 8009dc8:	d1a1      	bne.n	8009d0e <_strtod_l+0xa0e>
 8009dca:	4640      	mov	r0, r8
 8009dcc:	4649      	mov	r1, r9
 8009dce:	f7f6 ff7b 	bl	8000cc8 <__aeabi_d2lz>
 8009dd2:	f7f6 fbeb 	bl	80005ac <__aeabi_l2d>
 8009dd6:	4602      	mov	r2, r0
 8009dd8:	460b      	mov	r3, r1
 8009dda:	4640      	mov	r0, r8
 8009ddc:	4649      	mov	r1, r9
 8009dde:	f7f6 fa5b 	bl	8000298 <__aeabi_dsub>
 8009de2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009de4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009de8:	ea43 030a 	orr.w	r3, r3, sl
 8009dec:	4313      	orrs	r3, r2
 8009dee:	4680      	mov	r8, r0
 8009df0:	4689      	mov	r9, r1
 8009df2:	d055      	beq.n	8009ea0 <_strtod_l+0xba0>
 8009df4:	a336      	add	r3, pc, #216	; (adr r3, 8009ed0 <_strtod_l+0xbd0>)
 8009df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dfa:	f7f6 fe77 	bl	8000aec <__aeabi_dcmplt>
 8009dfe:	2800      	cmp	r0, #0
 8009e00:	f47f acd0 	bne.w	80097a4 <_strtod_l+0x4a4>
 8009e04:	a334      	add	r3, pc, #208	; (adr r3, 8009ed8 <_strtod_l+0xbd8>)
 8009e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0a:	4640      	mov	r0, r8
 8009e0c:	4649      	mov	r1, r9
 8009e0e:	f7f6 fe8b 	bl	8000b28 <__aeabi_dcmpgt>
 8009e12:	2800      	cmp	r0, #0
 8009e14:	f43f af7b 	beq.w	8009d0e <_strtod_l+0xa0e>
 8009e18:	e4c4      	b.n	80097a4 <_strtod_l+0x4a4>
 8009e1a:	9b04      	ldr	r3, [sp, #16]
 8009e1c:	b333      	cbz	r3, 8009e6c <_strtod_l+0xb6c>
 8009e1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009e20:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8009e24:	d822      	bhi.n	8009e6c <_strtod_l+0xb6c>
 8009e26:	a32e      	add	r3, pc, #184	; (adr r3, 8009ee0 <_strtod_l+0xbe0>)
 8009e28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e2c:	4640      	mov	r0, r8
 8009e2e:	4649      	mov	r1, r9
 8009e30:	f7f6 fe66 	bl	8000b00 <__aeabi_dcmple>
 8009e34:	b1a0      	cbz	r0, 8009e60 <_strtod_l+0xb60>
 8009e36:	4649      	mov	r1, r9
 8009e38:	4640      	mov	r0, r8
 8009e3a:	f7f6 febd 	bl	8000bb8 <__aeabi_d2uiz>
 8009e3e:	2801      	cmp	r0, #1
 8009e40:	bf38      	it	cc
 8009e42:	2001      	movcc	r0, #1
 8009e44:	f7f6 fb66 	bl	8000514 <__aeabi_ui2d>
 8009e48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e4a:	4680      	mov	r8, r0
 8009e4c:	4689      	mov	r9, r1
 8009e4e:	bb23      	cbnz	r3, 8009e9a <_strtod_l+0xb9a>
 8009e50:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009e54:	9010      	str	r0, [sp, #64]	; 0x40
 8009e56:	9311      	str	r3, [sp, #68]	; 0x44
 8009e58:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009e5c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009e60:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e62:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e64:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8009e68:	1a9b      	subs	r3, r3, r2
 8009e6a:	9309      	str	r3, [sp, #36]	; 0x24
 8009e6c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009e70:	eeb0 0a48 	vmov.f32	s0, s16
 8009e74:	eef0 0a68 	vmov.f32	s1, s17
 8009e78:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009e7c:	f002 fa92 	bl	800c3a4 <__ulp>
 8009e80:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009e84:	ec53 2b10 	vmov	r2, r3, d0
 8009e88:	f7f6 fbbe 	bl	8000608 <__aeabi_dmul>
 8009e8c:	ec53 2b18 	vmov	r2, r3, d8
 8009e90:	f7f6 fa04 	bl	800029c <__adddf3>
 8009e94:	4682      	mov	sl, r0
 8009e96:	468b      	mov	fp, r1
 8009e98:	e78d      	b.n	8009db6 <_strtod_l+0xab6>
 8009e9a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8009e9e:	e7db      	b.n	8009e58 <_strtod_l+0xb58>
 8009ea0:	a311      	add	r3, pc, #68	; (adr r3, 8009ee8 <_strtod_l+0xbe8>)
 8009ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ea6:	f7f6 fe21 	bl	8000aec <__aeabi_dcmplt>
 8009eaa:	e7b2      	b.n	8009e12 <_strtod_l+0xb12>
 8009eac:	2300      	movs	r3, #0
 8009eae:	930a      	str	r3, [sp, #40]	; 0x28
 8009eb0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009eb2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009eb4:	6013      	str	r3, [r2, #0]
 8009eb6:	f7ff ba6b 	b.w	8009390 <_strtod_l+0x90>
 8009eba:	2a65      	cmp	r2, #101	; 0x65
 8009ebc:	f43f ab5f 	beq.w	800957e <_strtod_l+0x27e>
 8009ec0:	2a45      	cmp	r2, #69	; 0x45
 8009ec2:	f43f ab5c 	beq.w	800957e <_strtod_l+0x27e>
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	f7ff bb94 	b.w	80095f4 <_strtod_l+0x2f4>
 8009ecc:	f3af 8000 	nop.w
 8009ed0:	94a03595 	.word	0x94a03595
 8009ed4:	3fdfffff 	.word	0x3fdfffff
 8009ed8:	35afe535 	.word	0x35afe535
 8009edc:	3fe00000 	.word	0x3fe00000
 8009ee0:	ffc00000 	.word	0xffc00000
 8009ee4:	41dfffff 	.word	0x41dfffff
 8009ee8:	94a03595 	.word	0x94a03595
 8009eec:	3fcfffff 	.word	0x3fcfffff
 8009ef0:	3ff00000 	.word	0x3ff00000
 8009ef4:	7ff00000 	.word	0x7ff00000
 8009ef8:	7fe00000 	.word	0x7fe00000
 8009efc:	7c9fffff 	.word	0x7c9fffff
 8009f00:	3fe00000 	.word	0x3fe00000
 8009f04:	bff00000 	.word	0xbff00000
 8009f08:	7fefffff 	.word	0x7fefffff

08009f0c <strtof>:
 8009f0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f10:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8009fc0 <strtof+0xb4>
 8009f14:	4b26      	ldr	r3, [pc, #152]	; (8009fb0 <strtof+0xa4>)
 8009f16:	460a      	mov	r2, r1
 8009f18:	ed2d 8b02 	vpush	{d8}
 8009f1c:	4601      	mov	r1, r0
 8009f1e:	f8d8 0000 	ldr.w	r0, [r8]
 8009f22:	f7ff f9ed 	bl	8009300 <_strtod_l>
 8009f26:	ec55 4b10 	vmov	r4, r5, d0
 8009f2a:	ee10 2a10 	vmov	r2, s0
 8009f2e:	ee10 0a10 	vmov	r0, s0
 8009f32:	462b      	mov	r3, r5
 8009f34:	4629      	mov	r1, r5
 8009f36:	f7f6 fe01 	bl	8000b3c <__aeabi_dcmpun>
 8009f3a:	b190      	cbz	r0, 8009f62 <strtof+0x56>
 8009f3c:	2d00      	cmp	r5, #0
 8009f3e:	481d      	ldr	r0, [pc, #116]	; (8009fb4 <strtof+0xa8>)
 8009f40:	da09      	bge.n	8009f56 <strtof+0x4a>
 8009f42:	f002 fe65 	bl	800cc10 <nanf>
 8009f46:	eeb1 8a40 	vneg.f32	s16, s0
 8009f4a:	eeb0 0a48 	vmov.f32	s0, s16
 8009f4e:	ecbd 8b02 	vpop	{d8}
 8009f52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f56:	ecbd 8b02 	vpop	{d8}
 8009f5a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f5e:	f002 be57 	b.w	800cc10 <nanf>
 8009f62:	4620      	mov	r0, r4
 8009f64:	4629      	mov	r1, r5
 8009f66:	f7f6 fe47 	bl	8000bf8 <__aeabi_d2f>
 8009f6a:	ee08 0a10 	vmov	s16, r0
 8009f6e:	eddf 7a12 	vldr	s15, [pc, #72]	; 8009fb8 <strtof+0xac>
 8009f72:	eeb0 7ac8 	vabs.f32	s14, s16
 8009f76:	eeb4 7a67 	vcmp.f32	s14, s15
 8009f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f7e:	dde4      	ble.n	8009f4a <strtof+0x3e>
 8009f80:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8009f84:	4b0d      	ldr	r3, [pc, #52]	; (8009fbc <strtof+0xb0>)
 8009f86:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009f8a:	4620      	mov	r0, r4
 8009f8c:	4639      	mov	r1, r7
 8009f8e:	f7f6 fdd5 	bl	8000b3c <__aeabi_dcmpun>
 8009f92:	b940      	cbnz	r0, 8009fa6 <strtof+0x9a>
 8009f94:	4b09      	ldr	r3, [pc, #36]	; (8009fbc <strtof+0xb0>)
 8009f96:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009f9a:	4620      	mov	r0, r4
 8009f9c:	4639      	mov	r1, r7
 8009f9e:	f7f6 fdaf 	bl	8000b00 <__aeabi_dcmple>
 8009fa2:	2800      	cmp	r0, #0
 8009fa4:	d0d1      	beq.n	8009f4a <strtof+0x3e>
 8009fa6:	f8d8 3000 	ldr.w	r3, [r8]
 8009faa:	2222      	movs	r2, #34	; 0x22
 8009fac:	601a      	str	r2, [r3, #0]
 8009fae:	e7cc      	b.n	8009f4a <strtof+0x3e>
 8009fb0:	20000118 	.word	0x20000118
 8009fb4:	0800d643 	.word	0x0800d643
 8009fb8:	7f7fffff 	.word	0x7f7fffff
 8009fbc:	7fefffff 	.word	0x7fefffff
 8009fc0:	200000b0 	.word	0x200000b0

08009fc4 <_strtol_l.constprop.0>:
 8009fc4:	2b01      	cmp	r3, #1
 8009fc6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009fca:	d001      	beq.n	8009fd0 <_strtol_l.constprop.0+0xc>
 8009fcc:	2b24      	cmp	r3, #36	; 0x24
 8009fce:	d906      	bls.n	8009fde <_strtol_l.constprop.0+0x1a>
 8009fd0:	f7fe fb60 	bl	8008694 <__errno>
 8009fd4:	2316      	movs	r3, #22
 8009fd6:	6003      	str	r3, [r0, #0]
 8009fd8:	2000      	movs	r0, #0
 8009fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009fde:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a0c4 <_strtol_l.constprop.0+0x100>
 8009fe2:	460d      	mov	r5, r1
 8009fe4:	462e      	mov	r6, r5
 8009fe6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009fea:	f814 700c 	ldrb.w	r7, [r4, ip]
 8009fee:	f017 0708 	ands.w	r7, r7, #8
 8009ff2:	d1f7      	bne.n	8009fe4 <_strtol_l.constprop.0+0x20>
 8009ff4:	2c2d      	cmp	r4, #45	; 0x2d
 8009ff6:	d132      	bne.n	800a05e <_strtol_l.constprop.0+0x9a>
 8009ff8:	782c      	ldrb	r4, [r5, #0]
 8009ffa:	2701      	movs	r7, #1
 8009ffc:	1cb5      	adds	r5, r6, #2
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d05b      	beq.n	800a0ba <_strtol_l.constprop.0+0xf6>
 800a002:	2b10      	cmp	r3, #16
 800a004:	d109      	bne.n	800a01a <_strtol_l.constprop.0+0x56>
 800a006:	2c30      	cmp	r4, #48	; 0x30
 800a008:	d107      	bne.n	800a01a <_strtol_l.constprop.0+0x56>
 800a00a:	782c      	ldrb	r4, [r5, #0]
 800a00c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a010:	2c58      	cmp	r4, #88	; 0x58
 800a012:	d14d      	bne.n	800a0b0 <_strtol_l.constprop.0+0xec>
 800a014:	786c      	ldrb	r4, [r5, #1]
 800a016:	2310      	movs	r3, #16
 800a018:	3502      	adds	r5, #2
 800a01a:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a01e:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800a022:	f04f 0c00 	mov.w	ip, #0
 800a026:	fbb8 f9f3 	udiv	r9, r8, r3
 800a02a:	4666      	mov	r6, ip
 800a02c:	fb03 8a19 	mls	sl, r3, r9, r8
 800a030:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a034:	f1be 0f09 	cmp.w	lr, #9
 800a038:	d816      	bhi.n	800a068 <_strtol_l.constprop.0+0xa4>
 800a03a:	4674      	mov	r4, lr
 800a03c:	42a3      	cmp	r3, r4
 800a03e:	dd24      	ble.n	800a08a <_strtol_l.constprop.0+0xc6>
 800a040:	f1bc 0f00 	cmp.w	ip, #0
 800a044:	db1e      	blt.n	800a084 <_strtol_l.constprop.0+0xc0>
 800a046:	45b1      	cmp	r9, r6
 800a048:	d31c      	bcc.n	800a084 <_strtol_l.constprop.0+0xc0>
 800a04a:	d101      	bne.n	800a050 <_strtol_l.constprop.0+0x8c>
 800a04c:	45a2      	cmp	sl, r4
 800a04e:	db19      	blt.n	800a084 <_strtol_l.constprop.0+0xc0>
 800a050:	fb06 4603 	mla	r6, r6, r3, r4
 800a054:	f04f 0c01 	mov.w	ip, #1
 800a058:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a05c:	e7e8      	b.n	800a030 <_strtol_l.constprop.0+0x6c>
 800a05e:	2c2b      	cmp	r4, #43	; 0x2b
 800a060:	bf04      	itt	eq
 800a062:	782c      	ldrbeq	r4, [r5, #0]
 800a064:	1cb5      	addeq	r5, r6, #2
 800a066:	e7ca      	b.n	8009ffe <_strtol_l.constprop.0+0x3a>
 800a068:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a06c:	f1be 0f19 	cmp.w	lr, #25
 800a070:	d801      	bhi.n	800a076 <_strtol_l.constprop.0+0xb2>
 800a072:	3c37      	subs	r4, #55	; 0x37
 800a074:	e7e2      	b.n	800a03c <_strtol_l.constprop.0+0x78>
 800a076:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a07a:	f1be 0f19 	cmp.w	lr, #25
 800a07e:	d804      	bhi.n	800a08a <_strtol_l.constprop.0+0xc6>
 800a080:	3c57      	subs	r4, #87	; 0x57
 800a082:	e7db      	b.n	800a03c <_strtol_l.constprop.0+0x78>
 800a084:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800a088:	e7e6      	b.n	800a058 <_strtol_l.constprop.0+0x94>
 800a08a:	f1bc 0f00 	cmp.w	ip, #0
 800a08e:	da05      	bge.n	800a09c <_strtol_l.constprop.0+0xd8>
 800a090:	2322      	movs	r3, #34	; 0x22
 800a092:	6003      	str	r3, [r0, #0]
 800a094:	4646      	mov	r6, r8
 800a096:	b942      	cbnz	r2, 800a0aa <_strtol_l.constprop.0+0xe6>
 800a098:	4630      	mov	r0, r6
 800a09a:	e79e      	b.n	8009fda <_strtol_l.constprop.0+0x16>
 800a09c:	b107      	cbz	r7, 800a0a0 <_strtol_l.constprop.0+0xdc>
 800a09e:	4276      	negs	r6, r6
 800a0a0:	2a00      	cmp	r2, #0
 800a0a2:	d0f9      	beq.n	800a098 <_strtol_l.constprop.0+0xd4>
 800a0a4:	f1bc 0f00 	cmp.w	ip, #0
 800a0a8:	d000      	beq.n	800a0ac <_strtol_l.constprop.0+0xe8>
 800a0aa:	1e69      	subs	r1, r5, #1
 800a0ac:	6011      	str	r1, [r2, #0]
 800a0ae:	e7f3      	b.n	800a098 <_strtol_l.constprop.0+0xd4>
 800a0b0:	2430      	movs	r4, #48	; 0x30
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d1b1      	bne.n	800a01a <_strtol_l.constprop.0+0x56>
 800a0b6:	2308      	movs	r3, #8
 800a0b8:	e7af      	b.n	800a01a <_strtol_l.constprop.0+0x56>
 800a0ba:	2c30      	cmp	r4, #48	; 0x30
 800a0bc:	d0a5      	beq.n	800a00a <_strtol_l.constprop.0+0x46>
 800a0be:	230a      	movs	r3, #10
 800a0c0:	e7ab      	b.n	800a01a <_strtol_l.constprop.0+0x56>
 800a0c2:	bf00      	nop
 800a0c4:	0800d47d 	.word	0x0800d47d

0800a0c8 <strtol>:
 800a0c8:	4613      	mov	r3, r2
 800a0ca:	460a      	mov	r2, r1
 800a0cc:	4601      	mov	r1, r0
 800a0ce:	4802      	ldr	r0, [pc, #8]	; (800a0d8 <strtol+0x10>)
 800a0d0:	6800      	ldr	r0, [r0, #0]
 800a0d2:	f7ff bf77 	b.w	8009fc4 <_strtol_l.constprop.0>
 800a0d6:	bf00      	nop
 800a0d8:	200000b0 	.word	0x200000b0

0800a0dc <_strtoll_l.constprop.0>:
 800a0dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e0:	b085      	sub	sp, #20
 800a0e2:	4688      	mov	r8, r1
 800a0e4:	9201      	str	r2, [sp, #4]
 800a0e6:	4a47      	ldr	r2, [pc, #284]	; (800a204 <_strtoll_l.constprop.0+0x128>)
 800a0e8:	9003      	str	r0, [sp, #12]
 800a0ea:	461e      	mov	r6, r3
 800a0ec:	460d      	mov	r5, r1
 800a0ee:	462b      	mov	r3, r5
 800a0f0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a0f4:	5ca7      	ldrb	r7, [r4, r2]
 800a0f6:	f017 0708 	ands.w	r7, r7, #8
 800a0fa:	d1f8      	bne.n	800a0ee <_strtoll_l.constprop.0+0x12>
 800a0fc:	2c2d      	cmp	r4, #45	; 0x2d
 800a0fe:	d147      	bne.n	800a190 <_strtoll_l.constprop.0+0xb4>
 800a100:	782c      	ldrb	r4, [r5, #0]
 800a102:	2701      	movs	r7, #1
 800a104:	1c9d      	adds	r5, r3, #2
 800a106:	2e00      	cmp	r6, #0
 800a108:	d077      	beq.n	800a1fa <_strtoll_l.constprop.0+0x11e>
 800a10a:	2e10      	cmp	r6, #16
 800a10c:	d109      	bne.n	800a122 <_strtoll_l.constprop.0+0x46>
 800a10e:	2c30      	cmp	r4, #48	; 0x30
 800a110:	d107      	bne.n	800a122 <_strtoll_l.constprop.0+0x46>
 800a112:	782b      	ldrb	r3, [r5, #0]
 800a114:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a118:	2b58      	cmp	r3, #88	; 0x58
 800a11a:	d169      	bne.n	800a1f0 <_strtoll_l.constprop.0+0x114>
 800a11c:	786c      	ldrb	r4, [r5, #1]
 800a11e:	2610      	movs	r6, #16
 800a120:	3502      	adds	r5, #2
 800a122:	f107 4a00 	add.w	sl, r7, #2147483648	; 0x80000000
 800a126:	f107 3bff 	add.w	fp, r7, #4294967295	; 0xffffffff
 800a12a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 800a12e:	ea4f 79e6 	mov.w	r9, r6, asr #31
 800a132:	4632      	mov	r2, r6
 800a134:	464b      	mov	r3, r9
 800a136:	4658      	mov	r0, fp
 800a138:	4651      	mov	r1, sl
 800a13a:	f7f6 fdad 	bl	8000c98 <__aeabi_uldivmod>
 800a13e:	2300      	movs	r3, #0
 800a140:	9202      	str	r2, [sp, #8]
 800a142:	468c      	mov	ip, r1
 800a144:	4602      	mov	r2, r0
 800a146:	4619      	mov	r1, r3
 800a148:	4618      	mov	r0, r3
 800a14a:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a14e:	f1be 0f09 	cmp.w	lr, #9
 800a152:	d822      	bhi.n	800a19a <_strtoll_l.constprop.0+0xbe>
 800a154:	4674      	mov	r4, lr
 800a156:	42a6      	cmp	r6, r4
 800a158:	dd30      	ble.n	800a1bc <_strtoll_l.constprop.0+0xe0>
 800a15a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a15e:	d014      	beq.n	800a18a <_strtoll_l.constprop.0+0xae>
 800a160:	4282      	cmp	r2, r0
 800a162:	eb7c 0301 	sbcs.w	r3, ip, r1
 800a166:	d326      	bcc.n	800a1b6 <_strtoll_l.constprop.0+0xda>
 800a168:	458c      	cmp	ip, r1
 800a16a:	bf08      	it	eq
 800a16c:	4282      	cmpeq	r2, r0
 800a16e:	d102      	bne.n	800a176 <_strtoll_l.constprop.0+0x9a>
 800a170:	9b02      	ldr	r3, [sp, #8]
 800a172:	42a3      	cmp	r3, r4
 800a174:	db1f      	blt.n	800a1b6 <_strtoll_l.constprop.0+0xda>
 800a176:	4371      	muls	r1, r6
 800a178:	fb00 1109 	mla	r1, r0, r9, r1
 800a17c:	fba6 0300 	umull	r0, r3, r6, r0
 800a180:	4419      	add	r1, r3
 800a182:	1820      	adds	r0, r4, r0
 800a184:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 800a188:	2301      	movs	r3, #1
 800a18a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a18e:	e7dc      	b.n	800a14a <_strtoll_l.constprop.0+0x6e>
 800a190:	2c2b      	cmp	r4, #43	; 0x2b
 800a192:	bf04      	itt	eq
 800a194:	782c      	ldrbeq	r4, [r5, #0]
 800a196:	1c9d      	addeq	r5, r3, #2
 800a198:	e7b5      	b.n	800a106 <_strtoll_l.constprop.0+0x2a>
 800a19a:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a19e:	f1be 0f19 	cmp.w	lr, #25
 800a1a2:	d801      	bhi.n	800a1a8 <_strtoll_l.constprop.0+0xcc>
 800a1a4:	3c37      	subs	r4, #55	; 0x37
 800a1a6:	e7d6      	b.n	800a156 <_strtoll_l.constprop.0+0x7a>
 800a1a8:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a1ac:	f1be 0f19 	cmp.w	lr, #25
 800a1b0:	d804      	bhi.n	800a1bc <_strtoll_l.constprop.0+0xe0>
 800a1b2:	3c57      	subs	r4, #87	; 0x57
 800a1b4:	e7cf      	b.n	800a156 <_strtoll_l.constprop.0+0x7a>
 800a1b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a1ba:	e7e6      	b.n	800a18a <_strtoll_l.constprop.0+0xae>
 800a1bc:	1c5a      	adds	r2, r3, #1
 800a1be:	d109      	bne.n	800a1d4 <_strtoll_l.constprop.0+0xf8>
 800a1c0:	9a03      	ldr	r2, [sp, #12]
 800a1c2:	2322      	movs	r3, #34	; 0x22
 800a1c4:	6013      	str	r3, [r2, #0]
 800a1c6:	9b01      	ldr	r3, [sp, #4]
 800a1c8:	4658      	mov	r0, fp
 800a1ca:	4651      	mov	r1, sl
 800a1cc:	b953      	cbnz	r3, 800a1e4 <_strtoll_l.constprop.0+0x108>
 800a1ce:	b005      	add	sp, #20
 800a1d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1d4:	b117      	cbz	r7, 800a1dc <_strtoll_l.constprop.0+0x100>
 800a1d6:	4240      	negs	r0, r0
 800a1d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800a1dc:	9a01      	ldr	r2, [sp, #4]
 800a1de:	2a00      	cmp	r2, #0
 800a1e0:	d0f5      	beq.n	800a1ce <_strtoll_l.constprop.0+0xf2>
 800a1e2:	b10b      	cbz	r3, 800a1e8 <_strtoll_l.constprop.0+0x10c>
 800a1e4:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800a1e8:	9b01      	ldr	r3, [sp, #4]
 800a1ea:	f8c3 8000 	str.w	r8, [r3]
 800a1ee:	e7ee      	b.n	800a1ce <_strtoll_l.constprop.0+0xf2>
 800a1f0:	2430      	movs	r4, #48	; 0x30
 800a1f2:	2e00      	cmp	r6, #0
 800a1f4:	d195      	bne.n	800a122 <_strtoll_l.constprop.0+0x46>
 800a1f6:	2608      	movs	r6, #8
 800a1f8:	e793      	b.n	800a122 <_strtoll_l.constprop.0+0x46>
 800a1fa:	2c30      	cmp	r4, #48	; 0x30
 800a1fc:	d089      	beq.n	800a112 <_strtoll_l.constprop.0+0x36>
 800a1fe:	260a      	movs	r6, #10
 800a200:	e78f      	b.n	800a122 <_strtoll_l.constprop.0+0x46>
 800a202:	bf00      	nop
 800a204:	0800d47d 	.word	0x0800d47d

0800a208 <strtoll>:
 800a208:	4613      	mov	r3, r2
 800a20a:	460a      	mov	r2, r1
 800a20c:	4601      	mov	r1, r0
 800a20e:	4802      	ldr	r0, [pc, #8]	; (800a218 <strtoll+0x10>)
 800a210:	6800      	ldr	r0, [r0, #0]
 800a212:	f7ff bf63 	b.w	800a0dc <_strtoll_l.constprop.0>
 800a216:	bf00      	nop
 800a218:	200000b0 	.word	0x200000b0

0800a21c <__swbuf_r>:
 800a21c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a21e:	460e      	mov	r6, r1
 800a220:	4614      	mov	r4, r2
 800a222:	4605      	mov	r5, r0
 800a224:	b118      	cbz	r0, 800a22e <__swbuf_r+0x12>
 800a226:	6983      	ldr	r3, [r0, #24]
 800a228:	b90b      	cbnz	r3, 800a22e <__swbuf_r+0x12>
 800a22a:	f001 f88d 	bl	800b348 <__sinit>
 800a22e:	4b21      	ldr	r3, [pc, #132]	; (800a2b4 <__swbuf_r+0x98>)
 800a230:	429c      	cmp	r4, r3
 800a232:	d12b      	bne.n	800a28c <__swbuf_r+0x70>
 800a234:	686c      	ldr	r4, [r5, #4]
 800a236:	69a3      	ldr	r3, [r4, #24]
 800a238:	60a3      	str	r3, [r4, #8]
 800a23a:	89a3      	ldrh	r3, [r4, #12]
 800a23c:	071a      	lsls	r2, r3, #28
 800a23e:	d52f      	bpl.n	800a2a0 <__swbuf_r+0x84>
 800a240:	6923      	ldr	r3, [r4, #16]
 800a242:	b36b      	cbz	r3, 800a2a0 <__swbuf_r+0x84>
 800a244:	6923      	ldr	r3, [r4, #16]
 800a246:	6820      	ldr	r0, [r4, #0]
 800a248:	1ac0      	subs	r0, r0, r3
 800a24a:	6963      	ldr	r3, [r4, #20]
 800a24c:	b2f6      	uxtb	r6, r6
 800a24e:	4283      	cmp	r3, r0
 800a250:	4637      	mov	r7, r6
 800a252:	dc04      	bgt.n	800a25e <__swbuf_r+0x42>
 800a254:	4621      	mov	r1, r4
 800a256:	4628      	mov	r0, r5
 800a258:	f000 ffe2 	bl	800b220 <_fflush_r>
 800a25c:	bb30      	cbnz	r0, 800a2ac <__swbuf_r+0x90>
 800a25e:	68a3      	ldr	r3, [r4, #8]
 800a260:	3b01      	subs	r3, #1
 800a262:	60a3      	str	r3, [r4, #8]
 800a264:	6823      	ldr	r3, [r4, #0]
 800a266:	1c5a      	adds	r2, r3, #1
 800a268:	6022      	str	r2, [r4, #0]
 800a26a:	701e      	strb	r6, [r3, #0]
 800a26c:	6963      	ldr	r3, [r4, #20]
 800a26e:	3001      	adds	r0, #1
 800a270:	4283      	cmp	r3, r0
 800a272:	d004      	beq.n	800a27e <__swbuf_r+0x62>
 800a274:	89a3      	ldrh	r3, [r4, #12]
 800a276:	07db      	lsls	r3, r3, #31
 800a278:	d506      	bpl.n	800a288 <__swbuf_r+0x6c>
 800a27a:	2e0a      	cmp	r6, #10
 800a27c:	d104      	bne.n	800a288 <__swbuf_r+0x6c>
 800a27e:	4621      	mov	r1, r4
 800a280:	4628      	mov	r0, r5
 800a282:	f000 ffcd 	bl	800b220 <_fflush_r>
 800a286:	b988      	cbnz	r0, 800a2ac <__swbuf_r+0x90>
 800a288:	4638      	mov	r0, r7
 800a28a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a28c:	4b0a      	ldr	r3, [pc, #40]	; (800a2b8 <__swbuf_r+0x9c>)
 800a28e:	429c      	cmp	r4, r3
 800a290:	d101      	bne.n	800a296 <__swbuf_r+0x7a>
 800a292:	68ac      	ldr	r4, [r5, #8]
 800a294:	e7cf      	b.n	800a236 <__swbuf_r+0x1a>
 800a296:	4b09      	ldr	r3, [pc, #36]	; (800a2bc <__swbuf_r+0xa0>)
 800a298:	429c      	cmp	r4, r3
 800a29a:	bf08      	it	eq
 800a29c:	68ec      	ldreq	r4, [r5, #12]
 800a29e:	e7ca      	b.n	800a236 <__swbuf_r+0x1a>
 800a2a0:	4621      	mov	r1, r4
 800a2a2:	4628      	mov	r0, r5
 800a2a4:	f000 f81e 	bl	800a2e4 <__swsetup_r>
 800a2a8:	2800      	cmp	r0, #0
 800a2aa:	d0cb      	beq.n	800a244 <__swbuf_r+0x28>
 800a2ac:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a2b0:	e7ea      	b.n	800a288 <__swbuf_r+0x6c>
 800a2b2:	bf00      	nop
 800a2b4:	0800d6f4 	.word	0x0800d6f4
 800a2b8:	0800d714 	.word	0x0800d714
 800a2bc:	0800d6d4 	.word	0x0800d6d4

0800a2c0 <_write_r>:
 800a2c0:	b538      	push	{r3, r4, r5, lr}
 800a2c2:	4d07      	ldr	r5, [pc, #28]	; (800a2e0 <_write_r+0x20>)
 800a2c4:	4604      	mov	r4, r0
 800a2c6:	4608      	mov	r0, r1
 800a2c8:	4611      	mov	r1, r2
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	602a      	str	r2, [r5, #0]
 800a2ce:	461a      	mov	r2, r3
 800a2d0:	f7f9 ff77 	bl	80041c2 <_write>
 800a2d4:	1c43      	adds	r3, r0, #1
 800a2d6:	d102      	bne.n	800a2de <_write_r+0x1e>
 800a2d8:	682b      	ldr	r3, [r5, #0]
 800a2da:	b103      	cbz	r3, 800a2de <_write_r+0x1e>
 800a2dc:	6023      	str	r3, [r4, #0]
 800a2de:	bd38      	pop	{r3, r4, r5, pc}
 800a2e0:	20000f04 	.word	0x20000f04

0800a2e4 <__swsetup_r>:
 800a2e4:	4b32      	ldr	r3, [pc, #200]	; (800a3b0 <__swsetup_r+0xcc>)
 800a2e6:	b570      	push	{r4, r5, r6, lr}
 800a2e8:	681d      	ldr	r5, [r3, #0]
 800a2ea:	4606      	mov	r6, r0
 800a2ec:	460c      	mov	r4, r1
 800a2ee:	b125      	cbz	r5, 800a2fa <__swsetup_r+0x16>
 800a2f0:	69ab      	ldr	r3, [r5, #24]
 800a2f2:	b913      	cbnz	r3, 800a2fa <__swsetup_r+0x16>
 800a2f4:	4628      	mov	r0, r5
 800a2f6:	f001 f827 	bl	800b348 <__sinit>
 800a2fa:	4b2e      	ldr	r3, [pc, #184]	; (800a3b4 <__swsetup_r+0xd0>)
 800a2fc:	429c      	cmp	r4, r3
 800a2fe:	d10f      	bne.n	800a320 <__swsetup_r+0x3c>
 800a300:	686c      	ldr	r4, [r5, #4]
 800a302:	89a3      	ldrh	r3, [r4, #12]
 800a304:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a308:	0719      	lsls	r1, r3, #28
 800a30a:	d42c      	bmi.n	800a366 <__swsetup_r+0x82>
 800a30c:	06dd      	lsls	r5, r3, #27
 800a30e:	d411      	bmi.n	800a334 <__swsetup_r+0x50>
 800a310:	2309      	movs	r3, #9
 800a312:	6033      	str	r3, [r6, #0]
 800a314:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a318:	81a3      	strh	r3, [r4, #12]
 800a31a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a31e:	e03e      	b.n	800a39e <__swsetup_r+0xba>
 800a320:	4b25      	ldr	r3, [pc, #148]	; (800a3b8 <__swsetup_r+0xd4>)
 800a322:	429c      	cmp	r4, r3
 800a324:	d101      	bne.n	800a32a <__swsetup_r+0x46>
 800a326:	68ac      	ldr	r4, [r5, #8]
 800a328:	e7eb      	b.n	800a302 <__swsetup_r+0x1e>
 800a32a:	4b24      	ldr	r3, [pc, #144]	; (800a3bc <__swsetup_r+0xd8>)
 800a32c:	429c      	cmp	r4, r3
 800a32e:	bf08      	it	eq
 800a330:	68ec      	ldreq	r4, [r5, #12]
 800a332:	e7e6      	b.n	800a302 <__swsetup_r+0x1e>
 800a334:	0758      	lsls	r0, r3, #29
 800a336:	d512      	bpl.n	800a35e <__swsetup_r+0x7a>
 800a338:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a33a:	b141      	cbz	r1, 800a34e <__swsetup_r+0x6a>
 800a33c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a340:	4299      	cmp	r1, r3
 800a342:	d002      	beq.n	800a34a <__swsetup_r+0x66>
 800a344:	4630      	mov	r0, r6
 800a346:	f7fe f9ed 	bl	8008724 <_free_r>
 800a34a:	2300      	movs	r3, #0
 800a34c:	6363      	str	r3, [r4, #52]	; 0x34
 800a34e:	89a3      	ldrh	r3, [r4, #12]
 800a350:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a354:	81a3      	strh	r3, [r4, #12]
 800a356:	2300      	movs	r3, #0
 800a358:	6063      	str	r3, [r4, #4]
 800a35a:	6923      	ldr	r3, [r4, #16]
 800a35c:	6023      	str	r3, [r4, #0]
 800a35e:	89a3      	ldrh	r3, [r4, #12]
 800a360:	f043 0308 	orr.w	r3, r3, #8
 800a364:	81a3      	strh	r3, [r4, #12]
 800a366:	6923      	ldr	r3, [r4, #16]
 800a368:	b94b      	cbnz	r3, 800a37e <__swsetup_r+0x9a>
 800a36a:	89a3      	ldrh	r3, [r4, #12]
 800a36c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a370:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a374:	d003      	beq.n	800a37e <__swsetup_r+0x9a>
 800a376:	4621      	mov	r1, r4
 800a378:	4630      	mov	r0, r6
 800a37a:	f001 fc43 	bl	800bc04 <__smakebuf_r>
 800a37e:	89a0      	ldrh	r0, [r4, #12]
 800a380:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a384:	f010 0301 	ands.w	r3, r0, #1
 800a388:	d00a      	beq.n	800a3a0 <__swsetup_r+0xbc>
 800a38a:	2300      	movs	r3, #0
 800a38c:	60a3      	str	r3, [r4, #8]
 800a38e:	6963      	ldr	r3, [r4, #20]
 800a390:	425b      	negs	r3, r3
 800a392:	61a3      	str	r3, [r4, #24]
 800a394:	6923      	ldr	r3, [r4, #16]
 800a396:	b943      	cbnz	r3, 800a3aa <__swsetup_r+0xc6>
 800a398:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a39c:	d1ba      	bne.n	800a314 <__swsetup_r+0x30>
 800a39e:	bd70      	pop	{r4, r5, r6, pc}
 800a3a0:	0781      	lsls	r1, r0, #30
 800a3a2:	bf58      	it	pl
 800a3a4:	6963      	ldrpl	r3, [r4, #20]
 800a3a6:	60a3      	str	r3, [r4, #8]
 800a3a8:	e7f4      	b.n	800a394 <__swsetup_r+0xb0>
 800a3aa:	2000      	movs	r0, #0
 800a3ac:	e7f7      	b.n	800a39e <__swsetup_r+0xba>
 800a3ae:	bf00      	nop
 800a3b0:	200000b0 	.word	0x200000b0
 800a3b4:	0800d6f4 	.word	0x0800d6f4
 800a3b8:	0800d714 	.word	0x0800d714
 800a3bc:	0800d6d4 	.word	0x0800d6d4

0800a3c0 <__assert_func>:
 800a3c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3c2:	4614      	mov	r4, r2
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	4b09      	ldr	r3, [pc, #36]	; (800a3ec <__assert_func+0x2c>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	4605      	mov	r5, r0
 800a3cc:	68d8      	ldr	r0, [r3, #12]
 800a3ce:	b14c      	cbz	r4, 800a3e4 <__assert_func+0x24>
 800a3d0:	4b07      	ldr	r3, [pc, #28]	; (800a3f0 <__assert_func+0x30>)
 800a3d2:	9100      	str	r1, [sp, #0]
 800a3d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a3d8:	4906      	ldr	r1, [pc, #24]	; (800a3f4 <__assert_func+0x34>)
 800a3da:	462b      	mov	r3, r5
 800a3dc:	f001 f832 	bl	800b444 <fiprintf>
 800a3e0:	f002 fc29 	bl	800cc36 <abort>
 800a3e4:	4b04      	ldr	r3, [pc, #16]	; (800a3f8 <__assert_func+0x38>)
 800a3e6:	461c      	mov	r4, r3
 800a3e8:	e7f3      	b.n	800a3d2 <__assert_func+0x12>
 800a3ea:	bf00      	nop
 800a3ec:	200000b0 	.word	0x200000b0
 800a3f0:	0800d608 	.word	0x0800d608
 800a3f4:	0800d615 	.word	0x0800d615
 800a3f8:	0800d643 	.word	0x0800d643

0800a3fc <_close_r>:
 800a3fc:	b538      	push	{r3, r4, r5, lr}
 800a3fe:	4d06      	ldr	r5, [pc, #24]	; (800a418 <_close_r+0x1c>)
 800a400:	2300      	movs	r3, #0
 800a402:	4604      	mov	r4, r0
 800a404:	4608      	mov	r0, r1
 800a406:	602b      	str	r3, [r5, #0]
 800a408:	f7f9 fef7 	bl	80041fa <_close>
 800a40c:	1c43      	adds	r3, r0, #1
 800a40e:	d102      	bne.n	800a416 <_close_r+0x1a>
 800a410:	682b      	ldr	r3, [r5, #0]
 800a412:	b103      	cbz	r3, 800a416 <_close_r+0x1a>
 800a414:	6023      	str	r3, [r4, #0]
 800a416:	bd38      	pop	{r3, r4, r5, pc}
 800a418:	20000f04 	.word	0x20000f04

0800a41c <quorem>:
 800a41c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a420:	6903      	ldr	r3, [r0, #16]
 800a422:	690c      	ldr	r4, [r1, #16]
 800a424:	42a3      	cmp	r3, r4
 800a426:	4607      	mov	r7, r0
 800a428:	f2c0 8081 	blt.w	800a52e <quorem+0x112>
 800a42c:	3c01      	subs	r4, #1
 800a42e:	f101 0814 	add.w	r8, r1, #20
 800a432:	f100 0514 	add.w	r5, r0, #20
 800a436:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a43a:	9301      	str	r3, [sp, #4]
 800a43c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a440:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a444:	3301      	adds	r3, #1
 800a446:	429a      	cmp	r2, r3
 800a448:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a44c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a450:	fbb2 f6f3 	udiv	r6, r2, r3
 800a454:	d331      	bcc.n	800a4ba <quorem+0x9e>
 800a456:	f04f 0e00 	mov.w	lr, #0
 800a45a:	4640      	mov	r0, r8
 800a45c:	46ac      	mov	ip, r5
 800a45e:	46f2      	mov	sl, lr
 800a460:	f850 2b04 	ldr.w	r2, [r0], #4
 800a464:	b293      	uxth	r3, r2
 800a466:	fb06 e303 	mla	r3, r6, r3, lr
 800a46a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a46e:	b29b      	uxth	r3, r3
 800a470:	ebaa 0303 	sub.w	r3, sl, r3
 800a474:	f8dc a000 	ldr.w	sl, [ip]
 800a478:	0c12      	lsrs	r2, r2, #16
 800a47a:	fa13 f38a 	uxtah	r3, r3, sl
 800a47e:	fb06 e202 	mla	r2, r6, r2, lr
 800a482:	9300      	str	r3, [sp, #0]
 800a484:	9b00      	ldr	r3, [sp, #0]
 800a486:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a48a:	b292      	uxth	r2, r2
 800a48c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a490:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a494:	f8bd 3000 	ldrh.w	r3, [sp]
 800a498:	4581      	cmp	r9, r0
 800a49a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a49e:	f84c 3b04 	str.w	r3, [ip], #4
 800a4a2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a4a6:	d2db      	bcs.n	800a460 <quorem+0x44>
 800a4a8:	f855 300b 	ldr.w	r3, [r5, fp]
 800a4ac:	b92b      	cbnz	r3, 800a4ba <quorem+0x9e>
 800a4ae:	9b01      	ldr	r3, [sp, #4]
 800a4b0:	3b04      	subs	r3, #4
 800a4b2:	429d      	cmp	r5, r3
 800a4b4:	461a      	mov	r2, r3
 800a4b6:	d32e      	bcc.n	800a516 <quorem+0xfa>
 800a4b8:	613c      	str	r4, [r7, #16]
 800a4ba:	4638      	mov	r0, r7
 800a4bc:	f001 fecc 	bl	800c258 <__mcmp>
 800a4c0:	2800      	cmp	r0, #0
 800a4c2:	db24      	blt.n	800a50e <quorem+0xf2>
 800a4c4:	3601      	adds	r6, #1
 800a4c6:	4628      	mov	r0, r5
 800a4c8:	f04f 0c00 	mov.w	ip, #0
 800a4cc:	f858 2b04 	ldr.w	r2, [r8], #4
 800a4d0:	f8d0 e000 	ldr.w	lr, [r0]
 800a4d4:	b293      	uxth	r3, r2
 800a4d6:	ebac 0303 	sub.w	r3, ip, r3
 800a4da:	0c12      	lsrs	r2, r2, #16
 800a4dc:	fa13 f38e 	uxtah	r3, r3, lr
 800a4e0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a4e4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a4e8:	b29b      	uxth	r3, r3
 800a4ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a4ee:	45c1      	cmp	r9, r8
 800a4f0:	f840 3b04 	str.w	r3, [r0], #4
 800a4f4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a4f8:	d2e8      	bcs.n	800a4cc <quorem+0xb0>
 800a4fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a4fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a502:	b922      	cbnz	r2, 800a50e <quorem+0xf2>
 800a504:	3b04      	subs	r3, #4
 800a506:	429d      	cmp	r5, r3
 800a508:	461a      	mov	r2, r3
 800a50a:	d30a      	bcc.n	800a522 <quorem+0x106>
 800a50c:	613c      	str	r4, [r7, #16]
 800a50e:	4630      	mov	r0, r6
 800a510:	b003      	add	sp, #12
 800a512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a516:	6812      	ldr	r2, [r2, #0]
 800a518:	3b04      	subs	r3, #4
 800a51a:	2a00      	cmp	r2, #0
 800a51c:	d1cc      	bne.n	800a4b8 <quorem+0x9c>
 800a51e:	3c01      	subs	r4, #1
 800a520:	e7c7      	b.n	800a4b2 <quorem+0x96>
 800a522:	6812      	ldr	r2, [r2, #0]
 800a524:	3b04      	subs	r3, #4
 800a526:	2a00      	cmp	r2, #0
 800a528:	d1f0      	bne.n	800a50c <quorem+0xf0>
 800a52a:	3c01      	subs	r4, #1
 800a52c:	e7eb      	b.n	800a506 <quorem+0xea>
 800a52e:	2000      	movs	r0, #0
 800a530:	e7ee      	b.n	800a510 <quorem+0xf4>
 800a532:	0000      	movs	r0, r0
 800a534:	0000      	movs	r0, r0
	...

0800a538 <_dtoa_r>:
 800a538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a53c:	ed2d 8b04 	vpush	{d8-d9}
 800a540:	ec57 6b10 	vmov	r6, r7, d0
 800a544:	b093      	sub	sp, #76	; 0x4c
 800a546:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a548:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a54c:	9106      	str	r1, [sp, #24]
 800a54e:	ee10 aa10 	vmov	sl, s0
 800a552:	4604      	mov	r4, r0
 800a554:	9209      	str	r2, [sp, #36]	; 0x24
 800a556:	930c      	str	r3, [sp, #48]	; 0x30
 800a558:	46bb      	mov	fp, r7
 800a55a:	b975      	cbnz	r5, 800a57a <_dtoa_r+0x42>
 800a55c:	2010      	movs	r0, #16
 800a55e:	f7fe f8c3 	bl	80086e8 <malloc>
 800a562:	4602      	mov	r2, r0
 800a564:	6260      	str	r0, [r4, #36]	; 0x24
 800a566:	b920      	cbnz	r0, 800a572 <_dtoa_r+0x3a>
 800a568:	4ba7      	ldr	r3, [pc, #668]	; (800a808 <_dtoa_r+0x2d0>)
 800a56a:	21ea      	movs	r1, #234	; 0xea
 800a56c:	48a7      	ldr	r0, [pc, #668]	; (800a80c <_dtoa_r+0x2d4>)
 800a56e:	f7ff ff27 	bl	800a3c0 <__assert_func>
 800a572:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a576:	6005      	str	r5, [r0, #0]
 800a578:	60c5      	str	r5, [r0, #12]
 800a57a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a57c:	6819      	ldr	r1, [r3, #0]
 800a57e:	b151      	cbz	r1, 800a596 <_dtoa_r+0x5e>
 800a580:	685a      	ldr	r2, [r3, #4]
 800a582:	604a      	str	r2, [r1, #4]
 800a584:	2301      	movs	r3, #1
 800a586:	4093      	lsls	r3, r2
 800a588:	608b      	str	r3, [r1, #8]
 800a58a:	4620      	mov	r0, r4
 800a58c:	f001 fbd8 	bl	800bd40 <_Bfree>
 800a590:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a592:	2200      	movs	r2, #0
 800a594:	601a      	str	r2, [r3, #0]
 800a596:	1e3b      	subs	r3, r7, #0
 800a598:	bfaa      	itet	ge
 800a59a:	2300      	movge	r3, #0
 800a59c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a5a0:	f8c8 3000 	strge.w	r3, [r8]
 800a5a4:	4b9a      	ldr	r3, [pc, #616]	; (800a810 <_dtoa_r+0x2d8>)
 800a5a6:	bfbc      	itt	lt
 800a5a8:	2201      	movlt	r2, #1
 800a5aa:	f8c8 2000 	strlt.w	r2, [r8]
 800a5ae:	ea33 030b 	bics.w	r3, r3, fp
 800a5b2:	d11b      	bne.n	800a5ec <_dtoa_r+0xb4>
 800a5b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5b6:	f242 730f 	movw	r3, #9999	; 0x270f
 800a5ba:	6013      	str	r3, [r2, #0]
 800a5bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a5c0:	4333      	orrs	r3, r6
 800a5c2:	f000 8592 	beq.w	800b0ea <_dtoa_r+0xbb2>
 800a5c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a5c8:	b963      	cbnz	r3, 800a5e4 <_dtoa_r+0xac>
 800a5ca:	4b92      	ldr	r3, [pc, #584]	; (800a814 <_dtoa_r+0x2dc>)
 800a5cc:	e022      	b.n	800a614 <_dtoa_r+0xdc>
 800a5ce:	4b92      	ldr	r3, [pc, #584]	; (800a818 <_dtoa_r+0x2e0>)
 800a5d0:	9301      	str	r3, [sp, #4]
 800a5d2:	3308      	adds	r3, #8
 800a5d4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a5d6:	6013      	str	r3, [r2, #0]
 800a5d8:	9801      	ldr	r0, [sp, #4]
 800a5da:	b013      	add	sp, #76	; 0x4c
 800a5dc:	ecbd 8b04 	vpop	{d8-d9}
 800a5e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5e4:	4b8b      	ldr	r3, [pc, #556]	; (800a814 <_dtoa_r+0x2dc>)
 800a5e6:	9301      	str	r3, [sp, #4]
 800a5e8:	3303      	adds	r3, #3
 800a5ea:	e7f3      	b.n	800a5d4 <_dtoa_r+0x9c>
 800a5ec:	2200      	movs	r2, #0
 800a5ee:	2300      	movs	r3, #0
 800a5f0:	4650      	mov	r0, sl
 800a5f2:	4659      	mov	r1, fp
 800a5f4:	f7f6 fa70 	bl	8000ad8 <__aeabi_dcmpeq>
 800a5f8:	ec4b ab19 	vmov	d9, sl, fp
 800a5fc:	4680      	mov	r8, r0
 800a5fe:	b158      	cbz	r0, 800a618 <_dtoa_r+0xe0>
 800a600:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a602:	2301      	movs	r3, #1
 800a604:	6013      	str	r3, [r2, #0]
 800a606:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a608:	2b00      	cmp	r3, #0
 800a60a:	f000 856b 	beq.w	800b0e4 <_dtoa_r+0xbac>
 800a60e:	4883      	ldr	r0, [pc, #524]	; (800a81c <_dtoa_r+0x2e4>)
 800a610:	6018      	str	r0, [r3, #0]
 800a612:	1e43      	subs	r3, r0, #1
 800a614:	9301      	str	r3, [sp, #4]
 800a616:	e7df      	b.n	800a5d8 <_dtoa_r+0xa0>
 800a618:	ec4b ab10 	vmov	d0, sl, fp
 800a61c:	aa10      	add	r2, sp, #64	; 0x40
 800a61e:	a911      	add	r1, sp, #68	; 0x44
 800a620:	4620      	mov	r0, r4
 800a622:	f001 ff3b 	bl	800c49c <__d2b>
 800a626:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a62a:	ee08 0a10 	vmov	s16, r0
 800a62e:	2d00      	cmp	r5, #0
 800a630:	f000 8084 	beq.w	800a73c <_dtoa_r+0x204>
 800a634:	ee19 3a90 	vmov	r3, s19
 800a638:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a63c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a640:	4656      	mov	r6, sl
 800a642:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a646:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a64a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a64e:	4b74      	ldr	r3, [pc, #464]	; (800a820 <_dtoa_r+0x2e8>)
 800a650:	2200      	movs	r2, #0
 800a652:	4630      	mov	r0, r6
 800a654:	4639      	mov	r1, r7
 800a656:	f7f5 fe1f 	bl	8000298 <__aeabi_dsub>
 800a65a:	a365      	add	r3, pc, #404	; (adr r3, 800a7f0 <_dtoa_r+0x2b8>)
 800a65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a660:	f7f5 ffd2 	bl	8000608 <__aeabi_dmul>
 800a664:	a364      	add	r3, pc, #400	; (adr r3, 800a7f8 <_dtoa_r+0x2c0>)
 800a666:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a66a:	f7f5 fe17 	bl	800029c <__adddf3>
 800a66e:	4606      	mov	r6, r0
 800a670:	4628      	mov	r0, r5
 800a672:	460f      	mov	r7, r1
 800a674:	f7f5 ff5e 	bl	8000534 <__aeabi_i2d>
 800a678:	a361      	add	r3, pc, #388	; (adr r3, 800a800 <_dtoa_r+0x2c8>)
 800a67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a67e:	f7f5 ffc3 	bl	8000608 <__aeabi_dmul>
 800a682:	4602      	mov	r2, r0
 800a684:	460b      	mov	r3, r1
 800a686:	4630      	mov	r0, r6
 800a688:	4639      	mov	r1, r7
 800a68a:	f7f5 fe07 	bl	800029c <__adddf3>
 800a68e:	4606      	mov	r6, r0
 800a690:	460f      	mov	r7, r1
 800a692:	f7f6 fa69 	bl	8000b68 <__aeabi_d2iz>
 800a696:	2200      	movs	r2, #0
 800a698:	9000      	str	r0, [sp, #0]
 800a69a:	2300      	movs	r3, #0
 800a69c:	4630      	mov	r0, r6
 800a69e:	4639      	mov	r1, r7
 800a6a0:	f7f6 fa24 	bl	8000aec <__aeabi_dcmplt>
 800a6a4:	b150      	cbz	r0, 800a6bc <_dtoa_r+0x184>
 800a6a6:	9800      	ldr	r0, [sp, #0]
 800a6a8:	f7f5 ff44 	bl	8000534 <__aeabi_i2d>
 800a6ac:	4632      	mov	r2, r6
 800a6ae:	463b      	mov	r3, r7
 800a6b0:	f7f6 fa12 	bl	8000ad8 <__aeabi_dcmpeq>
 800a6b4:	b910      	cbnz	r0, 800a6bc <_dtoa_r+0x184>
 800a6b6:	9b00      	ldr	r3, [sp, #0]
 800a6b8:	3b01      	subs	r3, #1
 800a6ba:	9300      	str	r3, [sp, #0]
 800a6bc:	9b00      	ldr	r3, [sp, #0]
 800a6be:	2b16      	cmp	r3, #22
 800a6c0:	d85a      	bhi.n	800a778 <_dtoa_r+0x240>
 800a6c2:	9a00      	ldr	r2, [sp, #0]
 800a6c4:	4b57      	ldr	r3, [pc, #348]	; (800a824 <_dtoa_r+0x2ec>)
 800a6c6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a6ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6ce:	ec51 0b19 	vmov	r0, r1, d9
 800a6d2:	f7f6 fa0b 	bl	8000aec <__aeabi_dcmplt>
 800a6d6:	2800      	cmp	r0, #0
 800a6d8:	d050      	beq.n	800a77c <_dtoa_r+0x244>
 800a6da:	9b00      	ldr	r3, [sp, #0]
 800a6dc:	3b01      	subs	r3, #1
 800a6de:	9300      	str	r3, [sp, #0]
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a6e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a6e6:	1b5d      	subs	r5, r3, r5
 800a6e8:	1e6b      	subs	r3, r5, #1
 800a6ea:	9305      	str	r3, [sp, #20]
 800a6ec:	bf45      	ittet	mi
 800a6ee:	f1c5 0301 	rsbmi	r3, r5, #1
 800a6f2:	9304      	strmi	r3, [sp, #16]
 800a6f4:	2300      	movpl	r3, #0
 800a6f6:	2300      	movmi	r3, #0
 800a6f8:	bf4c      	ite	mi
 800a6fa:	9305      	strmi	r3, [sp, #20]
 800a6fc:	9304      	strpl	r3, [sp, #16]
 800a6fe:	9b00      	ldr	r3, [sp, #0]
 800a700:	2b00      	cmp	r3, #0
 800a702:	db3d      	blt.n	800a780 <_dtoa_r+0x248>
 800a704:	9b05      	ldr	r3, [sp, #20]
 800a706:	9a00      	ldr	r2, [sp, #0]
 800a708:	920a      	str	r2, [sp, #40]	; 0x28
 800a70a:	4413      	add	r3, r2
 800a70c:	9305      	str	r3, [sp, #20]
 800a70e:	2300      	movs	r3, #0
 800a710:	9307      	str	r3, [sp, #28]
 800a712:	9b06      	ldr	r3, [sp, #24]
 800a714:	2b09      	cmp	r3, #9
 800a716:	f200 8089 	bhi.w	800a82c <_dtoa_r+0x2f4>
 800a71a:	2b05      	cmp	r3, #5
 800a71c:	bfc4      	itt	gt
 800a71e:	3b04      	subgt	r3, #4
 800a720:	9306      	strgt	r3, [sp, #24]
 800a722:	9b06      	ldr	r3, [sp, #24]
 800a724:	f1a3 0302 	sub.w	r3, r3, #2
 800a728:	bfcc      	ite	gt
 800a72a:	2500      	movgt	r5, #0
 800a72c:	2501      	movle	r5, #1
 800a72e:	2b03      	cmp	r3, #3
 800a730:	f200 8087 	bhi.w	800a842 <_dtoa_r+0x30a>
 800a734:	e8df f003 	tbb	[pc, r3]
 800a738:	59383a2d 	.word	0x59383a2d
 800a73c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a740:	441d      	add	r5, r3
 800a742:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a746:	2b20      	cmp	r3, #32
 800a748:	bfc1      	itttt	gt
 800a74a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a74e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a752:	fa0b f303 	lslgt.w	r3, fp, r3
 800a756:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a75a:	bfda      	itte	le
 800a75c:	f1c3 0320 	rsble	r3, r3, #32
 800a760:	fa06 f003 	lslle.w	r0, r6, r3
 800a764:	4318      	orrgt	r0, r3
 800a766:	f7f5 fed5 	bl	8000514 <__aeabi_ui2d>
 800a76a:	2301      	movs	r3, #1
 800a76c:	4606      	mov	r6, r0
 800a76e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a772:	3d01      	subs	r5, #1
 800a774:	930e      	str	r3, [sp, #56]	; 0x38
 800a776:	e76a      	b.n	800a64e <_dtoa_r+0x116>
 800a778:	2301      	movs	r3, #1
 800a77a:	e7b2      	b.n	800a6e2 <_dtoa_r+0x1aa>
 800a77c:	900b      	str	r0, [sp, #44]	; 0x2c
 800a77e:	e7b1      	b.n	800a6e4 <_dtoa_r+0x1ac>
 800a780:	9b04      	ldr	r3, [sp, #16]
 800a782:	9a00      	ldr	r2, [sp, #0]
 800a784:	1a9b      	subs	r3, r3, r2
 800a786:	9304      	str	r3, [sp, #16]
 800a788:	4253      	negs	r3, r2
 800a78a:	9307      	str	r3, [sp, #28]
 800a78c:	2300      	movs	r3, #0
 800a78e:	930a      	str	r3, [sp, #40]	; 0x28
 800a790:	e7bf      	b.n	800a712 <_dtoa_r+0x1da>
 800a792:	2300      	movs	r3, #0
 800a794:	9308      	str	r3, [sp, #32]
 800a796:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a798:	2b00      	cmp	r3, #0
 800a79a:	dc55      	bgt.n	800a848 <_dtoa_r+0x310>
 800a79c:	2301      	movs	r3, #1
 800a79e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a7a2:	461a      	mov	r2, r3
 800a7a4:	9209      	str	r2, [sp, #36]	; 0x24
 800a7a6:	e00c      	b.n	800a7c2 <_dtoa_r+0x28a>
 800a7a8:	2301      	movs	r3, #1
 800a7aa:	e7f3      	b.n	800a794 <_dtoa_r+0x25c>
 800a7ac:	2300      	movs	r3, #0
 800a7ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a7b0:	9308      	str	r3, [sp, #32]
 800a7b2:	9b00      	ldr	r3, [sp, #0]
 800a7b4:	4413      	add	r3, r2
 800a7b6:	9302      	str	r3, [sp, #8]
 800a7b8:	3301      	adds	r3, #1
 800a7ba:	2b01      	cmp	r3, #1
 800a7bc:	9303      	str	r3, [sp, #12]
 800a7be:	bfb8      	it	lt
 800a7c0:	2301      	movlt	r3, #1
 800a7c2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800a7c4:	2200      	movs	r2, #0
 800a7c6:	6042      	str	r2, [r0, #4]
 800a7c8:	2204      	movs	r2, #4
 800a7ca:	f102 0614 	add.w	r6, r2, #20
 800a7ce:	429e      	cmp	r6, r3
 800a7d0:	6841      	ldr	r1, [r0, #4]
 800a7d2:	d93d      	bls.n	800a850 <_dtoa_r+0x318>
 800a7d4:	4620      	mov	r0, r4
 800a7d6:	f001 fa73 	bl	800bcc0 <_Balloc>
 800a7da:	9001      	str	r0, [sp, #4]
 800a7dc:	2800      	cmp	r0, #0
 800a7de:	d13b      	bne.n	800a858 <_dtoa_r+0x320>
 800a7e0:	4b11      	ldr	r3, [pc, #68]	; (800a828 <_dtoa_r+0x2f0>)
 800a7e2:	4602      	mov	r2, r0
 800a7e4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800a7e8:	e6c0      	b.n	800a56c <_dtoa_r+0x34>
 800a7ea:	2301      	movs	r3, #1
 800a7ec:	e7df      	b.n	800a7ae <_dtoa_r+0x276>
 800a7ee:	bf00      	nop
 800a7f0:	636f4361 	.word	0x636f4361
 800a7f4:	3fd287a7 	.word	0x3fd287a7
 800a7f8:	8b60c8b3 	.word	0x8b60c8b3
 800a7fc:	3fc68a28 	.word	0x3fc68a28
 800a800:	509f79fb 	.word	0x509f79fb
 800a804:	3fd34413 	.word	0x3fd34413
 800a808:	0800d651 	.word	0x0800d651
 800a80c:	0800d668 	.word	0x0800d668
 800a810:	7ff00000 	.word	0x7ff00000
 800a814:	0800d64d 	.word	0x0800d64d
 800a818:	0800d644 	.word	0x0800d644
 800a81c:	0800d595 	.word	0x0800d595
 800a820:	3ff80000 	.word	0x3ff80000
 800a824:	0800d838 	.word	0x0800d838
 800a828:	0800d6c3 	.word	0x0800d6c3
 800a82c:	2501      	movs	r5, #1
 800a82e:	2300      	movs	r3, #0
 800a830:	9306      	str	r3, [sp, #24]
 800a832:	9508      	str	r5, [sp, #32]
 800a834:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800a838:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a83c:	2200      	movs	r2, #0
 800a83e:	2312      	movs	r3, #18
 800a840:	e7b0      	b.n	800a7a4 <_dtoa_r+0x26c>
 800a842:	2301      	movs	r3, #1
 800a844:	9308      	str	r3, [sp, #32]
 800a846:	e7f5      	b.n	800a834 <_dtoa_r+0x2fc>
 800a848:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a84a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800a84e:	e7b8      	b.n	800a7c2 <_dtoa_r+0x28a>
 800a850:	3101      	adds	r1, #1
 800a852:	6041      	str	r1, [r0, #4]
 800a854:	0052      	lsls	r2, r2, #1
 800a856:	e7b8      	b.n	800a7ca <_dtoa_r+0x292>
 800a858:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a85a:	9a01      	ldr	r2, [sp, #4]
 800a85c:	601a      	str	r2, [r3, #0]
 800a85e:	9b03      	ldr	r3, [sp, #12]
 800a860:	2b0e      	cmp	r3, #14
 800a862:	f200 809d 	bhi.w	800a9a0 <_dtoa_r+0x468>
 800a866:	2d00      	cmp	r5, #0
 800a868:	f000 809a 	beq.w	800a9a0 <_dtoa_r+0x468>
 800a86c:	9b00      	ldr	r3, [sp, #0]
 800a86e:	2b00      	cmp	r3, #0
 800a870:	dd32      	ble.n	800a8d8 <_dtoa_r+0x3a0>
 800a872:	4ab7      	ldr	r2, [pc, #732]	; (800ab50 <_dtoa_r+0x618>)
 800a874:	f003 030f 	and.w	r3, r3, #15
 800a878:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800a87c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a880:	9b00      	ldr	r3, [sp, #0]
 800a882:	05d8      	lsls	r0, r3, #23
 800a884:	ea4f 1723 	mov.w	r7, r3, asr #4
 800a888:	d516      	bpl.n	800a8b8 <_dtoa_r+0x380>
 800a88a:	4bb2      	ldr	r3, [pc, #712]	; (800ab54 <_dtoa_r+0x61c>)
 800a88c:	ec51 0b19 	vmov	r0, r1, d9
 800a890:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a894:	f7f5 ffe2 	bl	800085c <__aeabi_ddiv>
 800a898:	f007 070f 	and.w	r7, r7, #15
 800a89c:	4682      	mov	sl, r0
 800a89e:	468b      	mov	fp, r1
 800a8a0:	2503      	movs	r5, #3
 800a8a2:	4eac      	ldr	r6, [pc, #688]	; (800ab54 <_dtoa_r+0x61c>)
 800a8a4:	b957      	cbnz	r7, 800a8bc <_dtoa_r+0x384>
 800a8a6:	4642      	mov	r2, r8
 800a8a8:	464b      	mov	r3, r9
 800a8aa:	4650      	mov	r0, sl
 800a8ac:	4659      	mov	r1, fp
 800a8ae:	f7f5 ffd5 	bl	800085c <__aeabi_ddiv>
 800a8b2:	4682      	mov	sl, r0
 800a8b4:	468b      	mov	fp, r1
 800a8b6:	e028      	b.n	800a90a <_dtoa_r+0x3d2>
 800a8b8:	2502      	movs	r5, #2
 800a8ba:	e7f2      	b.n	800a8a2 <_dtoa_r+0x36a>
 800a8bc:	07f9      	lsls	r1, r7, #31
 800a8be:	d508      	bpl.n	800a8d2 <_dtoa_r+0x39a>
 800a8c0:	4640      	mov	r0, r8
 800a8c2:	4649      	mov	r1, r9
 800a8c4:	e9d6 2300 	ldrd	r2, r3, [r6]
 800a8c8:	f7f5 fe9e 	bl	8000608 <__aeabi_dmul>
 800a8cc:	3501      	adds	r5, #1
 800a8ce:	4680      	mov	r8, r0
 800a8d0:	4689      	mov	r9, r1
 800a8d2:	107f      	asrs	r7, r7, #1
 800a8d4:	3608      	adds	r6, #8
 800a8d6:	e7e5      	b.n	800a8a4 <_dtoa_r+0x36c>
 800a8d8:	f000 809b 	beq.w	800aa12 <_dtoa_r+0x4da>
 800a8dc:	9b00      	ldr	r3, [sp, #0]
 800a8de:	4f9d      	ldr	r7, [pc, #628]	; (800ab54 <_dtoa_r+0x61c>)
 800a8e0:	425e      	negs	r6, r3
 800a8e2:	4b9b      	ldr	r3, [pc, #620]	; (800ab50 <_dtoa_r+0x618>)
 800a8e4:	f006 020f 	and.w	r2, r6, #15
 800a8e8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a8ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8f0:	ec51 0b19 	vmov	r0, r1, d9
 800a8f4:	f7f5 fe88 	bl	8000608 <__aeabi_dmul>
 800a8f8:	1136      	asrs	r6, r6, #4
 800a8fa:	4682      	mov	sl, r0
 800a8fc:	468b      	mov	fp, r1
 800a8fe:	2300      	movs	r3, #0
 800a900:	2502      	movs	r5, #2
 800a902:	2e00      	cmp	r6, #0
 800a904:	d17a      	bne.n	800a9fc <_dtoa_r+0x4c4>
 800a906:	2b00      	cmp	r3, #0
 800a908:	d1d3      	bne.n	800a8b2 <_dtoa_r+0x37a>
 800a90a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	f000 8082 	beq.w	800aa16 <_dtoa_r+0x4de>
 800a912:	4b91      	ldr	r3, [pc, #580]	; (800ab58 <_dtoa_r+0x620>)
 800a914:	2200      	movs	r2, #0
 800a916:	4650      	mov	r0, sl
 800a918:	4659      	mov	r1, fp
 800a91a:	f7f6 f8e7 	bl	8000aec <__aeabi_dcmplt>
 800a91e:	2800      	cmp	r0, #0
 800a920:	d079      	beq.n	800aa16 <_dtoa_r+0x4de>
 800a922:	9b03      	ldr	r3, [sp, #12]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d076      	beq.n	800aa16 <_dtoa_r+0x4de>
 800a928:	9b02      	ldr	r3, [sp, #8]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	dd36      	ble.n	800a99c <_dtoa_r+0x464>
 800a92e:	9b00      	ldr	r3, [sp, #0]
 800a930:	4650      	mov	r0, sl
 800a932:	4659      	mov	r1, fp
 800a934:	1e5f      	subs	r7, r3, #1
 800a936:	2200      	movs	r2, #0
 800a938:	4b88      	ldr	r3, [pc, #544]	; (800ab5c <_dtoa_r+0x624>)
 800a93a:	f7f5 fe65 	bl	8000608 <__aeabi_dmul>
 800a93e:	9e02      	ldr	r6, [sp, #8]
 800a940:	4682      	mov	sl, r0
 800a942:	468b      	mov	fp, r1
 800a944:	3501      	adds	r5, #1
 800a946:	4628      	mov	r0, r5
 800a948:	f7f5 fdf4 	bl	8000534 <__aeabi_i2d>
 800a94c:	4652      	mov	r2, sl
 800a94e:	465b      	mov	r3, fp
 800a950:	f7f5 fe5a 	bl	8000608 <__aeabi_dmul>
 800a954:	4b82      	ldr	r3, [pc, #520]	; (800ab60 <_dtoa_r+0x628>)
 800a956:	2200      	movs	r2, #0
 800a958:	f7f5 fca0 	bl	800029c <__adddf3>
 800a95c:	46d0      	mov	r8, sl
 800a95e:	46d9      	mov	r9, fp
 800a960:	4682      	mov	sl, r0
 800a962:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800a966:	2e00      	cmp	r6, #0
 800a968:	d158      	bne.n	800aa1c <_dtoa_r+0x4e4>
 800a96a:	4b7e      	ldr	r3, [pc, #504]	; (800ab64 <_dtoa_r+0x62c>)
 800a96c:	2200      	movs	r2, #0
 800a96e:	4640      	mov	r0, r8
 800a970:	4649      	mov	r1, r9
 800a972:	f7f5 fc91 	bl	8000298 <__aeabi_dsub>
 800a976:	4652      	mov	r2, sl
 800a978:	465b      	mov	r3, fp
 800a97a:	4680      	mov	r8, r0
 800a97c:	4689      	mov	r9, r1
 800a97e:	f7f6 f8d3 	bl	8000b28 <__aeabi_dcmpgt>
 800a982:	2800      	cmp	r0, #0
 800a984:	f040 8295 	bne.w	800aeb2 <_dtoa_r+0x97a>
 800a988:	4652      	mov	r2, sl
 800a98a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800a98e:	4640      	mov	r0, r8
 800a990:	4649      	mov	r1, r9
 800a992:	f7f6 f8ab 	bl	8000aec <__aeabi_dcmplt>
 800a996:	2800      	cmp	r0, #0
 800a998:	f040 8289 	bne.w	800aeae <_dtoa_r+0x976>
 800a99c:	ec5b ab19 	vmov	sl, fp, d9
 800a9a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	f2c0 8148 	blt.w	800ac38 <_dtoa_r+0x700>
 800a9a8:	9a00      	ldr	r2, [sp, #0]
 800a9aa:	2a0e      	cmp	r2, #14
 800a9ac:	f300 8144 	bgt.w	800ac38 <_dtoa_r+0x700>
 800a9b0:	4b67      	ldr	r3, [pc, #412]	; (800ab50 <_dtoa_r+0x618>)
 800a9b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a9b6:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a9ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a9bc:	2b00      	cmp	r3, #0
 800a9be:	f280 80d5 	bge.w	800ab6c <_dtoa_r+0x634>
 800a9c2:	9b03      	ldr	r3, [sp, #12]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	f300 80d1 	bgt.w	800ab6c <_dtoa_r+0x634>
 800a9ca:	f040 826f 	bne.w	800aeac <_dtoa_r+0x974>
 800a9ce:	4b65      	ldr	r3, [pc, #404]	; (800ab64 <_dtoa_r+0x62c>)
 800a9d0:	2200      	movs	r2, #0
 800a9d2:	4640      	mov	r0, r8
 800a9d4:	4649      	mov	r1, r9
 800a9d6:	f7f5 fe17 	bl	8000608 <__aeabi_dmul>
 800a9da:	4652      	mov	r2, sl
 800a9dc:	465b      	mov	r3, fp
 800a9de:	f7f6 f899 	bl	8000b14 <__aeabi_dcmpge>
 800a9e2:	9e03      	ldr	r6, [sp, #12]
 800a9e4:	4637      	mov	r7, r6
 800a9e6:	2800      	cmp	r0, #0
 800a9e8:	f040 8245 	bne.w	800ae76 <_dtoa_r+0x93e>
 800a9ec:	9d01      	ldr	r5, [sp, #4]
 800a9ee:	2331      	movs	r3, #49	; 0x31
 800a9f0:	f805 3b01 	strb.w	r3, [r5], #1
 800a9f4:	9b00      	ldr	r3, [sp, #0]
 800a9f6:	3301      	adds	r3, #1
 800a9f8:	9300      	str	r3, [sp, #0]
 800a9fa:	e240      	b.n	800ae7e <_dtoa_r+0x946>
 800a9fc:	07f2      	lsls	r2, r6, #31
 800a9fe:	d505      	bpl.n	800aa0c <_dtoa_r+0x4d4>
 800aa00:	e9d7 2300 	ldrd	r2, r3, [r7]
 800aa04:	f7f5 fe00 	bl	8000608 <__aeabi_dmul>
 800aa08:	3501      	adds	r5, #1
 800aa0a:	2301      	movs	r3, #1
 800aa0c:	1076      	asrs	r6, r6, #1
 800aa0e:	3708      	adds	r7, #8
 800aa10:	e777      	b.n	800a902 <_dtoa_r+0x3ca>
 800aa12:	2502      	movs	r5, #2
 800aa14:	e779      	b.n	800a90a <_dtoa_r+0x3d2>
 800aa16:	9f00      	ldr	r7, [sp, #0]
 800aa18:	9e03      	ldr	r6, [sp, #12]
 800aa1a:	e794      	b.n	800a946 <_dtoa_r+0x40e>
 800aa1c:	9901      	ldr	r1, [sp, #4]
 800aa1e:	4b4c      	ldr	r3, [pc, #304]	; (800ab50 <_dtoa_r+0x618>)
 800aa20:	4431      	add	r1, r6
 800aa22:	910d      	str	r1, [sp, #52]	; 0x34
 800aa24:	9908      	ldr	r1, [sp, #32]
 800aa26:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800aa2a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800aa2e:	2900      	cmp	r1, #0
 800aa30:	d043      	beq.n	800aaba <_dtoa_r+0x582>
 800aa32:	494d      	ldr	r1, [pc, #308]	; (800ab68 <_dtoa_r+0x630>)
 800aa34:	2000      	movs	r0, #0
 800aa36:	f7f5 ff11 	bl	800085c <__aeabi_ddiv>
 800aa3a:	4652      	mov	r2, sl
 800aa3c:	465b      	mov	r3, fp
 800aa3e:	f7f5 fc2b 	bl	8000298 <__aeabi_dsub>
 800aa42:	9d01      	ldr	r5, [sp, #4]
 800aa44:	4682      	mov	sl, r0
 800aa46:	468b      	mov	fp, r1
 800aa48:	4649      	mov	r1, r9
 800aa4a:	4640      	mov	r0, r8
 800aa4c:	f7f6 f88c 	bl	8000b68 <__aeabi_d2iz>
 800aa50:	4606      	mov	r6, r0
 800aa52:	f7f5 fd6f 	bl	8000534 <__aeabi_i2d>
 800aa56:	4602      	mov	r2, r0
 800aa58:	460b      	mov	r3, r1
 800aa5a:	4640      	mov	r0, r8
 800aa5c:	4649      	mov	r1, r9
 800aa5e:	f7f5 fc1b 	bl	8000298 <__aeabi_dsub>
 800aa62:	3630      	adds	r6, #48	; 0x30
 800aa64:	f805 6b01 	strb.w	r6, [r5], #1
 800aa68:	4652      	mov	r2, sl
 800aa6a:	465b      	mov	r3, fp
 800aa6c:	4680      	mov	r8, r0
 800aa6e:	4689      	mov	r9, r1
 800aa70:	f7f6 f83c 	bl	8000aec <__aeabi_dcmplt>
 800aa74:	2800      	cmp	r0, #0
 800aa76:	d163      	bne.n	800ab40 <_dtoa_r+0x608>
 800aa78:	4642      	mov	r2, r8
 800aa7a:	464b      	mov	r3, r9
 800aa7c:	4936      	ldr	r1, [pc, #216]	; (800ab58 <_dtoa_r+0x620>)
 800aa7e:	2000      	movs	r0, #0
 800aa80:	f7f5 fc0a 	bl	8000298 <__aeabi_dsub>
 800aa84:	4652      	mov	r2, sl
 800aa86:	465b      	mov	r3, fp
 800aa88:	f7f6 f830 	bl	8000aec <__aeabi_dcmplt>
 800aa8c:	2800      	cmp	r0, #0
 800aa8e:	f040 80b5 	bne.w	800abfc <_dtoa_r+0x6c4>
 800aa92:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aa94:	429d      	cmp	r5, r3
 800aa96:	d081      	beq.n	800a99c <_dtoa_r+0x464>
 800aa98:	4b30      	ldr	r3, [pc, #192]	; (800ab5c <_dtoa_r+0x624>)
 800aa9a:	2200      	movs	r2, #0
 800aa9c:	4650      	mov	r0, sl
 800aa9e:	4659      	mov	r1, fp
 800aaa0:	f7f5 fdb2 	bl	8000608 <__aeabi_dmul>
 800aaa4:	4b2d      	ldr	r3, [pc, #180]	; (800ab5c <_dtoa_r+0x624>)
 800aaa6:	4682      	mov	sl, r0
 800aaa8:	468b      	mov	fp, r1
 800aaaa:	4640      	mov	r0, r8
 800aaac:	4649      	mov	r1, r9
 800aaae:	2200      	movs	r2, #0
 800aab0:	f7f5 fdaa 	bl	8000608 <__aeabi_dmul>
 800aab4:	4680      	mov	r8, r0
 800aab6:	4689      	mov	r9, r1
 800aab8:	e7c6      	b.n	800aa48 <_dtoa_r+0x510>
 800aaba:	4650      	mov	r0, sl
 800aabc:	4659      	mov	r1, fp
 800aabe:	f7f5 fda3 	bl	8000608 <__aeabi_dmul>
 800aac2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aac4:	9d01      	ldr	r5, [sp, #4]
 800aac6:	930f      	str	r3, [sp, #60]	; 0x3c
 800aac8:	4682      	mov	sl, r0
 800aaca:	468b      	mov	fp, r1
 800aacc:	4649      	mov	r1, r9
 800aace:	4640      	mov	r0, r8
 800aad0:	f7f6 f84a 	bl	8000b68 <__aeabi_d2iz>
 800aad4:	4606      	mov	r6, r0
 800aad6:	f7f5 fd2d 	bl	8000534 <__aeabi_i2d>
 800aada:	3630      	adds	r6, #48	; 0x30
 800aadc:	4602      	mov	r2, r0
 800aade:	460b      	mov	r3, r1
 800aae0:	4640      	mov	r0, r8
 800aae2:	4649      	mov	r1, r9
 800aae4:	f7f5 fbd8 	bl	8000298 <__aeabi_dsub>
 800aae8:	f805 6b01 	strb.w	r6, [r5], #1
 800aaec:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800aaee:	429d      	cmp	r5, r3
 800aaf0:	4680      	mov	r8, r0
 800aaf2:	4689      	mov	r9, r1
 800aaf4:	f04f 0200 	mov.w	r2, #0
 800aaf8:	d124      	bne.n	800ab44 <_dtoa_r+0x60c>
 800aafa:	4b1b      	ldr	r3, [pc, #108]	; (800ab68 <_dtoa_r+0x630>)
 800aafc:	4650      	mov	r0, sl
 800aafe:	4659      	mov	r1, fp
 800ab00:	f7f5 fbcc 	bl	800029c <__adddf3>
 800ab04:	4602      	mov	r2, r0
 800ab06:	460b      	mov	r3, r1
 800ab08:	4640      	mov	r0, r8
 800ab0a:	4649      	mov	r1, r9
 800ab0c:	f7f6 f80c 	bl	8000b28 <__aeabi_dcmpgt>
 800ab10:	2800      	cmp	r0, #0
 800ab12:	d173      	bne.n	800abfc <_dtoa_r+0x6c4>
 800ab14:	4652      	mov	r2, sl
 800ab16:	465b      	mov	r3, fp
 800ab18:	4913      	ldr	r1, [pc, #76]	; (800ab68 <_dtoa_r+0x630>)
 800ab1a:	2000      	movs	r0, #0
 800ab1c:	f7f5 fbbc 	bl	8000298 <__aeabi_dsub>
 800ab20:	4602      	mov	r2, r0
 800ab22:	460b      	mov	r3, r1
 800ab24:	4640      	mov	r0, r8
 800ab26:	4649      	mov	r1, r9
 800ab28:	f7f5 ffe0 	bl	8000aec <__aeabi_dcmplt>
 800ab2c:	2800      	cmp	r0, #0
 800ab2e:	f43f af35 	beq.w	800a99c <_dtoa_r+0x464>
 800ab32:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800ab34:	1e6b      	subs	r3, r5, #1
 800ab36:	930f      	str	r3, [sp, #60]	; 0x3c
 800ab38:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800ab3c:	2b30      	cmp	r3, #48	; 0x30
 800ab3e:	d0f8      	beq.n	800ab32 <_dtoa_r+0x5fa>
 800ab40:	9700      	str	r7, [sp, #0]
 800ab42:	e049      	b.n	800abd8 <_dtoa_r+0x6a0>
 800ab44:	4b05      	ldr	r3, [pc, #20]	; (800ab5c <_dtoa_r+0x624>)
 800ab46:	f7f5 fd5f 	bl	8000608 <__aeabi_dmul>
 800ab4a:	4680      	mov	r8, r0
 800ab4c:	4689      	mov	r9, r1
 800ab4e:	e7bd      	b.n	800aacc <_dtoa_r+0x594>
 800ab50:	0800d838 	.word	0x0800d838
 800ab54:	0800d810 	.word	0x0800d810
 800ab58:	3ff00000 	.word	0x3ff00000
 800ab5c:	40240000 	.word	0x40240000
 800ab60:	401c0000 	.word	0x401c0000
 800ab64:	40140000 	.word	0x40140000
 800ab68:	3fe00000 	.word	0x3fe00000
 800ab6c:	9d01      	ldr	r5, [sp, #4]
 800ab6e:	4656      	mov	r6, sl
 800ab70:	465f      	mov	r7, fp
 800ab72:	4642      	mov	r2, r8
 800ab74:	464b      	mov	r3, r9
 800ab76:	4630      	mov	r0, r6
 800ab78:	4639      	mov	r1, r7
 800ab7a:	f7f5 fe6f 	bl	800085c <__aeabi_ddiv>
 800ab7e:	f7f5 fff3 	bl	8000b68 <__aeabi_d2iz>
 800ab82:	4682      	mov	sl, r0
 800ab84:	f7f5 fcd6 	bl	8000534 <__aeabi_i2d>
 800ab88:	4642      	mov	r2, r8
 800ab8a:	464b      	mov	r3, r9
 800ab8c:	f7f5 fd3c 	bl	8000608 <__aeabi_dmul>
 800ab90:	4602      	mov	r2, r0
 800ab92:	460b      	mov	r3, r1
 800ab94:	4630      	mov	r0, r6
 800ab96:	4639      	mov	r1, r7
 800ab98:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ab9c:	f7f5 fb7c 	bl	8000298 <__aeabi_dsub>
 800aba0:	f805 6b01 	strb.w	r6, [r5], #1
 800aba4:	9e01      	ldr	r6, [sp, #4]
 800aba6:	9f03      	ldr	r7, [sp, #12]
 800aba8:	1bae      	subs	r6, r5, r6
 800abaa:	42b7      	cmp	r7, r6
 800abac:	4602      	mov	r2, r0
 800abae:	460b      	mov	r3, r1
 800abb0:	d135      	bne.n	800ac1e <_dtoa_r+0x6e6>
 800abb2:	f7f5 fb73 	bl	800029c <__adddf3>
 800abb6:	4642      	mov	r2, r8
 800abb8:	464b      	mov	r3, r9
 800abba:	4606      	mov	r6, r0
 800abbc:	460f      	mov	r7, r1
 800abbe:	f7f5 ffb3 	bl	8000b28 <__aeabi_dcmpgt>
 800abc2:	b9d0      	cbnz	r0, 800abfa <_dtoa_r+0x6c2>
 800abc4:	4642      	mov	r2, r8
 800abc6:	464b      	mov	r3, r9
 800abc8:	4630      	mov	r0, r6
 800abca:	4639      	mov	r1, r7
 800abcc:	f7f5 ff84 	bl	8000ad8 <__aeabi_dcmpeq>
 800abd0:	b110      	cbz	r0, 800abd8 <_dtoa_r+0x6a0>
 800abd2:	f01a 0f01 	tst.w	sl, #1
 800abd6:	d110      	bne.n	800abfa <_dtoa_r+0x6c2>
 800abd8:	4620      	mov	r0, r4
 800abda:	ee18 1a10 	vmov	r1, s16
 800abde:	f001 f8af 	bl	800bd40 <_Bfree>
 800abe2:	2300      	movs	r3, #0
 800abe4:	9800      	ldr	r0, [sp, #0]
 800abe6:	702b      	strb	r3, [r5, #0]
 800abe8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800abea:	3001      	adds	r0, #1
 800abec:	6018      	str	r0, [r3, #0]
 800abee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800abf0:	2b00      	cmp	r3, #0
 800abf2:	f43f acf1 	beq.w	800a5d8 <_dtoa_r+0xa0>
 800abf6:	601d      	str	r5, [r3, #0]
 800abf8:	e4ee      	b.n	800a5d8 <_dtoa_r+0xa0>
 800abfa:	9f00      	ldr	r7, [sp, #0]
 800abfc:	462b      	mov	r3, r5
 800abfe:	461d      	mov	r5, r3
 800ac00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ac04:	2a39      	cmp	r2, #57	; 0x39
 800ac06:	d106      	bne.n	800ac16 <_dtoa_r+0x6de>
 800ac08:	9a01      	ldr	r2, [sp, #4]
 800ac0a:	429a      	cmp	r2, r3
 800ac0c:	d1f7      	bne.n	800abfe <_dtoa_r+0x6c6>
 800ac0e:	9901      	ldr	r1, [sp, #4]
 800ac10:	2230      	movs	r2, #48	; 0x30
 800ac12:	3701      	adds	r7, #1
 800ac14:	700a      	strb	r2, [r1, #0]
 800ac16:	781a      	ldrb	r2, [r3, #0]
 800ac18:	3201      	adds	r2, #1
 800ac1a:	701a      	strb	r2, [r3, #0]
 800ac1c:	e790      	b.n	800ab40 <_dtoa_r+0x608>
 800ac1e:	4ba6      	ldr	r3, [pc, #664]	; (800aeb8 <_dtoa_r+0x980>)
 800ac20:	2200      	movs	r2, #0
 800ac22:	f7f5 fcf1 	bl	8000608 <__aeabi_dmul>
 800ac26:	2200      	movs	r2, #0
 800ac28:	2300      	movs	r3, #0
 800ac2a:	4606      	mov	r6, r0
 800ac2c:	460f      	mov	r7, r1
 800ac2e:	f7f5 ff53 	bl	8000ad8 <__aeabi_dcmpeq>
 800ac32:	2800      	cmp	r0, #0
 800ac34:	d09d      	beq.n	800ab72 <_dtoa_r+0x63a>
 800ac36:	e7cf      	b.n	800abd8 <_dtoa_r+0x6a0>
 800ac38:	9a08      	ldr	r2, [sp, #32]
 800ac3a:	2a00      	cmp	r2, #0
 800ac3c:	f000 80d7 	beq.w	800adee <_dtoa_r+0x8b6>
 800ac40:	9a06      	ldr	r2, [sp, #24]
 800ac42:	2a01      	cmp	r2, #1
 800ac44:	f300 80ba 	bgt.w	800adbc <_dtoa_r+0x884>
 800ac48:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800ac4a:	2a00      	cmp	r2, #0
 800ac4c:	f000 80b2 	beq.w	800adb4 <_dtoa_r+0x87c>
 800ac50:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ac54:	9e07      	ldr	r6, [sp, #28]
 800ac56:	9d04      	ldr	r5, [sp, #16]
 800ac58:	9a04      	ldr	r2, [sp, #16]
 800ac5a:	441a      	add	r2, r3
 800ac5c:	9204      	str	r2, [sp, #16]
 800ac5e:	9a05      	ldr	r2, [sp, #20]
 800ac60:	2101      	movs	r1, #1
 800ac62:	441a      	add	r2, r3
 800ac64:	4620      	mov	r0, r4
 800ac66:	9205      	str	r2, [sp, #20]
 800ac68:	f001 f96c 	bl	800bf44 <__i2b>
 800ac6c:	4607      	mov	r7, r0
 800ac6e:	2d00      	cmp	r5, #0
 800ac70:	dd0c      	ble.n	800ac8c <_dtoa_r+0x754>
 800ac72:	9b05      	ldr	r3, [sp, #20]
 800ac74:	2b00      	cmp	r3, #0
 800ac76:	dd09      	ble.n	800ac8c <_dtoa_r+0x754>
 800ac78:	42ab      	cmp	r3, r5
 800ac7a:	9a04      	ldr	r2, [sp, #16]
 800ac7c:	bfa8      	it	ge
 800ac7e:	462b      	movge	r3, r5
 800ac80:	1ad2      	subs	r2, r2, r3
 800ac82:	9204      	str	r2, [sp, #16]
 800ac84:	9a05      	ldr	r2, [sp, #20]
 800ac86:	1aed      	subs	r5, r5, r3
 800ac88:	1ad3      	subs	r3, r2, r3
 800ac8a:	9305      	str	r3, [sp, #20]
 800ac8c:	9b07      	ldr	r3, [sp, #28]
 800ac8e:	b31b      	cbz	r3, 800acd8 <_dtoa_r+0x7a0>
 800ac90:	9b08      	ldr	r3, [sp, #32]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	f000 80af 	beq.w	800adf6 <_dtoa_r+0x8be>
 800ac98:	2e00      	cmp	r6, #0
 800ac9a:	dd13      	ble.n	800acc4 <_dtoa_r+0x78c>
 800ac9c:	4639      	mov	r1, r7
 800ac9e:	4632      	mov	r2, r6
 800aca0:	4620      	mov	r0, r4
 800aca2:	f001 fa0f 	bl	800c0c4 <__pow5mult>
 800aca6:	ee18 2a10 	vmov	r2, s16
 800acaa:	4601      	mov	r1, r0
 800acac:	4607      	mov	r7, r0
 800acae:	4620      	mov	r0, r4
 800acb0:	f001 f95e 	bl	800bf70 <__multiply>
 800acb4:	ee18 1a10 	vmov	r1, s16
 800acb8:	4680      	mov	r8, r0
 800acba:	4620      	mov	r0, r4
 800acbc:	f001 f840 	bl	800bd40 <_Bfree>
 800acc0:	ee08 8a10 	vmov	s16, r8
 800acc4:	9b07      	ldr	r3, [sp, #28]
 800acc6:	1b9a      	subs	r2, r3, r6
 800acc8:	d006      	beq.n	800acd8 <_dtoa_r+0x7a0>
 800acca:	ee18 1a10 	vmov	r1, s16
 800acce:	4620      	mov	r0, r4
 800acd0:	f001 f9f8 	bl	800c0c4 <__pow5mult>
 800acd4:	ee08 0a10 	vmov	s16, r0
 800acd8:	2101      	movs	r1, #1
 800acda:	4620      	mov	r0, r4
 800acdc:	f001 f932 	bl	800bf44 <__i2b>
 800ace0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	4606      	mov	r6, r0
 800ace6:	f340 8088 	ble.w	800adfa <_dtoa_r+0x8c2>
 800acea:	461a      	mov	r2, r3
 800acec:	4601      	mov	r1, r0
 800acee:	4620      	mov	r0, r4
 800acf0:	f001 f9e8 	bl	800c0c4 <__pow5mult>
 800acf4:	9b06      	ldr	r3, [sp, #24]
 800acf6:	2b01      	cmp	r3, #1
 800acf8:	4606      	mov	r6, r0
 800acfa:	f340 8081 	ble.w	800ae00 <_dtoa_r+0x8c8>
 800acfe:	f04f 0800 	mov.w	r8, #0
 800ad02:	6933      	ldr	r3, [r6, #16]
 800ad04:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800ad08:	6918      	ldr	r0, [r3, #16]
 800ad0a:	f001 f8cb 	bl	800bea4 <__hi0bits>
 800ad0e:	f1c0 0020 	rsb	r0, r0, #32
 800ad12:	9b05      	ldr	r3, [sp, #20]
 800ad14:	4418      	add	r0, r3
 800ad16:	f010 001f 	ands.w	r0, r0, #31
 800ad1a:	f000 8092 	beq.w	800ae42 <_dtoa_r+0x90a>
 800ad1e:	f1c0 0320 	rsb	r3, r0, #32
 800ad22:	2b04      	cmp	r3, #4
 800ad24:	f340 808a 	ble.w	800ae3c <_dtoa_r+0x904>
 800ad28:	f1c0 001c 	rsb	r0, r0, #28
 800ad2c:	9b04      	ldr	r3, [sp, #16]
 800ad2e:	4403      	add	r3, r0
 800ad30:	9304      	str	r3, [sp, #16]
 800ad32:	9b05      	ldr	r3, [sp, #20]
 800ad34:	4403      	add	r3, r0
 800ad36:	4405      	add	r5, r0
 800ad38:	9305      	str	r3, [sp, #20]
 800ad3a:	9b04      	ldr	r3, [sp, #16]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	dd07      	ble.n	800ad50 <_dtoa_r+0x818>
 800ad40:	ee18 1a10 	vmov	r1, s16
 800ad44:	461a      	mov	r2, r3
 800ad46:	4620      	mov	r0, r4
 800ad48:	f001 fa16 	bl	800c178 <__lshift>
 800ad4c:	ee08 0a10 	vmov	s16, r0
 800ad50:	9b05      	ldr	r3, [sp, #20]
 800ad52:	2b00      	cmp	r3, #0
 800ad54:	dd05      	ble.n	800ad62 <_dtoa_r+0x82a>
 800ad56:	4631      	mov	r1, r6
 800ad58:	461a      	mov	r2, r3
 800ad5a:	4620      	mov	r0, r4
 800ad5c:	f001 fa0c 	bl	800c178 <__lshift>
 800ad60:	4606      	mov	r6, r0
 800ad62:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad64:	2b00      	cmp	r3, #0
 800ad66:	d06e      	beq.n	800ae46 <_dtoa_r+0x90e>
 800ad68:	ee18 0a10 	vmov	r0, s16
 800ad6c:	4631      	mov	r1, r6
 800ad6e:	f001 fa73 	bl	800c258 <__mcmp>
 800ad72:	2800      	cmp	r0, #0
 800ad74:	da67      	bge.n	800ae46 <_dtoa_r+0x90e>
 800ad76:	9b00      	ldr	r3, [sp, #0]
 800ad78:	3b01      	subs	r3, #1
 800ad7a:	ee18 1a10 	vmov	r1, s16
 800ad7e:	9300      	str	r3, [sp, #0]
 800ad80:	220a      	movs	r2, #10
 800ad82:	2300      	movs	r3, #0
 800ad84:	4620      	mov	r0, r4
 800ad86:	f000 fffd 	bl	800bd84 <__multadd>
 800ad8a:	9b08      	ldr	r3, [sp, #32]
 800ad8c:	ee08 0a10 	vmov	s16, r0
 800ad90:	2b00      	cmp	r3, #0
 800ad92:	f000 81b1 	beq.w	800b0f8 <_dtoa_r+0xbc0>
 800ad96:	2300      	movs	r3, #0
 800ad98:	4639      	mov	r1, r7
 800ad9a:	220a      	movs	r2, #10
 800ad9c:	4620      	mov	r0, r4
 800ad9e:	f000 fff1 	bl	800bd84 <__multadd>
 800ada2:	9b02      	ldr	r3, [sp, #8]
 800ada4:	2b00      	cmp	r3, #0
 800ada6:	4607      	mov	r7, r0
 800ada8:	f300 808e 	bgt.w	800aec8 <_dtoa_r+0x990>
 800adac:	9b06      	ldr	r3, [sp, #24]
 800adae:	2b02      	cmp	r3, #2
 800adb0:	dc51      	bgt.n	800ae56 <_dtoa_r+0x91e>
 800adb2:	e089      	b.n	800aec8 <_dtoa_r+0x990>
 800adb4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800adb6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800adba:	e74b      	b.n	800ac54 <_dtoa_r+0x71c>
 800adbc:	9b03      	ldr	r3, [sp, #12]
 800adbe:	1e5e      	subs	r6, r3, #1
 800adc0:	9b07      	ldr	r3, [sp, #28]
 800adc2:	42b3      	cmp	r3, r6
 800adc4:	bfbf      	itttt	lt
 800adc6:	9b07      	ldrlt	r3, [sp, #28]
 800adc8:	9607      	strlt	r6, [sp, #28]
 800adca:	1af2      	sublt	r2, r6, r3
 800adcc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800adce:	bfb6      	itet	lt
 800add0:	189b      	addlt	r3, r3, r2
 800add2:	1b9e      	subge	r6, r3, r6
 800add4:	930a      	strlt	r3, [sp, #40]	; 0x28
 800add6:	9b03      	ldr	r3, [sp, #12]
 800add8:	bfb8      	it	lt
 800adda:	2600      	movlt	r6, #0
 800addc:	2b00      	cmp	r3, #0
 800adde:	bfb7      	itett	lt
 800ade0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800ade4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800ade8:	1a9d      	sublt	r5, r3, r2
 800adea:	2300      	movlt	r3, #0
 800adec:	e734      	b.n	800ac58 <_dtoa_r+0x720>
 800adee:	9e07      	ldr	r6, [sp, #28]
 800adf0:	9d04      	ldr	r5, [sp, #16]
 800adf2:	9f08      	ldr	r7, [sp, #32]
 800adf4:	e73b      	b.n	800ac6e <_dtoa_r+0x736>
 800adf6:	9a07      	ldr	r2, [sp, #28]
 800adf8:	e767      	b.n	800acca <_dtoa_r+0x792>
 800adfa:	9b06      	ldr	r3, [sp, #24]
 800adfc:	2b01      	cmp	r3, #1
 800adfe:	dc18      	bgt.n	800ae32 <_dtoa_r+0x8fa>
 800ae00:	f1ba 0f00 	cmp.w	sl, #0
 800ae04:	d115      	bne.n	800ae32 <_dtoa_r+0x8fa>
 800ae06:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ae0a:	b993      	cbnz	r3, 800ae32 <_dtoa_r+0x8fa>
 800ae0c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ae10:	0d1b      	lsrs	r3, r3, #20
 800ae12:	051b      	lsls	r3, r3, #20
 800ae14:	b183      	cbz	r3, 800ae38 <_dtoa_r+0x900>
 800ae16:	9b04      	ldr	r3, [sp, #16]
 800ae18:	3301      	adds	r3, #1
 800ae1a:	9304      	str	r3, [sp, #16]
 800ae1c:	9b05      	ldr	r3, [sp, #20]
 800ae1e:	3301      	adds	r3, #1
 800ae20:	9305      	str	r3, [sp, #20]
 800ae22:	f04f 0801 	mov.w	r8, #1
 800ae26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	f47f af6a 	bne.w	800ad02 <_dtoa_r+0x7ca>
 800ae2e:	2001      	movs	r0, #1
 800ae30:	e76f      	b.n	800ad12 <_dtoa_r+0x7da>
 800ae32:	f04f 0800 	mov.w	r8, #0
 800ae36:	e7f6      	b.n	800ae26 <_dtoa_r+0x8ee>
 800ae38:	4698      	mov	r8, r3
 800ae3a:	e7f4      	b.n	800ae26 <_dtoa_r+0x8ee>
 800ae3c:	f43f af7d 	beq.w	800ad3a <_dtoa_r+0x802>
 800ae40:	4618      	mov	r0, r3
 800ae42:	301c      	adds	r0, #28
 800ae44:	e772      	b.n	800ad2c <_dtoa_r+0x7f4>
 800ae46:	9b03      	ldr	r3, [sp, #12]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	dc37      	bgt.n	800aebc <_dtoa_r+0x984>
 800ae4c:	9b06      	ldr	r3, [sp, #24]
 800ae4e:	2b02      	cmp	r3, #2
 800ae50:	dd34      	ble.n	800aebc <_dtoa_r+0x984>
 800ae52:	9b03      	ldr	r3, [sp, #12]
 800ae54:	9302      	str	r3, [sp, #8]
 800ae56:	9b02      	ldr	r3, [sp, #8]
 800ae58:	b96b      	cbnz	r3, 800ae76 <_dtoa_r+0x93e>
 800ae5a:	4631      	mov	r1, r6
 800ae5c:	2205      	movs	r2, #5
 800ae5e:	4620      	mov	r0, r4
 800ae60:	f000 ff90 	bl	800bd84 <__multadd>
 800ae64:	4601      	mov	r1, r0
 800ae66:	4606      	mov	r6, r0
 800ae68:	ee18 0a10 	vmov	r0, s16
 800ae6c:	f001 f9f4 	bl	800c258 <__mcmp>
 800ae70:	2800      	cmp	r0, #0
 800ae72:	f73f adbb 	bgt.w	800a9ec <_dtoa_r+0x4b4>
 800ae76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae78:	9d01      	ldr	r5, [sp, #4]
 800ae7a:	43db      	mvns	r3, r3
 800ae7c:	9300      	str	r3, [sp, #0]
 800ae7e:	f04f 0800 	mov.w	r8, #0
 800ae82:	4631      	mov	r1, r6
 800ae84:	4620      	mov	r0, r4
 800ae86:	f000 ff5b 	bl	800bd40 <_Bfree>
 800ae8a:	2f00      	cmp	r7, #0
 800ae8c:	f43f aea4 	beq.w	800abd8 <_dtoa_r+0x6a0>
 800ae90:	f1b8 0f00 	cmp.w	r8, #0
 800ae94:	d005      	beq.n	800aea2 <_dtoa_r+0x96a>
 800ae96:	45b8      	cmp	r8, r7
 800ae98:	d003      	beq.n	800aea2 <_dtoa_r+0x96a>
 800ae9a:	4641      	mov	r1, r8
 800ae9c:	4620      	mov	r0, r4
 800ae9e:	f000 ff4f 	bl	800bd40 <_Bfree>
 800aea2:	4639      	mov	r1, r7
 800aea4:	4620      	mov	r0, r4
 800aea6:	f000 ff4b 	bl	800bd40 <_Bfree>
 800aeaa:	e695      	b.n	800abd8 <_dtoa_r+0x6a0>
 800aeac:	2600      	movs	r6, #0
 800aeae:	4637      	mov	r7, r6
 800aeb0:	e7e1      	b.n	800ae76 <_dtoa_r+0x93e>
 800aeb2:	9700      	str	r7, [sp, #0]
 800aeb4:	4637      	mov	r7, r6
 800aeb6:	e599      	b.n	800a9ec <_dtoa_r+0x4b4>
 800aeb8:	40240000 	.word	0x40240000
 800aebc:	9b08      	ldr	r3, [sp, #32]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	f000 80ca 	beq.w	800b058 <_dtoa_r+0xb20>
 800aec4:	9b03      	ldr	r3, [sp, #12]
 800aec6:	9302      	str	r3, [sp, #8]
 800aec8:	2d00      	cmp	r5, #0
 800aeca:	dd05      	ble.n	800aed8 <_dtoa_r+0x9a0>
 800aecc:	4639      	mov	r1, r7
 800aece:	462a      	mov	r2, r5
 800aed0:	4620      	mov	r0, r4
 800aed2:	f001 f951 	bl	800c178 <__lshift>
 800aed6:	4607      	mov	r7, r0
 800aed8:	f1b8 0f00 	cmp.w	r8, #0
 800aedc:	d05b      	beq.n	800af96 <_dtoa_r+0xa5e>
 800aede:	6879      	ldr	r1, [r7, #4]
 800aee0:	4620      	mov	r0, r4
 800aee2:	f000 feed 	bl	800bcc0 <_Balloc>
 800aee6:	4605      	mov	r5, r0
 800aee8:	b928      	cbnz	r0, 800aef6 <_dtoa_r+0x9be>
 800aeea:	4b87      	ldr	r3, [pc, #540]	; (800b108 <_dtoa_r+0xbd0>)
 800aeec:	4602      	mov	r2, r0
 800aeee:	f240 21ea 	movw	r1, #746	; 0x2ea
 800aef2:	f7ff bb3b 	b.w	800a56c <_dtoa_r+0x34>
 800aef6:	693a      	ldr	r2, [r7, #16]
 800aef8:	3202      	adds	r2, #2
 800aefa:	0092      	lsls	r2, r2, #2
 800aefc:	f107 010c 	add.w	r1, r7, #12
 800af00:	300c      	adds	r0, #12
 800af02:	f7fd fbf9 	bl	80086f8 <memcpy>
 800af06:	2201      	movs	r2, #1
 800af08:	4629      	mov	r1, r5
 800af0a:	4620      	mov	r0, r4
 800af0c:	f001 f934 	bl	800c178 <__lshift>
 800af10:	9b01      	ldr	r3, [sp, #4]
 800af12:	f103 0901 	add.w	r9, r3, #1
 800af16:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800af1a:	4413      	add	r3, r2
 800af1c:	9305      	str	r3, [sp, #20]
 800af1e:	f00a 0301 	and.w	r3, sl, #1
 800af22:	46b8      	mov	r8, r7
 800af24:	9304      	str	r3, [sp, #16]
 800af26:	4607      	mov	r7, r0
 800af28:	4631      	mov	r1, r6
 800af2a:	ee18 0a10 	vmov	r0, s16
 800af2e:	f7ff fa75 	bl	800a41c <quorem>
 800af32:	4641      	mov	r1, r8
 800af34:	9002      	str	r0, [sp, #8]
 800af36:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800af3a:	ee18 0a10 	vmov	r0, s16
 800af3e:	f001 f98b 	bl	800c258 <__mcmp>
 800af42:	463a      	mov	r2, r7
 800af44:	9003      	str	r0, [sp, #12]
 800af46:	4631      	mov	r1, r6
 800af48:	4620      	mov	r0, r4
 800af4a:	f001 f9a1 	bl	800c290 <__mdiff>
 800af4e:	68c2      	ldr	r2, [r0, #12]
 800af50:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800af54:	4605      	mov	r5, r0
 800af56:	bb02      	cbnz	r2, 800af9a <_dtoa_r+0xa62>
 800af58:	4601      	mov	r1, r0
 800af5a:	ee18 0a10 	vmov	r0, s16
 800af5e:	f001 f97b 	bl	800c258 <__mcmp>
 800af62:	4602      	mov	r2, r0
 800af64:	4629      	mov	r1, r5
 800af66:	4620      	mov	r0, r4
 800af68:	9207      	str	r2, [sp, #28]
 800af6a:	f000 fee9 	bl	800bd40 <_Bfree>
 800af6e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800af72:	ea43 0102 	orr.w	r1, r3, r2
 800af76:	9b04      	ldr	r3, [sp, #16]
 800af78:	430b      	orrs	r3, r1
 800af7a:	464d      	mov	r5, r9
 800af7c:	d10f      	bne.n	800af9e <_dtoa_r+0xa66>
 800af7e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800af82:	d02a      	beq.n	800afda <_dtoa_r+0xaa2>
 800af84:	9b03      	ldr	r3, [sp, #12]
 800af86:	2b00      	cmp	r3, #0
 800af88:	dd02      	ble.n	800af90 <_dtoa_r+0xa58>
 800af8a:	9b02      	ldr	r3, [sp, #8]
 800af8c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800af90:	f88b a000 	strb.w	sl, [fp]
 800af94:	e775      	b.n	800ae82 <_dtoa_r+0x94a>
 800af96:	4638      	mov	r0, r7
 800af98:	e7ba      	b.n	800af10 <_dtoa_r+0x9d8>
 800af9a:	2201      	movs	r2, #1
 800af9c:	e7e2      	b.n	800af64 <_dtoa_r+0xa2c>
 800af9e:	9b03      	ldr	r3, [sp, #12]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	db04      	blt.n	800afae <_dtoa_r+0xa76>
 800afa4:	9906      	ldr	r1, [sp, #24]
 800afa6:	430b      	orrs	r3, r1
 800afa8:	9904      	ldr	r1, [sp, #16]
 800afaa:	430b      	orrs	r3, r1
 800afac:	d122      	bne.n	800aff4 <_dtoa_r+0xabc>
 800afae:	2a00      	cmp	r2, #0
 800afb0:	ddee      	ble.n	800af90 <_dtoa_r+0xa58>
 800afb2:	ee18 1a10 	vmov	r1, s16
 800afb6:	2201      	movs	r2, #1
 800afb8:	4620      	mov	r0, r4
 800afba:	f001 f8dd 	bl	800c178 <__lshift>
 800afbe:	4631      	mov	r1, r6
 800afc0:	ee08 0a10 	vmov	s16, r0
 800afc4:	f001 f948 	bl	800c258 <__mcmp>
 800afc8:	2800      	cmp	r0, #0
 800afca:	dc03      	bgt.n	800afd4 <_dtoa_r+0xa9c>
 800afcc:	d1e0      	bne.n	800af90 <_dtoa_r+0xa58>
 800afce:	f01a 0f01 	tst.w	sl, #1
 800afd2:	d0dd      	beq.n	800af90 <_dtoa_r+0xa58>
 800afd4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800afd8:	d1d7      	bne.n	800af8a <_dtoa_r+0xa52>
 800afda:	2339      	movs	r3, #57	; 0x39
 800afdc:	f88b 3000 	strb.w	r3, [fp]
 800afe0:	462b      	mov	r3, r5
 800afe2:	461d      	mov	r5, r3
 800afe4:	3b01      	subs	r3, #1
 800afe6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800afea:	2a39      	cmp	r2, #57	; 0x39
 800afec:	d071      	beq.n	800b0d2 <_dtoa_r+0xb9a>
 800afee:	3201      	adds	r2, #1
 800aff0:	701a      	strb	r2, [r3, #0]
 800aff2:	e746      	b.n	800ae82 <_dtoa_r+0x94a>
 800aff4:	2a00      	cmp	r2, #0
 800aff6:	dd07      	ble.n	800b008 <_dtoa_r+0xad0>
 800aff8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800affc:	d0ed      	beq.n	800afda <_dtoa_r+0xaa2>
 800affe:	f10a 0301 	add.w	r3, sl, #1
 800b002:	f88b 3000 	strb.w	r3, [fp]
 800b006:	e73c      	b.n	800ae82 <_dtoa_r+0x94a>
 800b008:	9b05      	ldr	r3, [sp, #20]
 800b00a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b00e:	4599      	cmp	r9, r3
 800b010:	d047      	beq.n	800b0a2 <_dtoa_r+0xb6a>
 800b012:	ee18 1a10 	vmov	r1, s16
 800b016:	2300      	movs	r3, #0
 800b018:	220a      	movs	r2, #10
 800b01a:	4620      	mov	r0, r4
 800b01c:	f000 feb2 	bl	800bd84 <__multadd>
 800b020:	45b8      	cmp	r8, r7
 800b022:	ee08 0a10 	vmov	s16, r0
 800b026:	f04f 0300 	mov.w	r3, #0
 800b02a:	f04f 020a 	mov.w	r2, #10
 800b02e:	4641      	mov	r1, r8
 800b030:	4620      	mov	r0, r4
 800b032:	d106      	bne.n	800b042 <_dtoa_r+0xb0a>
 800b034:	f000 fea6 	bl	800bd84 <__multadd>
 800b038:	4680      	mov	r8, r0
 800b03a:	4607      	mov	r7, r0
 800b03c:	f109 0901 	add.w	r9, r9, #1
 800b040:	e772      	b.n	800af28 <_dtoa_r+0x9f0>
 800b042:	f000 fe9f 	bl	800bd84 <__multadd>
 800b046:	4639      	mov	r1, r7
 800b048:	4680      	mov	r8, r0
 800b04a:	2300      	movs	r3, #0
 800b04c:	220a      	movs	r2, #10
 800b04e:	4620      	mov	r0, r4
 800b050:	f000 fe98 	bl	800bd84 <__multadd>
 800b054:	4607      	mov	r7, r0
 800b056:	e7f1      	b.n	800b03c <_dtoa_r+0xb04>
 800b058:	9b03      	ldr	r3, [sp, #12]
 800b05a:	9302      	str	r3, [sp, #8]
 800b05c:	9d01      	ldr	r5, [sp, #4]
 800b05e:	ee18 0a10 	vmov	r0, s16
 800b062:	4631      	mov	r1, r6
 800b064:	f7ff f9da 	bl	800a41c <quorem>
 800b068:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b06c:	9b01      	ldr	r3, [sp, #4]
 800b06e:	f805 ab01 	strb.w	sl, [r5], #1
 800b072:	1aea      	subs	r2, r5, r3
 800b074:	9b02      	ldr	r3, [sp, #8]
 800b076:	4293      	cmp	r3, r2
 800b078:	dd09      	ble.n	800b08e <_dtoa_r+0xb56>
 800b07a:	ee18 1a10 	vmov	r1, s16
 800b07e:	2300      	movs	r3, #0
 800b080:	220a      	movs	r2, #10
 800b082:	4620      	mov	r0, r4
 800b084:	f000 fe7e 	bl	800bd84 <__multadd>
 800b088:	ee08 0a10 	vmov	s16, r0
 800b08c:	e7e7      	b.n	800b05e <_dtoa_r+0xb26>
 800b08e:	9b02      	ldr	r3, [sp, #8]
 800b090:	2b00      	cmp	r3, #0
 800b092:	bfc8      	it	gt
 800b094:	461d      	movgt	r5, r3
 800b096:	9b01      	ldr	r3, [sp, #4]
 800b098:	bfd8      	it	le
 800b09a:	2501      	movle	r5, #1
 800b09c:	441d      	add	r5, r3
 800b09e:	f04f 0800 	mov.w	r8, #0
 800b0a2:	ee18 1a10 	vmov	r1, s16
 800b0a6:	2201      	movs	r2, #1
 800b0a8:	4620      	mov	r0, r4
 800b0aa:	f001 f865 	bl	800c178 <__lshift>
 800b0ae:	4631      	mov	r1, r6
 800b0b0:	ee08 0a10 	vmov	s16, r0
 800b0b4:	f001 f8d0 	bl	800c258 <__mcmp>
 800b0b8:	2800      	cmp	r0, #0
 800b0ba:	dc91      	bgt.n	800afe0 <_dtoa_r+0xaa8>
 800b0bc:	d102      	bne.n	800b0c4 <_dtoa_r+0xb8c>
 800b0be:	f01a 0f01 	tst.w	sl, #1
 800b0c2:	d18d      	bne.n	800afe0 <_dtoa_r+0xaa8>
 800b0c4:	462b      	mov	r3, r5
 800b0c6:	461d      	mov	r5, r3
 800b0c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b0cc:	2a30      	cmp	r2, #48	; 0x30
 800b0ce:	d0fa      	beq.n	800b0c6 <_dtoa_r+0xb8e>
 800b0d0:	e6d7      	b.n	800ae82 <_dtoa_r+0x94a>
 800b0d2:	9a01      	ldr	r2, [sp, #4]
 800b0d4:	429a      	cmp	r2, r3
 800b0d6:	d184      	bne.n	800afe2 <_dtoa_r+0xaaa>
 800b0d8:	9b00      	ldr	r3, [sp, #0]
 800b0da:	3301      	adds	r3, #1
 800b0dc:	9300      	str	r3, [sp, #0]
 800b0de:	2331      	movs	r3, #49	; 0x31
 800b0e0:	7013      	strb	r3, [r2, #0]
 800b0e2:	e6ce      	b.n	800ae82 <_dtoa_r+0x94a>
 800b0e4:	4b09      	ldr	r3, [pc, #36]	; (800b10c <_dtoa_r+0xbd4>)
 800b0e6:	f7ff ba95 	b.w	800a614 <_dtoa_r+0xdc>
 800b0ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	f47f aa6e 	bne.w	800a5ce <_dtoa_r+0x96>
 800b0f2:	4b07      	ldr	r3, [pc, #28]	; (800b110 <_dtoa_r+0xbd8>)
 800b0f4:	f7ff ba8e 	b.w	800a614 <_dtoa_r+0xdc>
 800b0f8:	9b02      	ldr	r3, [sp, #8]
 800b0fa:	2b00      	cmp	r3, #0
 800b0fc:	dcae      	bgt.n	800b05c <_dtoa_r+0xb24>
 800b0fe:	9b06      	ldr	r3, [sp, #24]
 800b100:	2b02      	cmp	r3, #2
 800b102:	f73f aea8 	bgt.w	800ae56 <_dtoa_r+0x91e>
 800b106:	e7a9      	b.n	800b05c <_dtoa_r+0xb24>
 800b108:	0800d6c3 	.word	0x0800d6c3
 800b10c:	0800d594 	.word	0x0800d594
 800b110:	0800d644 	.word	0x0800d644

0800b114 <__sflush_r>:
 800b114:	898a      	ldrh	r2, [r1, #12]
 800b116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b11a:	4605      	mov	r5, r0
 800b11c:	0710      	lsls	r0, r2, #28
 800b11e:	460c      	mov	r4, r1
 800b120:	d458      	bmi.n	800b1d4 <__sflush_r+0xc0>
 800b122:	684b      	ldr	r3, [r1, #4]
 800b124:	2b00      	cmp	r3, #0
 800b126:	dc05      	bgt.n	800b134 <__sflush_r+0x20>
 800b128:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	dc02      	bgt.n	800b134 <__sflush_r+0x20>
 800b12e:	2000      	movs	r0, #0
 800b130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b134:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b136:	2e00      	cmp	r6, #0
 800b138:	d0f9      	beq.n	800b12e <__sflush_r+0x1a>
 800b13a:	2300      	movs	r3, #0
 800b13c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b140:	682f      	ldr	r7, [r5, #0]
 800b142:	602b      	str	r3, [r5, #0]
 800b144:	d032      	beq.n	800b1ac <__sflush_r+0x98>
 800b146:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b148:	89a3      	ldrh	r3, [r4, #12]
 800b14a:	075a      	lsls	r2, r3, #29
 800b14c:	d505      	bpl.n	800b15a <__sflush_r+0x46>
 800b14e:	6863      	ldr	r3, [r4, #4]
 800b150:	1ac0      	subs	r0, r0, r3
 800b152:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b154:	b10b      	cbz	r3, 800b15a <__sflush_r+0x46>
 800b156:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b158:	1ac0      	subs	r0, r0, r3
 800b15a:	2300      	movs	r3, #0
 800b15c:	4602      	mov	r2, r0
 800b15e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b160:	6a21      	ldr	r1, [r4, #32]
 800b162:	4628      	mov	r0, r5
 800b164:	47b0      	blx	r6
 800b166:	1c43      	adds	r3, r0, #1
 800b168:	89a3      	ldrh	r3, [r4, #12]
 800b16a:	d106      	bne.n	800b17a <__sflush_r+0x66>
 800b16c:	6829      	ldr	r1, [r5, #0]
 800b16e:	291d      	cmp	r1, #29
 800b170:	d82c      	bhi.n	800b1cc <__sflush_r+0xb8>
 800b172:	4a2a      	ldr	r2, [pc, #168]	; (800b21c <__sflush_r+0x108>)
 800b174:	40ca      	lsrs	r2, r1
 800b176:	07d6      	lsls	r6, r2, #31
 800b178:	d528      	bpl.n	800b1cc <__sflush_r+0xb8>
 800b17a:	2200      	movs	r2, #0
 800b17c:	6062      	str	r2, [r4, #4]
 800b17e:	04d9      	lsls	r1, r3, #19
 800b180:	6922      	ldr	r2, [r4, #16]
 800b182:	6022      	str	r2, [r4, #0]
 800b184:	d504      	bpl.n	800b190 <__sflush_r+0x7c>
 800b186:	1c42      	adds	r2, r0, #1
 800b188:	d101      	bne.n	800b18e <__sflush_r+0x7a>
 800b18a:	682b      	ldr	r3, [r5, #0]
 800b18c:	b903      	cbnz	r3, 800b190 <__sflush_r+0x7c>
 800b18e:	6560      	str	r0, [r4, #84]	; 0x54
 800b190:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b192:	602f      	str	r7, [r5, #0]
 800b194:	2900      	cmp	r1, #0
 800b196:	d0ca      	beq.n	800b12e <__sflush_r+0x1a>
 800b198:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b19c:	4299      	cmp	r1, r3
 800b19e:	d002      	beq.n	800b1a6 <__sflush_r+0x92>
 800b1a0:	4628      	mov	r0, r5
 800b1a2:	f7fd fabf 	bl	8008724 <_free_r>
 800b1a6:	2000      	movs	r0, #0
 800b1a8:	6360      	str	r0, [r4, #52]	; 0x34
 800b1aa:	e7c1      	b.n	800b130 <__sflush_r+0x1c>
 800b1ac:	6a21      	ldr	r1, [r4, #32]
 800b1ae:	2301      	movs	r3, #1
 800b1b0:	4628      	mov	r0, r5
 800b1b2:	47b0      	blx	r6
 800b1b4:	1c41      	adds	r1, r0, #1
 800b1b6:	d1c7      	bne.n	800b148 <__sflush_r+0x34>
 800b1b8:	682b      	ldr	r3, [r5, #0]
 800b1ba:	2b00      	cmp	r3, #0
 800b1bc:	d0c4      	beq.n	800b148 <__sflush_r+0x34>
 800b1be:	2b1d      	cmp	r3, #29
 800b1c0:	d001      	beq.n	800b1c6 <__sflush_r+0xb2>
 800b1c2:	2b16      	cmp	r3, #22
 800b1c4:	d101      	bne.n	800b1ca <__sflush_r+0xb6>
 800b1c6:	602f      	str	r7, [r5, #0]
 800b1c8:	e7b1      	b.n	800b12e <__sflush_r+0x1a>
 800b1ca:	89a3      	ldrh	r3, [r4, #12]
 800b1cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1d0:	81a3      	strh	r3, [r4, #12]
 800b1d2:	e7ad      	b.n	800b130 <__sflush_r+0x1c>
 800b1d4:	690f      	ldr	r7, [r1, #16]
 800b1d6:	2f00      	cmp	r7, #0
 800b1d8:	d0a9      	beq.n	800b12e <__sflush_r+0x1a>
 800b1da:	0793      	lsls	r3, r2, #30
 800b1dc:	680e      	ldr	r6, [r1, #0]
 800b1de:	bf08      	it	eq
 800b1e0:	694b      	ldreq	r3, [r1, #20]
 800b1e2:	600f      	str	r7, [r1, #0]
 800b1e4:	bf18      	it	ne
 800b1e6:	2300      	movne	r3, #0
 800b1e8:	eba6 0807 	sub.w	r8, r6, r7
 800b1ec:	608b      	str	r3, [r1, #8]
 800b1ee:	f1b8 0f00 	cmp.w	r8, #0
 800b1f2:	dd9c      	ble.n	800b12e <__sflush_r+0x1a>
 800b1f4:	6a21      	ldr	r1, [r4, #32]
 800b1f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b1f8:	4643      	mov	r3, r8
 800b1fa:	463a      	mov	r2, r7
 800b1fc:	4628      	mov	r0, r5
 800b1fe:	47b0      	blx	r6
 800b200:	2800      	cmp	r0, #0
 800b202:	dc06      	bgt.n	800b212 <__sflush_r+0xfe>
 800b204:	89a3      	ldrh	r3, [r4, #12]
 800b206:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b20a:	81a3      	strh	r3, [r4, #12]
 800b20c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b210:	e78e      	b.n	800b130 <__sflush_r+0x1c>
 800b212:	4407      	add	r7, r0
 800b214:	eba8 0800 	sub.w	r8, r8, r0
 800b218:	e7e9      	b.n	800b1ee <__sflush_r+0xda>
 800b21a:	bf00      	nop
 800b21c:	20400001 	.word	0x20400001

0800b220 <_fflush_r>:
 800b220:	b538      	push	{r3, r4, r5, lr}
 800b222:	690b      	ldr	r3, [r1, #16]
 800b224:	4605      	mov	r5, r0
 800b226:	460c      	mov	r4, r1
 800b228:	b913      	cbnz	r3, 800b230 <_fflush_r+0x10>
 800b22a:	2500      	movs	r5, #0
 800b22c:	4628      	mov	r0, r5
 800b22e:	bd38      	pop	{r3, r4, r5, pc}
 800b230:	b118      	cbz	r0, 800b23a <_fflush_r+0x1a>
 800b232:	6983      	ldr	r3, [r0, #24]
 800b234:	b90b      	cbnz	r3, 800b23a <_fflush_r+0x1a>
 800b236:	f000 f887 	bl	800b348 <__sinit>
 800b23a:	4b14      	ldr	r3, [pc, #80]	; (800b28c <_fflush_r+0x6c>)
 800b23c:	429c      	cmp	r4, r3
 800b23e:	d11b      	bne.n	800b278 <_fflush_r+0x58>
 800b240:	686c      	ldr	r4, [r5, #4]
 800b242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b246:	2b00      	cmp	r3, #0
 800b248:	d0ef      	beq.n	800b22a <_fflush_r+0xa>
 800b24a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b24c:	07d0      	lsls	r0, r2, #31
 800b24e:	d404      	bmi.n	800b25a <_fflush_r+0x3a>
 800b250:	0599      	lsls	r1, r3, #22
 800b252:	d402      	bmi.n	800b25a <_fflush_r+0x3a>
 800b254:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b256:	f000 fc9a 	bl	800bb8e <__retarget_lock_acquire_recursive>
 800b25a:	4628      	mov	r0, r5
 800b25c:	4621      	mov	r1, r4
 800b25e:	f7ff ff59 	bl	800b114 <__sflush_r>
 800b262:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b264:	07da      	lsls	r2, r3, #31
 800b266:	4605      	mov	r5, r0
 800b268:	d4e0      	bmi.n	800b22c <_fflush_r+0xc>
 800b26a:	89a3      	ldrh	r3, [r4, #12]
 800b26c:	059b      	lsls	r3, r3, #22
 800b26e:	d4dd      	bmi.n	800b22c <_fflush_r+0xc>
 800b270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b272:	f000 fc8d 	bl	800bb90 <__retarget_lock_release_recursive>
 800b276:	e7d9      	b.n	800b22c <_fflush_r+0xc>
 800b278:	4b05      	ldr	r3, [pc, #20]	; (800b290 <_fflush_r+0x70>)
 800b27a:	429c      	cmp	r4, r3
 800b27c:	d101      	bne.n	800b282 <_fflush_r+0x62>
 800b27e:	68ac      	ldr	r4, [r5, #8]
 800b280:	e7df      	b.n	800b242 <_fflush_r+0x22>
 800b282:	4b04      	ldr	r3, [pc, #16]	; (800b294 <_fflush_r+0x74>)
 800b284:	429c      	cmp	r4, r3
 800b286:	bf08      	it	eq
 800b288:	68ec      	ldreq	r4, [r5, #12]
 800b28a:	e7da      	b.n	800b242 <_fflush_r+0x22>
 800b28c:	0800d6f4 	.word	0x0800d6f4
 800b290:	0800d714 	.word	0x0800d714
 800b294:	0800d6d4 	.word	0x0800d6d4

0800b298 <std>:
 800b298:	2300      	movs	r3, #0
 800b29a:	b510      	push	{r4, lr}
 800b29c:	4604      	mov	r4, r0
 800b29e:	e9c0 3300 	strd	r3, r3, [r0]
 800b2a2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b2a6:	6083      	str	r3, [r0, #8]
 800b2a8:	8181      	strh	r1, [r0, #12]
 800b2aa:	6643      	str	r3, [r0, #100]	; 0x64
 800b2ac:	81c2      	strh	r2, [r0, #14]
 800b2ae:	6183      	str	r3, [r0, #24]
 800b2b0:	4619      	mov	r1, r3
 800b2b2:	2208      	movs	r2, #8
 800b2b4:	305c      	adds	r0, #92	; 0x5c
 800b2b6:	f7fd fa2d 	bl	8008714 <memset>
 800b2ba:	4b05      	ldr	r3, [pc, #20]	; (800b2d0 <std+0x38>)
 800b2bc:	6263      	str	r3, [r4, #36]	; 0x24
 800b2be:	4b05      	ldr	r3, [pc, #20]	; (800b2d4 <std+0x3c>)
 800b2c0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b2c2:	4b05      	ldr	r3, [pc, #20]	; (800b2d8 <std+0x40>)
 800b2c4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b2c6:	4b05      	ldr	r3, [pc, #20]	; (800b2dc <std+0x44>)
 800b2c8:	6224      	str	r4, [r4, #32]
 800b2ca:	6323      	str	r3, [r4, #48]	; 0x30
 800b2cc:	bd10      	pop	{r4, pc}
 800b2ce:	bf00      	nop
 800b2d0:	08009219 	.word	0x08009219
 800b2d4:	0800923b 	.word	0x0800923b
 800b2d8:	08009273 	.word	0x08009273
 800b2dc:	08009297 	.word	0x08009297

0800b2e0 <_cleanup_r>:
 800b2e0:	4901      	ldr	r1, [pc, #4]	; (800b2e8 <_cleanup_r+0x8>)
 800b2e2:	f000 b8c1 	b.w	800b468 <_fwalk_reent>
 800b2e6:	bf00      	nop
 800b2e8:	0800b221 	.word	0x0800b221

0800b2ec <__sfmoreglue>:
 800b2ec:	b570      	push	{r4, r5, r6, lr}
 800b2ee:	2268      	movs	r2, #104	; 0x68
 800b2f0:	1e4d      	subs	r5, r1, #1
 800b2f2:	4355      	muls	r5, r2
 800b2f4:	460e      	mov	r6, r1
 800b2f6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b2fa:	f7fd fa7f 	bl	80087fc <_malloc_r>
 800b2fe:	4604      	mov	r4, r0
 800b300:	b140      	cbz	r0, 800b314 <__sfmoreglue+0x28>
 800b302:	2100      	movs	r1, #0
 800b304:	e9c0 1600 	strd	r1, r6, [r0]
 800b308:	300c      	adds	r0, #12
 800b30a:	60a0      	str	r0, [r4, #8]
 800b30c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b310:	f7fd fa00 	bl	8008714 <memset>
 800b314:	4620      	mov	r0, r4
 800b316:	bd70      	pop	{r4, r5, r6, pc}

0800b318 <__sfp_lock_acquire>:
 800b318:	4801      	ldr	r0, [pc, #4]	; (800b320 <__sfp_lock_acquire+0x8>)
 800b31a:	f000 bc38 	b.w	800bb8e <__retarget_lock_acquire_recursive>
 800b31e:	bf00      	nop
 800b320:	20000f01 	.word	0x20000f01

0800b324 <__sfp_lock_release>:
 800b324:	4801      	ldr	r0, [pc, #4]	; (800b32c <__sfp_lock_release+0x8>)
 800b326:	f000 bc33 	b.w	800bb90 <__retarget_lock_release_recursive>
 800b32a:	bf00      	nop
 800b32c:	20000f01 	.word	0x20000f01

0800b330 <__sinit_lock_acquire>:
 800b330:	4801      	ldr	r0, [pc, #4]	; (800b338 <__sinit_lock_acquire+0x8>)
 800b332:	f000 bc2c 	b.w	800bb8e <__retarget_lock_acquire_recursive>
 800b336:	bf00      	nop
 800b338:	20000f02 	.word	0x20000f02

0800b33c <__sinit_lock_release>:
 800b33c:	4801      	ldr	r0, [pc, #4]	; (800b344 <__sinit_lock_release+0x8>)
 800b33e:	f000 bc27 	b.w	800bb90 <__retarget_lock_release_recursive>
 800b342:	bf00      	nop
 800b344:	20000f02 	.word	0x20000f02

0800b348 <__sinit>:
 800b348:	b510      	push	{r4, lr}
 800b34a:	4604      	mov	r4, r0
 800b34c:	f7ff fff0 	bl	800b330 <__sinit_lock_acquire>
 800b350:	69a3      	ldr	r3, [r4, #24]
 800b352:	b11b      	cbz	r3, 800b35c <__sinit+0x14>
 800b354:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b358:	f7ff bff0 	b.w	800b33c <__sinit_lock_release>
 800b35c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b360:	6523      	str	r3, [r4, #80]	; 0x50
 800b362:	4b13      	ldr	r3, [pc, #76]	; (800b3b0 <__sinit+0x68>)
 800b364:	4a13      	ldr	r2, [pc, #76]	; (800b3b4 <__sinit+0x6c>)
 800b366:	681b      	ldr	r3, [r3, #0]
 800b368:	62a2      	str	r2, [r4, #40]	; 0x28
 800b36a:	42a3      	cmp	r3, r4
 800b36c:	bf04      	itt	eq
 800b36e:	2301      	moveq	r3, #1
 800b370:	61a3      	streq	r3, [r4, #24]
 800b372:	4620      	mov	r0, r4
 800b374:	f000 f820 	bl	800b3b8 <__sfp>
 800b378:	6060      	str	r0, [r4, #4]
 800b37a:	4620      	mov	r0, r4
 800b37c:	f000 f81c 	bl	800b3b8 <__sfp>
 800b380:	60a0      	str	r0, [r4, #8]
 800b382:	4620      	mov	r0, r4
 800b384:	f000 f818 	bl	800b3b8 <__sfp>
 800b388:	2200      	movs	r2, #0
 800b38a:	60e0      	str	r0, [r4, #12]
 800b38c:	2104      	movs	r1, #4
 800b38e:	6860      	ldr	r0, [r4, #4]
 800b390:	f7ff ff82 	bl	800b298 <std>
 800b394:	68a0      	ldr	r0, [r4, #8]
 800b396:	2201      	movs	r2, #1
 800b398:	2109      	movs	r1, #9
 800b39a:	f7ff ff7d 	bl	800b298 <std>
 800b39e:	68e0      	ldr	r0, [r4, #12]
 800b3a0:	2202      	movs	r2, #2
 800b3a2:	2112      	movs	r1, #18
 800b3a4:	f7ff ff78 	bl	800b298 <std>
 800b3a8:	2301      	movs	r3, #1
 800b3aa:	61a3      	str	r3, [r4, #24]
 800b3ac:	e7d2      	b.n	800b354 <__sinit+0xc>
 800b3ae:	bf00      	nop
 800b3b0:	0800d580 	.word	0x0800d580
 800b3b4:	0800b2e1 	.word	0x0800b2e1

0800b3b8 <__sfp>:
 800b3b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3ba:	4607      	mov	r7, r0
 800b3bc:	f7ff ffac 	bl	800b318 <__sfp_lock_acquire>
 800b3c0:	4b1e      	ldr	r3, [pc, #120]	; (800b43c <__sfp+0x84>)
 800b3c2:	681e      	ldr	r6, [r3, #0]
 800b3c4:	69b3      	ldr	r3, [r6, #24]
 800b3c6:	b913      	cbnz	r3, 800b3ce <__sfp+0x16>
 800b3c8:	4630      	mov	r0, r6
 800b3ca:	f7ff ffbd 	bl	800b348 <__sinit>
 800b3ce:	3648      	adds	r6, #72	; 0x48
 800b3d0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b3d4:	3b01      	subs	r3, #1
 800b3d6:	d503      	bpl.n	800b3e0 <__sfp+0x28>
 800b3d8:	6833      	ldr	r3, [r6, #0]
 800b3da:	b30b      	cbz	r3, 800b420 <__sfp+0x68>
 800b3dc:	6836      	ldr	r6, [r6, #0]
 800b3de:	e7f7      	b.n	800b3d0 <__sfp+0x18>
 800b3e0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b3e4:	b9d5      	cbnz	r5, 800b41c <__sfp+0x64>
 800b3e6:	4b16      	ldr	r3, [pc, #88]	; (800b440 <__sfp+0x88>)
 800b3e8:	60e3      	str	r3, [r4, #12]
 800b3ea:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b3ee:	6665      	str	r5, [r4, #100]	; 0x64
 800b3f0:	f000 fbcc 	bl	800bb8c <__retarget_lock_init_recursive>
 800b3f4:	f7ff ff96 	bl	800b324 <__sfp_lock_release>
 800b3f8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b3fc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b400:	6025      	str	r5, [r4, #0]
 800b402:	61a5      	str	r5, [r4, #24]
 800b404:	2208      	movs	r2, #8
 800b406:	4629      	mov	r1, r5
 800b408:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b40c:	f7fd f982 	bl	8008714 <memset>
 800b410:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b414:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b418:	4620      	mov	r0, r4
 800b41a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b41c:	3468      	adds	r4, #104	; 0x68
 800b41e:	e7d9      	b.n	800b3d4 <__sfp+0x1c>
 800b420:	2104      	movs	r1, #4
 800b422:	4638      	mov	r0, r7
 800b424:	f7ff ff62 	bl	800b2ec <__sfmoreglue>
 800b428:	4604      	mov	r4, r0
 800b42a:	6030      	str	r0, [r6, #0]
 800b42c:	2800      	cmp	r0, #0
 800b42e:	d1d5      	bne.n	800b3dc <__sfp+0x24>
 800b430:	f7ff ff78 	bl	800b324 <__sfp_lock_release>
 800b434:	230c      	movs	r3, #12
 800b436:	603b      	str	r3, [r7, #0]
 800b438:	e7ee      	b.n	800b418 <__sfp+0x60>
 800b43a:	bf00      	nop
 800b43c:	0800d580 	.word	0x0800d580
 800b440:	ffff0001 	.word	0xffff0001

0800b444 <fiprintf>:
 800b444:	b40e      	push	{r1, r2, r3}
 800b446:	b503      	push	{r0, r1, lr}
 800b448:	4601      	mov	r1, r0
 800b44a:	ab03      	add	r3, sp, #12
 800b44c:	4805      	ldr	r0, [pc, #20]	; (800b464 <fiprintf+0x20>)
 800b44e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b452:	6800      	ldr	r0, [r0, #0]
 800b454:	9301      	str	r3, [sp, #4]
 800b456:	f001 fa8f 	bl	800c978 <_vfiprintf_r>
 800b45a:	b002      	add	sp, #8
 800b45c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b460:	b003      	add	sp, #12
 800b462:	4770      	bx	lr
 800b464:	200000b0 	.word	0x200000b0

0800b468 <_fwalk_reent>:
 800b468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b46c:	4606      	mov	r6, r0
 800b46e:	4688      	mov	r8, r1
 800b470:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b474:	2700      	movs	r7, #0
 800b476:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b47a:	f1b9 0901 	subs.w	r9, r9, #1
 800b47e:	d505      	bpl.n	800b48c <_fwalk_reent+0x24>
 800b480:	6824      	ldr	r4, [r4, #0]
 800b482:	2c00      	cmp	r4, #0
 800b484:	d1f7      	bne.n	800b476 <_fwalk_reent+0xe>
 800b486:	4638      	mov	r0, r7
 800b488:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b48c:	89ab      	ldrh	r3, [r5, #12]
 800b48e:	2b01      	cmp	r3, #1
 800b490:	d907      	bls.n	800b4a2 <_fwalk_reent+0x3a>
 800b492:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b496:	3301      	adds	r3, #1
 800b498:	d003      	beq.n	800b4a2 <_fwalk_reent+0x3a>
 800b49a:	4629      	mov	r1, r5
 800b49c:	4630      	mov	r0, r6
 800b49e:	47c0      	blx	r8
 800b4a0:	4307      	orrs	r7, r0
 800b4a2:	3568      	adds	r5, #104	; 0x68
 800b4a4:	e7e9      	b.n	800b47a <_fwalk_reent+0x12>

0800b4a6 <rshift>:
 800b4a6:	6903      	ldr	r3, [r0, #16]
 800b4a8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b4ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b4b0:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b4b4:	f100 0414 	add.w	r4, r0, #20
 800b4b8:	dd45      	ble.n	800b546 <rshift+0xa0>
 800b4ba:	f011 011f 	ands.w	r1, r1, #31
 800b4be:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b4c2:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b4c6:	d10c      	bne.n	800b4e2 <rshift+0x3c>
 800b4c8:	f100 0710 	add.w	r7, r0, #16
 800b4cc:	4629      	mov	r1, r5
 800b4ce:	42b1      	cmp	r1, r6
 800b4d0:	d334      	bcc.n	800b53c <rshift+0x96>
 800b4d2:	1a9b      	subs	r3, r3, r2
 800b4d4:	009b      	lsls	r3, r3, #2
 800b4d6:	1eea      	subs	r2, r5, #3
 800b4d8:	4296      	cmp	r6, r2
 800b4da:	bf38      	it	cc
 800b4dc:	2300      	movcc	r3, #0
 800b4de:	4423      	add	r3, r4
 800b4e0:	e015      	b.n	800b50e <rshift+0x68>
 800b4e2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b4e6:	f1c1 0820 	rsb	r8, r1, #32
 800b4ea:	40cf      	lsrs	r7, r1
 800b4ec:	f105 0e04 	add.w	lr, r5, #4
 800b4f0:	46a1      	mov	r9, r4
 800b4f2:	4576      	cmp	r6, lr
 800b4f4:	46f4      	mov	ip, lr
 800b4f6:	d815      	bhi.n	800b524 <rshift+0x7e>
 800b4f8:	1a9a      	subs	r2, r3, r2
 800b4fa:	0092      	lsls	r2, r2, #2
 800b4fc:	3a04      	subs	r2, #4
 800b4fe:	3501      	adds	r5, #1
 800b500:	42ae      	cmp	r6, r5
 800b502:	bf38      	it	cc
 800b504:	2200      	movcc	r2, #0
 800b506:	18a3      	adds	r3, r4, r2
 800b508:	50a7      	str	r7, [r4, r2]
 800b50a:	b107      	cbz	r7, 800b50e <rshift+0x68>
 800b50c:	3304      	adds	r3, #4
 800b50e:	1b1a      	subs	r2, r3, r4
 800b510:	42a3      	cmp	r3, r4
 800b512:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b516:	bf08      	it	eq
 800b518:	2300      	moveq	r3, #0
 800b51a:	6102      	str	r2, [r0, #16]
 800b51c:	bf08      	it	eq
 800b51e:	6143      	streq	r3, [r0, #20]
 800b520:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b524:	f8dc c000 	ldr.w	ip, [ip]
 800b528:	fa0c fc08 	lsl.w	ip, ip, r8
 800b52c:	ea4c 0707 	orr.w	r7, ip, r7
 800b530:	f849 7b04 	str.w	r7, [r9], #4
 800b534:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b538:	40cf      	lsrs	r7, r1
 800b53a:	e7da      	b.n	800b4f2 <rshift+0x4c>
 800b53c:	f851 cb04 	ldr.w	ip, [r1], #4
 800b540:	f847 cf04 	str.w	ip, [r7, #4]!
 800b544:	e7c3      	b.n	800b4ce <rshift+0x28>
 800b546:	4623      	mov	r3, r4
 800b548:	e7e1      	b.n	800b50e <rshift+0x68>

0800b54a <__hexdig_fun>:
 800b54a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b54e:	2b09      	cmp	r3, #9
 800b550:	d802      	bhi.n	800b558 <__hexdig_fun+0xe>
 800b552:	3820      	subs	r0, #32
 800b554:	b2c0      	uxtb	r0, r0
 800b556:	4770      	bx	lr
 800b558:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b55c:	2b05      	cmp	r3, #5
 800b55e:	d801      	bhi.n	800b564 <__hexdig_fun+0x1a>
 800b560:	3847      	subs	r0, #71	; 0x47
 800b562:	e7f7      	b.n	800b554 <__hexdig_fun+0xa>
 800b564:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b568:	2b05      	cmp	r3, #5
 800b56a:	d801      	bhi.n	800b570 <__hexdig_fun+0x26>
 800b56c:	3827      	subs	r0, #39	; 0x27
 800b56e:	e7f1      	b.n	800b554 <__hexdig_fun+0xa>
 800b570:	2000      	movs	r0, #0
 800b572:	4770      	bx	lr

0800b574 <__gethex>:
 800b574:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b578:	ed2d 8b02 	vpush	{d8}
 800b57c:	b089      	sub	sp, #36	; 0x24
 800b57e:	ee08 0a10 	vmov	s16, r0
 800b582:	9304      	str	r3, [sp, #16]
 800b584:	4bb4      	ldr	r3, [pc, #720]	; (800b858 <__gethex+0x2e4>)
 800b586:	681b      	ldr	r3, [r3, #0]
 800b588:	9301      	str	r3, [sp, #4]
 800b58a:	4618      	mov	r0, r3
 800b58c:	468b      	mov	fp, r1
 800b58e:	4690      	mov	r8, r2
 800b590:	f7f4 fe26 	bl	80001e0 <strlen>
 800b594:	9b01      	ldr	r3, [sp, #4]
 800b596:	f8db 2000 	ldr.w	r2, [fp]
 800b59a:	4403      	add	r3, r0
 800b59c:	4682      	mov	sl, r0
 800b59e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b5a2:	9305      	str	r3, [sp, #20]
 800b5a4:	1c93      	adds	r3, r2, #2
 800b5a6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b5aa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b5ae:	32fe      	adds	r2, #254	; 0xfe
 800b5b0:	18d1      	adds	r1, r2, r3
 800b5b2:	461f      	mov	r7, r3
 800b5b4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b5b8:	9100      	str	r1, [sp, #0]
 800b5ba:	2830      	cmp	r0, #48	; 0x30
 800b5bc:	d0f8      	beq.n	800b5b0 <__gethex+0x3c>
 800b5be:	f7ff ffc4 	bl	800b54a <__hexdig_fun>
 800b5c2:	4604      	mov	r4, r0
 800b5c4:	2800      	cmp	r0, #0
 800b5c6:	d13a      	bne.n	800b63e <__gethex+0xca>
 800b5c8:	9901      	ldr	r1, [sp, #4]
 800b5ca:	4652      	mov	r2, sl
 800b5cc:	4638      	mov	r0, r7
 800b5ce:	f7fd fe66 	bl	800929e <strncmp>
 800b5d2:	4605      	mov	r5, r0
 800b5d4:	2800      	cmp	r0, #0
 800b5d6:	d168      	bne.n	800b6aa <__gethex+0x136>
 800b5d8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b5dc:	eb07 060a 	add.w	r6, r7, sl
 800b5e0:	f7ff ffb3 	bl	800b54a <__hexdig_fun>
 800b5e4:	2800      	cmp	r0, #0
 800b5e6:	d062      	beq.n	800b6ae <__gethex+0x13a>
 800b5e8:	4633      	mov	r3, r6
 800b5ea:	7818      	ldrb	r0, [r3, #0]
 800b5ec:	2830      	cmp	r0, #48	; 0x30
 800b5ee:	461f      	mov	r7, r3
 800b5f0:	f103 0301 	add.w	r3, r3, #1
 800b5f4:	d0f9      	beq.n	800b5ea <__gethex+0x76>
 800b5f6:	f7ff ffa8 	bl	800b54a <__hexdig_fun>
 800b5fa:	2301      	movs	r3, #1
 800b5fc:	fab0 f480 	clz	r4, r0
 800b600:	0964      	lsrs	r4, r4, #5
 800b602:	4635      	mov	r5, r6
 800b604:	9300      	str	r3, [sp, #0]
 800b606:	463a      	mov	r2, r7
 800b608:	4616      	mov	r6, r2
 800b60a:	3201      	adds	r2, #1
 800b60c:	7830      	ldrb	r0, [r6, #0]
 800b60e:	f7ff ff9c 	bl	800b54a <__hexdig_fun>
 800b612:	2800      	cmp	r0, #0
 800b614:	d1f8      	bne.n	800b608 <__gethex+0x94>
 800b616:	9901      	ldr	r1, [sp, #4]
 800b618:	4652      	mov	r2, sl
 800b61a:	4630      	mov	r0, r6
 800b61c:	f7fd fe3f 	bl	800929e <strncmp>
 800b620:	b980      	cbnz	r0, 800b644 <__gethex+0xd0>
 800b622:	b94d      	cbnz	r5, 800b638 <__gethex+0xc4>
 800b624:	eb06 050a 	add.w	r5, r6, sl
 800b628:	462a      	mov	r2, r5
 800b62a:	4616      	mov	r6, r2
 800b62c:	3201      	adds	r2, #1
 800b62e:	7830      	ldrb	r0, [r6, #0]
 800b630:	f7ff ff8b 	bl	800b54a <__hexdig_fun>
 800b634:	2800      	cmp	r0, #0
 800b636:	d1f8      	bne.n	800b62a <__gethex+0xb6>
 800b638:	1bad      	subs	r5, r5, r6
 800b63a:	00ad      	lsls	r5, r5, #2
 800b63c:	e004      	b.n	800b648 <__gethex+0xd4>
 800b63e:	2400      	movs	r4, #0
 800b640:	4625      	mov	r5, r4
 800b642:	e7e0      	b.n	800b606 <__gethex+0x92>
 800b644:	2d00      	cmp	r5, #0
 800b646:	d1f7      	bne.n	800b638 <__gethex+0xc4>
 800b648:	7833      	ldrb	r3, [r6, #0]
 800b64a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b64e:	2b50      	cmp	r3, #80	; 0x50
 800b650:	d13b      	bne.n	800b6ca <__gethex+0x156>
 800b652:	7873      	ldrb	r3, [r6, #1]
 800b654:	2b2b      	cmp	r3, #43	; 0x2b
 800b656:	d02c      	beq.n	800b6b2 <__gethex+0x13e>
 800b658:	2b2d      	cmp	r3, #45	; 0x2d
 800b65a:	d02e      	beq.n	800b6ba <__gethex+0x146>
 800b65c:	1c71      	adds	r1, r6, #1
 800b65e:	f04f 0900 	mov.w	r9, #0
 800b662:	7808      	ldrb	r0, [r1, #0]
 800b664:	f7ff ff71 	bl	800b54a <__hexdig_fun>
 800b668:	1e43      	subs	r3, r0, #1
 800b66a:	b2db      	uxtb	r3, r3
 800b66c:	2b18      	cmp	r3, #24
 800b66e:	d82c      	bhi.n	800b6ca <__gethex+0x156>
 800b670:	f1a0 0210 	sub.w	r2, r0, #16
 800b674:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b678:	f7ff ff67 	bl	800b54a <__hexdig_fun>
 800b67c:	1e43      	subs	r3, r0, #1
 800b67e:	b2db      	uxtb	r3, r3
 800b680:	2b18      	cmp	r3, #24
 800b682:	d91d      	bls.n	800b6c0 <__gethex+0x14c>
 800b684:	f1b9 0f00 	cmp.w	r9, #0
 800b688:	d000      	beq.n	800b68c <__gethex+0x118>
 800b68a:	4252      	negs	r2, r2
 800b68c:	4415      	add	r5, r2
 800b68e:	f8cb 1000 	str.w	r1, [fp]
 800b692:	b1e4      	cbz	r4, 800b6ce <__gethex+0x15a>
 800b694:	9b00      	ldr	r3, [sp, #0]
 800b696:	2b00      	cmp	r3, #0
 800b698:	bf14      	ite	ne
 800b69a:	2700      	movne	r7, #0
 800b69c:	2706      	moveq	r7, #6
 800b69e:	4638      	mov	r0, r7
 800b6a0:	b009      	add	sp, #36	; 0x24
 800b6a2:	ecbd 8b02 	vpop	{d8}
 800b6a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6aa:	463e      	mov	r6, r7
 800b6ac:	4625      	mov	r5, r4
 800b6ae:	2401      	movs	r4, #1
 800b6b0:	e7ca      	b.n	800b648 <__gethex+0xd4>
 800b6b2:	f04f 0900 	mov.w	r9, #0
 800b6b6:	1cb1      	adds	r1, r6, #2
 800b6b8:	e7d3      	b.n	800b662 <__gethex+0xee>
 800b6ba:	f04f 0901 	mov.w	r9, #1
 800b6be:	e7fa      	b.n	800b6b6 <__gethex+0x142>
 800b6c0:	230a      	movs	r3, #10
 800b6c2:	fb03 0202 	mla	r2, r3, r2, r0
 800b6c6:	3a10      	subs	r2, #16
 800b6c8:	e7d4      	b.n	800b674 <__gethex+0x100>
 800b6ca:	4631      	mov	r1, r6
 800b6cc:	e7df      	b.n	800b68e <__gethex+0x11a>
 800b6ce:	1bf3      	subs	r3, r6, r7
 800b6d0:	3b01      	subs	r3, #1
 800b6d2:	4621      	mov	r1, r4
 800b6d4:	2b07      	cmp	r3, #7
 800b6d6:	dc0b      	bgt.n	800b6f0 <__gethex+0x17c>
 800b6d8:	ee18 0a10 	vmov	r0, s16
 800b6dc:	f000 faf0 	bl	800bcc0 <_Balloc>
 800b6e0:	4604      	mov	r4, r0
 800b6e2:	b940      	cbnz	r0, 800b6f6 <__gethex+0x182>
 800b6e4:	4b5d      	ldr	r3, [pc, #372]	; (800b85c <__gethex+0x2e8>)
 800b6e6:	4602      	mov	r2, r0
 800b6e8:	21de      	movs	r1, #222	; 0xde
 800b6ea:	485d      	ldr	r0, [pc, #372]	; (800b860 <__gethex+0x2ec>)
 800b6ec:	f7fe fe68 	bl	800a3c0 <__assert_func>
 800b6f0:	3101      	adds	r1, #1
 800b6f2:	105b      	asrs	r3, r3, #1
 800b6f4:	e7ee      	b.n	800b6d4 <__gethex+0x160>
 800b6f6:	f100 0914 	add.w	r9, r0, #20
 800b6fa:	f04f 0b00 	mov.w	fp, #0
 800b6fe:	f1ca 0301 	rsb	r3, sl, #1
 800b702:	f8cd 9008 	str.w	r9, [sp, #8]
 800b706:	f8cd b000 	str.w	fp, [sp]
 800b70a:	9306      	str	r3, [sp, #24]
 800b70c:	42b7      	cmp	r7, r6
 800b70e:	d340      	bcc.n	800b792 <__gethex+0x21e>
 800b710:	9802      	ldr	r0, [sp, #8]
 800b712:	9b00      	ldr	r3, [sp, #0]
 800b714:	f840 3b04 	str.w	r3, [r0], #4
 800b718:	eba0 0009 	sub.w	r0, r0, r9
 800b71c:	1080      	asrs	r0, r0, #2
 800b71e:	0146      	lsls	r6, r0, #5
 800b720:	6120      	str	r0, [r4, #16]
 800b722:	4618      	mov	r0, r3
 800b724:	f000 fbbe 	bl	800bea4 <__hi0bits>
 800b728:	1a30      	subs	r0, r6, r0
 800b72a:	f8d8 6000 	ldr.w	r6, [r8]
 800b72e:	42b0      	cmp	r0, r6
 800b730:	dd63      	ble.n	800b7fa <__gethex+0x286>
 800b732:	1b87      	subs	r7, r0, r6
 800b734:	4639      	mov	r1, r7
 800b736:	4620      	mov	r0, r4
 800b738:	f000 ff62 	bl	800c600 <__any_on>
 800b73c:	4682      	mov	sl, r0
 800b73e:	b1a8      	cbz	r0, 800b76c <__gethex+0x1f8>
 800b740:	1e7b      	subs	r3, r7, #1
 800b742:	1159      	asrs	r1, r3, #5
 800b744:	f003 021f 	and.w	r2, r3, #31
 800b748:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b74c:	f04f 0a01 	mov.w	sl, #1
 800b750:	fa0a f202 	lsl.w	r2, sl, r2
 800b754:	420a      	tst	r2, r1
 800b756:	d009      	beq.n	800b76c <__gethex+0x1f8>
 800b758:	4553      	cmp	r3, sl
 800b75a:	dd05      	ble.n	800b768 <__gethex+0x1f4>
 800b75c:	1eb9      	subs	r1, r7, #2
 800b75e:	4620      	mov	r0, r4
 800b760:	f000 ff4e 	bl	800c600 <__any_on>
 800b764:	2800      	cmp	r0, #0
 800b766:	d145      	bne.n	800b7f4 <__gethex+0x280>
 800b768:	f04f 0a02 	mov.w	sl, #2
 800b76c:	4639      	mov	r1, r7
 800b76e:	4620      	mov	r0, r4
 800b770:	f7ff fe99 	bl	800b4a6 <rshift>
 800b774:	443d      	add	r5, r7
 800b776:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b77a:	42ab      	cmp	r3, r5
 800b77c:	da4c      	bge.n	800b818 <__gethex+0x2a4>
 800b77e:	ee18 0a10 	vmov	r0, s16
 800b782:	4621      	mov	r1, r4
 800b784:	f000 fadc 	bl	800bd40 <_Bfree>
 800b788:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b78a:	2300      	movs	r3, #0
 800b78c:	6013      	str	r3, [r2, #0]
 800b78e:	27a3      	movs	r7, #163	; 0xa3
 800b790:	e785      	b.n	800b69e <__gethex+0x12a>
 800b792:	1e73      	subs	r3, r6, #1
 800b794:	9a05      	ldr	r2, [sp, #20]
 800b796:	9303      	str	r3, [sp, #12]
 800b798:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b79c:	4293      	cmp	r3, r2
 800b79e:	d019      	beq.n	800b7d4 <__gethex+0x260>
 800b7a0:	f1bb 0f20 	cmp.w	fp, #32
 800b7a4:	d107      	bne.n	800b7b6 <__gethex+0x242>
 800b7a6:	9b02      	ldr	r3, [sp, #8]
 800b7a8:	9a00      	ldr	r2, [sp, #0]
 800b7aa:	f843 2b04 	str.w	r2, [r3], #4
 800b7ae:	9302      	str	r3, [sp, #8]
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	9300      	str	r3, [sp, #0]
 800b7b4:	469b      	mov	fp, r3
 800b7b6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b7ba:	f7ff fec6 	bl	800b54a <__hexdig_fun>
 800b7be:	9b00      	ldr	r3, [sp, #0]
 800b7c0:	f000 000f 	and.w	r0, r0, #15
 800b7c4:	fa00 f00b 	lsl.w	r0, r0, fp
 800b7c8:	4303      	orrs	r3, r0
 800b7ca:	9300      	str	r3, [sp, #0]
 800b7cc:	f10b 0b04 	add.w	fp, fp, #4
 800b7d0:	9b03      	ldr	r3, [sp, #12]
 800b7d2:	e00d      	b.n	800b7f0 <__gethex+0x27c>
 800b7d4:	9b03      	ldr	r3, [sp, #12]
 800b7d6:	9a06      	ldr	r2, [sp, #24]
 800b7d8:	4413      	add	r3, r2
 800b7da:	42bb      	cmp	r3, r7
 800b7dc:	d3e0      	bcc.n	800b7a0 <__gethex+0x22c>
 800b7de:	4618      	mov	r0, r3
 800b7e0:	9901      	ldr	r1, [sp, #4]
 800b7e2:	9307      	str	r3, [sp, #28]
 800b7e4:	4652      	mov	r2, sl
 800b7e6:	f7fd fd5a 	bl	800929e <strncmp>
 800b7ea:	9b07      	ldr	r3, [sp, #28]
 800b7ec:	2800      	cmp	r0, #0
 800b7ee:	d1d7      	bne.n	800b7a0 <__gethex+0x22c>
 800b7f0:	461e      	mov	r6, r3
 800b7f2:	e78b      	b.n	800b70c <__gethex+0x198>
 800b7f4:	f04f 0a03 	mov.w	sl, #3
 800b7f8:	e7b8      	b.n	800b76c <__gethex+0x1f8>
 800b7fa:	da0a      	bge.n	800b812 <__gethex+0x29e>
 800b7fc:	1a37      	subs	r7, r6, r0
 800b7fe:	4621      	mov	r1, r4
 800b800:	ee18 0a10 	vmov	r0, s16
 800b804:	463a      	mov	r2, r7
 800b806:	f000 fcb7 	bl	800c178 <__lshift>
 800b80a:	1bed      	subs	r5, r5, r7
 800b80c:	4604      	mov	r4, r0
 800b80e:	f100 0914 	add.w	r9, r0, #20
 800b812:	f04f 0a00 	mov.w	sl, #0
 800b816:	e7ae      	b.n	800b776 <__gethex+0x202>
 800b818:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b81c:	42a8      	cmp	r0, r5
 800b81e:	dd72      	ble.n	800b906 <__gethex+0x392>
 800b820:	1b45      	subs	r5, r0, r5
 800b822:	42ae      	cmp	r6, r5
 800b824:	dc36      	bgt.n	800b894 <__gethex+0x320>
 800b826:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b82a:	2b02      	cmp	r3, #2
 800b82c:	d02a      	beq.n	800b884 <__gethex+0x310>
 800b82e:	2b03      	cmp	r3, #3
 800b830:	d02c      	beq.n	800b88c <__gethex+0x318>
 800b832:	2b01      	cmp	r3, #1
 800b834:	d11c      	bne.n	800b870 <__gethex+0x2fc>
 800b836:	42ae      	cmp	r6, r5
 800b838:	d11a      	bne.n	800b870 <__gethex+0x2fc>
 800b83a:	2e01      	cmp	r6, #1
 800b83c:	d112      	bne.n	800b864 <__gethex+0x2f0>
 800b83e:	9a04      	ldr	r2, [sp, #16]
 800b840:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b844:	6013      	str	r3, [r2, #0]
 800b846:	2301      	movs	r3, #1
 800b848:	6123      	str	r3, [r4, #16]
 800b84a:	f8c9 3000 	str.w	r3, [r9]
 800b84e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b850:	2762      	movs	r7, #98	; 0x62
 800b852:	601c      	str	r4, [r3, #0]
 800b854:	e723      	b.n	800b69e <__gethex+0x12a>
 800b856:	bf00      	nop
 800b858:	0800d79c 	.word	0x0800d79c
 800b85c:	0800d6c3 	.word	0x0800d6c3
 800b860:	0800d734 	.word	0x0800d734
 800b864:	1e71      	subs	r1, r6, #1
 800b866:	4620      	mov	r0, r4
 800b868:	f000 feca 	bl	800c600 <__any_on>
 800b86c:	2800      	cmp	r0, #0
 800b86e:	d1e6      	bne.n	800b83e <__gethex+0x2ca>
 800b870:	ee18 0a10 	vmov	r0, s16
 800b874:	4621      	mov	r1, r4
 800b876:	f000 fa63 	bl	800bd40 <_Bfree>
 800b87a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b87c:	2300      	movs	r3, #0
 800b87e:	6013      	str	r3, [r2, #0]
 800b880:	2750      	movs	r7, #80	; 0x50
 800b882:	e70c      	b.n	800b69e <__gethex+0x12a>
 800b884:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b886:	2b00      	cmp	r3, #0
 800b888:	d1f2      	bne.n	800b870 <__gethex+0x2fc>
 800b88a:	e7d8      	b.n	800b83e <__gethex+0x2ca>
 800b88c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d1d5      	bne.n	800b83e <__gethex+0x2ca>
 800b892:	e7ed      	b.n	800b870 <__gethex+0x2fc>
 800b894:	1e6f      	subs	r7, r5, #1
 800b896:	f1ba 0f00 	cmp.w	sl, #0
 800b89a:	d131      	bne.n	800b900 <__gethex+0x38c>
 800b89c:	b127      	cbz	r7, 800b8a8 <__gethex+0x334>
 800b89e:	4639      	mov	r1, r7
 800b8a0:	4620      	mov	r0, r4
 800b8a2:	f000 fead 	bl	800c600 <__any_on>
 800b8a6:	4682      	mov	sl, r0
 800b8a8:	117b      	asrs	r3, r7, #5
 800b8aa:	2101      	movs	r1, #1
 800b8ac:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b8b0:	f007 071f 	and.w	r7, r7, #31
 800b8b4:	fa01 f707 	lsl.w	r7, r1, r7
 800b8b8:	421f      	tst	r7, r3
 800b8ba:	4629      	mov	r1, r5
 800b8bc:	4620      	mov	r0, r4
 800b8be:	bf18      	it	ne
 800b8c0:	f04a 0a02 	orrne.w	sl, sl, #2
 800b8c4:	1b76      	subs	r6, r6, r5
 800b8c6:	f7ff fdee 	bl	800b4a6 <rshift>
 800b8ca:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b8ce:	2702      	movs	r7, #2
 800b8d0:	f1ba 0f00 	cmp.w	sl, #0
 800b8d4:	d048      	beq.n	800b968 <__gethex+0x3f4>
 800b8d6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b8da:	2b02      	cmp	r3, #2
 800b8dc:	d015      	beq.n	800b90a <__gethex+0x396>
 800b8de:	2b03      	cmp	r3, #3
 800b8e0:	d017      	beq.n	800b912 <__gethex+0x39e>
 800b8e2:	2b01      	cmp	r3, #1
 800b8e4:	d109      	bne.n	800b8fa <__gethex+0x386>
 800b8e6:	f01a 0f02 	tst.w	sl, #2
 800b8ea:	d006      	beq.n	800b8fa <__gethex+0x386>
 800b8ec:	f8d9 0000 	ldr.w	r0, [r9]
 800b8f0:	ea4a 0a00 	orr.w	sl, sl, r0
 800b8f4:	f01a 0f01 	tst.w	sl, #1
 800b8f8:	d10e      	bne.n	800b918 <__gethex+0x3a4>
 800b8fa:	f047 0710 	orr.w	r7, r7, #16
 800b8fe:	e033      	b.n	800b968 <__gethex+0x3f4>
 800b900:	f04f 0a01 	mov.w	sl, #1
 800b904:	e7d0      	b.n	800b8a8 <__gethex+0x334>
 800b906:	2701      	movs	r7, #1
 800b908:	e7e2      	b.n	800b8d0 <__gethex+0x35c>
 800b90a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b90c:	f1c3 0301 	rsb	r3, r3, #1
 800b910:	9315      	str	r3, [sp, #84]	; 0x54
 800b912:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b914:	2b00      	cmp	r3, #0
 800b916:	d0f0      	beq.n	800b8fa <__gethex+0x386>
 800b918:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b91c:	f104 0314 	add.w	r3, r4, #20
 800b920:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b924:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b928:	f04f 0c00 	mov.w	ip, #0
 800b92c:	4618      	mov	r0, r3
 800b92e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b932:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 800b936:	d01c      	beq.n	800b972 <__gethex+0x3fe>
 800b938:	3201      	adds	r2, #1
 800b93a:	6002      	str	r2, [r0, #0]
 800b93c:	2f02      	cmp	r7, #2
 800b93e:	f104 0314 	add.w	r3, r4, #20
 800b942:	d13f      	bne.n	800b9c4 <__gethex+0x450>
 800b944:	f8d8 2000 	ldr.w	r2, [r8]
 800b948:	3a01      	subs	r2, #1
 800b94a:	42b2      	cmp	r2, r6
 800b94c:	d10a      	bne.n	800b964 <__gethex+0x3f0>
 800b94e:	1171      	asrs	r1, r6, #5
 800b950:	2201      	movs	r2, #1
 800b952:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b956:	f006 061f 	and.w	r6, r6, #31
 800b95a:	fa02 f606 	lsl.w	r6, r2, r6
 800b95e:	421e      	tst	r6, r3
 800b960:	bf18      	it	ne
 800b962:	4617      	movne	r7, r2
 800b964:	f047 0720 	orr.w	r7, r7, #32
 800b968:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b96a:	601c      	str	r4, [r3, #0]
 800b96c:	9b04      	ldr	r3, [sp, #16]
 800b96e:	601d      	str	r5, [r3, #0]
 800b970:	e695      	b.n	800b69e <__gethex+0x12a>
 800b972:	4299      	cmp	r1, r3
 800b974:	f843 cc04 	str.w	ip, [r3, #-4]
 800b978:	d8d8      	bhi.n	800b92c <__gethex+0x3b8>
 800b97a:	68a3      	ldr	r3, [r4, #8]
 800b97c:	459b      	cmp	fp, r3
 800b97e:	db19      	blt.n	800b9b4 <__gethex+0x440>
 800b980:	6861      	ldr	r1, [r4, #4]
 800b982:	ee18 0a10 	vmov	r0, s16
 800b986:	3101      	adds	r1, #1
 800b988:	f000 f99a 	bl	800bcc0 <_Balloc>
 800b98c:	4681      	mov	r9, r0
 800b98e:	b918      	cbnz	r0, 800b998 <__gethex+0x424>
 800b990:	4b1a      	ldr	r3, [pc, #104]	; (800b9fc <__gethex+0x488>)
 800b992:	4602      	mov	r2, r0
 800b994:	2184      	movs	r1, #132	; 0x84
 800b996:	e6a8      	b.n	800b6ea <__gethex+0x176>
 800b998:	6922      	ldr	r2, [r4, #16]
 800b99a:	3202      	adds	r2, #2
 800b99c:	f104 010c 	add.w	r1, r4, #12
 800b9a0:	0092      	lsls	r2, r2, #2
 800b9a2:	300c      	adds	r0, #12
 800b9a4:	f7fc fea8 	bl	80086f8 <memcpy>
 800b9a8:	4621      	mov	r1, r4
 800b9aa:	ee18 0a10 	vmov	r0, s16
 800b9ae:	f000 f9c7 	bl	800bd40 <_Bfree>
 800b9b2:	464c      	mov	r4, r9
 800b9b4:	6923      	ldr	r3, [r4, #16]
 800b9b6:	1c5a      	adds	r2, r3, #1
 800b9b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b9bc:	6122      	str	r2, [r4, #16]
 800b9be:	2201      	movs	r2, #1
 800b9c0:	615a      	str	r2, [r3, #20]
 800b9c2:	e7bb      	b.n	800b93c <__gethex+0x3c8>
 800b9c4:	6922      	ldr	r2, [r4, #16]
 800b9c6:	455a      	cmp	r2, fp
 800b9c8:	dd0b      	ble.n	800b9e2 <__gethex+0x46e>
 800b9ca:	2101      	movs	r1, #1
 800b9cc:	4620      	mov	r0, r4
 800b9ce:	f7ff fd6a 	bl	800b4a6 <rshift>
 800b9d2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b9d6:	3501      	adds	r5, #1
 800b9d8:	42ab      	cmp	r3, r5
 800b9da:	f6ff aed0 	blt.w	800b77e <__gethex+0x20a>
 800b9de:	2701      	movs	r7, #1
 800b9e0:	e7c0      	b.n	800b964 <__gethex+0x3f0>
 800b9e2:	f016 061f 	ands.w	r6, r6, #31
 800b9e6:	d0fa      	beq.n	800b9de <__gethex+0x46a>
 800b9e8:	4453      	add	r3, sl
 800b9ea:	f1c6 0620 	rsb	r6, r6, #32
 800b9ee:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b9f2:	f000 fa57 	bl	800bea4 <__hi0bits>
 800b9f6:	42b0      	cmp	r0, r6
 800b9f8:	dbe7      	blt.n	800b9ca <__gethex+0x456>
 800b9fa:	e7f0      	b.n	800b9de <__gethex+0x46a>
 800b9fc:	0800d6c3 	.word	0x0800d6c3

0800ba00 <L_shift>:
 800ba00:	f1c2 0208 	rsb	r2, r2, #8
 800ba04:	0092      	lsls	r2, r2, #2
 800ba06:	b570      	push	{r4, r5, r6, lr}
 800ba08:	f1c2 0620 	rsb	r6, r2, #32
 800ba0c:	6843      	ldr	r3, [r0, #4]
 800ba0e:	6804      	ldr	r4, [r0, #0]
 800ba10:	fa03 f506 	lsl.w	r5, r3, r6
 800ba14:	432c      	orrs	r4, r5
 800ba16:	40d3      	lsrs	r3, r2
 800ba18:	6004      	str	r4, [r0, #0]
 800ba1a:	f840 3f04 	str.w	r3, [r0, #4]!
 800ba1e:	4288      	cmp	r0, r1
 800ba20:	d3f4      	bcc.n	800ba0c <L_shift+0xc>
 800ba22:	bd70      	pop	{r4, r5, r6, pc}

0800ba24 <__match>:
 800ba24:	b530      	push	{r4, r5, lr}
 800ba26:	6803      	ldr	r3, [r0, #0]
 800ba28:	3301      	adds	r3, #1
 800ba2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ba2e:	b914      	cbnz	r4, 800ba36 <__match+0x12>
 800ba30:	6003      	str	r3, [r0, #0]
 800ba32:	2001      	movs	r0, #1
 800ba34:	bd30      	pop	{r4, r5, pc}
 800ba36:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba3a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800ba3e:	2d19      	cmp	r5, #25
 800ba40:	bf98      	it	ls
 800ba42:	3220      	addls	r2, #32
 800ba44:	42a2      	cmp	r2, r4
 800ba46:	d0f0      	beq.n	800ba2a <__match+0x6>
 800ba48:	2000      	movs	r0, #0
 800ba4a:	e7f3      	b.n	800ba34 <__match+0x10>

0800ba4c <__hexnan>:
 800ba4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba50:	680b      	ldr	r3, [r1, #0]
 800ba52:	115e      	asrs	r6, r3, #5
 800ba54:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ba58:	f013 031f 	ands.w	r3, r3, #31
 800ba5c:	b087      	sub	sp, #28
 800ba5e:	bf18      	it	ne
 800ba60:	3604      	addne	r6, #4
 800ba62:	2500      	movs	r5, #0
 800ba64:	1f37      	subs	r7, r6, #4
 800ba66:	4690      	mov	r8, r2
 800ba68:	6802      	ldr	r2, [r0, #0]
 800ba6a:	9301      	str	r3, [sp, #4]
 800ba6c:	4682      	mov	sl, r0
 800ba6e:	f846 5c04 	str.w	r5, [r6, #-4]
 800ba72:	46b9      	mov	r9, r7
 800ba74:	463c      	mov	r4, r7
 800ba76:	9502      	str	r5, [sp, #8]
 800ba78:	46ab      	mov	fp, r5
 800ba7a:	7851      	ldrb	r1, [r2, #1]
 800ba7c:	1c53      	adds	r3, r2, #1
 800ba7e:	9303      	str	r3, [sp, #12]
 800ba80:	b341      	cbz	r1, 800bad4 <__hexnan+0x88>
 800ba82:	4608      	mov	r0, r1
 800ba84:	9205      	str	r2, [sp, #20]
 800ba86:	9104      	str	r1, [sp, #16]
 800ba88:	f7ff fd5f 	bl	800b54a <__hexdig_fun>
 800ba8c:	2800      	cmp	r0, #0
 800ba8e:	d14f      	bne.n	800bb30 <__hexnan+0xe4>
 800ba90:	9904      	ldr	r1, [sp, #16]
 800ba92:	9a05      	ldr	r2, [sp, #20]
 800ba94:	2920      	cmp	r1, #32
 800ba96:	d818      	bhi.n	800baca <__hexnan+0x7e>
 800ba98:	9b02      	ldr	r3, [sp, #8]
 800ba9a:	459b      	cmp	fp, r3
 800ba9c:	dd13      	ble.n	800bac6 <__hexnan+0x7a>
 800ba9e:	454c      	cmp	r4, r9
 800baa0:	d206      	bcs.n	800bab0 <__hexnan+0x64>
 800baa2:	2d07      	cmp	r5, #7
 800baa4:	dc04      	bgt.n	800bab0 <__hexnan+0x64>
 800baa6:	462a      	mov	r2, r5
 800baa8:	4649      	mov	r1, r9
 800baaa:	4620      	mov	r0, r4
 800baac:	f7ff ffa8 	bl	800ba00 <L_shift>
 800bab0:	4544      	cmp	r4, r8
 800bab2:	d950      	bls.n	800bb56 <__hexnan+0x10a>
 800bab4:	2300      	movs	r3, #0
 800bab6:	f1a4 0904 	sub.w	r9, r4, #4
 800baba:	f844 3c04 	str.w	r3, [r4, #-4]
 800babe:	f8cd b008 	str.w	fp, [sp, #8]
 800bac2:	464c      	mov	r4, r9
 800bac4:	461d      	mov	r5, r3
 800bac6:	9a03      	ldr	r2, [sp, #12]
 800bac8:	e7d7      	b.n	800ba7a <__hexnan+0x2e>
 800baca:	2929      	cmp	r1, #41	; 0x29
 800bacc:	d156      	bne.n	800bb7c <__hexnan+0x130>
 800bace:	3202      	adds	r2, #2
 800bad0:	f8ca 2000 	str.w	r2, [sl]
 800bad4:	f1bb 0f00 	cmp.w	fp, #0
 800bad8:	d050      	beq.n	800bb7c <__hexnan+0x130>
 800bada:	454c      	cmp	r4, r9
 800badc:	d206      	bcs.n	800baec <__hexnan+0xa0>
 800bade:	2d07      	cmp	r5, #7
 800bae0:	dc04      	bgt.n	800baec <__hexnan+0xa0>
 800bae2:	462a      	mov	r2, r5
 800bae4:	4649      	mov	r1, r9
 800bae6:	4620      	mov	r0, r4
 800bae8:	f7ff ff8a 	bl	800ba00 <L_shift>
 800baec:	4544      	cmp	r4, r8
 800baee:	d934      	bls.n	800bb5a <__hexnan+0x10e>
 800baf0:	f1a8 0204 	sub.w	r2, r8, #4
 800baf4:	4623      	mov	r3, r4
 800baf6:	f853 1b04 	ldr.w	r1, [r3], #4
 800bafa:	f842 1f04 	str.w	r1, [r2, #4]!
 800bafe:	429f      	cmp	r7, r3
 800bb00:	d2f9      	bcs.n	800baf6 <__hexnan+0xaa>
 800bb02:	1b3b      	subs	r3, r7, r4
 800bb04:	f023 0303 	bic.w	r3, r3, #3
 800bb08:	3304      	adds	r3, #4
 800bb0a:	3401      	adds	r4, #1
 800bb0c:	3e03      	subs	r6, #3
 800bb0e:	42b4      	cmp	r4, r6
 800bb10:	bf88      	it	hi
 800bb12:	2304      	movhi	r3, #4
 800bb14:	4443      	add	r3, r8
 800bb16:	2200      	movs	r2, #0
 800bb18:	f843 2b04 	str.w	r2, [r3], #4
 800bb1c:	429f      	cmp	r7, r3
 800bb1e:	d2fb      	bcs.n	800bb18 <__hexnan+0xcc>
 800bb20:	683b      	ldr	r3, [r7, #0]
 800bb22:	b91b      	cbnz	r3, 800bb2c <__hexnan+0xe0>
 800bb24:	4547      	cmp	r7, r8
 800bb26:	d127      	bne.n	800bb78 <__hexnan+0x12c>
 800bb28:	2301      	movs	r3, #1
 800bb2a:	603b      	str	r3, [r7, #0]
 800bb2c:	2005      	movs	r0, #5
 800bb2e:	e026      	b.n	800bb7e <__hexnan+0x132>
 800bb30:	3501      	adds	r5, #1
 800bb32:	2d08      	cmp	r5, #8
 800bb34:	f10b 0b01 	add.w	fp, fp, #1
 800bb38:	dd06      	ble.n	800bb48 <__hexnan+0xfc>
 800bb3a:	4544      	cmp	r4, r8
 800bb3c:	d9c3      	bls.n	800bac6 <__hexnan+0x7a>
 800bb3e:	2300      	movs	r3, #0
 800bb40:	f844 3c04 	str.w	r3, [r4, #-4]
 800bb44:	2501      	movs	r5, #1
 800bb46:	3c04      	subs	r4, #4
 800bb48:	6822      	ldr	r2, [r4, #0]
 800bb4a:	f000 000f 	and.w	r0, r0, #15
 800bb4e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800bb52:	6022      	str	r2, [r4, #0]
 800bb54:	e7b7      	b.n	800bac6 <__hexnan+0x7a>
 800bb56:	2508      	movs	r5, #8
 800bb58:	e7b5      	b.n	800bac6 <__hexnan+0x7a>
 800bb5a:	9b01      	ldr	r3, [sp, #4]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d0df      	beq.n	800bb20 <__hexnan+0xd4>
 800bb60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bb64:	f1c3 0320 	rsb	r3, r3, #32
 800bb68:	fa22 f303 	lsr.w	r3, r2, r3
 800bb6c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800bb70:	401a      	ands	r2, r3
 800bb72:	f846 2c04 	str.w	r2, [r6, #-4]
 800bb76:	e7d3      	b.n	800bb20 <__hexnan+0xd4>
 800bb78:	3f04      	subs	r7, #4
 800bb7a:	e7d1      	b.n	800bb20 <__hexnan+0xd4>
 800bb7c:	2004      	movs	r0, #4
 800bb7e:	b007      	add	sp, #28
 800bb80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bb84 <_localeconv_r>:
 800bb84:	4800      	ldr	r0, [pc, #0]	; (800bb88 <_localeconv_r+0x4>)
 800bb86:	4770      	bx	lr
 800bb88:	20000208 	.word	0x20000208

0800bb8c <__retarget_lock_init_recursive>:
 800bb8c:	4770      	bx	lr

0800bb8e <__retarget_lock_acquire_recursive>:
 800bb8e:	4770      	bx	lr

0800bb90 <__retarget_lock_release_recursive>:
 800bb90:	4770      	bx	lr
	...

0800bb94 <_lseek_r>:
 800bb94:	b538      	push	{r3, r4, r5, lr}
 800bb96:	4d07      	ldr	r5, [pc, #28]	; (800bbb4 <_lseek_r+0x20>)
 800bb98:	4604      	mov	r4, r0
 800bb9a:	4608      	mov	r0, r1
 800bb9c:	4611      	mov	r1, r2
 800bb9e:	2200      	movs	r2, #0
 800bba0:	602a      	str	r2, [r5, #0]
 800bba2:	461a      	mov	r2, r3
 800bba4:	f7f8 fb50 	bl	8004248 <_lseek>
 800bba8:	1c43      	adds	r3, r0, #1
 800bbaa:	d102      	bne.n	800bbb2 <_lseek_r+0x1e>
 800bbac:	682b      	ldr	r3, [r5, #0]
 800bbae:	b103      	cbz	r3, 800bbb2 <_lseek_r+0x1e>
 800bbb0:	6023      	str	r3, [r4, #0]
 800bbb2:	bd38      	pop	{r3, r4, r5, pc}
 800bbb4:	20000f04 	.word	0x20000f04

0800bbb8 <__swhatbuf_r>:
 800bbb8:	b570      	push	{r4, r5, r6, lr}
 800bbba:	460e      	mov	r6, r1
 800bbbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbc0:	2900      	cmp	r1, #0
 800bbc2:	b096      	sub	sp, #88	; 0x58
 800bbc4:	4614      	mov	r4, r2
 800bbc6:	461d      	mov	r5, r3
 800bbc8:	da08      	bge.n	800bbdc <__swhatbuf_r+0x24>
 800bbca:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800bbce:	2200      	movs	r2, #0
 800bbd0:	602a      	str	r2, [r5, #0]
 800bbd2:	061a      	lsls	r2, r3, #24
 800bbd4:	d410      	bmi.n	800bbf8 <__swhatbuf_r+0x40>
 800bbd6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800bbda:	e00e      	b.n	800bbfa <__swhatbuf_r+0x42>
 800bbdc:	466a      	mov	r2, sp
 800bbde:	f001 f831 	bl	800cc44 <_fstat_r>
 800bbe2:	2800      	cmp	r0, #0
 800bbe4:	dbf1      	blt.n	800bbca <__swhatbuf_r+0x12>
 800bbe6:	9a01      	ldr	r2, [sp, #4]
 800bbe8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800bbec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800bbf0:	425a      	negs	r2, r3
 800bbf2:	415a      	adcs	r2, r3
 800bbf4:	602a      	str	r2, [r5, #0]
 800bbf6:	e7ee      	b.n	800bbd6 <__swhatbuf_r+0x1e>
 800bbf8:	2340      	movs	r3, #64	; 0x40
 800bbfa:	2000      	movs	r0, #0
 800bbfc:	6023      	str	r3, [r4, #0]
 800bbfe:	b016      	add	sp, #88	; 0x58
 800bc00:	bd70      	pop	{r4, r5, r6, pc}
	...

0800bc04 <__smakebuf_r>:
 800bc04:	898b      	ldrh	r3, [r1, #12]
 800bc06:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bc08:	079d      	lsls	r5, r3, #30
 800bc0a:	4606      	mov	r6, r0
 800bc0c:	460c      	mov	r4, r1
 800bc0e:	d507      	bpl.n	800bc20 <__smakebuf_r+0x1c>
 800bc10:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bc14:	6023      	str	r3, [r4, #0]
 800bc16:	6123      	str	r3, [r4, #16]
 800bc18:	2301      	movs	r3, #1
 800bc1a:	6163      	str	r3, [r4, #20]
 800bc1c:	b002      	add	sp, #8
 800bc1e:	bd70      	pop	{r4, r5, r6, pc}
 800bc20:	ab01      	add	r3, sp, #4
 800bc22:	466a      	mov	r2, sp
 800bc24:	f7ff ffc8 	bl	800bbb8 <__swhatbuf_r>
 800bc28:	9900      	ldr	r1, [sp, #0]
 800bc2a:	4605      	mov	r5, r0
 800bc2c:	4630      	mov	r0, r6
 800bc2e:	f7fc fde5 	bl	80087fc <_malloc_r>
 800bc32:	b948      	cbnz	r0, 800bc48 <__smakebuf_r+0x44>
 800bc34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc38:	059a      	lsls	r2, r3, #22
 800bc3a:	d4ef      	bmi.n	800bc1c <__smakebuf_r+0x18>
 800bc3c:	f023 0303 	bic.w	r3, r3, #3
 800bc40:	f043 0302 	orr.w	r3, r3, #2
 800bc44:	81a3      	strh	r3, [r4, #12]
 800bc46:	e7e3      	b.n	800bc10 <__smakebuf_r+0xc>
 800bc48:	4b0d      	ldr	r3, [pc, #52]	; (800bc80 <__smakebuf_r+0x7c>)
 800bc4a:	62b3      	str	r3, [r6, #40]	; 0x28
 800bc4c:	89a3      	ldrh	r3, [r4, #12]
 800bc4e:	6020      	str	r0, [r4, #0]
 800bc50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bc54:	81a3      	strh	r3, [r4, #12]
 800bc56:	9b00      	ldr	r3, [sp, #0]
 800bc58:	6163      	str	r3, [r4, #20]
 800bc5a:	9b01      	ldr	r3, [sp, #4]
 800bc5c:	6120      	str	r0, [r4, #16]
 800bc5e:	b15b      	cbz	r3, 800bc78 <__smakebuf_r+0x74>
 800bc60:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bc64:	4630      	mov	r0, r6
 800bc66:	f000 ffff 	bl	800cc68 <_isatty_r>
 800bc6a:	b128      	cbz	r0, 800bc78 <__smakebuf_r+0x74>
 800bc6c:	89a3      	ldrh	r3, [r4, #12]
 800bc6e:	f023 0303 	bic.w	r3, r3, #3
 800bc72:	f043 0301 	orr.w	r3, r3, #1
 800bc76:	81a3      	strh	r3, [r4, #12]
 800bc78:	89a0      	ldrh	r0, [r4, #12]
 800bc7a:	4305      	orrs	r5, r0
 800bc7c:	81a5      	strh	r5, [r4, #12]
 800bc7e:	e7cd      	b.n	800bc1c <__smakebuf_r+0x18>
 800bc80:	0800b2e1 	.word	0x0800b2e1

0800bc84 <__ascii_mbtowc>:
 800bc84:	b082      	sub	sp, #8
 800bc86:	b901      	cbnz	r1, 800bc8a <__ascii_mbtowc+0x6>
 800bc88:	a901      	add	r1, sp, #4
 800bc8a:	b142      	cbz	r2, 800bc9e <__ascii_mbtowc+0x1a>
 800bc8c:	b14b      	cbz	r3, 800bca2 <__ascii_mbtowc+0x1e>
 800bc8e:	7813      	ldrb	r3, [r2, #0]
 800bc90:	600b      	str	r3, [r1, #0]
 800bc92:	7812      	ldrb	r2, [r2, #0]
 800bc94:	1e10      	subs	r0, r2, #0
 800bc96:	bf18      	it	ne
 800bc98:	2001      	movne	r0, #1
 800bc9a:	b002      	add	sp, #8
 800bc9c:	4770      	bx	lr
 800bc9e:	4610      	mov	r0, r2
 800bca0:	e7fb      	b.n	800bc9a <__ascii_mbtowc+0x16>
 800bca2:	f06f 0001 	mvn.w	r0, #1
 800bca6:	e7f8      	b.n	800bc9a <__ascii_mbtowc+0x16>

0800bca8 <__malloc_lock>:
 800bca8:	4801      	ldr	r0, [pc, #4]	; (800bcb0 <__malloc_lock+0x8>)
 800bcaa:	f7ff bf70 	b.w	800bb8e <__retarget_lock_acquire_recursive>
 800bcae:	bf00      	nop
 800bcb0:	20000f00 	.word	0x20000f00

0800bcb4 <__malloc_unlock>:
 800bcb4:	4801      	ldr	r0, [pc, #4]	; (800bcbc <__malloc_unlock+0x8>)
 800bcb6:	f7ff bf6b 	b.w	800bb90 <__retarget_lock_release_recursive>
 800bcba:	bf00      	nop
 800bcbc:	20000f00 	.word	0x20000f00

0800bcc0 <_Balloc>:
 800bcc0:	b570      	push	{r4, r5, r6, lr}
 800bcc2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bcc4:	4604      	mov	r4, r0
 800bcc6:	460d      	mov	r5, r1
 800bcc8:	b976      	cbnz	r6, 800bce8 <_Balloc+0x28>
 800bcca:	2010      	movs	r0, #16
 800bccc:	f7fc fd0c 	bl	80086e8 <malloc>
 800bcd0:	4602      	mov	r2, r0
 800bcd2:	6260      	str	r0, [r4, #36]	; 0x24
 800bcd4:	b920      	cbnz	r0, 800bce0 <_Balloc+0x20>
 800bcd6:	4b18      	ldr	r3, [pc, #96]	; (800bd38 <_Balloc+0x78>)
 800bcd8:	4818      	ldr	r0, [pc, #96]	; (800bd3c <_Balloc+0x7c>)
 800bcda:	2166      	movs	r1, #102	; 0x66
 800bcdc:	f7fe fb70 	bl	800a3c0 <__assert_func>
 800bce0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bce4:	6006      	str	r6, [r0, #0]
 800bce6:	60c6      	str	r6, [r0, #12]
 800bce8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bcea:	68f3      	ldr	r3, [r6, #12]
 800bcec:	b183      	cbz	r3, 800bd10 <_Balloc+0x50>
 800bcee:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bcf0:	68db      	ldr	r3, [r3, #12]
 800bcf2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bcf6:	b9b8      	cbnz	r0, 800bd28 <_Balloc+0x68>
 800bcf8:	2101      	movs	r1, #1
 800bcfa:	fa01 f605 	lsl.w	r6, r1, r5
 800bcfe:	1d72      	adds	r2, r6, #5
 800bd00:	0092      	lsls	r2, r2, #2
 800bd02:	4620      	mov	r0, r4
 800bd04:	f000 fc9d 	bl	800c642 <_calloc_r>
 800bd08:	b160      	cbz	r0, 800bd24 <_Balloc+0x64>
 800bd0a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bd0e:	e00e      	b.n	800bd2e <_Balloc+0x6e>
 800bd10:	2221      	movs	r2, #33	; 0x21
 800bd12:	2104      	movs	r1, #4
 800bd14:	4620      	mov	r0, r4
 800bd16:	f000 fc94 	bl	800c642 <_calloc_r>
 800bd1a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd1c:	60f0      	str	r0, [r6, #12]
 800bd1e:	68db      	ldr	r3, [r3, #12]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d1e4      	bne.n	800bcee <_Balloc+0x2e>
 800bd24:	2000      	movs	r0, #0
 800bd26:	bd70      	pop	{r4, r5, r6, pc}
 800bd28:	6802      	ldr	r2, [r0, #0]
 800bd2a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bd2e:	2300      	movs	r3, #0
 800bd30:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bd34:	e7f7      	b.n	800bd26 <_Balloc+0x66>
 800bd36:	bf00      	nop
 800bd38:	0800d651 	.word	0x0800d651
 800bd3c:	0800d7b0 	.word	0x0800d7b0

0800bd40 <_Bfree>:
 800bd40:	b570      	push	{r4, r5, r6, lr}
 800bd42:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bd44:	4605      	mov	r5, r0
 800bd46:	460c      	mov	r4, r1
 800bd48:	b976      	cbnz	r6, 800bd68 <_Bfree+0x28>
 800bd4a:	2010      	movs	r0, #16
 800bd4c:	f7fc fccc 	bl	80086e8 <malloc>
 800bd50:	4602      	mov	r2, r0
 800bd52:	6268      	str	r0, [r5, #36]	; 0x24
 800bd54:	b920      	cbnz	r0, 800bd60 <_Bfree+0x20>
 800bd56:	4b09      	ldr	r3, [pc, #36]	; (800bd7c <_Bfree+0x3c>)
 800bd58:	4809      	ldr	r0, [pc, #36]	; (800bd80 <_Bfree+0x40>)
 800bd5a:	218a      	movs	r1, #138	; 0x8a
 800bd5c:	f7fe fb30 	bl	800a3c0 <__assert_func>
 800bd60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bd64:	6006      	str	r6, [r0, #0]
 800bd66:	60c6      	str	r6, [r0, #12]
 800bd68:	b13c      	cbz	r4, 800bd7a <_Bfree+0x3a>
 800bd6a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bd6c:	6862      	ldr	r2, [r4, #4]
 800bd6e:	68db      	ldr	r3, [r3, #12]
 800bd70:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bd74:	6021      	str	r1, [r4, #0]
 800bd76:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bd7a:	bd70      	pop	{r4, r5, r6, pc}
 800bd7c:	0800d651 	.word	0x0800d651
 800bd80:	0800d7b0 	.word	0x0800d7b0

0800bd84 <__multadd>:
 800bd84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bd88:	690d      	ldr	r5, [r1, #16]
 800bd8a:	4607      	mov	r7, r0
 800bd8c:	460c      	mov	r4, r1
 800bd8e:	461e      	mov	r6, r3
 800bd90:	f101 0c14 	add.w	ip, r1, #20
 800bd94:	2000      	movs	r0, #0
 800bd96:	f8dc 3000 	ldr.w	r3, [ip]
 800bd9a:	b299      	uxth	r1, r3
 800bd9c:	fb02 6101 	mla	r1, r2, r1, r6
 800bda0:	0c1e      	lsrs	r6, r3, #16
 800bda2:	0c0b      	lsrs	r3, r1, #16
 800bda4:	fb02 3306 	mla	r3, r2, r6, r3
 800bda8:	b289      	uxth	r1, r1
 800bdaa:	3001      	adds	r0, #1
 800bdac:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bdb0:	4285      	cmp	r5, r0
 800bdb2:	f84c 1b04 	str.w	r1, [ip], #4
 800bdb6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bdba:	dcec      	bgt.n	800bd96 <__multadd+0x12>
 800bdbc:	b30e      	cbz	r6, 800be02 <__multadd+0x7e>
 800bdbe:	68a3      	ldr	r3, [r4, #8]
 800bdc0:	42ab      	cmp	r3, r5
 800bdc2:	dc19      	bgt.n	800bdf8 <__multadd+0x74>
 800bdc4:	6861      	ldr	r1, [r4, #4]
 800bdc6:	4638      	mov	r0, r7
 800bdc8:	3101      	adds	r1, #1
 800bdca:	f7ff ff79 	bl	800bcc0 <_Balloc>
 800bdce:	4680      	mov	r8, r0
 800bdd0:	b928      	cbnz	r0, 800bdde <__multadd+0x5a>
 800bdd2:	4602      	mov	r2, r0
 800bdd4:	4b0c      	ldr	r3, [pc, #48]	; (800be08 <__multadd+0x84>)
 800bdd6:	480d      	ldr	r0, [pc, #52]	; (800be0c <__multadd+0x88>)
 800bdd8:	21b5      	movs	r1, #181	; 0xb5
 800bdda:	f7fe faf1 	bl	800a3c0 <__assert_func>
 800bdde:	6922      	ldr	r2, [r4, #16]
 800bde0:	3202      	adds	r2, #2
 800bde2:	f104 010c 	add.w	r1, r4, #12
 800bde6:	0092      	lsls	r2, r2, #2
 800bde8:	300c      	adds	r0, #12
 800bdea:	f7fc fc85 	bl	80086f8 <memcpy>
 800bdee:	4621      	mov	r1, r4
 800bdf0:	4638      	mov	r0, r7
 800bdf2:	f7ff ffa5 	bl	800bd40 <_Bfree>
 800bdf6:	4644      	mov	r4, r8
 800bdf8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bdfc:	3501      	adds	r5, #1
 800bdfe:	615e      	str	r6, [r3, #20]
 800be00:	6125      	str	r5, [r4, #16]
 800be02:	4620      	mov	r0, r4
 800be04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be08:	0800d6c3 	.word	0x0800d6c3
 800be0c:	0800d7b0 	.word	0x0800d7b0

0800be10 <__s2b>:
 800be10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800be14:	460c      	mov	r4, r1
 800be16:	4615      	mov	r5, r2
 800be18:	461f      	mov	r7, r3
 800be1a:	2209      	movs	r2, #9
 800be1c:	3308      	adds	r3, #8
 800be1e:	4606      	mov	r6, r0
 800be20:	fb93 f3f2 	sdiv	r3, r3, r2
 800be24:	2100      	movs	r1, #0
 800be26:	2201      	movs	r2, #1
 800be28:	429a      	cmp	r2, r3
 800be2a:	db09      	blt.n	800be40 <__s2b+0x30>
 800be2c:	4630      	mov	r0, r6
 800be2e:	f7ff ff47 	bl	800bcc0 <_Balloc>
 800be32:	b940      	cbnz	r0, 800be46 <__s2b+0x36>
 800be34:	4602      	mov	r2, r0
 800be36:	4b19      	ldr	r3, [pc, #100]	; (800be9c <__s2b+0x8c>)
 800be38:	4819      	ldr	r0, [pc, #100]	; (800bea0 <__s2b+0x90>)
 800be3a:	21ce      	movs	r1, #206	; 0xce
 800be3c:	f7fe fac0 	bl	800a3c0 <__assert_func>
 800be40:	0052      	lsls	r2, r2, #1
 800be42:	3101      	adds	r1, #1
 800be44:	e7f0      	b.n	800be28 <__s2b+0x18>
 800be46:	9b08      	ldr	r3, [sp, #32]
 800be48:	6143      	str	r3, [r0, #20]
 800be4a:	2d09      	cmp	r5, #9
 800be4c:	f04f 0301 	mov.w	r3, #1
 800be50:	6103      	str	r3, [r0, #16]
 800be52:	dd16      	ble.n	800be82 <__s2b+0x72>
 800be54:	f104 0909 	add.w	r9, r4, #9
 800be58:	46c8      	mov	r8, r9
 800be5a:	442c      	add	r4, r5
 800be5c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800be60:	4601      	mov	r1, r0
 800be62:	3b30      	subs	r3, #48	; 0x30
 800be64:	220a      	movs	r2, #10
 800be66:	4630      	mov	r0, r6
 800be68:	f7ff ff8c 	bl	800bd84 <__multadd>
 800be6c:	45a0      	cmp	r8, r4
 800be6e:	d1f5      	bne.n	800be5c <__s2b+0x4c>
 800be70:	f1a5 0408 	sub.w	r4, r5, #8
 800be74:	444c      	add	r4, r9
 800be76:	1b2d      	subs	r5, r5, r4
 800be78:	1963      	adds	r3, r4, r5
 800be7a:	42bb      	cmp	r3, r7
 800be7c:	db04      	blt.n	800be88 <__s2b+0x78>
 800be7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800be82:	340a      	adds	r4, #10
 800be84:	2509      	movs	r5, #9
 800be86:	e7f6      	b.n	800be76 <__s2b+0x66>
 800be88:	f814 3b01 	ldrb.w	r3, [r4], #1
 800be8c:	4601      	mov	r1, r0
 800be8e:	3b30      	subs	r3, #48	; 0x30
 800be90:	220a      	movs	r2, #10
 800be92:	4630      	mov	r0, r6
 800be94:	f7ff ff76 	bl	800bd84 <__multadd>
 800be98:	e7ee      	b.n	800be78 <__s2b+0x68>
 800be9a:	bf00      	nop
 800be9c:	0800d6c3 	.word	0x0800d6c3
 800bea0:	0800d7b0 	.word	0x0800d7b0

0800bea4 <__hi0bits>:
 800bea4:	0c03      	lsrs	r3, r0, #16
 800bea6:	041b      	lsls	r3, r3, #16
 800bea8:	b9d3      	cbnz	r3, 800bee0 <__hi0bits+0x3c>
 800beaa:	0400      	lsls	r0, r0, #16
 800beac:	2310      	movs	r3, #16
 800beae:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800beb2:	bf04      	itt	eq
 800beb4:	0200      	lsleq	r0, r0, #8
 800beb6:	3308      	addeq	r3, #8
 800beb8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bebc:	bf04      	itt	eq
 800bebe:	0100      	lsleq	r0, r0, #4
 800bec0:	3304      	addeq	r3, #4
 800bec2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bec6:	bf04      	itt	eq
 800bec8:	0080      	lsleq	r0, r0, #2
 800beca:	3302      	addeq	r3, #2
 800becc:	2800      	cmp	r0, #0
 800bece:	db05      	blt.n	800bedc <__hi0bits+0x38>
 800bed0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bed4:	f103 0301 	add.w	r3, r3, #1
 800bed8:	bf08      	it	eq
 800beda:	2320      	moveq	r3, #32
 800bedc:	4618      	mov	r0, r3
 800bede:	4770      	bx	lr
 800bee0:	2300      	movs	r3, #0
 800bee2:	e7e4      	b.n	800beae <__hi0bits+0xa>

0800bee4 <__lo0bits>:
 800bee4:	6803      	ldr	r3, [r0, #0]
 800bee6:	f013 0207 	ands.w	r2, r3, #7
 800beea:	4601      	mov	r1, r0
 800beec:	d00b      	beq.n	800bf06 <__lo0bits+0x22>
 800beee:	07da      	lsls	r2, r3, #31
 800bef0:	d423      	bmi.n	800bf3a <__lo0bits+0x56>
 800bef2:	0798      	lsls	r0, r3, #30
 800bef4:	bf49      	itett	mi
 800bef6:	085b      	lsrmi	r3, r3, #1
 800bef8:	089b      	lsrpl	r3, r3, #2
 800befa:	2001      	movmi	r0, #1
 800befc:	600b      	strmi	r3, [r1, #0]
 800befe:	bf5c      	itt	pl
 800bf00:	600b      	strpl	r3, [r1, #0]
 800bf02:	2002      	movpl	r0, #2
 800bf04:	4770      	bx	lr
 800bf06:	b298      	uxth	r0, r3
 800bf08:	b9a8      	cbnz	r0, 800bf36 <__lo0bits+0x52>
 800bf0a:	0c1b      	lsrs	r3, r3, #16
 800bf0c:	2010      	movs	r0, #16
 800bf0e:	b2da      	uxtb	r2, r3
 800bf10:	b90a      	cbnz	r2, 800bf16 <__lo0bits+0x32>
 800bf12:	3008      	adds	r0, #8
 800bf14:	0a1b      	lsrs	r3, r3, #8
 800bf16:	071a      	lsls	r2, r3, #28
 800bf18:	bf04      	itt	eq
 800bf1a:	091b      	lsreq	r3, r3, #4
 800bf1c:	3004      	addeq	r0, #4
 800bf1e:	079a      	lsls	r2, r3, #30
 800bf20:	bf04      	itt	eq
 800bf22:	089b      	lsreq	r3, r3, #2
 800bf24:	3002      	addeq	r0, #2
 800bf26:	07da      	lsls	r2, r3, #31
 800bf28:	d403      	bmi.n	800bf32 <__lo0bits+0x4e>
 800bf2a:	085b      	lsrs	r3, r3, #1
 800bf2c:	f100 0001 	add.w	r0, r0, #1
 800bf30:	d005      	beq.n	800bf3e <__lo0bits+0x5a>
 800bf32:	600b      	str	r3, [r1, #0]
 800bf34:	4770      	bx	lr
 800bf36:	4610      	mov	r0, r2
 800bf38:	e7e9      	b.n	800bf0e <__lo0bits+0x2a>
 800bf3a:	2000      	movs	r0, #0
 800bf3c:	4770      	bx	lr
 800bf3e:	2020      	movs	r0, #32
 800bf40:	4770      	bx	lr
	...

0800bf44 <__i2b>:
 800bf44:	b510      	push	{r4, lr}
 800bf46:	460c      	mov	r4, r1
 800bf48:	2101      	movs	r1, #1
 800bf4a:	f7ff feb9 	bl	800bcc0 <_Balloc>
 800bf4e:	4602      	mov	r2, r0
 800bf50:	b928      	cbnz	r0, 800bf5e <__i2b+0x1a>
 800bf52:	4b05      	ldr	r3, [pc, #20]	; (800bf68 <__i2b+0x24>)
 800bf54:	4805      	ldr	r0, [pc, #20]	; (800bf6c <__i2b+0x28>)
 800bf56:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bf5a:	f7fe fa31 	bl	800a3c0 <__assert_func>
 800bf5e:	2301      	movs	r3, #1
 800bf60:	6144      	str	r4, [r0, #20]
 800bf62:	6103      	str	r3, [r0, #16]
 800bf64:	bd10      	pop	{r4, pc}
 800bf66:	bf00      	nop
 800bf68:	0800d6c3 	.word	0x0800d6c3
 800bf6c:	0800d7b0 	.word	0x0800d7b0

0800bf70 <__multiply>:
 800bf70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf74:	4691      	mov	r9, r2
 800bf76:	690a      	ldr	r2, [r1, #16]
 800bf78:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bf7c:	429a      	cmp	r2, r3
 800bf7e:	bfb8      	it	lt
 800bf80:	460b      	movlt	r3, r1
 800bf82:	460c      	mov	r4, r1
 800bf84:	bfbc      	itt	lt
 800bf86:	464c      	movlt	r4, r9
 800bf88:	4699      	movlt	r9, r3
 800bf8a:	6927      	ldr	r7, [r4, #16]
 800bf8c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bf90:	68a3      	ldr	r3, [r4, #8]
 800bf92:	6861      	ldr	r1, [r4, #4]
 800bf94:	eb07 060a 	add.w	r6, r7, sl
 800bf98:	42b3      	cmp	r3, r6
 800bf9a:	b085      	sub	sp, #20
 800bf9c:	bfb8      	it	lt
 800bf9e:	3101      	addlt	r1, #1
 800bfa0:	f7ff fe8e 	bl	800bcc0 <_Balloc>
 800bfa4:	b930      	cbnz	r0, 800bfb4 <__multiply+0x44>
 800bfa6:	4602      	mov	r2, r0
 800bfa8:	4b44      	ldr	r3, [pc, #272]	; (800c0bc <__multiply+0x14c>)
 800bfaa:	4845      	ldr	r0, [pc, #276]	; (800c0c0 <__multiply+0x150>)
 800bfac:	f240 115d 	movw	r1, #349	; 0x15d
 800bfb0:	f7fe fa06 	bl	800a3c0 <__assert_func>
 800bfb4:	f100 0514 	add.w	r5, r0, #20
 800bfb8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bfbc:	462b      	mov	r3, r5
 800bfbe:	2200      	movs	r2, #0
 800bfc0:	4543      	cmp	r3, r8
 800bfc2:	d321      	bcc.n	800c008 <__multiply+0x98>
 800bfc4:	f104 0314 	add.w	r3, r4, #20
 800bfc8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bfcc:	f109 0314 	add.w	r3, r9, #20
 800bfd0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800bfd4:	9202      	str	r2, [sp, #8]
 800bfd6:	1b3a      	subs	r2, r7, r4
 800bfd8:	3a15      	subs	r2, #21
 800bfda:	f022 0203 	bic.w	r2, r2, #3
 800bfde:	3204      	adds	r2, #4
 800bfe0:	f104 0115 	add.w	r1, r4, #21
 800bfe4:	428f      	cmp	r7, r1
 800bfe6:	bf38      	it	cc
 800bfe8:	2204      	movcc	r2, #4
 800bfea:	9201      	str	r2, [sp, #4]
 800bfec:	9a02      	ldr	r2, [sp, #8]
 800bfee:	9303      	str	r3, [sp, #12]
 800bff0:	429a      	cmp	r2, r3
 800bff2:	d80c      	bhi.n	800c00e <__multiply+0x9e>
 800bff4:	2e00      	cmp	r6, #0
 800bff6:	dd03      	ble.n	800c000 <__multiply+0x90>
 800bff8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d05a      	beq.n	800c0b6 <__multiply+0x146>
 800c000:	6106      	str	r6, [r0, #16]
 800c002:	b005      	add	sp, #20
 800c004:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c008:	f843 2b04 	str.w	r2, [r3], #4
 800c00c:	e7d8      	b.n	800bfc0 <__multiply+0x50>
 800c00e:	f8b3 a000 	ldrh.w	sl, [r3]
 800c012:	f1ba 0f00 	cmp.w	sl, #0
 800c016:	d024      	beq.n	800c062 <__multiply+0xf2>
 800c018:	f104 0e14 	add.w	lr, r4, #20
 800c01c:	46a9      	mov	r9, r5
 800c01e:	f04f 0c00 	mov.w	ip, #0
 800c022:	f85e 2b04 	ldr.w	r2, [lr], #4
 800c026:	f8d9 1000 	ldr.w	r1, [r9]
 800c02a:	fa1f fb82 	uxth.w	fp, r2
 800c02e:	b289      	uxth	r1, r1
 800c030:	fb0a 110b 	mla	r1, sl, fp, r1
 800c034:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800c038:	f8d9 2000 	ldr.w	r2, [r9]
 800c03c:	4461      	add	r1, ip
 800c03e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c042:	fb0a c20b 	mla	r2, sl, fp, ip
 800c046:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800c04a:	b289      	uxth	r1, r1
 800c04c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800c050:	4577      	cmp	r7, lr
 800c052:	f849 1b04 	str.w	r1, [r9], #4
 800c056:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800c05a:	d8e2      	bhi.n	800c022 <__multiply+0xb2>
 800c05c:	9a01      	ldr	r2, [sp, #4]
 800c05e:	f845 c002 	str.w	ip, [r5, r2]
 800c062:	9a03      	ldr	r2, [sp, #12]
 800c064:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800c068:	3304      	adds	r3, #4
 800c06a:	f1b9 0f00 	cmp.w	r9, #0
 800c06e:	d020      	beq.n	800c0b2 <__multiply+0x142>
 800c070:	6829      	ldr	r1, [r5, #0]
 800c072:	f104 0c14 	add.w	ip, r4, #20
 800c076:	46ae      	mov	lr, r5
 800c078:	f04f 0a00 	mov.w	sl, #0
 800c07c:	f8bc b000 	ldrh.w	fp, [ip]
 800c080:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800c084:	fb09 220b 	mla	r2, r9, fp, r2
 800c088:	4492      	add	sl, r2
 800c08a:	b289      	uxth	r1, r1
 800c08c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800c090:	f84e 1b04 	str.w	r1, [lr], #4
 800c094:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c098:	f8be 1000 	ldrh.w	r1, [lr]
 800c09c:	0c12      	lsrs	r2, r2, #16
 800c09e:	fb09 1102 	mla	r1, r9, r2, r1
 800c0a2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800c0a6:	4567      	cmp	r7, ip
 800c0a8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800c0ac:	d8e6      	bhi.n	800c07c <__multiply+0x10c>
 800c0ae:	9a01      	ldr	r2, [sp, #4]
 800c0b0:	50a9      	str	r1, [r5, r2]
 800c0b2:	3504      	adds	r5, #4
 800c0b4:	e79a      	b.n	800bfec <__multiply+0x7c>
 800c0b6:	3e01      	subs	r6, #1
 800c0b8:	e79c      	b.n	800bff4 <__multiply+0x84>
 800c0ba:	bf00      	nop
 800c0bc:	0800d6c3 	.word	0x0800d6c3
 800c0c0:	0800d7b0 	.word	0x0800d7b0

0800c0c4 <__pow5mult>:
 800c0c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c0c8:	4615      	mov	r5, r2
 800c0ca:	f012 0203 	ands.w	r2, r2, #3
 800c0ce:	4606      	mov	r6, r0
 800c0d0:	460f      	mov	r7, r1
 800c0d2:	d007      	beq.n	800c0e4 <__pow5mult+0x20>
 800c0d4:	4c25      	ldr	r4, [pc, #148]	; (800c16c <__pow5mult+0xa8>)
 800c0d6:	3a01      	subs	r2, #1
 800c0d8:	2300      	movs	r3, #0
 800c0da:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c0de:	f7ff fe51 	bl	800bd84 <__multadd>
 800c0e2:	4607      	mov	r7, r0
 800c0e4:	10ad      	asrs	r5, r5, #2
 800c0e6:	d03d      	beq.n	800c164 <__pow5mult+0xa0>
 800c0e8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800c0ea:	b97c      	cbnz	r4, 800c10c <__pow5mult+0x48>
 800c0ec:	2010      	movs	r0, #16
 800c0ee:	f7fc fafb 	bl	80086e8 <malloc>
 800c0f2:	4602      	mov	r2, r0
 800c0f4:	6270      	str	r0, [r6, #36]	; 0x24
 800c0f6:	b928      	cbnz	r0, 800c104 <__pow5mult+0x40>
 800c0f8:	4b1d      	ldr	r3, [pc, #116]	; (800c170 <__pow5mult+0xac>)
 800c0fa:	481e      	ldr	r0, [pc, #120]	; (800c174 <__pow5mult+0xb0>)
 800c0fc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800c100:	f7fe f95e 	bl	800a3c0 <__assert_func>
 800c104:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c108:	6004      	str	r4, [r0, #0]
 800c10a:	60c4      	str	r4, [r0, #12]
 800c10c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800c110:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c114:	b94c      	cbnz	r4, 800c12a <__pow5mult+0x66>
 800c116:	f240 2171 	movw	r1, #625	; 0x271
 800c11a:	4630      	mov	r0, r6
 800c11c:	f7ff ff12 	bl	800bf44 <__i2b>
 800c120:	2300      	movs	r3, #0
 800c122:	f8c8 0008 	str.w	r0, [r8, #8]
 800c126:	4604      	mov	r4, r0
 800c128:	6003      	str	r3, [r0, #0]
 800c12a:	f04f 0900 	mov.w	r9, #0
 800c12e:	07eb      	lsls	r3, r5, #31
 800c130:	d50a      	bpl.n	800c148 <__pow5mult+0x84>
 800c132:	4639      	mov	r1, r7
 800c134:	4622      	mov	r2, r4
 800c136:	4630      	mov	r0, r6
 800c138:	f7ff ff1a 	bl	800bf70 <__multiply>
 800c13c:	4639      	mov	r1, r7
 800c13e:	4680      	mov	r8, r0
 800c140:	4630      	mov	r0, r6
 800c142:	f7ff fdfd 	bl	800bd40 <_Bfree>
 800c146:	4647      	mov	r7, r8
 800c148:	106d      	asrs	r5, r5, #1
 800c14a:	d00b      	beq.n	800c164 <__pow5mult+0xa0>
 800c14c:	6820      	ldr	r0, [r4, #0]
 800c14e:	b938      	cbnz	r0, 800c160 <__pow5mult+0x9c>
 800c150:	4622      	mov	r2, r4
 800c152:	4621      	mov	r1, r4
 800c154:	4630      	mov	r0, r6
 800c156:	f7ff ff0b 	bl	800bf70 <__multiply>
 800c15a:	6020      	str	r0, [r4, #0]
 800c15c:	f8c0 9000 	str.w	r9, [r0]
 800c160:	4604      	mov	r4, r0
 800c162:	e7e4      	b.n	800c12e <__pow5mult+0x6a>
 800c164:	4638      	mov	r0, r7
 800c166:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c16a:	bf00      	nop
 800c16c:	0800d900 	.word	0x0800d900
 800c170:	0800d651 	.word	0x0800d651
 800c174:	0800d7b0 	.word	0x0800d7b0

0800c178 <__lshift>:
 800c178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c17c:	460c      	mov	r4, r1
 800c17e:	6849      	ldr	r1, [r1, #4]
 800c180:	6923      	ldr	r3, [r4, #16]
 800c182:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c186:	68a3      	ldr	r3, [r4, #8]
 800c188:	4607      	mov	r7, r0
 800c18a:	4691      	mov	r9, r2
 800c18c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800c190:	f108 0601 	add.w	r6, r8, #1
 800c194:	42b3      	cmp	r3, r6
 800c196:	db0b      	blt.n	800c1b0 <__lshift+0x38>
 800c198:	4638      	mov	r0, r7
 800c19a:	f7ff fd91 	bl	800bcc0 <_Balloc>
 800c19e:	4605      	mov	r5, r0
 800c1a0:	b948      	cbnz	r0, 800c1b6 <__lshift+0x3e>
 800c1a2:	4602      	mov	r2, r0
 800c1a4:	4b2a      	ldr	r3, [pc, #168]	; (800c250 <__lshift+0xd8>)
 800c1a6:	482b      	ldr	r0, [pc, #172]	; (800c254 <__lshift+0xdc>)
 800c1a8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800c1ac:	f7fe f908 	bl	800a3c0 <__assert_func>
 800c1b0:	3101      	adds	r1, #1
 800c1b2:	005b      	lsls	r3, r3, #1
 800c1b4:	e7ee      	b.n	800c194 <__lshift+0x1c>
 800c1b6:	2300      	movs	r3, #0
 800c1b8:	f100 0114 	add.w	r1, r0, #20
 800c1bc:	f100 0210 	add.w	r2, r0, #16
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	4553      	cmp	r3, sl
 800c1c4:	db37      	blt.n	800c236 <__lshift+0xbe>
 800c1c6:	6920      	ldr	r0, [r4, #16]
 800c1c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800c1cc:	f104 0314 	add.w	r3, r4, #20
 800c1d0:	f019 091f 	ands.w	r9, r9, #31
 800c1d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c1d8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c1dc:	d02f      	beq.n	800c23e <__lshift+0xc6>
 800c1de:	f1c9 0e20 	rsb	lr, r9, #32
 800c1e2:	468a      	mov	sl, r1
 800c1e4:	f04f 0c00 	mov.w	ip, #0
 800c1e8:	681a      	ldr	r2, [r3, #0]
 800c1ea:	fa02 f209 	lsl.w	r2, r2, r9
 800c1ee:	ea42 020c 	orr.w	r2, r2, ip
 800c1f2:	f84a 2b04 	str.w	r2, [sl], #4
 800c1f6:	f853 2b04 	ldr.w	r2, [r3], #4
 800c1fa:	4298      	cmp	r0, r3
 800c1fc:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c200:	d8f2      	bhi.n	800c1e8 <__lshift+0x70>
 800c202:	1b03      	subs	r3, r0, r4
 800c204:	3b15      	subs	r3, #21
 800c206:	f023 0303 	bic.w	r3, r3, #3
 800c20a:	3304      	adds	r3, #4
 800c20c:	f104 0215 	add.w	r2, r4, #21
 800c210:	4290      	cmp	r0, r2
 800c212:	bf38      	it	cc
 800c214:	2304      	movcc	r3, #4
 800c216:	f841 c003 	str.w	ip, [r1, r3]
 800c21a:	f1bc 0f00 	cmp.w	ip, #0
 800c21e:	d001      	beq.n	800c224 <__lshift+0xac>
 800c220:	f108 0602 	add.w	r6, r8, #2
 800c224:	3e01      	subs	r6, #1
 800c226:	4638      	mov	r0, r7
 800c228:	612e      	str	r6, [r5, #16]
 800c22a:	4621      	mov	r1, r4
 800c22c:	f7ff fd88 	bl	800bd40 <_Bfree>
 800c230:	4628      	mov	r0, r5
 800c232:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c236:	f842 0f04 	str.w	r0, [r2, #4]!
 800c23a:	3301      	adds	r3, #1
 800c23c:	e7c1      	b.n	800c1c2 <__lshift+0x4a>
 800c23e:	3904      	subs	r1, #4
 800c240:	f853 2b04 	ldr.w	r2, [r3], #4
 800c244:	f841 2f04 	str.w	r2, [r1, #4]!
 800c248:	4298      	cmp	r0, r3
 800c24a:	d8f9      	bhi.n	800c240 <__lshift+0xc8>
 800c24c:	e7ea      	b.n	800c224 <__lshift+0xac>
 800c24e:	bf00      	nop
 800c250:	0800d6c3 	.word	0x0800d6c3
 800c254:	0800d7b0 	.word	0x0800d7b0

0800c258 <__mcmp>:
 800c258:	b530      	push	{r4, r5, lr}
 800c25a:	6902      	ldr	r2, [r0, #16]
 800c25c:	690c      	ldr	r4, [r1, #16]
 800c25e:	1b12      	subs	r2, r2, r4
 800c260:	d10e      	bne.n	800c280 <__mcmp+0x28>
 800c262:	f100 0314 	add.w	r3, r0, #20
 800c266:	3114      	adds	r1, #20
 800c268:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c26c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c270:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c274:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c278:	42a5      	cmp	r5, r4
 800c27a:	d003      	beq.n	800c284 <__mcmp+0x2c>
 800c27c:	d305      	bcc.n	800c28a <__mcmp+0x32>
 800c27e:	2201      	movs	r2, #1
 800c280:	4610      	mov	r0, r2
 800c282:	bd30      	pop	{r4, r5, pc}
 800c284:	4283      	cmp	r3, r0
 800c286:	d3f3      	bcc.n	800c270 <__mcmp+0x18>
 800c288:	e7fa      	b.n	800c280 <__mcmp+0x28>
 800c28a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c28e:	e7f7      	b.n	800c280 <__mcmp+0x28>

0800c290 <__mdiff>:
 800c290:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c294:	460c      	mov	r4, r1
 800c296:	4606      	mov	r6, r0
 800c298:	4611      	mov	r1, r2
 800c29a:	4620      	mov	r0, r4
 800c29c:	4690      	mov	r8, r2
 800c29e:	f7ff ffdb 	bl	800c258 <__mcmp>
 800c2a2:	1e05      	subs	r5, r0, #0
 800c2a4:	d110      	bne.n	800c2c8 <__mdiff+0x38>
 800c2a6:	4629      	mov	r1, r5
 800c2a8:	4630      	mov	r0, r6
 800c2aa:	f7ff fd09 	bl	800bcc0 <_Balloc>
 800c2ae:	b930      	cbnz	r0, 800c2be <__mdiff+0x2e>
 800c2b0:	4b3a      	ldr	r3, [pc, #232]	; (800c39c <__mdiff+0x10c>)
 800c2b2:	4602      	mov	r2, r0
 800c2b4:	f240 2132 	movw	r1, #562	; 0x232
 800c2b8:	4839      	ldr	r0, [pc, #228]	; (800c3a0 <__mdiff+0x110>)
 800c2ba:	f7fe f881 	bl	800a3c0 <__assert_func>
 800c2be:	2301      	movs	r3, #1
 800c2c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c2c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c2c8:	bfa4      	itt	ge
 800c2ca:	4643      	movge	r3, r8
 800c2cc:	46a0      	movge	r8, r4
 800c2ce:	4630      	mov	r0, r6
 800c2d0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c2d4:	bfa6      	itte	ge
 800c2d6:	461c      	movge	r4, r3
 800c2d8:	2500      	movge	r5, #0
 800c2da:	2501      	movlt	r5, #1
 800c2dc:	f7ff fcf0 	bl	800bcc0 <_Balloc>
 800c2e0:	b920      	cbnz	r0, 800c2ec <__mdiff+0x5c>
 800c2e2:	4b2e      	ldr	r3, [pc, #184]	; (800c39c <__mdiff+0x10c>)
 800c2e4:	4602      	mov	r2, r0
 800c2e6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c2ea:	e7e5      	b.n	800c2b8 <__mdiff+0x28>
 800c2ec:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c2f0:	6926      	ldr	r6, [r4, #16]
 800c2f2:	60c5      	str	r5, [r0, #12]
 800c2f4:	f104 0914 	add.w	r9, r4, #20
 800c2f8:	f108 0514 	add.w	r5, r8, #20
 800c2fc:	f100 0e14 	add.w	lr, r0, #20
 800c300:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c304:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c308:	f108 0210 	add.w	r2, r8, #16
 800c30c:	46f2      	mov	sl, lr
 800c30e:	2100      	movs	r1, #0
 800c310:	f859 3b04 	ldr.w	r3, [r9], #4
 800c314:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c318:	fa1f f883 	uxth.w	r8, r3
 800c31c:	fa11 f18b 	uxtah	r1, r1, fp
 800c320:	0c1b      	lsrs	r3, r3, #16
 800c322:	eba1 0808 	sub.w	r8, r1, r8
 800c326:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c32a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c32e:	fa1f f888 	uxth.w	r8, r8
 800c332:	1419      	asrs	r1, r3, #16
 800c334:	454e      	cmp	r6, r9
 800c336:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c33a:	f84a 3b04 	str.w	r3, [sl], #4
 800c33e:	d8e7      	bhi.n	800c310 <__mdiff+0x80>
 800c340:	1b33      	subs	r3, r6, r4
 800c342:	3b15      	subs	r3, #21
 800c344:	f023 0303 	bic.w	r3, r3, #3
 800c348:	3304      	adds	r3, #4
 800c34a:	3415      	adds	r4, #21
 800c34c:	42a6      	cmp	r6, r4
 800c34e:	bf38      	it	cc
 800c350:	2304      	movcc	r3, #4
 800c352:	441d      	add	r5, r3
 800c354:	4473      	add	r3, lr
 800c356:	469e      	mov	lr, r3
 800c358:	462e      	mov	r6, r5
 800c35a:	4566      	cmp	r6, ip
 800c35c:	d30e      	bcc.n	800c37c <__mdiff+0xec>
 800c35e:	f10c 0203 	add.w	r2, ip, #3
 800c362:	1b52      	subs	r2, r2, r5
 800c364:	f022 0203 	bic.w	r2, r2, #3
 800c368:	3d03      	subs	r5, #3
 800c36a:	45ac      	cmp	ip, r5
 800c36c:	bf38      	it	cc
 800c36e:	2200      	movcc	r2, #0
 800c370:	441a      	add	r2, r3
 800c372:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c376:	b17b      	cbz	r3, 800c398 <__mdiff+0x108>
 800c378:	6107      	str	r7, [r0, #16]
 800c37a:	e7a3      	b.n	800c2c4 <__mdiff+0x34>
 800c37c:	f856 8b04 	ldr.w	r8, [r6], #4
 800c380:	fa11 f288 	uxtah	r2, r1, r8
 800c384:	1414      	asrs	r4, r2, #16
 800c386:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c38a:	b292      	uxth	r2, r2
 800c38c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c390:	f84e 2b04 	str.w	r2, [lr], #4
 800c394:	1421      	asrs	r1, r4, #16
 800c396:	e7e0      	b.n	800c35a <__mdiff+0xca>
 800c398:	3f01      	subs	r7, #1
 800c39a:	e7ea      	b.n	800c372 <__mdiff+0xe2>
 800c39c:	0800d6c3 	.word	0x0800d6c3
 800c3a0:	0800d7b0 	.word	0x0800d7b0

0800c3a4 <__ulp>:
 800c3a4:	b082      	sub	sp, #8
 800c3a6:	ed8d 0b00 	vstr	d0, [sp]
 800c3aa:	9b01      	ldr	r3, [sp, #4]
 800c3ac:	4912      	ldr	r1, [pc, #72]	; (800c3f8 <__ulp+0x54>)
 800c3ae:	4019      	ands	r1, r3
 800c3b0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c3b4:	2900      	cmp	r1, #0
 800c3b6:	dd05      	ble.n	800c3c4 <__ulp+0x20>
 800c3b8:	2200      	movs	r2, #0
 800c3ba:	460b      	mov	r3, r1
 800c3bc:	ec43 2b10 	vmov	d0, r2, r3
 800c3c0:	b002      	add	sp, #8
 800c3c2:	4770      	bx	lr
 800c3c4:	4249      	negs	r1, r1
 800c3c6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c3ca:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c3ce:	f04f 0200 	mov.w	r2, #0
 800c3d2:	f04f 0300 	mov.w	r3, #0
 800c3d6:	da04      	bge.n	800c3e2 <__ulp+0x3e>
 800c3d8:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c3dc:	fa41 f300 	asr.w	r3, r1, r0
 800c3e0:	e7ec      	b.n	800c3bc <__ulp+0x18>
 800c3e2:	f1a0 0114 	sub.w	r1, r0, #20
 800c3e6:	291e      	cmp	r1, #30
 800c3e8:	bfda      	itte	le
 800c3ea:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c3ee:	fa20 f101 	lsrle.w	r1, r0, r1
 800c3f2:	2101      	movgt	r1, #1
 800c3f4:	460a      	mov	r2, r1
 800c3f6:	e7e1      	b.n	800c3bc <__ulp+0x18>
 800c3f8:	7ff00000 	.word	0x7ff00000

0800c3fc <__b2d>:
 800c3fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c3fe:	6905      	ldr	r5, [r0, #16]
 800c400:	f100 0714 	add.w	r7, r0, #20
 800c404:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c408:	1f2e      	subs	r6, r5, #4
 800c40a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c40e:	4620      	mov	r0, r4
 800c410:	f7ff fd48 	bl	800bea4 <__hi0bits>
 800c414:	f1c0 0320 	rsb	r3, r0, #32
 800c418:	280a      	cmp	r0, #10
 800c41a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c498 <__b2d+0x9c>
 800c41e:	600b      	str	r3, [r1, #0]
 800c420:	dc14      	bgt.n	800c44c <__b2d+0x50>
 800c422:	f1c0 0e0b 	rsb	lr, r0, #11
 800c426:	fa24 f10e 	lsr.w	r1, r4, lr
 800c42a:	42b7      	cmp	r7, r6
 800c42c:	ea41 030c 	orr.w	r3, r1, ip
 800c430:	bf34      	ite	cc
 800c432:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c436:	2100      	movcs	r1, #0
 800c438:	3015      	adds	r0, #21
 800c43a:	fa04 f000 	lsl.w	r0, r4, r0
 800c43e:	fa21 f10e 	lsr.w	r1, r1, lr
 800c442:	ea40 0201 	orr.w	r2, r0, r1
 800c446:	ec43 2b10 	vmov	d0, r2, r3
 800c44a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c44c:	42b7      	cmp	r7, r6
 800c44e:	bf3a      	itte	cc
 800c450:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c454:	f1a5 0608 	subcc.w	r6, r5, #8
 800c458:	2100      	movcs	r1, #0
 800c45a:	380b      	subs	r0, #11
 800c45c:	d017      	beq.n	800c48e <__b2d+0x92>
 800c45e:	f1c0 0c20 	rsb	ip, r0, #32
 800c462:	fa04 f500 	lsl.w	r5, r4, r0
 800c466:	42be      	cmp	r6, r7
 800c468:	fa21 f40c 	lsr.w	r4, r1, ip
 800c46c:	ea45 0504 	orr.w	r5, r5, r4
 800c470:	bf8c      	ite	hi
 800c472:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c476:	2400      	movls	r4, #0
 800c478:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c47c:	fa01 f000 	lsl.w	r0, r1, r0
 800c480:	fa24 f40c 	lsr.w	r4, r4, ip
 800c484:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c488:	ea40 0204 	orr.w	r2, r0, r4
 800c48c:	e7db      	b.n	800c446 <__b2d+0x4a>
 800c48e:	ea44 030c 	orr.w	r3, r4, ip
 800c492:	460a      	mov	r2, r1
 800c494:	e7d7      	b.n	800c446 <__b2d+0x4a>
 800c496:	bf00      	nop
 800c498:	3ff00000 	.word	0x3ff00000

0800c49c <__d2b>:
 800c49c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c4a0:	4689      	mov	r9, r1
 800c4a2:	2101      	movs	r1, #1
 800c4a4:	ec57 6b10 	vmov	r6, r7, d0
 800c4a8:	4690      	mov	r8, r2
 800c4aa:	f7ff fc09 	bl	800bcc0 <_Balloc>
 800c4ae:	4604      	mov	r4, r0
 800c4b0:	b930      	cbnz	r0, 800c4c0 <__d2b+0x24>
 800c4b2:	4602      	mov	r2, r0
 800c4b4:	4b25      	ldr	r3, [pc, #148]	; (800c54c <__d2b+0xb0>)
 800c4b6:	4826      	ldr	r0, [pc, #152]	; (800c550 <__d2b+0xb4>)
 800c4b8:	f240 310a 	movw	r1, #778	; 0x30a
 800c4bc:	f7fd ff80 	bl	800a3c0 <__assert_func>
 800c4c0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c4c4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c4c8:	bb35      	cbnz	r5, 800c518 <__d2b+0x7c>
 800c4ca:	2e00      	cmp	r6, #0
 800c4cc:	9301      	str	r3, [sp, #4]
 800c4ce:	d028      	beq.n	800c522 <__d2b+0x86>
 800c4d0:	4668      	mov	r0, sp
 800c4d2:	9600      	str	r6, [sp, #0]
 800c4d4:	f7ff fd06 	bl	800bee4 <__lo0bits>
 800c4d8:	9900      	ldr	r1, [sp, #0]
 800c4da:	b300      	cbz	r0, 800c51e <__d2b+0x82>
 800c4dc:	9a01      	ldr	r2, [sp, #4]
 800c4de:	f1c0 0320 	rsb	r3, r0, #32
 800c4e2:	fa02 f303 	lsl.w	r3, r2, r3
 800c4e6:	430b      	orrs	r3, r1
 800c4e8:	40c2      	lsrs	r2, r0
 800c4ea:	6163      	str	r3, [r4, #20]
 800c4ec:	9201      	str	r2, [sp, #4]
 800c4ee:	9b01      	ldr	r3, [sp, #4]
 800c4f0:	61a3      	str	r3, [r4, #24]
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	bf14      	ite	ne
 800c4f6:	2202      	movne	r2, #2
 800c4f8:	2201      	moveq	r2, #1
 800c4fa:	6122      	str	r2, [r4, #16]
 800c4fc:	b1d5      	cbz	r5, 800c534 <__d2b+0x98>
 800c4fe:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c502:	4405      	add	r5, r0
 800c504:	f8c9 5000 	str.w	r5, [r9]
 800c508:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c50c:	f8c8 0000 	str.w	r0, [r8]
 800c510:	4620      	mov	r0, r4
 800c512:	b003      	add	sp, #12
 800c514:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c518:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c51c:	e7d5      	b.n	800c4ca <__d2b+0x2e>
 800c51e:	6161      	str	r1, [r4, #20]
 800c520:	e7e5      	b.n	800c4ee <__d2b+0x52>
 800c522:	a801      	add	r0, sp, #4
 800c524:	f7ff fcde 	bl	800bee4 <__lo0bits>
 800c528:	9b01      	ldr	r3, [sp, #4]
 800c52a:	6163      	str	r3, [r4, #20]
 800c52c:	2201      	movs	r2, #1
 800c52e:	6122      	str	r2, [r4, #16]
 800c530:	3020      	adds	r0, #32
 800c532:	e7e3      	b.n	800c4fc <__d2b+0x60>
 800c534:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c538:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c53c:	f8c9 0000 	str.w	r0, [r9]
 800c540:	6918      	ldr	r0, [r3, #16]
 800c542:	f7ff fcaf 	bl	800bea4 <__hi0bits>
 800c546:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c54a:	e7df      	b.n	800c50c <__d2b+0x70>
 800c54c:	0800d6c3 	.word	0x0800d6c3
 800c550:	0800d7b0 	.word	0x0800d7b0

0800c554 <__ratio>:
 800c554:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c558:	4688      	mov	r8, r1
 800c55a:	4669      	mov	r1, sp
 800c55c:	4681      	mov	r9, r0
 800c55e:	f7ff ff4d 	bl	800c3fc <__b2d>
 800c562:	a901      	add	r1, sp, #4
 800c564:	4640      	mov	r0, r8
 800c566:	ec55 4b10 	vmov	r4, r5, d0
 800c56a:	f7ff ff47 	bl	800c3fc <__b2d>
 800c56e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c572:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c576:	eba3 0c02 	sub.w	ip, r3, r2
 800c57a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c57e:	1a9b      	subs	r3, r3, r2
 800c580:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c584:	ec51 0b10 	vmov	r0, r1, d0
 800c588:	2b00      	cmp	r3, #0
 800c58a:	bfd6      	itet	le
 800c58c:	460a      	movle	r2, r1
 800c58e:	462a      	movgt	r2, r5
 800c590:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c594:	468b      	mov	fp, r1
 800c596:	462f      	mov	r7, r5
 800c598:	bfd4      	ite	le
 800c59a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c59e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c5a2:	4620      	mov	r0, r4
 800c5a4:	ee10 2a10 	vmov	r2, s0
 800c5a8:	465b      	mov	r3, fp
 800c5aa:	4639      	mov	r1, r7
 800c5ac:	f7f4 f956 	bl	800085c <__aeabi_ddiv>
 800c5b0:	ec41 0b10 	vmov	d0, r0, r1
 800c5b4:	b003      	add	sp, #12
 800c5b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c5ba <__copybits>:
 800c5ba:	3901      	subs	r1, #1
 800c5bc:	b570      	push	{r4, r5, r6, lr}
 800c5be:	1149      	asrs	r1, r1, #5
 800c5c0:	6914      	ldr	r4, [r2, #16]
 800c5c2:	3101      	adds	r1, #1
 800c5c4:	f102 0314 	add.w	r3, r2, #20
 800c5c8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c5cc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c5d0:	1f05      	subs	r5, r0, #4
 800c5d2:	42a3      	cmp	r3, r4
 800c5d4:	d30c      	bcc.n	800c5f0 <__copybits+0x36>
 800c5d6:	1aa3      	subs	r3, r4, r2
 800c5d8:	3b11      	subs	r3, #17
 800c5da:	f023 0303 	bic.w	r3, r3, #3
 800c5de:	3211      	adds	r2, #17
 800c5e0:	42a2      	cmp	r2, r4
 800c5e2:	bf88      	it	hi
 800c5e4:	2300      	movhi	r3, #0
 800c5e6:	4418      	add	r0, r3
 800c5e8:	2300      	movs	r3, #0
 800c5ea:	4288      	cmp	r0, r1
 800c5ec:	d305      	bcc.n	800c5fa <__copybits+0x40>
 800c5ee:	bd70      	pop	{r4, r5, r6, pc}
 800c5f0:	f853 6b04 	ldr.w	r6, [r3], #4
 800c5f4:	f845 6f04 	str.w	r6, [r5, #4]!
 800c5f8:	e7eb      	b.n	800c5d2 <__copybits+0x18>
 800c5fa:	f840 3b04 	str.w	r3, [r0], #4
 800c5fe:	e7f4      	b.n	800c5ea <__copybits+0x30>

0800c600 <__any_on>:
 800c600:	f100 0214 	add.w	r2, r0, #20
 800c604:	6900      	ldr	r0, [r0, #16]
 800c606:	114b      	asrs	r3, r1, #5
 800c608:	4298      	cmp	r0, r3
 800c60a:	b510      	push	{r4, lr}
 800c60c:	db11      	blt.n	800c632 <__any_on+0x32>
 800c60e:	dd0a      	ble.n	800c626 <__any_on+0x26>
 800c610:	f011 011f 	ands.w	r1, r1, #31
 800c614:	d007      	beq.n	800c626 <__any_on+0x26>
 800c616:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c61a:	fa24 f001 	lsr.w	r0, r4, r1
 800c61e:	fa00 f101 	lsl.w	r1, r0, r1
 800c622:	428c      	cmp	r4, r1
 800c624:	d10b      	bne.n	800c63e <__any_on+0x3e>
 800c626:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c62a:	4293      	cmp	r3, r2
 800c62c:	d803      	bhi.n	800c636 <__any_on+0x36>
 800c62e:	2000      	movs	r0, #0
 800c630:	bd10      	pop	{r4, pc}
 800c632:	4603      	mov	r3, r0
 800c634:	e7f7      	b.n	800c626 <__any_on+0x26>
 800c636:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c63a:	2900      	cmp	r1, #0
 800c63c:	d0f5      	beq.n	800c62a <__any_on+0x2a>
 800c63e:	2001      	movs	r0, #1
 800c640:	e7f6      	b.n	800c630 <__any_on+0x30>

0800c642 <_calloc_r>:
 800c642:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c644:	fba1 2402 	umull	r2, r4, r1, r2
 800c648:	b94c      	cbnz	r4, 800c65e <_calloc_r+0x1c>
 800c64a:	4611      	mov	r1, r2
 800c64c:	9201      	str	r2, [sp, #4]
 800c64e:	f7fc f8d5 	bl	80087fc <_malloc_r>
 800c652:	9a01      	ldr	r2, [sp, #4]
 800c654:	4605      	mov	r5, r0
 800c656:	b930      	cbnz	r0, 800c666 <_calloc_r+0x24>
 800c658:	4628      	mov	r0, r5
 800c65a:	b003      	add	sp, #12
 800c65c:	bd30      	pop	{r4, r5, pc}
 800c65e:	220c      	movs	r2, #12
 800c660:	6002      	str	r2, [r0, #0]
 800c662:	2500      	movs	r5, #0
 800c664:	e7f8      	b.n	800c658 <_calloc_r+0x16>
 800c666:	4621      	mov	r1, r4
 800c668:	f7fc f854 	bl	8008714 <memset>
 800c66c:	e7f4      	b.n	800c658 <_calloc_r+0x16>

0800c66e <__ssputs_r>:
 800c66e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c672:	688e      	ldr	r6, [r1, #8]
 800c674:	429e      	cmp	r6, r3
 800c676:	4682      	mov	sl, r0
 800c678:	460c      	mov	r4, r1
 800c67a:	4690      	mov	r8, r2
 800c67c:	461f      	mov	r7, r3
 800c67e:	d838      	bhi.n	800c6f2 <__ssputs_r+0x84>
 800c680:	898a      	ldrh	r2, [r1, #12]
 800c682:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c686:	d032      	beq.n	800c6ee <__ssputs_r+0x80>
 800c688:	6825      	ldr	r5, [r4, #0]
 800c68a:	6909      	ldr	r1, [r1, #16]
 800c68c:	eba5 0901 	sub.w	r9, r5, r1
 800c690:	6965      	ldr	r5, [r4, #20]
 800c692:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c696:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c69a:	3301      	adds	r3, #1
 800c69c:	444b      	add	r3, r9
 800c69e:	106d      	asrs	r5, r5, #1
 800c6a0:	429d      	cmp	r5, r3
 800c6a2:	bf38      	it	cc
 800c6a4:	461d      	movcc	r5, r3
 800c6a6:	0553      	lsls	r3, r2, #21
 800c6a8:	d531      	bpl.n	800c70e <__ssputs_r+0xa0>
 800c6aa:	4629      	mov	r1, r5
 800c6ac:	f7fc f8a6 	bl	80087fc <_malloc_r>
 800c6b0:	4606      	mov	r6, r0
 800c6b2:	b950      	cbnz	r0, 800c6ca <__ssputs_r+0x5c>
 800c6b4:	230c      	movs	r3, #12
 800c6b6:	f8ca 3000 	str.w	r3, [sl]
 800c6ba:	89a3      	ldrh	r3, [r4, #12]
 800c6bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6c0:	81a3      	strh	r3, [r4, #12]
 800c6c2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c6c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6ca:	6921      	ldr	r1, [r4, #16]
 800c6cc:	464a      	mov	r2, r9
 800c6ce:	f7fc f813 	bl	80086f8 <memcpy>
 800c6d2:	89a3      	ldrh	r3, [r4, #12]
 800c6d4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c6d8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c6dc:	81a3      	strh	r3, [r4, #12]
 800c6de:	6126      	str	r6, [r4, #16]
 800c6e0:	6165      	str	r5, [r4, #20]
 800c6e2:	444e      	add	r6, r9
 800c6e4:	eba5 0509 	sub.w	r5, r5, r9
 800c6e8:	6026      	str	r6, [r4, #0]
 800c6ea:	60a5      	str	r5, [r4, #8]
 800c6ec:	463e      	mov	r6, r7
 800c6ee:	42be      	cmp	r6, r7
 800c6f0:	d900      	bls.n	800c6f4 <__ssputs_r+0x86>
 800c6f2:	463e      	mov	r6, r7
 800c6f4:	6820      	ldr	r0, [r4, #0]
 800c6f6:	4632      	mov	r2, r6
 800c6f8:	4641      	mov	r1, r8
 800c6fa:	f000 fac5 	bl	800cc88 <memmove>
 800c6fe:	68a3      	ldr	r3, [r4, #8]
 800c700:	1b9b      	subs	r3, r3, r6
 800c702:	60a3      	str	r3, [r4, #8]
 800c704:	6823      	ldr	r3, [r4, #0]
 800c706:	4433      	add	r3, r6
 800c708:	6023      	str	r3, [r4, #0]
 800c70a:	2000      	movs	r0, #0
 800c70c:	e7db      	b.n	800c6c6 <__ssputs_r+0x58>
 800c70e:	462a      	mov	r2, r5
 800c710:	f000 fad4 	bl	800ccbc <_realloc_r>
 800c714:	4606      	mov	r6, r0
 800c716:	2800      	cmp	r0, #0
 800c718:	d1e1      	bne.n	800c6de <__ssputs_r+0x70>
 800c71a:	6921      	ldr	r1, [r4, #16]
 800c71c:	4650      	mov	r0, sl
 800c71e:	f7fc f801 	bl	8008724 <_free_r>
 800c722:	e7c7      	b.n	800c6b4 <__ssputs_r+0x46>

0800c724 <_svfiprintf_r>:
 800c724:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c728:	4698      	mov	r8, r3
 800c72a:	898b      	ldrh	r3, [r1, #12]
 800c72c:	061b      	lsls	r3, r3, #24
 800c72e:	b09d      	sub	sp, #116	; 0x74
 800c730:	4607      	mov	r7, r0
 800c732:	460d      	mov	r5, r1
 800c734:	4614      	mov	r4, r2
 800c736:	d50e      	bpl.n	800c756 <_svfiprintf_r+0x32>
 800c738:	690b      	ldr	r3, [r1, #16]
 800c73a:	b963      	cbnz	r3, 800c756 <_svfiprintf_r+0x32>
 800c73c:	2140      	movs	r1, #64	; 0x40
 800c73e:	f7fc f85d 	bl	80087fc <_malloc_r>
 800c742:	6028      	str	r0, [r5, #0]
 800c744:	6128      	str	r0, [r5, #16]
 800c746:	b920      	cbnz	r0, 800c752 <_svfiprintf_r+0x2e>
 800c748:	230c      	movs	r3, #12
 800c74a:	603b      	str	r3, [r7, #0]
 800c74c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c750:	e0d1      	b.n	800c8f6 <_svfiprintf_r+0x1d2>
 800c752:	2340      	movs	r3, #64	; 0x40
 800c754:	616b      	str	r3, [r5, #20]
 800c756:	2300      	movs	r3, #0
 800c758:	9309      	str	r3, [sp, #36]	; 0x24
 800c75a:	2320      	movs	r3, #32
 800c75c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c760:	f8cd 800c 	str.w	r8, [sp, #12]
 800c764:	2330      	movs	r3, #48	; 0x30
 800c766:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c910 <_svfiprintf_r+0x1ec>
 800c76a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c76e:	f04f 0901 	mov.w	r9, #1
 800c772:	4623      	mov	r3, r4
 800c774:	469a      	mov	sl, r3
 800c776:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c77a:	b10a      	cbz	r2, 800c780 <_svfiprintf_r+0x5c>
 800c77c:	2a25      	cmp	r2, #37	; 0x25
 800c77e:	d1f9      	bne.n	800c774 <_svfiprintf_r+0x50>
 800c780:	ebba 0b04 	subs.w	fp, sl, r4
 800c784:	d00b      	beq.n	800c79e <_svfiprintf_r+0x7a>
 800c786:	465b      	mov	r3, fp
 800c788:	4622      	mov	r2, r4
 800c78a:	4629      	mov	r1, r5
 800c78c:	4638      	mov	r0, r7
 800c78e:	f7ff ff6e 	bl	800c66e <__ssputs_r>
 800c792:	3001      	adds	r0, #1
 800c794:	f000 80aa 	beq.w	800c8ec <_svfiprintf_r+0x1c8>
 800c798:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c79a:	445a      	add	r2, fp
 800c79c:	9209      	str	r2, [sp, #36]	; 0x24
 800c79e:	f89a 3000 	ldrb.w	r3, [sl]
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	f000 80a2 	beq.w	800c8ec <_svfiprintf_r+0x1c8>
 800c7a8:	2300      	movs	r3, #0
 800c7aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800c7ae:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c7b2:	f10a 0a01 	add.w	sl, sl, #1
 800c7b6:	9304      	str	r3, [sp, #16]
 800c7b8:	9307      	str	r3, [sp, #28]
 800c7ba:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c7be:	931a      	str	r3, [sp, #104]	; 0x68
 800c7c0:	4654      	mov	r4, sl
 800c7c2:	2205      	movs	r2, #5
 800c7c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7c8:	4851      	ldr	r0, [pc, #324]	; (800c910 <_svfiprintf_r+0x1ec>)
 800c7ca:	f7f3 fd11 	bl	80001f0 <memchr>
 800c7ce:	9a04      	ldr	r2, [sp, #16]
 800c7d0:	b9d8      	cbnz	r0, 800c80a <_svfiprintf_r+0xe6>
 800c7d2:	06d0      	lsls	r0, r2, #27
 800c7d4:	bf44      	itt	mi
 800c7d6:	2320      	movmi	r3, #32
 800c7d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c7dc:	0711      	lsls	r1, r2, #28
 800c7de:	bf44      	itt	mi
 800c7e0:	232b      	movmi	r3, #43	; 0x2b
 800c7e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c7e6:	f89a 3000 	ldrb.w	r3, [sl]
 800c7ea:	2b2a      	cmp	r3, #42	; 0x2a
 800c7ec:	d015      	beq.n	800c81a <_svfiprintf_r+0xf6>
 800c7ee:	9a07      	ldr	r2, [sp, #28]
 800c7f0:	4654      	mov	r4, sl
 800c7f2:	2000      	movs	r0, #0
 800c7f4:	f04f 0c0a 	mov.w	ip, #10
 800c7f8:	4621      	mov	r1, r4
 800c7fa:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7fe:	3b30      	subs	r3, #48	; 0x30
 800c800:	2b09      	cmp	r3, #9
 800c802:	d94e      	bls.n	800c8a2 <_svfiprintf_r+0x17e>
 800c804:	b1b0      	cbz	r0, 800c834 <_svfiprintf_r+0x110>
 800c806:	9207      	str	r2, [sp, #28]
 800c808:	e014      	b.n	800c834 <_svfiprintf_r+0x110>
 800c80a:	eba0 0308 	sub.w	r3, r0, r8
 800c80e:	fa09 f303 	lsl.w	r3, r9, r3
 800c812:	4313      	orrs	r3, r2
 800c814:	9304      	str	r3, [sp, #16]
 800c816:	46a2      	mov	sl, r4
 800c818:	e7d2      	b.n	800c7c0 <_svfiprintf_r+0x9c>
 800c81a:	9b03      	ldr	r3, [sp, #12]
 800c81c:	1d19      	adds	r1, r3, #4
 800c81e:	681b      	ldr	r3, [r3, #0]
 800c820:	9103      	str	r1, [sp, #12]
 800c822:	2b00      	cmp	r3, #0
 800c824:	bfbb      	ittet	lt
 800c826:	425b      	neglt	r3, r3
 800c828:	f042 0202 	orrlt.w	r2, r2, #2
 800c82c:	9307      	strge	r3, [sp, #28]
 800c82e:	9307      	strlt	r3, [sp, #28]
 800c830:	bfb8      	it	lt
 800c832:	9204      	strlt	r2, [sp, #16]
 800c834:	7823      	ldrb	r3, [r4, #0]
 800c836:	2b2e      	cmp	r3, #46	; 0x2e
 800c838:	d10c      	bne.n	800c854 <_svfiprintf_r+0x130>
 800c83a:	7863      	ldrb	r3, [r4, #1]
 800c83c:	2b2a      	cmp	r3, #42	; 0x2a
 800c83e:	d135      	bne.n	800c8ac <_svfiprintf_r+0x188>
 800c840:	9b03      	ldr	r3, [sp, #12]
 800c842:	1d1a      	adds	r2, r3, #4
 800c844:	681b      	ldr	r3, [r3, #0]
 800c846:	9203      	str	r2, [sp, #12]
 800c848:	2b00      	cmp	r3, #0
 800c84a:	bfb8      	it	lt
 800c84c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800c850:	3402      	adds	r4, #2
 800c852:	9305      	str	r3, [sp, #20]
 800c854:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c920 <_svfiprintf_r+0x1fc>
 800c858:	7821      	ldrb	r1, [r4, #0]
 800c85a:	2203      	movs	r2, #3
 800c85c:	4650      	mov	r0, sl
 800c85e:	f7f3 fcc7 	bl	80001f0 <memchr>
 800c862:	b140      	cbz	r0, 800c876 <_svfiprintf_r+0x152>
 800c864:	2340      	movs	r3, #64	; 0x40
 800c866:	eba0 000a 	sub.w	r0, r0, sl
 800c86a:	fa03 f000 	lsl.w	r0, r3, r0
 800c86e:	9b04      	ldr	r3, [sp, #16]
 800c870:	4303      	orrs	r3, r0
 800c872:	3401      	adds	r4, #1
 800c874:	9304      	str	r3, [sp, #16]
 800c876:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c87a:	4826      	ldr	r0, [pc, #152]	; (800c914 <_svfiprintf_r+0x1f0>)
 800c87c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c880:	2206      	movs	r2, #6
 800c882:	f7f3 fcb5 	bl	80001f0 <memchr>
 800c886:	2800      	cmp	r0, #0
 800c888:	d038      	beq.n	800c8fc <_svfiprintf_r+0x1d8>
 800c88a:	4b23      	ldr	r3, [pc, #140]	; (800c918 <_svfiprintf_r+0x1f4>)
 800c88c:	bb1b      	cbnz	r3, 800c8d6 <_svfiprintf_r+0x1b2>
 800c88e:	9b03      	ldr	r3, [sp, #12]
 800c890:	3307      	adds	r3, #7
 800c892:	f023 0307 	bic.w	r3, r3, #7
 800c896:	3308      	adds	r3, #8
 800c898:	9303      	str	r3, [sp, #12]
 800c89a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c89c:	4433      	add	r3, r6
 800c89e:	9309      	str	r3, [sp, #36]	; 0x24
 800c8a0:	e767      	b.n	800c772 <_svfiprintf_r+0x4e>
 800c8a2:	fb0c 3202 	mla	r2, ip, r2, r3
 800c8a6:	460c      	mov	r4, r1
 800c8a8:	2001      	movs	r0, #1
 800c8aa:	e7a5      	b.n	800c7f8 <_svfiprintf_r+0xd4>
 800c8ac:	2300      	movs	r3, #0
 800c8ae:	3401      	adds	r4, #1
 800c8b0:	9305      	str	r3, [sp, #20]
 800c8b2:	4619      	mov	r1, r3
 800c8b4:	f04f 0c0a 	mov.w	ip, #10
 800c8b8:	4620      	mov	r0, r4
 800c8ba:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c8be:	3a30      	subs	r2, #48	; 0x30
 800c8c0:	2a09      	cmp	r2, #9
 800c8c2:	d903      	bls.n	800c8cc <_svfiprintf_r+0x1a8>
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d0c5      	beq.n	800c854 <_svfiprintf_r+0x130>
 800c8c8:	9105      	str	r1, [sp, #20]
 800c8ca:	e7c3      	b.n	800c854 <_svfiprintf_r+0x130>
 800c8cc:	fb0c 2101 	mla	r1, ip, r1, r2
 800c8d0:	4604      	mov	r4, r0
 800c8d2:	2301      	movs	r3, #1
 800c8d4:	e7f0      	b.n	800c8b8 <_svfiprintf_r+0x194>
 800c8d6:	ab03      	add	r3, sp, #12
 800c8d8:	9300      	str	r3, [sp, #0]
 800c8da:	462a      	mov	r2, r5
 800c8dc:	4b0f      	ldr	r3, [pc, #60]	; (800c91c <_svfiprintf_r+0x1f8>)
 800c8de:	a904      	add	r1, sp, #16
 800c8e0:	4638      	mov	r0, r7
 800c8e2:	f7fc f89f 	bl	8008a24 <_printf_float>
 800c8e6:	1c42      	adds	r2, r0, #1
 800c8e8:	4606      	mov	r6, r0
 800c8ea:	d1d6      	bne.n	800c89a <_svfiprintf_r+0x176>
 800c8ec:	89ab      	ldrh	r3, [r5, #12]
 800c8ee:	065b      	lsls	r3, r3, #25
 800c8f0:	f53f af2c 	bmi.w	800c74c <_svfiprintf_r+0x28>
 800c8f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c8f6:	b01d      	add	sp, #116	; 0x74
 800c8f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8fc:	ab03      	add	r3, sp, #12
 800c8fe:	9300      	str	r3, [sp, #0]
 800c900:	462a      	mov	r2, r5
 800c902:	4b06      	ldr	r3, [pc, #24]	; (800c91c <_svfiprintf_r+0x1f8>)
 800c904:	a904      	add	r1, sp, #16
 800c906:	4638      	mov	r0, r7
 800c908:	f7fc fb30 	bl	8008f6c <_printf_i>
 800c90c:	e7eb      	b.n	800c8e6 <_svfiprintf_r+0x1c2>
 800c90e:	bf00      	nop
 800c910:	0800d90c 	.word	0x0800d90c
 800c914:	0800d916 	.word	0x0800d916
 800c918:	08008a25 	.word	0x08008a25
 800c91c:	0800c66f 	.word	0x0800c66f
 800c920:	0800d912 	.word	0x0800d912

0800c924 <__sfputc_r>:
 800c924:	6893      	ldr	r3, [r2, #8]
 800c926:	3b01      	subs	r3, #1
 800c928:	2b00      	cmp	r3, #0
 800c92a:	b410      	push	{r4}
 800c92c:	6093      	str	r3, [r2, #8]
 800c92e:	da08      	bge.n	800c942 <__sfputc_r+0x1e>
 800c930:	6994      	ldr	r4, [r2, #24]
 800c932:	42a3      	cmp	r3, r4
 800c934:	db01      	blt.n	800c93a <__sfputc_r+0x16>
 800c936:	290a      	cmp	r1, #10
 800c938:	d103      	bne.n	800c942 <__sfputc_r+0x1e>
 800c93a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c93e:	f7fd bc6d 	b.w	800a21c <__swbuf_r>
 800c942:	6813      	ldr	r3, [r2, #0]
 800c944:	1c58      	adds	r0, r3, #1
 800c946:	6010      	str	r0, [r2, #0]
 800c948:	7019      	strb	r1, [r3, #0]
 800c94a:	4608      	mov	r0, r1
 800c94c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c950:	4770      	bx	lr

0800c952 <__sfputs_r>:
 800c952:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c954:	4606      	mov	r6, r0
 800c956:	460f      	mov	r7, r1
 800c958:	4614      	mov	r4, r2
 800c95a:	18d5      	adds	r5, r2, r3
 800c95c:	42ac      	cmp	r4, r5
 800c95e:	d101      	bne.n	800c964 <__sfputs_r+0x12>
 800c960:	2000      	movs	r0, #0
 800c962:	e007      	b.n	800c974 <__sfputs_r+0x22>
 800c964:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c968:	463a      	mov	r2, r7
 800c96a:	4630      	mov	r0, r6
 800c96c:	f7ff ffda 	bl	800c924 <__sfputc_r>
 800c970:	1c43      	adds	r3, r0, #1
 800c972:	d1f3      	bne.n	800c95c <__sfputs_r+0xa>
 800c974:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c978 <_vfiprintf_r>:
 800c978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c97c:	460d      	mov	r5, r1
 800c97e:	b09d      	sub	sp, #116	; 0x74
 800c980:	4614      	mov	r4, r2
 800c982:	4698      	mov	r8, r3
 800c984:	4606      	mov	r6, r0
 800c986:	b118      	cbz	r0, 800c990 <_vfiprintf_r+0x18>
 800c988:	6983      	ldr	r3, [r0, #24]
 800c98a:	b90b      	cbnz	r3, 800c990 <_vfiprintf_r+0x18>
 800c98c:	f7fe fcdc 	bl	800b348 <__sinit>
 800c990:	4b89      	ldr	r3, [pc, #548]	; (800cbb8 <_vfiprintf_r+0x240>)
 800c992:	429d      	cmp	r5, r3
 800c994:	d11b      	bne.n	800c9ce <_vfiprintf_r+0x56>
 800c996:	6875      	ldr	r5, [r6, #4]
 800c998:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c99a:	07d9      	lsls	r1, r3, #31
 800c99c:	d405      	bmi.n	800c9aa <_vfiprintf_r+0x32>
 800c99e:	89ab      	ldrh	r3, [r5, #12]
 800c9a0:	059a      	lsls	r2, r3, #22
 800c9a2:	d402      	bmi.n	800c9aa <_vfiprintf_r+0x32>
 800c9a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c9a6:	f7ff f8f2 	bl	800bb8e <__retarget_lock_acquire_recursive>
 800c9aa:	89ab      	ldrh	r3, [r5, #12]
 800c9ac:	071b      	lsls	r3, r3, #28
 800c9ae:	d501      	bpl.n	800c9b4 <_vfiprintf_r+0x3c>
 800c9b0:	692b      	ldr	r3, [r5, #16]
 800c9b2:	b9eb      	cbnz	r3, 800c9f0 <_vfiprintf_r+0x78>
 800c9b4:	4629      	mov	r1, r5
 800c9b6:	4630      	mov	r0, r6
 800c9b8:	f7fd fc94 	bl	800a2e4 <__swsetup_r>
 800c9bc:	b1c0      	cbz	r0, 800c9f0 <_vfiprintf_r+0x78>
 800c9be:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c9c0:	07dc      	lsls	r4, r3, #31
 800c9c2:	d50e      	bpl.n	800c9e2 <_vfiprintf_r+0x6a>
 800c9c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c9c8:	b01d      	add	sp, #116	; 0x74
 800c9ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9ce:	4b7b      	ldr	r3, [pc, #492]	; (800cbbc <_vfiprintf_r+0x244>)
 800c9d0:	429d      	cmp	r5, r3
 800c9d2:	d101      	bne.n	800c9d8 <_vfiprintf_r+0x60>
 800c9d4:	68b5      	ldr	r5, [r6, #8]
 800c9d6:	e7df      	b.n	800c998 <_vfiprintf_r+0x20>
 800c9d8:	4b79      	ldr	r3, [pc, #484]	; (800cbc0 <_vfiprintf_r+0x248>)
 800c9da:	429d      	cmp	r5, r3
 800c9dc:	bf08      	it	eq
 800c9de:	68f5      	ldreq	r5, [r6, #12]
 800c9e0:	e7da      	b.n	800c998 <_vfiprintf_r+0x20>
 800c9e2:	89ab      	ldrh	r3, [r5, #12]
 800c9e4:	0598      	lsls	r0, r3, #22
 800c9e6:	d4ed      	bmi.n	800c9c4 <_vfiprintf_r+0x4c>
 800c9e8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c9ea:	f7ff f8d1 	bl	800bb90 <__retarget_lock_release_recursive>
 800c9ee:	e7e9      	b.n	800c9c4 <_vfiprintf_r+0x4c>
 800c9f0:	2300      	movs	r3, #0
 800c9f2:	9309      	str	r3, [sp, #36]	; 0x24
 800c9f4:	2320      	movs	r3, #32
 800c9f6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c9fa:	f8cd 800c 	str.w	r8, [sp, #12]
 800c9fe:	2330      	movs	r3, #48	; 0x30
 800ca00:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800cbc4 <_vfiprintf_r+0x24c>
 800ca04:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ca08:	f04f 0901 	mov.w	r9, #1
 800ca0c:	4623      	mov	r3, r4
 800ca0e:	469a      	mov	sl, r3
 800ca10:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ca14:	b10a      	cbz	r2, 800ca1a <_vfiprintf_r+0xa2>
 800ca16:	2a25      	cmp	r2, #37	; 0x25
 800ca18:	d1f9      	bne.n	800ca0e <_vfiprintf_r+0x96>
 800ca1a:	ebba 0b04 	subs.w	fp, sl, r4
 800ca1e:	d00b      	beq.n	800ca38 <_vfiprintf_r+0xc0>
 800ca20:	465b      	mov	r3, fp
 800ca22:	4622      	mov	r2, r4
 800ca24:	4629      	mov	r1, r5
 800ca26:	4630      	mov	r0, r6
 800ca28:	f7ff ff93 	bl	800c952 <__sfputs_r>
 800ca2c:	3001      	adds	r0, #1
 800ca2e:	f000 80aa 	beq.w	800cb86 <_vfiprintf_r+0x20e>
 800ca32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ca34:	445a      	add	r2, fp
 800ca36:	9209      	str	r2, [sp, #36]	; 0x24
 800ca38:	f89a 3000 	ldrb.w	r3, [sl]
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	f000 80a2 	beq.w	800cb86 <_vfiprintf_r+0x20e>
 800ca42:	2300      	movs	r3, #0
 800ca44:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ca48:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ca4c:	f10a 0a01 	add.w	sl, sl, #1
 800ca50:	9304      	str	r3, [sp, #16]
 800ca52:	9307      	str	r3, [sp, #28]
 800ca54:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ca58:	931a      	str	r3, [sp, #104]	; 0x68
 800ca5a:	4654      	mov	r4, sl
 800ca5c:	2205      	movs	r2, #5
 800ca5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ca62:	4858      	ldr	r0, [pc, #352]	; (800cbc4 <_vfiprintf_r+0x24c>)
 800ca64:	f7f3 fbc4 	bl	80001f0 <memchr>
 800ca68:	9a04      	ldr	r2, [sp, #16]
 800ca6a:	b9d8      	cbnz	r0, 800caa4 <_vfiprintf_r+0x12c>
 800ca6c:	06d1      	lsls	r1, r2, #27
 800ca6e:	bf44      	itt	mi
 800ca70:	2320      	movmi	r3, #32
 800ca72:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ca76:	0713      	lsls	r3, r2, #28
 800ca78:	bf44      	itt	mi
 800ca7a:	232b      	movmi	r3, #43	; 0x2b
 800ca7c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ca80:	f89a 3000 	ldrb.w	r3, [sl]
 800ca84:	2b2a      	cmp	r3, #42	; 0x2a
 800ca86:	d015      	beq.n	800cab4 <_vfiprintf_r+0x13c>
 800ca88:	9a07      	ldr	r2, [sp, #28]
 800ca8a:	4654      	mov	r4, sl
 800ca8c:	2000      	movs	r0, #0
 800ca8e:	f04f 0c0a 	mov.w	ip, #10
 800ca92:	4621      	mov	r1, r4
 800ca94:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ca98:	3b30      	subs	r3, #48	; 0x30
 800ca9a:	2b09      	cmp	r3, #9
 800ca9c:	d94e      	bls.n	800cb3c <_vfiprintf_r+0x1c4>
 800ca9e:	b1b0      	cbz	r0, 800cace <_vfiprintf_r+0x156>
 800caa0:	9207      	str	r2, [sp, #28]
 800caa2:	e014      	b.n	800cace <_vfiprintf_r+0x156>
 800caa4:	eba0 0308 	sub.w	r3, r0, r8
 800caa8:	fa09 f303 	lsl.w	r3, r9, r3
 800caac:	4313      	orrs	r3, r2
 800caae:	9304      	str	r3, [sp, #16]
 800cab0:	46a2      	mov	sl, r4
 800cab2:	e7d2      	b.n	800ca5a <_vfiprintf_r+0xe2>
 800cab4:	9b03      	ldr	r3, [sp, #12]
 800cab6:	1d19      	adds	r1, r3, #4
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	9103      	str	r1, [sp, #12]
 800cabc:	2b00      	cmp	r3, #0
 800cabe:	bfbb      	ittet	lt
 800cac0:	425b      	neglt	r3, r3
 800cac2:	f042 0202 	orrlt.w	r2, r2, #2
 800cac6:	9307      	strge	r3, [sp, #28]
 800cac8:	9307      	strlt	r3, [sp, #28]
 800caca:	bfb8      	it	lt
 800cacc:	9204      	strlt	r2, [sp, #16]
 800cace:	7823      	ldrb	r3, [r4, #0]
 800cad0:	2b2e      	cmp	r3, #46	; 0x2e
 800cad2:	d10c      	bne.n	800caee <_vfiprintf_r+0x176>
 800cad4:	7863      	ldrb	r3, [r4, #1]
 800cad6:	2b2a      	cmp	r3, #42	; 0x2a
 800cad8:	d135      	bne.n	800cb46 <_vfiprintf_r+0x1ce>
 800cada:	9b03      	ldr	r3, [sp, #12]
 800cadc:	1d1a      	adds	r2, r3, #4
 800cade:	681b      	ldr	r3, [r3, #0]
 800cae0:	9203      	str	r2, [sp, #12]
 800cae2:	2b00      	cmp	r3, #0
 800cae4:	bfb8      	it	lt
 800cae6:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800caea:	3402      	adds	r4, #2
 800caec:	9305      	str	r3, [sp, #20]
 800caee:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800cbd4 <_vfiprintf_r+0x25c>
 800caf2:	7821      	ldrb	r1, [r4, #0]
 800caf4:	2203      	movs	r2, #3
 800caf6:	4650      	mov	r0, sl
 800caf8:	f7f3 fb7a 	bl	80001f0 <memchr>
 800cafc:	b140      	cbz	r0, 800cb10 <_vfiprintf_r+0x198>
 800cafe:	2340      	movs	r3, #64	; 0x40
 800cb00:	eba0 000a 	sub.w	r0, r0, sl
 800cb04:	fa03 f000 	lsl.w	r0, r3, r0
 800cb08:	9b04      	ldr	r3, [sp, #16]
 800cb0a:	4303      	orrs	r3, r0
 800cb0c:	3401      	adds	r4, #1
 800cb0e:	9304      	str	r3, [sp, #16]
 800cb10:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cb14:	482c      	ldr	r0, [pc, #176]	; (800cbc8 <_vfiprintf_r+0x250>)
 800cb16:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cb1a:	2206      	movs	r2, #6
 800cb1c:	f7f3 fb68 	bl	80001f0 <memchr>
 800cb20:	2800      	cmp	r0, #0
 800cb22:	d03f      	beq.n	800cba4 <_vfiprintf_r+0x22c>
 800cb24:	4b29      	ldr	r3, [pc, #164]	; (800cbcc <_vfiprintf_r+0x254>)
 800cb26:	bb1b      	cbnz	r3, 800cb70 <_vfiprintf_r+0x1f8>
 800cb28:	9b03      	ldr	r3, [sp, #12]
 800cb2a:	3307      	adds	r3, #7
 800cb2c:	f023 0307 	bic.w	r3, r3, #7
 800cb30:	3308      	adds	r3, #8
 800cb32:	9303      	str	r3, [sp, #12]
 800cb34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb36:	443b      	add	r3, r7
 800cb38:	9309      	str	r3, [sp, #36]	; 0x24
 800cb3a:	e767      	b.n	800ca0c <_vfiprintf_r+0x94>
 800cb3c:	fb0c 3202 	mla	r2, ip, r2, r3
 800cb40:	460c      	mov	r4, r1
 800cb42:	2001      	movs	r0, #1
 800cb44:	e7a5      	b.n	800ca92 <_vfiprintf_r+0x11a>
 800cb46:	2300      	movs	r3, #0
 800cb48:	3401      	adds	r4, #1
 800cb4a:	9305      	str	r3, [sp, #20]
 800cb4c:	4619      	mov	r1, r3
 800cb4e:	f04f 0c0a 	mov.w	ip, #10
 800cb52:	4620      	mov	r0, r4
 800cb54:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cb58:	3a30      	subs	r2, #48	; 0x30
 800cb5a:	2a09      	cmp	r2, #9
 800cb5c:	d903      	bls.n	800cb66 <_vfiprintf_r+0x1ee>
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d0c5      	beq.n	800caee <_vfiprintf_r+0x176>
 800cb62:	9105      	str	r1, [sp, #20]
 800cb64:	e7c3      	b.n	800caee <_vfiprintf_r+0x176>
 800cb66:	fb0c 2101 	mla	r1, ip, r1, r2
 800cb6a:	4604      	mov	r4, r0
 800cb6c:	2301      	movs	r3, #1
 800cb6e:	e7f0      	b.n	800cb52 <_vfiprintf_r+0x1da>
 800cb70:	ab03      	add	r3, sp, #12
 800cb72:	9300      	str	r3, [sp, #0]
 800cb74:	462a      	mov	r2, r5
 800cb76:	4b16      	ldr	r3, [pc, #88]	; (800cbd0 <_vfiprintf_r+0x258>)
 800cb78:	a904      	add	r1, sp, #16
 800cb7a:	4630      	mov	r0, r6
 800cb7c:	f7fb ff52 	bl	8008a24 <_printf_float>
 800cb80:	4607      	mov	r7, r0
 800cb82:	1c78      	adds	r0, r7, #1
 800cb84:	d1d6      	bne.n	800cb34 <_vfiprintf_r+0x1bc>
 800cb86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800cb88:	07d9      	lsls	r1, r3, #31
 800cb8a:	d405      	bmi.n	800cb98 <_vfiprintf_r+0x220>
 800cb8c:	89ab      	ldrh	r3, [r5, #12]
 800cb8e:	059a      	lsls	r2, r3, #22
 800cb90:	d402      	bmi.n	800cb98 <_vfiprintf_r+0x220>
 800cb92:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800cb94:	f7fe fffc 	bl	800bb90 <__retarget_lock_release_recursive>
 800cb98:	89ab      	ldrh	r3, [r5, #12]
 800cb9a:	065b      	lsls	r3, r3, #25
 800cb9c:	f53f af12 	bmi.w	800c9c4 <_vfiprintf_r+0x4c>
 800cba0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cba2:	e711      	b.n	800c9c8 <_vfiprintf_r+0x50>
 800cba4:	ab03      	add	r3, sp, #12
 800cba6:	9300      	str	r3, [sp, #0]
 800cba8:	462a      	mov	r2, r5
 800cbaa:	4b09      	ldr	r3, [pc, #36]	; (800cbd0 <_vfiprintf_r+0x258>)
 800cbac:	a904      	add	r1, sp, #16
 800cbae:	4630      	mov	r0, r6
 800cbb0:	f7fc f9dc 	bl	8008f6c <_printf_i>
 800cbb4:	e7e4      	b.n	800cb80 <_vfiprintf_r+0x208>
 800cbb6:	bf00      	nop
 800cbb8:	0800d6f4 	.word	0x0800d6f4
 800cbbc:	0800d714 	.word	0x0800d714
 800cbc0:	0800d6d4 	.word	0x0800d6d4
 800cbc4:	0800d90c 	.word	0x0800d90c
 800cbc8:	0800d916 	.word	0x0800d916
 800cbcc:	08008a25 	.word	0x08008a25
 800cbd0:	0800c953 	.word	0x0800c953
 800cbd4:	0800d912 	.word	0x0800d912

0800cbd8 <_read_r>:
 800cbd8:	b538      	push	{r3, r4, r5, lr}
 800cbda:	4d07      	ldr	r5, [pc, #28]	; (800cbf8 <_read_r+0x20>)
 800cbdc:	4604      	mov	r4, r0
 800cbde:	4608      	mov	r0, r1
 800cbe0:	4611      	mov	r1, r2
 800cbe2:	2200      	movs	r2, #0
 800cbe4:	602a      	str	r2, [r5, #0]
 800cbe6:	461a      	mov	r2, r3
 800cbe8:	f7f7 face 	bl	8004188 <_read>
 800cbec:	1c43      	adds	r3, r0, #1
 800cbee:	d102      	bne.n	800cbf6 <_read_r+0x1e>
 800cbf0:	682b      	ldr	r3, [r5, #0]
 800cbf2:	b103      	cbz	r3, 800cbf6 <_read_r+0x1e>
 800cbf4:	6023      	str	r3, [r4, #0]
 800cbf6:	bd38      	pop	{r3, r4, r5, pc}
 800cbf8:	20000f04 	.word	0x20000f04
 800cbfc:	00000000 	.word	0x00000000

0800cc00 <nan>:
 800cc00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cc08 <nan+0x8>
 800cc04:	4770      	bx	lr
 800cc06:	bf00      	nop
 800cc08:	00000000 	.word	0x00000000
 800cc0c:	7ff80000 	.word	0x7ff80000

0800cc10 <nanf>:
 800cc10:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800cc18 <nanf+0x8>
 800cc14:	4770      	bx	lr
 800cc16:	bf00      	nop
 800cc18:	7fc00000 	.word	0x7fc00000

0800cc1c <__ascii_wctomb>:
 800cc1c:	b149      	cbz	r1, 800cc32 <__ascii_wctomb+0x16>
 800cc1e:	2aff      	cmp	r2, #255	; 0xff
 800cc20:	bf85      	ittet	hi
 800cc22:	238a      	movhi	r3, #138	; 0x8a
 800cc24:	6003      	strhi	r3, [r0, #0]
 800cc26:	700a      	strbls	r2, [r1, #0]
 800cc28:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800cc2c:	bf98      	it	ls
 800cc2e:	2001      	movls	r0, #1
 800cc30:	4770      	bx	lr
 800cc32:	4608      	mov	r0, r1
 800cc34:	4770      	bx	lr

0800cc36 <abort>:
 800cc36:	b508      	push	{r3, lr}
 800cc38:	2006      	movs	r0, #6
 800cc3a:	f000 f897 	bl	800cd6c <raise>
 800cc3e:	2001      	movs	r0, #1
 800cc40:	f7f7 fa98 	bl	8004174 <_exit>

0800cc44 <_fstat_r>:
 800cc44:	b538      	push	{r3, r4, r5, lr}
 800cc46:	4d07      	ldr	r5, [pc, #28]	; (800cc64 <_fstat_r+0x20>)
 800cc48:	2300      	movs	r3, #0
 800cc4a:	4604      	mov	r4, r0
 800cc4c:	4608      	mov	r0, r1
 800cc4e:	4611      	mov	r1, r2
 800cc50:	602b      	str	r3, [r5, #0]
 800cc52:	f7f7 fade 	bl	8004212 <_fstat>
 800cc56:	1c43      	adds	r3, r0, #1
 800cc58:	d102      	bne.n	800cc60 <_fstat_r+0x1c>
 800cc5a:	682b      	ldr	r3, [r5, #0]
 800cc5c:	b103      	cbz	r3, 800cc60 <_fstat_r+0x1c>
 800cc5e:	6023      	str	r3, [r4, #0]
 800cc60:	bd38      	pop	{r3, r4, r5, pc}
 800cc62:	bf00      	nop
 800cc64:	20000f04 	.word	0x20000f04

0800cc68 <_isatty_r>:
 800cc68:	b538      	push	{r3, r4, r5, lr}
 800cc6a:	4d06      	ldr	r5, [pc, #24]	; (800cc84 <_isatty_r+0x1c>)
 800cc6c:	2300      	movs	r3, #0
 800cc6e:	4604      	mov	r4, r0
 800cc70:	4608      	mov	r0, r1
 800cc72:	602b      	str	r3, [r5, #0]
 800cc74:	f7f7 fadd 	bl	8004232 <_isatty>
 800cc78:	1c43      	adds	r3, r0, #1
 800cc7a:	d102      	bne.n	800cc82 <_isatty_r+0x1a>
 800cc7c:	682b      	ldr	r3, [r5, #0]
 800cc7e:	b103      	cbz	r3, 800cc82 <_isatty_r+0x1a>
 800cc80:	6023      	str	r3, [r4, #0]
 800cc82:	bd38      	pop	{r3, r4, r5, pc}
 800cc84:	20000f04 	.word	0x20000f04

0800cc88 <memmove>:
 800cc88:	4288      	cmp	r0, r1
 800cc8a:	b510      	push	{r4, lr}
 800cc8c:	eb01 0402 	add.w	r4, r1, r2
 800cc90:	d902      	bls.n	800cc98 <memmove+0x10>
 800cc92:	4284      	cmp	r4, r0
 800cc94:	4623      	mov	r3, r4
 800cc96:	d807      	bhi.n	800cca8 <memmove+0x20>
 800cc98:	1e43      	subs	r3, r0, #1
 800cc9a:	42a1      	cmp	r1, r4
 800cc9c:	d008      	beq.n	800ccb0 <memmove+0x28>
 800cc9e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cca2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cca6:	e7f8      	b.n	800cc9a <memmove+0x12>
 800cca8:	4402      	add	r2, r0
 800ccaa:	4601      	mov	r1, r0
 800ccac:	428a      	cmp	r2, r1
 800ccae:	d100      	bne.n	800ccb2 <memmove+0x2a>
 800ccb0:	bd10      	pop	{r4, pc}
 800ccb2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ccb6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ccba:	e7f7      	b.n	800ccac <memmove+0x24>

0800ccbc <_realloc_r>:
 800ccbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ccc0:	4680      	mov	r8, r0
 800ccc2:	4614      	mov	r4, r2
 800ccc4:	460e      	mov	r6, r1
 800ccc6:	b921      	cbnz	r1, 800ccd2 <_realloc_r+0x16>
 800ccc8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cccc:	4611      	mov	r1, r2
 800ccce:	f7fb bd95 	b.w	80087fc <_malloc_r>
 800ccd2:	b92a      	cbnz	r2, 800cce0 <_realloc_r+0x24>
 800ccd4:	f7fb fd26 	bl	8008724 <_free_r>
 800ccd8:	4625      	mov	r5, r4
 800ccda:	4628      	mov	r0, r5
 800ccdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cce0:	f000 f860 	bl	800cda4 <_malloc_usable_size_r>
 800cce4:	4284      	cmp	r4, r0
 800cce6:	4607      	mov	r7, r0
 800cce8:	d802      	bhi.n	800ccf0 <_realloc_r+0x34>
 800ccea:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ccee:	d812      	bhi.n	800cd16 <_realloc_r+0x5a>
 800ccf0:	4621      	mov	r1, r4
 800ccf2:	4640      	mov	r0, r8
 800ccf4:	f7fb fd82 	bl	80087fc <_malloc_r>
 800ccf8:	4605      	mov	r5, r0
 800ccfa:	2800      	cmp	r0, #0
 800ccfc:	d0ed      	beq.n	800ccda <_realloc_r+0x1e>
 800ccfe:	42bc      	cmp	r4, r7
 800cd00:	4622      	mov	r2, r4
 800cd02:	4631      	mov	r1, r6
 800cd04:	bf28      	it	cs
 800cd06:	463a      	movcs	r2, r7
 800cd08:	f7fb fcf6 	bl	80086f8 <memcpy>
 800cd0c:	4631      	mov	r1, r6
 800cd0e:	4640      	mov	r0, r8
 800cd10:	f7fb fd08 	bl	8008724 <_free_r>
 800cd14:	e7e1      	b.n	800ccda <_realloc_r+0x1e>
 800cd16:	4635      	mov	r5, r6
 800cd18:	e7df      	b.n	800ccda <_realloc_r+0x1e>

0800cd1a <_raise_r>:
 800cd1a:	291f      	cmp	r1, #31
 800cd1c:	b538      	push	{r3, r4, r5, lr}
 800cd1e:	4604      	mov	r4, r0
 800cd20:	460d      	mov	r5, r1
 800cd22:	d904      	bls.n	800cd2e <_raise_r+0x14>
 800cd24:	2316      	movs	r3, #22
 800cd26:	6003      	str	r3, [r0, #0]
 800cd28:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800cd2c:	bd38      	pop	{r3, r4, r5, pc}
 800cd2e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800cd30:	b112      	cbz	r2, 800cd38 <_raise_r+0x1e>
 800cd32:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800cd36:	b94b      	cbnz	r3, 800cd4c <_raise_r+0x32>
 800cd38:	4620      	mov	r0, r4
 800cd3a:	f000 f831 	bl	800cda0 <_getpid_r>
 800cd3e:	462a      	mov	r2, r5
 800cd40:	4601      	mov	r1, r0
 800cd42:	4620      	mov	r0, r4
 800cd44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cd48:	f000 b818 	b.w	800cd7c <_kill_r>
 800cd4c:	2b01      	cmp	r3, #1
 800cd4e:	d00a      	beq.n	800cd66 <_raise_r+0x4c>
 800cd50:	1c59      	adds	r1, r3, #1
 800cd52:	d103      	bne.n	800cd5c <_raise_r+0x42>
 800cd54:	2316      	movs	r3, #22
 800cd56:	6003      	str	r3, [r0, #0]
 800cd58:	2001      	movs	r0, #1
 800cd5a:	e7e7      	b.n	800cd2c <_raise_r+0x12>
 800cd5c:	2400      	movs	r4, #0
 800cd5e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800cd62:	4628      	mov	r0, r5
 800cd64:	4798      	blx	r3
 800cd66:	2000      	movs	r0, #0
 800cd68:	e7e0      	b.n	800cd2c <_raise_r+0x12>
	...

0800cd6c <raise>:
 800cd6c:	4b02      	ldr	r3, [pc, #8]	; (800cd78 <raise+0xc>)
 800cd6e:	4601      	mov	r1, r0
 800cd70:	6818      	ldr	r0, [r3, #0]
 800cd72:	f7ff bfd2 	b.w	800cd1a <_raise_r>
 800cd76:	bf00      	nop
 800cd78:	200000b0 	.word	0x200000b0

0800cd7c <_kill_r>:
 800cd7c:	b538      	push	{r3, r4, r5, lr}
 800cd7e:	4d07      	ldr	r5, [pc, #28]	; (800cd9c <_kill_r+0x20>)
 800cd80:	2300      	movs	r3, #0
 800cd82:	4604      	mov	r4, r0
 800cd84:	4608      	mov	r0, r1
 800cd86:	4611      	mov	r1, r2
 800cd88:	602b      	str	r3, [r5, #0]
 800cd8a:	f7f7 f9e3 	bl	8004154 <_kill>
 800cd8e:	1c43      	adds	r3, r0, #1
 800cd90:	d102      	bne.n	800cd98 <_kill_r+0x1c>
 800cd92:	682b      	ldr	r3, [r5, #0]
 800cd94:	b103      	cbz	r3, 800cd98 <_kill_r+0x1c>
 800cd96:	6023      	str	r3, [r4, #0]
 800cd98:	bd38      	pop	{r3, r4, r5, pc}
 800cd9a:	bf00      	nop
 800cd9c:	20000f04 	.word	0x20000f04

0800cda0 <_getpid_r>:
 800cda0:	f7f7 b9d0 	b.w	8004144 <_getpid>

0800cda4 <_malloc_usable_size_r>:
 800cda4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cda8:	1f18      	subs	r0, r3, #4
 800cdaa:	2b00      	cmp	r3, #0
 800cdac:	bfbc      	itt	lt
 800cdae:	580b      	ldrlt	r3, [r1, r0]
 800cdb0:	18c0      	addlt	r0, r0, r3
 800cdb2:	4770      	bx	lr

0800cdb4 <_init>:
 800cdb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdb6:	bf00      	nop
 800cdb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdba:	bc08      	pop	{r3}
 800cdbc:	469e      	mov	lr, r3
 800cdbe:	4770      	bx	lr

0800cdc0 <_fini>:
 800cdc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdc2:	bf00      	nop
 800cdc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdc6:	bc08      	pop	{r3}
 800cdc8:	469e      	mov	lr, r3
 800cdca:	4770      	bx	lr
