# Verilog Codes  

This repository contains a collection of **Verilog HDL codes** along with testbenches, designed to cover the fundamental concepts of **Digital Logic and Sequential Circuits**.  

## ðŸ“‚ Repository Structure  
- `Combinational_Circuits/` â†’ All the Combinational and combination of Combnational Circuits.  
- `Sequential_Circuits/` â†’ All the Sequential and combination of Sequential Circuits.

Each folder contains:  
- `design.v` â†’ Verilog code for the circuit  
- `testbench.v` â†’ Testbench for simulation  
- `README.md` â†’ Short explanation and simulation results (if available)  

---

## âš¡ Tools Used  
- **Simulation Tools**: ModelSim / Vivado (any HDL simulator can be used)  
- **Language**: Verilog HDL  

---

## ðŸš€ How to Use  
1. Clone the repository:  
   ```bash
   git clone https://github.com/VijayBandi-02/Verilog-Codes.git
