#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Jul 15 04:55:28 2018
# Process ID: 29325
# Current directory: /home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.runs/synth_1
# Command line: vivado -log base_calc5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_calc5.tcl
# Log file: /home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.runs/synth_1/base_calc5.vds
# Journal file: /home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source base_calc5.tcl -notrace
Command: synth_design -top base_calc5 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 29356 
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module FDCE [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/FDCE.sv:23]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1261.934 ; gain = 94.273 ; free physical = 4767 ; free virtual = 14291
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_calc5' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/base_calc5.sv:23]
INFO: [Synth 8-638] synthesizing module 'pb_debouncer' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:1]
	Parameter N bound to: 15 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:43]
INFO: [Synth 8-256] done synthesizing module 'pb_debouncer' (1#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:1]
INFO: [Synth 8-638] synthesizing module 'drv_7seg' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/drv_7seg.sv:23]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/clk_divider.sv:23]
	Parameter COUNTER_MAX bound to: 100000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (2#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/clk_divider.sv:23]
INFO: [Synth 8-638] synthesizing module 'counter_nbit' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/counter_nbit.sv:4]
	Parameter n bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_nbit' (3#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/counter_nbit.sv:4]
INFO: [Synth 8-638] synthesizing module 'bch_7seg' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/bch_7seg.sv:23]
INFO: [Synth 8-256] done synthesizing module 'bch_7seg' (4#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/bch_7seg.sv:23]
INFO: [Synth 8-256] done synthesizing module 'drv_7seg' (5#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/drv_7seg.sv:23]
INFO: [Synth 8-638] synthesizing module 'FDCE' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/FDCE.sv:23]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'FDCE' (6#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/FDCE.sv:23]
INFO: [Synth 8-638] synthesizing module 'alu4' [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/alu4.sv:23]
	Parameter n bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu4' (7#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/alu4.sv:23]
INFO: [Synth 8-256] done synthesizing module 'base_calc5' (8#1) [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/base_calc5.sv:23]
WARNING: [Synth 8-3331] design base_calc5 has unconnected port BTN[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1288.184 ; gain = 120.523 ; free physical = 4783 ; free virtual = 14307
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin FDCE_a:reset to constant 0 [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/base_calc5.sv:79]
WARNING: [Synth 8-3295] tying undriven pin FDCE_b:reset to constant 0 [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/base_calc5.sv:86]
WARNING: [Synth 8-3295] tying undriven pin FDCE_resultado:reset to constant 0 [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/base_calc5.sv:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1288.184 ; gain = 120.523 ; free physical = 4785 ; free virtual = 14309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[8]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[9]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[10]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[11]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[12]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[13]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[14]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[15]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED16[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17[2]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17[1]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED17[0]'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTN_reset_n'. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Nexys4DDR.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/base_calc5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/base_calc5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1634.848 ; gain = 0.000 ; free physical = 4424 ; free virtual = 13948
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4592 ; free virtual = 14116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4592 ; free virtual = 14116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4594 ; free virtual = 14118
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "PB_cnt0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element PB_cnt_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:86]
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Reusables/alu4.sv:33]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:58 ; elapsed = 00:01:23 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4584 ; free virtual = 14109
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module base_calc5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module pb_debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module clk_divider 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module counter_nbit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module drv_7seg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 8     
Module FDCE__mod 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module alu4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---Muxes : 
	   5 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element debouncer_btn_c/PB_state_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:83]
WARNING: [Synth 8-6014] Unused sequential element debouncer_btn_c/PB_negedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:84]
WARNING: [Synth 8-6014] Unused sequential element debouncer_btn_up/PB_negedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:84]
WARNING: [Synth 8-6014] Unused sequential element debouncer_btn_up/PB_posedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:85]
WARNING: [Synth 8-6014] Unused sequential element debouncer_btn_left/PB_state_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:83]
WARNING: [Synth 8-6014] Unused sequential element debouncer_btn_left/PB_negedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:84]
WARNING: [Synth 8-6014] Unused sequential element debouncer_btn_right/PB_state_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:83]
WARNING: [Synth 8-6014] Unused sequential element debouncer_btn_right/PB_negedge_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:84]
INFO: [Synth 8-5545] ROM "driver/divider/counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "driver/divider/clk_out" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element debouncer_btn_c/PB_cnt_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:86]
WARNING: [Synth 8-6014] Unused sequential element debouncer_btn_up/PB_cnt_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:86]
WARNING: [Synth 8-6014] Unused sequential element debouncer_btn_left/PB_cnt_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:86]
WARNING: [Synth 8-6014] Unused sequential element debouncer_btn_right/PB_cnt_reg was removed.  [/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.srcs/sources_1/new/pb_debouncer.sv:86]
WARNING: [Synth 8-3917] design base_calc5 has port D7S[7] driven by constant 1
WARNING: [Synth 8-3331] design base_calc5 has unconnected port BTN[1]
INFO: [Synth 8-3886] merging instance 'debouncer_btn_up/button_state_reg[1]' (FDR) to 'debouncer_btn_up/PB_state_reg'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:00 ; elapsed = 00:01:25 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4572 ; free virtual = 14097
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:44 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4450 ; free virtual = 13975
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:44 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4448 ; free virtual = 13973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:44 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4447 ; free virtual = 13972
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:46 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4447 ; free virtual = 13972
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:46 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4447 ; free virtual = 13972
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4447 ; free virtual = 13972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4447 ; free virtual = 13972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4447 ; free virtual = 13972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4447 ; free virtual = 13972
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    28|
|3     |LUT1   |     5|
|4     |LUT2   |    21|
|5     |LUT3   |     9|
|6     |LUT4   |    51|
|7     |LUT5   |    14|
|8     |LUT6   |     9|
|9     |MUXF7  |     8|
|10    |FDRE   |   164|
|11    |IBUF   |    21|
|12    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |   347|
|2     |  FDCE_a              |FDCE__mod      |    35|
|3     |  FDCE_b              |FDCE__mod_0    |    56|
|4     |  FDCE_resultado      |FDCE__mod_1    |    16|
|5     |  alu                 |alu4           |     4|
|6     |  debouncer_btn_c     |pb_debouncer   |    34|
|7     |  debouncer_btn_left  |pb_debouncer_2 |    33|
|8     |  debouncer_btn_right |pb_debouncer_3 |    33|
|9     |  debouncer_btn_up    |pb_debouncer_4 |    31|
|10    |  driver              |drv_7seg       |    66|
|11    |    counter_an        |counter_nbit   |    14|
|12    |    divider           |clk_divider    |    52|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1634.848 ; gain = 467.188 ; free physical = 4447 ; free virtual = 13972
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:04 . Memory (MB): peak = 1634.848 ; gain = 120.523 ; free physical = 4496 ; free virtual = 14021
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:46 . Memory (MB): peak = 1634.855 ; gain = 467.188 ; free physical = 4496 ; free virtual = 14021
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 42 Warnings, 24 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:19 ; elapsed = 00:01:49 . Memory (MB): peak = 1634.855 ; gain = 480.574 ; free physical = 4489 ; free virtual = 14013
INFO: [Common 17-1381] The checkpoint '/home/nicolas/Documentos/ELO/Digitales/LAB/Verilog/Exp5/Exp5.runs/synth_1/base_calc5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_calc5_utilization_synth.rpt -pb base_calc5_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1658.859 ; gain = 0.000 ; free physical = 4490 ; free virtual = 14015
INFO: [Common 17-206] Exiting Vivado at Sun Jul 15 04:57:35 2018...
