#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May 28 14:34:18 2024
# Process ID: 14340
# Current directory: C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/bram_test.runs/top_pl_ram_ctrl_0_0_synth_1
# Command line: vivado.exe -log top_pl_ram_ctrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_pl_ram_ctrl_0_0.tcl
# Log file: C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/bram_test.runs/top_pl_ram_ctrl_0_0_synth_1/top_pl_ram_ctrl_0_0.vds
# Journal file: C:/Users/kazza/Documents/FPGA/Lab/5/extra/BRAM2/bram_test.runs/top_pl_ram_ctrl_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source top_pl_ram_ctrl_0_0.tcl -notrace
