`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 17.11-s014_1
// Generated on: May  5 2021 00:40:20 CST (May  4 2021 16:40:20 UTC)

module DC_Filter_Eqi1u2_4(in1, out1);
  input [1:0] in1;
  output out1;
  wire [1:0] in1;
  wire out1;
  NOR2BX1 g13(.AN (in1[0]), .B (in1[1]), .Y (out1));
endmodule


