
---------- Begin Simulation Statistics ----------
host_inst_rate                                 373466                       # Simulator instruction rate (inst/s)
host_mem_usage                                 402616                       # Number of bytes of host memory used
host_seconds                                    53.55                       # Real time elapsed on the host
host_tick_rate                              325616249                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000003                       # Number of instructions simulated
sim_seconds                                  0.017438                       # Number of seconds simulated
sim_ticks                                 17437628000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            3304681                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 25020.326402                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 22126.373034                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                3247022                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1442647000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.017448                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                57659                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              2033                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   1230779500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.016832                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           55625                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2972399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 18606.871678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 15485.555995                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2969765                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency      49010500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.000886                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses                2634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits              107                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency     39132000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.000850                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses           2527                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 54444.444444                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 107.331244                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       490000                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             6277080                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 24740.143964                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 21837.795777                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 6216787                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      1491657500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.009605                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 60293                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits               2140                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1269911500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.009264                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            58152                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.975228                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            998.633858                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            6277080                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 24740.143964                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 21837.795777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                6216787                       # number of overall hits
system.cpu.dcache.overall_miss_latency     1491657500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.009605                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                60293                       # number of overall misses
system.cpu.dcache.overall_mshr_hits              2140                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1269911500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.009264                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           58152                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  56900                       # number of replacements
system.cpu.dcache.sampled_refs                  57924                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                998.633858                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  6217055                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           503785625000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                     2467                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11930442                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency        48000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 57187.500000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11930429                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency         624000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   13                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                 4                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency       457500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses               8                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        20500                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               1325603.222222                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets        20500                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11930442                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency        48000                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 57187.500000                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11930429                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency          624000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    13                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  4                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency       457500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses                8                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.012857                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0              6.582643                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11930442                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency        48000                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 57187.500000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11930429                       # number of overall hits
system.cpu.icache.overall_miss_latency         624000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   13                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 4                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency       457500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses               8                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                      9                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                  6.582643                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11930429                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 60703.844454                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      4576220018                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 75386                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                     2298                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency            70800                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency        54900                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         2293                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency               354000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.002176                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                          5                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          274500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.002176                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                     5                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      55635                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       63208.045878                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  47437.898913                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          44039                       # number of ReadReq hits
system.l2.ReadReq_miss_latency              732960500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.208430                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        11596                       # number of ReadReq misses
system.l2.ReadReq_mshr_miss_latency         549995000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.208394                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   11594                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                     229                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57558.951965                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41569.868996                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency            13181000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                       229                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency        9519500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                  229                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                     2467                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                         2467                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           0.531907                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                       57933                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        63211.317990                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   47441.115613                       # average overall mshr miss latency
system.l2.demand_hits                           46332                       # number of demand (read+write) hits
system.l2.demand_miss_latency               733314500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.200249                       # miss rate for demand accesses
system.l2.demand_misses                         11601                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                          0                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          550269500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.200214                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    11599                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.858668                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.017004                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                  14068.423834                       # Average occupied blocks per context
system.l2.occ_blocks::1                    278.599811                       # Average occupied blocks per context
system.l2.overall_accesses                      57933                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       63211.317990                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  58935.328137                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          46332                       # number of overall hits
system.l2.overall_miss_latency              733314500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.200249                       # miss rate for overall accesses
system.l2.overall_misses                        11601                       # number of overall misses
system.l2.overall_mshr_hits                         0                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        5126489518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.501476                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   86985                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.119585                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          9015                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher          215                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        75608                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            75387                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit            1                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                          70854                       # number of replacements
system.l2.sampled_refs                          86893                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      14347.023645                       # Cycle average of tags in use
system.l2.total_refs                            46219                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             1878                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3032396                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3023144                       # DTB hits
system.switch_cpus.dtb.data_misses               9252                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1557076                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1547977                       # DTB read hits
system.switch_cpus.dtb.read_misses               9099                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1475320                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1475167                       # DTB write hits
system.switch_cpus.dtb.write_misses               153                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10009255                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10009254                       # ITB hits
system.switch_cpus.itb.fetch_misses                 1                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 27543031                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3032396                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits        1712576                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups      1719068                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        78069                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted      1985177                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups        1996557                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches      1540870                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events        64957                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      6932076                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.464956                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.786287                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2409105     34.75%     34.75% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1      2885347     41.62%     76.38% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2        87175      1.26%     77.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        57769      0.83%     78.47% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       742636     10.71%     89.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       680216      9.81%     98.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6         3197      0.05%     99.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7         1674      0.02%     99.06% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8        64957      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      6932076                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10155184                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1572087                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3069319                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        78065                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10155184                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2197796                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.733222                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.733222                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles        84782                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           19                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        11205                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     13275630                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3841456                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      3002442                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       341461                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            9                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles         3395                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3597136                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3577960                       # DTB hits
system.switch_cpus_1.dtb.data_misses            19176                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        1860004                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            1841727                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            18277                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1737132                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1736233                       # DTB write hits
system.switch_cpus_1.dtb.write_misses             899                       # DTB write misses
system.switch_cpus_1.fetch.Branches           1996557                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1921186                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             4949407                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        29417                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             13404395                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles         94893                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.272299                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1921186                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      1712576                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.828149                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      7273537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.842899                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.773702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4245316     58.37%     58.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1         908231     12.49%     70.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          76332      1.05%     71.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          28436      0.39%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         364586      5.01%     77.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5         624871      8.59%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          23569      0.32%     86.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         483489      6.65%     92.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8         518707      7.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      7273537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                 58687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches        1755465                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              403501                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.589844                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3597136                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1737132                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         9291733                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11592211                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.743768                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         6910897                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.580995                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11615500                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        81036                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles          2289                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      1940278                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       145945                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1817854                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12680649                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      1860004                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       144792                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     11657089                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents           35                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       341461                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           88                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        85024                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses         4499                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         6729                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       368189                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       320620                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         6729                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         9284                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        71752                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.363843                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.363843                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      8159983     69.14%     69.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult            0      0.00%     69.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     69.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd            0      0.00%     69.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     69.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     69.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult            0      0.00%     69.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     69.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     69.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      1875099     15.89%     85.03% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1766800     14.97%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     11801882                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt        10144                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.000860                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        10143     99.99%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.99% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead            1      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      7273537                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.622578                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.290651                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      1302408     17.91%     17.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      2531591     34.81%     52.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      2305933     31.70%     84.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3        82487      1.13%     85.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       882726     12.14%     97.68% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       137534      1.89%     99.58% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6        24054      0.33%     99.91% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7         6366      0.09%     99.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8          438      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      7273537                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.609591                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12277148                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        11801882                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2150481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued         2561                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       874981                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1921187                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1921186                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               1                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       720329                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       666071                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      1940278                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1817854                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                7332224                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles        60423                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      6961898                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents          222                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3882505                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents        22356                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents         3104                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     18498568                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     13147345                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      8901245                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      2964134                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       341461                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles        25013                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1939338                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts        47959                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                  1475                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
