#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_005CA750 .scope module, "teste" "teste" 2 10;
 .timescale 0 0;
L_005B8990 .functor OR 1, v005F1C50_0, L_005F1DB0, C4<0>, C4<0>;
L_005B8AA8 .functor NOT 1, L_005B8990, C4<0>, C4<0>, C4<0>;
L_005B8A70 .functor NOT 1, L_005F1FF0, C4<0>, C4<0>, C4<0>;
L_005B8B88 .functor NOT 1, L_005F2150, C4<0>, C4<0>, C4<0>;
L_005B8BF8 .functor NOT 1, L_005F22B0, C4<0>, C4<0>, C4<0>;
L_005B8B50 .functor NOT 1, L_005F2410, C4<0>, C4<0>, C4<0>;
L_005B8C68 .functor NOT 1, L_005F2570, C4<0>, C4<0>, C4<0>;
v005F1990_0 .net *"_s16", 0 0, L_005F1FF0; 1 drivers
v005F19E8_0 .net *"_s2", 0 0, L_005F1DB0; 1 drivers
v005F1A40_0 .net *"_s26", 0 0, L_005F2150; 1 drivers
v005F1A98_0 .net *"_s36", 0 0, L_005F22B0; 1 drivers
v005F1AF0_0 .net *"_s46", 0 0, L_005F2410; 1 drivers
v005F1B48_0 .net *"_s56", 0 0, L_005F2570; 1 drivers
v005F1BA0_0 .net "clock", 0 0, v005F1938_0; 1 drivers
v005F1BF8_0 .var "clr", 0 0;
v005F1C50_0 .var "data", 0 0;
v005F1CA8_0 .net "jk", 0 0, L_005B8990; 1 drivers
RS_005CC2E4/0/0 .resolv tri, L_005F1E08, L_005F1EB8, L_005F2048, L_005F21A8;
RS_005CC2E4/0/4 .resolv tri, L_005F2308, L_005F2468, C4<zzzzzz>, C4<zzzzzz>;
RS_005CC2E4 .resolv tri, RS_005CC2E4/0/0, RS_005CC2E4/0/4, C4<zzzzzz>, C4<zzzzzz>;
v005F1D00_0 .net8 "s", 5 0, RS_005CC2E4; 6 drivers
RS_005CC2FC/0/0 .resolv tri, L_005F1E60, L_005F1F10, L_005F20A0, L_005F2200;
RS_005CC2FC/0/4 .resolv tri, L_005F2360, L_005F24C0, C4<zzzzzz>, C4<zzzzzz>;
RS_005CC2FC .resolv tri, RS_005CC2FC/0/0, RS_005CC2FC/0/4, C4<zzzzzz>, C4<zzzzzz>;
v005F1D58_0 .net8 "snot", 5 0, RS_005CC2FC; 6 drivers
L_005F1DB0 .part RS_005CC2E4, 5, 1;
L_005F1E08 .part/pv v005F1888_0, 0, 1, 6;
L_005F1E60 .part/pv v005F18E0_0, 0, 1, 6;
L_005F1EB8 .part/pv v005F1678_0, 1, 1, 6;
L_005F1F10 .part/pv v005F16D0_0, 1, 1, 6;
L_005F1F68 .part RS_005CC2E4, 0, 1;
L_005F1FF0 .part RS_005CC2E4, 0, 1;
L_005F2048 .part/pv v005F1468_0, 2, 1, 6;
L_005F20A0 .part/pv v005F14C0_0, 2, 1, 6;
L_005F20F8 .part RS_005CC2E4, 1, 1;
L_005F2150 .part RS_005CC2E4, 1, 1;
L_005F21A8 .part/pv v005F1258_0, 3, 1, 6;
L_005F2200 .part/pv v005F12B0_0, 3, 1, 6;
L_005F2258 .part RS_005CC2E4, 2, 1;
L_005F22B0 .part RS_005CC2E4, 2, 1;
L_005F2308 .part/pv v005F1048_0, 4, 1, 6;
L_005F2360 .part/pv v005F10A0_0, 4, 1, 6;
L_005F23B8 .part RS_005CC2E4, 3, 1;
L_005F2410 .part RS_005CC2E4, 3, 1;
L_005F2468 .part/pv v003E39D0_0, 5, 1, 6;
L_005F24C0 .part/pv v003E3A28_0, 5, 1, 6;
L_005F2518 .part RS_005CC2E4, 4, 1;
L_005F2570 .part RS_005CC2E4, 4, 1;
S_005CB0E0 .scope module, "clk" "clock" 2 12, 3 1, S_005CA750;
 .timescale 0 0;
v005F1938_0 .var "clk", 0 0;
S_005CB1F0 .scope module, "j1" "jkff" 2 20, 4 1, S_005CA750;
 .timescale 0 0;
v005F1728_0 .alias "clk", 0 0, v005F1BA0_0;
v005F1780_0 .net "clr", 0 0, v005F1BF8_0; 1 drivers
v005F17D8_0 .alias "j", 0 0, v005F1CA8_0;
v005F1830_0 .net "k", 0 0, L_005B8AA8; 1 drivers
v005F1888_0 .var "q", 0 0;
v005F18E0_0 .var "qnot", 0 0;
S_005CB278 .scope module, "j2" "jkff" 2 21, 4 1, S_005CA750;
 .timescale 0 0;
v005F1518_0 .alias "clk", 0 0, v005F1BA0_0;
v005F1570_0 .alias "clr", 0 0, v005F1780_0;
v005F15C8_0 .net "j", 0 0, L_005F1F68; 1 drivers
v005F1620_0 .net "k", 0 0, L_005B8A70; 1 drivers
v005F1678_0 .var "q", 0 0;
v005F16D0_0 .var "qnot", 0 0;
S_005CA6C8 .scope module, "j3" "jkff" 2 22, 4 1, S_005CA750;
 .timescale 0 0;
v005F1308_0 .alias "clk", 0 0, v005F1BA0_0;
v005F1360_0 .alias "clr", 0 0, v005F1780_0;
v005F13B8_0 .net "j", 0 0, L_005F20F8; 1 drivers
v005F1410_0 .net "k", 0 0, L_005B8B88; 1 drivers
v005F1468_0 .var "q", 0 0;
v005F14C0_0 .var "qnot", 0 0;
S_005CB300 .scope module, "j4" "jkff" 2 23, 4 1, S_005CA750;
 .timescale 0 0;
v005F10F8_0 .alias "clk", 0 0, v005F1BA0_0;
v005F1150_0 .alias "clr", 0 0, v005F1780_0;
v005F11A8_0 .net "j", 0 0, L_005F2258; 1 drivers
v005F1200_0 .net "k", 0 0, L_005B8BF8; 1 drivers
v005F1258_0 .var "q", 0 0;
v005F12B0_0 .var "qnot", 0 0;
S_005CB388 .scope module, "j5" "jkff" 2 24, 4 1, S_005CA750;
 .timescale 0 0;
v003E3A80_0 .alias "clk", 0 0, v005F1BA0_0;
v003E2FE8_0 .alias "clr", 0 0, v005F1780_0;
v003E3040_0 .net "j", 0 0, L_005F23B8; 1 drivers
v005F0FF0_0 .net "k", 0 0, L_005B8B50; 1 drivers
v005F1048_0 .var "q", 0 0;
v005F10A0_0 .var "qnot", 0 0;
S_005CB498 .scope module, "j6" "jkff" 2 25, 4 1, S_005CA750;
 .timescale 0 0;
v003EA1A8_0 .alias "clk", 0 0, v005F1BA0_0;
v003EB488_0 .alias "clr", 0 0, v005F1780_0;
v003EC6F8_0 .net "j", 0 0, L_005F2518; 1 drivers
v003ED168_0 .net "k", 0 0, L_005B8C68; 1 drivers
v003E39D0_0 .var "q", 0 0;
v003E3A28_0 .var "qnot", 0 0;
E_005CB948 .event posedge, v003EA1A8_0;
    .scope S_005CB0E0;
T_0 ;
    %set/v v005F1938_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005CB0E0;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005F1938_0, 1;
    %inv 8, 1;
    %set/v v005F1938_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_005CB1F0;
T_2 ;
    %wait E_005CB948;
    %load/v 8, v005F1780_0, 1;
    %load/v 9, v005F17D8_0, 1;
    %inv 9, 1;
    %load/v 10, v005F1830_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1888_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F18E0_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v005F17D8_0, 1;
    %load/v 9, v005F1830_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1888_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F18E0_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v005F17D8_0, 1;
    %load/v 9, v005F1830_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v005F1888_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1888_0, 0, 8;
    %load/v 8, v005F18E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F18E0_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_005CB278;
T_3 ;
    %wait E_005CB948;
    %load/v 8, v005F1570_0, 1;
    %load/v 9, v005F15C8_0, 1;
    %inv 9, 1;
    %load/v 10, v005F1620_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1678_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F16D0_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v005F15C8_0, 1;
    %load/v 9, v005F1620_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1678_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F16D0_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v005F15C8_0, 1;
    %load/v 9, v005F1620_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v005F1678_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1678_0, 0, 8;
    %load/v 8, v005F16D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F16D0_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_005CA6C8;
T_4 ;
    %wait E_005CB948;
    %load/v 8, v005F1360_0, 1;
    %load/v 9, v005F13B8_0, 1;
    %inv 9, 1;
    %load/v 10, v005F1410_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1468_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F14C0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v005F13B8_0, 1;
    %load/v 9, v005F1410_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1468_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F14C0_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v005F13B8_0, 1;
    %load/v 9, v005F1410_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v005F1468_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1468_0, 0, 8;
    %load/v 8, v005F14C0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F14C0_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_005CB300;
T_5 ;
    %wait E_005CB948;
    %load/v 8, v005F1150_0, 1;
    %load/v 9, v005F11A8_0, 1;
    %inv 9, 1;
    %load/v 10, v005F1200_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1258_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F12B0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v005F11A8_0, 1;
    %load/v 9, v005F1200_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1258_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F12B0_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v005F11A8_0, 1;
    %load/v 9, v005F1200_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v005F1258_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1258_0, 0, 8;
    %load/v 8, v005F12B0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F12B0_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_005CB388;
T_6 ;
    %wait E_005CB948;
    %load/v 8, v003E2FE8_0, 1;
    %load/v 9, v003E3040_0, 1;
    %inv 9, 1;
    %load/v 10, v005F0FF0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1048_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v005F10A0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v003E3040_0, 1;
    %load/v 9, v005F0FF0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1048_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F10A0_0, 0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/v 8, v003E3040_0, 1;
    %load/v 9, v005F0FF0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_6.4, 8;
    %load/v 8, v005F1048_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F1048_0, 0, 8;
    %load/v 8, v005F10A0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v005F10A0_0, 0, 8;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_005CB498;
T_7 ;
    %wait E_005CB948;
    %load/v 8, v003EB488_0, 1;
    %load/v 9, v003EC6F8_0, 1;
    %inv 9, 1;
    %load/v 10, v003ED168_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003E39D0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v003E3A28_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v003EC6F8_0, 1;
    %load/v 9, v003ED168_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v003E39D0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003E3A28_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v003EC6F8_0, 1;
    %load/v 9, v003ED168_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v003E39D0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003E39D0_0, 0, 8;
    %load/v 8, v003E3A28_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v003E3A28_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_005CA750;
T_8 ;
    %set/v v005F1BF8_0, 1, 1;
    %delay 13, 0;
    %set/v v005F1BF8_0, 0, 1;
    %set/v v005F1C50_0, 1, 1;
    %delay 24, 0;
    %set/v v005F1C50_0, 0, 1;
    %vpi_call 2 36 "$monitor", "%b, %b, %b, %b, %b, %b", &PV<v005F1D00_0, 0, 1>, &PV<v005F1D00_0, 1, 1>, &PV<v005F1D00_0, 2, 1>, &PV<v005F1D00_0, 3, 1>, &PV<v005F1D00_0, 4, 1>, &PV<v005F1D00_0, 5, 1>;
    %delay 896, 0;
    %vpi_call 2 37 "$finish";
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "Exercicio06.v";
    "./Clock.v";
    "./FlipFlopJK.v";
