--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml connect4_top.twx connect4_top.ncd -o connect4_top.twr
connect4_top.pcf -ucf Connect4.ucf

Design file:              connect4_top.ncd
Physical constraint file: connect4_top.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1066 paths analyzed, 66 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.350ns.
--------------------------------------------------------------------------------

Paths for end point BPD/count_4 (SLICE_X19Y40.B4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_25 (FF)
  Destination:          BPD/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.291ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_25 to BPD/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.488   WD/game_status_FSM_FFd1-In32389
                                                       BPD/count_25
    SLICE_X19Y44.D1      net (fanout=2)        0.921   BPD/count<25>
    SLICE_X19Y44.D       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X20Y42.B3      net (fanout=3)        0.963   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X20Y42.B       Tilo                  0.203   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X19Y40.B4      net (fanout=14)       1.135   BPD/Mcount_count_val
    SLICE_X19Y40.CLK     Tas                   0.322   BPD/count<6>
                                                       BPD/count_4_rstpot
                                                       BPD/count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.291ns (1.272ns logic, 3.019ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_22 (FF)
  Destination:          BPD/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.087ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_22 to BPD/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.CMUX    Tshcko                0.488   WD/game_status_FSM_FFd2-In3562
                                                       BPD/count_22
    SLICE_X19Y44.D3      net (fanout=2)        0.717   BPD/count<22>
    SLICE_X19Y44.D       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X20Y42.B3      net (fanout=3)        0.963   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X20Y42.B       Tilo                  0.203   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X19Y40.B4      net (fanout=14)       1.135   BPD/Mcount_count_val
    SLICE_X19Y40.CLK     Tas                   0.322   BPD/count<6>
                                                       BPD/count_4_rstpot
                                                       BPD/count_4
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (1.272ns logic, 2.815ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_21 (FF)
  Destination:          BPD/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.980ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_21 to BPD/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.AMUX    Tshcko                0.488   WD/game_status_FSM_FFd2-In3562
                                                       BPD/count_21
    SLICE_X19Y44.D5      net (fanout=2)        0.610   BPD/count<21>
    SLICE_X19Y44.D       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X20Y42.B3      net (fanout=3)        0.963   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X20Y42.B       Tilo                  0.203   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X19Y40.B4      net (fanout=14)       1.135   BPD/Mcount_count_val
    SLICE_X19Y40.CLK     Tas                   0.322   BPD/count<6>
                                                       BPD/count_4_rstpot
                                                       BPD/count_4
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (1.272ns logic, 2.708ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_3 (SLICE_X19Y40.A4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_25 (FF)
  Destination:          BPD/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.237ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_25 to BPD/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.488   WD/game_status_FSM_FFd1-In32389
                                                       BPD/count_25
    SLICE_X19Y44.D1      net (fanout=2)        0.921   BPD/count<25>
    SLICE_X19Y44.D       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X20Y42.B3      net (fanout=3)        0.963   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X20Y42.B       Tilo                  0.203   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X19Y40.A4      net (fanout=14)       1.081   BPD/Mcount_count_val
    SLICE_X19Y40.CLK     Tas                   0.322   BPD/count<6>
                                                       BPD/count_3_rstpot
                                                       BPD/count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.237ns (1.272ns logic, 2.965ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_22 (FF)
  Destination:          BPD/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_22 to BPD/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.CMUX    Tshcko                0.488   WD/game_status_FSM_FFd2-In3562
                                                       BPD/count_22
    SLICE_X19Y44.D3      net (fanout=2)        0.717   BPD/count<22>
    SLICE_X19Y44.D       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X20Y42.B3      net (fanout=3)        0.963   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X20Y42.B       Tilo                  0.203   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X19Y40.A4      net (fanout=14)       1.081   BPD/Mcount_count_val
    SLICE_X19Y40.CLK     Tas                   0.322   BPD/count<6>
                                                       BPD/count_3_rstpot
                                                       BPD/count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (1.272ns logic, 2.761ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_21 (FF)
  Destination:          BPD/count_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.926ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_21 to BPD/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.AMUX    Tshcko                0.488   WD/game_status_FSM_FFd2-In3562
                                                       BPD/count_21
    SLICE_X19Y44.D5      net (fanout=2)        0.610   BPD/count<21>
    SLICE_X19Y44.D       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X20Y42.B3      net (fanout=3)        0.963   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X20Y42.B       Tilo                  0.203   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X19Y40.A4      net (fanout=14)       1.081   BPD/Mcount_count_val
    SLICE_X19Y40.CLK     Tas                   0.322   BPD/count<6>
                                                       BPD/count_3_rstpot
                                                       BPD/count_3
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (1.272ns logic, 2.654ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point BPD/count_6 (SLICE_X19Y40.D5), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_25 (FF)
  Destination:          BPD/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.173ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.232 - 0.256)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_25 to BPD/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y46.DMUX    Tshcko                0.488   WD/game_status_FSM_FFd1-In32389
                                                       BPD/count_25
    SLICE_X19Y44.D1      net (fanout=2)        0.921   BPD/count<25>
    SLICE_X19Y44.D       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X20Y42.B3      net (fanout=3)        0.963   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X20Y42.B       Tilo                  0.203   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X19Y40.D5      net (fanout=14)       1.017   BPD/Mcount_count_val
    SLICE_X19Y40.CLK     Tas                   0.322   BPD/count<6>
                                                       BPD/count_6_rstpot
                                                       BPD/count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.173ns (1.272ns logic, 2.901ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_22 (FF)
  Destination:          BPD/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_22 to BPD/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.CMUX    Tshcko                0.488   WD/game_status_FSM_FFd2-In3562
                                                       BPD/count_22
    SLICE_X19Y44.D3      net (fanout=2)        0.717   BPD/count<22>
    SLICE_X19Y44.D       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X20Y42.B3      net (fanout=3)        0.963   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X20Y42.B       Tilo                  0.203   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X19Y40.D5      net (fanout=14)       1.017   BPD/Mcount_count_val
    SLICE_X19Y40.CLK     Tas                   0.322   BPD/count<6>
                                                       BPD/count_6_rstpot
                                                       BPD/count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.969ns (1.272ns logic, 2.697ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               BPD/count_21 (FF)
  Destination:          BPD/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.862ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.232 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: BPD/count_21 to BPD/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.AMUX    Tshcko                0.488   WD/game_status_FSM_FFd2-In3562
                                                       BPD/count_21
    SLICE_X19Y44.D5      net (fanout=2)        0.610   BPD/count<21>
    SLICE_X19Y44.D       Tilo                  0.259   BPD/GND_2_o_GND_2_o_equal_4_o<25>
                                                       BPD/GND_2_o_GND_2_o_equal_4_o<25>1
    SLICE_X20Y42.B3      net (fanout=3)        0.963   BPD/GND_2_o_GND_2_o_equal_4_o<25>
    SLICE_X20Y42.B       Tilo                  0.203   BPD/count<2>
                                                       BPD/Mcount_count_val261
    SLICE_X19Y40.D5      net (fanout=14)       1.017   BPD/Mcount_count_val
    SLICE_X19Y40.CLK     Tas                   0.322   BPD/count<6>
                                                       BPD/count_6_rstpot
                                                       BPD/count_6
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.272ns logic, 2.590ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point WD/game_status_FSM_FFd1 (SLICE_X19Y26.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WD/game_status_FSM_FFd2 (FF)
  Destination:          WD/game_status_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WD/game_status_FSM_FFd2 to WD/game_status_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.CQ      Tcko                  0.198   fsm/current_state_FSM_FFd1
                                                       WD/game_status_FSM_FFd2
    SLICE_X19Y26.C5      net (fanout=2)        0.057   WD/game_status_FSM_FFd2
    SLICE_X19Y26.CLK     Tah         (-Th)    -0.155   fsm/current_state_FSM_FFd1
                                                       WD/game_status_FSM_FFd1-In32636
                                                       WD/game_status_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point BPD/clk_out (SLICE_X14Y45.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               BPD/clk_out (FF)
  Destination:          BPD/clk_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: BPD/clk_out to BPD/clk_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y45.AQ      Tcko                  0.200   BPD/clk_out
                                                       BPD/clk_out
    SLICE_X14Y45.A6      net (fanout=5)        0.027   BPD/clk_out
    SLICE_X14Y45.CLK     Tah         (-Th)    -0.190   BPD/clk_out
                                                       BPD/clk_out_INV_2_o1_INV_0
                                                       BPD/clk_out
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Paths for end point WD/game_status_FSM_FFd2 (SLICE_X19Y26.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               WD/game_status_FSM_FFd2 (FF)
  Destination:          WD/game_status_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: WD/game_status_FSM_FFd2 to WD/game_status_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.CQ      Tcko                  0.198   fsm/current_state_FSM_FFd1
                                                       WD/game_status_FSM_FFd2
    SLICE_X19Y26.C5      net (fanout=2)        0.057   WD/game_status_FSM_FFd2
    SLICE_X19Y26.CLK     Tah         (-Th)    -0.215   fsm/current_state_FSM_FFd1
                                                       WD/game_status_FSM_FFd2-In45600
                                                       WD/game_status_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.413ns logic, 0.057ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: BPD/clk_out/CLK
  Logical resource: BPD/clk_out/CK
  Location pin: SLICE_X14Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.595ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: WD/game_status_FSM_FFd1-In32389/CLK
  Logical resource: BPD/count_25/CK
  Location pin: SLICE_X12Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.350|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1066 paths, 0 nets, and 148 connections

Design statistics:
   Minimum period:   4.350ns{1}   (Maximum frequency: 229.885MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 19 16:58:24 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4590 MB



