// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Wed Jul 14 14:52:42 2021
// Host        : DESKTOP-ILOVGO9 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ pcie3_ultrascale_0_sim_netlist.v
// Design      : pcie3_ultrascale_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xcvu095-ffvb2104-2-e
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe3_channel
   (cplllock_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    pcierategen3_out,
    pciesynctxsyncdone_out,
    phystatus_out,
    rxelecidle_out,
    rxresetdone_out,
    rxvalid_out,
    txphaligndone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txresetdone_out,
    rxdata_out,
    rxctrl0_out,
    rxstatus_out,
    GTHE3_CHANNEL_TXSYNCOUT,
    txoutclk_out,
    bufgtce_out,
    bufgtcemask_out,
    bufgtreset_out,
    bufgtrstmask_out,
    bufgtdiv_out,
    cpllpd_in,
    dmonitorclk_in,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    gtrxreset_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    rx8b10ben_in,
    rxcdrhold_in,
    rxlpmen_in,
    rxpolarity_in,
    rxprogdivreset_in,
    rxuserrdy_in,
    rxusrclk_in,
    txdeemph_in,
    txdetectrx_in,
    txelecidle_in,
    txphdlypd_in,
    txswing_in,
    txsyncallin_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    rxpd_in,
    rxrate_in,
    txmargin_in,
    txoutclksel_in,
    txpostcursor_in,
    txprecursor_in,
    txmaincursor_in,
    txctrl2_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output [3:0]cplllock_out;
  output [3:0]gthtxn_out;
  output [3:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]pcierategen3_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]phystatus_out;
  output [3:0]rxelecidle_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxvalid_out;
  output [3:0]txphaligndone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]txresetdone_out;
  output [63:0]rxdata_out;
  output [23:0]rxctrl0_out;
  output [11:0]rxstatus_out;
  output [0:0]GTHE3_CHANNEL_TXSYNCOUT;
  output [0:0]txoutclk_out;
  output [0:0]bufgtce_out;
  output [0:0]bufgtcemask_out;
  output [0:0]bufgtreset_out;
  output [0:0]bufgtrstmask_out;
  output [8:0]bufgtdiv_out;
  input [0:0]cpllpd_in;
  input [0:0]dmonitorclk_in;
  input [3:0]gthrxn_in;
  input [3:0]gthrxp_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrxreset_in;
  input [0:0]pcierstidle_in;
  input [0:0]pciersttxsyncstart_in;
  input [3:0]rx8b10ben_in;
  input [0:0]rxcdrhold_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxpolarity_in;
  input [0:0]rxprogdivreset_in;
  input [0:0]rxuserrdy_in;
  input [0:0]rxusrclk_in;
  input [0:0]txdeemph_in;
  input [0:0]txdetectrx_in;
  input [3:0]txelecidle_in;
  input [2:0]txphdlypd_in;
  input [0:0]txswing_in;
  input [0:0]txsyncallin_in;
  input [63:0]txdata_in;
  input [15:0]txctrl0_in;
  input [3:0]txctrl1_in;
  input [1:0]rxpd_in;
  input [1:0]rxrate_in;
  input [2:0]txmargin_in;
  input [2:0]txoutclksel_in;
  input [19:0]txpostcursor_in;
  input [19:0]txprecursor_in;
  input [27:0]txmaincursor_in;
  input [7:0]txctrl2_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire [0:0]GTHE3_CHANNEL_TXSYNCOUT;
  wire [0:0]bufgtce_out;
  wire [0:0]bufgtcemask_out;
  wire [8:0]bufgtdiv_out;
  wire [0:0]bufgtreset_out;
  wire [0:0]bufgtrstmask_out;
  wire [3:0]cplllock_out;
  wire [0:0]cpllpd_in;
  wire [0:0]dmonitorclk_in;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_0 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_10 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_100 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_101 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_102 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_103 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_104 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_105 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_106 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_107 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_108 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_109 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_110 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_111 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_112 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_113 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_114 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_115 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_116 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_117 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_118 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_119 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_12 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_120 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_121 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_122 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_123 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_124 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_125 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_126 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_127 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_128 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_129 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_13 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_130 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_131 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_132 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_133 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_134 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_135 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_136 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_137 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_138 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_139 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_14 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_140 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_141 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_142 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_143 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_144 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_145 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_146 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_147 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_148 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_149 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_150 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_151 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_152 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_153 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_154 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_155 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_156 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_157 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_158 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_159 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_16 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_160 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_161 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_162 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_163 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_164 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_165 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_166 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_167 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_168 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_169 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_17 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_170 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_171 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_172 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_173 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_174 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_175 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_176 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_177 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_178 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_179 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_18 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_180 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_181 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_182 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_183 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_184 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_185 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_186 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_187 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_188 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_189 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_19 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_190 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_191 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_192 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_193 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_2 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_20 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_21 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_210 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_211 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_212 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_213 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_214 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_215 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_216 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_217 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_218 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_219 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_22 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_220 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_221 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_222 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_223 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_224 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_225 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_226 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_227 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_228 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_229 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_23 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_230 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_231 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_232 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_233 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_234 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_235 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_24 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_242 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_243 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_244 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_245 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_246 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_247 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_248 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_249 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_25 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_250 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_251 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_252 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_253 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_254 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_255 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_256 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_257 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_258 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_259 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_26 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_260 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_261 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_262 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_263 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_264 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_265 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_266 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_267 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_268 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_269 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_27 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_270 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_271 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_272 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_273 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_274 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_275 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_276 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_277 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_278 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_279 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_28 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_280 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_281 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_282 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_283 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_284 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_285 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_286 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_287 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_288 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_289 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_290 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_291 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_292 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_293 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_294 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_295 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_296 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_297 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_298 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_299 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_3 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_30 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_300 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_301 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_302 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_303 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_307 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_308 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_309 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_31 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_310 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_311 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_312 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_313 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_314 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_315 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_316 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_317 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_318 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_319 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_32 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_320 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_321 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_322 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_323 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_324 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_325 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_326 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_327 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_328 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_329 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_33 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_330 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_331 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_332 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_333 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_334 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_335 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_336 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_337 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_338 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_339 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_34 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_340 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_341 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_342 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_343 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_344 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_345 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_346 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_347 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_348 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_349 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_35 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_350 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_351 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_352 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_353 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_354 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_355 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_356 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_357 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_358 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_359 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_36 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_360 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_361 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_362 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_363 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_364 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_365 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_37 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_38 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_39 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_4 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_40 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_41 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_42 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_43 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_44 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_45 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_46 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_48 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_49 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_50 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_51 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_52 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_53 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_55 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_56 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_57 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_58 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_59 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_61 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_64 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_65 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_66 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_68 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_69 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_70 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_71 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_72 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_73 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_74 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_75 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_76 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_77 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_78 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_79 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_8 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_80 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_81 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_82 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_83 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_84 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_85 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_86 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_87 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_88 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_89 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_90 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_91 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_92 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_93 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_94 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_95 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_96 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_97 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_98 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_99 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_0 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_10 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_100 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_101 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_102 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_103 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_104 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_105 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_106 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_107 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_108 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_109 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_110 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_111 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_112 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_113 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_114 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_115 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_116 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_117 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_118 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_119 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_12 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_120 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_121 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_122 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_123 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_124 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_125 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_126 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_127 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_128 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_129 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_13 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_130 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_131 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_132 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_133 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_134 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_135 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_136 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_137 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_138 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_139 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_14 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_140 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_141 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_142 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_143 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_144 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_145 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_146 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_147 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_148 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_149 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_150 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_151 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_152 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_153 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_154 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_155 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_156 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_157 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_158 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_159 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_16 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_160 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_161 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_162 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_163 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_164 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_165 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_166 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_167 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_168 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_169 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_17 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_170 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_171 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_172 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_173 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_174 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_175 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_176 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_177 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_178 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_179 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_18 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_180 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_181 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_182 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_183 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_184 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_185 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_186 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_187 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_188 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_189 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_19 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_190 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_191 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_192 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_193 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_2 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_20 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_21 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_210 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_211 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_212 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_213 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_214 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_215 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_216 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_217 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_218 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_219 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_22 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_220 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_221 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_222 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_223 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_224 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_225 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_226 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_227 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_228 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_229 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_23 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_230 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_231 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_232 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_233 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_234 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_235 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_24 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_242 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_243 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_244 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_245 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_246 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_247 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_248 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_249 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_25 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_250 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_251 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_252 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_253 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_254 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_255 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_256 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_257 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_258 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_259 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_26 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_260 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_261 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_262 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_263 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_264 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_265 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_266 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_267 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_268 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_269 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_27 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_270 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_271 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_272 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_273 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_274 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_275 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_276 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_277 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_278 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_279 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_28 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_280 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_281 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_282 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_283 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_284 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_285 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_286 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_287 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_288 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_289 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_290 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_291 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_292 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_293 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_294 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_295 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_296 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_297 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_298 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_299 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_3 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_30 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_300 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_301 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_302 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_303 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_307 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_308 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_309 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_31 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_310 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_311 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_312 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_313 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_314 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_315 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_316 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_317 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_318 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_319 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_32 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_320 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_321 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_322 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_323 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_324 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_325 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_326 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_327 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_328 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_329 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_33 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_330 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_331 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_332 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_333 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_334 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_335 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_336 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_337 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_338 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_339 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_34 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_340 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_341 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_342 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_343 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_344 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_345 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_346 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_347 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_348 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_349 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_35 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_350 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_351 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_352 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_353 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_354 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_355 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_356 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_357 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_358 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_359 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_36 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_360 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_361 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_362 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_363 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_364 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_365 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_37 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_38 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_39 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_4 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_40 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_41 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_42 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_43 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_44 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_45 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_46 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_48 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_49 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_50 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_51 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_52 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_53 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_55 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_56 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_57 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_58 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_59 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_61 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_64 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_65 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_66 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_68 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_69 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_70 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_71 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_72 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_73 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_74 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_75 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_76 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_77 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_78 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_79 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_8 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_80 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_81 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_82 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_83 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_84 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_85 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_86 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_87 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_88 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_89 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_90 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_91 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_92 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_93 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_94 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_95 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_96 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_97 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_98 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_99 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_0 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_10 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_100 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_101 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_102 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_103 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_104 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_105 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_106 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_107 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_108 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_109 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_110 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_111 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_112 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_113 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_114 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_115 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_116 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_117 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_118 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_119 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_12 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_120 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_121 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_122 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_123 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_124 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_125 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_126 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_127 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_128 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_129 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_13 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_130 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_131 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_132 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_133 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_134 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_135 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_136 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_137 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_138 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_139 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_14 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_140 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_141 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_142 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_143 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_144 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_145 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_146 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_147 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_148 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_149 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_150 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_151 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_152 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_153 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_154 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_155 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_156 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_157 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_158 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_159 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_16 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_160 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_161 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_162 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_163 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_164 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_165 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_166 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_167 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_168 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_169 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_17 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_170 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_171 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_172 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_173 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_174 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_175 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_176 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_177 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_178 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_179 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_18 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_180 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_181 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_182 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_183 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_184 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_185 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_186 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_187 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_188 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_189 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_19 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_190 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_191 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_192 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_193 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_2 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_20 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_21 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_210 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_211 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_212 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_213 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_214 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_215 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_216 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_217 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_218 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_219 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_22 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_220 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_221 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_222 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_223 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_224 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_225 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_226 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_227 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_228 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_229 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_23 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_230 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_231 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_232 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_233 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_234 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_235 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_24 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_242 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_243 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_244 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_245 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_246 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_247 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_248 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_249 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_25 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_250 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_251 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_252 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_253 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_254 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_255 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_256 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_257 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_258 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_259 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_26 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_260 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_261 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_262 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_263 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_264 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_265 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_266 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_267 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_268 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_269 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_27 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_270 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_271 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_272 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_273 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_274 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_275 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_276 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_277 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_278 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_279 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_28 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_280 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_281 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_282 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_283 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_284 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_285 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_286 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_287 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_288 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_289 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_290 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_291 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_292 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_293 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_294 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_295 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_296 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_297 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_298 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_299 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_3 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_30 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_300 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_301 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_302 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_303 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_307 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_308 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_309 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_31 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_310 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_311 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_312 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_313 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_314 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_315 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_316 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_317 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_318 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_319 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_32 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_320 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_321 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_322 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_323 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_324 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_325 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_326 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_327 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_328 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_329 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_33 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_330 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_331 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_332 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_333 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_334 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_335 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_336 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_337 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_338 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_339 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_34 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_340 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_341 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_342 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_343 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_344 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_345 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_346 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_347 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_348 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_349 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_35 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_350 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_351 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_352 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_353 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_354 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_355 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_356 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_357 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_358 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_359 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_36 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_360 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_361 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_362 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_363 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_364 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_365 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_37 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_38 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_39 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_4 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_40 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_41 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_42 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_43 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_44 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_45 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_46 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_48 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_49 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_50 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_51 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_52 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_53 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_55 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_56 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_57 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_58 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_59 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_61 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_64 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_65 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_66 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_68 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_69 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_70 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_71 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_72 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_73 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_74 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_75 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_76 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_77 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_78 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_79 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_8 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_80 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_81 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_82 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_83 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_84 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_85 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_86 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_87 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_88 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_89 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_90 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_91 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_92 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_93 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_94 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_95 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_96 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_97 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_98 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_99 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_0 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_10 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_100 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_101 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_102 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_103 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_104 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_105 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_106 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_107 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_108 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_109 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_110 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_111 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_112 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_113 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_114 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_115 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_116 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_117 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_118 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_119 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_12 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_120 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_121 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_122 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_123 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_124 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_125 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_126 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_127 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_128 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_129 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_13 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_130 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_131 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_132 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_133 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_134 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_135 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_136 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_137 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_138 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_139 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_14 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_140 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_141 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_142 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_143 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_144 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_145 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_146 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_147 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_148 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_149 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_150 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_151 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_152 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_153 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_154 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_155 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_156 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_157 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_158 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_159 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_16 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_160 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_161 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_162 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_163 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_164 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_165 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_166 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_167 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_168 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_169 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_17 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_170 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_171 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_172 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_173 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_174 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_175 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_176 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_177 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_178 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_179 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_18 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_180 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_181 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_182 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_183 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_184 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_185 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_186 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_187 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_188 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_189 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_19 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_190 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_191 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_192 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_193 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_2 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_20 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_21 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_210 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_211 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_212 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_213 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_214 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_215 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_216 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_217 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_218 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_219 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_22 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_220 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_221 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_222 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_223 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_224 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_225 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_226 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_227 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_228 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_229 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_23 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_230 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_231 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_232 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_233 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_234 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_235 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_24 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_242 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_243 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_244 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_245 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_246 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_247 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_248 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_249 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_25 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_250 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_251 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_252 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_253 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_254 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_255 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_256 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_257 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_258 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_259 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_26 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_260 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_261 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_262 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_263 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_264 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_265 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_266 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_267 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_268 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_269 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_27 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_270 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_271 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_272 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_273 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_274 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_275 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_276 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_277 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_278 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_279 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_28 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_280 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_281 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_282 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_283 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_284 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_285 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_286 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_287 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_288 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_289 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_290 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_292 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_293 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_295 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_296 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_298 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_299 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_3 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_30 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_301 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_302 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_303 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_307 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_308 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_309 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_31 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_310 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_311 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_312 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_313 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_314 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_315 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_316 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_317 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_318 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_319 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_32 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_320 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_321 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_322 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_323 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_324 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_325 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_326 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_327 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_328 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_329 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_33 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_330 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_331 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_332 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_333 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_334 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_335 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_336 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_337 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_338 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_339 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_34 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_340 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_341 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_342 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_343 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_344 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_345 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_346 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_347 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_348 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_349 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_35 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_350 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_351 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_352 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_353 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_354 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_355 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_356 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_36 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_37 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_38 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_39 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_4 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_40 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_41 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_42 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_43 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_44 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_45 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_46 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_48 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_49 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_50 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_51 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_52 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_53 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_55 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_56 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_58 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_59 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_61 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_64 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_65 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_66 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_68 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_70 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_71 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_72 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_73 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_74 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_75 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_76 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_77 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_78 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_79 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_8 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_80 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_81 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_82 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_83 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_84 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_85 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_86 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_87 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_88 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_89 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_90 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_91 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_92 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_93 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_94 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_95 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_96 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_97 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_98 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_99 ;
  wire [3:0]gthrxn_in;
  wire [3:0]gthrxp_in;
  wire [3:0]gthtxn_out;
  wire [3:0]gthtxp_out;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtrxreset_in;
  wire lopt;
  wire lopt_1;
  wire [3:0]pcierategen3_out;
  wire [0:0]pcierstidle_in;
  wire [0:0]pciersttxsyncstart_in;
  wire [3:0]pciesynctxsyncdone_out;
  wire [3:0]phystatus_out;
  wire [3:0]rx8b10ben_in;
  wire [0:0]rxcdrhold_in;
  wire [23:0]rxctrl0_out;
  wire [63:0]rxdata_out;
  wire [3:0]rxelecidle_out;
  wire [3:0]rxlpmen_in;
  wire [1:0]rxpd_in;
  wire [3:0]rxpolarity_in;
  wire [0:0]rxprogdivreset_in;
  wire [1:0]rxrate_in;
  wire [3:0]rxresetdone_out;
  wire [11:0]rxstatus_out;
  wire [0:0]rxuserrdy_in;
  wire [0:0]rxusrclk_in;
  wire [3:0]rxvalid_out;
  wire [15:0]txctrl0_in;
  wire [3:0]txctrl1_in;
  wire [7:0]txctrl2_in;
  wire [63:0]txdata_in;
  wire [0:0]txdeemph_in;
  wire [0:0]txdetectrx_in;
  wire [3:0]txelecidle_in;
  wire [27:0]txmaincursor_in;
  wire [2:0]txmargin_in;
  wire [0:0]txoutclk_out;
  wire [2:0]txoutclksel_in;
  wire [3:0]txphaligndone_out;
  wire [2:0]txphdlypd_in;
  wire [3:0]txpmaresetdone_out;
  wire [19:0]txpostcursor_in;
  wire [19:0]txprecursor_in;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txresetdone_out;
  wire [0:0]txswing_in;
  wire [0:0]txsyncallin_in;
  wire xlnx_opt_;
  wire xlnx_opt__1;

  assign lopt_2 = xlnx_opt_;
  assign lopt_3 = xlnx_opt__1;
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT_SYNC BUFG_GT_SYNC
       (.CE(lopt),
        .CESYNC(xlnx_opt_),
        .CLK(txoutclk_out),
        .CLR(lopt_1),
        .CLRSYNC(xlnx_opt__1));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE3_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'hF800),
    .ADAPT_CFG1(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(13),
    .CLK_COR_MIN_LAT(11),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h60F8),
    .CPLL_CFG1(16'hA4AC),
    .CPLL_CFG2(16'h0007),
    .CPLL_CFG3(6'h00),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_INIT_CFG1(8'h00),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DFE_D_X_REL_POS(1'b0),
    .DFE_VCM_COMP_EN(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .EVODD_PHI_CFG(11'b00000000000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(5'b00000),
    .GM_BIAS_SELECT(1'b0),
    .LOCAL_MASTER(1'b1),
    .OOBDIVCTL(2'b10),
    .OOB_PWRUP(1'b1),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_RXPCS_CFG_GEN3(16'h02A4),
    .PCIE_RXPMA_CFG(16'h0000),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h0000),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PCS_RSVD1(3'b000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PLL_SEL_MODE_GEN12(2'h0),
    .PLL_SEL_MODE_GEN3(2'h3),
    .PMA_RSV1(16'hF000),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(0),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(0),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0000),
    .RXCDR_CFG0_GEN3(16'h0000),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0756),
    .RXCDR_CFG2_GEN3(16'h07E6),
    .RXCDR_CFG3(16'h0000),
    .RXCDR_CFG3_GEN3(16'h0000),
    .RXCDR_CFG4(16'h0000),
    .RXCDR_CFG4_GEN3(16'h0000),
    .RXCDR_CFG5(16'h0000),
    .RXCDR_CFG5_GEN3(16'h0000),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG0(16'h4480),
    .RXCDR_LOCK_CFG1(16'h5FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h4000),
    .RXCFOK_CFG1(16'h0065),
    .RXCFOK_CFG2(16'h002E),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'h0002),
    .RXDFELPM_KL_CFG2(16'h0000),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h7870),
    .RXDFE_GC_CFG2(16'h0000),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0000),
    .RXDFE_H3_CFG0(16'h4000),
    .RXDFE_H3_CFG1(16'h0000),
    .RXDFE_H4_CFG0(16'h2000),
    .RXDFE_H4_CFG1(16'h0003),
    .RXDFE_H5_CFG0(16'h2000),
    .RXDFE_H5_CFG1(16'h0003),
    .RXDFE_H6_CFG0(16'h2000),
    .RXDFE_H6_CFG1(16'h0000),
    .RXDFE_H7_CFG0(16'h2000),
    .RXDFE_H7_CFG1(16'h0000),
    .RXDFE_H8_CFG0(16'h2000),
    .RXDFE_H8_CFG1(16'h0000),
    .RXDFE_H9_CFG0(16'h2000),
    .RXDFE_H9_CFG1(16'h0000),
    .RXDFE_HA_CFG0(16'h2000),
    .RXDFE_HA_CFG1(16'h0000),
    .RXDFE_HB_CFG0(16'h2000),
    .RXDFE_HB_CFG1(16'h0000),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h0000),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h0000),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h0000),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h0000),
    .RXDFE_OS_CFG0(16'h8000),
    .RXDFE_OS_CFG1(16'h0000),
    .RXDFE_UT_CFG0(16'h8000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_VP_CFG0(16'hAA00),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("Sigcfg_1"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h1000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h8000),
    .RXLPM_OS_CFG1(16'h0002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2020),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h6622),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b00),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b011),
    .RXPI_LPM(1'b0),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h0AB4),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_CTLE3_LPF(8'b00000001),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(3'b001),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b001),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(3'b001),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_HI_LR(1'b0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PROGDIV_CFG(0.000000),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(4),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_RES_CTRL(2'b00),
    .RX_SUM_VCMTUNE(4'b0000),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b000),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_WIDEMODE_CDR(1'b0),
    .RX_XCLK_SEL("RXDES"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1110),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL(1'b0),
    .SIM_VERSION(2),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATUR_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h0009),
    .TXDLY_LCFG(16'h0050),
    .TXDRVBIAS_N(4'b1010),
    .TXDRVBIAS_P(4'b1111),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h2020),
    .TXPHDLY_CFG1(16'h0075),
    .TXPH_CFG(16'h0980),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b011),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b1),
    .TXPI_LPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCD_CFG(6'b000010),
    .TX_DCD_EN(1'b0),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001101),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_EML_PHI_TUNE(1'b0),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001100),
    .TX_MARGIN_FULL_3(7'b1001010),
    .TX_MARGIN_FULL_4(7'b1001000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_MODE_SEL(3'b000),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PROGCLK_SEL("CPLL"),
    .TX_PROGDIV_CFG(10.000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(3'b100),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_XCLK_SEL("TXUSR"),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .WB_MODE(2'b00)) 
    \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST 
       (.BUFGTCE({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_289 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_290 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_291 }),
        .BUFGTCEMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_292 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_293 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_294 }),
        .BUFGTDIV({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_357 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_358 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_359 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_360 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_361 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_362 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_363 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_364 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_365 }),
        .BUFGTRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_295 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_296 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_297 }),
        .BUFGTRSTMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_298 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_299 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_300 }),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_0 ),
        .CPLLLOCK(cplllock_out[0]),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in),
        .CPLLREFCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_2 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllpd_in),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(dmonitorclk_in),
        .DMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_258 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_259 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_260 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_261 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_262 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_263 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_264 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_265 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_266 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_267 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_268 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_269 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_270 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_271 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_272 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_273 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_274 }),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(dmonitorclk_in),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_210 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_211 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_212 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_213 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_214 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_215 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_216 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_217 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_218 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_219 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_220 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_221 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_222 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_223 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_224 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_225 }),
        .DRPEN(1'b0),
        .DRPRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_3 ),
        .DRPWE(1'b0),
        .EVODDPHICALDONE(1'b0),
        .EVODDPHICALSTART(1'b0),
        .EVODDPHIDRDEN(1'b0),
        .EVODDPHIDWREN(1'b0),
        .EVODDPHIXRDEN(1'b0),
        .EVODDPHIXWREN(1'b0),
        .EYESCANDATAERROR(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_4 ),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(gthrxn_in[0]),
        .GTHRXP(gthrxp_in[0]),
        .GTHTXN(gthtxn_out[0]),
        .GTHTXP(gthtxp_out[0]),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(gtpowergood_out[0]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_8 ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_in),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(gtrxreset_in),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .LPBKRXTXSEREN(1'b0),
        .LPBKTXRXSEREN(1'b0),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(pcierategen3_out[0]),
        .PCIERATEIDLE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_10 ),
        .PCIERATEQPLLPD({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_275 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_276 }),
        .PCIERATEQPLLRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_277 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_278 }),
        .PCIERSTIDLE(pcierstidle_in),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[0]),
        .PCIEUSERGEN3RDY(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_12 ),
        .PCIEUSERPHYSTATUSRST(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_13 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_14 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cplllock_out[3],1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_70 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_71 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_72 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_73 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_74 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_75 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_76 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_77 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_78 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_79 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_80 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_81 }),
        .PHYSTATUS(phystatus_out[0]),
        .PINRSRVDAS({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_325 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_326 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_327 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_328 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_329 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_330 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_331 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_332 }),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0CLK(1'b0),
        .QPLL0REFCLK(1'b0),
        .QPLL1CLK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_16 ),
        .RESETOVRD(1'b0),
        .RSTCLKENTX(1'b0),
        .RX8B10BEN(rx8b10ben_in[0]),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_301 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_302 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_303 }),
        .RXBYTEISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_17 ),
        .RXBYTEREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_18 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(rxcdrhold_in),
        .RXCDRLOCK(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_19 ),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_20 ),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_21 ),
        .RXCHANISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_22 ),
        .RXCHANREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_23 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_307 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_308 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_309 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_310 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_311 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_279 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_280 }),
        .RXCOMINITDET(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_24 ),
        .RXCOMMADET(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_25 ),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_26 ),
        .RXCOMWAKEDET(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_27 ),
        .RXCTRL0({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_226 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_227 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_228 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_229 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_230 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_231 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_232 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_233 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_234 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_235 ,rxctrl0_out[5:0]}),
        .RXCTRL1({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_242 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_243 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_244 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_245 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_246 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_247 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_248 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_249 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_250 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_251 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_252 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_253 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_254 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_255 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_256 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_257 }),
        .RXCTRL2({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_333 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_334 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_335 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_336 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_337 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_338 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_339 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_340 }),
        .RXCTRL3({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_341 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_342 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_343 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_344 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_345 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_346 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_347 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_348 }),
        .RXDATA({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_82 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_83 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_84 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_85 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_86 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_87 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_88 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_89 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_90 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_91 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_92 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_93 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_94 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_95 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_96 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_97 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_98 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_99 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_100 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_101 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_102 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_103 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_104 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_105 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_106 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_107 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_108 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_109 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_110 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_111 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_112 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_113 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_114 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_115 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_116 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_117 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_118 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_119 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_120 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_121 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_122 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_123 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_124 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_125 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_126 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_127 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_128 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_129 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_130 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_131 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_132 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_133 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_134 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_135 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_136 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_137 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_138 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_139 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_140 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_141 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_142 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_143 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_144 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_145 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_146 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_147 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_148 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_149 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_150 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_151 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_152 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_153 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_154 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_155 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_156 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_157 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_158 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_159 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_160 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_161 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_162 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_163 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_164 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_165 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_166 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_167 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_168 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_169 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_170 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_171 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_172 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_173 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_174 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_175 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_176 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_177 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_178 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_179 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_180 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_181 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_182 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_183 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_184 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_185 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_186 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_187 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_188 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_189 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_190 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_191 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_192 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_193 ,rxdata_out[15:0]}),
        .RXDATAEXTENDRSVD({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_349 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_350 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_351 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_352 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_353 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_354 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_355 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_356 }),
        .RXDATAVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_281 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_282 }),
        .RXDFEAGCCTRL({1'b0,1'b1}),
        .RXDFEAGCHOLD(rxcdrhold_in),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFELFHOLD(rxcdrhold_in),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(rxcdrhold_in),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(rxcdrhold_in),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(rxcdrhold_in),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(rxcdrhold_in),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(rxcdrhold_in),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(rxcdrhold_in),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(rxcdrhold_in),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(rxcdrhold_in),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(rxcdrhold_in),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(rxcdrhold_in),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(rxcdrhold_in),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(rxcdrhold_in),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(rxcdrhold_in),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(rxcdrhold_in),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(rxcdrhold_in),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(rxcdrhold_in),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_28 ),
        .RXELECIDLE(rxelecidle_out[0]),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_312 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_313 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_314 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_315 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_316 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_317 }),
        .RXHEADERVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_283 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_284 }),
        .RXLATCLK(1'b0),
        .RXLPMEN(rxlpmen_in[0]),
        .RXLPMGCHOLD(rxcdrhold_in),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(rxcdrhold_in),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(rxcdrhold_in),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(rxcdrhold_in),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(rx8b10ben_in[0]),
        .RXMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_318 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_319 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_320 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_321 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_322 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_323 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_324 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(rxcdrhold_in),
        .RXOSINTCFG({1'b1,1'b1,1'b0,1'b1}),
        .RXOSINTDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_30 ),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_31 ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_32 ),
        .RXOSINTSTROBESTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_33 ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_34 ),
        .RXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_35 ),
        .RXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_36 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(rx8b10ben_in[0]),
        .RXPCSRESET(1'b0),
        .RXPD(rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_37 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_38 ),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHOVRDEN(1'b0),
        .RXPLLCLKSEL({1'b0,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_39 ),
        .RXPOLARITY(rxpolarity_in[0]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_40 ),
        .RXPRBSLOCKED(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_41 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_42 ),
        .RXPROGDIVRESET(rxprogdivreset_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_43 ),
        .RXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_44 ),
        .RXRATE({1'b0,rxrate_in}),
        .RXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_45 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_46 ),
        .RXRESETDONE(rxresetdone_out[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_48 ),
        .RXSLIPDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_49 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_50 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_51 ),
        .RXSTARTOFSEQ({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_285 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_286 }),
        .RXSTATUS(rxstatus_out[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_52 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_53 ),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(rxuserrdy_in),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(rxvalid_out[0]),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(rx8b10ben_in[0]),
        .TXBUFDIFFCTRL({1'b0,1'b0,1'b0}),
        .TXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_287 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_288 }),
        .TXCOMFINISH(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_55 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[3:0],1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[0]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[1:0]}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[15:0]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDEEMPH(txdeemph_in),
        .TXDETECTRX(txdetectrx_in),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_56 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[0]),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXMAINCURSOR(txmaincursor_in[6:0]),
        .TXMARGIN(txmargin_in),
        .TXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_57 ),
        .TXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_58 ),
        .TXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_59 ),
        .TXOUTCLKSEL(txoutclksel_in),
        .TXPCSRESET(1'b0),
        .TXPD(rxpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[0]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(txphdlypd_in[0]),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_61 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPLLCLKSEL({1'b0,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(txpostcursor_in[4:0]),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR(txprecursor_in[4:0]),
        .TXPRECURSORINV(1'b0),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[0]),
        .TXPROGDIVRESET(rxprogdivreset_in),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_64 ),
        .TXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_65 ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,rxrate_in}),
        .TXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_66 ),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(txresetdone_out[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(txswing_in),
        .TXSYNCALLIN(txsyncallin_in),
        .TXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_68 ),
        .TXSYNCIN(GTHE3_CHANNEL_TXSYNCOUT),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_69 ),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(rxuserrdy_in),
        .TXUSRCLK(rxusrclk_in),
        .TXUSRCLK2(rxusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE3_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'hF800),
    .ADAPT_CFG1(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(13),
    .CLK_COR_MIN_LAT(11),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h60F8),
    .CPLL_CFG1(16'hA4AC),
    .CPLL_CFG2(16'h0007),
    .CPLL_CFG3(6'h00),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_INIT_CFG1(8'h00),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DFE_D_X_REL_POS(1'b0),
    .DFE_VCM_COMP_EN(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .EVODD_PHI_CFG(11'b00000000000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(5'b00000),
    .GM_BIAS_SELECT(1'b0),
    .LOCAL_MASTER(1'b1),
    .OOBDIVCTL(2'b10),
    .OOB_PWRUP(1'b1),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_RXPCS_CFG_GEN3(16'h02A4),
    .PCIE_RXPMA_CFG(16'h0000),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h0000),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PCS_RSVD1(3'b000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PLL_SEL_MODE_GEN12(2'h0),
    .PLL_SEL_MODE_GEN3(2'h3),
    .PMA_RSV1(16'hF000),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(0),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(0),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0000),
    .RXCDR_CFG0_GEN3(16'h0000),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0756),
    .RXCDR_CFG2_GEN3(16'h07E6),
    .RXCDR_CFG3(16'h0000),
    .RXCDR_CFG3_GEN3(16'h0000),
    .RXCDR_CFG4(16'h0000),
    .RXCDR_CFG4_GEN3(16'h0000),
    .RXCDR_CFG5(16'h0000),
    .RXCDR_CFG5_GEN3(16'h0000),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG0(16'h4480),
    .RXCDR_LOCK_CFG1(16'h5FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h4000),
    .RXCFOK_CFG1(16'h0065),
    .RXCFOK_CFG2(16'h002E),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'h0002),
    .RXDFELPM_KL_CFG2(16'h0000),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h7870),
    .RXDFE_GC_CFG2(16'h0000),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0000),
    .RXDFE_H3_CFG0(16'h4000),
    .RXDFE_H3_CFG1(16'h0000),
    .RXDFE_H4_CFG0(16'h2000),
    .RXDFE_H4_CFG1(16'h0003),
    .RXDFE_H5_CFG0(16'h2000),
    .RXDFE_H5_CFG1(16'h0003),
    .RXDFE_H6_CFG0(16'h2000),
    .RXDFE_H6_CFG1(16'h0000),
    .RXDFE_H7_CFG0(16'h2000),
    .RXDFE_H7_CFG1(16'h0000),
    .RXDFE_H8_CFG0(16'h2000),
    .RXDFE_H8_CFG1(16'h0000),
    .RXDFE_H9_CFG0(16'h2000),
    .RXDFE_H9_CFG1(16'h0000),
    .RXDFE_HA_CFG0(16'h2000),
    .RXDFE_HA_CFG1(16'h0000),
    .RXDFE_HB_CFG0(16'h2000),
    .RXDFE_HB_CFG1(16'h0000),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h0000),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h0000),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h0000),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h0000),
    .RXDFE_OS_CFG0(16'h8000),
    .RXDFE_OS_CFG1(16'h0000),
    .RXDFE_UT_CFG0(16'h8000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_VP_CFG0(16'hAA00),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("Sigcfg_1"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h1000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h8000),
    .RXLPM_OS_CFG1(16'h0002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2020),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h6622),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b00),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b011),
    .RXPI_LPM(1'b0),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h0AB4),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_CTLE3_LPF(8'b00000001),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(3'b001),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b001),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(3'b001),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_HI_LR(1'b0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PROGDIV_CFG(0.000000),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(4),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_RES_CTRL(2'b00),
    .RX_SUM_VCMTUNE(4'b0000),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b000),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_WIDEMODE_CDR(1'b0),
    .RX_XCLK_SEL("RXDES"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1110),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL(1'b0),
    .SIM_VERSION(2),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATUR_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h0009),
    .TXDLY_LCFG(16'h0050),
    .TXDRVBIAS_N(4'b1010),
    .TXDRVBIAS_P(4'b1111),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h2020),
    .TXPHDLY_CFG1(16'h0075),
    .TXPH_CFG(16'h0980),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b011),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b1),
    .TXPI_LPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCD_CFG(6'b000010),
    .TX_DCD_EN(1'b0),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001101),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_EML_PHI_TUNE(1'b0),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001100),
    .TX_MARGIN_FULL_3(7'b1001010),
    .TX_MARGIN_FULL_4(7'b1001000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_MODE_SEL(3'b000),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PROGCLK_SEL("CPLL"),
    .TX_PROGDIV_CFG(10.000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(3'b100),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_XCLK_SEL("TXUSR"),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .WB_MODE(2'b00)) 
    \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST 
       (.BUFGTCE({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_289 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_290 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_291 }),
        .BUFGTCEMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_292 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_293 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_294 }),
        .BUFGTDIV({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_357 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_358 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_359 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_360 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_361 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_362 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_363 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_364 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_365 }),
        .BUFGTRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_295 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_296 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_297 }),
        .BUFGTRSTMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_298 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_299 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_300 }),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_0 ),
        .CPLLLOCK(cplllock_out[1]),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in),
        .CPLLREFCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_2 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllpd_in),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(dmonitorclk_in),
        .DMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_258 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_259 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_260 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_261 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_262 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_263 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_264 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_265 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_266 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_267 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_268 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_269 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_270 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_271 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_272 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_273 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_274 }),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(dmonitorclk_in),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_210 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_211 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_212 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_213 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_214 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_215 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_216 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_217 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_218 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_219 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_220 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_221 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_222 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_223 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_224 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_225 }),
        .DRPEN(1'b0),
        .DRPRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_3 ),
        .DRPWE(1'b0),
        .EVODDPHICALDONE(1'b0),
        .EVODDPHICALSTART(1'b0),
        .EVODDPHIDRDEN(1'b0),
        .EVODDPHIDWREN(1'b0),
        .EVODDPHIXRDEN(1'b0),
        .EVODDPHIXWREN(1'b0),
        .EYESCANDATAERROR(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_4 ),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(gthrxn_in[1]),
        .GTHRXP(gthrxp_in[1]),
        .GTHTXN(gthtxn_out[1]),
        .GTHTXP(gthtxp_out[1]),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(gtpowergood_out[1]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_8 ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_in),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(gtrxreset_in),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .LPBKRXTXSEREN(1'b0),
        .LPBKTXRXSEREN(1'b0),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(pcierategen3_out[1]),
        .PCIERATEIDLE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_10 ),
        .PCIERATEQPLLPD({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_275 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_276 }),
        .PCIERATEQPLLRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_277 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_278 }),
        .PCIERSTIDLE(pcierstidle_in),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[1]),
        .PCIEUSERGEN3RDY(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_12 ),
        .PCIEUSERPHYSTATUSRST(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_13 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_14 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cplllock_out[3],1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_70 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_71 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_72 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_73 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_74 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_75 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_76 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_77 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_78 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_79 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_80 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_81 }),
        .PHYSTATUS(phystatus_out[1]),
        .PINRSRVDAS({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_325 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_326 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_327 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_328 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_329 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_330 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_331 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_332 }),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0CLK(1'b0),
        .QPLL0REFCLK(1'b0),
        .QPLL1CLK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_16 ),
        .RESETOVRD(1'b0),
        .RSTCLKENTX(1'b0),
        .RX8B10BEN(rx8b10ben_in[1]),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_301 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_302 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_303 }),
        .RXBYTEISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_17 ),
        .RXBYTEREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_18 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(rxcdrhold_in),
        .RXCDRLOCK(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_19 ),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_20 ),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_21 ),
        .RXCHANISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_22 ),
        .RXCHANREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_23 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_307 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_308 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_309 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_310 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_311 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_279 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_280 }),
        .RXCOMINITDET(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_24 ),
        .RXCOMMADET(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_25 ),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_26 ),
        .RXCOMWAKEDET(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_27 ),
        .RXCTRL0({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_226 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_227 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_228 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_229 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_230 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_231 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_232 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_233 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_234 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_235 ,rxctrl0_out[11:6]}),
        .RXCTRL1({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_242 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_243 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_244 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_245 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_246 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_247 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_248 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_249 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_250 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_251 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_252 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_253 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_254 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_255 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_256 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_257 }),
        .RXCTRL2({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_333 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_334 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_335 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_336 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_337 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_338 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_339 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_340 }),
        .RXCTRL3({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_341 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_342 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_343 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_344 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_345 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_346 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_347 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_348 }),
        .RXDATA({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_82 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_83 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_84 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_85 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_86 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_87 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_88 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_89 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_90 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_91 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_92 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_93 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_94 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_95 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_96 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_97 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_98 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_99 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_100 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_101 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_102 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_103 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_104 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_105 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_106 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_107 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_108 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_109 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_110 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_111 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_112 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_113 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_114 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_115 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_116 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_117 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_118 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_119 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_120 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_121 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_122 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_123 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_124 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_125 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_126 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_127 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_128 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_129 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_130 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_131 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_132 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_133 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_134 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_135 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_136 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_137 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_138 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_139 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_140 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_141 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_142 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_143 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_144 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_145 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_146 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_147 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_148 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_149 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_150 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_151 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_152 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_153 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_154 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_155 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_156 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_157 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_158 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_159 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_160 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_161 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_162 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_163 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_164 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_165 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_166 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_167 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_168 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_169 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_170 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_171 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_172 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_173 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_174 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_175 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_176 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_177 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_178 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_179 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_180 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_181 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_182 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_183 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_184 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_185 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_186 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_187 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_188 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_189 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_190 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_191 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_192 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_193 ,rxdata_out[31:16]}),
        .RXDATAEXTENDRSVD({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_349 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_350 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_351 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_352 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_353 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_354 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_355 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_356 }),
        .RXDATAVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_281 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_282 }),
        .RXDFEAGCCTRL({1'b0,1'b1}),
        .RXDFEAGCHOLD(rxcdrhold_in),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFELFHOLD(rxcdrhold_in),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(rxcdrhold_in),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(rxcdrhold_in),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(rxcdrhold_in),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(rxcdrhold_in),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(rxcdrhold_in),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(rxcdrhold_in),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(rxcdrhold_in),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(rxcdrhold_in),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(rxcdrhold_in),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(rxcdrhold_in),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(rxcdrhold_in),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(rxcdrhold_in),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(rxcdrhold_in),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(rxcdrhold_in),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(rxcdrhold_in),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(rxcdrhold_in),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_28 ),
        .RXELECIDLE(rxelecidle_out[1]),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_312 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_313 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_314 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_315 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_316 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_317 }),
        .RXHEADERVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_283 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_284 }),
        .RXLATCLK(1'b0),
        .RXLPMEN(rxlpmen_in[1]),
        .RXLPMGCHOLD(rxcdrhold_in),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(rxcdrhold_in),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(rxcdrhold_in),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(rxcdrhold_in),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(rx8b10ben_in[1]),
        .RXMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_318 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_319 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_320 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_321 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_322 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_323 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_324 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(rxcdrhold_in),
        .RXOSINTCFG({1'b1,1'b1,1'b0,1'b1}),
        .RXOSINTDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_30 ),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_31 ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_32 ),
        .RXOSINTSTROBESTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_33 ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_34 ),
        .RXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_35 ),
        .RXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_36 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(rx8b10ben_in[1]),
        .RXPCSRESET(1'b0),
        .RXPD(rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_37 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_38 ),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHOVRDEN(1'b0),
        .RXPLLCLKSEL({1'b0,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_39 ),
        .RXPOLARITY(rxpolarity_in[1]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_40 ),
        .RXPRBSLOCKED(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_41 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_42 ),
        .RXPROGDIVRESET(rxprogdivreset_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_43 ),
        .RXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_44 ),
        .RXRATE({1'b0,rxrate_in}),
        .RXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_45 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_46 ),
        .RXRESETDONE(rxresetdone_out[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_48 ),
        .RXSLIPDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_49 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_50 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_51 ),
        .RXSTARTOFSEQ({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_285 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_286 }),
        .RXSTATUS(rxstatus_out[5:3]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_52 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_53 ),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(rxuserrdy_in),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(rxvalid_out[1]),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(rx8b10ben_in[1]),
        .TXBUFDIFFCTRL({1'b0,1'b0,1'b0}),
        .TXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_287 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_288 }),
        .TXCOMFINISH(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_55 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:4],1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[1]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[3:2]}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[31:16]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDEEMPH(txdeemph_in),
        .TXDETECTRX(txdetectrx_in),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_56 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[1]),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXMAINCURSOR(txmaincursor_in[13:7]),
        .TXMARGIN(txmargin_in),
        .TXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_57 ),
        .TXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_58 ),
        .TXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_59 ),
        .TXOUTCLKSEL(txoutclksel_in),
        .TXPCSRESET(1'b0),
        .TXPD(rxpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[1]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(txphdlypd_in[1]),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_61 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPLLCLKSEL({1'b0,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(txpostcursor_in[9:5]),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR(txprecursor_in[9:5]),
        .TXPRECURSORINV(1'b0),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[1]),
        .TXPROGDIVRESET(rxprogdivreset_in),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_64 ),
        .TXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_65 ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,rxrate_in}),
        .TXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_66 ),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(txresetdone_out[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(txswing_in),
        .TXSYNCALLIN(txsyncallin_in),
        .TXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_68 ),
        .TXSYNCIN(GTHE3_CHANNEL_TXSYNCOUT),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_69 ),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(rxuserrdy_in),
        .TXUSRCLK(rxusrclk_in),
        .TXUSRCLK2(rxusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE3_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'hF800),
    .ADAPT_CFG1(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(13),
    .CLK_COR_MIN_LAT(11),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h60F8),
    .CPLL_CFG1(16'hA4AC),
    .CPLL_CFG2(16'h0007),
    .CPLL_CFG3(6'h00),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_INIT_CFG1(8'h00),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DFE_D_X_REL_POS(1'b0),
    .DFE_VCM_COMP_EN(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .EVODD_PHI_CFG(11'b00000000000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(5'b00000),
    .GM_BIAS_SELECT(1'b0),
    .LOCAL_MASTER(1'b1),
    .OOBDIVCTL(2'b10),
    .OOB_PWRUP(1'b1),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_RXPCS_CFG_GEN3(16'h02A4),
    .PCIE_RXPMA_CFG(16'h0000),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h0000),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PCS_RSVD1(3'b000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PLL_SEL_MODE_GEN12(2'h0),
    .PLL_SEL_MODE_GEN3(2'h3),
    .PMA_RSV1(16'hF000),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(0),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(0),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0000),
    .RXCDR_CFG0_GEN3(16'h0000),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0756),
    .RXCDR_CFG2_GEN3(16'h07E6),
    .RXCDR_CFG3(16'h0000),
    .RXCDR_CFG3_GEN3(16'h0000),
    .RXCDR_CFG4(16'h0000),
    .RXCDR_CFG4_GEN3(16'h0000),
    .RXCDR_CFG5(16'h0000),
    .RXCDR_CFG5_GEN3(16'h0000),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG0(16'h4480),
    .RXCDR_LOCK_CFG1(16'h5FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h4000),
    .RXCFOK_CFG1(16'h0065),
    .RXCFOK_CFG2(16'h002E),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'h0002),
    .RXDFELPM_KL_CFG2(16'h0000),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h7870),
    .RXDFE_GC_CFG2(16'h0000),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0000),
    .RXDFE_H3_CFG0(16'h4000),
    .RXDFE_H3_CFG1(16'h0000),
    .RXDFE_H4_CFG0(16'h2000),
    .RXDFE_H4_CFG1(16'h0003),
    .RXDFE_H5_CFG0(16'h2000),
    .RXDFE_H5_CFG1(16'h0003),
    .RXDFE_H6_CFG0(16'h2000),
    .RXDFE_H6_CFG1(16'h0000),
    .RXDFE_H7_CFG0(16'h2000),
    .RXDFE_H7_CFG1(16'h0000),
    .RXDFE_H8_CFG0(16'h2000),
    .RXDFE_H8_CFG1(16'h0000),
    .RXDFE_H9_CFG0(16'h2000),
    .RXDFE_H9_CFG1(16'h0000),
    .RXDFE_HA_CFG0(16'h2000),
    .RXDFE_HA_CFG1(16'h0000),
    .RXDFE_HB_CFG0(16'h2000),
    .RXDFE_HB_CFG1(16'h0000),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h0000),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h0000),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h0000),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h0000),
    .RXDFE_OS_CFG0(16'h8000),
    .RXDFE_OS_CFG1(16'h0000),
    .RXDFE_UT_CFG0(16'h8000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_VP_CFG0(16'hAA00),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("Sigcfg_1"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h1000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h8000),
    .RXLPM_OS_CFG1(16'h0002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2020),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h6622),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b00),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b011),
    .RXPI_LPM(1'b0),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h0AB4),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_CTLE3_LPF(8'b00000001),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(3'b001),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b001),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(3'b001),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_HI_LR(1'b0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PROGDIV_CFG(0.000000),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(4),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_RES_CTRL(2'b00),
    .RX_SUM_VCMTUNE(4'b0000),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b000),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_WIDEMODE_CDR(1'b0),
    .RX_XCLK_SEL("RXDES"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1110),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL(1'b0),
    .SIM_VERSION(2),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATUR_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h0009),
    .TXDLY_LCFG(16'h0050),
    .TXDRVBIAS_N(4'b1010),
    .TXDRVBIAS_P(4'b1111),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h2020),
    .TXPHDLY_CFG1(16'h0075),
    .TXPH_CFG(16'h0980),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b011),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b1),
    .TXPI_LPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCD_CFG(6'b000010),
    .TX_DCD_EN(1'b0),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001101),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_EML_PHI_TUNE(1'b0),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001100),
    .TX_MARGIN_FULL_3(7'b1001010),
    .TX_MARGIN_FULL_4(7'b1001000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_MODE_SEL(3'b000),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PROGCLK_SEL("CPLL"),
    .TX_PROGDIV_CFG(10.000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(3'b100),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_XCLK_SEL("TXUSR"),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .WB_MODE(2'b00)) 
    \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST 
       (.BUFGTCE({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_289 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_290 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_291 }),
        .BUFGTCEMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_292 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_293 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_294 }),
        .BUFGTDIV({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_357 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_358 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_359 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_360 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_361 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_362 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_363 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_364 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_365 }),
        .BUFGTRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_295 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_296 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_297 }),
        .BUFGTRSTMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_298 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_299 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_300 }),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_0 ),
        .CPLLLOCK(cplllock_out[2]),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in),
        .CPLLREFCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_2 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllpd_in),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(dmonitorclk_in),
        .DMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_258 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_259 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_260 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_261 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_262 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_263 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_264 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_265 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_266 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_267 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_268 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_269 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_270 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_271 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_272 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_273 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_274 }),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(dmonitorclk_in),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_210 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_211 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_212 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_213 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_214 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_215 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_216 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_217 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_218 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_219 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_220 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_221 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_222 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_223 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_224 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_225 }),
        .DRPEN(1'b0),
        .DRPRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_3 ),
        .DRPWE(1'b0),
        .EVODDPHICALDONE(1'b0),
        .EVODDPHICALSTART(1'b0),
        .EVODDPHIDRDEN(1'b0),
        .EVODDPHIDWREN(1'b0),
        .EVODDPHIXRDEN(1'b0),
        .EVODDPHIXWREN(1'b0),
        .EYESCANDATAERROR(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_4 ),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(gthrxn_in[2]),
        .GTHRXP(gthrxp_in[2]),
        .GTHTXN(gthtxn_out[2]),
        .GTHTXP(gthtxp_out[2]),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(gtpowergood_out[2]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_8 ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_in),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(gtrxreset_in),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .LPBKRXTXSEREN(1'b0),
        .LPBKTXRXSEREN(1'b0),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(pcierategen3_out[2]),
        .PCIERATEIDLE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_10 ),
        .PCIERATEQPLLPD({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_275 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_276 }),
        .PCIERATEQPLLRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_277 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_278 }),
        .PCIERSTIDLE(pcierstidle_in),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[2]),
        .PCIEUSERGEN3RDY(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_12 ),
        .PCIEUSERPHYSTATUSRST(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_13 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_14 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cplllock_out[3],1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_70 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_71 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_72 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_73 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_74 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_75 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_76 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_77 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_78 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_79 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_80 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_81 }),
        .PHYSTATUS(phystatus_out[2]),
        .PINRSRVDAS({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_325 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_326 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_327 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_328 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_329 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_330 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_331 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_332 }),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0CLK(1'b0),
        .QPLL0REFCLK(1'b0),
        .QPLL1CLK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_16 ),
        .RESETOVRD(1'b0),
        .RSTCLKENTX(1'b0),
        .RX8B10BEN(rx8b10ben_in[2]),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_301 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_302 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_303 }),
        .RXBYTEISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_17 ),
        .RXBYTEREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_18 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(rxcdrhold_in),
        .RXCDRLOCK(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_19 ),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_20 ),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_21 ),
        .RXCHANISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_22 ),
        .RXCHANREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_23 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_307 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_308 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_309 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_310 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_311 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_279 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_280 }),
        .RXCOMINITDET(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_24 ),
        .RXCOMMADET(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_25 ),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_26 ),
        .RXCOMWAKEDET(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_27 ),
        .RXCTRL0({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_226 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_227 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_228 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_229 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_230 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_231 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_232 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_233 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_234 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_235 ,rxctrl0_out[17:12]}),
        .RXCTRL1({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_242 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_243 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_244 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_245 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_246 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_247 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_248 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_249 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_250 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_251 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_252 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_253 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_254 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_255 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_256 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_257 }),
        .RXCTRL2({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_333 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_334 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_335 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_336 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_337 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_338 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_339 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_340 }),
        .RXCTRL3({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_341 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_342 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_343 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_344 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_345 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_346 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_347 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_348 }),
        .RXDATA({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_82 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_83 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_84 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_85 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_86 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_87 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_88 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_89 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_90 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_91 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_92 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_93 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_94 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_95 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_96 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_97 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_98 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_99 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_100 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_101 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_102 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_103 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_104 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_105 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_106 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_107 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_108 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_109 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_110 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_111 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_112 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_113 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_114 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_115 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_116 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_117 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_118 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_119 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_120 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_121 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_122 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_123 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_124 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_125 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_126 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_127 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_128 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_129 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_130 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_131 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_132 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_133 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_134 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_135 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_136 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_137 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_138 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_139 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_140 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_141 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_142 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_143 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_144 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_145 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_146 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_147 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_148 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_149 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_150 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_151 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_152 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_153 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_154 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_155 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_156 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_157 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_158 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_159 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_160 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_161 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_162 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_163 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_164 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_165 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_166 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_167 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_168 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_169 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_170 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_171 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_172 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_173 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_174 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_175 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_176 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_177 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_178 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_179 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_180 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_181 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_182 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_183 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_184 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_185 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_186 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_187 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_188 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_189 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_190 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_191 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_192 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_193 ,rxdata_out[47:32]}),
        .RXDATAEXTENDRSVD({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_349 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_350 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_351 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_352 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_353 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_354 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_355 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_356 }),
        .RXDATAVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_281 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_282 }),
        .RXDFEAGCCTRL({1'b0,1'b1}),
        .RXDFEAGCHOLD(rxcdrhold_in),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFELFHOLD(rxcdrhold_in),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(rxcdrhold_in),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(rxcdrhold_in),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(rxcdrhold_in),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(rxcdrhold_in),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(rxcdrhold_in),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(rxcdrhold_in),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(rxcdrhold_in),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(rxcdrhold_in),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(rxcdrhold_in),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(rxcdrhold_in),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(rxcdrhold_in),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(rxcdrhold_in),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(rxcdrhold_in),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(rxcdrhold_in),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(rxcdrhold_in),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(rxcdrhold_in),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_28 ),
        .RXELECIDLE(rxelecidle_out[2]),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_312 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_313 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_314 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_315 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_316 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_317 }),
        .RXHEADERVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_283 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_284 }),
        .RXLATCLK(1'b0),
        .RXLPMEN(rxlpmen_in[2]),
        .RXLPMGCHOLD(rxcdrhold_in),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(rxcdrhold_in),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(rxcdrhold_in),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(rxcdrhold_in),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(rx8b10ben_in[2]),
        .RXMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_318 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_319 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_320 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_321 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_322 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_323 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_324 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(rxcdrhold_in),
        .RXOSINTCFG({1'b1,1'b1,1'b0,1'b1}),
        .RXOSINTDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_30 ),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_31 ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_32 ),
        .RXOSINTSTROBESTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_33 ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_34 ),
        .RXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_35 ),
        .RXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_36 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(rx8b10ben_in[2]),
        .RXPCSRESET(1'b0),
        .RXPD(rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_37 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_38 ),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHOVRDEN(1'b0),
        .RXPLLCLKSEL({1'b0,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_39 ),
        .RXPOLARITY(rxpolarity_in[2]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_40 ),
        .RXPRBSLOCKED(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_41 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_42 ),
        .RXPROGDIVRESET(rxprogdivreset_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_43 ),
        .RXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_44 ),
        .RXRATE({1'b0,rxrate_in}),
        .RXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_45 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_46 ),
        .RXRESETDONE(rxresetdone_out[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_48 ),
        .RXSLIPDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_49 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_50 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_51 ),
        .RXSTARTOFSEQ({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_285 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_286 }),
        .RXSTATUS(rxstatus_out[8:6]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_52 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_53 ),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(rxuserrdy_in),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(rxvalid_out[2]),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(rx8b10ben_in[2]),
        .TXBUFDIFFCTRL({1'b0,1'b0,1'b0}),
        .TXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_287 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_288 }),
        .TXCOMFINISH(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_55 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[11:8],1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[2]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[5:4]}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[47:32]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDEEMPH(txdeemph_in),
        .TXDETECTRX(txdetectrx_in),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_56 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[2]),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXMAINCURSOR(txmaincursor_in[20:14]),
        .TXMARGIN(txmargin_in),
        .TXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_57 ),
        .TXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_58 ),
        .TXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_59 ),
        .TXOUTCLKSEL(txoutclksel_in),
        .TXPCSRESET(1'b0),
        .TXPD(rxpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[2]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(txphdlypd_in[2]),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_61 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPLLCLKSEL({1'b0,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(txpostcursor_in[14:10]),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR(txprecursor_in[14:10]),
        .TXPRECURSORINV(1'b0),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[2]),
        .TXPROGDIVRESET(rxprogdivreset_in),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_64 ),
        .TXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_65 ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,rxrate_in}),
        .TXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_66 ),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(txresetdone_out[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(txswing_in),
        .TXSYNCALLIN(txsyncallin_in),
        .TXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_68 ),
        .TXSYNCIN(GTHE3_CHANNEL_TXSYNCOUT),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_69 ),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(rxuserrdy_in),
        .TXUSRCLK(rxusrclk_in),
        .TXUSRCLK2(rxusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE3_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'hF800),
    .ADAPT_CFG1(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(13),
    .CLK_COR_MIN_LAT(11),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h60F8),
    .CPLL_CFG1(16'hA4AC),
    .CPLL_CFG2(16'h0007),
    .CPLL_CFG3(6'h00),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_INIT_CFG1(8'h00),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DFE_D_X_REL_POS(1'b0),
    .DFE_VCM_COMP_EN(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .EVODD_PHI_CFG(11'b00000000000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(5'b00000),
    .GM_BIAS_SELECT(1'b0),
    .LOCAL_MASTER(1'b1),
    .OOBDIVCTL(2'b10),
    .OOB_PWRUP(1'b1),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_RXPCS_CFG_GEN3(16'h02A4),
    .PCIE_RXPMA_CFG(16'h0000),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h0000),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PCS_RSVD1(3'b000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PLL_SEL_MODE_GEN12(2'h0),
    .PLL_SEL_MODE_GEN3(2'h3),
    .PMA_RSV1(16'hF000),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(0),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(0),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0000),
    .RXCDR_CFG0_GEN3(16'h0000),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0756),
    .RXCDR_CFG2_GEN3(16'h07E6),
    .RXCDR_CFG3(16'h0000),
    .RXCDR_CFG3_GEN3(16'h0000),
    .RXCDR_CFG4(16'h0000),
    .RXCDR_CFG4_GEN3(16'h0000),
    .RXCDR_CFG5(16'h0000),
    .RXCDR_CFG5_GEN3(16'h0000),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG0(16'h4480),
    .RXCDR_LOCK_CFG1(16'h5FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h4000),
    .RXCFOK_CFG1(16'h0065),
    .RXCFOK_CFG2(16'h002E),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'h0002),
    .RXDFELPM_KL_CFG2(16'h0000),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h7870),
    .RXDFE_GC_CFG2(16'h0000),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0000),
    .RXDFE_H3_CFG0(16'h4000),
    .RXDFE_H3_CFG1(16'h0000),
    .RXDFE_H4_CFG0(16'h2000),
    .RXDFE_H4_CFG1(16'h0003),
    .RXDFE_H5_CFG0(16'h2000),
    .RXDFE_H5_CFG1(16'h0003),
    .RXDFE_H6_CFG0(16'h2000),
    .RXDFE_H6_CFG1(16'h0000),
    .RXDFE_H7_CFG0(16'h2000),
    .RXDFE_H7_CFG1(16'h0000),
    .RXDFE_H8_CFG0(16'h2000),
    .RXDFE_H8_CFG1(16'h0000),
    .RXDFE_H9_CFG0(16'h2000),
    .RXDFE_H9_CFG1(16'h0000),
    .RXDFE_HA_CFG0(16'h2000),
    .RXDFE_HA_CFG1(16'h0000),
    .RXDFE_HB_CFG0(16'h2000),
    .RXDFE_HB_CFG1(16'h0000),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h0000),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h0000),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h0000),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h0000),
    .RXDFE_OS_CFG0(16'h8000),
    .RXDFE_OS_CFG1(16'h0000),
    .RXDFE_UT_CFG0(16'h8000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_VP_CFG0(16'hAA00),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("Sigcfg_1"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h1000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h8000),
    .RXLPM_OS_CFG1(16'h0002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2020),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h6622),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b00),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b011),
    .RXPI_LPM(1'b0),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h0AB4),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_CTLE3_LPF(8'b00000001),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(3'b001),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b001),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(3'b001),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_HI_LR(1'b0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PROGDIV_CFG(0.000000),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(4),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_RES_CTRL(2'b00),
    .RX_SUM_VCMTUNE(4'b0000),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b000),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_WIDEMODE_CDR(1'b0),
    .RX_XCLK_SEL("RXDES"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1110),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL(1'b0),
    .SIM_VERSION(2),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATUR_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h0009),
    .TXDLY_LCFG(16'h0050),
    .TXDRVBIAS_N(4'b1010),
    .TXDRVBIAS_P(4'b1111),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h2020),
    .TXPHDLY_CFG1(16'h0075),
    .TXPH_CFG(16'h0980),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b011),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b1),
    .TXPI_LPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCD_CFG(6'b000010),
    .TX_DCD_EN(1'b0),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001101),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_EML_PHI_TUNE(1'b0),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001100),
    .TX_MARGIN_FULL_3(7'b1001010),
    .TX_MARGIN_FULL_4(7'b1001000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_MODE_SEL(3'b000),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PROGCLK_SEL("CPLL"),
    .TX_PROGDIV_CFG(10.000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(3'b100),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_XCLK_SEL("TXUSR"),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .WB_MODE(2'b00)) 
    \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST 
       (.BUFGTCE({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_289 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_290 ,bufgtce_out}),
        .BUFGTCEMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_292 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_293 ,bufgtcemask_out}),
        .BUFGTDIV(bufgtdiv_out),
        .BUFGTRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_295 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_296 ,bufgtreset_out}),
        .BUFGTRSTMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_298 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_299 ,bufgtrstmask_out}),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_0 ),
        .CPLLLOCK(cplllock_out[3]),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in),
        .CPLLREFCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_2 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllpd_in),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(dmonitorclk_in),
        .DMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_258 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_259 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_260 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_261 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_262 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_263 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_264 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_265 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_266 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_267 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_268 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_269 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_270 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_271 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_272 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_273 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_274 }),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(dmonitorclk_in),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_210 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_211 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_212 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_213 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_214 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_215 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_216 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_217 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_218 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_219 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_220 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_221 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_222 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_223 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_224 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_225 }),
        .DRPEN(1'b0),
        .DRPRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_3 ),
        .DRPWE(1'b0),
        .EVODDPHICALDONE(1'b0),
        .EVODDPHICALSTART(1'b0),
        .EVODDPHIDRDEN(1'b0),
        .EVODDPHIDWREN(1'b0),
        .EVODDPHIXRDEN(1'b0),
        .EVODDPHIXWREN(1'b0),
        .EYESCANDATAERROR(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_4 ),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(gthrxn_in[3]),
        .GTHRXP(gthrxp_in[3]),
        .GTHTXN(gthtxn_out[3]),
        .GTHTXP(gthtxp_out[3]),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(gtpowergood_out[3]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_8 ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_in),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(gtrxreset_in),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .LPBKRXTXSEREN(1'b0),
        .LPBKTXRXSEREN(1'b0),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(pcierategen3_out[3]),
        .PCIERATEIDLE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_10 ),
        .PCIERATEQPLLPD({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_275 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_276 }),
        .PCIERATEQPLLRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_277 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_278 }),
        .PCIERSTIDLE(pcierstidle_in),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[3]),
        .PCIEUSERGEN3RDY(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_12 ),
        .PCIEUSERPHYSTATUSRST(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_13 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_14 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cplllock_out[3],1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_70 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_71 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_72 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_73 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_74 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_75 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_76 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_77 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_78 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_79 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_80 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_81 }),
        .PHYSTATUS(phystatus_out[3]),
        .PINRSRVDAS({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_325 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_326 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_327 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_328 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_329 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_330 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_331 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_332 }),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0CLK(1'b0),
        .QPLL0REFCLK(1'b0),
        .QPLL1CLK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_16 ),
        .RESETOVRD(1'b0),
        .RSTCLKENTX(1'b0),
        .RX8B10BEN(rx8b10ben_in[3]),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_301 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_302 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_303 }),
        .RXBYTEISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_17 ),
        .RXBYTEREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_18 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(rxcdrhold_in),
        .RXCDRLOCK(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_19 ),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_20 ),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_21 ),
        .RXCHANISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_22 ),
        .RXCHANREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_23 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_307 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_308 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_309 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_310 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_311 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_279 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_280 }),
        .RXCOMINITDET(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_24 ),
        .RXCOMMADET(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_25 ),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_26 ),
        .RXCOMWAKEDET(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_27 ),
        .RXCTRL0({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_226 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_227 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_228 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_229 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_230 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_231 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_232 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_233 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_234 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_235 ,rxctrl0_out[23:18]}),
        .RXCTRL1({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_242 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_243 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_244 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_245 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_246 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_247 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_248 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_249 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_250 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_251 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_252 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_253 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_254 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_255 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_256 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_257 }),
        .RXCTRL2({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_333 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_334 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_335 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_336 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_337 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_338 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_339 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_340 }),
        .RXCTRL3({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_341 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_342 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_343 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_344 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_345 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_346 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_347 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_348 }),
        .RXDATA({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_82 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_83 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_84 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_85 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_86 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_87 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_88 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_89 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_90 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_91 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_92 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_93 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_94 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_95 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_96 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_97 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_98 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_99 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_100 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_101 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_102 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_103 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_104 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_105 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_106 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_107 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_108 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_109 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_110 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_111 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_112 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_113 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_114 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_115 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_116 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_117 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_118 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_119 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_120 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_121 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_122 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_123 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_124 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_125 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_126 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_127 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_128 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_129 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_130 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_131 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_132 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_133 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_134 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_135 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_136 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_137 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_138 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_139 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_140 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_141 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_142 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_143 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_144 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_145 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_146 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_147 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_148 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_149 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_150 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_151 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_152 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_153 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_154 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_155 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_156 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_157 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_158 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_159 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_160 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_161 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_162 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_163 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_164 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_165 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_166 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_167 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_168 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_169 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_170 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_171 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_172 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_173 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_174 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_175 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_176 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_177 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_178 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_179 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_180 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_181 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_182 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_183 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_184 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_185 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_186 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_187 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_188 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_189 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_190 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_191 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_192 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_193 ,rxdata_out[63:48]}),
        .RXDATAEXTENDRSVD({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_349 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_350 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_351 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_352 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_353 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_354 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_355 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_356 }),
        .RXDATAVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_281 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_282 }),
        .RXDFEAGCCTRL({1'b0,1'b1}),
        .RXDFEAGCHOLD(rxcdrhold_in),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFELFHOLD(rxcdrhold_in),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(rxcdrhold_in),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(rxcdrhold_in),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(rxcdrhold_in),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(rxcdrhold_in),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(rxcdrhold_in),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(rxcdrhold_in),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(rxcdrhold_in),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(rxcdrhold_in),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(rxcdrhold_in),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(rxcdrhold_in),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(rxcdrhold_in),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(rxcdrhold_in),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(rxcdrhold_in),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(rxcdrhold_in),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(rxcdrhold_in),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(rxcdrhold_in),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_28 ),
        .RXELECIDLE(rxelecidle_out[3]),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_312 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_313 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_314 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_315 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_316 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_317 }),
        .RXHEADERVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_283 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_284 }),
        .RXLATCLK(1'b0),
        .RXLPMEN(rxlpmen_in[3]),
        .RXLPMGCHOLD(rxcdrhold_in),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(rxcdrhold_in),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(rxcdrhold_in),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(rxcdrhold_in),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(rx8b10ben_in[3]),
        .RXMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_318 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_319 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_320 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_321 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_322 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_323 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_324 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(rxcdrhold_in),
        .RXOSINTCFG({1'b1,1'b1,1'b0,1'b1}),
        .RXOSINTDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_30 ),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_31 ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_32 ),
        .RXOSINTSTROBESTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_33 ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_34 ),
        .RXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_35 ),
        .RXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_36 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(rx8b10ben_in[3]),
        .RXPCSRESET(1'b0),
        .RXPD(rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_37 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_38 ),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHOVRDEN(1'b0),
        .RXPLLCLKSEL({1'b0,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_39 ),
        .RXPOLARITY(rxpolarity_in[3]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_40 ),
        .RXPRBSLOCKED(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_41 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_42 ),
        .RXPROGDIVRESET(rxprogdivreset_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_43 ),
        .RXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_44 ),
        .RXRATE({1'b0,rxrate_in}),
        .RXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_45 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_46 ),
        .RXRESETDONE(rxresetdone_out[3]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_48 ),
        .RXSLIPDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_49 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_50 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_51 ),
        .RXSTARTOFSEQ({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_285 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_286 }),
        .RXSTATUS(rxstatus_out[11:9]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_52 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_53 ),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(rxuserrdy_in),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(rxvalid_out[3]),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(rx8b10ben_in[3]),
        .TXBUFDIFFCTRL({1'b0,1'b0,1'b0}),
        .TXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_287 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_288 }),
        .TXCOMFINISH(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_55 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[15:12],1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[3]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[7:6]}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:48]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDEEMPH(txdeemph_in),
        .TXDETECTRX(txdetectrx_in),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_56 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[3]),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXMAINCURSOR(txmaincursor_in[27:21]),
        .TXMARGIN(txmargin_in),
        .TXOUTCLK(txoutclk_out),
        .TXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_58 ),
        .TXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_59 ),
        .TXOUTCLKSEL(txoutclksel_in),
        .TXPCSRESET(1'b0),
        .TXPD(rxpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[3]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(1'b0),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_61 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPLLCLKSEL({1'b0,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[3]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(txpostcursor_in[19:15]),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR(txprecursor_in[19:15]),
        .TXPRECURSORINV(1'b0),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[3]),
        .TXPROGDIVRESET(rxprogdivreset_in),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_64 ),
        .TXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_65 ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,rxrate_in}),
        .TXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_66 ),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(txresetdone_out[3]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(txswing_in),
        .TXSYNCALLIN(txsyncallin_in),
        .TXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_68 ),
        .TXSYNCIN(GTHE3_CHANNEL_TXSYNCOUT),
        .TXSYNCMODE(1'b1),
        .TXSYNCOUT(GTHE3_CHANNEL_TXSYNCOUT),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(rxuserrdy_in),
        .TXUSRCLK(rxusrclk_in),
        .TXUSRCLK2(rxusrclk_in));
endmodule

(* ORIG_REF_NAME = "gtwizard_ultrascale_v1_7_9_gthe3_channel" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe3_channel_407
   (cplllock_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    pcierategen3_out,
    pciesynctxsyncdone_out,
    phystatus_out,
    rxelecidle_out,
    rxresetdone_out,
    rxvalid_out,
    txphaligndone_out,
    txprgdivresetdone_out,
    txresetdone_out,
    rxdata_out,
    rxctrl0_out,
    rxstatus_out,
    txpmaresetdone_out,
    cpllpd_in,
    dmonitorclk_in,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    gtrxreset_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    rx8b10ben_in,
    rxcdrhold_in,
    rxlpmen_in,
    rxpolarity_in,
    rxprogdivreset_in,
    rxuserrdy_in,
    rxusrclk_in,
    txdeemph_in,
    txdetectrx_in,
    txelecidle_in,
    txphdlypd_in,
    txswing_in,
    txsyncallin_in,
    txsyncout_out,
    txdata_in,
    \sync_reg[0] ,
    txctrl0_in,
    txctrl1_in,
    rxpd_in,
    rxrate_in,
    txmargin_in,
    txoutclksel_in,
    txpostcursor_in,
    txprecursor_in,
    txmaincursor_in,
    txctrl2_in);
  output [3:0]cplllock_out;
  output [3:0]gthtxn_out;
  output [3:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]pcierategen3_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]phystatus_out;
  output [3:0]rxelecidle_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxvalid_out;
  output [3:0]txphaligndone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]txresetdone_out;
  output [63:0]rxdata_out;
  output [23:0]rxctrl0_out;
  output [11:0]rxstatus_out;
  output [2:0]txpmaresetdone_out;
  input [0:0]cpllpd_in;
  input [0:0]dmonitorclk_in;
  input [3:0]gthrxn_in;
  input [3:0]gthrxp_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrxreset_in;
  input [0:0]pcierstidle_in;
  input [0:0]pciersttxsyncstart_in;
  input [3:0]rx8b10ben_in;
  input [0:0]rxcdrhold_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxpolarity_in;
  input [0:0]rxprogdivreset_in;
  input [0:0]rxuserrdy_in;
  input [0:0]rxusrclk_in;
  input [0:0]txdeemph_in;
  input [0:0]txdetectrx_in;
  input [3:0]txelecidle_in;
  input [3:0]txphdlypd_in;
  input [0:0]txswing_in;
  input [0:0]txsyncallin_in;
  input [0:0]txsyncout_out;
  input [63:0]txdata_in;
  input [0:0]\sync_reg[0] ;
  input [15:0]txctrl0_in;
  input [3:0]txctrl1_in;
  input [1:0]rxpd_in;
  input [1:0]rxrate_in;
  input [2:0]txmargin_in;
  input [2:0]txoutclksel_in;
  input [19:0]txpostcursor_in;
  input [19:0]txprecursor_in;
  input [27:0]txmaincursor_in;
  input [7:0]txctrl2_in;

  wire [3:0]cplllock_out;
  wire [0:0]cpllpd_in;
  wire [0:0]dmonitorclk_in;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_0 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_10 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_100 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_101 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_102 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_103 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_104 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_105 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_106 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_107 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_108 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_109 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_110 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_111 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_112 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_113 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_114 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_115 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_116 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_117 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_118 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_119 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_12 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_120 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_121 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_122 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_123 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_124 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_125 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_126 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_127 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_128 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_129 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_13 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_130 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_131 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_132 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_133 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_134 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_135 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_136 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_137 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_138 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_139 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_14 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_140 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_141 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_142 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_143 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_144 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_145 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_146 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_147 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_148 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_149 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_150 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_151 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_152 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_153 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_154 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_155 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_156 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_157 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_158 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_159 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_16 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_160 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_161 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_162 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_163 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_164 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_165 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_166 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_167 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_168 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_169 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_17 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_170 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_171 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_172 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_173 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_174 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_175 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_176 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_177 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_178 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_179 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_18 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_180 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_181 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_182 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_183 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_184 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_185 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_186 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_187 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_188 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_189 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_19 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_190 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_191 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_192 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_193 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_2 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_20 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_21 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_210 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_211 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_212 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_213 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_214 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_215 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_216 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_217 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_218 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_219 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_22 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_220 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_221 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_222 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_223 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_224 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_225 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_226 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_227 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_228 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_229 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_23 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_230 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_231 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_232 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_233 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_234 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_235 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_24 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_242 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_243 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_244 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_245 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_246 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_247 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_248 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_249 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_25 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_250 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_251 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_252 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_253 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_254 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_255 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_256 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_257 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_258 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_259 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_26 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_260 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_261 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_262 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_263 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_264 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_265 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_266 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_267 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_268 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_269 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_27 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_270 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_271 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_272 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_273 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_274 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_275 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_276 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_277 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_278 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_279 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_28 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_280 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_281 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_282 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_283 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_284 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_285 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_286 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_287 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_288 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_289 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_290 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_291 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_292 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_293 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_294 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_295 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_296 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_297 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_298 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_299 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_3 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_30 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_300 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_301 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_302 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_303 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_307 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_308 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_309 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_31 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_310 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_311 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_312 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_313 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_314 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_315 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_316 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_317 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_318 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_319 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_32 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_320 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_321 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_322 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_323 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_324 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_325 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_326 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_327 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_328 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_329 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_33 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_330 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_331 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_332 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_333 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_334 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_335 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_336 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_337 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_338 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_339 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_34 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_340 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_341 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_342 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_343 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_344 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_345 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_346 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_347 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_348 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_349 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_35 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_350 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_351 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_352 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_353 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_354 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_355 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_356 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_357 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_358 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_359 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_36 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_360 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_361 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_362 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_363 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_364 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_365 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_37 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_38 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_39 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_4 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_40 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_41 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_42 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_43 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_44 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_45 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_46 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_48 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_49 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_50 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_51 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_52 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_53 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_55 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_56 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_57 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_58 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_59 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_61 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_62 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_64 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_65 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_66 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_68 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_69 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_70 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_71 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_72 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_73 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_74 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_75 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_76 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_77 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_78 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_79 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_8 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_80 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_81 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_82 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_83 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_84 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_85 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_86 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_87 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_88 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_89 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_90 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_91 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_92 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_93 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_94 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_95 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_96 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_97 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_98 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_99 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_0 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_10 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_100 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_101 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_102 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_103 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_104 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_105 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_106 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_107 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_108 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_109 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_110 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_111 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_112 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_113 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_114 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_115 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_116 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_117 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_118 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_119 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_12 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_120 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_121 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_122 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_123 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_124 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_125 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_126 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_127 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_128 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_129 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_13 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_130 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_131 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_132 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_133 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_134 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_135 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_136 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_137 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_138 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_139 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_14 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_140 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_141 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_142 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_143 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_144 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_145 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_146 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_147 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_148 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_149 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_150 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_151 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_152 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_153 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_154 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_155 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_156 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_157 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_158 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_159 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_16 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_160 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_161 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_162 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_163 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_164 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_165 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_166 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_167 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_168 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_169 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_17 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_170 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_171 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_172 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_173 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_174 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_175 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_176 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_177 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_178 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_179 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_18 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_180 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_181 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_182 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_183 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_184 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_185 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_186 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_187 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_188 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_189 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_19 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_190 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_191 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_192 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_193 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_2 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_20 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_21 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_210 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_211 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_212 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_213 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_214 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_215 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_216 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_217 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_218 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_219 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_22 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_220 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_221 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_222 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_223 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_224 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_225 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_226 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_227 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_228 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_229 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_23 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_230 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_231 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_232 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_233 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_234 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_235 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_24 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_242 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_243 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_244 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_245 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_246 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_247 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_248 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_249 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_25 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_250 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_251 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_252 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_253 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_254 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_255 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_256 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_257 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_258 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_259 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_26 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_260 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_261 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_262 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_263 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_264 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_265 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_266 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_267 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_268 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_269 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_27 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_270 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_271 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_272 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_273 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_274 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_275 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_276 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_277 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_278 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_279 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_28 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_280 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_281 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_282 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_283 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_284 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_285 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_286 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_287 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_288 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_289 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_290 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_291 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_292 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_293 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_294 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_295 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_296 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_297 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_298 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_299 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_3 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_30 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_300 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_301 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_302 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_303 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_307 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_308 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_309 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_31 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_310 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_311 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_312 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_313 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_314 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_315 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_316 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_317 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_318 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_319 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_32 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_320 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_321 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_322 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_323 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_324 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_325 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_326 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_327 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_328 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_329 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_33 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_330 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_331 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_332 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_333 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_334 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_335 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_336 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_337 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_338 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_339 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_34 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_340 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_341 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_342 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_343 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_344 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_345 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_346 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_347 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_348 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_349 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_35 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_350 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_351 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_352 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_353 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_354 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_355 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_356 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_357 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_358 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_359 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_36 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_360 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_361 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_362 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_363 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_364 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_365 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_37 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_38 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_39 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_4 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_40 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_41 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_42 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_43 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_44 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_45 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_46 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_48 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_49 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_50 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_51 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_52 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_53 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_55 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_56 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_57 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_58 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_59 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_61 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_64 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_65 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_66 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_68 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_69 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_70 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_71 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_72 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_73 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_74 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_75 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_76 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_77 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_78 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_79 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_8 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_80 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_81 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_82 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_83 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_84 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_85 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_86 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_87 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_88 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_89 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_90 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_91 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_92 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_93 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_94 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_95 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_96 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_97 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_98 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_99 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_0 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_10 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_100 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_101 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_102 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_103 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_104 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_105 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_106 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_107 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_108 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_109 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_110 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_111 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_112 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_113 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_114 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_115 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_116 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_117 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_118 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_119 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_12 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_120 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_121 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_122 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_123 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_124 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_125 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_126 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_127 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_128 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_129 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_13 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_130 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_131 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_132 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_133 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_134 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_135 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_136 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_137 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_138 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_139 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_14 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_140 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_141 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_142 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_143 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_144 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_145 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_146 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_147 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_148 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_149 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_150 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_151 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_152 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_153 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_154 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_155 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_156 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_157 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_158 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_159 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_16 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_160 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_161 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_162 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_163 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_164 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_165 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_166 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_167 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_168 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_169 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_17 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_170 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_171 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_172 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_173 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_174 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_175 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_176 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_177 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_178 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_179 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_18 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_180 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_181 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_182 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_183 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_184 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_185 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_186 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_187 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_188 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_189 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_19 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_190 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_191 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_192 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_193 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_2 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_20 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_21 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_210 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_211 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_212 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_213 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_214 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_215 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_216 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_217 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_218 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_219 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_22 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_220 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_221 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_222 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_223 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_224 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_225 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_226 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_227 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_228 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_229 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_23 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_230 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_231 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_232 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_233 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_234 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_235 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_24 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_242 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_243 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_244 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_245 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_246 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_247 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_248 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_249 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_25 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_250 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_251 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_252 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_253 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_254 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_255 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_256 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_257 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_258 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_259 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_26 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_260 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_261 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_262 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_263 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_264 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_265 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_266 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_267 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_268 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_269 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_27 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_270 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_271 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_272 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_273 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_274 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_275 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_276 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_277 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_278 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_279 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_28 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_280 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_281 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_282 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_283 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_284 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_285 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_286 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_287 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_288 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_289 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_290 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_291 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_292 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_293 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_294 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_295 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_296 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_297 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_298 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_299 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_3 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_30 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_300 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_301 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_302 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_303 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_307 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_308 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_309 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_31 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_310 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_311 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_312 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_313 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_314 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_315 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_316 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_317 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_318 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_319 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_32 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_320 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_321 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_322 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_323 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_324 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_325 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_326 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_327 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_328 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_329 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_33 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_330 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_331 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_332 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_333 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_334 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_335 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_336 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_337 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_338 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_339 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_34 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_340 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_341 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_342 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_343 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_344 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_345 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_346 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_347 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_348 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_349 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_35 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_350 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_351 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_352 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_353 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_354 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_355 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_356 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_357 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_358 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_359 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_36 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_360 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_361 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_362 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_363 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_364 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_365 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_37 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_38 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_39 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_4 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_40 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_41 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_42 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_43 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_44 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_45 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_46 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_48 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_49 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_50 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_51 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_52 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_53 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_55 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_56 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_57 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_58 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_59 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_61 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_64 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_65 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_66 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_68 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_69 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_70 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_71 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_72 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_73 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_74 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_75 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_76 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_77 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_78 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_79 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_8 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_80 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_81 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_82 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_83 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_84 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_85 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_86 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_87 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_88 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_89 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_90 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_91 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_92 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_93 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_94 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_95 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_96 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_97 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_98 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_99 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_0 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_10 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_100 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_101 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_102 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_103 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_104 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_105 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_106 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_107 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_108 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_109 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_110 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_111 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_112 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_113 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_114 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_115 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_116 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_117 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_118 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_119 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_12 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_120 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_121 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_122 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_123 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_124 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_125 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_126 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_127 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_128 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_129 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_13 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_130 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_131 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_132 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_133 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_134 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_135 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_136 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_137 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_138 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_139 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_14 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_140 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_141 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_142 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_143 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_144 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_145 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_146 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_147 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_148 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_149 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_150 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_151 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_152 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_153 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_154 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_155 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_156 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_157 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_158 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_159 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_16 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_160 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_161 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_162 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_163 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_164 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_165 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_166 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_167 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_168 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_169 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_17 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_170 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_171 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_172 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_173 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_174 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_175 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_176 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_177 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_178 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_179 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_18 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_180 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_181 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_182 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_183 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_184 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_185 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_186 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_187 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_188 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_189 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_19 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_190 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_191 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_192 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_193 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_2 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_20 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_21 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_210 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_211 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_212 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_213 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_214 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_215 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_216 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_217 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_218 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_219 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_22 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_220 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_221 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_222 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_223 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_224 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_225 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_226 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_227 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_228 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_229 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_23 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_230 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_231 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_232 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_233 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_234 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_235 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_24 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_242 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_243 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_244 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_245 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_246 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_247 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_248 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_249 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_25 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_250 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_251 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_252 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_253 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_254 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_255 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_256 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_257 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_258 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_259 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_26 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_260 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_261 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_262 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_263 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_264 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_265 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_266 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_267 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_268 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_269 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_27 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_270 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_271 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_272 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_273 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_274 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_275 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_276 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_277 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_278 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_279 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_28 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_280 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_281 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_282 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_283 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_284 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_285 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_286 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_287 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_288 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_289 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_290 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_291 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_292 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_293 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_294 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_295 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_296 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_297 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_298 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_299 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_3 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_30 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_300 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_301 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_302 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_303 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_307 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_308 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_309 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_31 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_310 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_311 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_312 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_313 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_314 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_315 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_316 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_317 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_318 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_319 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_32 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_320 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_321 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_322 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_323 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_324 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_325 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_326 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_327 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_328 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_329 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_33 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_330 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_331 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_332 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_333 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_334 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_335 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_336 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_337 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_338 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_339 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_34 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_340 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_341 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_342 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_343 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_344 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_345 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_346 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_347 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_348 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_349 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_35 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_350 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_351 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_352 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_353 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_354 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_355 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_356 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_357 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_358 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_359 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_36 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_360 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_361 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_362 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_363 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_364 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_365 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_37 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_38 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_39 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_4 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_40 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_41 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_42 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_43 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_44 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_45 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_46 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_48 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_49 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_50 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_51 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_52 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_53 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_55 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_56 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_57 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_58 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_59 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_61 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_64 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_65 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_66 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_68 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_69 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_70 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_71 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_72 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_73 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_74 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_75 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_76 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_77 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_78 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_79 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_8 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_80 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_81 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_82 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_83 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_84 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_85 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_86 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_87 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_88 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_89 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_90 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_91 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_92 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_93 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_94 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_95 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_96 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_97 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_98 ;
  wire \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_99 ;
  wire [3:0]gthrxn_in;
  wire [3:0]gthrxp_in;
  wire [3:0]gthtxn_out;
  wire [3:0]gthtxp_out;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtrxreset_in;
  wire [3:0]pcierategen3_out;
  wire [0:0]pcierstidle_in;
  wire [0:0]pciersttxsyncstart_in;
  wire [3:0]pciesynctxsyncdone_out;
  wire [3:0]phystatus_out;
  wire [3:0]rx8b10ben_in;
  wire [0:0]rxcdrhold_in;
  wire [23:0]rxctrl0_out;
  wire [63:0]rxdata_out;
  wire [3:0]rxelecidle_out;
  wire [3:0]rxlpmen_in;
  wire [1:0]rxpd_in;
  wire [3:0]rxpolarity_in;
  wire [0:0]rxprogdivreset_in;
  wire [1:0]rxrate_in;
  wire [3:0]rxresetdone_out;
  wire [11:0]rxstatus_out;
  wire [0:0]rxuserrdy_in;
  wire [0:0]rxusrclk_in;
  wire [3:0]rxvalid_out;
  wire [0:0]\sync_reg[0] ;
  wire [15:0]txctrl0_in;
  wire [3:0]txctrl1_in;
  wire [7:0]txctrl2_in;
  wire [63:0]txdata_in;
  wire [0:0]txdeemph_in;
  wire [0:0]txdetectrx_in;
  wire [3:0]txelecidle_in;
  wire [27:0]txmaincursor_in;
  wire [2:0]txmargin_in;
  wire [2:0]txoutclksel_in;
  wire [3:0]txphaligndone_out;
  wire [3:0]txphdlypd_in;
  wire [2:0]txpmaresetdone_out;
  wire [19:0]txpostcursor_in;
  wire [19:0]txprecursor_in;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txresetdone_out;
  wire [0:0]txswing_in;
  wire [0:0]txsyncallin_in;
  wire [0:0]txsyncout_out;

  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE3_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'hF800),
    .ADAPT_CFG1(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(13),
    .CLK_COR_MIN_LAT(11),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h60F8),
    .CPLL_CFG1(16'hA4AC),
    .CPLL_CFG2(16'h0007),
    .CPLL_CFG3(6'h00),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_INIT_CFG1(8'h00),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DFE_D_X_REL_POS(1'b0),
    .DFE_VCM_COMP_EN(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .EVODD_PHI_CFG(11'b00000000000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(5'b00000),
    .GM_BIAS_SELECT(1'b0),
    .LOCAL_MASTER(1'b1),
    .OOBDIVCTL(2'b10),
    .OOB_PWRUP(1'b1),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_RXPCS_CFG_GEN3(16'h02A4),
    .PCIE_RXPMA_CFG(16'h0000),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h0000),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PCS_RSVD1(3'b000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PLL_SEL_MODE_GEN12(2'h0),
    .PLL_SEL_MODE_GEN3(2'h3),
    .PMA_RSV1(16'hF000),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(0),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(0),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0000),
    .RXCDR_CFG0_GEN3(16'h0000),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0756),
    .RXCDR_CFG2_GEN3(16'h07E6),
    .RXCDR_CFG3(16'h0000),
    .RXCDR_CFG3_GEN3(16'h0000),
    .RXCDR_CFG4(16'h0000),
    .RXCDR_CFG4_GEN3(16'h0000),
    .RXCDR_CFG5(16'h0000),
    .RXCDR_CFG5_GEN3(16'h0000),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG0(16'h4480),
    .RXCDR_LOCK_CFG1(16'h5FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h4000),
    .RXCFOK_CFG1(16'h0065),
    .RXCFOK_CFG2(16'h002E),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'h0002),
    .RXDFELPM_KL_CFG2(16'h0000),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h7870),
    .RXDFE_GC_CFG2(16'h0000),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0000),
    .RXDFE_H3_CFG0(16'h4000),
    .RXDFE_H3_CFG1(16'h0000),
    .RXDFE_H4_CFG0(16'h2000),
    .RXDFE_H4_CFG1(16'h0003),
    .RXDFE_H5_CFG0(16'h2000),
    .RXDFE_H5_CFG1(16'h0003),
    .RXDFE_H6_CFG0(16'h2000),
    .RXDFE_H6_CFG1(16'h0000),
    .RXDFE_H7_CFG0(16'h2000),
    .RXDFE_H7_CFG1(16'h0000),
    .RXDFE_H8_CFG0(16'h2000),
    .RXDFE_H8_CFG1(16'h0000),
    .RXDFE_H9_CFG0(16'h2000),
    .RXDFE_H9_CFG1(16'h0000),
    .RXDFE_HA_CFG0(16'h2000),
    .RXDFE_HA_CFG1(16'h0000),
    .RXDFE_HB_CFG0(16'h2000),
    .RXDFE_HB_CFG1(16'h0000),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h0000),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h0000),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h0000),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h0000),
    .RXDFE_OS_CFG0(16'h8000),
    .RXDFE_OS_CFG1(16'h0000),
    .RXDFE_UT_CFG0(16'h8000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_VP_CFG0(16'hAA00),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("Sigcfg_1"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h1000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h8000),
    .RXLPM_OS_CFG1(16'h0002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2020),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h6622),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b00),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b011),
    .RXPI_LPM(1'b0),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h0AB4),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_CTLE3_LPF(8'b00000001),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(3'b001),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b001),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(3'b001),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_HI_LR(1'b0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PROGDIV_CFG(0.000000),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(4),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_RES_CTRL(2'b00),
    .RX_SUM_VCMTUNE(4'b0000),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b000),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_WIDEMODE_CDR(1'b0),
    .RX_XCLK_SEL("RXDES"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1110),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL(1'b0),
    .SIM_VERSION(2),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATUR_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h0009),
    .TXDLY_LCFG(16'h0050),
    .TXDRVBIAS_N(4'b1010),
    .TXDRVBIAS_P(4'b1111),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h2020),
    .TXPHDLY_CFG1(16'h0075),
    .TXPH_CFG(16'h0980),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b011),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b1),
    .TXPI_LPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCD_CFG(6'b000010),
    .TX_DCD_EN(1'b0),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001101),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_EML_PHI_TUNE(1'b0),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001100),
    .TX_MARGIN_FULL_3(7'b1001010),
    .TX_MARGIN_FULL_4(7'b1001000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_MODE_SEL(3'b000),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PROGCLK_SEL("CPLL"),
    .TX_PROGDIV_CFG(10.000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(3'b100),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_XCLK_SEL("TXUSR"),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .WB_MODE(2'b00)) 
    \gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST 
       (.BUFGTCE({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_289 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_290 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_291 }),
        .BUFGTCEMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_292 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_293 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_294 }),
        .BUFGTDIV({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_357 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_358 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_359 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_360 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_361 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_362 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_363 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_364 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_365 }),
        .BUFGTRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_295 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_296 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_297 }),
        .BUFGTRSTMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_298 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_299 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_300 }),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_0 ),
        .CPLLLOCK(cplllock_out[0]),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in),
        .CPLLREFCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_2 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllpd_in),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(dmonitorclk_in),
        .DMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_258 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_259 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_260 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_261 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_262 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_263 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_264 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_265 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_266 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_267 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_268 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_269 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_270 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_271 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_272 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_273 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_274 }),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(dmonitorclk_in),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_210 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_211 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_212 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_213 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_214 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_215 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_216 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_217 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_218 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_219 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_220 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_221 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_222 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_223 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_224 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_225 }),
        .DRPEN(1'b0),
        .DRPRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_3 ),
        .DRPWE(1'b0),
        .EVODDPHICALDONE(1'b0),
        .EVODDPHICALSTART(1'b0),
        .EVODDPHIDRDEN(1'b0),
        .EVODDPHIDWREN(1'b0),
        .EVODDPHIXRDEN(1'b0),
        .EVODDPHIXWREN(1'b0),
        .EYESCANDATAERROR(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_4 ),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(gthrxn_in[0]),
        .GTHRXP(gthrxp_in[0]),
        .GTHTXN(gthtxn_out[0]),
        .GTHTXP(gthtxp_out[0]),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(gtpowergood_out[0]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_8 ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_in),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(gtrxreset_in),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .LPBKRXTXSEREN(1'b0),
        .LPBKTXRXSEREN(1'b0),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(pcierategen3_out[0]),
        .PCIERATEIDLE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_10 ),
        .PCIERATEQPLLPD({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_275 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_276 }),
        .PCIERATEQPLLRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_277 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_278 }),
        .PCIERSTIDLE(pcierstidle_in),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[0]),
        .PCIEUSERGEN3RDY(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_12 ),
        .PCIEUSERPHYSTATUSRST(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_13 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_14 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sync_reg[0] ,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_70 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_71 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_72 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_73 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_74 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_75 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_76 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_77 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_78 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_79 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_80 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_81 }),
        .PHYSTATUS(phystatus_out[0]),
        .PINRSRVDAS({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_325 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_326 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_327 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_328 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_329 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_330 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_331 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_332 }),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0CLK(1'b0),
        .QPLL0REFCLK(1'b0),
        .QPLL1CLK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_16 ),
        .RESETOVRD(1'b0),
        .RSTCLKENTX(1'b0),
        .RX8B10BEN(rx8b10ben_in[0]),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_301 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_302 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_303 }),
        .RXBYTEISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_17 ),
        .RXBYTEREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_18 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(rxcdrhold_in),
        .RXCDRLOCK(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_19 ),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_20 ),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_21 ),
        .RXCHANISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_22 ),
        .RXCHANREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_23 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_307 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_308 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_309 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_310 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_311 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_279 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_280 }),
        .RXCOMINITDET(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_24 ),
        .RXCOMMADET(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_25 ),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_26 ),
        .RXCOMWAKEDET(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_27 ),
        .RXCTRL0({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_226 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_227 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_228 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_229 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_230 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_231 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_232 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_233 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_234 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_235 ,rxctrl0_out[5:0]}),
        .RXCTRL1({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_242 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_243 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_244 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_245 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_246 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_247 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_248 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_249 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_250 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_251 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_252 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_253 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_254 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_255 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_256 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_257 }),
        .RXCTRL2({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_333 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_334 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_335 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_336 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_337 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_338 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_339 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_340 }),
        .RXCTRL3({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_341 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_342 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_343 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_344 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_345 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_346 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_347 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_348 }),
        .RXDATA({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_82 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_83 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_84 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_85 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_86 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_87 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_88 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_89 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_90 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_91 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_92 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_93 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_94 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_95 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_96 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_97 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_98 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_99 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_100 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_101 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_102 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_103 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_104 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_105 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_106 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_107 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_108 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_109 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_110 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_111 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_112 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_113 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_114 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_115 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_116 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_117 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_118 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_119 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_120 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_121 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_122 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_123 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_124 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_125 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_126 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_127 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_128 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_129 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_130 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_131 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_132 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_133 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_134 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_135 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_136 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_137 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_138 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_139 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_140 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_141 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_142 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_143 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_144 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_145 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_146 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_147 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_148 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_149 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_150 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_151 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_152 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_153 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_154 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_155 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_156 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_157 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_158 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_159 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_160 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_161 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_162 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_163 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_164 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_165 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_166 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_167 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_168 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_169 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_170 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_171 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_172 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_173 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_174 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_175 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_176 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_177 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_178 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_179 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_180 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_181 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_182 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_183 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_184 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_185 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_186 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_187 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_188 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_189 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_190 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_191 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_192 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_193 ,rxdata_out[15:0]}),
        .RXDATAEXTENDRSVD({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_349 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_350 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_351 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_352 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_353 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_354 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_355 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_356 }),
        .RXDATAVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_281 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_282 }),
        .RXDFEAGCCTRL({1'b0,1'b1}),
        .RXDFEAGCHOLD(rxcdrhold_in),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFELFHOLD(rxcdrhold_in),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(rxcdrhold_in),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(rxcdrhold_in),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(rxcdrhold_in),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(rxcdrhold_in),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(rxcdrhold_in),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(rxcdrhold_in),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(rxcdrhold_in),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(rxcdrhold_in),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(rxcdrhold_in),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(rxcdrhold_in),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(rxcdrhold_in),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(rxcdrhold_in),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(rxcdrhold_in),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(rxcdrhold_in),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(rxcdrhold_in),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(rxcdrhold_in),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_28 ),
        .RXELECIDLE(rxelecidle_out[0]),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_312 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_313 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_314 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_315 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_316 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_317 }),
        .RXHEADERVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_283 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_284 }),
        .RXLATCLK(1'b0),
        .RXLPMEN(rxlpmen_in[0]),
        .RXLPMGCHOLD(rxcdrhold_in),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(rxcdrhold_in),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(rxcdrhold_in),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(rxcdrhold_in),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(rx8b10ben_in[0]),
        .RXMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_318 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_319 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_320 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_321 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_322 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_323 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_324 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(rxcdrhold_in),
        .RXOSINTCFG({1'b1,1'b1,1'b0,1'b1}),
        .RXOSINTDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_30 ),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_31 ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_32 ),
        .RXOSINTSTROBESTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_33 ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_34 ),
        .RXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_35 ),
        .RXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_36 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(rx8b10ben_in[0]),
        .RXPCSRESET(1'b0),
        .RXPD(rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_37 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_38 ),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHOVRDEN(1'b0),
        .RXPLLCLKSEL({1'b0,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_39 ),
        .RXPOLARITY(rxpolarity_in[0]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_40 ),
        .RXPRBSLOCKED(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_41 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_42 ),
        .RXPROGDIVRESET(rxprogdivreset_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_43 ),
        .RXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_44 ),
        .RXRATE({1'b0,rxrate_in}),
        .RXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_45 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_46 ),
        .RXRESETDONE(rxresetdone_out[0]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_48 ),
        .RXSLIPDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_49 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_50 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_51 ),
        .RXSTARTOFSEQ({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_285 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_286 }),
        .RXSTATUS(rxstatus_out[2:0]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_52 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_53 ),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(rxuserrdy_in),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(rxvalid_out[0]),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(rx8b10ben_in[0]),
        .TXBUFDIFFCTRL({1'b0,1'b0,1'b0}),
        .TXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_287 ,\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_288 }),
        .TXCOMFINISH(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_55 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[3:0],1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[0]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[1:0]}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[15:0]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDEEMPH(txdeemph_in),
        .TXDETECTRX(txdetectrx_in),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_56 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[0]),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXMAINCURSOR(txmaincursor_in[6:0]),
        .TXMARGIN(txmargin_in),
        .TXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_57 ),
        .TXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_58 ),
        .TXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_59 ),
        .TXOUTCLKSEL(txoutclksel_in),
        .TXPCSRESET(1'b0),
        .TXPD(rxpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[0]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(txphdlypd_in[0]),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_61 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPLLCLKSEL({1'b0,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_62 ),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(txpostcursor_in[4:0]),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR(txprecursor_in[4:0]),
        .TXPRECURSORINV(1'b0),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[0]),
        .TXPROGDIVRESET(rxprogdivreset_in),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_64 ),
        .TXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_65 ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,rxrate_in}),
        .TXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_66 ),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(txresetdone_out[0]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(txswing_in),
        .TXSYNCALLIN(txsyncallin_in),
        .TXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_68 ),
        .TXSYNCIN(txsyncout_out),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST_n_69 ),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(rxuserrdy_in),
        .TXUSRCLK(rxusrclk_in),
        .TXUSRCLK2(rxusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE3_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'hF800),
    .ADAPT_CFG1(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(13),
    .CLK_COR_MIN_LAT(11),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h60F8),
    .CPLL_CFG1(16'hA4AC),
    .CPLL_CFG2(16'h0007),
    .CPLL_CFG3(6'h00),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_INIT_CFG1(8'h00),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DFE_D_X_REL_POS(1'b0),
    .DFE_VCM_COMP_EN(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .EVODD_PHI_CFG(11'b00000000000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(5'b00000),
    .GM_BIAS_SELECT(1'b0),
    .LOCAL_MASTER(1'b1),
    .OOBDIVCTL(2'b10),
    .OOB_PWRUP(1'b1),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_RXPCS_CFG_GEN3(16'h02A4),
    .PCIE_RXPMA_CFG(16'h0000),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h0000),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PCS_RSVD1(3'b000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PLL_SEL_MODE_GEN12(2'h0),
    .PLL_SEL_MODE_GEN3(2'h3),
    .PMA_RSV1(16'hF000),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(0),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(0),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0000),
    .RXCDR_CFG0_GEN3(16'h0000),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0756),
    .RXCDR_CFG2_GEN3(16'h07E6),
    .RXCDR_CFG3(16'h0000),
    .RXCDR_CFG3_GEN3(16'h0000),
    .RXCDR_CFG4(16'h0000),
    .RXCDR_CFG4_GEN3(16'h0000),
    .RXCDR_CFG5(16'h0000),
    .RXCDR_CFG5_GEN3(16'h0000),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG0(16'h4480),
    .RXCDR_LOCK_CFG1(16'h5FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h4000),
    .RXCFOK_CFG1(16'h0065),
    .RXCFOK_CFG2(16'h002E),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'h0002),
    .RXDFELPM_KL_CFG2(16'h0000),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h7870),
    .RXDFE_GC_CFG2(16'h0000),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0000),
    .RXDFE_H3_CFG0(16'h4000),
    .RXDFE_H3_CFG1(16'h0000),
    .RXDFE_H4_CFG0(16'h2000),
    .RXDFE_H4_CFG1(16'h0003),
    .RXDFE_H5_CFG0(16'h2000),
    .RXDFE_H5_CFG1(16'h0003),
    .RXDFE_H6_CFG0(16'h2000),
    .RXDFE_H6_CFG1(16'h0000),
    .RXDFE_H7_CFG0(16'h2000),
    .RXDFE_H7_CFG1(16'h0000),
    .RXDFE_H8_CFG0(16'h2000),
    .RXDFE_H8_CFG1(16'h0000),
    .RXDFE_H9_CFG0(16'h2000),
    .RXDFE_H9_CFG1(16'h0000),
    .RXDFE_HA_CFG0(16'h2000),
    .RXDFE_HA_CFG1(16'h0000),
    .RXDFE_HB_CFG0(16'h2000),
    .RXDFE_HB_CFG1(16'h0000),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h0000),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h0000),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h0000),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h0000),
    .RXDFE_OS_CFG0(16'h8000),
    .RXDFE_OS_CFG1(16'h0000),
    .RXDFE_UT_CFG0(16'h8000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_VP_CFG0(16'hAA00),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("Sigcfg_1"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h1000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h8000),
    .RXLPM_OS_CFG1(16'h0002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2020),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h6622),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b00),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b011),
    .RXPI_LPM(1'b0),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h0AB4),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_CTLE3_LPF(8'b00000001),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(3'b001),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b001),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(3'b001),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_HI_LR(1'b0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PROGDIV_CFG(0.000000),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(4),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_RES_CTRL(2'b00),
    .RX_SUM_VCMTUNE(4'b0000),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b000),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_WIDEMODE_CDR(1'b0),
    .RX_XCLK_SEL("RXDES"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1110),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL(1'b0),
    .SIM_VERSION(2),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATUR_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h0009),
    .TXDLY_LCFG(16'h0050),
    .TXDRVBIAS_N(4'b1010),
    .TXDRVBIAS_P(4'b1111),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h2020),
    .TXPHDLY_CFG1(16'h0075),
    .TXPH_CFG(16'h0980),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b011),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b1),
    .TXPI_LPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCD_CFG(6'b000010),
    .TX_DCD_EN(1'b0),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001101),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_EML_PHI_TUNE(1'b0),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001100),
    .TX_MARGIN_FULL_3(7'b1001010),
    .TX_MARGIN_FULL_4(7'b1001000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_MODE_SEL(3'b000),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PROGCLK_SEL("CPLL"),
    .TX_PROGDIV_CFG(10.000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(3'b100),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_XCLK_SEL("TXUSR"),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .WB_MODE(2'b00)) 
    \gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST 
       (.BUFGTCE({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_289 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_290 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_291 }),
        .BUFGTCEMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_292 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_293 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_294 }),
        .BUFGTDIV({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_357 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_358 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_359 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_360 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_361 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_362 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_363 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_364 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_365 }),
        .BUFGTRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_295 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_296 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_297 }),
        .BUFGTRSTMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_298 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_299 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_300 }),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_0 ),
        .CPLLLOCK(cplllock_out[1]),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in),
        .CPLLREFCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_2 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllpd_in),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(dmonitorclk_in),
        .DMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_258 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_259 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_260 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_261 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_262 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_263 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_264 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_265 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_266 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_267 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_268 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_269 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_270 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_271 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_272 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_273 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_274 }),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(dmonitorclk_in),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_210 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_211 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_212 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_213 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_214 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_215 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_216 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_217 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_218 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_219 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_220 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_221 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_222 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_223 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_224 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_225 }),
        .DRPEN(1'b0),
        .DRPRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_3 ),
        .DRPWE(1'b0),
        .EVODDPHICALDONE(1'b0),
        .EVODDPHICALSTART(1'b0),
        .EVODDPHIDRDEN(1'b0),
        .EVODDPHIDWREN(1'b0),
        .EVODDPHIXRDEN(1'b0),
        .EVODDPHIXWREN(1'b0),
        .EYESCANDATAERROR(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_4 ),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(gthrxn_in[1]),
        .GTHRXP(gthrxp_in[1]),
        .GTHTXN(gthtxn_out[1]),
        .GTHTXP(gthtxp_out[1]),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(gtpowergood_out[1]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_8 ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_in),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(gtrxreset_in),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .LPBKRXTXSEREN(1'b0),
        .LPBKTXRXSEREN(1'b0),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(pcierategen3_out[1]),
        .PCIERATEIDLE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_10 ),
        .PCIERATEQPLLPD({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_275 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_276 }),
        .PCIERATEQPLLRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_277 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_278 }),
        .PCIERSTIDLE(pcierstidle_in),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[1]),
        .PCIEUSERGEN3RDY(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_12 ),
        .PCIEUSERPHYSTATUSRST(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_13 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_14 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sync_reg[0] ,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_70 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_71 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_72 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_73 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_74 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_75 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_76 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_77 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_78 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_79 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_80 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_81 }),
        .PHYSTATUS(phystatus_out[1]),
        .PINRSRVDAS({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_325 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_326 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_327 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_328 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_329 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_330 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_331 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_332 }),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0CLK(1'b0),
        .QPLL0REFCLK(1'b0),
        .QPLL1CLK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_16 ),
        .RESETOVRD(1'b0),
        .RSTCLKENTX(1'b0),
        .RX8B10BEN(rx8b10ben_in[1]),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_301 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_302 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_303 }),
        .RXBYTEISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_17 ),
        .RXBYTEREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_18 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(rxcdrhold_in),
        .RXCDRLOCK(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_19 ),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_20 ),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_21 ),
        .RXCHANISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_22 ),
        .RXCHANREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_23 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_307 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_308 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_309 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_310 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_311 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_279 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_280 }),
        .RXCOMINITDET(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_24 ),
        .RXCOMMADET(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_25 ),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_26 ),
        .RXCOMWAKEDET(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_27 ),
        .RXCTRL0({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_226 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_227 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_228 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_229 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_230 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_231 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_232 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_233 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_234 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_235 ,rxctrl0_out[11:6]}),
        .RXCTRL1({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_242 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_243 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_244 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_245 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_246 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_247 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_248 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_249 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_250 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_251 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_252 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_253 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_254 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_255 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_256 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_257 }),
        .RXCTRL2({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_333 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_334 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_335 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_336 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_337 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_338 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_339 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_340 }),
        .RXCTRL3({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_341 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_342 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_343 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_344 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_345 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_346 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_347 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_348 }),
        .RXDATA({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_82 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_83 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_84 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_85 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_86 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_87 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_88 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_89 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_90 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_91 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_92 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_93 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_94 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_95 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_96 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_97 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_98 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_99 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_100 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_101 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_102 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_103 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_104 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_105 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_106 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_107 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_108 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_109 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_110 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_111 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_112 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_113 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_114 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_115 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_116 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_117 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_118 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_119 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_120 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_121 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_122 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_123 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_124 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_125 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_126 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_127 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_128 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_129 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_130 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_131 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_132 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_133 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_134 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_135 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_136 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_137 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_138 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_139 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_140 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_141 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_142 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_143 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_144 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_145 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_146 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_147 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_148 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_149 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_150 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_151 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_152 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_153 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_154 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_155 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_156 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_157 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_158 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_159 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_160 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_161 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_162 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_163 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_164 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_165 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_166 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_167 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_168 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_169 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_170 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_171 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_172 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_173 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_174 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_175 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_176 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_177 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_178 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_179 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_180 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_181 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_182 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_183 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_184 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_185 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_186 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_187 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_188 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_189 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_190 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_191 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_192 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_193 ,rxdata_out[31:16]}),
        .RXDATAEXTENDRSVD({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_349 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_350 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_351 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_352 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_353 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_354 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_355 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_356 }),
        .RXDATAVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_281 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_282 }),
        .RXDFEAGCCTRL({1'b0,1'b1}),
        .RXDFEAGCHOLD(rxcdrhold_in),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFELFHOLD(rxcdrhold_in),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(rxcdrhold_in),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(rxcdrhold_in),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(rxcdrhold_in),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(rxcdrhold_in),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(rxcdrhold_in),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(rxcdrhold_in),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(rxcdrhold_in),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(rxcdrhold_in),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(rxcdrhold_in),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(rxcdrhold_in),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(rxcdrhold_in),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(rxcdrhold_in),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(rxcdrhold_in),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(rxcdrhold_in),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(rxcdrhold_in),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(rxcdrhold_in),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_28 ),
        .RXELECIDLE(rxelecidle_out[1]),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_312 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_313 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_314 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_315 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_316 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_317 }),
        .RXHEADERVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_283 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_284 }),
        .RXLATCLK(1'b0),
        .RXLPMEN(rxlpmen_in[1]),
        .RXLPMGCHOLD(rxcdrhold_in),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(rxcdrhold_in),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(rxcdrhold_in),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(rxcdrhold_in),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(rx8b10ben_in[1]),
        .RXMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_318 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_319 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_320 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_321 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_322 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_323 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_324 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(rxcdrhold_in),
        .RXOSINTCFG({1'b1,1'b1,1'b0,1'b1}),
        .RXOSINTDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_30 ),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_31 ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_32 ),
        .RXOSINTSTROBESTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_33 ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_34 ),
        .RXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_35 ),
        .RXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_36 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(rx8b10ben_in[1]),
        .RXPCSRESET(1'b0),
        .RXPD(rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_37 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_38 ),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHOVRDEN(1'b0),
        .RXPLLCLKSEL({1'b0,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_39 ),
        .RXPOLARITY(rxpolarity_in[1]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_40 ),
        .RXPRBSLOCKED(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_41 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_42 ),
        .RXPROGDIVRESET(rxprogdivreset_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_43 ),
        .RXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_44 ),
        .RXRATE({1'b0,rxrate_in}),
        .RXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_45 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_46 ),
        .RXRESETDONE(rxresetdone_out[1]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_48 ),
        .RXSLIPDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_49 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_50 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_51 ),
        .RXSTARTOFSEQ({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_285 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_286 }),
        .RXSTATUS(rxstatus_out[5:3]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_52 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_53 ),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(rxuserrdy_in),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(rxvalid_out[1]),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(rx8b10ben_in[1]),
        .TXBUFDIFFCTRL({1'b0,1'b0,1'b0}),
        .TXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_287 ,\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_288 }),
        .TXCOMFINISH(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_55 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:4],1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[1]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[3:2]}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[31:16]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDEEMPH(txdeemph_in),
        .TXDETECTRX(txdetectrx_in),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_56 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[1]),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXMAINCURSOR(txmaincursor_in[13:7]),
        .TXMARGIN(txmargin_in),
        .TXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_57 ),
        .TXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_58 ),
        .TXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_59 ),
        .TXOUTCLKSEL(txoutclksel_in),
        .TXPCSRESET(1'b0),
        .TXPD(rxpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[1]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(txphdlypd_in[1]),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_61 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPLLCLKSEL({1'b0,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[0]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(txpostcursor_in[9:5]),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR(txprecursor_in[9:5]),
        .TXPRECURSORINV(1'b0),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[1]),
        .TXPROGDIVRESET(rxprogdivreset_in),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_64 ),
        .TXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_65 ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,rxrate_in}),
        .TXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_66 ),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(txresetdone_out[1]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(txswing_in),
        .TXSYNCALLIN(txsyncallin_in),
        .TXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_68 ),
        .TXSYNCIN(txsyncout_out),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[1].GTHE3_CHANNEL_PRIM_INST_n_69 ),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(rxuserrdy_in),
        .TXUSRCLK(rxusrclk_in),
        .TXUSRCLK2(rxusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE3_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'hF800),
    .ADAPT_CFG1(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(13),
    .CLK_COR_MIN_LAT(11),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h60F8),
    .CPLL_CFG1(16'hA4AC),
    .CPLL_CFG2(16'h0007),
    .CPLL_CFG3(6'h00),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_INIT_CFG1(8'h00),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DFE_D_X_REL_POS(1'b0),
    .DFE_VCM_COMP_EN(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .EVODD_PHI_CFG(11'b00000000000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(5'b00000),
    .GM_BIAS_SELECT(1'b0),
    .LOCAL_MASTER(1'b1),
    .OOBDIVCTL(2'b10),
    .OOB_PWRUP(1'b1),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_RXPCS_CFG_GEN3(16'h02A4),
    .PCIE_RXPMA_CFG(16'h0000),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h0000),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PCS_RSVD1(3'b000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PLL_SEL_MODE_GEN12(2'h0),
    .PLL_SEL_MODE_GEN3(2'h3),
    .PMA_RSV1(16'hF000),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(0),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(0),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0000),
    .RXCDR_CFG0_GEN3(16'h0000),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0756),
    .RXCDR_CFG2_GEN3(16'h07E6),
    .RXCDR_CFG3(16'h0000),
    .RXCDR_CFG3_GEN3(16'h0000),
    .RXCDR_CFG4(16'h0000),
    .RXCDR_CFG4_GEN3(16'h0000),
    .RXCDR_CFG5(16'h0000),
    .RXCDR_CFG5_GEN3(16'h0000),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG0(16'h4480),
    .RXCDR_LOCK_CFG1(16'h5FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h4000),
    .RXCFOK_CFG1(16'h0065),
    .RXCFOK_CFG2(16'h002E),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'h0002),
    .RXDFELPM_KL_CFG2(16'h0000),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h7870),
    .RXDFE_GC_CFG2(16'h0000),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0000),
    .RXDFE_H3_CFG0(16'h4000),
    .RXDFE_H3_CFG1(16'h0000),
    .RXDFE_H4_CFG0(16'h2000),
    .RXDFE_H4_CFG1(16'h0003),
    .RXDFE_H5_CFG0(16'h2000),
    .RXDFE_H5_CFG1(16'h0003),
    .RXDFE_H6_CFG0(16'h2000),
    .RXDFE_H6_CFG1(16'h0000),
    .RXDFE_H7_CFG0(16'h2000),
    .RXDFE_H7_CFG1(16'h0000),
    .RXDFE_H8_CFG0(16'h2000),
    .RXDFE_H8_CFG1(16'h0000),
    .RXDFE_H9_CFG0(16'h2000),
    .RXDFE_H9_CFG1(16'h0000),
    .RXDFE_HA_CFG0(16'h2000),
    .RXDFE_HA_CFG1(16'h0000),
    .RXDFE_HB_CFG0(16'h2000),
    .RXDFE_HB_CFG1(16'h0000),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h0000),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h0000),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h0000),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h0000),
    .RXDFE_OS_CFG0(16'h8000),
    .RXDFE_OS_CFG1(16'h0000),
    .RXDFE_UT_CFG0(16'h8000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_VP_CFG0(16'hAA00),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("Sigcfg_1"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h1000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h8000),
    .RXLPM_OS_CFG1(16'h0002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2020),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h6622),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b00),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b011),
    .RXPI_LPM(1'b0),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h0AB4),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_CTLE3_LPF(8'b00000001),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(3'b001),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b001),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(3'b001),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_HI_LR(1'b0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PROGDIV_CFG(0.000000),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(4),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_RES_CTRL(2'b00),
    .RX_SUM_VCMTUNE(4'b0000),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b000),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_WIDEMODE_CDR(1'b0),
    .RX_XCLK_SEL("RXDES"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1110),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL(1'b0),
    .SIM_VERSION(2),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATUR_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h0009),
    .TXDLY_LCFG(16'h0050),
    .TXDRVBIAS_N(4'b1010),
    .TXDRVBIAS_P(4'b1111),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h2020),
    .TXPHDLY_CFG1(16'h0075),
    .TXPH_CFG(16'h0980),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b011),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b1),
    .TXPI_LPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCD_CFG(6'b000010),
    .TX_DCD_EN(1'b0),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001101),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_EML_PHI_TUNE(1'b0),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001100),
    .TX_MARGIN_FULL_3(7'b1001010),
    .TX_MARGIN_FULL_4(7'b1001000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_MODE_SEL(3'b000),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PROGCLK_SEL("CPLL"),
    .TX_PROGDIV_CFG(10.000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(3'b100),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_XCLK_SEL("TXUSR"),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .WB_MODE(2'b00)) 
    \gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST 
       (.BUFGTCE({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_289 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_290 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_291 }),
        .BUFGTCEMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_292 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_293 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_294 }),
        .BUFGTDIV({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_357 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_358 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_359 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_360 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_361 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_362 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_363 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_364 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_365 }),
        .BUFGTRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_295 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_296 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_297 }),
        .BUFGTRSTMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_298 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_299 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_300 }),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_0 ),
        .CPLLLOCK(cplllock_out[2]),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in),
        .CPLLREFCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_2 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllpd_in),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(dmonitorclk_in),
        .DMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_258 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_259 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_260 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_261 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_262 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_263 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_264 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_265 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_266 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_267 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_268 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_269 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_270 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_271 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_272 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_273 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_274 }),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(dmonitorclk_in),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_210 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_211 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_212 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_213 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_214 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_215 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_216 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_217 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_218 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_219 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_220 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_221 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_222 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_223 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_224 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_225 }),
        .DRPEN(1'b0),
        .DRPRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_3 ),
        .DRPWE(1'b0),
        .EVODDPHICALDONE(1'b0),
        .EVODDPHICALSTART(1'b0),
        .EVODDPHIDRDEN(1'b0),
        .EVODDPHIDWREN(1'b0),
        .EVODDPHIXRDEN(1'b0),
        .EVODDPHIXWREN(1'b0),
        .EYESCANDATAERROR(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_4 ),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(gthrxn_in[2]),
        .GTHRXP(gthrxp_in[2]),
        .GTHTXN(gthtxn_out[2]),
        .GTHTXP(gthtxp_out[2]),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(gtpowergood_out[2]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_8 ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_in),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(gtrxreset_in),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .LPBKRXTXSEREN(1'b0),
        .LPBKTXRXSEREN(1'b0),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(pcierategen3_out[2]),
        .PCIERATEIDLE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_10 ),
        .PCIERATEQPLLPD({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_275 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_276 }),
        .PCIERATEQPLLRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_277 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_278 }),
        .PCIERSTIDLE(pcierstidle_in),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[2]),
        .PCIEUSERGEN3RDY(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_12 ),
        .PCIEUSERPHYSTATUSRST(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_13 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_14 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sync_reg[0] ,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_70 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_71 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_72 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_73 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_74 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_75 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_76 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_77 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_78 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_79 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_80 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_81 }),
        .PHYSTATUS(phystatus_out[2]),
        .PINRSRVDAS({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_325 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_326 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_327 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_328 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_329 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_330 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_331 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_332 }),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0CLK(1'b0),
        .QPLL0REFCLK(1'b0),
        .QPLL1CLK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_16 ),
        .RESETOVRD(1'b0),
        .RSTCLKENTX(1'b0),
        .RX8B10BEN(rx8b10ben_in[2]),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_301 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_302 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_303 }),
        .RXBYTEISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_17 ),
        .RXBYTEREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_18 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(rxcdrhold_in),
        .RXCDRLOCK(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_19 ),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_20 ),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_21 ),
        .RXCHANISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_22 ),
        .RXCHANREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_23 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_307 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_308 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_309 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_310 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_311 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_279 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_280 }),
        .RXCOMINITDET(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_24 ),
        .RXCOMMADET(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_25 ),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_26 ),
        .RXCOMWAKEDET(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_27 ),
        .RXCTRL0({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_226 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_227 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_228 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_229 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_230 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_231 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_232 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_233 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_234 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_235 ,rxctrl0_out[17:12]}),
        .RXCTRL1({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_242 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_243 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_244 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_245 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_246 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_247 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_248 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_249 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_250 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_251 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_252 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_253 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_254 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_255 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_256 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_257 }),
        .RXCTRL2({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_333 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_334 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_335 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_336 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_337 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_338 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_339 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_340 }),
        .RXCTRL3({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_341 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_342 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_343 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_344 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_345 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_346 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_347 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_348 }),
        .RXDATA({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_82 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_83 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_84 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_85 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_86 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_87 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_88 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_89 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_90 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_91 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_92 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_93 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_94 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_95 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_96 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_97 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_98 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_99 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_100 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_101 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_102 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_103 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_104 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_105 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_106 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_107 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_108 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_109 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_110 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_111 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_112 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_113 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_114 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_115 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_116 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_117 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_118 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_119 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_120 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_121 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_122 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_123 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_124 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_125 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_126 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_127 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_128 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_129 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_130 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_131 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_132 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_133 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_134 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_135 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_136 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_137 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_138 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_139 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_140 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_141 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_142 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_143 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_144 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_145 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_146 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_147 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_148 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_149 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_150 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_151 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_152 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_153 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_154 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_155 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_156 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_157 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_158 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_159 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_160 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_161 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_162 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_163 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_164 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_165 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_166 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_167 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_168 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_169 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_170 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_171 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_172 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_173 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_174 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_175 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_176 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_177 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_178 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_179 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_180 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_181 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_182 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_183 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_184 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_185 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_186 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_187 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_188 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_189 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_190 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_191 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_192 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_193 ,rxdata_out[47:32]}),
        .RXDATAEXTENDRSVD({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_349 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_350 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_351 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_352 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_353 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_354 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_355 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_356 }),
        .RXDATAVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_281 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_282 }),
        .RXDFEAGCCTRL({1'b0,1'b1}),
        .RXDFEAGCHOLD(rxcdrhold_in),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFELFHOLD(rxcdrhold_in),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(rxcdrhold_in),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(rxcdrhold_in),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(rxcdrhold_in),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(rxcdrhold_in),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(rxcdrhold_in),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(rxcdrhold_in),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(rxcdrhold_in),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(rxcdrhold_in),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(rxcdrhold_in),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(rxcdrhold_in),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(rxcdrhold_in),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(rxcdrhold_in),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(rxcdrhold_in),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(rxcdrhold_in),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(rxcdrhold_in),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(rxcdrhold_in),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_28 ),
        .RXELECIDLE(rxelecidle_out[2]),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_312 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_313 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_314 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_315 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_316 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_317 }),
        .RXHEADERVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_283 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_284 }),
        .RXLATCLK(1'b0),
        .RXLPMEN(rxlpmen_in[2]),
        .RXLPMGCHOLD(rxcdrhold_in),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(rxcdrhold_in),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(rxcdrhold_in),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(rxcdrhold_in),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(rx8b10ben_in[2]),
        .RXMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_318 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_319 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_320 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_321 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_322 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_323 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_324 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(rxcdrhold_in),
        .RXOSINTCFG({1'b1,1'b1,1'b0,1'b1}),
        .RXOSINTDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_30 ),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_31 ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_32 ),
        .RXOSINTSTROBESTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_33 ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_34 ),
        .RXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_35 ),
        .RXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_36 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(rx8b10ben_in[2]),
        .RXPCSRESET(1'b0),
        .RXPD(rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_37 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_38 ),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHOVRDEN(1'b0),
        .RXPLLCLKSEL({1'b0,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_39 ),
        .RXPOLARITY(rxpolarity_in[2]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_40 ),
        .RXPRBSLOCKED(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_41 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_42 ),
        .RXPROGDIVRESET(rxprogdivreset_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_43 ),
        .RXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_44 ),
        .RXRATE({1'b0,rxrate_in}),
        .RXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_45 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_46 ),
        .RXRESETDONE(rxresetdone_out[2]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_48 ),
        .RXSLIPDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_49 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_50 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_51 ),
        .RXSTARTOFSEQ({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_285 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_286 }),
        .RXSTATUS(rxstatus_out[8:6]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_52 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_53 ),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(rxuserrdy_in),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(rxvalid_out[2]),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(rx8b10ben_in[2]),
        .TXBUFDIFFCTRL({1'b0,1'b0,1'b0}),
        .TXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_287 ,\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_288 }),
        .TXCOMFINISH(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_55 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[11:8],1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[2]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[5:4]}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[47:32]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDEEMPH(txdeemph_in),
        .TXDETECTRX(txdetectrx_in),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_56 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[2]),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXMAINCURSOR(txmaincursor_in[20:14]),
        .TXMARGIN(txmargin_in),
        .TXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_57 ),
        .TXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_58 ),
        .TXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_59 ),
        .TXOUTCLKSEL(txoutclksel_in),
        .TXPCSRESET(1'b0),
        .TXPD(rxpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[2]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(txphdlypd_in[2]),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_61 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPLLCLKSEL({1'b0,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[1]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(txpostcursor_in[14:10]),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR(txprecursor_in[14:10]),
        .TXPRECURSORINV(1'b0),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[2]),
        .TXPROGDIVRESET(rxprogdivreset_in),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_64 ),
        .TXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_65 ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,rxrate_in}),
        .TXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_66 ),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(txresetdone_out[2]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(txswing_in),
        .TXSYNCALLIN(txsyncallin_in),
        .TXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_68 ),
        .TXSYNCIN(txsyncout_out),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[2].GTHE3_CHANNEL_PRIM_INST_n_69 ),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(rxuserrdy_in),
        .TXUSRCLK(rxusrclk_in),
        .TXUSRCLK2(rxusrclk_in));
  (* BOX_TYPE = "PRIMITIVE" *) 
  GTHE3_CHANNEL #(
    .ACJTAG_DEBUG_MODE(1'b0),
    .ACJTAG_MODE(1'b0),
    .ACJTAG_RESET(1'b0),
    .ADAPT_CFG0(16'hF800),
    .ADAPT_CFG1(16'h0000),
    .ALIGN_COMMA_DOUBLE("FALSE"),
    .ALIGN_COMMA_ENABLE(10'b1111111111),
    .ALIGN_COMMA_WORD(1),
    .ALIGN_MCOMMA_DET("TRUE"),
    .ALIGN_MCOMMA_VALUE(10'b1010000011),
    .ALIGN_PCOMMA_DET("TRUE"),
    .ALIGN_PCOMMA_VALUE(10'b0101111100),
    .A_RXOSCALRESET(1'b0),
    .A_RXPROGDIVRESET(1'b0),
    .A_TXPROGDIVRESET(1'b0),
    .CBCC_DATA_SOURCE_SEL("DECODED"),
    .CDR_SWAP_MODE_EN(1'b0),
    .CHAN_BOND_KEEP_ALIGN("FALSE"),
    .CHAN_BOND_MAX_SKEW(1),
    .CHAN_BOND_SEQ_1_1(10'b0000000000),
    .CHAN_BOND_SEQ_1_2(10'b0000000000),
    .CHAN_BOND_SEQ_1_3(10'b0000000000),
    .CHAN_BOND_SEQ_1_4(10'b0000000000),
    .CHAN_BOND_SEQ_1_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_1(10'b0000000000),
    .CHAN_BOND_SEQ_2_2(10'b0000000000),
    .CHAN_BOND_SEQ_2_3(10'b0000000000),
    .CHAN_BOND_SEQ_2_4(10'b0000000000),
    .CHAN_BOND_SEQ_2_ENABLE(4'b1111),
    .CHAN_BOND_SEQ_2_USE("FALSE"),
    .CHAN_BOND_SEQ_LEN(1),
    .CLK_CORRECT_USE("TRUE"),
    .CLK_COR_KEEP_IDLE("TRUE"),
    .CLK_COR_MAX_LAT(13),
    .CLK_COR_MIN_LAT(11),
    .CLK_COR_PRECEDENCE("TRUE"),
    .CLK_COR_REPEAT_WAIT(0),
    .CLK_COR_SEQ_1_1(10'b0100011100),
    .CLK_COR_SEQ_1_2(10'b0000000000),
    .CLK_COR_SEQ_1_3(10'b0000000000),
    .CLK_COR_SEQ_1_4(10'b0000000000),
    .CLK_COR_SEQ_1_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_1(10'b0000000000),
    .CLK_COR_SEQ_2_2(10'b0000000000),
    .CLK_COR_SEQ_2_3(10'b0000000000),
    .CLK_COR_SEQ_2_4(10'b0000000000),
    .CLK_COR_SEQ_2_ENABLE(4'b1111),
    .CLK_COR_SEQ_2_USE("FALSE"),
    .CLK_COR_SEQ_LEN(1),
    .CPLL_CFG0(16'h60F8),
    .CPLL_CFG1(16'hA4AC),
    .CPLL_CFG2(16'h0007),
    .CPLL_CFG3(6'h00),
    .CPLL_FBDIV(5),
    .CPLL_FBDIV_45(5),
    .CPLL_INIT_CFG0(16'h02B2),
    .CPLL_INIT_CFG1(8'h00),
    .CPLL_LOCK_CFG(16'h01E8),
    .CPLL_REFCLK_DIV(1),
    .DDI_CTRL(2'b00),
    .DDI_REALIGN_WAIT(15),
    .DEC_MCOMMA_DETECT("TRUE"),
    .DEC_PCOMMA_DETECT("TRUE"),
    .DEC_VALID_COMMA_ONLY("FALSE"),
    .DFE_D_X_REL_POS(1'b0),
    .DFE_VCM_COMP_EN(1'b0),
    .DMONITOR_CFG0(10'h000),
    .DMONITOR_CFG1(8'h00),
    .ES_CLK_PHASE_SEL(1'b0),
    .ES_CONTROL(6'b000000),
    .ES_ERRDET_EN("FALSE"),
    .ES_EYE_SCAN_EN("FALSE"),
    .ES_HORZ_OFFSET(12'h000),
    .ES_PMA_CFG(10'b0000000000),
    .ES_PRESCALE(5'b00000),
    .ES_QUALIFIER0(16'h0000),
    .ES_QUALIFIER1(16'h0000),
    .ES_QUALIFIER2(16'h0000),
    .ES_QUALIFIER3(16'h0000),
    .ES_QUALIFIER4(16'h0000),
    .ES_QUAL_MASK0(16'h0000),
    .ES_QUAL_MASK1(16'h0000),
    .ES_QUAL_MASK2(16'h0000),
    .ES_QUAL_MASK3(16'h0000),
    .ES_QUAL_MASK4(16'h0000),
    .ES_SDATA_MASK0(16'h0000),
    .ES_SDATA_MASK1(16'h0000),
    .ES_SDATA_MASK2(16'h0000),
    .ES_SDATA_MASK3(16'h0000),
    .ES_SDATA_MASK4(16'h0000),
    .EVODD_PHI_CFG(11'b00000000000),
    .EYE_SCAN_SWAP_EN(1'b0),
    .FTS_DESKEW_SEQ_ENABLE(4'b1111),
    .FTS_LANE_DESKEW_CFG(4'b1111),
    .FTS_LANE_DESKEW_EN("TRUE"),
    .GEARBOX_MODE(5'b00000),
    .GM_BIAS_SELECT(1'b0),
    .LOCAL_MASTER(1'b1),
    .OOBDIVCTL(2'b10),
    .OOB_PWRUP(1'b1),
    .PCI3_AUTO_REALIGN("OVR_1K_BLK"),
    .PCI3_PIPE_RX_ELECIDLE(1'b0),
    .PCI3_RX_ASYNC_EBUF_BYPASS(2'b00),
    .PCI3_RX_ELECIDLE_EI2_ENABLE(1'b0),
    .PCI3_RX_ELECIDLE_H2L_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_H2L_DISABLE(3'b000),
    .PCI3_RX_ELECIDLE_HI_COUNT(6'b000000),
    .PCI3_RX_ELECIDLE_LP4_DISABLE(1'b0),
    .PCI3_RX_FIFO_DISABLE(1'b0),
    .PCIE_BUFG_DIV_CTRL(16'h1000),
    .PCIE_RXPCS_CFG_GEN3(16'h02A4),
    .PCIE_RXPMA_CFG(16'h0000),
    .PCIE_TXPCS_CFG_GEN3(16'h24A4),
    .PCIE_TXPMA_CFG(16'h0000),
    .PCS_PCIE_EN("TRUE"),
    .PCS_RSVD0(16'b0000000000000000),
    .PCS_RSVD1(3'b000),
    .PD_TRANS_TIME_FROM_P2(12'h03C),
    .PD_TRANS_TIME_NONE_P2(8'h19),
    .PD_TRANS_TIME_TO_P2(8'h64),
    .PLL_SEL_MODE_GEN12(2'h0),
    .PLL_SEL_MODE_GEN3(2'h3),
    .PMA_RSV1(16'hF000),
    .PROCESS_PAR(3'b010),
    .RATE_SW_USE_DRP(1'b0),
    .RESET_POWERSAVE_DISABLE(1'b0),
    .RXBUFRESET_TIME(5'b00011),
    .RXBUF_ADDR_MODE("FULL"),
    .RXBUF_EIDLE_HI_CNT(4'b0100),
    .RXBUF_EIDLE_LO_CNT(4'b0000),
    .RXBUF_EN("TRUE"),
    .RXBUF_RESET_ON_CB_CHANGE("TRUE"),
    .RXBUF_RESET_ON_COMMAALIGN("FALSE"),
    .RXBUF_RESET_ON_EIDLE("TRUE"),
    .RXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .RXBUF_THRESH_OVFLW(0),
    .RXBUF_THRESH_OVRD("FALSE"),
    .RXBUF_THRESH_UNDFLW(0),
    .RXCDRFREQRESET_TIME(5'b00001),
    .RXCDRPHRESET_TIME(5'b00001),
    .RXCDR_CFG0(16'h0000),
    .RXCDR_CFG0_GEN3(16'h0000),
    .RXCDR_CFG1(16'h0000),
    .RXCDR_CFG1_GEN3(16'h0000),
    .RXCDR_CFG2(16'h0756),
    .RXCDR_CFG2_GEN3(16'h07E6),
    .RXCDR_CFG3(16'h0000),
    .RXCDR_CFG3_GEN3(16'h0000),
    .RXCDR_CFG4(16'h0000),
    .RXCDR_CFG4_GEN3(16'h0000),
    .RXCDR_CFG5(16'h0000),
    .RXCDR_CFG5_GEN3(16'h0000),
    .RXCDR_FR_RESET_ON_EIDLE(1'b0),
    .RXCDR_HOLD_DURING_EIDLE(1'b1),
    .RXCDR_LOCK_CFG0(16'h4480),
    .RXCDR_LOCK_CFG1(16'h5FFF),
    .RXCDR_LOCK_CFG2(16'h77C3),
    .RXCDR_PH_RESET_ON_EIDLE(1'b0),
    .RXCFOK_CFG0(16'h4000),
    .RXCFOK_CFG1(16'h0065),
    .RXCFOK_CFG2(16'h002E),
    .RXDFELPMRESET_TIME(7'b0001111),
    .RXDFELPM_KL_CFG0(16'h0000),
    .RXDFELPM_KL_CFG1(16'h0002),
    .RXDFELPM_KL_CFG2(16'h0000),
    .RXDFE_CFG0(16'h0A00),
    .RXDFE_CFG1(16'h0000),
    .RXDFE_GC_CFG0(16'h0000),
    .RXDFE_GC_CFG1(16'h7870),
    .RXDFE_GC_CFG2(16'h0000),
    .RXDFE_H2_CFG0(16'h0000),
    .RXDFE_H2_CFG1(16'h0000),
    .RXDFE_H3_CFG0(16'h4000),
    .RXDFE_H3_CFG1(16'h0000),
    .RXDFE_H4_CFG0(16'h2000),
    .RXDFE_H4_CFG1(16'h0003),
    .RXDFE_H5_CFG0(16'h2000),
    .RXDFE_H5_CFG1(16'h0003),
    .RXDFE_H6_CFG0(16'h2000),
    .RXDFE_H6_CFG1(16'h0000),
    .RXDFE_H7_CFG0(16'h2000),
    .RXDFE_H7_CFG1(16'h0000),
    .RXDFE_H8_CFG0(16'h2000),
    .RXDFE_H8_CFG1(16'h0000),
    .RXDFE_H9_CFG0(16'h2000),
    .RXDFE_H9_CFG1(16'h0000),
    .RXDFE_HA_CFG0(16'h2000),
    .RXDFE_HA_CFG1(16'h0000),
    .RXDFE_HB_CFG0(16'h2000),
    .RXDFE_HB_CFG1(16'h0000),
    .RXDFE_HC_CFG0(16'h0000),
    .RXDFE_HC_CFG1(16'h0000),
    .RXDFE_HD_CFG0(16'h0000),
    .RXDFE_HD_CFG1(16'h0000),
    .RXDFE_HE_CFG0(16'h0000),
    .RXDFE_HE_CFG1(16'h0000),
    .RXDFE_HF_CFG0(16'h0000),
    .RXDFE_HF_CFG1(16'h0000),
    .RXDFE_OS_CFG0(16'h8000),
    .RXDFE_OS_CFG1(16'h0000),
    .RXDFE_UT_CFG0(16'h8000),
    .RXDFE_UT_CFG1(16'h0003),
    .RXDFE_VP_CFG0(16'hAA00),
    .RXDFE_VP_CFG1(16'h0033),
    .RXDLY_CFG(16'h001F),
    .RXDLY_LCFG(16'h0030),
    .RXELECIDLE_CFG("Sigcfg_1"),
    .RXGBOX_FIFO_INIT_RD_ADDR(4),
    .RXGEARBOX_EN("FALSE"),
    .RXISCANRESET_TIME(5'b00001),
    .RXLPM_CFG(16'h0000),
    .RXLPM_GC_CFG(16'h1000),
    .RXLPM_KH_CFG0(16'h0000),
    .RXLPM_KH_CFG1(16'h0002),
    .RXLPM_OS_CFG0(16'h8000),
    .RXLPM_OS_CFG1(16'h0002),
    .RXOOB_CFG(9'b000000110),
    .RXOOB_CLK_CFG("PMA"),
    .RXOSCALRESET_TIME(5'b00011),
    .RXOUT_DIV(2),
    .RXPCSRESET_TIME(5'b00011),
    .RXPHBEACON_CFG(16'h0000),
    .RXPHDLY_CFG(16'h2020),
    .RXPHSAMP_CFG(16'h2100),
    .RXPHSLIP_CFG(16'h6622),
    .RXPH_MONITOR_SEL(5'b00000),
    .RXPI_CFG0(2'b00),
    .RXPI_CFG1(2'b00),
    .RXPI_CFG2(2'b00),
    .RXPI_CFG3(2'b00),
    .RXPI_CFG4(1'b1),
    .RXPI_CFG5(1'b1),
    .RXPI_CFG6(3'b011),
    .RXPI_LPM(1'b0),
    .RXPI_VREFSEL(1'b0),
    .RXPMACLK_SEL("DATA"),
    .RXPMARESET_TIME(5'b00011),
    .RXPRBS_ERR_LOOPBACK(1'b0),
    .RXPRBS_LINKACQ_CNT(15),
    .RXSLIDE_AUTO_WAIT(7),
    .RXSLIDE_MODE("PMA"),
    .RXSYNC_MULTILANE(1'b1),
    .RXSYNC_OVRD(1'b0),
    .RXSYNC_SKIP_DA(1'b0),
    .RX_AFE_CM_EN(1'b0),
    .RX_BIAS_CFG0(16'h0AB4),
    .RX_BUFFER_CFG(6'b000000),
    .RX_CAPFF_SARC_ENB(1'b0),
    .RX_CLK25_DIV(4),
    .RX_CLKMUX_EN(1'b1),
    .RX_CLK_SLIP_OVRD(5'b00000),
    .RX_CM_BUF_CFG(4'b1010),
    .RX_CM_BUF_PD(1'b0),
    .RX_CM_SEL(2'b11),
    .RX_CM_TRIM(4'b1010),
    .RX_CTLE3_LPF(8'b00000001),
    .RX_DATA_WIDTH(20),
    .RX_DDI_SEL(6'b000000),
    .RX_DEFER_RESET_BUF_EN("TRUE"),
    .RX_DFELPM_CFG0(4'b0110),
    .RX_DFELPM_CFG1(1'b1),
    .RX_DFELPM_KLKH_AGC_STUP_EN(1'b1),
    .RX_DFE_AGC_CFG0(2'b10),
    .RX_DFE_AGC_CFG1(3'b001),
    .RX_DFE_KL_LPM_KH_CFG0(2'b01),
    .RX_DFE_KL_LPM_KH_CFG1(3'b001),
    .RX_DFE_KL_LPM_KL_CFG0(2'b01),
    .RX_DFE_KL_LPM_KL_CFG1(3'b001),
    .RX_DFE_LPM_HOLD_DURING_EIDLE(1'b0),
    .RX_DISPERR_SEQ_MATCH("TRUE"),
    .RX_DIVRESET_TIME(5'b00001),
    .RX_EN_HI_LR(1'b0),
    .RX_EYESCAN_VS_CODE(7'b0000000),
    .RX_EYESCAN_VS_NEG_DIR(1'b0),
    .RX_EYESCAN_VS_RANGE(2'b00),
    .RX_EYESCAN_VS_UT_SIGN(1'b0),
    .RX_FABINT_USRCLK_FLOP(1'b0),
    .RX_INT_DATAWIDTH(0),
    .RX_PMA_POWER_SAVE(1'b0),
    .RX_PROGDIV_CFG(0.000000),
    .RX_SAMPLE_PERIOD(3'b111),
    .RX_SIG_VALID_DLY(4),
    .RX_SUM_DFETAPREP_EN(1'b0),
    .RX_SUM_IREF_TUNE(4'b0000),
    .RX_SUM_RES_CTRL(2'b00),
    .RX_SUM_VCMTUNE(4'b0000),
    .RX_SUM_VCM_OVWR(1'b0),
    .RX_SUM_VREF_TUNE(3'b000),
    .RX_TUNE_AFE_OS(2'b10),
    .RX_WIDEMODE_CDR(1'b0),
    .RX_XCLK_SEL("RXDES"),
    .SAS_MAX_COM(64),
    .SAS_MIN_COM(36),
    .SATA_BURST_SEQ_LEN(4'b1110),
    .SATA_BURST_VAL(3'b100),
    .SATA_CPLL_CFG("VCO_3000MHZ"),
    .SATA_EIDLE_VAL(3'b100),
    .SATA_MAX_BURST(8),
    .SATA_MAX_INIT(21),
    .SATA_MAX_WAKE(7),
    .SATA_MIN_BURST(4),
    .SATA_MIN_INIT(12),
    .SATA_MIN_WAKE(4),
    .SHOW_REALIGN_COMMA("FALSE"),
    .SIM_MODE("FAST"),
    .SIM_RECEIVER_DETECT_PASS("TRUE"),
    .SIM_RESET_SPEEDUP("TRUE"),
    .SIM_TX_EIDLE_DRIVE_LEVEL(1'b0),
    .SIM_VERSION(2),
    .TAPDLY_SET_TX(2'h0),
    .TEMPERATUR_PAR(4'b0010),
    .TERM_RCAL_CFG(15'b100001000010000),
    .TERM_RCAL_OVRD(3'b000),
    .TRANS_TIME_RATE(8'h0E),
    .TST_RSV0(8'h00),
    .TST_RSV1(8'h00),
    .TXBUF_EN("FALSE"),
    .TXBUF_RESET_ON_RATE_CHANGE("TRUE"),
    .TXDLY_CFG(16'h0009),
    .TXDLY_LCFG(16'h0050),
    .TXDRVBIAS_N(4'b1010),
    .TXDRVBIAS_P(4'b1111),
    .TXFIFO_ADDR_CFG("LOW"),
    .TXGBOX_FIFO_INIT_RD_ADDR(4),
    .TXGEARBOX_EN("FALSE"),
    .TXOUT_DIV(2),
    .TXPCSRESET_TIME(5'b00011),
    .TXPHDLY_CFG0(16'h2020),
    .TXPHDLY_CFG1(16'h0075),
    .TXPH_CFG(16'h0980),
    .TXPH_MONITOR_SEL(5'b00000),
    .TXPI_CFG0(2'b00),
    .TXPI_CFG1(2'b00),
    .TXPI_CFG2(2'b00),
    .TXPI_CFG3(1'b1),
    .TXPI_CFG4(1'b1),
    .TXPI_CFG5(3'b011),
    .TXPI_GRAY_SEL(1'b0),
    .TXPI_INVSTROBE_SEL(1'b1),
    .TXPI_LPM(1'b0),
    .TXPI_PPMCLK_SEL("TXUSRCLK2"),
    .TXPI_PPM_CFG(8'b00000000),
    .TXPI_SYNFREQ_PPM(3'b001),
    .TXPI_VREFSEL(1'b0),
    .TXPMARESET_TIME(5'b00011),
    .TXSYNC_MULTILANE(1'b1),
    .TXSYNC_OVRD(1'b0),
    .TXSYNC_SKIP_DA(1'b0),
    .TX_CLK25_DIV(4),
    .TX_CLKMUX_EN(1'b1),
    .TX_DATA_WIDTH(20),
    .TX_DCD_CFG(6'b000010),
    .TX_DCD_EN(1'b0),
    .TX_DEEMPH0(6'b010100),
    .TX_DEEMPH1(6'b001101),
    .TX_DIVRESET_TIME(5'b00001),
    .TX_DRIVE_MODE("PIPE"),
    .TX_EIDLE_ASSERT_DELAY(3'b100),
    .TX_EIDLE_DEASSERT_DELAY(3'b011),
    .TX_EML_PHI_TUNE(1'b0),
    .TX_FABINT_USRCLK_FLOP(1'b0),
    .TX_IDLE_DATA_ZERO(1'b0),
    .TX_INT_DATAWIDTH(0),
    .TX_LOOPBACK_DRIVE_HIZ("FALSE"),
    .TX_MAINCURSOR_SEL(1'b0),
    .TX_MARGIN_FULL_0(7'b1001111),
    .TX_MARGIN_FULL_1(7'b1001110),
    .TX_MARGIN_FULL_2(7'b1001100),
    .TX_MARGIN_FULL_3(7'b1001010),
    .TX_MARGIN_FULL_4(7'b1001000),
    .TX_MARGIN_LOW_0(7'b1000110),
    .TX_MARGIN_LOW_1(7'b1000101),
    .TX_MARGIN_LOW_2(7'b1000011),
    .TX_MARGIN_LOW_3(7'b1000010),
    .TX_MARGIN_LOW_4(7'b1000000),
    .TX_MODE_SEL(3'b000),
    .TX_PMADATA_OPT(1'b0),
    .TX_PMA_POWER_SAVE(1'b0),
    .TX_PROGCLK_SEL("CPLL"),
    .TX_PROGDIV_CFG(10.000000),
    .TX_QPI_STATUS_EN(1'b0),
    .TX_RXDETECT_CFG(14'h0032),
    .TX_RXDETECT_REF(3'b100),
    .TX_SAMPLE_PERIOD(3'b111),
    .TX_SARC_LPBK_ENB(1'b0),
    .TX_XCLK_SEL("TXUSR"),
    .USE_PCS_CLK_PHASE_SEL(1'b0),
    .WB_MODE(2'b00)) 
    \gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST 
       (.BUFGTCE({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_289 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_290 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_291 }),
        .BUFGTCEMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_292 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_293 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_294 }),
        .BUFGTDIV({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_357 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_358 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_359 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_360 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_361 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_362 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_363 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_364 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_365 }),
        .BUFGTRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_295 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_296 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_297 }),
        .BUFGTRSTMASK({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_298 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_299 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_300 }),
        .CFGRESET(1'b0),
        .CLKRSVD0(1'b0),
        .CLKRSVD1(1'b0),
        .CPLLFBCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_0 ),
        .CPLLLOCK(cplllock_out[3]),
        .CPLLLOCKDETCLK(1'b0),
        .CPLLLOCKEN(1'b1),
        .CPLLPD(cpllpd_in),
        .CPLLREFCLKLOST(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_2 ),
        .CPLLREFCLKSEL({1'b0,1'b0,1'b1}),
        .CPLLRESET(cpllpd_in),
        .DMONFIFORESET(1'b0),
        .DMONITORCLK(dmonitorclk_in),
        .DMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_258 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_259 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_260 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_261 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_262 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_263 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_264 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_265 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_266 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_267 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_268 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_269 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_270 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_271 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_272 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_273 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_274 }),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(dmonitorclk_in),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_210 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_211 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_212 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_213 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_214 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_215 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_216 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_217 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_218 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_219 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_220 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_221 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_222 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_223 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_224 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_225 }),
        .DRPEN(1'b0),
        .DRPRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_3 ),
        .DRPWE(1'b0),
        .EVODDPHICALDONE(1'b0),
        .EVODDPHICALSTART(1'b0),
        .EVODDPHIDRDEN(1'b0),
        .EVODDPHIDWREN(1'b0),
        .EVODDPHIXRDEN(1'b0),
        .EVODDPHIXWREN(1'b0),
        .EYESCANDATAERROR(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_4 ),
        .EYESCANMODE(1'b0),
        .EYESCANRESET(1'b0),
        .EYESCANTRIGGER(1'b0),
        .GTGREFCLK(1'b0),
        .GTHRXN(gthrxn_in[3]),
        .GTHRXP(gthrxp_in[3]),
        .GTHTXN(gthtxn_out[3]),
        .GTHTXP(gthtxp_out[3]),
        .GTNORTHREFCLK0(1'b0),
        .GTNORTHREFCLK1(1'b0),
        .GTPOWERGOOD(gtpowergood_out[3]),
        .GTREFCLK0(gtrefclk0_in),
        .GTREFCLK1(1'b0),
        .GTREFCLKMONITOR(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_8 ),
        .GTRESETSEL(1'b0),
        .GTRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .GTRXRESET(gtrxreset_in),
        .GTSOUTHREFCLK0(1'b0),
        .GTSOUTHREFCLK1(1'b0),
        .GTTXRESET(gtrxreset_in),
        .LOOPBACK({1'b0,1'b0,1'b0}),
        .LPBKRXTXSEREN(1'b0),
        .LPBKTXRXSEREN(1'b0),
        .PCIEEQRXEQADAPTDONE(1'b0),
        .PCIERATEGEN3(pcierategen3_out[3]),
        .PCIERATEIDLE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_10 ),
        .PCIERATEQPLLPD({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_275 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_276 }),
        .PCIERATEQPLLRESET({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_277 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_278 }),
        .PCIERSTIDLE(pcierstidle_in),
        .PCIERSTTXSYNCSTART(pciersttxsyncstart_in),
        .PCIESYNCTXSYNCDONE(pciesynctxsyncdone_out[3]),
        .PCIEUSERGEN3RDY(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_12 ),
        .PCIEUSERPHYSTATUSRST(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_13 ),
        .PCIEUSERRATEDONE(1'b0),
        .PCIEUSERRATESTART(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_14 ),
        .PCSRSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sync_reg[0] ,1'b0}),
        .PCSRSVDIN2({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCSRSVDOUT({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_70 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_71 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_72 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_73 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_74 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_75 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_76 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_77 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_78 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_79 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_80 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_81 }),
        .PHYSTATUS(phystatus_out[3]),
        .PINRSRVDAS({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_325 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_326 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_327 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_328 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_329 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_330 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_331 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_332 }),
        .PMARSVDIN({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .QPLL0CLK(1'b0),
        .QPLL0REFCLK(1'b0),
        .QPLL1CLK(1'b0),
        .QPLL1REFCLK(1'b0),
        .RESETEXCEPTION(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_16 ),
        .RESETOVRD(1'b0),
        .RSTCLKENTX(1'b0),
        .RX8B10BEN(rx8b10ben_in[3]),
        .RXBUFRESET(1'b0),
        .RXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_301 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_302 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_303 }),
        .RXBYTEISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_17 ),
        .RXBYTEREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_18 ),
        .RXCDRFREQRESET(1'b0),
        .RXCDRHOLD(rxcdrhold_in),
        .RXCDRLOCK(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_19 ),
        .RXCDROVRDEN(1'b0),
        .RXCDRPHDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_20 ),
        .RXCDRRESET(1'b0),
        .RXCDRRESETRSV(1'b0),
        .RXCHANBONDSEQ(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_21 ),
        .RXCHANISALIGNED(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_22 ),
        .RXCHANREALIGN(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_23 ),
        .RXCHBONDEN(1'b0),
        .RXCHBONDI({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .RXCHBONDLEVEL({1'b0,1'b0,1'b0}),
        .RXCHBONDMASTER(1'b0),
        .RXCHBONDO({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_307 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_308 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_309 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_310 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_311 }),
        .RXCHBONDSLAVE(1'b0),
        .RXCLKCORCNT({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_279 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_280 }),
        .RXCOMINITDET(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_24 ),
        .RXCOMMADET(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_25 ),
        .RXCOMMADETEN(1'b1),
        .RXCOMSASDET(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_26 ),
        .RXCOMWAKEDET(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_27 ),
        .RXCTRL0({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_226 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_227 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_228 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_229 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_230 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_231 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_232 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_233 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_234 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_235 ,rxctrl0_out[23:18]}),
        .RXCTRL1({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_242 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_243 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_244 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_245 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_246 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_247 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_248 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_249 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_250 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_251 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_252 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_253 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_254 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_255 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_256 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_257 }),
        .RXCTRL2({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_333 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_334 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_335 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_336 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_337 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_338 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_339 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_340 }),
        .RXCTRL3({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_341 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_342 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_343 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_344 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_345 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_346 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_347 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_348 }),
        .RXDATA({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_82 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_83 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_84 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_85 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_86 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_87 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_88 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_89 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_90 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_91 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_92 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_93 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_94 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_95 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_96 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_97 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_98 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_99 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_100 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_101 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_102 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_103 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_104 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_105 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_106 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_107 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_108 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_109 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_110 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_111 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_112 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_113 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_114 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_115 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_116 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_117 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_118 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_119 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_120 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_121 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_122 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_123 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_124 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_125 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_126 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_127 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_128 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_129 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_130 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_131 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_132 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_133 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_134 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_135 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_136 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_137 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_138 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_139 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_140 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_141 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_142 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_143 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_144 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_145 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_146 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_147 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_148 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_149 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_150 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_151 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_152 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_153 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_154 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_155 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_156 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_157 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_158 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_159 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_160 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_161 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_162 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_163 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_164 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_165 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_166 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_167 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_168 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_169 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_170 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_171 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_172 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_173 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_174 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_175 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_176 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_177 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_178 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_179 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_180 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_181 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_182 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_183 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_184 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_185 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_186 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_187 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_188 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_189 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_190 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_191 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_192 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_193 ,rxdata_out[63:48]}),
        .RXDATAEXTENDRSVD({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_349 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_350 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_351 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_352 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_353 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_354 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_355 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_356 }),
        .RXDATAVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_281 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_282 }),
        .RXDFEAGCCTRL({1'b0,1'b1}),
        .RXDFEAGCHOLD(rxcdrhold_in),
        .RXDFEAGCOVRDEN(1'b0),
        .RXDFELFHOLD(rxcdrhold_in),
        .RXDFELFOVRDEN(1'b0),
        .RXDFELPMRESET(1'b0),
        .RXDFETAP10HOLD(rxcdrhold_in),
        .RXDFETAP10OVRDEN(1'b0),
        .RXDFETAP11HOLD(rxcdrhold_in),
        .RXDFETAP11OVRDEN(1'b0),
        .RXDFETAP12HOLD(rxcdrhold_in),
        .RXDFETAP12OVRDEN(1'b0),
        .RXDFETAP13HOLD(rxcdrhold_in),
        .RXDFETAP13OVRDEN(1'b0),
        .RXDFETAP14HOLD(rxcdrhold_in),
        .RXDFETAP14OVRDEN(1'b0),
        .RXDFETAP15HOLD(rxcdrhold_in),
        .RXDFETAP15OVRDEN(1'b0),
        .RXDFETAP2HOLD(rxcdrhold_in),
        .RXDFETAP2OVRDEN(1'b0),
        .RXDFETAP3HOLD(rxcdrhold_in),
        .RXDFETAP3OVRDEN(1'b0),
        .RXDFETAP4HOLD(rxcdrhold_in),
        .RXDFETAP4OVRDEN(1'b0),
        .RXDFETAP5HOLD(rxcdrhold_in),
        .RXDFETAP5OVRDEN(1'b0),
        .RXDFETAP6HOLD(rxcdrhold_in),
        .RXDFETAP6OVRDEN(1'b0),
        .RXDFETAP7HOLD(rxcdrhold_in),
        .RXDFETAP7OVRDEN(1'b0),
        .RXDFETAP8HOLD(rxcdrhold_in),
        .RXDFETAP8OVRDEN(1'b0),
        .RXDFETAP9HOLD(rxcdrhold_in),
        .RXDFETAP9OVRDEN(1'b0),
        .RXDFEUTHOLD(rxcdrhold_in),
        .RXDFEUTOVRDEN(1'b0),
        .RXDFEVPHOLD(rxcdrhold_in),
        .RXDFEVPOVRDEN(1'b0),
        .RXDFEVSEN(1'b0),
        .RXDFEXYDEN(1'b1),
        .RXDLYBYPASS(1'b1),
        .RXDLYEN(1'b0),
        .RXDLYOVRDEN(1'b0),
        .RXDLYSRESET(1'b0),
        .RXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_28 ),
        .RXELECIDLE(rxelecidle_out[3]),
        .RXELECIDLEMODE({1'b0,1'b0}),
        .RXGEARBOXSLIP(1'b0),
        .RXHEADER({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_312 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_313 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_314 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_315 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_316 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_317 }),
        .RXHEADERVALID({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_283 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_284 }),
        .RXLATCLK(1'b0),
        .RXLPMEN(rxlpmen_in[3]),
        .RXLPMGCHOLD(rxcdrhold_in),
        .RXLPMGCOVRDEN(1'b0),
        .RXLPMHFHOLD(rxcdrhold_in),
        .RXLPMHFOVRDEN(1'b0),
        .RXLPMLFHOLD(rxcdrhold_in),
        .RXLPMLFKLOVRDEN(1'b0),
        .RXLPMOSHOLD(rxcdrhold_in),
        .RXLPMOSOVRDEN(1'b0),
        .RXMCOMMAALIGNEN(rx8b10ben_in[3]),
        .RXMONITOROUT({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_318 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_319 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_320 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_321 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_322 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_323 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_324 }),
        .RXMONITORSEL({1'b0,1'b0}),
        .RXOOBRESET(1'b0),
        .RXOSCALRESET(1'b0),
        .RXOSHOLD(rxcdrhold_in),
        .RXOSINTCFG({1'b1,1'b1,1'b0,1'b1}),
        .RXOSINTDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_30 ),
        .RXOSINTEN(1'b1),
        .RXOSINTHOLD(1'b0),
        .RXOSINTOVRDEN(1'b0),
        .RXOSINTSTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_31 ),
        .RXOSINTSTROBE(1'b0),
        .RXOSINTSTROBEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_32 ),
        .RXOSINTSTROBESTARTED(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_33 ),
        .RXOSINTTESTOVRDEN(1'b0),
        .RXOSOVRDEN(1'b0),
        .RXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_34 ),
        .RXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_35 ),
        .RXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_36 ),
        .RXOUTCLKSEL({1'b0,1'b1,1'b0}),
        .RXPCOMMAALIGNEN(rx8b10ben_in[3]),
        .RXPCSRESET(1'b0),
        .RXPD(rxpd_in),
        .RXPHALIGN(1'b0),
        .RXPHALIGNDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_37 ),
        .RXPHALIGNEN(1'b0),
        .RXPHALIGNERR(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_38 ),
        .RXPHDLYPD(1'b0),
        .RXPHDLYRESET(1'b0),
        .RXPHOVRDEN(1'b0),
        .RXPLLCLKSEL({1'b0,1'b0}),
        .RXPMARESET(1'b0),
        .RXPMARESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_39 ),
        .RXPOLARITY(rxpolarity_in[3]),
        .RXPRBSCNTRESET(1'b0),
        .RXPRBSERR(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_40 ),
        .RXPRBSLOCKED(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_41 ),
        .RXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .RXPRGDIVRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_42 ),
        .RXPROGDIVRESET(rxprogdivreset_in),
        .RXQPIEN(1'b0),
        .RXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_43 ),
        .RXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_44 ),
        .RXRATE({1'b0,rxrate_in}),
        .RXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_45 ),
        .RXRATEMODE(1'b0),
        .RXRECCLKOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_46 ),
        .RXRESETDONE(rxresetdone_out[3]),
        .RXSLIDE(1'b0),
        .RXSLIDERDY(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_48 ),
        .RXSLIPDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_49 ),
        .RXSLIPOUTCLK(1'b0),
        .RXSLIPOUTCLKRDY(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_50 ),
        .RXSLIPPMA(1'b0),
        .RXSLIPPMARDY(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_51 ),
        .RXSTARTOFSEQ({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_285 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_286 }),
        .RXSTATUS(rxstatus_out[11:9]),
        .RXSYNCALLIN(1'b0),
        .RXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_52 ),
        .RXSYNCIN(1'b0),
        .RXSYNCMODE(1'b0),
        .RXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_53 ),
        .RXSYSCLKSEL({1'b0,1'b0}),
        .RXUSERRDY(rxuserrdy_in),
        .RXUSRCLK(rxusrclk_in),
        .RXUSRCLK2(rxusrclk_in),
        .RXVALID(rxvalid_out[3]),
        .SIGVALIDCLK(1'b0),
        .TSTIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BBYPASS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TX8B10BEN(rx8b10ben_in[3]),
        .TXBUFDIFFCTRL({1'b0,1'b0,1'b0}),
        .TXBUFSTATUS({\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_287 ,\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_288 }),
        .TXCOMFINISH(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_55 ),
        .TXCOMINIT(1'b0),
        .TXCOMSAS(1'b0),
        .TXCOMWAKE(1'b0),
        .TXCTRL0({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[15:12],1'b0,1'b0}),
        .TXCTRL1({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[3]}),
        .TXCTRL2({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[7:6]}),
        .TXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[63:48]}),
        .TXDATAEXTENDRSVD({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXDEEMPH(txdeemph_in),
        .TXDETECTRX(txdetectrx_in),
        .TXDIFFCTRL({1'b1,1'b1,1'b0,1'b0}),
        .TXDIFFPD(1'b0),
        .TXDLYBYPASS(1'b0),
        .TXDLYEN(1'b0),
        .TXDLYHOLD(1'b0),
        .TXDLYOVRDEN(1'b0),
        .TXDLYSRESET(1'b0),
        .TXDLYSRESETDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_56 ),
        .TXDLYUPDOWN(1'b0),
        .TXELECIDLE(txelecidle_in[3]),
        .TXHEADER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXINHIBIT(1'b0),
        .TXLATCLK(1'b0),
        .TXMAINCURSOR(txmaincursor_in[27:21]),
        .TXMARGIN(txmargin_in),
        .TXOUTCLK(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_57 ),
        .TXOUTCLKFABRIC(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_58 ),
        .TXOUTCLKPCS(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_59 ),
        .TXOUTCLKSEL(txoutclksel_in),
        .TXPCSRESET(1'b0),
        .TXPD(rxpd_in),
        .TXPDELECIDLEMODE(1'b0),
        .TXPHALIGN(1'b0),
        .TXPHALIGNDONE(txphaligndone_out[3]),
        .TXPHALIGNEN(1'b0),
        .TXPHDLYPD(txphdlypd_in[3]),
        .TXPHDLYRESET(1'b0),
        .TXPHDLYTSTCLK(1'b0),
        .TXPHINIT(1'b0),
        .TXPHINITDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_61 ),
        .TXPHOVRDEN(1'b0),
        .TXPIPPMEN(1'b0),
        .TXPIPPMOVRDEN(1'b0),
        .TXPIPPMPD(1'b0),
        .TXPIPPMSEL(1'b0),
        .TXPIPPMSTEPSIZE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXPISOPD(1'b0),
        .TXPLLCLKSEL({1'b0,1'b0}),
        .TXPMARESET(1'b0),
        .TXPMARESETDONE(txpmaresetdone_out[2]),
        .TXPOLARITY(1'b0),
        .TXPOSTCURSOR(txpostcursor_in[19:15]),
        .TXPOSTCURSORINV(1'b0),
        .TXPRBSFORCEERR(1'b0),
        .TXPRBSSEL({1'b0,1'b0,1'b0,1'b0}),
        .TXPRECURSOR(txprecursor_in[19:15]),
        .TXPRECURSORINV(1'b0),
        .TXPRGDIVRESETDONE(txprgdivresetdone_out[3]),
        .TXPROGDIVRESET(rxprogdivreset_in),
        .TXQPIBIASEN(1'b0),
        .TXQPISENN(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_64 ),
        .TXQPISENP(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_65 ),
        .TXQPISTRONGPDOWN(1'b0),
        .TXQPIWEAKPUP(1'b0),
        .TXRATE({1'b0,rxrate_in}),
        .TXRATEDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_66 ),
        .TXRATEMODE(1'b0),
        .TXRESETDONE(txresetdone_out[3]),
        .TXSEQUENCE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .TXSWING(txswing_in),
        .TXSYNCALLIN(txsyncallin_in),
        .TXSYNCDONE(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_68 ),
        .TXSYNCIN(txsyncout_out),
        .TXSYNCMODE(1'b0),
        .TXSYNCOUT(\gthe3_channel_gen.gen_gthe3_channel_inst[3].GTHE3_CHANNEL_PRIM_INST_n_69 ),
        .TXSYSCLKSEL({1'b0,1'b0}),
        .TXUSERRDY(rxuserrdy_in),
        .TXUSRCLK(rxusrclk_in),
        .TXUSRCLK2(rxusrclk_in));
endmodule

(* CHECK_LICENSE_TYPE = "pcie3_ultrascale_0,pcie3_ultrascale_0_pcie3_uscale_core_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "pcie3_ultrascale_0_pcie3_uscale_core_top,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (pci_exp_txn,
    pci_exp_txp,
    pci_exp_rxn,
    pci_exp_rxp,
    user_clk,
    user_reset,
    user_lnk_up,
    s_axis_rq_tdata,
    s_axis_rq_tkeep,
    s_axis_rq_tlast,
    s_axis_rq_tready,
    s_axis_rq_tuser,
    s_axis_rq_tvalid,
    m_axis_rc_tdata,
    m_axis_rc_tkeep,
    m_axis_rc_tlast,
    m_axis_rc_tready,
    m_axis_rc_tuser,
    m_axis_rc_tvalid,
    m_axis_cq_tdata,
    m_axis_cq_tkeep,
    m_axis_cq_tlast,
    m_axis_cq_tready,
    m_axis_cq_tuser,
    m_axis_cq_tvalid,
    s_axis_cc_tdata,
    s_axis_cc_tkeep,
    s_axis_cc_tlast,
    s_axis_cc_tready,
    s_axis_cc_tuser,
    s_axis_cc_tvalid,
    pcie_rq_seq_num,
    pcie_rq_seq_num_vld,
    pcie_rq_tag,
    pcie_rq_tag_av,
    pcie_rq_tag_vld,
    pcie_tfc_nph_av,
    pcie_tfc_npd_av,
    pcie_cq_np_req,
    pcie_cq_np_req_count,
    cfg_phy_link_down,
    cfg_phy_link_status,
    cfg_negotiated_width,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    cfg_function_status,
    cfg_function_power_state,
    cfg_vf_status,
    cfg_vf_power_state,
    cfg_link_power_state,
    cfg_mgmt_addr,
    cfg_mgmt_write,
    cfg_mgmt_write_data,
    cfg_mgmt_byte_enable,
    cfg_mgmt_read,
    cfg_mgmt_read_data,
    cfg_mgmt_read_write_done,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_err_cor_out,
    cfg_err_nonfatal_out,
    cfg_err_fatal_out,
    cfg_local_error,
    cfg_ltr_enable,
    cfg_ltssm_state,
    cfg_rcb_status,
    cfg_dpa_substate_change,
    cfg_obff_enable,
    cfg_pl_status_change,
    cfg_tph_requester_enable,
    cfg_tph_st_mode,
    cfg_vf_tph_requester_enable,
    cfg_vf_tph_st_mode,
    cfg_msg_received,
    cfg_msg_received_data,
    cfg_msg_received_type,
    cfg_msg_transmit,
    cfg_msg_transmit_type,
    cfg_msg_transmit_data,
    cfg_msg_transmit_done,
    cfg_fc_ph,
    cfg_fc_pd,
    cfg_fc_nph,
    cfg_fc_npd,
    cfg_fc_cplh,
    cfg_fc_cpld,
    cfg_fc_sel,
    cfg_per_func_status_control,
    cfg_per_func_status_data,
    cfg_per_function_number,
    cfg_per_function_output_request,
    cfg_per_function_update_done,
    cfg_dsn,
    cfg_power_state_change_ack,
    cfg_power_state_change_interrupt,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_flr_in_process,
    cfg_flr_done,
    cfg_vf_flr_in_process,
    cfg_vf_flr_done,
    cfg_link_training_enable,
    cfg_interrupt_int,
    cfg_interrupt_pending,
    cfg_interrupt_sent,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_data,
    cfg_interrupt_msi_select,
    cfg_interrupt_msi_int,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msi_pending_status_data_enable,
    cfg_interrupt_msi_pending_status_function_num,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_msi_tph_st_tag,
    cfg_interrupt_msi_function_number,
    cfg_hot_reset_out,
    cfg_config_space_enable,
    cfg_req_pm_transition_l23_ready,
    cfg_hot_reset_in,
    cfg_ds_port_number,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    cfg_subsys_vend_id,
    sys_clk,
    sys_clk_gt,
    sys_reset,
    pcie_perstn1_in,
    pcie_perstn0_out,
    pcie_perstn1_out,
    phy_rdy_out);
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txn" *) output [7:0]pci_exp_txn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt txp" *) output [7:0]pci_exp_txp;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxn" *) input [7:0]pci_exp_rxn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_7x_mgt:1.0 pcie_7x_mgt rxp" *) input [7:0]pci_exp_rxp;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.user_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.user_clk, ASSOCIATED_BUSIF m_axis_cq:s_axis_cc:s_axis_rq:m_axis_rc, FREQ_HZ 125000000, ASSOCIATED_RESET user_reset, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) output user_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.user_reset RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.user_reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) output user_reset;
  output user_lnk_up;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TDATA" *) input [63:0]s_axis_rq_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TKEEP" *) input [1:0]s_axis_rq_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TLAST" *) input s_axis_rq_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TREADY" *) output [3:0]s_axis_rq_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TUSER" *) input [59:0]s_axis_rq_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_rq TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_rq, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 60, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_rq_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TDATA" *) output [63:0]m_axis_rc_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TKEEP" *) output [1:0]m_axis_rc_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TLAST" *) output m_axis_rc_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TREADY" *) input m_axis_rc_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TUSER" *) output [74:0]m_axis_rc_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_rc TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_rc, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 75, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_rc_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TDATA" *) output [63:0]m_axis_cq_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TKEEP" *) output [1:0]m_axis_cq_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TLAST" *) output m_axis_cq_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TREADY" *) input m_axis_cq_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TUSER" *) output [84:0]m_axis_cq_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 m_axis_cq TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME m_axis_cq, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 85, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) output m_axis_cq_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TDATA" *) input [63:0]s_axis_cc_tdata;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TKEEP" *) input [1:0]s_axis_cc_tkeep;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TLAST" *) input s_axis_cc_tlast;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TREADY" *) output [3:0]s_axis_cc_tready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TUSER" *) input [32:0]s_axis_cc_tuser;
  (* X_INTERFACE_INFO = "xilinx.com:interface:axis:1.0 s_axis_cc TVALID" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME s_axis_cc, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 33, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, LAYERED_METADATA undef, INSERT_VIP 0" *) input s_axis_cc_tvalid;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_seq_num" *) output [3:0]pcie_rq_seq_num;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_seq_num_vld" *) output pcie_rq_seq_num_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_tag" *) output [5:0]pcie_rq_tag;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_tag_av" *) output [1:0]pcie_rq_tag_av;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rq_tag_vld" *) output pcie_rq_tag_vld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status tfc_nph_av, xilinx.com:interface:pcie3_transmit_fc:1.0 pcie3_transmit_fc nph_av" *) output [1:0]pcie_tfc_nph_av;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status tfc_npd_av, xilinx.com:interface:pcie3_transmit_fc:1.0 pcie3_transmit_fc npd_av" *) output [1:0]pcie_tfc_npd_av;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status cq_np_req" *) input pcie_cq_np_req;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status cq_np_req_count" *) output [5:0]pcie_cq_np_req_count;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status phy_link_down" *) output cfg_phy_link_down;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status phy_link_status" *) output [1:0]cfg_phy_link_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status negotiated_width" *) output [3:0]cfg_negotiated_width;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status current_speed" *) output [2:0]cfg_current_speed;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status max_payload" *) output [2:0]cfg_max_payload;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status max_read_req" *) output [2:0]cfg_max_read_req;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status function_status" *) output [15:0]cfg_function_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status function_power_state" *) output [11:0]cfg_function_power_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_status" *) output [15:0]cfg_vf_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_power_state" *) output [23:0]cfg_vf_power_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status link_power_state" *) output [1:0]cfg_link_power_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt ADDR" *) input [18:0]cfg_mgmt_addr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt WRITE_EN" *) input cfg_mgmt_write;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt WRITE_DATA" *) input [31:0]cfg_mgmt_write_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt BYTE_EN" *) input [3:0]cfg_mgmt_byte_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_EN" *) input cfg_mgmt_read;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_DATA" *) output [31:0]cfg_mgmt_read_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt READ_WRITE_DONE" *) output cfg_mgmt_read_write_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_mgmt:1.0 pcie_cfg_mgmt TYPE1_CFG_REG_ACCESS" *) input cfg_mgmt_type1_cfg_reg_access;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_cor_out" *) output cfg_err_cor_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_nonfatal_out" *) output cfg_err_nonfatal_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status err_fatal_out" *) output cfg_err_fatal_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control local_error" *) output cfg_local_error;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status ltr_enable" *) output cfg_ltr_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status ltssm_state" *) output [5:0]cfg_ltssm_state;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status rcb_status" *) output [3:0]cfg_rcb_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status dpa_substate_change" *) output [3:0]cfg_dpa_substate_change;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status obff_enable" *) output [1:0]cfg_obff_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status pl_status_change" *) output cfg_pl_status_change;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status tph_requester_enable" *) output [3:0]cfg_tph_requester_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status tph_st_mode" *) output [11:0]cfg_tph_st_mode;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_tph_requester_enable" *) output [7:0]cfg_vf_tph_requester_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_status:1.0 pcie3_cfg_status vf_tph_st_mode" *) output [23:0]cfg_vf_tph_st_mode;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie3_cfg_mesg_rcvd recd" *) output cfg_msg_received;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie3_cfg_mesg_rcvd recd_data" *) output [7:0]cfg_msg_received_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msg_received:1.0 pcie3_cfg_mesg_rcvd recd_type" *) output [4:0]cfg_msg_received_type;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT" *) input cfg_msg_transmit;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT_TYPE" *) input [2:0]cfg_msg_transmit_type;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT_DATA" *) input [31:0]cfg_msg_transmit_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_mesg_tx:1.0 pcie3_cfg_mesg_tx TRANSMIT_DONE" *) output cfg_msg_transmit_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc PH" *) output [7:0]cfg_fc_ph;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc PD" *) output [11:0]cfg_fc_pd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc NPH" *) output [7:0]cfg_fc_nph;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc NPD" *) output [11:0]cfg_fc_npd;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc CPLH" *) output [7:0]cfg_fc_cplh;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc CPLD" *) output [11:0]cfg_fc_cpld;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie_cfg_fc:1.0 pcie_cfg_fc SEL" *) input [2:0]cfg_fc_sel;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_per_func_status:1.0 pcie3_per_func_status STATUS_CONTROL" *) input [2:0]cfg_per_func_status_control;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_per_func_status:1.0 pcie3_per_func_status STATUS_DATA" *) output [15:0]cfg_per_func_status_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control per_function_number" *) input [3:0]cfg_per_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control per_function_output_request" *) input cfg_per_function_output_request;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control per_function_update_done" *) output cfg_per_function_update_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control dsn" *) input [63:0]cfg_dsn;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control power_state_change_ack" *) input cfg_power_state_change_ack;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control power_state_change_interrupt" *) output cfg_power_state_change_interrupt;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control err_cor_in" *) input cfg_err_cor_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control err_uncor_in" *) input cfg_err_uncor_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control flr_in_process" *) output [3:0]cfg_flr_in_process;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control flr_done" *) input [3:0]cfg_flr_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control vf_flr_in_process" *) output [7:0]cfg_vf_flr_in_process;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control vf_flr_done" *) input [7:0]cfg_vf_flr_done;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control link_training_enable" *) input cfg_link_training_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt INTx_VECTOR" *) input [3:0]cfg_interrupt_int;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt PENDING" *) input [3:0]cfg_interrupt_pending;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_interrupt:1.0 pcie3_cfg_interrupt SENT" *) output cfg_interrupt_sent;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi enable" *) output [3:0]cfg_interrupt_msi_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi vf_enable" *) output [7:0]cfg_interrupt_msi_vf_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi mmenable" *) output [11:0]cfg_interrupt_msi_mmenable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi mask_update" *) output cfg_interrupt_msi_mask_update;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi data" *) output [31:0]cfg_interrupt_msi_data;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi select" *) input [3:0]cfg_interrupt_msi_select;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi int_vector" *) input [31:0]cfg_interrupt_msi_int;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi pending_status" *) input [31:0]cfg_interrupt_msi_pending_status;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi pending_status_data_enable" *) input cfg_interrupt_msi_pending_status_data_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi pending_status_function_num" *) input [3:0]cfg_interrupt_msi_pending_status_function_num;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi sent" *) output cfg_interrupt_msi_sent;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi fail" *) output cfg_interrupt_msi_fail;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi attr" *) input [2:0]cfg_interrupt_msi_attr;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi tph_present" *) input cfg_interrupt_msi_tph_present;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi tph_type" *) input [1:0]cfg_interrupt_msi_tph_type;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi tph_st_tag" *) input [8:0]cfg_interrupt_msi_tph_st_tag;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_msi:1.0 pcie3_cfg_msi function_number" *) input [3:0]cfg_interrupt_msi_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control hot_reset_out" *) output cfg_hot_reset_out;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control config_space_enable" *) input cfg_config_space_enable;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control req_pm_transition_l23_ready" *) input cfg_req_pm_transition_l23_ready;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control hot_reset_in" *) input cfg_hot_reset_in;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_port_number" *) input [7:0]cfg_ds_port_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_bus_number" *) input [7:0]cfg_ds_bus_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_device_number" *) input [4:0]cfg_ds_device_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control ds_function_number" *) input [2:0]cfg_ds_function_number;
  (* X_INTERFACE_INFO = "xilinx.com:interface:pcie3_cfg_control:1.0 pcie3_cfg_control subsys_vend_id" *) input [15:0]cfg_subsys_vend_id;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.sys_clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.sys_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input sys_clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 CLK.sys_clk_gt CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME CLK.sys_clk_gt, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, INSERT_VIP 0" *) input sys_clk_gt;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 RST.sys_rst RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME RST.sys_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input sys_reset;
  input pcie_perstn1_in;
  output pcie_perstn0_out;
  output pcie_perstn1_out;
  output phy_rdy_out;

  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [3:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [3:0]cfg_flr_done;
  wire [3:0]cfg_flr_in_process;
  wire [11:0]cfg_function_power_state;
  wire [15:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [3:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [3:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [11:0]cfg_interrupt_msi_mmenable;
  wire [31:0]cfg_interrupt_msi_pending_status;
  wire cfg_interrupt_msi_pending_status_data_enable;
  wire [3:0]cfg_interrupt_msi_pending_status_function_num;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [7:0]cfg_interrupt_msi_vf_enable;
  wire [3:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_local_error;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [3:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [3:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [3:0]cfg_tph_requester_enable;
  wire [11:0]cfg_tph_st_mode;
  wire [7:0]cfg_vf_flr_done;
  wire [7:0]cfg_vf_flr_in_process;
  wire [23:0]cfg_vf_power_state;
  wire [15:0]cfg_vf_status;
  wire [7:0]cfg_vf_tph_requester_enable;
  wire [23:0]cfg_vf_tph_st_mode;
  wire [63:0]m_axis_cq_tdata;
  wire [1:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [63:0]m_axis_rc_tdata;
  wire [1:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire pcie_perstn0_out;
  wire pcie_perstn1_in;
  wire pcie_perstn1_out;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire [1:0]pcie_rq_tag_av;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire phy_rdy_out;
  wire [63:0]s_axis_cc_tdata;
  wire [1:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [63:0]s_axis_rq_tdata;
  wire [1:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire sys_clk;
  wire sys_clk_gt;
  wire sys_reset;
  wire user_clk;
  wire user_lnk_up;
  wire user_reset;
  wire NLW_inst_cap_req_UNCONNECTED;
  wire NLW_inst_cfg_ext_read_received_UNCONNECTED;
  wire NLW_inst_cfg_ext_write_received_UNCONNECTED;
  wire NLW_inst_cfg_interrupt_msix_fail_UNCONNECTED;
  wire NLW_inst_cfg_interrupt_msix_sent_UNCONNECTED;
  wire NLW_inst_conf_req_ready_UNCONNECTED;
  wire NLW_inst_conf_resp_valid_UNCONNECTED;
  wire NLW_inst_drp_rdy_UNCONNECTED;
  wire NLW_inst_ext_ch_gt_drpclk_UNCONNECTED;
  wire NLW_inst_gtwiz_reset_rx_done_in_UNCONNECTED;
  wire NLW_inst_gtwiz_reset_tx_done_in_UNCONNECTED;
  wire NLW_inst_gtwiz_userclk_rx_active_in_UNCONNECTED;
  wire NLW_inst_gtwiz_userclk_tx_active_in_UNCONNECTED;
  wire NLW_inst_gtwiz_userclk_tx_reset_in_UNCONNECTED;
  wire NLW_inst_mcap_design_switch_UNCONNECTED;
  wire NLW_inst_phy_prst_n_UNCONNECTED;
  wire NLW_inst_phy_rrst_n_UNCONNECTED;
  wire NLW_inst_phy_rst_idle_UNCONNECTED;
  wire NLW_inst_pl_eq_in_progress_UNCONNECTED;
  wire NLW_inst_startup_cfgclk_UNCONNECTED;
  wire NLW_inst_startup_cfgmclk_UNCONNECTED;
  wire NLW_inst_startup_eos_UNCONNECTED;
  wire NLW_inst_startup_preq_UNCONNECTED;
  wire NLW_inst_user_tph_stt_read_data_valid_UNCONNECTED;
  wire [7:0]NLW_inst_cfg_ext_function_number_UNCONNECTED;
  wire [9:0]NLW_inst_cfg_ext_register_number_UNCONNECTED;
  wire [3:0]NLW_inst_cfg_ext_write_byte_enable_UNCONNECTED;
  wire [31:0]NLW_inst_cfg_ext_write_data_UNCONNECTED;
  wire [3:0]NLW_inst_cfg_interrupt_msix_enable_UNCONNECTED;
  wire [3:0]NLW_inst_cfg_interrupt_msix_mask_UNCONNECTED;
  wire [7:0]NLW_inst_cfg_interrupt_msix_vf_enable_UNCONNECTED;
  wire [7:0]NLW_inst_cfg_interrupt_msix_vf_mask_UNCONNECTED;
  wire [25:0]NLW_inst_common_commands_out_UNCONNECTED;
  wire [31:0]NLW_inst_conf_resp_rdata_UNCONNECTED;
  wire [7:0]NLW_inst_cpllpd_in_UNCONNECTED;
  wire [7:0]NLW_inst_cpllreset_in_UNCONNECTED;
  wire [7:0]NLW_inst_dmonfiforeset_in_UNCONNECTED;
  wire [7:0]NLW_inst_dmonitorclk_in_UNCONNECTED;
  wire [15:0]NLW_inst_drp_do_UNCONNECTED;
  wire [71:0]NLW_inst_drpaddr_in_UNCONNECTED;
  wire [7:0]NLW_inst_drpclk_in_UNCONNECTED;
  wire [127:0]NLW_inst_drpdi_in_UNCONNECTED;
  wire [7:0]NLW_inst_drpen_in_UNCONNECTED;
  wire [7:0]NLW_inst_drpwe_in_UNCONNECTED;
  wire [127:0]NLW_inst_ext_ch_gt_drpdo_UNCONNECTED;
  wire [7:0]NLW_inst_ext_ch_gt_drprdy_UNCONNECTED;
  wire [1:0]NLW_inst_ext_qpll1pd_UNCONNECTED;
  wire [5:0]NLW_inst_ext_qpll1rate_UNCONNECTED;
  wire [1:0]NLW_inst_ext_qpll1refclk_UNCONNECTED;
  wire [1:0]NLW_inst_ext_qpll1reset_UNCONNECTED;
  wire [7:0]NLW_inst_eyescanreset_in_UNCONNECTED;
  wire [8:0]NLW_inst_gt_bufgtdiv_UNCONNECTED;
  wire [7:0]NLW_inst_gt_cplllock_UNCONNECTED;
  wire [135:0]NLW_inst_gt_dmonitorout_UNCONNECTED;
  wire [7:0]NLW_inst_gt_eyescandataerror_UNCONNECTED;
  wire [7:0]NLW_inst_gt_gtpowergood_UNCONNECTED;
  wire [7:0]NLW_inst_gt_pcierateidle_UNCONNECTED;
  wire [7:0]NLW_inst_gt_pcieuserratestart_UNCONNECTED;
  wire [7:0]NLW_inst_gt_phystatus_UNCONNECTED;
  wire [1:0]NLW_inst_gt_qpll1lock_UNCONNECTED;
  wire [23:0]NLW_inst_gt_rxbufstatus_UNCONNECTED;
  wire [7:0]NLW_inst_gt_rxcdrlock_UNCONNECTED;
  wire [7:0]NLW_inst_gt_rxcommadet_UNCONNECTED;
  wire [7:0]NLW_inst_gt_rxdlysresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_rxoutclk_UNCONNECTED;
  wire [7:0]NLW_inst_gt_rxphaligndone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_rxpmaresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_rxprbserr_UNCONNECTED;
  wire [7:0]NLW_inst_gt_rxrecclkout_UNCONNECTED;
  wire [7:0]NLW_inst_gt_rxresetdone_UNCONNECTED;
  wire [23:0]NLW_inst_gt_rxstatus_UNCONNECTED;
  wire [7:0]NLW_inst_gt_rxsyncdone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_rxvalid_UNCONNECTED;
  wire [7:0]NLW_inst_gt_txdlysresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_txelecidle_UNCONNECTED;
  wire [7:0]NLW_inst_gt_txphaligndone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_txphinitdone_UNCONNECTED;
  wire [7:0]NLW_inst_gt_txresetdone_UNCONNECTED;
  wire [7:0]NLW_inst_gthrxn_in_UNCONNECTED;
  wire [7:0]NLW_inst_gthrxp_in_UNCONNECTED;
  wire [1:0]NLW_inst_gtrefclk01_in_UNCONNECTED;
  wire [7:0]NLW_inst_gtrefclk0_in_UNCONNECTED;
  wire [7:0]NLW_inst_gtrxreset_in_UNCONNECTED;
  wire [7:0]NLW_inst_gttxreset_in_UNCONNECTED;
  wire [1:0]NLW_inst_int_qpll1lock_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qpll1outclk_out_UNCONNECTED;
  wire [1:0]NLW_inst_int_qpll1outrefclk_out_UNCONNECTED;
  wire [23:0]NLW_inst_loopback_in_UNCONNECTED;
  wire [7:0]NLW_inst_pcieeqrxeqadaptdone_in_UNCONNECTED;
  wire [7:0]NLW_inst_pcierstidle_in_UNCONNECTED;
  wire [7:0]NLW_inst_pciersttxsyncstart_in_UNCONNECTED;
  wire [7:0]NLW_inst_pcieuserratedone_in_UNCONNECTED;
  wire [127:0]NLW_inst_pcsrsvdin_in_UNCONNECTED;
  wire [3:0]NLW_inst_phy_rst_fsm_UNCONNECTED;
  wire [23:0]NLW_inst_phy_rxeq_fsm_UNCONNECTED;
  wire [15:0]NLW_inst_phy_txeq_ctrl_UNCONNECTED;
  wire [23:0]NLW_inst_phy_txeq_fsm_UNCONNECTED;
  wire [31:0]NLW_inst_phy_txeq_preset_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_0_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_1_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_2_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_3_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_4_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_5_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_6_sigs_UNCONNECTED;
  wire [83:0]NLW_inst_pipe_tx_7_sigs_UNCONNECTED;
  wire [1:0]NLW_inst_pl_eq_phase_UNCONNECTED;
  wire [7:0]NLW_inst_qpll0clk_in_UNCONNECTED;
  wire [7:0]NLW_inst_qpll0refclk_in_UNCONNECTED;
  wire [7:0]NLW_inst_qpll1clk_in_UNCONNECTED;
  wire [1:0]NLW_inst_qpll1pd_in_UNCONNECTED;
  wire [7:0]NLW_inst_qpll1refclk_in_UNCONNECTED;
  wire [1:0]NLW_inst_qpll1reset_in_UNCONNECTED;
  wire [9:0]NLW_inst_qpllrsvd2_in_UNCONNECTED;
  wire [9:0]NLW_inst_qpllrsvd3_in_UNCONNECTED;
  wire [7:0]NLW_inst_rx8b10ben_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxbufreset_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxcdrhold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxcommadeten_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfeagchold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfecfokhold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfekhhold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfelfhold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap10hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap11hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap12hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap13hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap14hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap15hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap2hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap3hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap4hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap5hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap6hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap7hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap8hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfetap9hold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfeuthold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxdfevphold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxlpmen_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxlpmgchold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxlpmhfhold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxlpmlfhold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxlpmoshold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxmcommaalignen_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxoshold_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxpcommaalignen_in_UNCONNECTED;
  wire [15:0]NLW_inst_rxpd_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxpolarity_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxprbscntreset_in_UNCONNECTED;
  wire [31:0]NLW_inst_rxprbssel_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxprogdivreset_in_UNCONNECTED;
  wire [23:0]NLW_inst_rxrate_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxratemode_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxslide_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxuserrdy_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxusrclk2_in_UNCONNECTED;
  wire [7:0]NLW_inst_rxusrclk_in_UNCONNECTED;
  wire [3:0]NLW_inst_startup_di_UNCONNECTED;
  wire [7:0]NLW_inst_tx8b10ben_in_UNCONNECTED;
  wire [127:0]NLW_inst_txctrl0_in_UNCONNECTED;
  wire [127:0]NLW_inst_txctrl1_in_UNCONNECTED;
  wire [63:0]NLW_inst_txctrl2_in_UNCONNECTED;
  wire [1023:0]NLW_inst_txdata_in_UNCONNECTED;
  wire [7:0]NLW_inst_txdeemph_in_UNCONNECTED;
  wire [7:0]NLW_inst_txdetectrx_in_UNCONNECTED;
  wire [31:0]NLW_inst_txdiffctrl_in_UNCONNECTED;
  wire [7:0]NLW_inst_txdlybypass_in_UNCONNECTED;
  wire [7:0]NLW_inst_txdlyen_in_UNCONNECTED;
  wire [7:0]NLW_inst_txdlyhold_in_UNCONNECTED;
  wire [7:0]NLW_inst_txdlyovrden_in_UNCONNECTED;
  wire [7:0]NLW_inst_txdlysreset_in_UNCONNECTED;
  wire [7:0]NLW_inst_txdlyupdown_in_UNCONNECTED;
  wire [7:0]NLW_inst_txelecidle_in_UNCONNECTED;
  wire [7:0]NLW_inst_txinhibit_in_UNCONNECTED;
  wire [55:0]NLW_inst_txmaincursor_in_UNCONNECTED;
  wire [23:0]NLW_inst_txmargin_in_UNCONNECTED;
  wire [23:0]NLW_inst_txoutclksel_in_UNCONNECTED;
  wire [15:0]NLW_inst_txpd_in_UNCONNECTED;
  wire [7:0]NLW_inst_txphalign_in_UNCONNECTED;
  wire [7:0]NLW_inst_txphalignen_in_UNCONNECTED;
  wire [7:0]NLW_inst_txphdlypd_in_UNCONNECTED;
  wire [7:0]NLW_inst_txphdlyreset_in_UNCONNECTED;
  wire [7:0]NLW_inst_txphdlytstclk_in_UNCONNECTED;
  wire [7:0]NLW_inst_txphinit_in_UNCONNECTED;
  wire [7:0]NLW_inst_txphovrden_in_UNCONNECTED;
  wire [39:0]NLW_inst_txpostcursor_in_UNCONNECTED;
  wire [7:0]NLW_inst_txprbsforceerr_in_UNCONNECTED;
  wire [31:0]NLW_inst_txprbssel_in_UNCONNECTED;
  wire [39:0]NLW_inst_txprecursor_in_UNCONNECTED;
  wire [7:0]NLW_inst_txprogdivreset_in_UNCONNECTED;
  wire [23:0]NLW_inst_txrate_in_UNCONNECTED;
  wire [7:0]NLW_inst_txswing_in_UNCONNECTED;
  wire [7:0]NLW_inst_txsyncallin_in_UNCONNECTED;
  wire [7:0]NLW_inst_txsyncin_in_UNCONNECTED;
  wire [7:0]NLW_inst_txsyncmode_in_UNCONNECTED;
  wire [7:0]NLW_inst_txuserrdy_in_UNCONNECTED;
  wire [7:0]NLW_inst_txusrclk2_in_UNCONNECTED;
  wire [7:0]NLW_inst_txusrclk_in_UNCONNECTED;
  wire [31:0]NLW_inst_user_tph_stt_read_data_UNCONNECTED;

  (* ACS_CAP_NEXTPTR = "12'b000000000000" *) 
  (* ACS_EXT_CAP_ENABLE = "FALSE" *) 
  (* ARI_CAP_ENABLE = "FALSE" *) 
  (* AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE" *) 
  (* AXISTEN_IF_CC_PARITY_CHK = "FALSE" *) 
  (* AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE" *) 
  (* AXISTEN_IF_ENABLE_CLIENT_TAG = "TRUE" *) 
  (* AXISTEN_IF_ENABLE_MSG_ROUTE = "18'b000000000000000000" *) 
  (* AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE" *) 
  (* AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE" *) 
  (* AXISTEN_IF_RC_STRADDLE = "FALSE" *) 
  (* AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE" *) 
  (* AXISTEN_IF_RQ_PARITY_CHK = "FALSE" *) 
  (* AXISTEN_IF_WIDTH = "2'b00" *) 
  (* BMD_PIO_MODE = "FALSE" *) 
  (* CFG_CTL_IF = "TRUE" *) 
  (* CFG_EXT_IF = "TRUE" *) 
  (* CFG_FC_IF = "TRUE" *) 
  (* CFG_MGMT_IF = "TRUE" *) 
  (* CFG_STATUS_IF = "TRUE" *) 
  (* CFG_TX_MSG_IF = "TRUE" *) 
  (* COMPLETION_SPACE = "16KB" *) 
  (* CORE_CLK_FREQ = "1" *) 
  (* CRM_CORE_CLK_FREQ_500 = "FALSE" *) 
  (* CRM_USER_CLK_FREQ = "2'b10" *) 
  (* C_DATA_WIDTH = "64" *) 
  (* DBG_DESCRAMBLE_EN = "FALSE" *) 
  (* DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE = "FALSE" *) 
  (* DEBUG_PL_DISABLE_EI_INFER_IN_L0 = "FALSE" *) 
  (* DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS = "FALSE" *) 
  (* DEDICATE_PERST = "TRUE" *) 
  (* DEV_PORT_TYPE = "0" *) 
  (* DIS_GT_WIZARD = "FALSE" *) 
  (* DNSTREAM_LINK_NUM = "8'b00000000" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* ENABLE_AUTO_RXEQ = "FALSE" *) 
  (* ENABLE_GT_V1_5 = "FALSE" *) 
  (* ENABLE_IBERT = "FALSE" *) 
  (* ENABLE_JTAG_DBG = "FALSE" *) 
  (* ENABLE_LTSSM_DBG = "FALSE" *) 
  (* EN_GT_SELECTION = "FALSE" *) 
  (* EXT_CH_GT_DRP = "FALSE" *) 
  (* EXT_PIPE_SIM = "FALSE" *) 
  (* EXT_STARTUP_PRIMITIVE = "FALSE" *) 
  (* EXT_XVC_VSEC_ENABLE = "FALSE" *) 
  (* FREE_RUN_FREQ = "0" *) 
  (* GEN_VALID_AT_WATCHDOG_CNT = "20'b01000000000000000000" *) 
  (* GTWIZ_IN_CORE = "1" *) 
  (* GT_DRP_CLK_SRC = "0" *) 
  (* GT_TX_PD = "FALSE" *) 
  (* INS_LOSS_PROFILE = "Add-in_Card" *) 
  (* INTERFACE_SPEED = "500MHZ" *) 
  (* KEEP_WIDTH = "2" *) 
  (* LL_ACK_TIMEOUT = "9'b000000000" *) 
  (* LL_ACK_TIMEOUT_EN = "FALSE" *) 
  (* LL_ACK_TIMEOUT_FUNC = "0" *) 
  (* LL_CPL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
  (* LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
  (* LL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
  (* LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
  (* LL_NP_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
  (* LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
  (* LL_P_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
  (* LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
  (* LL_REPLAY_TIMEOUT = "9'b000000000" *) 
  (* LL_REPLAY_TIMEOUT_EN = "FALSE" *) 
  (* LL_REPLAY_TIMEOUT_FUNC = "0" *) 
  (* LTR_TX_MESSAGE_MINIMUM_INTERVAL = "10'b0011111010" *) 
  (* LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE" *) 
  (* LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE" *) 
  (* MAX_WATCHDOG_CNT = "20'b01001111111111111111" *) 
  (* MCAP_CAP_NEXTPTR = "12'b000000000000" *) 
  (* MCAP_CONFIGURE_OVERRIDE = "FALSE" *) 
  (* MCAP_ENABLE = "FALSE" *) 
  (* MCAP_ENABLEMENT = "NONE" *) 
  (* MCAP_EOS_DESIGN_SWITCH = "FALSE" *) 
  (* MCAP_FPGA_BITSTREAM_VERSION = "0" *) 
  (* MCAP_GATE_IO_ENABLE_DESIGN_SWITCH = "FALSE" *) 
  (* MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH = "FALSE" *) 
  (* MCAP_INPUT_GATE_DESIGN_SWITCH = "FALSE" *) 
  (* MCAP_INTERRUPT_ON_MCAP_EOS = "FALSE" *) 
  (* MCAP_INTERRUPT_ON_MCAP_ERROR = "FALSE" *) 
  (* MCAP_VSEC_ID = "16'b0000000000000001" *) 
  (* MCAP_VSEC_LEN = "12'b000000101100" *) 
  (* MCAP_VSEC_REV = "4'b0000" *) 
  (* MSIX_EN = "FALSE" *) 
  (* MSI_EN = "TRUE" *) 
  (* MULT_PF_DES = "TRUE" *) 
  (* NO_DECODE_LOGIC = "FALSE" *) 
  (* PCIE3_DRP = "FALSE" *) 
  (* PCIE_CHAN_BOND = "0" *) 
  (* PCIE_CHAN_BOND_EN = "FALSE" *) 
  (* PCIE_CONFIGURATION = "FALSE" *) 
  (* PCIE_EXT_CLK = "FALSE" *) 
  (* PCIE_FAST_CONFIG = "NONE" *) 
  (* PCIE_GT_DEVICE = "GTH" *) 
  (* PCIE_LINK_SPEED = "2" *) 
  (* PCIE_LPM_DFE = "LPM" *) 
  (* PCIE_TXBUF_EN = "FALSE" *) 
  (* PCIE_USE_MODE = "2.0" *) 
  (* PER_FUNC_STATUS_IF = "TRUE" *) 
  (* PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
  (* PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
  (* PF0_AER_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
  (* PF0_ARI_CAP_VER = "4'b0001" *) 
  (* PF0_BAR0_APERTURE_SIZE = "5'b00100" *) 
  (* PF0_BAR0_CONTROL = "3'b100" *) 
  (* PF0_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR1_CONTROL = "3'b000" *) 
  (* PF0_BAR2_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR2_CONTROL = "3'b000" *) 
  (* PF0_BAR3_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR3_CONTROL = "3'b000" *) 
  (* PF0_BAR4_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR4_CONTROL = "3'b000" *) 
  (* PF0_BAR5_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_BAR5_CONTROL = "3'b000" *) 
  (* PF0_BIST_REGISTER = "8'b00000000" *) 
  (* PF0_CAPABILITY_POINTER = "8'b10000000" *) 
  (* PF0_CLASS_CODE = "24'b000001110000000000000000" *) 
  (* PF0_DEVICE_ID = "16'b0110000000011000" *) 
  (* PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP2_ARI_FORWARD_ENABLE = "FALSE" *) 
  (* PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE" *) 
  (* PF0_DEV_CAP2_LTR_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP2_OBFF_SUPPORT = "2'b00" *) 
  (* PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE" *) 
  (* PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = "0" *) 
  (* PF0_DEV_CAP_ENDPOINT_L1_LATENCY = "0" *) 
  (* PF0_DEV_CAP_EXT_TAG_SUPPORTED = "FALSE" *) 
  (* PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE" *) 
  (* PF0_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
  (* PF0_DPA_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
  (* PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
  (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
  (* PF0_DPA_CAP_VER = "4'b0001" *) 
  (* PF0_DSN_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_EXPANSION_ROM_ENABLE = "FALSE" *) 
  (* PF0_INTERRUPT_LINE = "8'b00000000" *) 
  (* PF0_INTERRUPT_PIN = "3'b001" *) 
  (* PF0_LINK_CAP_ASPM_SUPPORT = "0" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = "7" *) 
  (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = "7" *) 
  (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = "7" *) 
  (* PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE" *) 
  (* PF0_LTR_CAP_MAX_NOSNOOP_LAT = "10'b0000000000" *) 
  (* PF0_LTR_CAP_MAX_SNOOP_LAT = "10'b0000000000" *) 
  (* PF0_LTR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_LTR_CAP_VER = "4'b0001" *) 
  (* PF0_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF0_MSIX_CAP_PBA_BIR = "0" *) 
  (* PF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* PF0_MSIX_CAP_TABLE_BIR = "0" *) 
  (* PF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* PF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* PF0_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* PF0_MSI_CAP_NEXTPTR = "8'b11000000" *) 
  (* PF0_MSI_CAP_PERVECMASKCAP = "FALSE" *) 
  (* PF0_PB_CAP_DATA_REG_D0 = "0" *) 
  (* PF0_PB_CAP_DATA_REG_D0_SUSTAINED = "0" *) 
  (* PF0_PB_CAP_DATA_REG_D1 = "0" *) 
  (* PF0_PB_CAP_DATA_REG_D3HOT = "0" *) 
  (* PF0_PB_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
  (* PF0_PB_CAP_VER = "4'b0001" *) 
  (* PF0_PM_CAP_ID = "8'b00000001" *) 
  (* PF0_PM_CAP_NEXTPTR = "8'b10010000" *) 
  (* PF0_PM_CAP_PMESUPPORT_D0 = "FALSE" *) 
  (* PF0_PM_CAP_PMESUPPORT_D1 = "FALSE" *) 
  (* PF0_PM_CAP_PMESUPPORT_D3HOT = "FALSE" *) 
  (* PF0_PM_CAP_SUPP_D1_STATE = "FALSE" *) 
  (* PF0_PM_CAP_VER_ID = "3'b011" *) 
  (* PF0_PM_CSR_NOSOFTRESET = "TRUE" *) 
  (* PF0_RBAR_CAP_ENABLE = "FALSE" *) 
  (* PF0_RBAR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
  (* PF0_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) 
  (* PF0_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
  (* PF0_RBAR_CAP_VER = "4'b0001" *) 
  (* PF0_RBAR_CONTROL_INDEX0 = "3'b000" *) 
  (* PF0_RBAR_CONTROL_INDEX1 = "3'b000" *) 
  (* PF0_RBAR_CONTROL_INDEX2 = "3'b000" *) 
  (* PF0_RBAR_CONTROL_SIZE0 = "5'b00000" *) 
  (* PF0_RBAR_CONTROL_SIZE1 = "5'b00000" *) 
  (* PF0_RBAR_CONTROL_SIZE2 = "5'b00000" *) 
  (* PF0_RBAR_NUM = "3'b001" *) 
  (* PF0_REVISION_ID = "8'b00000000" *) 
  (* PF0_SECONDARY_PCIE_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR0_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR1_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR2_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR3_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR4_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) 
  (* PF0_SRIOV_BAR5_CONTROL = "3'b000" *) 
  (* PF0_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
  (* PF0_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
  (* PF0_SRIOV_CAP_VER = "4'b0000" *) 
  (* PF0_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) 
  (* PF0_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) 
  (* PF0_SRIOV_SUPPORTED_PAGE_SIZE = "1363" *) 
  (* PF0_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) 
  (* PF0_SUBSYSTEM_ID = "16'b0000000000000111" *) 
  (* PF0_SUBSYSTEM_VENDOR_ID = "16'b0001000011101110" *) 
  (* PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* PF0_TPHR_CAP_ENABLE = "FALSE" *) 
  (* PF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* PF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* PF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* PF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* PF0_TPHR_CAP_VER = "4'b0001" *) 
  (* PF0_VC_CAP_ENABLE = "FALSE" *) 
  (* PF0_VC_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF0_VC_CAP_VER = "4'b0001" *) 
  (* PF0_VENDOR_ID = "16'b0001000011101110" *) 
  (* PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
  (* PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
  (* PF1_AER_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
  (* PF1_BAR0_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR0_CONTROL = "3'b000" *) 
  (* PF1_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR1_CONTROL = "3'b000" *) 
  (* PF1_BAR2_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR2_CONTROL = "3'b000" *) 
  (* PF1_BAR3_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR3_CONTROL = "3'b000" *) 
  (* PF1_BAR4_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR4_CONTROL = "3'b000" *) 
  (* PF1_BAR5_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_BAR5_CONTROL = "3'b000" *) 
  (* PF1_BIST_REGISTER = "8'b00000000" *) 
  (* PF1_CAPABILITY_POINTER = "8'b10000000" *) 
  (* PF1_CLASS_CODE = "24'b000001011000000000000000" *) 
  (* PF1_DEVICE_ID = "16'b1000000000010001" *) 
  (* PF1_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) 
  (* PF1_DPA_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
  (* PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
  (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
  (* PF1_DPA_CAP_VER = "4'b0001" *) 
  (* PF1_DSN_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_EXPANSION_ROM_ENABLE = "FALSE" *) 
  (* PF1_INTERRUPT_LINE = "8'b00000000" *) 
  (* PF1_INTERRUPT_PIN = "3'b000" *) 
  (* PF1_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF1_MSIX_CAP_PBA_BIR = "0" *) 
  (* PF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* PF1_MSIX_CAP_TABLE_BIR = "0" *) 
  (* PF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* PF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* PF1_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* PF1_MSI_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF1_MSI_CAP_PERVECMASKCAP = "FALSE" *) 
  (* PF1_PB_CAP_DATA_REG_D0 = "0" *) 
  (* PF1_PB_CAP_DATA_REG_D0_SUSTAINED = "0" *) 
  (* PF1_PB_CAP_DATA_REG_D1 = "0" *) 
  (* PF1_PB_CAP_DATA_REG_D3HOT = "0" *) 
  (* PF1_PB_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
  (* PF1_PB_CAP_VER = "4'b0001" *) 
  (* PF1_PM_CAP_ID = "8'b00000001" *) 
  (* PF1_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF1_PM_CAP_VER_ID = "3'b011" *) 
  (* PF1_RBAR_CAP_ENABLE = "FALSE" *) 
  (* PF1_RBAR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
  (* PF1_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) 
  (* PF1_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
  (* PF1_RBAR_CAP_VER = "4'b0001" *) 
  (* PF1_RBAR_CONTROL_INDEX0 = "3'b000" *) 
  (* PF1_RBAR_CONTROL_INDEX1 = "3'b000" *) 
  (* PF1_RBAR_CONTROL_INDEX2 = "3'b000" *) 
  (* PF1_RBAR_CONTROL_SIZE0 = "5'b00000" *) 
  (* PF1_RBAR_CONTROL_SIZE1 = "5'b00000" *) 
  (* PF1_RBAR_CONTROL_SIZE2 = "5'b00000" *) 
  (* PF1_RBAR_NUM = "3'b001" *) 
  (* PF1_REVISION_ID = "8'b00000000" *) 
  (* PF1_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR0_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR1_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR2_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR3_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR4_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) 
  (* PF1_SRIOV_BAR5_CONTROL = "3'b000" *) 
  (* PF1_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
  (* PF1_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
  (* PF1_SRIOV_CAP_VER = "4'b0000" *) 
  (* PF1_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) 
  (* PF1_SRIOV_FUNC_DEP_LINK = "16'b0000000000000001" *) 
  (* PF1_SRIOV_SUPPORTED_PAGE_SIZE = "1363" *) 
  (* PF1_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) 
  (* PF1_SUBSYSTEM_ID = "16'b0000000000000111" *) 
  (* PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* PF1_TPHR_CAP_ENABLE = "FALSE" *) 
  (* PF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* PF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* PF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* PF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* PF1_TPHR_CAP_VER = "4'b0001" *) 
  (* PF2_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
  (* PF2_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
  (* PF2_AER_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF2_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF2_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
  (* PF2_BAR0_APERTURE_SIZE = "6'b000011" *) 
  (* PF2_BAR0_CONTROL = "3'b100" *) 
  (* PF2_BAR1_APERTURE_SIZE = "6'b000000" *) 
  (* PF2_BAR1_CONTROL = "3'b000" *) 
  (* PF2_BAR2_APERTURE_SIZE = "5'b00011" *) 
  (* PF2_BAR2_CONTROL = "3'b100" *) 
  (* PF2_BAR3_APERTURE_SIZE = "5'b00011" *) 
  (* PF2_BAR3_CONTROL = "3'b000" *) 
  (* PF2_BAR4_APERTURE_SIZE = "5'b00011" *) 
  (* PF2_BAR4_CONTROL = "3'b100" *) 
  (* PF2_BAR5_APERTURE_SIZE = "5'b00011" *) 
  (* PF2_BAR5_CONTROL = "3'b000" *) 
  (* PF2_BIST_REGISTER = "8'b00000000" *) 
  (* PF2_CAPABILITY_POINTER = "8'b01010000" *) 
  (* PF2_CLASS_CODE = "24'b000000000000000000000000" *) 
  (* PF2_DEVICE_ID = "16'b0000000000000000" *) 
  (* PF2_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b011" *) 
  (* PF2_DPA_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF2_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
  (* PF2_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) 
  (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
  (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
  (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
  (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
  (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
  (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
  (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
  (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
  (* PF2_DPA_CAP_VER = "4'b0001" *) 
  (* PF2_DSN_CAP_NEXTPTR = "12'b000100001100" *) 
  (* PF2_EXPANSION_ROM_APERTURE_SIZE = "5'b00011" *) 
  (* PF2_EXPANSION_ROM_ENABLE = "FALSE" *) 
  (* PF2_INTERRUPT_LINE = "8'b00000000" *) 
  (* PF2_INTERRUPT_PIN = "3'b001" *) 
  (* PF2_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF2_MSIX_CAP_PBA_BIR = "0" *) 
  (* PF2_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000001010000" *) 
  (* PF2_MSIX_CAP_TABLE_BIR = "0" *) 
  (* PF2_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000001000000" *) 
  (* PF2_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* PF2_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* PF2_MSI_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF2_MSI_CAP_PERVECMASKCAP = "FALSE" *) 
  (* PF2_PB_CAP_DATA_REG_D0 = "0" *) 
  (* PF2_PB_CAP_DATA_REG_D0_SUSTAINED = "0" *) 
  (* PF2_PB_CAP_DATA_REG_D1 = "0" *) 
  (* PF2_PB_CAP_DATA_REG_D3HOT = "0" *) 
  (* PF2_PB_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF2_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
  (* PF2_PB_CAP_VER = "4'b0001" *) 
  (* PF2_PM_CAP_ID = "8'b00000001" *) 
  (* PF2_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF2_PM_CAP_VER_ID = "3'b011" *) 
  (* PF2_RBAR_CAP_ENABLE = "FALSE" *) 
  (* PF2_RBAR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF2_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
  (* PF2_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) 
  (* PF2_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
  (* PF2_RBAR_CAP_VER = "4'b0001" *) 
  (* PF2_RBAR_CONTROL_INDEX0 = "3'b000" *) 
  (* PF2_RBAR_CONTROL_INDEX1 = "3'b000" *) 
  (* PF2_RBAR_CONTROL_INDEX2 = "3'b000" *) 
  (* PF2_RBAR_CONTROL_SIZE0 = "5'b00000" *) 
  (* PF2_RBAR_CONTROL_SIZE1 = "5'b00000" *) 
  (* PF2_RBAR_CONTROL_SIZE2 = "5'b00000" *) 
  (* PF2_RBAR_NUM = "3'b001" *) 
  (* PF2_REVISION_ID = "8'b00000000" *) 
  (* PF2_SRIOV_BAR0_APERTURE_SIZE = "5'b00011" *) 
  (* PF2_SRIOV_BAR0_CONTROL = "3'b100" *) 
  (* PF2_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF2_SRIOV_BAR1_CONTROL = "3'b000" *) 
  (* PF2_SRIOV_BAR2_APERTURE_SIZE = "5'b00011" *) 
  (* PF2_SRIOV_BAR2_CONTROL = "3'b100" *) 
  (* PF2_SRIOV_BAR3_APERTURE_SIZE = "5'b00011" *) 
  (* PF2_SRIOV_BAR3_CONTROL = "3'b000" *) 
  (* PF2_SRIOV_BAR4_APERTURE_SIZE = "5'b00011" *) 
  (* PF2_SRIOV_BAR4_CONTROL = "3'b100" *) 
  (* PF2_SRIOV_BAR5_APERTURE_SIZE = "5'b00011" *) 
  (* PF2_SRIOV_BAR5_CONTROL = "3'b000" *) 
  (* PF2_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
  (* PF2_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF2_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
  (* PF2_SRIOV_CAP_VER = "4'b0001" *) 
  (* PF2_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) 
  (* PF2_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) 
  (* PF2_SRIOV_SUPPORTED_PAGE_SIZE = "0" *) 
  (* PF2_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) 
  (* PF2_SUBSYSTEM_ID = "16'b0000000000000000" *) 
  (* PF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* PF2_TPHR_CAP_ENABLE = "FALSE" *) 
  (* PF2_TPHR_CAP_INT_VEC_MODE = "TRUE" *) 
  (* PF2_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF2_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* PF2_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* PF2_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* PF2_TPHR_CAP_VER = "4'b0001" *) 
  (* PF3_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
  (* PF3_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
  (* PF3_AER_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF3_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF3_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
  (* PF3_BAR0_APERTURE_SIZE = "6'b000011" *) 
  (* PF3_BAR0_CONTROL = "3'b100" *) 
  (* PF3_BAR1_APERTURE_SIZE = "6'b000000" *) 
  (* PF3_BAR1_CONTROL = "3'b000" *) 
  (* PF3_BAR2_APERTURE_SIZE = "5'b00011" *) 
  (* PF3_BAR2_CONTROL = "3'b100" *) 
  (* PF3_BAR3_APERTURE_SIZE = "5'b00011" *) 
  (* PF3_BAR3_CONTROL = "3'b000" *) 
  (* PF3_BAR4_APERTURE_SIZE = "5'b00011" *) 
  (* PF3_BAR4_CONTROL = "3'b100" *) 
  (* PF3_BAR5_APERTURE_SIZE = "5'b00011" *) 
  (* PF3_BAR5_CONTROL = "3'b000" *) 
  (* PF3_BIST_REGISTER = "8'b00000000" *) 
  (* PF3_CAPABILITY_POINTER = "8'b01010000" *) 
  (* PF3_CLASS_CODE = "24'b000000000000000000000000" *) 
  (* PF3_DEVICE_ID = "16'b0000000000000000" *) 
  (* PF3_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b011" *) 
  (* PF3_DPA_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF3_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
  (* PF3_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) 
  (* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
  (* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
  (* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
  (* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
  (* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
  (* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
  (* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
  (* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
  (* PF3_DPA_CAP_VER = "4'b0001" *) 
  (* PF3_DSN_CAP_NEXTPTR = "12'b000100001100" *) 
  (* PF3_EXPANSION_ROM_APERTURE_SIZE = "5'b00011" *) 
  (* PF3_EXPANSION_ROM_ENABLE = "FALSE" *) 
  (* PF3_INTERRUPT_LINE = "8'b00000000" *) 
  (* PF3_INTERRUPT_PIN = "3'b001" *) 
  (* PF3_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF3_MSIX_CAP_PBA_BIR = "0" *) 
  (* PF3_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000001010000" *) 
  (* PF3_MSIX_CAP_TABLE_BIR = "0" *) 
  (* PF3_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000001000000" *) 
  (* PF3_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* PF3_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* PF3_MSI_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF3_MSI_CAP_PERVECMASKCAP = "FALSE" *) 
  (* PF3_PB_CAP_DATA_REG_D0 = "0" *) 
  (* PF3_PB_CAP_DATA_REG_D0_SUSTAINED = "0" *) 
  (* PF3_PB_CAP_DATA_REG_D1 = "0" *) 
  (* PF3_PB_CAP_DATA_REG_D3HOT = "0" *) 
  (* PF3_PB_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF3_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
  (* PF3_PB_CAP_VER = "4'b0001" *) 
  (* PF3_PM_CAP_ID = "8'b00000001" *) 
  (* PF3_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* PF3_PM_CAP_VER_ID = "3'b011" *) 
  (* PF3_RBAR_CAP_ENABLE = "FALSE" *) 
  (* PF3_RBAR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF3_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
  (* PF3_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) 
  (* PF3_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
  (* PF3_RBAR_CAP_VER = "4'b0001" *) 
  (* PF3_RBAR_CONTROL_INDEX0 = "3'b000" *) 
  (* PF3_RBAR_CONTROL_INDEX1 = "3'b000" *) 
  (* PF3_RBAR_CONTROL_INDEX2 = "3'b000" *) 
  (* PF3_RBAR_CONTROL_SIZE0 = "5'b00000" *) 
  (* PF3_RBAR_CONTROL_SIZE1 = "5'b00000" *) 
  (* PF3_RBAR_CONTROL_SIZE2 = "5'b00000" *) 
  (* PF3_RBAR_NUM = "3'b001" *) 
  (* PF3_REVISION_ID = "8'b00000000" *) 
  (* PF3_SRIOV_BAR0_APERTURE_SIZE = "5'b00011" *) 
  (* PF3_SRIOV_BAR0_CONTROL = "3'b100" *) 
  (* PF3_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
  (* PF3_SRIOV_BAR1_CONTROL = "3'b000" *) 
  (* PF3_SRIOV_BAR2_APERTURE_SIZE = "5'b00011" *) 
  (* PF3_SRIOV_BAR2_CONTROL = "3'b100" *) 
  (* PF3_SRIOV_BAR3_APERTURE_SIZE = "5'b00011" *) 
  (* PF3_SRIOV_BAR3_CONTROL = "3'b000" *) 
  (* PF3_SRIOV_BAR4_APERTURE_SIZE = "5'b00011" *) 
  (* PF3_SRIOV_BAR4_CONTROL = "3'b100" *) 
  (* PF3_SRIOV_BAR5_APERTURE_SIZE = "5'b00011" *) 
  (* PF3_SRIOV_BAR5_CONTROL = "3'b000" *) 
  (* PF3_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
  (* PF3_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF3_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
  (* PF3_SRIOV_CAP_VER = "4'b0001" *) 
  (* PF3_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) 
  (* PF3_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) 
  (* PF3_SRIOV_SUPPORTED_PAGE_SIZE = "0" *) 
  (* PF3_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) 
  (* PF3_SUBSYSTEM_ID = "16'b0000000000000000" *) 
  (* PF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* PF3_TPHR_CAP_ENABLE = "FALSE" *) 
  (* PF3_TPHR_CAP_INT_VEC_MODE = "TRUE" *) 
  (* PF3_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* PF3_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* PF3_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* PF3_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* PF3_TPHR_CAP_VER = "4'b0001" *) 
  (* PHY_LP_TXPRESET = "4" *) 
  (* PIPE_PIPELINE_STAGES = "0" *) 
  (* PIPE_SIM = "FALSE" *) 
  (* PLL_TYPE = "0" *) 
  (* PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 = "FALSE" *) 
  (* PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 = "FALSE" *) 
  (* PL_DISABLE_EI_INFER_IN_L0 = "FALSE" *) 
  (* PL_DISABLE_GEN3_DC_BALANCE = "FALSE" *) 
  (* PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP = "TRUE" *) 
  (* PL_DISABLE_RETRAIN_ON_FRAMING_ERROR = "FALSE" *) 
  (* PL_DISABLE_SCRAMBLING = "FALSE" *) 
  (* PL_DISABLE_SYNC_HEADER_FRAMING_ERROR = "FALSE" *) 
  (* PL_DISABLE_UPCONFIG_CAPABLE = "FALSE" *) 
  (* PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE" *) 
  (* PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE" *) 
  (* PL_EQ_ADAPT_ITER_COUNT = "5'b00010" *) 
  (* PL_EQ_ADAPT_REJECT_RETRY_COUNT = "2'b01" *) 
  (* PL_EQ_BYPASS_PHASE23 = "FALSE" *) 
  (* PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT = "3'b011" *) 
  (* PL_EQ_DEFAULT_GEN3_TX_PRESET = "4'b0100" *) 
  (* PL_EQ_PHASE01_RX_ADAPT = "FALSE" *) 
  (* PL_EQ_SHORT_ADAPT_PHASE = "FALSE" *) 
  (* PL_INTERFACE = "FALSE" *) 
  (* PL_LANE0_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE1_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE2_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE3_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE4_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE5_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE6_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LANE7_EQ_CONTROL = "16'b0011010000000000" *) 
  (* PL_LINK_CAP_MAX_LINK_SPEED = "1" *) 
  (* PL_LINK_CAP_MAX_LINK_WIDTH = "8" *) 
  (* PL_N_FTS_COMCLK_GEN1 = "255" *) 
  (* PL_N_FTS_COMCLK_GEN2 = "255" *) 
  (* PL_N_FTS_COMCLK_GEN3 = "255" *) 
  (* PL_N_FTS_GEN1 = "255" *) 
  (* PL_N_FTS_GEN2 = "255" *) 
  (* PL_N_FTS_GEN3 = "255" *) 
  (* PL_REPORT_ALL_PHY_ERRORS = "TRUE" *) 
  (* PL_SIM_FAST_LINK_TRAINING = "TRUE" *) 
  (* PL_UPSTREAM_FACING = "TRUE" *) 
  (* PM_ASPML0S_TIMEOUT = "16'b0000010111011100" *) 
  (* PM_ASPML1_ENTRY_DELAY = "20'b00000001110101001100" *) 
  (* PM_ENABLE_L23_ENTRY = "FALSE" *) 
  (* PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE" *) 
  (* PM_L1_REENTRY_DELAY = "25000" *) 
  (* PM_PME_SERVICE_TIMEOUT_DELAY = "20'b00011000011010100000" *) 
  (* PM_PME_TURNOFF_ACK_DELAY = "16'b0000000001100100" *) 
  (* RCV_MSG_IF = "TRUE" *) 
  (* REF_CLK_FREQ = "0" *) 
  (* RX_DETECT = "0" *) 
  (* SELECT_QUAD = "GTH_Quad_225" *) 
  (* SHARED_LOGIC = "1" *) 
  (* SIM_JTAG_IDCODE = "0" *) 
  (* SIM_VERSION = "1.0" *) 
  (* SPARE_BIT0 = "0" *) 
  (* SPARE_BIT1 = "0" *) 
  (* SPARE_BIT2 = "0" *) 
  (* SPARE_BIT3 = "0" *) 
  (* SPARE_BIT4 = "0" *) 
  (* SPARE_BIT5 = "0" *) 
  (* SPARE_BIT6 = "0" *) 
  (* SPARE_BIT7 = "0" *) 
  (* SPARE_BIT8 = "0" *) 
  (* SPARE_BYTE0 = "8'b00000000" *) 
  (* SPARE_BYTE1 = "8'b00000000" *) 
  (* SPARE_BYTE2 = "8'b00000000" *) 
  (* SPARE_BYTE3 = "8'b00000000" *) 
  (* SPARE_WORD0 = "0" *) 
  (* SPARE_WORD1 = "0" *) 
  (* SPARE_WORD2 = "0" *) 
  (* SPARE_WORD3 = "0" *) 
  (* SRIOV_CAP_ENABLE = "FALSE" *) 
  (* SYS_RESET_POLARITY = "0" *) 
  (* TCQ = "100" *) 
  (* TL_COMPL_TIMEOUT_REG0 = "24'b101111101011110000100000" *) 
  (* TL_COMPL_TIMEOUT_REG1 = "28'b0010111110101111000010000000" *) 
  (* TL_CREDITS_CD = "12'b000000000000" *) 
  (* TL_CREDITS_CH = "8'b00000000" *) 
  (* TL_CREDITS_NPD = "12'b000000101000" *) 
  (* TL_CREDITS_NPH = "8'b00100000" *) 
  (* TL_CREDITS_PD = "12'b000110011000" *) 
  (* TL_CREDITS_PH = "8'b00100000" *) 
  (* TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "TRUE" *) 
  (* TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) 
  (* TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) 
  (* TL_LEGACY_MODE_ENABLE = "FALSE" *) 
  (* TL_PF_ENABLE_REG = "2'b00" *) 
  (* TL_TX_MUX_STRICT_PRIORITY = "TRUE" *) 
  (* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) 
  (* TWO_LAYER_MODE_DLCMSM_ENABLE = "TRUE" *) 
  (* TWO_LAYER_MODE_ENABLE = "FALSE" *) 
  (* TWO_LAYER_MODE_WIDTH_256 = "TRUE" *) 
  (* TX_FC_IF = "TRUE" *) 
  (* USER_CLK_FREQ = "3" *) 
  (* VF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF0_CAPABILITY_POINTER = "8'b10000000" *) 
  (* VF0_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF0_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF0_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF0_PM_CAP_ID = "8'b00000001" *) 
  (* VF0_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF0_PM_CAP_VER_ID = "3'b011" *) 
  (* VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF0_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF0_TPHR_CAP_VER = "4'b0001" *) 
  (* VF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF1_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF1_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF1_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF1_PM_CAP_ID = "8'b00000001" *) 
  (* VF1_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF1_PM_CAP_VER_ID = "3'b011" *) 
  (* VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF1_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF1_TPHR_CAP_VER = "4'b0001" *) 
  (* VF2_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF2_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF2_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF2_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF2_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF2_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF2_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF2_PM_CAP_ID = "8'b00000001" *) 
  (* VF2_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF2_PM_CAP_VER_ID = "3'b011" *) 
  (* VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF2_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF2_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF2_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF2_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF2_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF2_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF2_TPHR_CAP_VER = "4'b0001" *) 
  (* VF3_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF3_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF3_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF3_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF3_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF3_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF3_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF3_PM_CAP_ID = "8'b00000001" *) 
  (* VF3_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF3_PM_CAP_VER_ID = "3'b011" *) 
  (* VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF3_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF3_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF3_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF3_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF3_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF3_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF3_TPHR_CAP_VER = "4'b0001" *) 
  (* VF4_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF4_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF4_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF4_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF4_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF4_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF4_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF4_PM_CAP_ID = "8'b00000001" *) 
  (* VF4_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF4_PM_CAP_VER_ID = "3'b011" *) 
  (* VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF4_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF4_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF4_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF4_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF4_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF4_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF4_TPHR_CAP_VER = "4'b0001" *) 
  (* VF5_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF5_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF5_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF5_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF5_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
  (* VF5_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF5_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF5_PM_CAP_ID = "8'b00000001" *) 
  (* VF5_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF5_PM_CAP_VER_ID = "3'b011" *) 
  (* VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF5_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF5_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
  (* VF5_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF5_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF5_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF5_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF5_TPHR_CAP_VER = "4'b0001" *) 
  (* VF6_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF6_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF6_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000001010000" *) 
  (* VF6_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF6_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000001000000" *) 
  (* VF6_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF6_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF6_PM_CAP_ID = "8'b00000001" *) 
  (* VF6_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF6_PM_CAP_VER_ID = "3'b011" *) 
  (* VF6_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF6_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF6_TPHR_CAP_INT_VEC_MODE = "TRUE" *) 
  (* VF6_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF6_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF6_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF6_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF6_TPHR_CAP_VER = "4'b0001" *) 
  (* VF7_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF7_MSIX_CAP_PBA_BIR = "0" *) 
  (* VF7_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000001010000" *) 
  (* VF7_MSIX_CAP_TABLE_BIR = "0" *) 
  (* VF7_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000001000000" *) 
  (* VF7_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
  (* VF7_MSI_CAP_MULTIMSGCAP = "0" *) 
  (* VF7_PM_CAP_ID = "8'b00000001" *) 
  (* VF7_PM_CAP_NEXTPTR = "8'b00000000" *) 
  (* VF7_PM_CAP_VER_ID = "3'b011" *) 
  (* VF7_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
  (* VF7_TPHR_CAP_ENABLE = "FALSE" *) 
  (* VF7_TPHR_CAP_INT_VEC_MODE = "TRUE" *) 
  (* VF7_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
  (* VF7_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
  (* VF7_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
  (* VF7_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
  (* VF7_TPHR_CAP_VER = "4'b0001" *) 
  (* en_msi_per_vec_masking = "FALSE" *) 
  (* gen_x0y0_xdc = "1" *) 
  (* gen_x0y1_xdc = "0" *) 
  (* gen_x0y2_xdc = "0" *) 
  (* gen_x0y3_xdc = "0" *) 
  (* gen_x0y4_xdc = "0" *) 
  (* gen_x0y5_xdc = "0" *) 
  (* pcie_blk_locn = "0" *) 
  (* silicon_revision = "Production" *) 
  (* xlnx_ref_board = "0" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_pcie3_uscale_core_top inst
       (.bufgtce_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bufgtcemask_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bufgtdiv_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bufgtreset_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .bufgtrstmask_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cap_gnt(1'b1),
        .cap_rel(1'b0),
        .cap_req(NLW_inst_cap_req_UNCONNECTED),
        .cfg_config_space_enable(cfg_config_space_enable),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_function_number(NLW_inst_cfg_ext_function_number_UNCONNECTED[7:0]),
        .cfg_ext_read_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_ext_read_data_valid(1'b0),
        .cfg_ext_read_received(NLW_inst_cfg_ext_read_received_UNCONNECTED),
        .cfg_ext_register_number(NLW_inst_cfg_ext_register_number_UNCONNECTED[9:0]),
        .cfg_ext_write_byte_enable(NLW_inst_cfg_ext_write_byte_enable_UNCONNECTED[3:0]),
        .cfg_ext_write_data(NLW_inst_cfg_ext_write_data_UNCONNECTED[31:0]),
        .cfg_ext_write_received(NLW_inst_cfg_ext_write_received_UNCONNECTED),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_pending_status_data_enable(cfg_interrupt_msi_pending_status_data_enable),
        .cfg_interrupt_msi_pending_status_function_num(cfg_interrupt_msi_pending_status_function_num),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_msix_address({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_interrupt_msix_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cfg_interrupt_msix_enable(NLW_inst_cfg_interrupt_msix_enable_UNCONNECTED[3:0]),
        .cfg_interrupt_msix_fail(NLW_inst_cfg_interrupt_msix_fail_UNCONNECTED),
        .cfg_interrupt_msix_int(1'b0),
        .cfg_interrupt_msix_mask(NLW_inst_cfg_interrupt_msix_mask_UNCONNECTED[3:0]),
        .cfg_interrupt_msix_sent(NLW_inst_cfg_interrupt_msix_sent_UNCONNECTED),
        .cfg_interrupt_msix_vf_enable(NLW_inst_cfg_interrupt_msix_vf_enable_UNCONNECTED[7:0]),
        .cfg_interrupt_msix_vf_mask(NLW_inst_cfg_interrupt_msix_vf_mask_UNCONNECTED[7:0]),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_local_error(cfg_local_error),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_ltssm_state(cfg_ltssm_state),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_subsys_vend_id(cfg_subsys_vend_id),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .common_commands_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .common_commands_out(NLW_inst_common_commands_out_UNCONNECTED[25:0]),
        .conf_req_data({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .conf_req_ready(NLW_inst_conf_req_ready_UNCONNECTED),
        .conf_req_reg_num({1'b0,1'b0,1'b0,1'b0}),
        .conf_req_type({1'b0,1'b0}),
        .conf_req_valid(1'b0),
        .conf_resp_rdata(NLW_inst_conf_resp_rdata_UNCONNECTED[31:0]),
        .conf_resp_valid(NLW_inst_conf_resp_valid_UNCONNECTED),
        .cplllock_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cpllpd_in(NLW_inst_cpllpd_in_UNCONNECTED[7:0]),
        .cpllreset_in(NLW_inst_cpllreset_in_UNCONNECTED[7:0]),
        .dmonfiforeset_in(NLW_inst_dmonfiforeset_in_UNCONNECTED[7:0]),
        .dmonitorclk_in(NLW_inst_dmonitorclk_in_UNCONNECTED[7:0]),
        .dmonitorout_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drp_addr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drp_clk(1'b1),
        .drp_di({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drp_do(NLW_inst_drp_do_UNCONNECTED[15:0]),
        .drp_en(1'b0),
        .drp_rdy(NLW_inst_drp_rdy_UNCONNECTED),
        .drp_we(1'b0),
        .drpaddr_in(NLW_inst_drpaddr_in_UNCONNECTED[71:0]),
        .drpclk_in(NLW_inst_drpclk_in_UNCONNECTED[7:0]),
        .drpdi_in(NLW_inst_drpdi_in_UNCONNECTED[127:0]),
        .drpdo_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpen_in(NLW_inst_drpen_in_UNCONNECTED[7:0]),
        .drprdy_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpwe_in(NLW_inst_drpwe_in_UNCONNECTED[7:0]),
        .ext_ch_gt_drpaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpclk(NLW_inst_ext_ch_gt_drpclk_UNCONNECTED),
        .ext_ch_gt_drpdi({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drpdo(NLW_inst_ext_ch_gt_drpdo_UNCONNECTED[127:0]),
        .ext_ch_gt_drpen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_ch_gt_drprdy(NLW_inst_ext_ch_gt_drprdy_UNCONNECTED[7:0]),
        .ext_ch_gt_drpwe({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ext_qpll1lock_out({1'b0,1'b0}),
        .ext_qpll1outclk_out({1'b0,1'b0}),
        .ext_qpll1outrefclk_out({1'b0,1'b0}),
        .ext_qpll1pd(NLW_inst_ext_qpll1pd_UNCONNECTED[1:0]),
        .ext_qpll1rate(NLW_inst_ext_qpll1rate_UNCONNECTED[5:0]),
        .ext_qpll1refclk(NLW_inst_ext_qpll1refclk_UNCONNECTED[1:0]),
        .ext_qpll1reset(NLW_inst_ext_qpll1reset_UNCONNECTED[1:0]),
        .eyescandataerror_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .eyescanreset_in(NLW_inst_eyescanreset_in_UNCONNECTED[7:0]),
        .free_run_clock(1'b0),
        .gt_bufgtdiv(NLW_inst_gt_bufgtdiv_UNCONNECTED[8:0]),
        .gt_cplllock(NLW_inst_gt_cplllock_UNCONNECTED[7:0]),
        .gt_dmonfiforeset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_dmonitorclk({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_dmonitorout(NLW_inst_gt_dmonitorout_UNCONNECTED[135:0]),
        .gt_eyescandataerror(NLW_inst_gt_eyescandataerror_UNCONNECTED[7:0]),
        .gt_gtpowergood(NLW_inst_gt_gtpowergood_UNCONNECTED[7:0]),
        .gt_loopback({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_pcierateidle(NLW_inst_gt_pcierateidle_UNCONNECTED[7:0]),
        .gt_pcieuserratedone({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_pcieuserratestart(NLW_inst_gt_pcieuserratestart_UNCONNECTED[7:0]),
        .gt_phystatus(NLW_inst_gt_phystatus_UNCONNECTED[7:0]),
        .gt_qpll1lock(NLW_inst_gt_qpll1lock_UNCONNECTED[1:0]),
        .gt_rxbufstatus(NLW_inst_gt_rxbufstatus_UNCONNECTED[23:0]),
        .gt_rxcdrlock(NLW_inst_gt_rxcdrlock_UNCONNECTED[7:0]),
        .gt_rxcommadet(NLW_inst_gt_rxcommadet_UNCONNECTED[7:0]),
        .gt_rxdlysresetdone(NLW_inst_gt_rxdlysresetdone_UNCONNECTED[7:0]),
        .gt_rxoutclk(NLW_inst_gt_rxoutclk_UNCONNECTED[7:0]),
        .gt_rxphaligndone(NLW_inst_gt_rxphaligndone_UNCONNECTED[7:0]),
        .gt_rxpmaresetdone(NLW_inst_gt_rxpmaresetdone_UNCONNECTED[7:0]),
        .gt_rxprbscntreset({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxprbserr(NLW_inst_gt_rxprbserr_UNCONNECTED[7:0]),
        .gt_rxprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_rxrecclkout(NLW_inst_gt_rxrecclkout_UNCONNECTED[7:0]),
        .gt_rxresetdone(NLW_inst_gt_rxresetdone_UNCONNECTED[7:0]),
        .gt_rxstatus(NLW_inst_gt_rxstatus_UNCONNECTED[23:0]),
        .gt_rxsyncdone(NLW_inst_gt_rxsyncdone_UNCONNECTED[7:0]),
        .gt_rxvalid(NLW_inst_gt_rxvalid_UNCONNECTED[7:0]),
        .gt_tx_powerdown({1'b0,1'b0,1'b0}),
        .gt_txdlysresetdone(NLW_inst_gt_txdlysresetdone_UNCONNECTED[7:0]),
        .gt_txelecidle(NLW_inst_gt_txelecidle_UNCONNECTED[7:0]),
        .gt_txinhibit({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txphaligndone(NLW_inst_gt_txphaligndone_UNCONNECTED[7:0]),
        .gt_txphinitdone(NLW_inst_gt_txphinitdone_UNCONNECTED[7:0]),
        .gt_txprbsforceerr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txprbssel({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gt_txresetdone(NLW_inst_gt_txresetdone_UNCONNECTED[7:0]),
        .gthrxn_in(NLW_inst_gthrxn_in_UNCONNECTED[7:0]),
        .gthrxp_in(NLW_inst_gthrxp_in_UNCONNECTED[7:0]),
        .gthtxn_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gthtxp_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrefclk01_in(NLW_inst_gtrefclk01_in_UNCONNECTED[1:0]),
        .gtrefclk0_in(NLW_inst_gtrefclk0_in_UNCONNECTED[7:0]),
        .gtrxreset_in(NLW_inst_gtrxreset_in_UNCONNECTED[7:0]),
        .gttxreset_in(NLW_inst_gttxreset_in_UNCONNECTED[7:0]),
        .gtwiz_reset_rx_done_in(NLW_inst_gtwiz_reset_rx_done_in_UNCONNECTED),
        .gtwiz_reset_tx_done_in(NLW_inst_gtwiz_reset_tx_done_in_UNCONNECTED),
        .gtwiz_userclk_rx_active_in(NLW_inst_gtwiz_userclk_rx_active_in_UNCONNECTED),
        .gtwiz_userclk_tx_active_in(NLW_inst_gtwiz_userclk_tx_active_in_UNCONNECTED),
        .gtwiz_userclk_tx_reset_in(NLW_inst_gtwiz_userclk_tx_reset_in_UNCONNECTED),
        .int_qpll1lock_out(NLW_inst_int_qpll1lock_out_UNCONNECTED[1:0]),
        .int_qpll1outclk_out(NLW_inst_int_qpll1outclk_out_UNCONNECTED[1:0]),
        .int_qpll1outrefclk_out(NLW_inst_int_qpll1outrefclk_out_UNCONNECTED[1:0]),
        .loopback_in(NLW_inst_loopback_in_UNCONNECTED[23:0]),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .mcap_design_switch(NLW_inst_mcap_design_switch_UNCONNECTED),
        .mcap_eos_in(1'b0),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_perstn0_out(pcie_perstn0_out),
        .pcie_perstn1_in(pcie_perstn1_in),
        .pcie_perstn1_out(pcie_perstn1_out),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_av(pcie_rq_tag_av),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .pcieeqrxeqadaptdone_in(NLW_inst_pcieeqrxeqadaptdone_in_UNCONNECTED[7:0]),
        .pcierategen3_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcierateidle_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcierateqpllpd_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcierateqpllreset_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcierstidle_in(NLW_inst_pcierstidle_in_UNCONNECTED[7:0]),
        .pciersttxsyncstart_in(NLW_inst_pciersttxsyncstart_in_UNCONNECTED[7:0]),
        .pciesynctxsyncdone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcieusergen3rdy_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcieuserphystatusrst_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratedone_in(NLW_inst_pcieuserratedone_in_UNCONNECTED[7:0]),
        .pcieuserratestart_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdin_in(NLW_inst_pcsrsvdin_in_UNCONNECTED[127:0]),
        .pcsrsvdout_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .phy_prst_n(NLW_inst_phy_prst_n_UNCONNECTED),
        .phy_rdy_out(phy_rdy_out),
        .phy_rrst_n(NLW_inst_phy_rrst_n_UNCONNECTED),
        .phy_rst_fsm(NLW_inst_phy_rst_fsm_UNCONNECTED[3:0]),
        .phy_rst_idle(NLW_inst_phy_rst_idle_UNCONNECTED),
        .phy_rxeq_fsm(NLW_inst_phy_rxeq_fsm_UNCONNECTED[23:0]),
        .phy_txeq_ctrl(NLW_inst_phy_txeq_ctrl_UNCONNECTED[15:0]),
        .phy_txeq_fsm(NLW_inst_phy_txeq_fsm_UNCONNECTED[23:0]),
        .phy_txeq_preset(NLW_inst_phy_txeq_preset_UNCONNECTED[31:0]),
        .phystatus_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_0_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_1_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_2_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_3_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_4_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_5_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_6_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_rx_7_sigs({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pipe_tx_0_sigs(NLW_inst_pipe_tx_0_sigs_UNCONNECTED[83:0]),
        .pipe_tx_1_sigs(NLW_inst_pipe_tx_1_sigs_UNCONNECTED[83:0]),
        .pipe_tx_2_sigs(NLW_inst_pipe_tx_2_sigs_UNCONNECTED[83:0]),
        .pipe_tx_3_sigs(NLW_inst_pipe_tx_3_sigs_UNCONNECTED[83:0]),
        .pipe_tx_4_sigs(NLW_inst_pipe_tx_4_sigs_UNCONNECTED[83:0]),
        .pipe_tx_5_sigs(NLW_inst_pipe_tx_5_sigs_UNCONNECTED[83:0]),
        .pipe_tx_6_sigs(NLW_inst_pipe_tx_6_sigs_UNCONNECTED[83:0]),
        .pipe_tx_7_sigs(NLW_inst_pipe_tx_7_sigs_UNCONNECTED[83:0]),
        .pl_eq_in_progress(NLW_inst_pl_eq_in_progress_UNCONNECTED),
        .pl_eq_phase(NLW_inst_pl_eq_phase_UNCONNECTED[1:0]),
        .pl_eq_reset_eieos_count(1'b0),
        .pl_gen2_upstream_prefer_deemph(1'b0),
        .qpll0clk_in(NLW_inst_qpll0clk_in_UNCONNECTED[7:0]),
        .qpll0refclk_in(NLW_inst_qpll0refclk_in_UNCONNECTED[7:0]),
        .qpll1clk_in(NLW_inst_qpll1clk_in_UNCONNECTED[7:0]),
        .qpll1lock_out({1'b0,1'b0}),
        .qpll1outclk_out({1'b0,1'b0}),
        .qpll1outrefclk_out({1'b0,1'b0}),
        .qpll1pd_in(NLW_inst_qpll1pd_in_UNCONNECTED[1:0]),
        .qpll1refclk_in(NLW_inst_qpll1refclk_in_UNCONNECTED[7:0]),
        .qpll1reset_in(NLW_inst_qpll1reset_in_UNCONNECTED[1:0]),
        .qpllrsvd2_in(NLW_inst_qpllrsvd2_in_UNCONNECTED[9:0]),
        .qpllrsvd3_in(NLW_inst_qpllrsvd3_in_UNCONNECTED[9:0]),
        .rx8b10ben_in(NLW_inst_rx8b10ben_in_UNCONNECTED[7:0]),
        .rxbufreset_in(NLW_inst_rxbufreset_in_UNCONNECTED[7:0]),
        .rxbufstatus_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxbyteisaligned_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxbyterealign_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in(NLW_inst_rxcdrhold_in_UNCONNECTED[7:0]),
        .rxcdrlock_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxclkcorcnt_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxcommadet_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxcommadeten_in(NLW_inst_rxcommadeten_in_UNCONNECTED[7:0]),
        .rxctrl0_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxctrl1_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxctrl2_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxctrl3_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdata_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagchold_in(NLW_inst_rxdfeagchold_in_UNCONNECTED[7:0]),
        .rxdfecfokhold_in(NLW_inst_rxdfecfokhold_in_UNCONNECTED[7:0]),
        .rxdfekhhold_in(NLW_inst_rxdfekhhold_in_UNCONNECTED[7:0]),
        .rxdfelfhold_in(NLW_inst_rxdfelfhold_in_UNCONNECTED[7:0]),
        .rxdfetap10hold_in(NLW_inst_rxdfetap10hold_in_UNCONNECTED[7:0]),
        .rxdfetap11hold_in(NLW_inst_rxdfetap11hold_in_UNCONNECTED[7:0]),
        .rxdfetap12hold_in(NLW_inst_rxdfetap12hold_in_UNCONNECTED[7:0]),
        .rxdfetap13hold_in(NLW_inst_rxdfetap13hold_in_UNCONNECTED[7:0]),
        .rxdfetap14hold_in(NLW_inst_rxdfetap14hold_in_UNCONNECTED[7:0]),
        .rxdfetap15hold_in(NLW_inst_rxdfetap15hold_in_UNCONNECTED[7:0]),
        .rxdfetap2hold_in(NLW_inst_rxdfetap2hold_in_UNCONNECTED[7:0]),
        .rxdfetap3hold_in(NLW_inst_rxdfetap3hold_in_UNCONNECTED[7:0]),
        .rxdfetap4hold_in(NLW_inst_rxdfetap4hold_in_UNCONNECTED[7:0]),
        .rxdfetap5hold_in(NLW_inst_rxdfetap5hold_in_UNCONNECTED[7:0]),
        .rxdfetap6hold_in(NLW_inst_rxdfetap6hold_in_UNCONNECTED[7:0]),
        .rxdfetap7hold_in(NLW_inst_rxdfetap7hold_in_UNCONNECTED[7:0]),
        .rxdfetap8hold_in(NLW_inst_rxdfetap8hold_in_UNCONNECTED[7:0]),
        .rxdfetap9hold_in(NLW_inst_rxdfetap9hold_in_UNCONNECTED[7:0]),
        .rxdfeuthold_in(NLW_inst_rxdfeuthold_in_UNCONNECTED[7:0]),
        .rxdfevphold_in(NLW_inst_rxdfevphold_in_UNCONNECTED[7:0]),
        .rxdlysresetdone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxelecidle_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxlpmen_in(NLW_inst_rxlpmen_in_UNCONNECTED[7:0]),
        .rxlpmgchold_in(NLW_inst_rxlpmgchold_in_UNCONNECTED[7:0]),
        .rxlpmhfhold_in(NLW_inst_rxlpmhfhold_in_UNCONNECTED[7:0]),
        .rxlpmlfhold_in(NLW_inst_rxlpmlfhold_in_UNCONNECTED[7:0]),
        .rxlpmoshold_in(NLW_inst_rxlpmoshold_in_UNCONNECTED[7:0]),
        .rxmcommaalignen_in(NLW_inst_rxmcommaalignen_in_UNCONNECTED[7:0]),
        .rxoshold_in(NLW_inst_rxoshold_in_UNCONNECTED[7:0]),
        .rxoutclk_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxpcommaalignen_in(NLW_inst_rxpcommaalignen_in_UNCONNECTED[7:0]),
        .rxpd_in(NLW_inst_rxpd_in_UNCONNECTED[15:0]),
        .rxphaligndone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxpolarity_in(NLW_inst_rxpolarity_in_UNCONNECTED[7:0]),
        .rxprbscntreset_in(NLW_inst_rxprbscntreset_in_UNCONNECTED[7:0]),
        .rxprbserr_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprbslocked_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprbssel_in(NLW_inst_rxprbssel_in_UNCONNECTED[31:0]),
        .rxprgdivresetdone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprogdivreset_in(NLW_inst_rxprogdivreset_in_UNCONNECTED[7:0]),
        .rxrate_in(NLW_inst_rxrate_in_UNCONNECTED[23:0]),
        .rxratedone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxratemode_in(NLW_inst_rxratemode_in_UNCONNECTED[7:0]),
        .rxresetdone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxslide_in(NLW_inst_rxslide_in_UNCONNECTED[7:0]),
        .rxstatus_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxuserrdy_in(NLW_inst_rxuserrdy_in_UNCONNECTED[7:0]),
        .rxusrclk2_in(NLW_inst_rxusrclk2_in_UNCONNECTED[7:0]),
        .rxusrclk_in(NLW_inst_rxusrclk_in_UNCONNECTED[7:0]),
        .rxvalid_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .startup_cfgclk(NLW_inst_startup_cfgclk_UNCONNECTED),
        .startup_cfgmclk(NLW_inst_startup_cfgmclk_UNCONNECTED),
        .startup_di(NLW_inst_startup_di_UNCONNECTED[3:0]),
        .startup_do({1'b0,1'b0,1'b0,1'b0}),
        .startup_dts({1'b0,1'b0,1'b0,1'b0}),
        .startup_eos(NLW_inst_startup_eos_UNCONNECTED),
        .startup_fcsbo(1'b0),
        .startup_fcsbts(1'b0),
        .startup_gsr(1'b0),
        .startup_gts(1'b0),
        .startup_keyclearb(1'b1),
        .startup_pack(1'b0),
        .startup_preq(NLW_inst_startup_preq_UNCONNECTED),
        .startup_usrcclko(1'b0),
        .startup_usrcclkts(1'b1),
        .startup_usrdoneo(1'b0),
        .startup_usrdonets(1'b1),
        .sys_clk(sys_clk),
        .sys_clk_gt(sys_clk_gt),
        .sys_reset(sys_reset),
        .tx8b10ben_in(NLW_inst_tx8b10ben_in_UNCONNECTED[7:0]),
        .txctrl0_in(NLW_inst_txctrl0_in_UNCONNECTED[127:0]),
        .txctrl1_in(NLW_inst_txctrl1_in_UNCONNECTED[127:0]),
        .txctrl2_in(NLW_inst_txctrl2_in_UNCONNECTED[63:0]),
        .txdata_in(NLW_inst_txdata_in_UNCONNECTED[1023:0]),
        .txdeemph_in(NLW_inst_txdeemph_in_UNCONNECTED[7:0]),
        .txdetectrx_in(NLW_inst_txdetectrx_in_UNCONNECTED[7:0]),
        .txdiffctrl_in(NLW_inst_txdiffctrl_in_UNCONNECTED[31:0]),
        .txdlybypass_in(NLW_inst_txdlybypass_in_UNCONNECTED[7:0]),
        .txdlyen_in(NLW_inst_txdlyen_in_UNCONNECTED[7:0]),
        .txdlyhold_in(NLW_inst_txdlyhold_in_UNCONNECTED[7:0]),
        .txdlyovrden_in(NLW_inst_txdlyovrden_in_UNCONNECTED[7:0]),
        .txdlysreset_in(NLW_inst_txdlysreset_in_UNCONNECTED[7:0]),
        .txdlysresetdone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdlyupdown_in(NLW_inst_txdlyupdown_in_UNCONNECTED[7:0]),
        .txelecidle_in(NLW_inst_txelecidle_in_UNCONNECTED[7:0]),
        .txinhibit_in(NLW_inst_txinhibit_in_UNCONNECTED[7:0]),
        .txmaincursor_in(NLW_inst_txmaincursor_in_UNCONNECTED[55:0]),
        .txmargin_in(NLW_inst_txmargin_in_UNCONNECTED[23:0]),
        .txoutclk_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txoutclksel_in(NLW_inst_txoutclksel_in_UNCONNECTED[23:0]),
        .txpd_in(NLW_inst_txpd_in_UNCONNECTED[15:0]),
        .txphalign_in(NLW_inst_txphalign_in_UNCONNECTED[7:0]),
        .txphaligndone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphalignen_in(NLW_inst_txphalignen_in_UNCONNECTED[7:0]),
        .txphdlypd_in(NLW_inst_txphdlypd_in_UNCONNECTED[7:0]),
        .txphdlyreset_in(NLW_inst_txphdlyreset_in_UNCONNECTED[7:0]),
        .txphdlytstclk_in(NLW_inst_txphdlytstclk_in_UNCONNECTED[7:0]),
        .txphinit_in(NLW_inst_txphinit_in_UNCONNECTED[7:0]),
        .txphinitdone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphovrden_in(NLW_inst_txphovrden_in_UNCONNECTED[7:0]),
        .txpmaresetdone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in(NLW_inst_txpostcursor_in_UNCONNECTED[39:0]),
        .txprbsforceerr_in(NLW_inst_txprbsforceerr_in_UNCONNECTED[7:0]),
        .txprbssel_in(NLW_inst_txprbssel_in_UNCONNECTED[31:0]),
        .txprecursor_in(NLW_inst_txprecursor_in_UNCONNECTED[39:0]),
        .txprgdivresetdone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprogdivreset_in(NLW_inst_txprogdivreset_in_UNCONNECTED[7:0]),
        .txrate_in(NLW_inst_txrate_in_UNCONNECTED[23:0]),
        .txresetdone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in(NLW_inst_txswing_in_UNCONNECTED[7:0]),
        .txsyncallin_in(NLW_inst_txsyncallin_in_UNCONNECTED[7:0]),
        .txsyncdone_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txsyncin_in(NLW_inst_txsyncin_in_UNCONNECTED[7:0]),
        .txsyncmode_in(NLW_inst_txsyncmode_in_UNCONNECTED[7:0]),
        .txsyncout_out({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txuserrdy_in(NLW_inst_txuserrdy_in_UNCONNECTED[7:0]),
        .txusrclk2_in(NLW_inst_txusrclk2_in_UNCONNECTED[7:0]),
        .txusrclk_in(NLW_inst_txusrclk_in_UNCONNECTED[7:0]),
        .user_clk(user_clk),
        .user_lnk_up(user_lnk_up),
        .user_reset(user_reset),
        .user_tph_function_num({1'b0,1'b0,1'b0,1'b0}),
        .user_tph_stt_address({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .user_tph_stt_read_data(NLW_inst_user_tph_stt_read_data_UNCONNECTED[31:0]),
        .user_tph_stt_read_data_valid(NLW_inst_user_tph_stt_read_data_valid_UNCONNECTED),
        .user_tph_stt_read_enable(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram
   (MIREPLAYRAMREADDATA,
    MIREQUESTRAMREADDATA,
    MICOMPLETIONRAMREADDATA,
    CORECLKMIREQUESTRAM,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE,
    MIREQUESTRAMREADENABLE,
    MIREQUESTRAMWRITEENABLE,
    mi_req_raddr0_i,
    mi_req_waddr0_i,
    MIREQUESTRAMWRITEDATA,
    mi_req_raddr1_i,
    mi_req_waddr1_i,
    MICOMPLETIONRAMWRITEENABLEL,
    MICOMPLETIONRAMREADENABLEL,
    mi_cpl_waddr0_i,
    mi_cpl_raddr0_i,
    mi_cpl_wdata_i,
    mi_cpl_wdip_i,
    mi_cpl_waddr1_i,
    mi_cpl_raddr1_i,
    MICOMPLETIONRAMWRITEENABLEU,
    MICOMPLETIONRAMREADENABLEU,
    mi_cpl_waddr2_i,
    mi_cpl_raddr2_i,
    mi_cpl_waddr3_i,
    mi_cpl_raddr3_i);
  output [143:0]MIREPLAYRAMREADDATA;
  output [143:0]MIREQUESTRAMREADDATA;
  output [143:0]MICOMPLETIONRAMREADDATA;
  input CORECLKMIREQUESTRAM;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;
  input [3:0]MIREQUESTRAMREADENABLE;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]mi_req_raddr0_i;
  input [8:0]mi_req_waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [8:0]mi_req_raddr1_i;
  input [8:0]mi_req_waddr1_i;
  input [3:0]MICOMPLETIONRAMWRITEENABLEL;
  input [3:0]MICOMPLETIONRAMREADENABLEL;
  input [9:0]mi_cpl_waddr0_i;
  input [9:0]mi_cpl_raddr0_i;
  input [127:0]mi_cpl_wdata_i;
  input [15:0]mi_cpl_wdip_i;
  input [9:0]mi_cpl_waddr1_i;
  input [9:0]mi_cpl_raddr1_i;
  input [3:0]MICOMPLETIONRAMWRITEENABLEU;
  input [3:0]MICOMPLETIONRAMREADENABLEU;
  input [9:0]mi_cpl_waddr2_i;
  input [9:0]mi_cpl_raddr2_i;
  input [9:0]mi_cpl_waddr3_i;
  input [9:0]mi_cpl_raddr3_i;

  wire CORECLKMIREQUESTRAM;
  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [3:0]MICOMPLETIONRAMREADENABLEL;
  wire [3:0]MICOMPLETIONRAMREADENABLEU;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEU;
  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire [9:0]mi_cpl_raddr0_i;
  wire [9:0]mi_cpl_raddr1_i;
  wire [9:0]mi_cpl_raddr2_i;
  wire [9:0]mi_cpl_raddr3_i;
  wire [9:0]mi_cpl_waddr0_i;
  wire [9:0]mi_cpl_waddr1_i;
  wire [9:0]mi_cpl_waddr2_i;
  wire [9:0]mi_cpl_waddr3_i;
  wire [127:0]mi_cpl_wdata_i;
  wire [15:0]mi_cpl_wdip_i;
  wire [8:0]mi_req_raddr0_i;
  wire [8:0]mi_req_raddr1_i;
  wire [8:0]mi_req_waddr0_i;
  wire [8:0]mi_req_waddr1_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram_cpl bram_cpl_inst
       (.CORECLKMIREQUESTRAM(CORECLKMIREQUESTRAM),
        .MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .mi_cpl_raddr0_i(mi_cpl_raddr0_i),
        .mi_cpl_raddr1_i(mi_cpl_raddr1_i),
        .mi_cpl_raddr2_i(mi_cpl_raddr2_i),
        .mi_cpl_raddr3_i(mi_cpl_raddr3_i),
        .mi_cpl_waddr0_i(mi_cpl_waddr0_i),
        .mi_cpl_waddr1_i(mi_cpl_waddr1_i),
        .mi_cpl_waddr2_i(mi_cpl_waddr2_i),
        .mi_cpl_waddr3_i(mi_cpl_waddr3_i),
        .mi_cpl_wdata_i(mi_cpl_wdata_i),
        .mi_cpl_wdip_i(mi_cpl_wdip_i),
        .ren_i({MICOMPLETIONRAMREADENABLEU,MICOMPLETIONRAMREADENABLEL}),
        .wen_i({MICOMPLETIONRAMWRITEENABLEU,MICOMPLETIONRAMWRITEENABLEL}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram_rep bram_rep_inst
       (.CORECLKMIREQUESTRAM(CORECLKMIREQUESTRAM),
        .MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram_req bram_req_inst
       (.CORECLKMIREQUESTRAM(CORECLKMIREQUESTRAM),
        .MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .mi_req_raddr0_i(mi_req_raddr0_i),
        .mi_req_raddr1_i(mi_req_raddr1_i),
        .mi_req_waddr0_i(mi_req_waddr0_i),
        .mi_req_waddr1_i(mi_req_waddr1_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram_16k
   (MICOMPLETIONRAMREADDATA,
    CORECLKMIREQUESTRAM,
    wen_i,
    ren_i,
    mi_cpl_waddr0_i,
    mi_cpl_raddr0_i,
    mi_cpl_wdata_i,
    mi_cpl_wdip_i,
    mi_cpl_waddr1_i,
    mi_cpl_raddr1_i,
    mi_cpl_waddr2_i,
    mi_cpl_raddr2_i,
    mi_cpl_waddr3_i,
    mi_cpl_raddr3_i);
  output [143:0]MICOMPLETIONRAMREADDATA;
  input CORECLKMIREQUESTRAM;
  input [7:0]wen_i;
  input [7:0]ren_i;
  input [9:0]mi_cpl_waddr0_i;
  input [9:0]mi_cpl_raddr0_i;
  input [127:0]mi_cpl_wdata_i;
  input [15:0]mi_cpl_wdip_i;
  input [9:0]mi_cpl_waddr1_i;
  input [9:0]mi_cpl_raddr1_i;
  input [9:0]mi_cpl_waddr2_i;
  input [9:0]mi_cpl_raddr2_i;
  input [9:0]mi_cpl_waddr3_i;
  input [9:0]mi_cpl_raddr3_i;

  wire CORECLKMIREQUESTRAM;
  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [9:0]mi_cpl_raddr0_i;
  wire [9:0]mi_cpl_raddr1_i;
  wire [9:0]mi_cpl_raddr2_i;
  wire [9:0]mi_cpl_raddr3_i;
  wire [9:0]mi_cpl_waddr0_i;
  wire [9:0]mi_cpl_waddr1_i;
  wire [9:0]mi_cpl_waddr2_i;
  wire [9:0]mi_cpl_waddr3_i;
  wire [127:0]mi_cpl_wdata_i;
  wire [15:0]mi_cpl_wdip_i;
  wire [7:0]ren_i;
  wire [7:0]wen_i;
  wire [15:0]\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[0].ramb18e2_inst_DOUTADOUT_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[0].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[1].ramb18e2_inst_DOUTADOUT_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[1].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[2].ramb18e2_inst_DOUTADOUT_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[2].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[3].ramb18e2_inst_DOUTADOUT_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[3].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[4].ramb18e2_inst_DOUTADOUT_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[4].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[5].ramb18e2_inst_DOUTADOUT_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[5].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[6].ramb18e2_inst_DOUTADOUT_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[6].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[7].ramb18e2_inst_DOUTADOUT_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[7].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \RAMB18E2[0].ramb18e2_inst 
       (.ADDRARDADDR({mi_cpl_waddr0_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr0_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DINADIN(mi_cpl_wdata_i[15:0]),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP(mi_cpl_wdip_i[1:0]),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\NLW_RAMB18E2[0].ramb18e2_inst_DOUTADOUT_UNCONNECTED [15:0]),
        .DOUTBDOUT({MICOMPLETIONRAMREADDATA[16:9],MICOMPLETIONRAMREADDATA[7:0]}),
        .DOUTPADOUTP(\NLW_RAMB18E2[0].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP({MICOMPLETIONRAMREADDATA[17],MICOMPLETIONRAMREADDATA[8]}),
        .ENARDEN(wen_i[0]),
        .ENBWREN(ren_i[0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \RAMB18E2[1].ramb18e2_inst 
       (.ADDRARDADDR({mi_cpl_waddr0_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr0_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DINADIN(mi_cpl_wdata_i[31:16]),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP(mi_cpl_wdip_i[3:2]),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\NLW_RAMB18E2[1].ramb18e2_inst_DOUTADOUT_UNCONNECTED [15:0]),
        .DOUTBDOUT({MICOMPLETIONRAMREADDATA[34:27],MICOMPLETIONRAMREADDATA[25:18]}),
        .DOUTPADOUTP(\NLW_RAMB18E2[1].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP({MICOMPLETIONRAMREADDATA[35],MICOMPLETIONRAMREADDATA[26]}),
        .ENARDEN(wen_i[1]),
        .ENBWREN(ren_i[1]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \RAMB18E2[2].ramb18e2_inst 
       (.ADDRARDADDR({mi_cpl_waddr1_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr1_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DINADIN(mi_cpl_wdata_i[47:32]),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP(mi_cpl_wdip_i[5:4]),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\NLW_RAMB18E2[2].ramb18e2_inst_DOUTADOUT_UNCONNECTED [15:0]),
        .DOUTBDOUT({MICOMPLETIONRAMREADDATA[52:45],MICOMPLETIONRAMREADDATA[43:36]}),
        .DOUTPADOUTP(\NLW_RAMB18E2[2].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP({MICOMPLETIONRAMREADDATA[53],MICOMPLETIONRAMREADDATA[44]}),
        .ENARDEN(wen_i[2]),
        .ENBWREN(ren_i[2]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \RAMB18E2[3].ramb18e2_inst 
       (.ADDRARDADDR({mi_cpl_waddr1_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr1_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DINADIN(mi_cpl_wdata_i[63:48]),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP(mi_cpl_wdip_i[7:6]),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\NLW_RAMB18E2[3].ramb18e2_inst_DOUTADOUT_UNCONNECTED [15:0]),
        .DOUTBDOUT({MICOMPLETIONRAMREADDATA[70:63],MICOMPLETIONRAMREADDATA[61:54]}),
        .DOUTPADOUTP(\NLW_RAMB18E2[3].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP({MICOMPLETIONRAMREADDATA[71],MICOMPLETIONRAMREADDATA[62]}),
        .ENARDEN(wen_i[3]),
        .ENBWREN(ren_i[3]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \RAMB18E2[4].ramb18e2_inst 
       (.ADDRARDADDR({mi_cpl_waddr2_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr2_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_RAMB18E2[4].ramb18e2_inst_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DINADIN(mi_cpl_wdata_i[79:64]),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP(mi_cpl_wdip_i[9:8]),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\NLW_RAMB18E2[4].ramb18e2_inst_DOUTADOUT_UNCONNECTED [15:0]),
        .DOUTBDOUT({MICOMPLETIONRAMREADDATA[88:81],MICOMPLETIONRAMREADDATA[79:72]}),
        .DOUTPADOUTP(\NLW_RAMB18E2[4].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP({MICOMPLETIONRAMREADDATA[89],MICOMPLETIONRAMREADDATA[80]}),
        .ENARDEN(wen_i[4]),
        .ENBWREN(ren_i[4]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \RAMB18E2[5].ramb18e2_inst 
       (.ADDRARDADDR({mi_cpl_waddr2_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr2_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_RAMB18E2[5].ramb18e2_inst_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DINADIN(mi_cpl_wdata_i[95:80]),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP(mi_cpl_wdip_i[11:10]),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\NLW_RAMB18E2[5].ramb18e2_inst_DOUTADOUT_UNCONNECTED [15:0]),
        .DOUTBDOUT({MICOMPLETIONRAMREADDATA[106:99],MICOMPLETIONRAMREADDATA[97:90]}),
        .DOUTPADOUTP(\NLW_RAMB18E2[5].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP({MICOMPLETIONRAMREADDATA[107],MICOMPLETIONRAMREADDATA[98]}),
        .ENARDEN(wen_i[5]),
        .ENBWREN(ren_i[5]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \RAMB18E2[6].ramb18e2_inst 
       (.ADDRARDADDR({mi_cpl_waddr3_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr3_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_RAMB18E2[6].ramb18e2_inst_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DINADIN(mi_cpl_wdata_i[111:96]),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP(mi_cpl_wdip_i[13:12]),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\NLW_RAMB18E2[6].ramb18e2_inst_DOUTADOUT_UNCONNECTED [15:0]),
        .DOUTBDOUT({MICOMPLETIONRAMREADDATA[124:117],MICOMPLETIONRAMREADDATA[115:108]}),
        .DOUTPADOUTP(\NLW_RAMB18E2[6].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP({MICOMPLETIONRAMREADDATA[125],MICOMPLETIONRAMREADDATA[116]}),
        .ENARDEN(wen_i[6]),
        .ENBWREN(ren_i[6]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    \RAMB18E2[7].ramb18e2_inst 
       (.ADDRARDADDR({mi_cpl_waddr3_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_cpl_raddr3_i,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_RAMB18E2[7].ramb18e2_inst_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DINADIN(mi_cpl_wdata_i[127:112]),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP(mi_cpl_wdip_i[15:14]),
        .DINPBDINP({1'b0,1'b0}),
        .DOUTADOUT(\NLW_RAMB18E2[7].ramb18e2_inst_DOUTADOUT_UNCONNECTED [15:0]),
        .DOUTBDOUT({MICOMPLETIONRAMREADDATA[142:135],MICOMPLETIONRAMREADDATA[133:126]}),
        .DOUTPADOUTP(\NLW_RAMB18E2[7].ramb18e2_inst_DOUTPADOUTP_UNCONNECTED [1:0]),
        .DOUTPBDOUTP({MICOMPLETIONRAMREADDATA[143],MICOMPLETIONRAMREADDATA[134]}),
        .ENARDEN(wen_i[7]),
        .ENBWREN(ren_i[7]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram_cpl
   (MICOMPLETIONRAMREADDATA,
    CORECLKMIREQUESTRAM,
    wen_i,
    ren_i,
    mi_cpl_waddr0_i,
    mi_cpl_raddr0_i,
    mi_cpl_wdata_i,
    mi_cpl_wdip_i,
    mi_cpl_waddr1_i,
    mi_cpl_raddr1_i,
    mi_cpl_waddr2_i,
    mi_cpl_raddr2_i,
    mi_cpl_waddr3_i,
    mi_cpl_raddr3_i);
  output [143:0]MICOMPLETIONRAMREADDATA;
  input CORECLKMIREQUESTRAM;
  input [7:0]wen_i;
  input [7:0]ren_i;
  input [9:0]mi_cpl_waddr0_i;
  input [9:0]mi_cpl_raddr0_i;
  input [127:0]mi_cpl_wdata_i;
  input [15:0]mi_cpl_wdip_i;
  input [9:0]mi_cpl_waddr1_i;
  input [9:0]mi_cpl_raddr1_i;
  input [9:0]mi_cpl_waddr2_i;
  input [9:0]mi_cpl_raddr2_i;
  input [9:0]mi_cpl_waddr3_i;
  input [9:0]mi_cpl_raddr3_i;

  wire CORECLKMIREQUESTRAM;
  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [9:0]mi_cpl_raddr0_i;
  wire [9:0]mi_cpl_raddr1_i;
  wire [9:0]mi_cpl_raddr2_i;
  wire [9:0]mi_cpl_raddr3_i;
  wire [9:0]mi_cpl_waddr0_i;
  wire [9:0]mi_cpl_waddr1_i;
  wire [9:0]mi_cpl_waddr2_i;
  wire [9:0]mi_cpl_waddr3_i;
  wire [127:0]mi_cpl_wdata_i;
  wire [15:0]mi_cpl_wdip_i;
  wire [7:0]ren_i;
  wire [7:0]wen_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram_16k \CPL_FIFO_16KB.bram_16k_inst 
       (.CORECLKMIREQUESTRAM(CORECLKMIREQUESTRAM),
        .MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .mi_cpl_raddr0_i(mi_cpl_raddr0_i),
        .mi_cpl_raddr1_i(mi_cpl_raddr1_i),
        .mi_cpl_raddr2_i(mi_cpl_raddr2_i),
        .mi_cpl_raddr3_i(mi_cpl_raddr3_i),
        .mi_cpl_waddr0_i(mi_cpl_waddr0_i),
        .mi_cpl_waddr1_i(mi_cpl_waddr1_i),
        .mi_cpl_waddr2_i(mi_cpl_waddr2_i),
        .mi_cpl_waddr3_i(mi_cpl_waddr3_i),
        .mi_cpl_wdata_i(mi_cpl_wdata_i),
        .mi_cpl_wdip_i(mi_cpl_wdip_i),
        .ren_i(ren_i),
        .wen_i(wen_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram_rep
   (MIREPLAYRAMREADDATA,
    CORECLKMIREQUESTRAM,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE);
  output [143:0]MIREPLAYRAMREADDATA;
  input CORECLKMIREQUESTRAM;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;

  wire CORECLKMIREQUESTRAM;
  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram_rep_8k bram_rep_8k_inst
       (.CORECLKMIREQUESTRAM(CORECLKMIREQUESTRAM),
        .MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram_rep_8k
   (MIREPLAYRAMREADDATA,
    CORECLKMIREQUESTRAM,
    MIREPLAYRAMADDRESS,
    MIREPLAYRAMWRITEDATA,
    MIREPLAYRAMWRITEENABLE);
  output [143:0]MIREPLAYRAMREADDATA;
  input CORECLKMIREQUESTRAM;
  input [8:0]MIREPLAYRAMADDRESS;
  input [143:0]MIREPLAYRAMWRITEDATA;
  input [1:0]MIREPLAYRAMWRITEENABLE;

  wire CORECLKMIREQUESTRAM;
  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire \NLW_RAMB36E2[0].ramb36e2_inst_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E2[0].ramb36e2_inst_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E2[0].ramb36e2_inst_DBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E2[0].ramb36e2_inst_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_RAMB36E2[0].ramb36e2_inst_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_RAMB36E2[0].ramb36e2_inst_RDADDRECC_UNCONNECTED ;
  wire \NLW_RAMB36E2[1].ramb36e2_inst_CASOUTDBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E2[1].ramb36e2_inst_CASOUTSBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E2[1].ramb36e2_inst_DBITERR_UNCONNECTED ;
  wire \NLW_RAMB36E2[1].ramb36e2_inst_SBITERR_UNCONNECTED ;
  wire [31:0]\NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTA_UNCONNECTED ;
  wire [31:0]\NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTB_UNCONNECTED ;
  wire [3:0]\NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [3:0]\NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTPB_UNCONNECTED ;
  wire [7:0]\NLW_RAMB36E2[1].ramb36e2_inst_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_RAMB36E2[1].ramb36e2_inst_RDADDRECC_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \RAMB36E2[0].ramb36e2_inst 
       (.ADDRARDADDR({MIREPLAYRAMADDRESS,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({MIREPLAYRAMADDRESS,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_RAMB36E2[0].ramb36e2_inst_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_RAMB36E2[0].ramb36e2_inst_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_RAMB36E2[0].ramb36e2_inst_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DBITERR(\NLW_RAMB36E2[0].ramb36e2_inst_DBITERR_UNCONNECTED ),
        .DINADIN({MIREPLAYRAMWRITEDATA[34:27],MIREPLAYRAMWRITEDATA[25:18],MIREPLAYRAMWRITEDATA[16:9],MIREPLAYRAMWRITEDATA[7:0]}),
        .DINBDIN({MIREPLAYRAMWRITEDATA[70:63],MIREPLAYRAMWRITEDATA[61:54],MIREPLAYRAMWRITEDATA[52:45],MIREPLAYRAMWRITEDATA[43:36]}),
        .DINPADINP({MIREPLAYRAMWRITEDATA[35],MIREPLAYRAMWRITEDATA[26],MIREPLAYRAMWRITEDATA[17],MIREPLAYRAMWRITEDATA[8]}),
        .DINPBDINP({MIREPLAYRAMWRITEDATA[71],MIREPLAYRAMWRITEDATA[62],MIREPLAYRAMWRITEDATA[53],MIREPLAYRAMWRITEDATA[44]}),
        .DOUTADOUT({MIREPLAYRAMREADDATA[34:27],MIREPLAYRAMREADDATA[25:18],MIREPLAYRAMREADDATA[16:9],MIREPLAYRAMREADDATA[7:0]}),
        .DOUTBDOUT({MIREPLAYRAMREADDATA[70:63],MIREPLAYRAMREADDATA[61:54],MIREPLAYRAMREADDATA[52:45],MIREPLAYRAMREADDATA[43:36]}),
        .DOUTPADOUTP({MIREPLAYRAMREADDATA[35],MIREPLAYRAMREADDATA[26],MIREPLAYRAMREADDATA[17],MIREPLAYRAMREADDATA[8]}),
        .DOUTPBDOUTP({MIREPLAYRAMREADDATA[71],MIREPLAYRAMREADDATA[62],MIREPLAYRAMREADDATA[53],MIREPLAYRAMREADDATA[44]}),
        .ECCPARITY(\NLW_RAMB36E2[0].ramb36e2_inst_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b0),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_RAMB36E2[0].ramb36e2_inst_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_RAMB36E2[0].ramb36e2_inst_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0],MIREPLAYRAMWRITEENABLE[0]}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    \RAMB36E2[1].ramb36e2_inst 
       (.ADDRARDADDR({MIREPLAYRAMADDRESS,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({MIREPLAYRAMADDRESS,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTA_UNCONNECTED [31:0]),
        .CASDOUTB(\NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTB_UNCONNECTED [31:0]),
        .CASDOUTPA(\NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTPA_UNCONNECTED [3:0]),
        .CASDOUTPB(\NLW_RAMB36E2[1].ramb36e2_inst_CASDOUTPB_UNCONNECTED [3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(\NLW_RAMB36E2[1].ramb36e2_inst_CASOUTDBITERR_UNCONNECTED ),
        .CASOUTSBITERR(\NLW_RAMB36E2[1].ramb36e2_inst_CASOUTSBITERR_UNCONNECTED ),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DBITERR(\NLW_RAMB36E2[1].ramb36e2_inst_DBITERR_UNCONNECTED ),
        .DINADIN({MIREPLAYRAMWRITEDATA[106:99],MIREPLAYRAMWRITEDATA[97:90],MIREPLAYRAMWRITEDATA[88:81],MIREPLAYRAMWRITEDATA[79:72]}),
        .DINBDIN({MIREPLAYRAMWRITEDATA[142:135],MIREPLAYRAMWRITEDATA[133:126],MIREPLAYRAMWRITEDATA[124:117],MIREPLAYRAMWRITEDATA[115:108]}),
        .DINPADINP({MIREPLAYRAMWRITEDATA[107],MIREPLAYRAMWRITEDATA[98],MIREPLAYRAMWRITEDATA[89],MIREPLAYRAMWRITEDATA[80]}),
        .DINPBDINP({MIREPLAYRAMWRITEDATA[143],MIREPLAYRAMWRITEDATA[134],MIREPLAYRAMWRITEDATA[125],MIREPLAYRAMWRITEDATA[116]}),
        .DOUTADOUT({MIREPLAYRAMREADDATA[106:99],MIREPLAYRAMREADDATA[97:90],MIREPLAYRAMREADDATA[88:81],MIREPLAYRAMREADDATA[79:72]}),
        .DOUTBDOUT({MIREPLAYRAMREADDATA[142:135],MIREPLAYRAMREADDATA[133:126],MIREPLAYRAMREADDATA[124:117],MIREPLAYRAMREADDATA[115:108]}),
        .DOUTPADOUTP({MIREPLAYRAMREADDATA[107],MIREPLAYRAMREADDATA[98],MIREPLAYRAMREADDATA[89],MIREPLAYRAMREADDATA[80]}),
        .DOUTPBDOUTP({MIREPLAYRAMREADDATA[143],MIREPLAYRAMREADDATA[134],MIREPLAYRAMREADDATA[125],MIREPLAYRAMREADDATA[116]}),
        .ECCPARITY(\NLW_RAMB36E2[1].ramb36e2_inst_ECCPARITY_UNCONNECTED [7:0]),
        .ECCPIPECE(1'b0),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_RAMB36E2[1].ramb36e2_inst_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b1),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_RAMB36E2[1].ramb36e2_inst_SBITERR_UNCONNECTED ),
        .SLEEP(1'b0),
        .WEA({MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1]}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1],MIREPLAYRAMWRITEENABLE[1]}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram_req
   (MIREQUESTRAMREADDATA,
    CORECLKMIREQUESTRAM,
    MIREQUESTRAMREADENABLE,
    MIREQUESTRAMWRITEENABLE,
    mi_req_raddr0_i,
    mi_req_waddr0_i,
    MIREQUESTRAMWRITEDATA,
    mi_req_raddr1_i,
    mi_req_waddr1_i);
  output [143:0]MIREQUESTRAMREADDATA;
  input CORECLKMIREQUESTRAM;
  input [3:0]MIREQUESTRAMREADENABLE;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]mi_req_raddr0_i;
  input [8:0]mi_req_waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [8:0]mi_req_raddr1_i;
  input [8:0]mi_req_waddr1_i;

  wire CORECLKMIREQUESTRAM;
  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire [8:0]mi_req_raddr0_i;
  wire [8:0]mi_req_raddr1_i;
  wire [8:0]mi_req_waddr0_i;
  wire [8:0]mi_req_waddr1_i;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram_req_8k bram_req_8k_inst
       (.CORECLKMIREQUESTRAM(CORECLKMIREQUESTRAM),
        .MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .mi_req_raddr0_i(mi_req_raddr0_i),
        .mi_req_raddr1_i(mi_req_raddr1_i),
        .mi_req_waddr0_i(mi_req_waddr0_i),
        .mi_req_waddr1_i(mi_req_waddr1_i));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram_req_8k
   (MIREQUESTRAMREADDATA,
    CORECLKMIREQUESTRAM,
    MIREQUESTRAMREADENABLE,
    MIREQUESTRAMWRITEENABLE,
    mi_req_raddr0_i,
    mi_req_waddr0_i,
    MIREQUESTRAMWRITEDATA,
    mi_req_raddr1_i,
    mi_req_waddr1_i);
  output [143:0]MIREQUESTRAMREADDATA;
  input CORECLKMIREQUESTRAM;
  input [3:0]MIREQUESTRAMREADENABLE;
  input [3:0]MIREQUESTRAMWRITEENABLE;
  input [8:0]mi_req_raddr0_i;
  input [8:0]mi_req_waddr0_i;
  input [143:0]MIREQUESTRAMWRITEDATA;
  input [8:0]mi_req_raddr1_i;
  input [8:0]mi_req_waddr1_i;

  wire CORECLKMIREQUESTRAM;
  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire [8:0]mi_req_raddr0_i;
  wire [8:0]mi_req_raddr1_i;
  wire [8:0]mi_req_waddr0_i;
  wire [8:0]mi_req_waddr1_i;
  wire [15:0]\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPB_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTA_UNCONNECTED ;
  wire [15:0]\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTB_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPA_UNCONNECTED ;
  wire [1:0]\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPB_UNCONNECTED ;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \RAMB18E2[0].ramb18e2_inst 
       (.ADDRARDADDR({mi_req_raddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_req_waddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_RAMB18E2[0].ramb18e2_inst_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DINADIN({MIREQUESTRAMWRITEDATA[16:9],MIREQUESTRAMWRITEDATA[7:0]}),
        .DINBDIN({MIREQUESTRAMWRITEDATA[34:27],MIREQUESTRAMWRITEDATA[25:18]}),
        .DINPADINP({MIREQUESTRAMWRITEDATA[17],MIREQUESTRAMWRITEDATA[8]}),
        .DINPBDINP({MIREQUESTRAMWRITEDATA[35],MIREQUESTRAMWRITEDATA[26]}),
        .DOUTADOUT({MIREQUESTRAMREADDATA[16:9],MIREQUESTRAMREADDATA[7:0]}),
        .DOUTBDOUT({MIREQUESTRAMREADDATA[34:27],MIREQUESTRAMREADDATA[25:18]}),
        .DOUTPADOUTP({MIREQUESTRAMREADDATA[17],MIREQUESTRAMREADDATA[8]}),
        .DOUTPBDOUTP({MIREQUESTRAMREADDATA[35],MIREQUESTRAMREADDATA[26]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[0]),
        .ENBWREN(MIREQUESTRAMWRITEENABLE[0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \RAMB18E2[1].ramb18e2_inst 
       (.ADDRARDADDR({mi_req_raddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_req_waddr0_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_RAMB18E2[1].ramb18e2_inst_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DINADIN({MIREQUESTRAMWRITEDATA[52:45],MIREQUESTRAMWRITEDATA[43:36]}),
        .DINBDIN({MIREQUESTRAMWRITEDATA[70:63],MIREQUESTRAMWRITEDATA[61:54]}),
        .DINPADINP({MIREQUESTRAMWRITEDATA[53],MIREQUESTRAMWRITEDATA[44]}),
        .DINPBDINP({MIREQUESTRAMWRITEDATA[71],MIREQUESTRAMWRITEDATA[62]}),
        .DOUTADOUT({MIREQUESTRAMREADDATA[52:45],MIREQUESTRAMREADDATA[43:36]}),
        .DOUTBDOUT({MIREQUESTRAMREADDATA[70:63],MIREQUESTRAMREADDATA[61:54]}),
        .DOUTPADOUTP({MIREQUESTRAMREADDATA[53],MIREQUESTRAMREADDATA[44]}),
        .DOUTPBDOUTP({MIREQUESTRAMREADDATA[71],MIREQUESTRAMREADDATA[62]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[1]),
        .ENBWREN(MIREQUESTRAMWRITEENABLE[1]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \RAMB18E2[2].ramb18e2_inst 
       (.ADDRARDADDR({mi_req_raddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_req_waddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_RAMB18E2[2].ramb18e2_inst_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DINADIN({MIREQUESTRAMWRITEDATA[88:81],MIREQUESTRAMWRITEDATA[79:72]}),
        .DINBDIN({MIREQUESTRAMWRITEDATA[106:99],MIREQUESTRAMWRITEDATA[97:90]}),
        .DINPADINP({MIREQUESTRAMWRITEDATA[89],MIREQUESTRAMWRITEDATA[80]}),
        .DINPBDINP({MIREQUESTRAMWRITEDATA[107],MIREQUESTRAMWRITEDATA[98]}),
        .DOUTADOUT({MIREQUESTRAMREADDATA[88:81],MIREQUESTRAMREADDATA[79:72]}),
        .DOUTBDOUT({MIREQUESTRAMREADDATA[106:99],MIREQUESTRAMREADDATA[97:90]}),
        .DOUTPADOUTP({MIREQUESTRAMREADDATA[89],MIREQUESTRAMREADDATA[80]}),
        .DOUTPBDOUTP({MIREQUESTRAMREADDATA[107],MIREQUESTRAMREADDATA[98]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[2]),
        .ENBWREN(MIREQUESTRAMWRITEENABLE[2]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB18E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(1),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    \RAMB18E2[3].ramb18e2_inst 
       (.ADDRARDADDR({mi_req_raddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({mi_req_waddr1_i,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTA_UNCONNECTED [15:0]),
        .CASDOUTB(\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTB_UNCONNECTED [15:0]),
        .CASDOUTPA(\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPA_UNCONNECTED [1:0]),
        .CASDOUTPB(\NLW_RAMB18E2[3].ramb18e2_inst_CASDOUTPB_UNCONNECTED [1:0]),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CLKARDCLK(CORECLKMIREQUESTRAM),
        .CLKBWRCLK(CORECLKMIREQUESTRAM),
        .DINADIN({MIREQUESTRAMWRITEDATA[124:117],MIREQUESTRAMWRITEDATA[115:108]}),
        .DINBDIN({MIREQUESTRAMWRITEDATA[142:135],MIREQUESTRAMWRITEDATA[133:126]}),
        .DINPADINP({MIREQUESTRAMWRITEDATA[125],MIREQUESTRAMWRITEDATA[116]}),
        .DINPBDINP({MIREQUESTRAMWRITEDATA[143],MIREQUESTRAMWRITEDATA[134]}),
        .DOUTADOUT({MIREQUESTRAMREADDATA[124:117],MIREQUESTRAMREADDATA[115:108]}),
        .DOUTBDOUT({MIREQUESTRAMREADDATA[142:135],MIREQUESTRAMREADDATA[133:126]}),
        .DOUTPADOUTP({MIREQUESTRAMREADDATA[125],MIREQUESTRAMREADDATA[116]}),
        .DOUTPBDOUTP({MIREQUESTRAMREADDATA[143],MIREQUESTRAMREADDATA[134]}),
        .ENARDEN(MIREQUESTRAMREADENABLE[3]),
        .ENBWREN(MIREQUESTRAMWRITEENABLE[3]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SLEEP(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b1,1'b1,1'b1,1'b1}));
endmodule

(* CHECK_LICENSE_TYPE = "pcie3_ultrascale_0_gt,pcie3_ultrascale_0_gt_gtwizard_top,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "pcie3_ultrascale_0_gt_gtwizard_top,Vivado 2020.2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_gt
   (gtwiz_userclk_tx_active_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    cpllpd_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    eyescanreset_in,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    gtrxreset_in,
    gttxreset_in,
    loopback_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    rx8b10ben_in,
    rxbufreset_in,
    rxcdrhold_in,
    rxcommadeten_in,
    rxdfeagchold_in,
    rxdfelfhold_in,
    rxdfetap10hold_in,
    rxdfetap11hold_in,
    rxdfetap12hold_in,
    rxdfetap13hold_in,
    rxdfetap14hold_in,
    rxdfetap15hold_in,
    rxdfetap2hold_in,
    rxdfetap3hold_in,
    rxdfetap4hold_in,
    rxdfetap5hold_in,
    rxdfetap6hold_in,
    rxdfetap7hold_in,
    rxdfetap8hold_in,
    rxdfetap9hold_in,
    rxdfeuthold_in,
    rxdfevphold_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmhfhold_in,
    rxlpmlfhold_in,
    rxlpmoshold_in,
    rxmcommaalignen_in,
    rxoshold_in,
    rxpcommaalignen_in,
    rxpd_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    tx8b10ben_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txinhibit_in,
    txmaincursor_in,
    txmargin_in,
    txoutclksel_in,
    txpd_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpostcursor_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprogdivreset_in,
    txrate_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cplllock_out,
    dmonitorout_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxclkcorcnt_out,
    rxcommadet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxoutclk_out,
    rxphaligndone_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxratedone_out,
    rxresetdone_out,
    rxstatus_out,
    rxsyncdone_out,
    rxvalid_out,
    txdlysresetdone_out,
    txoutclk_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  input [0:0]gtwiz_userclk_tx_active_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [7:0]cpllpd_in;
  input [7:0]cpllreset_in;
  input [7:0]dmonfiforeset_in;
  input [7:0]dmonitorclk_in;
  input [71:0]drpaddr_in;
  input [7:0]drpclk_in;
  input [127:0]drpdi_in;
  input [7:0]drpen_in;
  input [7:0]drpwe_in;
  input [7:0]eyescanreset_in;
  input [7:0]gthrxn_in;
  input [7:0]gthrxp_in;
  input [7:0]gtrefclk0_in;
  input [7:0]gtrxreset_in;
  input [7:0]gttxreset_in;
  input [23:0]loopback_in;
  input [7:0]pcieeqrxeqadaptdone_in;
  input [7:0]pcierstidle_in;
  input [7:0]pciersttxsyncstart_in;
  input [7:0]pcieuserratedone_in;
  input [127:0]pcsrsvdin_in;
  input [7:0]rx8b10ben_in;
  input [7:0]rxbufreset_in;
  input [7:0]rxcdrhold_in;
  input [7:0]rxcommadeten_in;
  input [7:0]rxdfeagchold_in;
  input [7:0]rxdfelfhold_in;
  input [7:0]rxdfetap10hold_in;
  input [7:0]rxdfetap11hold_in;
  input [7:0]rxdfetap12hold_in;
  input [7:0]rxdfetap13hold_in;
  input [7:0]rxdfetap14hold_in;
  input [7:0]rxdfetap15hold_in;
  input [7:0]rxdfetap2hold_in;
  input [7:0]rxdfetap3hold_in;
  input [7:0]rxdfetap4hold_in;
  input [7:0]rxdfetap5hold_in;
  input [7:0]rxdfetap6hold_in;
  input [7:0]rxdfetap7hold_in;
  input [7:0]rxdfetap8hold_in;
  input [7:0]rxdfetap9hold_in;
  input [7:0]rxdfeuthold_in;
  input [7:0]rxdfevphold_in;
  input [7:0]rxlpmen_in;
  input [7:0]rxlpmgchold_in;
  input [7:0]rxlpmhfhold_in;
  input [7:0]rxlpmlfhold_in;
  input [7:0]rxlpmoshold_in;
  input [7:0]rxmcommaalignen_in;
  input [7:0]rxoshold_in;
  input [7:0]rxpcommaalignen_in;
  input [15:0]rxpd_in;
  input [7:0]rxpolarity_in;
  input [7:0]rxprbscntreset_in;
  input [31:0]rxprbssel_in;
  input [7:0]rxprogdivreset_in;
  input [23:0]rxrate_in;
  input [7:0]rxratemode_in;
  input [7:0]rxslide_in;
  input [7:0]rxuserrdy_in;
  input [7:0]rxusrclk_in;
  input [7:0]rxusrclk2_in;
  input [7:0]tx8b10ben_in;
  input [127:0]txctrl0_in;
  input [127:0]txctrl1_in;
  input [63:0]txctrl2_in;
  input [1023:0]txdata_in;
  input [7:0]txdeemph_in;
  input [7:0]txdetectrx_in;
  input [31:0]txdiffctrl_in;
  input [7:0]txdlybypass_in;
  input [7:0]txdlyen_in;
  input [7:0]txdlyhold_in;
  input [7:0]txdlyovrden_in;
  input [7:0]txdlysreset_in;
  input [7:0]txdlyupdown_in;
  input [7:0]txelecidle_in;
  input [7:0]txinhibit_in;
  input [55:0]txmaincursor_in;
  input [23:0]txmargin_in;
  input [23:0]txoutclksel_in;
  input [15:0]txpd_in;
  input [7:0]txphalign_in;
  input [7:0]txphalignen_in;
  input [7:0]txphdlypd_in;
  input [7:0]txphdlyreset_in;
  input [7:0]txphdlytstclk_in;
  input [7:0]txphinit_in;
  input [7:0]txphovrden_in;
  input [39:0]txpostcursor_in;
  input [7:0]txprbsforceerr_in;
  input [31:0]txprbssel_in;
  input [39:0]txprecursor_in;
  input [7:0]txprogdivreset_in;
  input [23:0]txrate_in;
  input [7:0]txswing_in;
  input [7:0]txsyncallin_in;
  input [7:0]txsyncin_in;
  input [7:0]txsyncmode_in;
  input [7:0]txuserrdy_in;
  input [7:0]txusrclk_in;
  input [7:0]txusrclk2_in;
  output [23:0]bufgtce_out;
  output [23:0]bufgtcemask_out;
  output [71:0]bufgtdiv_out;
  output [23:0]bufgtreset_out;
  output [23:0]bufgtrstmask_out;
  output [7:0]cplllock_out;
  output [135:0]dmonitorout_out;
  output [127:0]drpdo_out;
  output [7:0]drprdy_out;
  output [7:0]eyescandataerror_out;
  output [7:0]gthtxn_out;
  output [7:0]gthtxp_out;
  output [7:0]gtpowergood_out;
  output [7:0]pcierategen3_out;
  output [7:0]pcierateidle_out;
  output [15:0]pcierateqpllpd_out;
  output [15:0]pcierateqpllreset_out;
  output [7:0]pciesynctxsyncdone_out;
  output [7:0]pcieusergen3rdy_out;
  output [7:0]pcieuserphystatusrst_out;
  output [7:0]pcieuserratestart_out;
  output [95:0]pcsrsvdout_out;
  output [7:0]phystatus_out;
  output [23:0]rxbufstatus_out;
  output [7:0]rxbyteisaligned_out;
  output [7:0]rxbyterealign_out;
  output [7:0]rxcdrlock_out;
  output [15:0]rxclkcorcnt_out;
  output [7:0]rxcommadet_out;
  output [127:0]rxctrl0_out;
  output [127:0]rxctrl1_out;
  output [63:0]rxctrl2_out;
  output [63:0]rxctrl3_out;
  output [1023:0]rxdata_out;
  output [7:0]rxdlysresetdone_out;
  output [7:0]rxelecidle_out;
  output [7:0]rxoutclk_out;
  output [7:0]rxphaligndone_out;
  output [7:0]rxpmaresetdone_out;
  output [7:0]rxprbserr_out;
  output [7:0]rxprbslocked_out;
  output [7:0]rxprgdivresetdone_out;
  output [7:0]rxratedone_out;
  output [7:0]rxresetdone_out;
  output [23:0]rxstatus_out;
  output [7:0]rxsyncdone_out;
  output [7:0]rxvalid_out;
  output [7:0]txdlysresetdone_out;
  output [7:0]txoutclk_out;
  output [7:0]txphaligndone_out;
  output [7:0]txphinitdone_out;
  output [7:0]txpmaresetdone_out;
  output [7:0]txprgdivresetdone_out;
  output [7:0]txresetdone_out;
  output [7:0]txsyncdone_out;
  output [7:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire \<const0> ;
  wire [21:21]\^bufgtce_out ;
  wire [21:21]\^bufgtcemask_out ;
  wire [71:63]\^bufgtdiv_out ;
  wire [21:21]\^bufgtreset_out ;
  wire [21:21]\^bufgtrstmask_out ;
  wire [7:0]cplllock_out;
  wire [7:0]cpllpd_in;
  wire [7:0]dmonitorclk_in;
  wire [7:0]gthrxn_in;
  wire [7:0]gthrxp_in;
  wire [7:0]gthtxn_out;
  wire [7:0]gthtxp_out;
  wire [7:0]gtpowergood_out;
  wire [7:0]gtrefclk0_in;
  wire [7:0]gtrxreset_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [7:0]pcierategen3_out;
  wire [7:0]pcierstidle_in;
  wire [7:0]pciersttxsyncstart_in;
  wire [7:0]pciesynctxsyncdone_out;
  wire [7:0]phystatus_out;
  wire [7:0]rx8b10ben_in;
  wire [7:0]rxcdrhold_in;
  wire [117:0]\^rxctrl0_out ;
  wire [911:0]\^rxdata_out ;
  wire [7:0]rxelecidle_out;
  wire [7:0]rxlpmen_in;
  wire [15:0]rxpd_in;
  wire [7:0]rxpolarity_in;
  wire [7:0]rxprogdivreset_in;
  wire [23:0]rxrate_in;
  wire [7:0]rxresetdone_out;
  wire [23:0]rxstatus_out;
  wire [7:0]rxuserrdy_in;
  wire [7:0]rxusrclk_in;
  wire [7:0]rxvalid_out;
  wire [127:0]txctrl0_in;
  wire [127:0]txctrl1_in;
  wire [63:0]txctrl2_in;
  wire [1023:0]txdata_in;
  wire [7:0]txdeemph_in;
  wire [7:0]txdetectrx_in;
  wire [7:0]txelecidle_in;
  wire [55:0]txmaincursor_in;
  wire [23:0]txmargin_in;
  wire [7:7]\^txoutclk_out ;
  wire [23:0]txoutclksel_in;
  wire [7:0]txphaligndone_out;
  wire [7:0]txphdlypd_in;
  wire [7:1]\^txpmaresetdone_out ;
  wire [39:0]txpostcursor_in;
  wire [39:0]txprecursor_in;
  wire [7:0]txprgdivresetdone_out;
  wire [7:0]txresetdone_out;
  wire [7:0]txswing_in;
  wire [7:0]txsyncallin_in;
  wire [23:0]NLW_inst_bufgtce_out_UNCONNECTED;
  wire [23:0]NLW_inst_bufgtcemask_out_UNCONNECTED;
  wire [62:0]NLW_inst_bufgtdiv_out_UNCONNECTED;
  wire [23:0]NLW_inst_bufgtreset_out_UNCONNECTED;
  wire [23:0]NLW_inst_bufgtrstmask_out_UNCONNECTED;
  wire [7:0]NLW_inst_cpllfbclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_cpllrefclklost_out_UNCONNECTED;
  wire [135:0]NLW_inst_dmonitorout_out_UNCONNECTED;
  wire [0:0]NLW_inst_dmonitoroutclk_out_UNCONNECTED;
  wire [15:0]NLW_inst_drpdo_common_out_UNCONNECTED;
  wire [127:0]NLW_inst_drpdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_drprdy_common_out_UNCONNECTED;
  wire [7:0]NLW_inst_drprdy_out_UNCONNECTED;
  wire [7:0]NLW_inst_eyescandataerror_out_UNCONNECTED;
  wire [7:0]NLW_inst_gtrefclkmonitor_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_rx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_reset_tx_done_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED;
  wire [127:0]NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxn_out_UNCONNECTED;
  wire [0:0]NLW_inst_gtytxp_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcierateidle_out_UNCONNECTED;
  wire [15:0]NLW_inst_pcierateqpllpd_out_UNCONNECTED;
  wire [15:0]NLW_inst_pcierateqpllreset_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcieusergen3rdy_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcieuserphystatusrst_out_UNCONNECTED;
  wire [7:0]NLW_inst_pcieuserratestart_out_UNCONNECTED;
  wire [95:0]NLW_inst_pcsrsvdout_out_UNCONNECTED;
  wire [63:0]NLW_inst_pinrsrvdas_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout0_out_UNCONNECTED;
  wire [7:0]NLW_inst_pmarsvdout1_out_UNCONNECTED;
  wire [0:0]NLW_inst_powerpresent_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll0refclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1fbclklost_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1lock_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1outrefclk_out_UNCONNECTED;
  wire [0:0]NLW_inst_qpll1refclklost_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor0_out_UNCONNECTED;
  wire [7:0]NLW_inst_qplldmonitor1_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor0_out_UNCONNECTED;
  wire [0:0]NLW_inst_refclkoutmonitor1_out_UNCONNECTED;
  wire [7:0]NLW_inst_resetexception_out_UNCONNECTED;
  wire [23:0]NLW_inst_rxbufstatus_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxbyteisaligned_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxbyterealign_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxcdrlock_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxcdrphdone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxchanbondseq_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxchanisaligned_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxchanrealign_out_UNCONNECTED;
  wire [39:0]NLW_inst_rxchbondo_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxckcaldone_out_UNCONNECTED;
  wire [15:0]NLW_inst_rxclkcorcnt_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxcominitdet_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxcommadet_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxcomsasdet_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxcomwakedet_out_UNCONNECTED;
  wire [127:6]NLW_inst_rxctrl0_out_UNCONNECTED;
  wire [127:0]NLW_inst_rxctrl1_out_UNCONNECTED;
  wire [63:0]NLW_inst_rxctrl2_out_UNCONNECTED;
  wire [63:0]NLW_inst_rxctrl3_out_UNCONNECTED;
  wire [1023:16]NLW_inst_rxdata_out_UNCONNECTED;
  wire [63:0]NLW_inst_rxdataextendrsvd_out_UNCONNECTED;
  wire [15:0]NLW_inst_rxdatavalid_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxdlysresetdone_out_UNCONNECTED;
  wire [47:0]NLW_inst_rxheader_out_UNCONNECTED;
  wire [15:0]NLW_inst_rxheadervalid_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxlfpstresetdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED;
  wire [55:0]NLW_inst_rxmonitorout_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxosintdone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxosintstarted_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxosintstrobedone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxosintstrobestarted_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxoutclk_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxoutclkfabric_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxoutclkpcs_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxphaligndone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxphalignerr_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxpmaresetdone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxprbserr_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxprbslocked_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxprgdivresetdone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxqpisenn_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxqpisenp_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxratedone_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk0_sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk0sel_out_UNCONNECTED;
  wire [1:0]NLW_inst_rxrecclk1_sel_out_UNCONNECTED;
  wire [0:0]NLW_inst_rxrecclk1sel_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxrecclkout_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxsliderdy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxslipdone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxslipoutclkrdy_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxslippmardy_out_UNCONNECTED;
  wire [15:0]NLW_inst_rxstartofseq_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxsyncdone_out_UNCONNECTED;
  wire [7:0]NLW_inst_rxsyncout_out_UNCONNECTED;
  wire [0:0]NLW_inst_sdm0finalout_out_UNCONNECTED;
  wire [0:0]NLW_inst_sdm0testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_sdm1finalout_out_UNCONNECTED;
  wire [0:0]NLW_inst_sdm1testdata_out_UNCONNECTED;
  wire [0:0]NLW_inst_tcongpo_out_UNCONNECTED;
  wire [0:0]NLW_inst_tconrsvdout0_out_UNCONNECTED;
  wire [15:0]NLW_inst_txbufstatus_out_UNCONNECTED;
  wire [7:0]NLW_inst_txcomfinish_out_UNCONNECTED;
  wire [0:0]NLW_inst_txdccdone_out_UNCONNECTED;
  wire [7:0]NLW_inst_txdlysresetdone_out_UNCONNECTED;
  wire [6:0]NLW_inst_txoutclk_out_UNCONNECTED;
  wire [7:0]NLW_inst_txoutclkfabric_out_UNCONNECTED;
  wire [7:0]NLW_inst_txoutclkpcs_out_UNCONNECTED;
  wire [7:0]NLW_inst_txphinitdone_out_UNCONNECTED;
  wire [0:0]NLW_inst_txpmaresetdone_out_UNCONNECTED;
  wire [7:0]NLW_inst_txqpisenn_out_UNCONNECTED;
  wire [7:0]NLW_inst_txqpisenp_out_UNCONNECTED;
  wire [7:0]NLW_inst_txratedone_out_UNCONNECTED;
  wire [7:0]NLW_inst_txsyncdone_out_UNCONNECTED;
  wire [7:0]NLW_inst_txsyncout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdaddr_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubden_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdi_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubdwe_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubmdmtdo_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubrsvdout_out_UNCONNECTED;
  wire [0:0]NLW_inst_ubtxuart_out_UNCONNECTED;

  assign bufgtce_out[23] = \<const0> ;
  assign bufgtce_out[22] = \<const0> ;
  assign bufgtce_out[21] = \^bufgtce_out [21];
  assign bufgtce_out[20] = \<const0> ;
  assign bufgtce_out[19] = \<const0> ;
  assign bufgtce_out[18] = \<const0> ;
  assign bufgtce_out[17] = \<const0> ;
  assign bufgtce_out[16] = \<const0> ;
  assign bufgtce_out[15] = \<const0> ;
  assign bufgtce_out[14] = \<const0> ;
  assign bufgtce_out[13] = \<const0> ;
  assign bufgtce_out[12] = \<const0> ;
  assign bufgtce_out[11] = \<const0> ;
  assign bufgtce_out[10] = \<const0> ;
  assign bufgtce_out[9] = \<const0> ;
  assign bufgtce_out[8] = \<const0> ;
  assign bufgtce_out[7] = \<const0> ;
  assign bufgtce_out[6] = \<const0> ;
  assign bufgtce_out[5] = \<const0> ;
  assign bufgtce_out[4] = \<const0> ;
  assign bufgtce_out[3] = \<const0> ;
  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[23] = \<const0> ;
  assign bufgtcemask_out[22] = \<const0> ;
  assign bufgtcemask_out[21] = \^bufgtcemask_out [21];
  assign bufgtcemask_out[20] = \<const0> ;
  assign bufgtcemask_out[19] = \<const0> ;
  assign bufgtcemask_out[18] = \<const0> ;
  assign bufgtcemask_out[17] = \<const0> ;
  assign bufgtcemask_out[16] = \<const0> ;
  assign bufgtcemask_out[15] = \<const0> ;
  assign bufgtcemask_out[14] = \<const0> ;
  assign bufgtcemask_out[13] = \<const0> ;
  assign bufgtcemask_out[12] = \<const0> ;
  assign bufgtcemask_out[11] = \<const0> ;
  assign bufgtcemask_out[10] = \<const0> ;
  assign bufgtcemask_out[9] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[71:63] = \^bufgtdiv_out [71:63];
  assign bufgtdiv_out[62] = \<const0> ;
  assign bufgtdiv_out[61] = \<const0> ;
  assign bufgtdiv_out[60] = \<const0> ;
  assign bufgtdiv_out[59] = \<const0> ;
  assign bufgtdiv_out[58] = \<const0> ;
  assign bufgtdiv_out[57] = \<const0> ;
  assign bufgtdiv_out[56] = \<const0> ;
  assign bufgtdiv_out[55] = \<const0> ;
  assign bufgtdiv_out[54] = \<const0> ;
  assign bufgtdiv_out[53] = \<const0> ;
  assign bufgtdiv_out[52] = \<const0> ;
  assign bufgtdiv_out[51] = \<const0> ;
  assign bufgtdiv_out[50] = \<const0> ;
  assign bufgtdiv_out[49] = \<const0> ;
  assign bufgtdiv_out[48] = \<const0> ;
  assign bufgtdiv_out[47] = \<const0> ;
  assign bufgtdiv_out[46] = \<const0> ;
  assign bufgtdiv_out[45] = \<const0> ;
  assign bufgtdiv_out[44] = \<const0> ;
  assign bufgtdiv_out[43] = \<const0> ;
  assign bufgtdiv_out[42] = \<const0> ;
  assign bufgtdiv_out[41] = \<const0> ;
  assign bufgtdiv_out[40] = \<const0> ;
  assign bufgtdiv_out[39] = \<const0> ;
  assign bufgtdiv_out[38] = \<const0> ;
  assign bufgtdiv_out[37] = \<const0> ;
  assign bufgtdiv_out[36] = \<const0> ;
  assign bufgtdiv_out[35] = \<const0> ;
  assign bufgtdiv_out[34] = \<const0> ;
  assign bufgtdiv_out[33] = \<const0> ;
  assign bufgtdiv_out[32] = \<const0> ;
  assign bufgtdiv_out[31] = \<const0> ;
  assign bufgtdiv_out[30] = \<const0> ;
  assign bufgtdiv_out[29] = \<const0> ;
  assign bufgtdiv_out[28] = \<const0> ;
  assign bufgtdiv_out[27] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[23] = \<const0> ;
  assign bufgtreset_out[22] = \<const0> ;
  assign bufgtreset_out[21] = \^bufgtreset_out [21];
  assign bufgtreset_out[20] = \<const0> ;
  assign bufgtreset_out[19] = \<const0> ;
  assign bufgtreset_out[18] = \<const0> ;
  assign bufgtreset_out[17] = \<const0> ;
  assign bufgtreset_out[16] = \<const0> ;
  assign bufgtreset_out[15] = \<const0> ;
  assign bufgtreset_out[14] = \<const0> ;
  assign bufgtreset_out[13] = \<const0> ;
  assign bufgtreset_out[12] = \<const0> ;
  assign bufgtreset_out[11] = \<const0> ;
  assign bufgtreset_out[10] = \<const0> ;
  assign bufgtreset_out[9] = \<const0> ;
  assign bufgtreset_out[8] = \<const0> ;
  assign bufgtreset_out[7] = \<const0> ;
  assign bufgtreset_out[6] = \<const0> ;
  assign bufgtreset_out[5] = \<const0> ;
  assign bufgtreset_out[4] = \<const0> ;
  assign bufgtreset_out[3] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[23] = \<const0> ;
  assign bufgtrstmask_out[22] = \<const0> ;
  assign bufgtrstmask_out[21] = \^bufgtrstmask_out [21];
  assign bufgtrstmask_out[20] = \<const0> ;
  assign bufgtrstmask_out[19] = \<const0> ;
  assign bufgtrstmask_out[18] = \<const0> ;
  assign bufgtrstmask_out[17] = \<const0> ;
  assign bufgtrstmask_out[16] = \<const0> ;
  assign bufgtrstmask_out[15] = \<const0> ;
  assign bufgtrstmask_out[14] = \<const0> ;
  assign bufgtrstmask_out[13] = \<const0> ;
  assign bufgtrstmask_out[12] = \<const0> ;
  assign bufgtrstmask_out[11] = \<const0> ;
  assign bufgtrstmask_out[10] = \<const0> ;
  assign bufgtrstmask_out[9] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign dmonitorout_out[135] = \<const0> ;
  assign dmonitorout_out[134] = \<const0> ;
  assign dmonitorout_out[133] = \<const0> ;
  assign dmonitorout_out[132] = \<const0> ;
  assign dmonitorout_out[131] = \<const0> ;
  assign dmonitorout_out[130] = \<const0> ;
  assign dmonitorout_out[129] = \<const0> ;
  assign dmonitorout_out[128] = \<const0> ;
  assign dmonitorout_out[127] = \<const0> ;
  assign dmonitorout_out[126] = \<const0> ;
  assign dmonitorout_out[125] = \<const0> ;
  assign dmonitorout_out[124] = \<const0> ;
  assign dmonitorout_out[123] = \<const0> ;
  assign dmonitorout_out[122] = \<const0> ;
  assign dmonitorout_out[121] = \<const0> ;
  assign dmonitorout_out[120] = \<const0> ;
  assign dmonitorout_out[119] = \<const0> ;
  assign dmonitorout_out[118] = \<const0> ;
  assign dmonitorout_out[117] = \<const0> ;
  assign dmonitorout_out[116] = \<const0> ;
  assign dmonitorout_out[115] = \<const0> ;
  assign dmonitorout_out[114] = \<const0> ;
  assign dmonitorout_out[113] = \<const0> ;
  assign dmonitorout_out[112] = \<const0> ;
  assign dmonitorout_out[111] = \<const0> ;
  assign dmonitorout_out[110] = \<const0> ;
  assign dmonitorout_out[109] = \<const0> ;
  assign dmonitorout_out[108] = \<const0> ;
  assign dmonitorout_out[107] = \<const0> ;
  assign dmonitorout_out[106] = \<const0> ;
  assign dmonitorout_out[105] = \<const0> ;
  assign dmonitorout_out[104] = \<const0> ;
  assign dmonitorout_out[103] = \<const0> ;
  assign dmonitorout_out[102] = \<const0> ;
  assign dmonitorout_out[101] = \<const0> ;
  assign dmonitorout_out[100] = \<const0> ;
  assign dmonitorout_out[99] = \<const0> ;
  assign dmonitorout_out[98] = \<const0> ;
  assign dmonitorout_out[97] = \<const0> ;
  assign dmonitorout_out[96] = \<const0> ;
  assign dmonitorout_out[95] = \<const0> ;
  assign dmonitorout_out[94] = \<const0> ;
  assign dmonitorout_out[93] = \<const0> ;
  assign dmonitorout_out[92] = \<const0> ;
  assign dmonitorout_out[91] = \<const0> ;
  assign dmonitorout_out[90] = \<const0> ;
  assign dmonitorout_out[89] = \<const0> ;
  assign dmonitorout_out[88] = \<const0> ;
  assign dmonitorout_out[87] = \<const0> ;
  assign dmonitorout_out[86] = \<const0> ;
  assign dmonitorout_out[85] = \<const0> ;
  assign dmonitorout_out[84] = \<const0> ;
  assign dmonitorout_out[83] = \<const0> ;
  assign dmonitorout_out[82] = \<const0> ;
  assign dmonitorout_out[81] = \<const0> ;
  assign dmonitorout_out[80] = \<const0> ;
  assign dmonitorout_out[79] = \<const0> ;
  assign dmonitorout_out[78] = \<const0> ;
  assign dmonitorout_out[77] = \<const0> ;
  assign dmonitorout_out[76] = \<const0> ;
  assign dmonitorout_out[75] = \<const0> ;
  assign dmonitorout_out[74] = \<const0> ;
  assign dmonitorout_out[73] = \<const0> ;
  assign dmonitorout_out[72] = \<const0> ;
  assign dmonitorout_out[71] = \<const0> ;
  assign dmonitorout_out[70] = \<const0> ;
  assign dmonitorout_out[69] = \<const0> ;
  assign dmonitorout_out[68] = \<const0> ;
  assign dmonitorout_out[67] = \<const0> ;
  assign dmonitorout_out[66] = \<const0> ;
  assign dmonitorout_out[65] = \<const0> ;
  assign dmonitorout_out[64] = \<const0> ;
  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign drpdo_out[127] = \<const0> ;
  assign drpdo_out[126] = \<const0> ;
  assign drpdo_out[125] = \<const0> ;
  assign drpdo_out[124] = \<const0> ;
  assign drpdo_out[123] = \<const0> ;
  assign drpdo_out[122] = \<const0> ;
  assign drpdo_out[121] = \<const0> ;
  assign drpdo_out[120] = \<const0> ;
  assign drpdo_out[119] = \<const0> ;
  assign drpdo_out[118] = \<const0> ;
  assign drpdo_out[117] = \<const0> ;
  assign drpdo_out[116] = \<const0> ;
  assign drpdo_out[115] = \<const0> ;
  assign drpdo_out[114] = \<const0> ;
  assign drpdo_out[113] = \<const0> ;
  assign drpdo_out[112] = \<const0> ;
  assign drpdo_out[111] = \<const0> ;
  assign drpdo_out[110] = \<const0> ;
  assign drpdo_out[109] = \<const0> ;
  assign drpdo_out[108] = \<const0> ;
  assign drpdo_out[107] = \<const0> ;
  assign drpdo_out[106] = \<const0> ;
  assign drpdo_out[105] = \<const0> ;
  assign drpdo_out[104] = \<const0> ;
  assign drpdo_out[103] = \<const0> ;
  assign drpdo_out[102] = \<const0> ;
  assign drpdo_out[101] = \<const0> ;
  assign drpdo_out[100] = \<const0> ;
  assign drpdo_out[99] = \<const0> ;
  assign drpdo_out[98] = \<const0> ;
  assign drpdo_out[97] = \<const0> ;
  assign drpdo_out[96] = \<const0> ;
  assign drpdo_out[95] = \<const0> ;
  assign drpdo_out[94] = \<const0> ;
  assign drpdo_out[93] = \<const0> ;
  assign drpdo_out[92] = \<const0> ;
  assign drpdo_out[91] = \<const0> ;
  assign drpdo_out[90] = \<const0> ;
  assign drpdo_out[89] = \<const0> ;
  assign drpdo_out[88] = \<const0> ;
  assign drpdo_out[87] = \<const0> ;
  assign drpdo_out[86] = \<const0> ;
  assign drpdo_out[85] = \<const0> ;
  assign drpdo_out[84] = \<const0> ;
  assign drpdo_out[83] = \<const0> ;
  assign drpdo_out[82] = \<const0> ;
  assign drpdo_out[81] = \<const0> ;
  assign drpdo_out[80] = \<const0> ;
  assign drpdo_out[79] = \<const0> ;
  assign drpdo_out[78] = \<const0> ;
  assign drpdo_out[77] = \<const0> ;
  assign drpdo_out[76] = \<const0> ;
  assign drpdo_out[75] = \<const0> ;
  assign drpdo_out[74] = \<const0> ;
  assign drpdo_out[73] = \<const0> ;
  assign drpdo_out[72] = \<const0> ;
  assign drpdo_out[71] = \<const0> ;
  assign drpdo_out[70] = \<const0> ;
  assign drpdo_out[69] = \<const0> ;
  assign drpdo_out[68] = \<const0> ;
  assign drpdo_out[67] = \<const0> ;
  assign drpdo_out[66] = \<const0> ;
  assign drpdo_out[65] = \<const0> ;
  assign drpdo_out[64] = \<const0> ;
  assign drpdo_out[63] = \<const0> ;
  assign drpdo_out[62] = \<const0> ;
  assign drpdo_out[61] = \<const0> ;
  assign drpdo_out[60] = \<const0> ;
  assign drpdo_out[59] = \<const0> ;
  assign drpdo_out[58] = \<const0> ;
  assign drpdo_out[57] = \<const0> ;
  assign drpdo_out[56] = \<const0> ;
  assign drpdo_out[55] = \<const0> ;
  assign drpdo_out[54] = \<const0> ;
  assign drpdo_out[53] = \<const0> ;
  assign drpdo_out[52] = \<const0> ;
  assign drpdo_out[51] = \<const0> ;
  assign drpdo_out[50] = \<const0> ;
  assign drpdo_out[49] = \<const0> ;
  assign drpdo_out[48] = \<const0> ;
  assign drpdo_out[47] = \<const0> ;
  assign drpdo_out[46] = \<const0> ;
  assign drpdo_out[45] = \<const0> ;
  assign drpdo_out[44] = \<const0> ;
  assign drpdo_out[43] = \<const0> ;
  assign drpdo_out[42] = \<const0> ;
  assign drpdo_out[41] = \<const0> ;
  assign drpdo_out[40] = \<const0> ;
  assign drpdo_out[39] = \<const0> ;
  assign drpdo_out[38] = \<const0> ;
  assign drpdo_out[37] = \<const0> ;
  assign drpdo_out[36] = \<const0> ;
  assign drpdo_out[35] = \<const0> ;
  assign drpdo_out[34] = \<const0> ;
  assign drpdo_out[33] = \<const0> ;
  assign drpdo_out[32] = \<const0> ;
  assign drpdo_out[31] = \<const0> ;
  assign drpdo_out[30] = \<const0> ;
  assign drpdo_out[29] = \<const0> ;
  assign drpdo_out[28] = \<const0> ;
  assign drpdo_out[27] = \<const0> ;
  assign drpdo_out[26] = \<const0> ;
  assign drpdo_out[25] = \<const0> ;
  assign drpdo_out[24] = \<const0> ;
  assign drpdo_out[23] = \<const0> ;
  assign drpdo_out[22] = \<const0> ;
  assign drpdo_out[21] = \<const0> ;
  assign drpdo_out[20] = \<const0> ;
  assign drpdo_out[19] = \<const0> ;
  assign drpdo_out[18] = \<const0> ;
  assign drpdo_out[17] = \<const0> ;
  assign drpdo_out[16] = \<const0> ;
  assign drpdo_out[15] = \<const0> ;
  assign drpdo_out[14] = \<const0> ;
  assign drpdo_out[13] = \<const0> ;
  assign drpdo_out[12] = \<const0> ;
  assign drpdo_out[11] = \<const0> ;
  assign drpdo_out[10] = \<const0> ;
  assign drpdo_out[9] = \<const0> ;
  assign drpdo_out[8] = \<const0> ;
  assign drpdo_out[7] = \<const0> ;
  assign drpdo_out[6] = \<const0> ;
  assign drpdo_out[5] = \<const0> ;
  assign drpdo_out[4] = \<const0> ;
  assign drpdo_out[3] = \<const0> ;
  assign drpdo_out[2] = \<const0> ;
  assign drpdo_out[1] = \<const0> ;
  assign drpdo_out[0] = \<const0> ;
  assign drprdy_out[7] = \<const0> ;
  assign drprdy_out[6] = \<const0> ;
  assign drprdy_out[5] = \<const0> ;
  assign drprdy_out[4] = \<const0> ;
  assign drprdy_out[3] = \<const0> ;
  assign drprdy_out[2] = \<const0> ;
  assign drprdy_out[1] = \<const0> ;
  assign drprdy_out[0] = \<const0> ;
  assign eyescandataerror_out[7] = \<const0> ;
  assign eyescandataerror_out[6] = \<const0> ;
  assign eyescandataerror_out[5] = \<const0> ;
  assign eyescandataerror_out[4] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign pcierateidle_out[7] = \<const0> ;
  assign pcierateidle_out[6] = \<const0> ;
  assign pcierateidle_out[5] = \<const0> ;
  assign pcierateidle_out[4] = \<const0> ;
  assign pcierateidle_out[3] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[15] = \<const0> ;
  assign pcierateqpllpd_out[14] = \<const0> ;
  assign pcierateqpllpd_out[13] = \<const0> ;
  assign pcierateqpllpd_out[12] = \<const0> ;
  assign pcierateqpllpd_out[11] = \<const0> ;
  assign pcierateqpllpd_out[10] = \<const0> ;
  assign pcierateqpllpd_out[9] = \<const0> ;
  assign pcierateqpllpd_out[8] = \<const0> ;
  assign pcierateqpllpd_out[7] = \<const0> ;
  assign pcierateqpllpd_out[6] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[15] = \<const0> ;
  assign pcierateqpllreset_out[14] = \<const0> ;
  assign pcierateqpllreset_out[13] = \<const0> ;
  assign pcierateqpllreset_out[12] = \<const0> ;
  assign pcierateqpllreset_out[11] = \<const0> ;
  assign pcierateqpllreset_out[10] = \<const0> ;
  assign pcierateqpllreset_out[9] = \<const0> ;
  assign pcierateqpllreset_out[8] = \<const0> ;
  assign pcierateqpllreset_out[7] = \<const0> ;
  assign pcierateqpllreset_out[6] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[7] = \<const0> ;
  assign pcieusergen3rdy_out[6] = \<const0> ;
  assign pcieusergen3rdy_out[5] = \<const0> ;
  assign pcieusergen3rdy_out[4] = \<const0> ;
  assign pcieusergen3rdy_out[3] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[7] = \<const0> ;
  assign pcieuserphystatusrst_out[6] = \<const0> ;
  assign pcieuserphystatusrst_out[5] = \<const0> ;
  assign pcieuserphystatusrst_out[4] = \<const0> ;
  assign pcieuserphystatusrst_out[3] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[7] = \<const0> ;
  assign pcieuserratestart_out[6] = \<const0> ;
  assign pcieuserratestart_out[5] = \<const0> ;
  assign pcieuserratestart_out[4] = \<const0> ;
  assign pcieuserratestart_out[3] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[95] = \<const0> ;
  assign pcsrsvdout_out[94] = \<const0> ;
  assign pcsrsvdout_out[93] = \<const0> ;
  assign pcsrsvdout_out[92] = \<const0> ;
  assign pcsrsvdout_out[91] = \<const0> ;
  assign pcsrsvdout_out[90] = \<const0> ;
  assign pcsrsvdout_out[89] = \<const0> ;
  assign pcsrsvdout_out[88] = \<const0> ;
  assign pcsrsvdout_out[87] = \<const0> ;
  assign pcsrsvdout_out[86] = \<const0> ;
  assign pcsrsvdout_out[85] = \<const0> ;
  assign pcsrsvdout_out[84] = \<const0> ;
  assign pcsrsvdout_out[83] = \<const0> ;
  assign pcsrsvdout_out[82] = \<const0> ;
  assign pcsrsvdout_out[81] = \<const0> ;
  assign pcsrsvdout_out[80] = \<const0> ;
  assign pcsrsvdout_out[79] = \<const0> ;
  assign pcsrsvdout_out[78] = \<const0> ;
  assign pcsrsvdout_out[77] = \<const0> ;
  assign pcsrsvdout_out[76] = \<const0> ;
  assign pcsrsvdout_out[75] = \<const0> ;
  assign pcsrsvdout_out[74] = \<const0> ;
  assign pcsrsvdout_out[73] = \<const0> ;
  assign pcsrsvdout_out[72] = \<const0> ;
  assign pcsrsvdout_out[71] = \<const0> ;
  assign pcsrsvdout_out[70] = \<const0> ;
  assign pcsrsvdout_out[69] = \<const0> ;
  assign pcsrsvdout_out[68] = \<const0> ;
  assign pcsrsvdout_out[67] = \<const0> ;
  assign pcsrsvdout_out[66] = \<const0> ;
  assign pcsrsvdout_out[65] = \<const0> ;
  assign pcsrsvdout_out[64] = \<const0> ;
  assign pcsrsvdout_out[63] = \<const0> ;
  assign pcsrsvdout_out[62] = \<const0> ;
  assign pcsrsvdout_out[61] = \<const0> ;
  assign pcsrsvdout_out[60] = \<const0> ;
  assign pcsrsvdout_out[59] = \<const0> ;
  assign pcsrsvdout_out[58] = \<const0> ;
  assign pcsrsvdout_out[57] = \<const0> ;
  assign pcsrsvdout_out[56] = \<const0> ;
  assign pcsrsvdout_out[55] = \<const0> ;
  assign pcsrsvdout_out[54] = \<const0> ;
  assign pcsrsvdout_out[53] = \<const0> ;
  assign pcsrsvdout_out[52] = \<const0> ;
  assign pcsrsvdout_out[51] = \<const0> ;
  assign pcsrsvdout_out[50] = \<const0> ;
  assign pcsrsvdout_out[49] = \<const0> ;
  assign pcsrsvdout_out[48] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign rxbufstatus_out[23] = \<const0> ;
  assign rxbufstatus_out[22] = \<const0> ;
  assign rxbufstatus_out[21] = \<const0> ;
  assign rxbufstatus_out[20] = \<const0> ;
  assign rxbufstatus_out[19] = \<const0> ;
  assign rxbufstatus_out[18] = \<const0> ;
  assign rxbufstatus_out[17] = \<const0> ;
  assign rxbufstatus_out[16] = \<const0> ;
  assign rxbufstatus_out[15] = \<const0> ;
  assign rxbufstatus_out[14] = \<const0> ;
  assign rxbufstatus_out[13] = \<const0> ;
  assign rxbufstatus_out[12] = \<const0> ;
  assign rxbufstatus_out[11] = \<const0> ;
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \<const0> ;
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \<const0> ;
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \<const0> ;
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[7] = \<const0> ;
  assign rxbyteisaligned_out[6] = \<const0> ;
  assign rxbyteisaligned_out[5] = \<const0> ;
  assign rxbyteisaligned_out[4] = \<const0> ;
  assign rxbyteisaligned_out[3] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[7] = \<const0> ;
  assign rxbyterealign_out[6] = \<const0> ;
  assign rxbyterealign_out[5] = \<const0> ;
  assign rxbyterealign_out[4] = \<const0> ;
  assign rxbyterealign_out[3] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[7] = \<const0> ;
  assign rxcdrlock_out[6] = \<const0> ;
  assign rxcdrlock_out[5] = \<const0> ;
  assign rxcdrlock_out[4] = \<const0> ;
  assign rxcdrlock_out[3] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxclkcorcnt_out[15] = \<const0> ;
  assign rxclkcorcnt_out[14] = \<const0> ;
  assign rxclkcorcnt_out[13] = \<const0> ;
  assign rxclkcorcnt_out[12] = \<const0> ;
  assign rxclkcorcnt_out[11] = \<const0> ;
  assign rxclkcorcnt_out[10] = \<const0> ;
  assign rxclkcorcnt_out[9] = \<const0> ;
  assign rxclkcorcnt_out[8] = \<const0> ;
  assign rxclkcorcnt_out[7] = \<const0> ;
  assign rxclkcorcnt_out[6] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcommadet_out[7] = \<const0> ;
  assign rxcommadet_out[6] = \<const0> ;
  assign rxcommadet_out[5] = \<const0> ;
  assign rxcommadet_out[4] = \<const0> ;
  assign rxcommadet_out[3] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxctrl0_out[127] = \<const0> ;
  assign rxctrl0_out[126] = \<const0> ;
  assign rxctrl0_out[125] = \<const0> ;
  assign rxctrl0_out[124] = \<const0> ;
  assign rxctrl0_out[123] = \<const0> ;
  assign rxctrl0_out[122] = \<const0> ;
  assign rxctrl0_out[121] = \<const0> ;
  assign rxctrl0_out[120] = \<const0> ;
  assign rxctrl0_out[119] = \<const0> ;
  assign rxctrl0_out[118] = \<const0> ;
  assign rxctrl0_out[117:112] = \^rxctrl0_out [117:112];
  assign rxctrl0_out[111] = \<const0> ;
  assign rxctrl0_out[110] = \<const0> ;
  assign rxctrl0_out[109] = \<const0> ;
  assign rxctrl0_out[108] = \<const0> ;
  assign rxctrl0_out[107] = \<const0> ;
  assign rxctrl0_out[106] = \<const0> ;
  assign rxctrl0_out[105] = \<const0> ;
  assign rxctrl0_out[104] = \<const0> ;
  assign rxctrl0_out[103] = \<const0> ;
  assign rxctrl0_out[102] = \<const0> ;
  assign rxctrl0_out[101:96] = \^rxctrl0_out [101:96];
  assign rxctrl0_out[95] = \<const0> ;
  assign rxctrl0_out[94] = \<const0> ;
  assign rxctrl0_out[93] = \<const0> ;
  assign rxctrl0_out[92] = \<const0> ;
  assign rxctrl0_out[91] = \<const0> ;
  assign rxctrl0_out[90] = \<const0> ;
  assign rxctrl0_out[89] = \<const0> ;
  assign rxctrl0_out[88] = \<const0> ;
  assign rxctrl0_out[87] = \<const0> ;
  assign rxctrl0_out[86] = \<const0> ;
  assign rxctrl0_out[85:80] = \^rxctrl0_out [85:80];
  assign rxctrl0_out[79] = \<const0> ;
  assign rxctrl0_out[78] = \<const0> ;
  assign rxctrl0_out[77] = \<const0> ;
  assign rxctrl0_out[76] = \<const0> ;
  assign rxctrl0_out[75] = \<const0> ;
  assign rxctrl0_out[74] = \<const0> ;
  assign rxctrl0_out[73] = \<const0> ;
  assign rxctrl0_out[72] = \<const0> ;
  assign rxctrl0_out[71] = \<const0> ;
  assign rxctrl0_out[70] = \<const0> ;
  assign rxctrl0_out[69:64] = \^rxctrl0_out [69:64];
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55] = \<const0> ;
  assign rxctrl0_out[54] = \<const0> ;
  assign rxctrl0_out[53:48] = \^rxctrl0_out [53:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39] = \<const0> ;
  assign rxctrl0_out[38] = \<const0> ;
  assign rxctrl0_out[37:32] = \^rxctrl0_out [37:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23] = \<const0> ;
  assign rxctrl0_out[22] = \<const0> ;
  assign rxctrl0_out[21:16] = \^rxctrl0_out [21:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7] = \<const0> ;
  assign rxctrl0_out[6] = \<const0> ;
  assign rxctrl0_out[5:0] = \^rxctrl0_out [5:0];
  assign rxctrl1_out[127] = \<const0> ;
  assign rxctrl1_out[126] = \<const0> ;
  assign rxctrl1_out[125] = \<const0> ;
  assign rxctrl1_out[124] = \<const0> ;
  assign rxctrl1_out[123] = \<const0> ;
  assign rxctrl1_out[122] = \<const0> ;
  assign rxctrl1_out[121] = \<const0> ;
  assign rxctrl1_out[120] = \<const0> ;
  assign rxctrl1_out[119] = \<const0> ;
  assign rxctrl1_out[118] = \<const0> ;
  assign rxctrl1_out[117] = \<const0> ;
  assign rxctrl1_out[116] = \<const0> ;
  assign rxctrl1_out[115] = \<const0> ;
  assign rxctrl1_out[114] = \<const0> ;
  assign rxctrl1_out[113] = \<const0> ;
  assign rxctrl1_out[112] = \<const0> ;
  assign rxctrl1_out[111] = \<const0> ;
  assign rxctrl1_out[110] = \<const0> ;
  assign rxctrl1_out[109] = \<const0> ;
  assign rxctrl1_out[108] = \<const0> ;
  assign rxctrl1_out[107] = \<const0> ;
  assign rxctrl1_out[106] = \<const0> ;
  assign rxctrl1_out[105] = \<const0> ;
  assign rxctrl1_out[104] = \<const0> ;
  assign rxctrl1_out[103] = \<const0> ;
  assign rxctrl1_out[102] = \<const0> ;
  assign rxctrl1_out[101] = \<const0> ;
  assign rxctrl1_out[100] = \<const0> ;
  assign rxctrl1_out[99] = \<const0> ;
  assign rxctrl1_out[98] = \<const0> ;
  assign rxctrl1_out[97] = \<const0> ;
  assign rxctrl1_out[96] = \<const0> ;
  assign rxctrl1_out[95] = \<const0> ;
  assign rxctrl1_out[94] = \<const0> ;
  assign rxctrl1_out[93] = \<const0> ;
  assign rxctrl1_out[92] = \<const0> ;
  assign rxctrl1_out[91] = \<const0> ;
  assign rxctrl1_out[90] = \<const0> ;
  assign rxctrl1_out[89] = \<const0> ;
  assign rxctrl1_out[88] = \<const0> ;
  assign rxctrl1_out[87] = \<const0> ;
  assign rxctrl1_out[86] = \<const0> ;
  assign rxctrl1_out[85] = \<const0> ;
  assign rxctrl1_out[84] = \<const0> ;
  assign rxctrl1_out[83] = \<const0> ;
  assign rxctrl1_out[82] = \<const0> ;
  assign rxctrl1_out[81] = \<const0> ;
  assign rxctrl1_out[80] = \<const0> ;
  assign rxctrl1_out[79] = \<const0> ;
  assign rxctrl1_out[78] = \<const0> ;
  assign rxctrl1_out[77] = \<const0> ;
  assign rxctrl1_out[76] = \<const0> ;
  assign rxctrl1_out[75] = \<const0> ;
  assign rxctrl1_out[74] = \<const0> ;
  assign rxctrl1_out[73] = \<const0> ;
  assign rxctrl1_out[72] = \<const0> ;
  assign rxctrl1_out[71] = \<const0> ;
  assign rxctrl1_out[70] = \<const0> ;
  assign rxctrl1_out[69] = \<const0> ;
  assign rxctrl1_out[68] = \<const0> ;
  assign rxctrl1_out[67] = \<const0> ;
  assign rxctrl1_out[66] = \<const0> ;
  assign rxctrl1_out[65] = \<const0> ;
  assign rxctrl1_out[64] = \<const0> ;
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55] = \<const0> ;
  assign rxctrl1_out[54] = \<const0> ;
  assign rxctrl1_out[53] = \<const0> ;
  assign rxctrl1_out[52] = \<const0> ;
  assign rxctrl1_out[51] = \<const0> ;
  assign rxctrl1_out[50] = \<const0> ;
  assign rxctrl1_out[49] = \<const0> ;
  assign rxctrl1_out[48] = \<const0> ;
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39] = \<const0> ;
  assign rxctrl1_out[38] = \<const0> ;
  assign rxctrl1_out[37] = \<const0> ;
  assign rxctrl1_out[36] = \<const0> ;
  assign rxctrl1_out[35] = \<const0> ;
  assign rxctrl1_out[34] = \<const0> ;
  assign rxctrl1_out[33] = \<const0> ;
  assign rxctrl1_out[32] = \<const0> ;
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23] = \<const0> ;
  assign rxctrl1_out[22] = \<const0> ;
  assign rxctrl1_out[21] = \<const0> ;
  assign rxctrl1_out[20] = \<const0> ;
  assign rxctrl1_out[19] = \<const0> ;
  assign rxctrl1_out[18] = \<const0> ;
  assign rxctrl1_out[17] = \<const0> ;
  assign rxctrl1_out[16] = \<const0> ;
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7] = \<const0> ;
  assign rxctrl1_out[6] = \<const0> ;
  assign rxctrl1_out[5] = \<const0> ;
  assign rxctrl1_out[4] = \<const0> ;
  assign rxctrl1_out[3] = \<const0> ;
  assign rxctrl1_out[2] = \<const0> ;
  assign rxctrl1_out[1] = \<const0> ;
  assign rxctrl1_out[0] = \<const0> ;
  assign rxctrl2_out[63] = \<const0> ;
  assign rxctrl2_out[62] = \<const0> ;
  assign rxctrl2_out[61] = \<const0> ;
  assign rxctrl2_out[60] = \<const0> ;
  assign rxctrl2_out[59] = \<const0> ;
  assign rxctrl2_out[58] = \<const0> ;
  assign rxctrl2_out[57] = \<const0> ;
  assign rxctrl2_out[56] = \<const0> ;
  assign rxctrl2_out[55] = \<const0> ;
  assign rxctrl2_out[54] = \<const0> ;
  assign rxctrl2_out[53] = \<const0> ;
  assign rxctrl2_out[52] = \<const0> ;
  assign rxctrl2_out[51] = \<const0> ;
  assign rxctrl2_out[50] = \<const0> ;
  assign rxctrl2_out[49] = \<const0> ;
  assign rxctrl2_out[48] = \<const0> ;
  assign rxctrl2_out[47] = \<const0> ;
  assign rxctrl2_out[46] = \<const0> ;
  assign rxctrl2_out[45] = \<const0> ;
  assign rxctrl2_out[44] = \<const0> ;
  assign rxctrl2_out[43] = \<const0> ;
  assign rxctrl2_out[42] = \<const0> ;
  assign rxctrl2_out[41] = \<const0> ;
  assign rxctrl2_out[40] = \<const0> ;
  assign rxctrl2_out[39] = \<const0> ;
  assign rxctrl2_out[38] = \<const0> ;
  assign rxctrl2_out[37] = \<const0> ;
  assign rxctrl2_out[36] = \<const0> ;
  assign rxctrl2_out[35] = \<const0> ;
  assign rxctrl2_out[34] = \<const0> ;
  assign rxctrl2_out[33] = \<const0> ;
  assign rxctrl2_out[32] = \<const0> ;
  assign rxctrl2_out[31] = \<const0> ;
  assign rxctrl2_out[30] = \<const0> ;
  assign rxctrl2_out[29] = \<const0> ;
  assign rxctrl2_out[28] = \<const0> ;
  assign rxctrl2_out[27] = \<const0> ;
  assign rxctrl2_out[26] = \<const0> ;
  assign rxctrl2_out[25] = \<const0> ;
  assign rxctrl2_out[24] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[63] = \<const0> ;
  assign rxctrl3_out[62] = \<const0> ;
  assign rxctrl3_out[61] = \<const0> ;
  assign rxctrl3_out[60] = \<const0> ;
  assign rxctrl3_out[59] = \<const0> ;
  assign rxctrl3_out[58] = \<const0> ;
  assign rxctrl3_out[57] = \<const0> ;
  assign rxctrl3_out[56] = \<const0> ;
  assign rxctrl3_out[55] = \<const0> ;
  assign rxctrl3_out[54] = \<const0> ;
  assign rxctrl3_out[53] = \<const0> ;
  assign rxctrl3_out[52] = \<const0> ;
  assign rxctrl3_out[51] = \<const0> ;
  assign rxctrl3_out[50] = \<const0> ;
  assign rxctrl3_out[49] = \<const0> ;
  assign rxctrl3_out[48] = \<const0> ;
  assign rxctrl3_out[47] = \<const0> ;
  assign rxctrl3_out[46] = \<const0> ;
  assign rxctrl3_out[45] = \<const0> ;
  assign rxctrl3_out[44] = \<const0> ;
  assign rxctrl3_out[43] = \<const0> ;
  assign rxctrl3_out[42] = \<const0> ;
  assign rxctrl3_out[41] = \<const0> ;
  assign rxctrl3_out[40] = \<const0> ;
  assign rxctrl3_out[39] = \<const0> ;
  assign rxctrl3_out[38] = \<const0> ;
  assign rxctrl3_out[37] = \<const0> ;
  assign rxctrl3_out[36] = \<const0> ;
  assign rxctrl3_out[35] = \<const0> ;
  assign rxctrl3_out[34] = \<const0> ;
  assign rxctrl3_out[33] = \<const0> ;
  assign rxctrl3_out[32] = \<const0> ;
  assign rxctrl3_out[31] = \<const0> ;
  assign rxctrl3_out[30] = \<const0> ;
  assign rxctrl3_out[29] = \<const0> ;
  assign rxctrl3_out[28] = \<const0> ;
  assign rxctrl3_out[27] = \<const0> ;
  assign rxctrl3_out[26] = \<const0> ;
  assign rxctrl3_out[25] = \<const0> ;
  assign rxctrl3_out[24] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[1023] = \<const0> ;
  assign rxdata_out[1022] = \<const0> ;
  assign rxdata_out[1021] = \<const0> ;
  assign rxdata_out[1020] = \<const0> ;
  assign rxdata_out[1019] = \<const0> ;
  assign rxdata_out[1018] = \<const0> ;
  assign rxdata_out[1017] = \<const0> ;
  assign rxdata_out[1016] = \<const0> ;
  assign rxdata_out[1015] = \<const0> ;
  assign rxdata_out[1014] = \<const0> ;
  assign rxdata_out[1013] = \<const0> ;
  assign rxdata_out[1012] = \<const0> ;
  assign rxdata_out[1011] = \<const0> ;
  assign rxdata_out[1010] = \<const0> ;
  assign rxdata_out[1009] = \<const0> ;
  assign rxdata_out[1008] = \<const0> ;
  assign rxdata_out[1007] = \<const0> ;
  assign rxdata_out[1006] = \<const0> ;
  assign rxdata_out[1005] = \<const0> ;
  assign rxdata_out[1004] = \<const0> ;
  assign rxdata_out[1003] = \<const0> ;
  assign rxdata_out[1002] = \<const0> ;
  assign rxdata_out[1001] = \<const0> ;
  assign rxdata_out[1000] = \<const0> ;
  assign rxdata_out[999] = \<const0> ;
  assign rxdata_out[998] = \<const0> ;
  assign rxdata_out[997] = \<const0> ;
  assign rxdata_out[996] = \<const0> ;
  assign rxdata_out[995] = \<const0> ;
  assign rxdata_out[994] = \<const0> ;
  assign rxdata_out[993] = \<const0> ;
  assign rxdata_out[992] = \<const0> ;
  assign rxdata_out[991] = \<const0> ;
  assign rxdata_out[990] = \<const0> ;
  assign rxdata_out[989] = \<const0> ;
  assign rxdata_out[988] = \<const0> ;
  assign rxdata_out[987] = \<const0> ;
  assign rxdata_out[986] = \<const0> ;
  assign rxdata_out[985] = \<const0> ;
  assign rxdata_out[984] = \<const0> ;
  assign rxdata_out[983] = \<const0> ;
  assign rxdata_out[982] = \<const0> ;
  assign rxdata_out[981] = \<const0> ;
  assign rxdata_out[980] = \<const0> ;
  assign rxdata_out[979] = \<const0> ;
  assign rxdata_out[978] = \<const0> ;
  assign rxdata_out[977] = \<const0> ;
  assign rxdata_out[976] = \<const0> ;
  assign rxdata_out[975] = \<const0> ;
  assign rxdata_out[974] = \<const0> ;
  assign rxdata_out[973] = \<const0> ;
  assign rxdata_out[972] = \<const0> ;
  assign rxdata_out[971] = \<const0> ;
  assign rxdata_out[970] = \<const0> ;
  assign rxdata_out[969] = \<const0> ;
  assign rxdata_out[968] = \<const0> ;
  assign rxdata_out[967] = \<const0> ;
  assign rxdata_out[966] = \<const0> ;
  assign rxdata_out[965] = \<const0> ;
  assign rxdata_out[964] = \<const0> ;
  assign rxdata_out[963] = \<const0> ;
  assign rxdata_out[962] = \<const0> ;
  assign rxdata_out[961] = \<const0> ;
  assign rxdata_out[960] = \<const0> ;
  assign rxdata_out[959] = \<const0> ;
  assign rxdata_out[958] = \<const0> ;
  assign rxdata_out[957] = \<const0> ;
  assign rxdata_out[956] = \<const0> ;
  assign rxdata_out[955] = \<const0> ;
  assign rxdata_out[954] = \<const0> ;
  assign rxdata_out[953] = \<const0> ;
  assign rxdata_out[952] = \<const0> ;
  assign rxdata_out[951] = \<const0> ;
  assign rxdata_out[950] = \<const0> ;
  assign rxdata_out[949] = \<const0> ;
  assign rxdata_out[948] = \<const0> ;
  assign rxdata_out[947] = \<const0> ;
  assign rxdata_out[946] = \<const0> ;
  assign rxdata_out[945] = \<const0> ;
  assign rxdata_out[944] = \<const0> ;
  assign rxdata_out[943] = \<const0> ;
  assign rxdata_out[942] = \<const0> ;
  assign rxdata_out[941] = \<const0> ;
  assign rxdata_out[940] = \<const0> ;
  assign rxdata_out[939] = \<const0> ;
  assign rxdata_out[938] = \<const0> ;
  assign rxdata_out[937] = \<const0> ;
  assign rxdata_out[936] = \<const0> ;
  assign rxdata_out[935] = \<const0> ;
  assign rxdata_out[934] = \<const0> ;
  assign rxdata_out[933] = \<const0> ;
  assign rxdata_out[932] = \<const0> ;
  assign rxdata_out[931] = \<const0> ;
  assign rxdata_out[930] = \<const0> ;
  assign rxdata_out[929] = \<const0> ;
  assign rxdata_out[928] = \<const0> ;
  assign rxdata_out[927] = \<const0> ;
  assign rxdata_out[926] = \<const0> ;
  assign rxdata_out[925] = \<const0> ;
  assign rxdata_out[924] = \<const0> ;
  assign rxdata_out[923] = \<const0> ;
  assign rxdata_out[922] = \<const0> ;
  assign rxdata_out[921] = \<const0> ;
  assign rxdata_out[920] = \<const0> ;
  assign rxdata_out[919] = \<const0> ;
  assign rxdata_out[918] = \<const0> ;
  assign rxdata_out[917] = \<const0> ;
  assign rxdata_out[916] = \<const0> ;
  assign rxdata_out[915] = \<const0> ;
  assign rxdata_out[914] = \<const0> ;
  assign rxdata_out[913] = \<const0> ;
  assign rxdata_out[912] = \<const0> ;
  assign rxdata_out[911:896] = \^rxdata_out [911:896];
  assign rxdata_out[895] = \<const0> ;
  assign rxdata_out[894] = \<const0> ;
  assign rxdata_out[893] = \<const0> ;
  assign rxdata_out[892] = \<const0> ;
  assign rxdata_out[891] = \<const0> ;
  assign rxdata_out[890] = \<const0> ;
  assign rxdata_out[889] = \<const0> ;
  assign rxdata_out[888] = \<const0> ;
  assign rxdata_out[887] = \<const0> ;
  assign rxdata_out[886] = \<const0> ;
  assign rxdata_out[885] = \<const0> ;
  assign rxdata_out[884] = \<const0> ;
  assign rxdata_out[883] = \<const0> ;
  assign rxdata_out[882] = \<const0> ;
  assign rxdata_out[881] = \<const0> ;
  assign rxdata_out[880] = \<const0> ;
  assign rxdata_out[879] = \<const0> ;
  assign rxdata_out[878] = \<const0> ;
  assign rxdata_out[877] = \<const0> ;
  assign rxdata_out[876] = \<const0> ;
  assign rxdata_out[875] = \<const0> ;
  assign rxdata_out[874] = \<const0> ;
  assign rxdata_out[873] = \<const0> ;
  assign rxdata_out[872] = \<const0> ;
  assign rxdata_out[871] = \<const0> ;
  assign rxdata_out[870] = \<const0> ;
  assign rxdata_out[869] = \<const0> ;
  assign rxdata_out[868] = \<const0> ;
  assign rxdata_out[867] = \<const0> ;
  assign rxdata_out[866] = \<const0> ;
  assign rxdata_out[865] = \<const0> ;
  assign rxdata_out[864] = \<const0> ;
  assign rxdata_out[863] = \<const0> ;
  assign rxdata_out[862] = \<const0> ;
  assign rxdata_out[861] = \<const0> ;
  assign rxdata_out[860] = \<const0> ;
  assign rxdata_out[859] = \<const0> ;
  assign rxdata_out[858] = \<const0> ;
  assign rxdata_out[857] = \<const0> ;
  assign rxdata_out[856] = \<const0> ;
  assign rxdata_out[855] = \<const0> ;
  assign rxdata_out[854] = \<const0> ;
  assign rxdata_out[853] = \<const0> ;
  assign rxdata_out[852] = \<const0> ;
  assign rxdata_out[851] = \<const0> ;
  assign rxdata_out[850] = \<const0> ;
  assign rxdata_out[849] = \<const0> ;
  assign rxdata_out[848] = \<const0> ;
  assign rxdata_out[847] = \<const0> ;
  assign rxdata_out[846] = \<const0> ;
  assign rxdata_out[845] = \<const0> ;
  assign rxdata_out[844] = \<const0> ;
  assign rxdata_out[843] = \<const0> ;
  assign rxdata_out[842] = \<const0> ;
  assign rxdata_out[841] = \<const0> ;
  assign rxdata_out[840] = \<const0> ;
  assign rxdata_out[839] = \<const0> ;
  assign rxdata_out[838] = \<const0> ;
  assign rxdata_out[837] = \<const0> ;
  assign rxdata_out[836] = \<const0> ;
  assign rxdata_out[835] = \<const0> ;
  assign rxdata_out[834] = \<const0> ;
  assign rxdata_out[833] = \<const0> ;
  assign rxdata_out[832] = \<const0> ;
  assign rxdata_out[831] = \<const0> ;
  assign rxdata_out[830] = \<const0> ;
  assign rxdata_out[829] = \<const0> ;
  assign rxdata_out[828] = \<const0> ;
  assign rxdata_out[827] = \<const0> ;
  assign rxdata_out[826] = \<const0> ;
  assign rxdata_out[825] = \<const0> ;
  assign rxdata_out[824] = \<const0> ;
  assign rxdata_out[823] = \<const0> ;
  assign rxdata_out[822] = \<const0> ;
  assign rxdata_out[821] = \<const0> ;
  assign rxdata_out[820] = \<const0> ;
  assign rxdata_out[819] = \<const0> ;
  assign rxdata_out[818] = \<const0> ;
  assign rxdata_out[817] = \<const0> ;
  assign rxdata_out[816] = \<const0> ;
  assign rxdata_out[815] = \<const0> ;
  assign rxdata_out[814] = \<const0> ;
  assign rxdata_out[813] = \<const0> ;
  assign rxdata_out[812] = \<const0> ;
  assign rxdata_out[811] = \<const0> ;
  assign rxdata_out[810] = \<const0> ;
  assign rxdata_out[809] = \<const0> ;
  assign rxdata_out[808] = \<const0> ;
  assign rxdata_out[807] = \<const0> ;
  assign rxdata_out[806] = \<const0> ;
  assign rxdata_out[805] = \<const0> ;
  assign rxdata_out[804] = \<const0> ;
  assign rxdata_out[803] = \<const0> ;
  assign rxdata_out[802] = \<const0> ;
  assign rxdata_out[801] = \<const0> ;
  assign rxdata_out[800] = \<const0> ;
  assign rxdata_out[799] = \<const0> ;
  assign rxdata_out[798] = \<const0> ;
  assign rxdata_out[797] = \<const0> ;
  assign rxdata_out[796] = \<const0> ;
  assign rxdata_out[795] = \<const0> ;
  assign rxdata_out[794] = \<const0> ;
  assign rxdata_out[793] = \<const0> ;
  assign rxdata_out[792] = \<const0> ;
  assign rxdata_out[791] = \<const0> ;
  assign rxdata_out[790] = \<const0> ;
  assign rxdata_out[789] = \<const0> ;
  assign rxdata_out[788] = \<const0> ;
  assign rxdata_out[787] = \<const0> ;
  assign rxdata_out[786] = \<const0> ;
  assign rxdata_out[785] = \<const0> ;
  assign rxdata_out[784] = \<const0> ;
  assign rxdata_out[783:768] = \^rxdata_out [783:768];
  assign rxdata_out[767] = \<const0> ;
  assign rxdata_out[766] = \<const0> ;
  assign rxdata_out[765] = \<const0> ;
  assign rxdata_out[764] = \<const0> ;
  assign rxdata_out[763] = \<const0> ;
  assign rxdata_out[762] = \<const0> ;
  assign rxdata_out[761] = \<const0> ;
  assign rxdata_out[760] = \<const0> ;
  assign rxdata_out[759] = \<const0> ;
  assign rxdata_out[758] = \<const0> ;
  assign rxdata_out[757] = \<const0> ;
  assign rxdata_out[756] = \<const0> ;
  assign rxdata_out[755] = \<const0> ;
  assign rxdata_out[754] = \<const0> ;
  assign rxdata_out[753] = \<const0> ;
  assign rxdata_out[752] = \<const0> ;
  assign rxdata_out[751] = \<const0> ;
  assign rxdata_out[750] = \<const0> ;
  assign rxdata_out[749] = \<const0> ;
  assign rxdata_out[748] = \<const0> ;
  assign rxdata_out[747] = \<const0> ;
  assign rxdata_out[746] = \<const0> ;
  assign rxdata_out[745] = \<const0> ;
  assign rxdata_out[744] = \<const0> ;
  assign rxdata_out[743] = \<const0> ;
  assign rxdata_out[742] = \<const0> ;
  assign rxdata_out[741] = \<const0> ;
  assign rxdata_out[740] = \<const0> ;
  assign rxdata_out[739] = \<const0> ;
  assign rxdata_out[738] = \<const0> ;
  assign rxdata_out[737] = \<const0> ;
  assign rxdata_out[736] = \<const0> ;
  assign rxdata_out[735] = \<const0> ;
  assign rxdata_out[734] = \<const0> ;
  assign rxdata_out[733] = \<const0> ;
  assign rxdata_out[732] = \<const0> ;
  assign rxdata_out[731] = \<const0> ;
  assign rxdata_out[730] = \<const0> ;
  assign rxdata_out[729] = \<const0> ;
  assign rxdata_out[728] = \<const0> ;
  assign rxdata_out[727] = \<const0> ;
  assign rxdata_out[726] = \<const0> ;
  assign rxdata_out[725] = \<const0> ;
  assign rxdata_out[724] = \<const0> ;
  assign rxdata_out[723] = \<const0> ;
  assign rxdata_out[722] = \<const0> ;
  assign rxdata_out[721] = \<const0> ;
  assign rxdata_out[720] = \<const0> ;
  assign rxdata_out[719] = \<const0> ;
  assign rxdata_out[718] = \<const0> ;
  assign rxdata_out[717] = \<const0> ;
  assign rxdata_out[716] = \<const0> ;
  assign rxdata_out[715] = \<const0> ;
  assign rxdata_out[714] = \<const0> ;
  assign rxdata_out[713] = \<const0> ;
  assign rxdata_out[712] = \<const0> ;
  assign rxdata_out[711] = \<const0> ;
  assign rxdata_out[710] = \<const0> ;
  assign rxdata_out[709] = \<const0> ;
  assign rxdata_out[708] = \<const0> ;
  assign rxdata_out[707] = \<const0> ;
  assign rxdata_out[706] = \<const0> ;
  assign rxdata_out[705] = \<const0> ;
  assign rxdata_out[704] = \<const0> ;
  assign rxdata_out[703] = \<const0> ;
  assign rxdata_out[702] = \<const0> ;
  assign rxdata_out[701] = \<const0> ;
  assign rxdata_out[700] = \<const0> ;
  assign rxdata_out[699] = \<const0> ;
  assign rxdata_out[698] = \<const0> ;
  assign rxdata_out[697] = \<const0> ;
  assign rxdata_out[696] = \<const0> ;
  assign rxdata_out[695] = \<const0> ;
  assign rxdata_out[694] = \<const0> ;
  assign rxdata_out[693] = \<const0> ;
  assign rxdata_out[692] = \<const0> ;
  assign rxdata_out[691] = \<const0> ;
  assign rxdata_out[690] = \<const0> ;
  assign rxdata_out[689] = \<const0> ;
  assign rxdata_out[688] = \<const0> ;
  assign rxdata_out[687] = \<const0> ;
  assign rxdata_out[686] = \<const0> ;
  assign rxdata_out[685] = \<const0> ;
  assign rxdata_out[684] = \<const0> ;
  assign rxdata_out[683] = \<const0> ;
  assign rxdata_out[682] = \<const0> ;
  assign rxdata_out[681] = \<const0> ;
  assign rxdata_out[680] = \<const0> ;
  assign rxdata_out[679] = \<const0> ;
  assign rxdata_out[678] = \<const0> ;
  assign rxdata_out[677] = \<const0> ;
  assign rxdata_out[676] = \<const0> ;
  assign rxdata_out[675] = \<const0> ;
  assign rxdata_out[674] = \<const0> ;
  assign rxdata_out[673] = \<const0> ;
  assign rxdata_out[672] = \<const0> ;
  assign rxdata_out[671] = \<const0> ;
  assign rxdata_out[670] = \<const0> ;
  assign rxdata_out[669] = \<const0> ;
  assign rxdata_out[668] = \<const0> ;
  assign rxdata_out[667] = \<const0> ;
  assign rxdata_out[666] = \<const0> ;
  assign rxdata_out[665] = \<const0> ;
  assign rxdata_out[664] = \<const0> ;
  assign rxdata_out[663] = \<const0> ;
  assign rxdata_out[662] = \<const0> ;
  assign rxdata_out[661] = \<const0> ;
  assign rxdata_out[660] = \<const0> ;
  assign rxdata_out[659] = \<const0> ;
  assign rxdata_out[658] = \<const0> ;
  assign rxdata_out[657] = \<const0> ;
  assign rxdata_out[656] = \<const0> ;
  assign rxdata_out[655:640] = \^rxdata_out [655:640];
  assign rxdata_out[639] = \<const0> ;
  assign rxdata_out[638] = \<const0> ;
  assign rxdata_out[637] = \<const0> ;
  assign rxdata_out[636] = \<const0> ;
  assign rxdata_out[635] = \<const0> ;
  assign rxdata_out[634] = \<const0> ;
  assign rxdata_out[633] = \<const0> ;
  assign rxdata_out[632] = \<const0> ;
  assign rxdata_out[631] = \<const0> ;
  assign rxdata_out[630] = \<const0> ;
  assign rxdata_out[629] = \<const0> ;
  assign rxdata_out[628] = \<const0> ;
  assign rxdata_out[627] = \<const0> ;
  assign rxdata_out[626] = \<const0> ;
  assign rxdata_out[625] = \<const0> ;
  assign rxdata_out[624] = \<const0> ;
  assign rxdata_out[623] = \<const0> ;
  assign rxdata_out[622] = \<const0> ;
  assign rxdata_out[621] = \<const0> ;
  assign rxdata_out[620] = \<const0> ;
  assign rxdata_out[619] = \<const0> ;
  assign rxdata_out[618] = \<const0> ;
  assign rxdata_out[617] = \<const0> ;
  assign rxdata_out[616] = \<const0> ;
  assign rxdata_out[615] = \<const0> ;
  assign rxdata_out[614] = \<const0> ;
  assign rxdata_out[613] = \<const0> ;
  assign rxdata_out[612] = \<const0> ;
  assign rxdata_out[611] = \<const0> ;
  assign rxdata_out[610] = \<const0> ;
  assign rxdata_out[609] = \<const0> ;
  assign rxdata_out[608] = \<const0> ;
  assign rxdata_out[607] = \<const0> ;
  assign rxdata_out[606] = \<const0> ;
  assign rxdata_out[605] = \<const0> ;
  assign rxdata_out[604] = \<const0> ;
  assign rxdata_out[603] = \<const0> ;
  assign rxdata_out[602] = \<const0> ;
  assign rxdata_out[601] = \<const0> ;
  assign rxdata_out[600] = \<const0> ;
  assign rxdata_out[599] = \<const0> ;
  assign rxdata_out[598] = \<const0> ;
  assign rxdata_out[597] = \<const0> ;
  assign rxdata_out[596] = \<const0> ;
  assign rxdata_out[595] = \<const0> ;
  assign rxdata_out[594] = \<const0> ;
  assign rxdata_out[593] = \<const0> ;
  assign rxdata_out[592] = \<const0> ;
  assign rxdata_out[591] = \<const0> ;
  assign rxdata_out[590] = \<const0> ;
  assign rxdata_out[589] = \<const0> ;
  assign rxdata_out[588] = \<const0> ;
  assign rxdata_out[587] = \<const0> ;
  assign rxdata_out[586] = \<const0> ;
  assign rxdata_out[585] = \<const0> ;
  assign rxdata_out[584] = \<const0> ;
  assign rxdata_out[583] = \<const0> ;
  assign rxdata_out[582] = \<const0> ;
  assign rxdata_out[581] = \<const0> ;
  assign rxdata_out[580] = \<const0> ;
  assign rxdata_out[579] = \<const0> ;
  assign rxdata_out[578] = \<const0> ;
  assign rxdata_out[577] = \<const0> ;
  assign rxdata_out[576] = \<const0> ;
  assign rxdata_out[575] = \<const0> ;
  assign rxdata_out[574] = \<const0> ;
  assign rxdata_out[573] = \<const0> ;
  assign rxdata_out[572] = \<const0> ;
  assign rxdata_out[571] = \<const0> ;
  assign rxdata_out[570] = \<const0> ;
  assign rxdata_out[569] = \<const0> ;
  assign rxdata_out[568] = \<const0> ;
  assign rxdata_out[567] = \<const0> ;
  assign rxdata_out[566] = \<const0> ;
  assign rxdata_out[565] = \<const0> ;
  assign rxdata_out[564] = \<const0> ;
  assign rxdata_out[563] = \<const0> ;
  assign rxdata_out[562] = \<const0> ;
  assign rxdata_out[561] = \<const0> ;
  assign rxdata_out[560] = \<const0> ;
  assign rxdata_out[559] = \<const0> ;
  assign rxdata_out[558] = \<const0> ;
  assign rxdata_out[557] = \<const0> ;
  assign rxdata_out[556] = \<const0> ;
  assign rxdata_out[555] = \<const0> ;
  assign rxdata_out[554] = \<const0> ;
  assign rxdata_out[553] = \<const0> ;
  assign rxdata_out[552] = \<const0> ;
  assign rxdata_out[551] = \<const0> ;
  assign rxdata_out[550] = \<const0> ;
  assign rxdata_out[549] = \<const0> ;
  assign rxdata_out[548] = \<const0> ;
  assign rxdata_out[547] = \<const0> ;
  assign rxdata_out[546] = \<const0> ;
  assign rxdata_out[545] = \<const0> ;
  assign rxdata_out[544] = \<const0> ;
  assign rxdata_out[543] = \<const0> ;
  assign rxdata_out[542] = \<const0> ;
  assign rxdata_out[541] = \<const0> ;
  assign rxdata_out[540] = \<const0> ;
  assign rxdata_out[539] = \<const0> ;
  assign rxdata_out[538] = \<const0> ;
  assign rxdata_out[537] = \<const0> ;
  assign rxdata_out[536] = \<const0> ;
  assign rxdata_out[535] = \<const0> ;
  assign rxdata_out[534] = \<const0> ;
  assign rxdata_out[533] = \<const0> ;
  assign rxdata_out[532] = \<const0> ;
  assign rxdata_out[531] = \<const0> ;
  assign rxdata_out[530] = \<const0> ;
  assign rxdata_out[529] = \<const0> ;
  assign rxdata_out[528] = \<const0> ;
  assign rxdata_out[527:512] = \^rxdata_out [527:512];
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447] = \<const0> ;
  assign rxdata_out[446] = \<const0> ;
  assign rxdata_out[445] = \<const0> ;
  assign rxdata_out[444] = \<const0> ;
  assign rxdata_out[443] = \<const0> ;
  assign rxdata_out[442] = \<const0> ;
  assign rxdata_out[441] = \<const0> ;
  assign rxdata_out[440] = \<const0> ;
  assign rxdata_out[439] = \<const0> ;
  assign rxdata_out[438] = \<const0> ;
  assign rxdata_out[437] = \<const0> ;
  assign rxdata_out[436] = \<const0> ;
  assign rxdata_out[435] = \<const0> ;
  assign rxdata_out[434] = \<const0> ;
  assign rxdata_out[433] = \<const0> ;
  assign rxdata_out[432] = \<const0> ;
  assign rxdata_out[431] = \<const0> ;
  assign rxdata_out[430] = \<const0> ;
  assign rxdata_out[429] = \<const0> ;
  assign rxdata_out[428] = \<const0> ;
  assign rxdata_out[427] = \<const0> ;
  assign rxdata_out[426] = \<const0> ;
  assign rxdata_out[425] = \<const0> ;
  assign rxdata_out[424] = \<const0> ;
  assign rxdata_out[423] = \<const0> ;
  assign rxdata_out[422] = \<const0> ;
  assign rxdata_out[421] = \<const0> ;
  assign rxdata_out[420] = \<const0> ;
  assign rxdata_out[419] = \<const0> ;
  assign rxdata_out[418] = \<const0> ;
  assign rxdata_out[417] = \<const0> ;
  assign rxdata_out[416] = \<const0> ;
  assign rxdata_out[415] = \<const0> ;
  assign rxdata_out[414] = \<const0> ;
  assign rxdata_out[413] = \<const0> ;
  assign rxdata_out[412] = \<const0> ;
  assign rxdata_out[411] = \<const0> ;
  assign rxdata_out[410] = \<const0> ;
  assign rxdata_out[409] = \<const0> ;
  assign rxdata_out[408] = \<const0> ;
  assign rxdata_out[407] = \<const0> ;
  assign rxdata_out[406] = \<const0> ;
  assign rxdata_out[405] = \<const0> ;
  assign rxdata_out[404] = \<const0> ;
  assign rxdata_out[403] = \<const0> ;
  assign rxdata_out[402] = \<const0> ;
  assign rxdata_out[401] = \<const0> ;
  assign rxdata_out[400] = \<const0> ;
  assign rxdata_out[399:384] = \^rxdata_out [399:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319] = \<const0> ;
  assign rxdata_out[318] = \<const0> ;
  assign rxdata_out[317] = \<const0> ;
  assign rxdata_out[316] = \<const0> ;
  assign rxdata_out[315] = \<const0> ;
  assign rxdata_out[314] = \<const0> ;
  assign rxdata_out[313] = \<const0> ;
  assign rxdata_out[312] = \<const0> ;
  assign rxdata_out[311] = \<const0> ;
  assign rxdata_out[310] = \<const0> ;
  assign rxdata_out[309] = \<const0> ;
  assign rxdata_out[308] = \<const0> ;
  assign rxdata_out[307] = \<const0> ;
  assign rxdata_out[306] = \<const0> ;
  assign rxdata_out[305] = \<const0> ;
  assign rxdata_out[304] = \<const0> ;
  assign rxdata_out[303] = \<const0> ;
  assign rxdata_out[302] = \<const0> ;
  assign rxdata_out[301] = \<const0> ;
  assign rxdata_out[300] = \<const0> ;
  assign rxdata_out[299] = \<const0> ;
  assign rxdata_out[298] = \<const0> ;
  assign rxdata_out[297] = \<const0> ;
  assign rxdata_out[296] = \<const0> ;
  assign rxdata_out[295] = \<const0> ;
  assign rxdata_out[294] = \<const0> ;
  assign rxdata_out[293] = \<const0> ;
  assign rxdata_out[292] = \<const0> ;
  assign rxdata_out[291] = \<const0> ;
  assign rxdata_out[290] = \<const0> ;
  assign rxdata_out[289] = \<const0> ;
  assign rxdata_out[288] = \<const0> ;
  assign rxdata_out[287] = \<const0> ;
  assign rxdata_out[286] = \<const0> ;
  assign rxdata_out[285] = \<const0> ;
  assign rxdata_out[284] = \<const0> ;
  assign rxdata_out[283] = \<const0> ;
  assign rxdata_out[282] = \<const0> ;
  assign rxdata_out[281] = \<const0> ;
  assign rxdata_out[280] = \<const0> ;
  assign rxdata_out[279] = \<const0> ;
  assign rxdata_out[278] = \<const0> ;
  assign rxdata_out[277] = \<const0> ;
  assign rxdata_out[276] = \<const0> ;
  assign rxdata_out[275] = \<const0> ;
  assign rxdata_out[274] = \<const0> ;
  assign rxdata_out[273] = \<const0> ;
  assign rxdata_out[272] = \<const0> ;
  assign rxdata_out[271:256] = \^rxdata_out [271:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191] = \<const0> ;
  assign rxdata_out[190] = \<const0> ;
  assign rxdata_out[189] = \<const0> ;
  assign rxdata_out[188] = \<const0> ;
  assign rxdata_out[187] = \<const0> ;
  assign rxdata_out[186] = \<const0> ;
  assign rxdata_out[185] = \<const0> ;
  assign rxdata_out[184] = \<const0> ;
  assign rxdata_out[183] = \<const0> ;
  assign rxdata_out[182] = \<const0> ;
  assign rxdata_out[181] = \<const0> ;
  assign rxdata_out[180] = \<const0> ;
  assign rxdata_out[179] = \<const0> ;
  assign rxdata_out[178] = \<const0> ;
  assign rxdata_out[177] = \<const0> ;
  assign rxdata_out[176] = \<const0> ;
  assign rxdata_out[175] = \<const0> ;
  assign rxdata_out[174] = \<const0> ;
  assign rxdata_out[173] = \<const0> ;
  assign rxdata_out[172] = \<const0> ;
  assign rxdata_out[171] = \<const0> ;
  assign rxdata_out[170] = \<const0> ;
  assign rxdata_out[169] = \<const0> ;
  assign rxdata_out[168] = \<const0> ;
  assign rxdata_out[167] = \<const0> ;
  assign rxdata_out[166] = \<const0> ;
  assign rxdata_out[165] = \<const0> ;
  assign rxdata_out[164] = \<const0> ;
  assign rxdata_out[163] = \<const0> ;
  assign rxdata_out[162] = \<const0> ;
  assign rxdata_out[161] = \<const0> ;
  assign rxdata_out[160] = \<const0> ;
  assign rxdata_out[159] = \<const0> ;
  assign rxdata_out[158] = \<const0> ;
  assign rxdata_out[157] = \<const0> ;
  assign rxdata_out[156] = \<const0> ;
  assign rxdata_out[155] = \<const0> ;
  assign rxdata_out[154] = \<const0> ;
  assign rxdata_out[153] = \<const0> ;
  assign rxdata_out[152] = \<const0> ;
  assign rxdata_out[151] = \<const0> ;
  assign rxdata_out[150] = \<const0> ;
  assign rxdata_out[149] = \<const0> ;
  assign rxdata_out[148] = \<const0> ;
  assign rxdata_out[147] = \<const0> ;
  assign rxdata_out[146] = \<const0> ;
  assign rxdata_out[145] = \<const0> ;
  assign rxdata_out[144] = \<const0> ;
  assign rxdata_out[143:128] = \^rxdata_out [143:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63] = \<const0> ;
  assign rxdata_out[62] = \<const0> ;
  assign rxdata_out[61] = \<const0> ;
  assign rxdata_out[60] = \<const0> ;
  assign rxdata_out[59] = \<const0> ;
  assign rxdata_out[58] = \<const0> ;
  assign rxdata_out[57] = \<const0> ;
  assign rxdata_out[56] = \<const0> ;
  assign rxdata_out[55] = \<const0> ;
  assign rxdata_out[54] = \<const0> ;
  assign rxdata_out[53] = \<const0> ;
  assign rxdata_out[52] = \<const0> ;
  assign rxdata_out[51] = \<const0> ;
  assign rxdata_out[50] = \<const0> ;
  assign rxdata_out[49] = \<const0> ;
  assign rxdata_out[48] = \<const0> ;
  assign rxdata_out[47] = \<const0> ;
  assign rxdata_out[46] = \<const0> ;
  assign rxdata_out[45] = \<const0> ;
  assign rxdata_out[44] = \<const0> ;
  assign rxdata_out[43] = \<const0> ;
  assign rxdata_out[42] = \<const0> ;
  assign rxdata_out[41] = \<const0> ;
  assign rxdata_out[40] = \<const0> ;
  assign rxdata_out[39] = \<const0> ;
  assign rxdata_out[38] = \<const0> ;
  assign rxdata_out[37] = \<const0> ;
  assign rxdata_out[36] = \<const0> ;
  assign rxdata_out[35] = \<const0> ;
  assign rxdata_out[34] = \<const0> ;
  assign rxdata_out[33] = \<const0> ;
  assign rxdata_out[32] = \<const0> ;
  assign rxdata_out[31] = \<const0> ;
  assign rxdata_out[30] = \<const0> ;
  assign rxdata_out[29] = \<const0> ;
  assign rxdata_out[28] = \<const0> ;
  assign rxdata_out[27] = \<const0> ;
  assign rxdata_out[26] = \<const0> ;
  assign rxdata_out[25] = \<const0> ;
  assign rxdata_out[24] = \<const0> ;
  assign rxdata_out[23] = \<const0> ;
  assign rxdata_out[22] = \<const0> ;
  assign rxdata_out[21] = \<const0> ;
  assign rxdata_out[20] = \<const0> ;
  assign rxdata_out[19] = \<const0> ;
  assign rxdata_out[18] = \<const0> ;
  assign rxdata_out[17] = \<const0> ;
  assign rxdata_out[16] = \<const0> ;
  assign rxdata_out[15:0] = \^rxdata_out [15:0];
  assign rxdlysresetdone_out[7] = \<const0> ;
  assign rxdlysresetdone_out[6] = \<const0> ;
  assign rxdlysresetdone_out[5] = \<const0> ;
  assign rxdlysresetdone_out[4] = \<const0> ;
  assign rxdlysresetdone_out[3] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxoutclk_out[7] = \<const0> ;
  assign rxoutclk_out[6] = \<const0> ;
  assign rxoutclk_out[5] = \<const0> ;
  assign rxoutclk_out[4] = \<const0> ;
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \<const0> ;
  assign rxphaligndone_out[7] = \<const0> ;
  assign rxphaligndone_out[6] = \<const0> ;
  assign rxphaligndone_out[5] = \<const0> ;
  assign rxphaligndone_out[4] = \<const0> ;
  assign rxphaligndone_out[3] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxpmaresetdone_out[7] = \<const0> ;
  assign rxpmaresetdone_out[6] = \<const0> ;
  assign rxpmaresetdone_out[5] = \<const0> ;
  assign rxpmaresetdone_out[4] = \<const0> ;
  assign rxpmaresetdone_out[3] = \<const0> ;
  assign rxpmaresetdone_out[2] = \<const0> ;
  assign rxpmaresetdone_out[1] = \<const0> ;
  assign rxpmaresetdone_out[0] = \<const0> ;
  assign rxprbserr_out[7] = \<const0> ;
  assign rxprbserr_out[6] = \<const0> ;
  assign rxprbserr_out[5] = \<const0> ;
  assign rxprbserr_out[4] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[7] = \<const0> ;
  assign rxprbslocked_out[6] = \<const0> ;
  assign rxprbslocked_out[5] = \<const0> ;
  assign rxprbslocked_out[4] = \<const0> ;
  assign rxprbslocked_out[3] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[7] = \<const0> ;
  assign rxprgdivresetdone_out[6] = \<const0> ;
  assign rxprgdivresetdone_out[5] = \<const0> ;
  assign rxprgdivresetdone_out[4] = \<const0> ;
  assign rxprgdivresetdone_out[3] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxratedone_out[7] = \<const0> ;
  assign rxratedone_out[6] = \<const0> ;
  assign rxratedone_out[5] = \<const0> ;
  assign rxratedone_out[4] = \<const0> ;
  assign rxratedone_out[3] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxsyncdone_out[7] = \<const0> ;
  assign rxsyncdone_out[6] = \<const0> ;
  assign rxsyncdone_out[5] = \<const0> ;
  assign rxsyncdone_out[4] = \<const0> ;
  assign rxsyncdone_out[3] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[7] = \<const0> ;
  assign txdlysresetdone_out[6] = \<const0> ;
  assign txdlysresetdone_out[5] = \<const0> ;
  assign txdlysresetdone_out[4] = \<const0> ;
  assign txdlysresetdone_out[3] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[7] = \^txoutclk_out [7];
  assign txoutclk_out[6] = \<const0> ;
  assign txoutclk_out[5] = \<const0> ;
  assign txoutclk_out[4] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \<const0> ;
  assign txphinitdone_out[7] = \<const0> ;
  assign txphinitdone_out[6] = \<const0> ;
  assign txphinitdone_out[5] = \<const0> ;
  assign txphinitdone_out[4] = \<const0> ;
  assign txphinitdone_out[3] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txpmaresetdone_out[7:1] = \^txpmaresetdone_out [7:1];
  assign txpmaresetdone_out[0] = \<const0> ;
  assign txsyncdone_out[7] = \<const0> ;
  assign txsyncdone_out[6] = \<const0> ;
  assign txsyncdone_out[5] = \<const0> ;
  assign txsyncdone_out[4] = \<const0> ;
  assign txsyncdone_out[3] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[7] = \<const0> ;
  assign txsyncout_out[6] = \<const0> ;
  assign txsyncout_out[5] = \<const0> ;
  assign txsyncout_out[4] = \<const0> ;
  assign txsyncout_out[3] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111" *) 
  (* C_COMMON_SCALING_FACTOR = "1" *) 
  (* C_CPLL_VCO_FREQUENCY = "2500.000000" *) 
  (* C_ENABLE_COMMON_USRCLK = "0" *) 
  (* C_FORCE_COMMONS = "0" *) 
  (* C_FREERUN_FREQUENCY = "100.000000" *) 
  (* C_GT_REV = "18" *) 
  (* C_GT_TYPE = "0" *) 
  (* C_INCLUDE_CPLL_CAL = "2" *) 
  (* C_LOCATE_COMMON = "0" *) 
  (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) 
  (* C_LOCATE_RESET_CONTROLLER = "1" *) 
  (* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) 
  (* C_LOCATE_RX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "1" *) 
  (* C_LOCATE_TX_USER_CLOCKING = "1" *) 
  (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) 
  (* C_PCIE_CORECLK_FREQ = "250" *) 
  (* C_PCIE_ENABLE = "1" *) 
  (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) 
  (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
  (* C_RX_BUFFBYPASS_MODE = "0" *) 
  (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_RX_BUFFER_MODE = "1" *) 
  (* C_RX_CB_DISP = "8'b00000000" *) 
  (* C_RX_CB_K = "8'b00000000" *) 
  (* C_RX_CB_LEN_SEQ = "1" *) 
  (* C_RX_CB_MAX_LEVEL = "4" *) 
  (* C_RX_CB_NUM_SEQ = "0" *) 
  (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_CC_DISP = "8'b00000000" *) 
  (* C_RX_CC_ENABLE = "1" *) 
  (* C_RX_CC_K = "8'b00000001" *) 
  (* C_RX_CC_LEN_SEQ = "1" *) 
  (* C_RX_CC_NUM_SEQ = "1" *) 
  (* C_RX_CC_PERIODICITY = "5000" *) 
  (* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100" *) 
  (* C_RX_COMMA_M_ENABLE = "1" *) 
  (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
  (* C_RX_COMMA_P_ENABLE = "1" *) 
  (* C_RX_COMMA_P_VAL = "10'b0101111100" *) 
  (* C_RX_DATA_DECODING = "1" *) 
  (* C_RX_ENABLE = "1" *) 
  (* C_RX_INT_DATA_WIDTH = "20" *) 
  (* C_RX_LINE_RATE = "2.500000" *) 
  (* C_RX_MASTER_CHANNEL_IDX = "7" *) 
  (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_RX_OUTCLK_FREQUENCY = "125.000000" *) 
  (* C_RX_OUTCLK_SOURCE = "1" *) 
  (* C_RX_PLL_TYPE = "2" *) 
  (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
  (* C_RX_REFCLK_FREQUENCY = "100.000000" *) 
  (* C_RX_SLIDE_MODE = "2" *) 
  (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_RX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_RX_USER_DATA_WIDTH = "16" *) 
  (* C_RX_USRCLK2_FREQUENCY = "125.000000" *) 
  (* C_RX_USRCLK_FREQUENCY = "125.000000" *) 
  (* C_SECONDARY_QPLL_ENABLE = "0" *) 
  (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
  (* C_SIM_CPLL_CAL_BYPASS = "1" *) 
  (* C_TOTAL_NUM_CHANNELS = "8" *) 
  (* C_TOTAL_NUM_COMMONS = "0" *) 
  (* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) 
  (* C_TXPROGDIV_FREQ_ENABLE = "1" *) 
  (* C_TXPROGDIV_FREQ_SOURCE = "2" *) 
  (* C_TXPROGDIV_FREQ_VAL = "125.000000" *) 
  (* C_TX_BUFFBYPASS_MODE = "0" *) 
  (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
  (* C_TX_BUFFER_MODE = "0" *) 
  (* C_TX_DATA_ENCODING = "1" *) 
  (* C_TX_ENABLE = "1" *) 
  (* C_TX_INT_DATA_WIDTH = "20" *) 
  (* C_TX_LINE_RATE = "2.500000" *) 
  (* C_TX_MASTER_CHANNEL_IDX = "7" *) 
  (* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) 
  (* C_TX_OUTCLK_FREQUENCY = "125.000000" *) 
  (* C_TX_OUTCLK_SOURCE = "4" *) 
  (* C_TX_PLL_TYPE = "2" *) 
  (* C_TX_REFCLK_FREQUENCY = "100.000000" *) 
  (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
  (* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) 
  (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) 
  (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
  (* C_TX_USER_CLOCKING_SOURCE = "0" *) 
  (* C_TX_USER_DATA_WIDTH = "16" *) 
  (* C_TX_USRCLK2_FREQUENCY = "125.000000" *) 
  (* C_TX_USRCLK_FREQUENCY = "125.000000" *) 
  (* C_USER_GTPOWERGOOD_DELAY_EN = "0" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_gt_gtwizard_top inst
       (.bgbypassb_in(1'b1),
        .bgmonitorenb_in(1'b1),
        .bgpdb_in(1'b1),
        .bgrcalovrd_in({1'b1,1'b1,1'b1,1'b1,1'b1}),
        .bgrcalovrdenb_in(1'b1),
        .bufgtce_out({NLW_inst_bufgtce_out_UNCONNECTED[23:22],\^bufgtce_out ,NLW_inst_bufgtce_out_UNCONNECTED[20:0]}),
        .bufgtcemask_out({NLW_inst_bufgtcemask_out_UNCONNECTED[23:22],\^bufgtcemask_out ,NLW_inst_bufgtcemask_out_UNCONNECTED[20:0]}),
        .bufgtdiv_out({\^bufgtdiv_out ,NLW_inst_bufgtdiv_out_UNCONNECTED[62:0]}),
        .bufgtreset_out({NLW_inst_bufgtreset_out_UNCONNECTED[23:22],\^bufgtreset_out ,NLW_inst_bufgtreset_out_UNCONNECTED[20:0]}),
        .bufgtrstmask_out({NLW_inst_bufgtrstmask_out_UNCONNECTED[23:22],\^bufgtrstmask_out ,NLW_inst_bufgtrstmask_out_UNCONNECTED[20:0]}),
        .cdrstepdir_in(1'b0),
        .cdrstepsq_in(1'b0),
        .cdrstepsx_in(1'b0),
        .cfgreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clkrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cpllfbclklost_out(NLW_inst_cpllfbclklost_out_UNCONNECTED[7:0]),
        .cpllfreqlock_in(1'b0),
        .cplllock_out(cplllock_out),
        .cplllockdetclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .cplllocken_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .cpllpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,cpllpd_in[0]}),
        .cpllrefclklost_out(NLW_inst_cpllrefclklost_out_UNCONNECTED[7:0]),
        .cpllrefclksel_in({1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1}),
        .cpllreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dmonitorclk_in[0]}),
        .dmonitorout_out(NLW_inst_dmonitorout_out_UNCONNECTED[135:0]),
        .dmonitoroutclk_out(NLW_inst_dmonitoroutclk_out_UNCONNECTED[0]),
        .drpaddr_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpaddr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpclk_common_in(1'b0),
        .drpclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_common_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdo_common_out(NLW_inst_drpdo_common_out_UNCONNECTED[15:0]),
        .drpdo_out(NLW_inst_drpdo_out_UNCONNECTED[127:0]),
        .drpen_common_in(1'b0),
        .drpen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drprdy_common_out(NLW_inst_drprdy_common_out_UNCONNECTED[0]),
        .drprdy_out(NLW_inst_drprdy_out_UNCONNECTED[7:0]),
        .drprst_in(1'b0),
        .drpwe_common_in(1'b0),
        .drpwe_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .elpcaldvorwren_in(1'b0),
        .elpcalpaorwren_in(1'b0),
        .evoddphicaldone_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .evoddphicalstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .evoddphidrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .evoddphidwren_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .evoddphixrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .evoddphixwren_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .eyescandataerror_out(NLW_inst_eyescandataerror_out_UNCONNECTED[7:0]),
        .eyescanmode_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .eyescantrigger_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .freqos_in(1'b0),
        .gtgrefclk0_in(1'b0),
        .gtgrefclk1_in(1'b0),
        .gtgrefclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtnorthrefclk00_in(1'b0),
        .gtnorthrefclk01_in(1'b0),
        .gtnorthrefclk0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtnorthrefclk10_in(1'b0),
        .gtnorthrefclk11_in(1'b0),
        .gtnorthrefclk1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk00_in(1'b0),
        .gtrefclk01_in(1'b0),
        .gtrefclk0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtrefclk0_in[0]}),
        .gtrefclk10_in(1'b0),
        .gtrefclk11_in(1'b0),
        .gtrefclk1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrefclkmonitor_out(NLW_inst_gtrefclkmonitor_out_UNCONNECTED[7:0]),
        .gtresetsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,gtrxreset_in[0]}),
        .gtrxresetsel_in(1'b0),
        .gtsouthrefclk00_in(1'b0),
        .gtsouthrefclk01_in(1'b0),
        .gtsouthrefclk0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtsouthrefclk10_in(1'b0),
        .gtsouthrefclk11_in(1'b0),
        .gtsouthrefclk1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gttxresetsel_in(1'b0),
        .gtwiz_buffbypass_rx_done_out(NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_error_out(NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_rx_reset_in(1'b0),
        .gtwiz_buffbypass_rx_start_user_in(1'b0),
        .gtwiz_buffbypass_tx_done_out(NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_error_out(NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED[0]),
        .gtwiz_buffbypass_tx_reset_in(1'b0),
        .gtwiz_buffbypass_tx_start_user_in(1'b0),
        .gtwiz_gthe3_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe3_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gthe4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_bufg_ce_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_cnt_tol_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_gtye4_cpll_cal_txoutclk_period_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_all_in(1'b0),
        .gtwiz_reset_clk_freerun_in(1'b0),
        .gtwiz_reset_qpll0lock_in(1'b0),
        .gtwiz_reset_qpll0reset_out(NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED[0]),
        .gtwiz_reset_qpll1lock_in(1'b0),
        .gtwiz_reset_qpll1reset_out(NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_cdr_stable_out(NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_datapath_in(1'b0),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_rx_done_out(NLW_inst_gtwiz_reset_rx_done_out_UNCONNECTED[0]),
        .gtwiz_reset_rx_pll_and_datapath_in(1'b0),
        .gtwiz_reset_tx_datapath_in(1'b0),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_reset_tx_done_out(NLW_inst_gtwiz_reset_tx_done_out_UNCONNECTED[0]),
        .gtwiz_reset_tx_pll_and_datapath_in(1'b0),
        .gtwiz_userclk_rx_active_in(1'b0),
        .gtwiz_userclk_rx_active_out(NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_reset_in(1'b0),
        .gtwiz_userclk_rx_srcclk_out(NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk2_out(NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_rx_usrclk_out(NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_active_in(1'b0),
        .gtwiz_userclk_tx_active_out(NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_reset_in(1'b0),
        .gtwiz_userclk_tx_srcclk_out(NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk2_out(NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED[0]),
        .gtwiz_userclk_tx_usrclk_out(NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED[0]),
        .gtwiz_userdata_rx_out(NLW_inst_gtwiz_userdata_rx_out_UNCONNECTED[127:0]),
        .gtwiz_userdata_tx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtyrxn_in(1'b0),
        .gtyrxp_in(1'b0),
        .gtytxn_out(NLW_inst_gtytxn_out_UNCONNECTED[0]),
        .gtytxp_out(NLW_inst_gtytxp_out_UNCONNECTED[0]),
        .incpctrl_in(1'b0),
        .loopback_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .looprsvd_in(1'b0),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .lpbkrxtxseren_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .lpbktxrxseren_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out(pcierategen3_out),
        .pcierateidle_out(NLW_inst_pcierateidle_out_UNCONNECTED[7:0]),
        .pcierateqpll0_in(1'b0),
        .pcierateqpll1_in(1'b0),
        .pcierateqpllpd_out(NLW_inst_pcierateqpllpd_out_UNCONNECTED[15:0]),
        .pcierateqpllreset_out(NLW_inst_pcierateqpllreset_out_UNCONNECTED[15:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pcierstidle_in[0]}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,pciersttxsyncstart_in[0]}),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .pcieusergen3rdy_out(NLW_inst_pcieusergen3rdy_out_UNCONNECTED[7:0]),
        .pcieuserphystatusrst_out(NLW_inst_pcieuserphystatusrst_out_UNCONNECTED[7:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_inst_pcieuserratestart_out_UNCONNECTED[7:0]),
        .pcsrsvdin2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_inst_pcsrsvdout_out_UNCONNECTED[95:0]),
        .phystatus_out(phystatus_out),
        .pinrsrvdas_out(NLW_inst_pinrsrvdas_out_UNCONNECTED[63:0]),
        .pmarsvd0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pmarsvdout0_out(NLW_inst_pmarsvdout0_out_UNCONNECTED[7:0]),
        .pmarsvdout1_out(NLW_inst_pmarsvdout1_out_UNCONNECTED[7:0]),
        .powerpresent_out(NLW_inst_powerpresent_out_UNCONNECTED[0]),
        .qpll0clk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0clkrsvd0_in(1'b0),
        .qpll0clkrsvd1_in(1'b0),
        .qpll0fbclklost_out(NLW_inst_qpll0fbclklost_out_UNCONNECTED[0]),
        .qpll0fbdiv_in(1'b0),
        .qpll0freqlock_in(1'b0),
        .qpll0lock_out(NLW_inst_qpll0lock_out_UNCONNECTED[0]),
        .qpll0lockdetclk_in(1'b0),
        .qpll0locken_in(1'b0),
        .qpll0outclk_out(NLW_inst_qpll0outclk_out_UNCONNECTED[0]),
        .qpll0outrefclk_out(NLW_inst_qpll0outrefclk_out_UNCONNECTED[0]),
        .qpll0pd_in(1'b1),
        .qpll0refclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll0refclklost_out(NLW_inst_qpll0refclklost_out_UNCONNECTED[0]),
        .qpll0refclksel_in({1'b0,1'b0,1'b1}),
        .qpll0reset_in(1'b1),
        .qpll1clk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1clkrsvd0_in(1'b0),
        .qpll1clkrsvd1_in(1'b0),
        .qpll1fbclklost_out(NLW_inst_qpll1fbclklost_out_UNCONNECTED[0]),
        .qpll1fbdiv_in(1'b0),
        .qpll1freqlock_in(1'b0),
        .qpll1lock_out(NLW_inst_qpll1lock_out_UNCONNECTED[0]),
        .qpll1lockdetclk_in(1'b0),
        .qpll1locken_in(1'b0),
        .qpll1outclk_out(NLW_inst_qpll1outclk_out_UNCONNECTED[0]),
        .qpll1outrefclk_out(NLW_inst_qpll1outrefclk_out_UNCONNECTED[0]),
        .qpll1pd_in(1'b1),
        .qpll1refclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpll1refclklost_out(NLW_inst_qpll1refclklost_out_UNCONNECTED[0]),
        .qpll1refclksel_in({1'b0,1'b0,1'b1}),
        .qpll1reset_in(1'b1),
        .qplldmonitor0_out(NLW_inst_qplldmonitor0_out_UNCONNECTED[7:0]),
        .qplldmonitor1_out(NLW_inst_qplldmonitor1_out_UNCONNECTED[7:0]),
        .qpllrsvd1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd2_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd3_in({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .qpllrsvd4_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rcalenb_in(1'b1),
        .refclkoutmonitor0_out(NLW_inst_refclkoutmonitor0_out_UNCONNECTED[0]),
        .refclkoutmonitor1_out(NLW_inst_refclkoutmonitor1_out_UNCONNECTED[0]),
        .resetexception_out(NLW_inst_resetexception_out_UNCONNECTED[7:0]),
        .resetovrd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rstclkentx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rx8b10ben_in(rx8b10ben_in),
        .rxafecfoken_in(1'b0),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out(NLW_inst_rxbufstatus_out_UNCONNECTED[23:0]),
        .rxbyteisaligned_out(NLW_inst_rxbyteisaligned_out_UNCONNECTED[7:0]),
        .rxbyterealign_out(NLW_inst_rxbyterealign_out_UNCONNECTED[7:0]),
        .rxcdrfreqreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rxcdrhold_in[0]}),
        .rxcdrlock_out(NLW_inst_rxcdrlock_out_UNCONNECTED[7:0]),
        .rxcdrovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxcdrphdone_out(NLW_inst_rxcdrphdone_out_UNCONNECTED[7:0]),
        .rxcdrreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxcdrresetrsv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchanbondseq_out(NLW_inst_rxchanbondseq_out_UNCONNECTED[7:0]),
        .rxchanisaligned_out(NLW_inst_rxchanisaligned_out_UNCONNECTED[7:0]),
        .rxchanrealign_out(NLW_inst_rxchanrealign_out_UNCONNECTED[7:0]),
        .rxchbonden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondlevel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondmaster_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxchbondo_out(NLW_inst_rxchbondo_out_UNCONNECTED[39:0]),
        .rxchbondslave_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxckcaldone_out(NLW_inst_rxckcaldone_out_UNCONNECTED[0]),
        .rxckcalreset_in(1'b0),
        .rxckcalstart_in(1'b0),
        .rxclkcorcnt_out(NLW_inst_rxclkcorcnt_out_UNCONNECTED[15:0]),
        .rxcominitdet_out(NLW_inst_rxcominitdet_out_UNCONNECTED[7:0]),
        .rxcommadet_out(NLW_inst_rxcommadet_out_UNCONNECTED[7:0]),
        .rxcommadeten_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxcomsasdet_out(NLW_inst_rxcomsasdet_out_UNCONNECTED[7:0]),
        .rxcomwakedet_out(NLW_inst_rxcomwakedet_out_UNCONNECTED[7:0]),
        .rxctrl0_out({NLW_inst_rxctrl0_out_UNCONNECTED[127:118],\^rxctrl0_out }),
        .rxctrl1_out(NLW_inst_rxctrl1_out_UNCONNECTED[127:0]),
        .rxctrl2_out(NLW_inst_rxctrl2_out_UNCONNECTED[63:0]),
        .rxctrl3_out(NLW_inst_rxctrl3_out_UNCONNECTED[63:0]),
        .rxdata_out({NLW_inst_rxdata_out_UNCONNECTED[1023:912],\^rxdata_out }),
        .rxdataextendrsvd_out(NLW_inst_rxdataextendrsvd_out_UNCONNECTED[63:0]),
        .rxdatavalid_out(NLW_inst_rxdatavalid_out_UNCONNECTED[15:0]),
        .rxdccforcestart_in(1'b0),
        .rxdfeagcctrl_in({1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfeagcovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfecfokfcnum_in(1'b0),
        .rxdfecfokfen_in(1'b0),
        .rxdfecfokfpulse_in(1'b0),
        .rxdfecfokhold_in(1'b0),
        .rxdfecfokovren_in(1'b0),
        .rxdfekhhold_in(1'b0),
        .rxdfekhovrden_in(1'b0),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfelpmreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9ovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfeutovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfevpovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfevsen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfexyden_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxdlybypass_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxdlyen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdlyovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdlysreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_inst_rxdlysresetdone_out_UNCONNECTED[7:0]),
        .rxelecidle_out(rxelecidle_out),
        .rxelecidlemode_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxeqtraining_in(1'b0),
        .rxgearboxslip_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxheader_out(NLW_inst_rxheader_out_UNCONNECTED[47:0]),
        .rxheadervalid_out(NLW_inst_rxheadervalid_out_UNCONNECTED[15:0]),
        .rxlatclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxlfpstresetdet_out(NLW_inst_rxlfpstresetdet_out_UNCONNECTED[0]),
        .rxlfpsu2lpexitdet_out(NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED[0]),
        .rxlfpsu3wakedet_out(NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED[0]),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxlpmgcovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfklovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxlpmosovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxmonitorout_out(NLW_inst_rxmonitorout_out_UNCONNECTED[55:0]),
        .rxmonitorsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoobreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoscalreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxosintcfg_in({1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1}),
        .rxosintdone_out(NLW_inst_rxosintdone_out_UNCONNECTED[7:0]),
        .rxosinten_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxosinthold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxosintovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxosintstarted_out(NLW_inst_rxosintstarted_out_UNCONNECTED[7:0]),
        .rxosintstrobe_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxosintstrobedone_out(NLW_inst_rxosintstrobedone_out_UNCONNECTED[7:0]),
        .rxosintstrobestarted_out(NLW_inst_rxosintstrobestarted_out_UNCONNECTED[7:0]),
        .rxosinttestovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxosovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out(NLW_inst_rxoutclk_out_UNCONNECTED[7:0]),
        .rxoutclkfabric_out(NLW_inst_rxoutclkfabric_out_UNCONNECTED[7:0]),
        .rxoutclkpcs_out(NLW_inst_rxoutclkpcs_out_UNCONNECTED[7:0]),
        .rxoutclksel_in({1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0,1'b0,1'b1,1'b0}),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxpcsreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rxpd_in[1:0]}),
        .rxphalign_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphaligndone_out(NLW_inst_rxphaligndone_out_UNCONNECTED[7:0]),
        .rxphalignen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphalignerr_out(NLW_inst_rxphalignerr_out_UNCONNECTED[7:0]),
        .rxphdlypd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphdlyreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxphovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxpllclksel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxpmareset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxpmaresetdone_out(NLW_inst_rxpmaresetdone_out_UNCONNECTED[7:0]),
        .rxpolarity_in(rxpolarity_in),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_inst_rxprbserr_out_UNCONNECTED[7:0]),
        .rxprbslocked_out(NLW_inst_rxprbslocked_out_UNCONNECTED[7:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_inst_rxprgdivresetdone_out_UNCONNECTED[7:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rxprogdivreset_in[0]}),
        .rxqpien_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxqpisenn_out(NLW_inst_rxqpisenn_out_UNCONNECTED[7:0]),
        .rxqpisenp_out(NLW_inst_rxqpisenp_out_UNCONNECTED[7:0]),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rxrate_in[1:0]}),
        .rxratedone_out(NLW_inst_rxratedone_out_UNCONNECTED[7:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxrecclk0_sel_out(NLW_inst_rxrecclk0_sel_out_UNCONNECTED[1:0]),
        .rxrecclk0sel_out(NLW_inst_rxrecclk0sel_out_UNCONNECTED[0]),
        .rxrecclk1_sel_out(NLW_inst_rxrecclk1_sel_out_UNCONNECTED[1:0]),
        .rxrecclk1sel_out(NLW_inst_rxrecclk1sel_out_UNCONNECTED[0]),
        .rxrecclkout_out(NLW_inst_rxrecclkout_out_UNCONNECTED[7:0]),
        .rxresetdone_out(rxresetdone_out),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxsliderdy_out(NLW_inst_rxsliderdy_out_UNCONNECTED[7:0]),
        .rxslipdone_out(NLW_inst_rxslipdone_out_UNCONNECTED[7:0]),
        .rxslipoutclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxslipoutclkrdy_out(NLW_inst_rxslipoutclkrdy_out_UNCONNECTED[7:0]),
        .rxslippma_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxslippmardy_out(NLW_inst_rxslippmardy_out_UNCONNECTED[7:0]),
        .rxstartofseq_out(NLW_inst_rxstartofseq_out_UNCONNECTED[15:0]),
        .rxstatus_out(rxstatus_out),
        .rxsyncallin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxsyncdone_out(NLW_inst_rxsyncdone_out_UNCONNECTED[7:0]),
        .rxsyncin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxsyncmode_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxsyncout_out(NLW_inst_rxsyncout_out_UNCONNECTED[7:0]),
        .rxsysclksel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxtermination_in(1'b0),
        .rxuserrdy_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rxuserrdy_in[0]}),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rxusrclk_in[0]}),
        .rxvalid_out(rxvalid_out),
        .sdm0data_in(1'b0),
        .sdm0finalout_out(NLW_inst_sdm0finalout_out_UNCONNECTED[0]),
        .sdm0reset_in(1'b0),
        .sdm0testdata_out(NLW_inst_sdm0testdata_out_UNCONNECTED[0]),
        .sdm0toggle_in(1'b0),
        .sdm0width_in(1'b0),
        .sdm1data_in(1'b0),
        .sdm1finalout_out(NLW_inst_sdm1finalout_out_UNCONNECTED[0]),
        .sdm1reset_in(1'b0),
        .sdm1testdata_out(NLW_inst_sdm1testdata_out_UNCONNECTED[0]),
        .sdm1toggle_in(1'b0),
        .sdm1width_in(1'b0),
        .sigvalidclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tcongpi_in(1'b0),
        .tcongpo_out(NLW_inst_tcongpo_out_UNCONNECTED[0]),
        .tconpowerup_in(1'b0),
        .tconreset_in(1'b0),
        .tconrsvdin1_in(1'b0),
        .tconrsvdout0_out(NLW_inst_tconrsvdout0_out_UNCONNECTED[0]),
        .tstin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10bbypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txbufdiffctrl_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txbufstatus_out(NLW_inst_txbufstatus_out_UNCONNECTED[15:0]),
        .txcomfinish_out(NLW_inst_txcomfinish_out_UNCONNECTED[7:0]),
        .txcominit_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txcomsas_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txcomwake_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[117:114],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[101:98],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[85:82],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[69:66],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[53:50],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[37:34],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[21:18],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[5:2],1'b0,1'b0}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[112],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[96],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[80],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[64],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl1_in[0]}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[57:56],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[49:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[41:40],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[33:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[25:24],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[17:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[9:8],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl2_in[1:0]}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[911:896],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[783:768],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[655:640],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[527:512],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[399:384],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[271:256],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[143:128],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdata_in[15:0]}),
        .txdataextendrsvd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdccdone_out(NLW_inst_txdccdone_out_UNCONNECTED[0]),
        .txdccforcestart_in(1'b0),
        .txdccreset_in(1'b0),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdeemph_in[0]}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txdetectrx_in[0]}),
        .txdiffctrl_in({1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .txdiffpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdlybypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_inst_txdlysresetdone_out_UNCONNECTED[7:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in(txelecidle_in),
        .txelforcestart_in(1'b0),
        .txheader_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txlatclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txlfpstreset_in(1'b0),
        .txlfpsu2lpexit_in(1'b0),
        .txlfpsu3wake_in(1'b0),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txmargin_in[2:0]}),
        .txmuxdcdexhold_in(1'b0),
        .txmuxdcdorwren_in(1'b0),
        .txoneszeros_in(1'b0),
        .txoutclk_out({\^txoutclk_out ,NLW_inst_txoutclk_out_UNCONNECTED[6:0]}),
        .txoutclkfabric_out(NLW_inst_txoutclkfabric_out_UNCONNECTED[7:0]),
        .txoutclkpcs_out(NLW_inst_txoutclkpcs_out_UNCONNECTED[7:0]),
        .txoutclksel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txoutclksel_in[2:0]}),
        .txpcsreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpdelecidlemode_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out(txphaligndone_out),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b0,txphdlypd_in[6:0]}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_inst_txphinitdone_out_UNCONNECTED[7:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpippmen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpippmovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpippmpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpippmsel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpippmstepsize_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpisopd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpllclksel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpmareset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out({\^txpmaresetdone_out ,NLW_inst_txpmaresetdone_out_UNCONNECTED[0]}),
        .txpolarity_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpostcursor_in(txpostcursor_in),
        .txpostcursorinv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in(txprecursor_in),
        .txprecursorinv_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txqpibiasen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txqpisenn_out(NLW_inst_txqpisenn_out_UNCONNECTED[7:0]),
        .txqpisenp_out(NLW_inst_txqpisenp_out_UNCONNECTED[7:0]),
        .txqpistrongpdown_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txqpiweakpup_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txratedone_out(NLW_inst_txratedone_out_UNCONNECTED[7:0]),
        .txratemode_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out(txresetdone_out),
        .txsequence_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txswing_in[0]}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txsyncallin_in[0]}),
        .txsyncdone_out(NLW_inst_txsyncdone_out_UNCONNECTED[7:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_inst_txsyncout_out_UNCONNECTED[7:0]),
        .txsysclksel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txuserrdy_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ubcfgstreamen_in(1'b0),
        .ubdaddr_out(NLW_inst_ubdaddr_out_UNCONNECTED[0]),
        .ubden_out(NLW_inst_ubden_out_UNCONNECTED[0]),
        .ubdi_out(NLW_inst_ubdi_out_UNCONNECTED[0]),
        .ubdo_in(1'b0),
        .ubdrdy_in(1'b0),
        .ubdwe_out(NLW_inst_ubdwe_out_UNCONNECTED[0]),
        .ubenable_in(1'b0),
        .ubgpi_in(1'b0),
        .ubintr_in(1'b0),
        .ubiolmbrst_in(1'b0),
        .ubmbrst_in(1'b0),
        .ubmdmcapture_in(1'b0),
        .ubmdmdbgrst_in(1'b0),
        .ubmdmdbgupdate_in(1'b0),
        .ubmdmregen_in(1'b0),
        .ubmdmshift_in(1'b0),
        .ubmdmsysrst_in(1'b0),
        .ubmdmtck_in(1'b0),
        .ubmdmtdi_in(1'b0),
        .ubmdmtdo_out(NLW_inst_ubmdmtdo_out_UNCONNECTED[0]),
        .ubrsvdout_out(NLW_inst_ubrsvdout_out_UNCONNECTED[0]),
        .ubtxuart_out(NLW_inst_ubtxuart_out_UNCONNECTED[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_gt_gthe3_channel_wrapper
   (cplllock_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    pcierategen3_out,
    pciesynctxsyncdone_out,
    phystatus_out,
    rxelecidle_out,
    rxresetdone_out,
    rxvalid_out,
    txphaligndone_out,
    txprgdivresetdone_out,
    txresetdone_out,
    rxdata_out,
    rxctrl0_out,
    rxstatus_out,
    txpmaresetdone_out,
    cpllpd_in,
    dmonitorclk_in,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    gtrxreset_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    rx8b10ben_in,
    rxcdrhold_in,
    rxlpmen_in,
    rxpolarity_in,
    rxprogdivreset_in,
    rxuserrdy_in,
    rxusrclk_in,
    txdeemph_in,
    txdetectrx_in,
    txelecidle_in,
    txphdlypd_in,
    txswing_in,
    txsyncallin_in,
    txsyncout_out,
    txdata_in,
    \sync_reg[0] ,
    txctrl0_in,
    txctrl1_in,
    rxpd_in,
    rxrate_in,
    txmargin_in,
    txoutclksel_in,
    txpostcursor_in,
    txprecursor_in,
    txmaincursor_in,
    txctrl2_in);
  output [3:0]cplllock_out;
  output [3:0]gthtxn_out;
  output [3:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]pcierategen3_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]phystatus_out;
  output [3:0]rxelecidle_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxvalid_out;
  output [3:0]txphaligndone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]txresetdone_out;
  output [63:0]rxdata_out;
  output [23:0]rxctrl0_out;
  output [11:0]rxstatus_out;
  output [2:0]txpmaresetdone_out;
  input [0:0]cpllpd_in;
  input [0:0]dmonitorclk_in;
  input [3:0]gthrxn_in;
  input [3:0]gthrxp_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrxreset_in;
  input [0:0]pcierstidle_in;
  input [0:0]pciersttxsyncstart_in;
  input [3:0]rx8b10ben_in;
  input [0:0]rxcdrhold_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxpolarity_in;
  input [0:0]rxprogdivreset_in;
  input [0:0]rxuserrdy_in;
  input [0:0]rxusrclk_in;
  input [0:0]txdeemph_in;
  input [0:0]txdetectrx_in;
  input [3:0]txelecidle_in;
  input [3:0]txphdlypd_in;
  input [0:0]txswing_in;
  input [0:0]txsyncallin_in;
  input [0:0]txsyncout_out;
  input [63:0]txdata_in;
  input [0:0]\sync_reg[0] ;
  input [15:0]txctrl0_in;
  input [3:0]txctrl1_in;
  input [1:0]rxpd_in;
  input [1:0]rxrate_in;
  input [2:0]txmargin_in;
  input [2:0]txoutclksel_in;
  input [19:0]txpostcursor_in;
  input [19:0]txprecursor_in;
  input [27:0]txmaincursor_in;
  input [7:0]txctrl2_in;

  wire [3:0]cplllock_out;
  wire [0:0]cpllpd_in;
  wire [0:0]dmonitorclk_in;
  wire [3:0]gthrxn_in;
  wire [3:0]gthrxp_in;
  wire [3:0]gthtxn_out;
  wire [3:0]gthtxp_out;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtrxreset_in;
  wire [3:0]pcierategen3_out;
  wire [0:0]pcierstidle_in;
  wire [0:0]pciersttxsyncstart_in;
  wire [3:0]pciesynctxsyncdone_out;
  wire [3:0]phystatus_out;
  wire [3:0]rx8b10ben_in;
  wire [0:0]rxcdrhold_in;
  wire [23:0]rxctrl0_out;
  wire [63:0]rxdata_out;
  wire [3:0]rxelecidle_out;
  wire [3:0]rxlpmen_in;
  wire [1:0]rxpd_in;
  wire [3:0]rxpolarity_in;
  wire [0:0]rxprogdivreset_in;
  wire [1:0]rxrate_in;
  wire [3:0]rxresetdone_out;
  wire [11:0]rxstatus_out;
  wire [0:0]rxuserrdy_in;
  wire [0:0]rxusrclk_in;
  wire [3:0]rxvalid_out;
  wire [0:0]\sync_reg[0] ;
  wire [15:0]txctrl0_in;
  wire [3:0]txctrl1_in;
  wire [7:0]txctrl2_in;
  wire [63:0]txdata_in;
  wire [0:0]txdeemph_in;
  wire [0:0]txdetectrx_in;
  wire [3:0]txelecidle_in;
  wire [27:0]txmaincursor_in;
  wire [2:0]txmargin_in;
  wire [2:0]txoutclksel_in;
  wire [3:0]txphaligndone_out;
  wire [3:0]txphdlypd_in;
  wire [2:0]txpmaresetdone_out;
  wire [19:0]txpostcursor_in;
  wire [19:0]txprecursor_in;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txresetdone_out;
  wire [0:0]txswing_in;
  wire [0:0]txsyncallin_in;
  wire [0:0]txsyncout_out;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe3_channel_407 channel_inst
       (.cplllock_out(cplllock_out),
        .cpllpd_in(cpllpd_in),
        .dmonitorclk_in(dmonitorclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrxreset_in(gtrxreset_in),
        .pcierategen3_out(pcierategen3_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .phystatus_out(phystatus_out),
        .rx8b10ben_in(rx8b10ben_in),
        .rxcdrhold_in(rxcdrhold_in),
        .rxctrl0_out(rxctrl0_out),
        .rxdata_out(rxdata_out),
        .rxelecidle_out(rxelecidle_out),
        .rxlpmen_in(rxlpmen_in),
        .rxpd_in(rxpd_in),
        .rxpolarity_in(rxpolarity_in),
        .rxprogdivreset_in(rxprogdivreset_in),
        .rxrate_in(rxrate_in),
        .rxresetdone_out(rxresetdone_out),
        .rxstatus_out(rxstatus_out),
        .rxuserrdy_in(rxuserrdy_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .\sync_reg[0] (\sync_reg[0] ),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txctrl2_in(txctrl2_in),
        .txdata_in(txdata_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txelecidle_in(txelecidle_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txoutclksel_in(txoutclksel_in),
        .txphaligndone_out(txphaligndone_out),
        .txphdlypd_in(txphdlypd_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpostcursor_in(txpostcursor_in),
        .txprecursor_in(txprecursor_in),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txresetdone_out(txresetdone_out),
        .txswing_in(txswing_in),
        .txsyncallin_in(txsyncallin_in),
        .txsyncout_out(txsyncout_out));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_gt_gthe3_channel_wrapper" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_gt_gthe3_channel_wrapper_406
   (cplllock_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    pcierategen3_out,
    pciesynctxsyncdone_out,
    phystatus_out,
    rxelecidle_out,
    rxresetdone_out,
    rxvalid_out,
    txphaligndone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txresetdone_out,
    rxdata_out,
    rxctrl0_out,
    rxstatus_out,
    GTHE3_CHANNEL_TXSYNCOUT,
    txoutclk_out,
    bufgtce_out,
    bufgtcemask_out,
    bufgtreset_out,
    bufgtrstmask_out,
    bufgtdiv_out,
    cpllpd_in,
    dmonitorclk_in,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    gtrxreset_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    rx8b10ben_in,
    rxcdrhold_in,
    rxlpmen_in,
    rxpolarity_in,
    rxprogdivreset_in,
    rxuserrdy_in,
    rxusrclk_in,
    txdeemph_in,
    txdetectrx_in,
    txelecidle_in,
    txphdlypd_in,
    txswing_in,
    txsyncallin_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    rxpd_in,
    rxrate_in,
    txmargin_in,
    txoutclksel_in,
    txpostcursor_in,
    txprecursor_in,
    txmaincursor_in,
    txctrl2_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output [3:0]cplllock_out;
  output [3:0]gthtxn_out;
  output [3:0]gthtxp_out;
  output [3:0]gtpowergood_out;
  output [3:0]pcierategen3_out;
  output [3:0]pciesynctxsyncdone_out;
  output [3:0]phystatus_out;
  output [3:0]rxelecidle_out;
  output [3:0]rxresetdone_out;
  output [3:0]rxvalid_out;
  output [3:0]txphaligndone_out;
  output [3:0]txpmaresetdone_out;
  output [3:0]txprgdivresetdone_out;
  output [3:0]txresetdone_out;
  output [63:0]rxdata_out;
  output [23:0]rxctrl0_out;
  output [11:0]rxstatus_out;
  output [0:0]GTHE3_CHANNEL_TXSYNCOUT;
  output [0:0]txoutclk_out;
  output [0:0]bufgtce_out;
  output [0:0]bufgtcemask_out;
  output [0:0]bufgtreset_out;
  output [0:0]bufgtrstmask_out;
  output [8:0]bufgtdiv_out;
  input [0:0]cpllpd_in;
  input [0:0]dmonitorclk_in;
  input [3:0]gthrxn_in;
  input [3:0]gthrxp_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrxreset_in;
  input [0:0]pcierstidle_in;
  input [0:0]pciersttxsyncstart_in;
  input [3:0]rx8b10ben_in;
  input [0:0]rxcdrhold_in;
  input [3:0]rxlpmen_in;
  input [3:0]rxpolarity_in;
  input [0:0]rxprogdivreset_in;
  input [0:0]rxuserrdy_in;
  input [0:0]rxusrclk_in;
  input [0:0]txdeemph_in;
  input [0:0]txdetectrx_in;
  input [3:0]txelecidle_in;
  input [2:0]txphdlypd_in;
  input [0:0]txswing_in;
  input [0:0]txsyncallin_in;
  input [63:0]txdata_in;
  input [15:0]txctrl0_in;
  input [3:0]txctrl1_in;
  input [1:0]rxpd_in;
  input [1:0]rxrate_in;
  input [2:0]txmargin_in;
  input [2:0]txoutclksel_in;
  input [19:0]txpostcursor_in;
  input [19:0]txprecursor_in;
  input [27:0]txmaincursor_in;
  input [7:0]txctrl2_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire [0:0]GTHE3_CHANNEL_TXSYNCOUT;
  wire [0:0]bufgtce_out;
  wire [0:0]bufgtcemask_out;
  wire [8:0]bufgtdiv_out;
  wire [0:0]bufgtreset_out;
  wire [0:0]bufgtrstmask_out;
  wire [3:0]cplllock_out;
  wire [0:0]cpllpd_in;
  wire [0:0]dmonitorclk_in;
  wire [3:0]gthrxn_in;
  wire [3:0]gthrxp_in;
  wire [3:0]gthtxn_out;
  wire [3:0]gthtxp_out;
  wire [3:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtrxreset_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [3:0]pcierategen3_out;
  wire [0:0]pcierstidle_in;
  wire [0:0]pciersttxsyncstart_in;
  wire [3:0]pciesynctxsyncdone_out;
  wire [3:0]phystatus_out;
  wire [3:0]rx8b10ben_in;
  wire [0:0]rxcdrhold_in;
  wire [23:0]rxctrl0_out;
  wire [63:0]rxdata_out;
  wire [3:0]rxelecidle_out;
  wire [3:0]rxlpmen_in;
  wire [1:0]rxpd_in;
  wire [3:0]rxpolarity_in;
  wire [0:0]rxprogdivreset_in;
  wire [1:0]rxrate_in;
  wire [3:0]rxresetdone_out;
  wire [11:0]rxstatus_out;
  wire [0:0]rxuserrdy_in;
  wire [0:0]rxusrclk_in;
  wire [3:0]rxvalid_out;
  wire [15:0]txctrl0_in;
  wire [3:0]txctrl1_in;
  wire [7:0]txctrl2_in;
  wire [63:0]txdata_in;
  wire [0:0]txdeemph_in;
  wire [0:0]txdetectrx_in;
  wire [3:0]txelecidle_in;
  wire [27:0]txmaincursor_in;
  wire [2:0]txmargin_in;
  wire [0:0]txoutclk_out;
  wire [2:0]txoutclksel_in;
  wire [3:0]txphaligndone_out;
  wire [2:0]txphdlypd_in;
  wire [3:0]txpmaresetdone_out;
  wire [19:0]txpostcursor_in;
  wire [19:0]txprecursor_in;
  wire [3:0]txprgdivresetdone_out;
  wire [3:0]txresetdone_out;
  wire [0:0]txswing_in;
  wire [0:0]txsyncallin_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe3_channel channel_inst
       (.GTHE3_CHANNEL_TXSYNCOUT(GTHE3_CHANNEL_TXSYNCOUT),
        .bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cplllock_out(cplllock_out),
        .cpllpd_in(cpllpd_in),
        .dmonitorclk_in(dmonitorclk_in),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrxreset_in(gtrxreset_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .pcierategen3_out(pcierategen3_out),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .phystatus_out(phystatus_out),
        .rx8b10ben_in(rx8b10ben_in),
        .rxcdrhold_in(rxcdrhold_in),
        .rxctrl0_out(rxctrl0_out),
        .rxdata_out(rxdata_out),
        .rxelecidle_out(rxelecidle_out),
        .rxlpmen_in(rxlpmen_in),
        .rxpd_in(rxpd_in),
        .rxpolarity_in(rxpolarity_in),
        .rxprogdivreset_in(rxprogdivreset_in),
        .rxrate_in(rxrate_in),
        .rxresetdone_out(rxresetdone_out),
        .rxstatus_out(rxstatus_out),
        .rxuserrdy_in(rxuserrdy_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out),
        .txctrl0_in(txctrl0_in),
        .txctrl1_in(txctrl1_in),
        .txctrl2_in(txctrl2_in),
        .txdata_in(txdata_in),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txelecidle_in(txelecidle_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in),
        .txoutclk_out(txoutclk_out),
        .txoutclksel_in(txoutclksel_in),
        .txphaligndone_out(txphaligndone_out),
        .txphdlypd_in(txphdlypd_in),
        .txpmaresetdone_out(txpmaresetdone_out),
        .txpostcursor_in(txpostcursor_in),
        .txprecursor_in(txprecursor_in),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txresetdone_out(txresetdone_out),
        .txswing_in(txswing_in),
        .txsyncallin_in(txsyncallin_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_gt_gtwizard_gthe3
   (cplllock_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    pcierategen3_out,
    pciesynctxsyncdone_out,
    phystatus_out,
    rxelecidle_out,
    rxresetdone_out,
    rxvalid_out,
    txphaligndone_out,
    txprgdivresetdone_out,
    txresetdone_out,
    rxdata_out,
    rxctrl0_out,
    rxstatus_out,
    txpmaresetdone_out,
    txoutclk_out,
    bufgtce_out,
    bufgtcemask_out,
    bufgtreset_out,
    bufgtrstmask_out,
    bufgtdiv_out,
    cpllpd_in,
    dmonitorclk_in,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    gtrxreset_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    rx8b10ben_in,
    rxcdrhold_in,
    rxlpmen_in,
    rxpolarity_in,
    rxprogdivreset_in,
    rxuserrdy_in,
    rxusrclk_in,
    txdeemph_in,
    txdetectrx_in,
    txelecidle_in,
    txphdlypd_in,
    txswing_in,
    txsyncallin_in,
    txdata_in,
    txctrl0_in,
    txctrl1_in,
    rxpd_in,
    rxrate_in,
    txmargin_in,
    txoutclksel_in,
    txpostcursor_in,
    txprecursor_in,
    txmaincursor_in,
    txctrl2_in,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output [7:0]cplllock_out;
  output [7:0]gthtxn_out;
  output [7:0]gthtxp_out;
  output [7:0]gtpowergood_out;
  output [7:0]pcierategen3_out;
  output [7:0]pciesynctxsyncdone_out;
  output [7:0]phystatus_out;
  output [7:0]rxelecidle_out;
  output [7:0]rxresetdone_out;
  output [7:0]rxvalid_out;
  output [7:0]txphaligndone_out;
  output [7:0]txprgdivresetdone_out;
  output [7:0]txresetdone_out;
  output [127:0]rxdata_out;
  output [47:0]rxctrl0_out;
  output [23:0]rxstatus_out;
  output [6:0]txpmaresetdone_out;
  output [0:0]txoutclk_out;
  output [0:0]bufgtce_out;
  output [0:0]bufgtcemask_out;
  output [0:0]bufgtreset_out;
  output [0:0]bufgtrstmask_out;
  output [8:0]bufgtdiv_out;
  input [0:0]cpllpd_in;
  input [0:0]dmonitorclk_in;
  input [7:0]gthrxn_in;
  input [7:0]gthrxp_in;
  input [0:0]gtrefclk0_in;
  input [0:0]gtrxreset_in;
  input [0:0]pcierstidle_in;
  input [0:0]pciersttxsyncstart_in;
  input [7:0]rx8b10ben_in;
  input [0:0]rxcdrhold_in;
  input [7:0]rxlpmen_in;
  input [7:0]rxpolarity_in;
  input [0:0]rxprogdivreset_in;
  input [0:0]rxuserrdy_in;
  input [0:0]rxusrclk_in;
  input [0:0]txdeemph_in;
  input [0:0]txdetectrx_in;
  input [7:0]txelecidle_in;
  input [6:0]txphdlypd_in;
  input [0:0]txswing_in;
  input [0:0]txsyncallin_in;
  input [127:0]txdata_in;
  input [31:0]txctrl0_in;
  input [7:0]txctrl1_in;
  input [1:0]rxpd_in;
  input [1:0]rxrate_in;
  input [2:0]txmargin_in;
  input [2:0]txoutclksel_in;
  input [39:0]txpostcursor_in;
  input [39:0]txprecursor_in;
  input [55:0]txmaincursor_in;
  input [15:0]txctrl2_in;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire [0:0]bufgtce_out;
  wire [0:0]bufgtcemask_out;
  wire [8:0]bufgtdiv_out;
  wire [0:0]bufgtreset_out;
  wire [0:0]bufgtrstmask_out;
  wire [7:0]cplllock_out;
  wire [0:0]cpllpd_in;
  wire [0:0]dmonitorclk_in;
  wire \gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst_n_156 ;
  wire [7:0]gthrxn_in;
  wire [7:0]gthrxp_in;
  wire [7:0]gthtxn_out;
  wire [7:0]gthtxp_out;
  wire [7:0]gtpowergood_out;
  wire [0:0]gtrefclk0_in;
  wire [0:0]gtrxreset_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [7:0]pcierategen3_out;
  wire [0:0]pcierstidle_in;
  wire [0:0]pciersttxsyncstart_in;
  wire [7:0]pciesynctxsyncdone_out;
  wire [7:0]phystatus_out;
  wire [7:0]rx8b10ben_in;
  wire [0:0]rxcdrhold_in;
  wire [47:0]rxctrl0_out;
  wire [127:0]rxdata_out;
  wire [7:0]rxelecidle_out;
  wire [7:0]rxlpmen_in;
  wire [1:0]rxpd_in;
  wire [7:0]rxpolarity_in;
  wire [0:0]rxprogdivreset_in;
  wire [1:0]rxrate_in;
  wire [7:0]rxresetdone_out;
  wire [23:0]rxstatus_out;
  wire [0:0]rxuserrdy_in;
  wire [0:0]rxusrclk_in;
  wire [7:0]rxvalid_out;
  wire [31:0]txctrl0_in;
  wire [7:0]txctrl1_in;
  wire [15:0]txctrl2_in;
  wire [127:0]txdata_in;
  wire [0:0]txdeemph_in;
  wire [0:0]txdetectrx_in;
  wire [7:0]txelecidle_in;
  wire [55:0]txmaincursor_in;
  wire [2:0]txmargin_in;
  wire [0:0]txoutclk_out;
  wire [2:0]txoutclksel_in;
  wire [7:0]txphaligndone_out;
  wire [6:0]txphdlypd_in;
  wire [6:0]txpmaresetdone_out;
  wire [39:0]txpostcursor_in;
  wire [39:0]txprecursor_in;
  wire [7:0]txprgdivresetdone_out;
  wire [7:0]txresetdone_out;
  wire [0:0]txswing_in;
  wire [0:0]txsyncallin_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_gt_gthe3_channel_wrapper \gen_gtwizard_gthe3.gen_channel_container[0].gen_enabled_channel.gthe3_channel_wrapper_inst 
       (.cplllock_out(cplllock_out[3:0]),
        .cpllpd_in(cpllpd_in),
        .dmonitorclk_in(dmonitorclk_in),
        .gthrxn_in(gthrxn_in[3:0]),
        .gthrxp_in(gthrxp_in[3:0]),
        .gthtxn_out(gthtxn_out[3:0]),
        .gthtxp_out(gthtxp_out[3:0]),
        .gtpowergood_out(gtpowergood_out[3:0]),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrxreset_in(gtrxreset_in),
        .pcierategen3_out(pcierategen3_out[3:0]),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out[3:0]),
        .phystatus_out(phystatus_out[3:0]),
        .rx8b10ben_in(rx8b10ben_in[3:0]),
        .rxcdrhold_in(rxcdrhold_in),
        .rxctrl0_out(rxctrl0_out[23:0]),
        .rxdata_out(rxdata_out[63:0]),
        .rxelecidle_out(rxelecidle_out[3:0]),
        .rxlpmen_in(rxlpmen_in[3:0]),
        .rxpd_in(rxpd_in),
        .rxpolarity_in(rxpolarity_in[3:0]),
        .rxprogdivreset_in(rxprogdivreset_in),
        .rxrate_in(rxrate_in),
        .rxresetdone_out(rxresetdone_out[3:0]),
        .rxstatus_out(rxstatus_out[11:0]),
        .rxuserrdy_in(rxuserrdy_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out[3:0]),
        .\sync_reg[0] (cplllock_out[7]),
        .txctrl0_in(txctrl0_in[15:0]),
        .txctrl1_in(txctrl1_in[3:0]),
        .txctrl2_in(txctrl2_in[7:0]),
        .txdata_in(txdata_in[63:0]),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txelecidle_in(txelecidle_in[3:0]),
        .txmaincursor_in(txmaincursor_in[27:0]),
        .txmargin_in(txmargin_in),
        .txoutclksel_in(txoutclksel_in),
        .txphaligndone_out(txphaligndone_out[3:0]),
        .txphdlypd_in(txphdlypd_in[3:0]),
        .txpmaresetdone_out(txpmaresetdone_out[2:0]),
        .txpostcursor_in(txpostcursor_in[19:0]),
        .txprecursor_in(txprecursor_in[19:0]),
        .txprgdivresetdone_out(txprgdivresetdone_out[3:0]),
        .txresetdone_out(txresetdone_out[3:0]),
        .txswing_in(txswing_in),
        .txsyncallin_in(txsyncallin_in),
        .txsyncout_out(\gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst_n_156 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_gt_gthe3_channel_wrapper_406 \gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst 
       (.GTHE3_CHANNEL_TXSYNCOUT(\gen_gtwizard_gthe3.gen_channel_container[1].gen_enabled_channel.gthe3_channel_wrapper_inst_n_156 ),
        .bufgtce_out(bufgtce_out),
        .bufgtcemask_out(bufgtcemask_out),
        .bufgtdiv_out(bufgtdiv_out),
        .bufgtreset_out(bufgtreset_out),
        .bufgtrstmask_out(bufgtrstmask_out),
        .cplllock_out(cplllock_out[7:4]),
        .cpllpd_in(cpllpd_in),
        .dmonitorclk_in(dmonitorclk_in),
        .gthrxn_in(gthrxn_in[7:4]),
        .gthrxp_in(gthrxp_in[7:4]),
        .gthtxn_out(gthtxn_out[7:4]),
        .gthtxp_out(gthtxp_out[7:4]),
        .gtpowergood_out(gtpowergood_out[7:4]),
        .gtrefclk0_in(gtrefclk0_in),
        .gtrxreset_in(gtrxreset_in),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .pcierategen3_out(pcierategen3_out[7:4]),
        .pcierstidle_in(pcierstidle_in),
        .pciersttxsyncstart_in(pciersttxsyncstart_in),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out[7:4]),
        .phystatus_out(phystatus_out[7:4]),
        .rx8b10ben_in(rx8b10ben_in[7:4]),
        .rxcdrhold_in(rxcdrhold_in),
        .rxctrl0_out(rxctrl0_out[47:24]),
        .rxdata_out(rxdata_out[127:64]),
        .rxelecidle_out(rxelecidle_out[7:4]),
        .rxlpmen_in(rxlpmen_in[7:4]),
        .rxpd_in(rxpd_in),
        .rxpolarity_in(rxpolarity_in[7:4]),
        .rxprogdivreset_in(rxprogdivreset_in),
        .rxrate_in(rxrate_in),
        .rxresetdone_out(rxresetdone_out[7:4]),
        .rxstatus_out(rxstatus_out[23:12]),
        .rxuserrdy_in(rxuserrdy_in),
        .rxusrclk_in(rxusrclk_in),
        .rxvalid_out(rxvalid_out[7:4]),
        .txctrl0_in(txctrl0_in[31:16]),
        .txctrl1_in(txctrl1_in[7:4]),
        .txctrl2_in(txctrl2_in[15:8]),
        .txdata_in(txdata_in[127:64]),
        .txdeemph_in(txdeemph_in),
        .txdetectrx_in(txdetectrx_in),
        .txelecidle_in(txelecidle_in[7:4]),
        .txmaincursor_in(txmaincursor_in[55:28]),
        .txmargin_in(txmargin_in),
        .txoutclk_out(txoutclk_out),
        .txoutclksel_in(txoutclksel_in),
        .txphaligndone_out(txphaligndone_out[7:4]),
        .txphdlypd_in(txphdlypd_in[6:4]),
        .txpmaresetdone_out(txpmaresetdone_out[6:3]),
        .txpostcursor_in(txpostcursor_in[39:20]),
        .txprecursor_in(txprecursor_in[39:20]),
        .txprgdivresetdone_out(txprgdivresetdone_out[7:4]),
        .txresetdone_out(txresetdone_out[7:4]),
        .txswing_in(txswing_in),
        .txsyncallin_in(txsyncallin_in));
endmodule

(* C_CHANNEL_ENABLE = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111" *) (* C_COMMON_SCALING_FACTOR = "1" *) (* C_CPLL_VCO_FREQUENCY = "2500.000000" *) 
(* C_ENABLE_COMMON_USRCLK = "0" *) (* C_FORCE_COMMONS = "0" *) (* C_FREERUN_FREQUENCY = "100.000000" *) 
(* C_GT_REV = "18" *) (* C_GT_TYPE = "0" *) (* C_INCLUDE_CPLL_CAL = "2" *) 
(* C_LOCATE_COMMON = "0" *) (* C_LOCATE_IN_SYSTEM_IBERT_CORE = "2" *) (* C_LOCATE_RESET_CONTROLLER = "1" *) 
(* C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER = "0" *) (* C_LOCATE_RX_USER_CLOCKING = "1" *) (* C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER = "1" *) 
(* C_LOCATE_TX_USER_CLOCKING = "1" *) (* C_LOCATE_USER_DATA_WIDTH_SIZING = "1" *) (* C_PCIE_CORECLK_FREQ = "250" *) 
(* C_PCIE_ENABLE = "1" *) (* C_RESET_CONTROLLER_INSTANCE_CTRL = "0" *) (* C_RESET_SEQUENCE_INTERVAL = "0" *) 
(* C_RX_BUFFBYPASS_MODE = "0" *) (* C_RX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) (* C_RX_BUFFER_MODE = "1" *) 
(* C_RX_CB_DISP = "8'b00000000" *) (* C_RX_CB_K = "8'b00000000" *) (* C_RX_CB_LEN_SEQ = "1" *) 
(* C_RX_CB_MAX_LEVEL = "4" *) (* C_RX_CB_NUM_SEQ = "0" *) (* C_RX_CB_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_CC_DISP = "8'b00000000" *) (* C_RX_CC_ENABLE = "1" *) (* C_RX_CC_K = "8'b00000001" *) 
(* C_RX_CC_LEN_SEQ = "1" *) (* C_RX_CC_NUM_SEQ = "1" *) (* C_RX_CC_PERIODICITY = "5000" *) 
(* C_RX_CC_VAL = "80'b00000000000000000000000000000000000000000000000000000000000000000000000000011100" *) (* C_RX_COMMA_M_ENABLE = "1" *) (* C_RX_COMMA_M_VAL = "10'b1010000011" *) 
(* C_RX_COMMA_P_ENABLE = "1" *) (* C_RX_COMMA_P_VAL = "10'b0101111100" *) (* C_RX_DATA_DECODING = "1" *) 
(* C_RX_ENABLE = "1" *) (* C_RX_INT_DATA_WIDTH = "20" *) (* C_RX_LINE_RATE = "2.500000" *) 
(* C_RX_MASTER_CHANNEL_IDX = "7" *) (* C_RX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_RX_OUTCLK_FREQUENCY = "125.000000" *) 
(* C_RX_OUTCLK_SOURCE = "1" *) (* C_RX_PLL_TYPE = "2" *) (* C_RX_RECCLK_OUTPUT = "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000" *) 
(* C_RX_REFCLK_FREQUENCY = "100.000000" *) (* C_RX_SLIDE_MODE = "2" *) (* C_RX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_RX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_RX_USER_CLOCKING_SOURCE = "0" *) (* C_RX_USER_DATA_WIDTH = "16" *) (* C_RX_USRCLK2_FREQUENCY = "125.000000" *) 
(* C_RX_USRCLK_FREQUENCY = "125.000000" *) (* C_SECONDARY_QPLL_ENABLE = "0" *) (* C_SECONDARY_QPLL_REFCLK_FREQUENCY = "257.812500" *) 
(* C_SIM_CPLL_CAL_BYPASS = "1" *) (* C_TOTAL_NUM_CHANNELS = "8" *) (* C_TOTAL_NUM_COMMONS = "0" *) 
(* C_TOTAL_NUM_COMMONS_EXAMPLE = "0" *) (* C_TXPROGDIV_FREQ_ENABLE = "1" *) (* C_TXPROGDIV_FREQ_SOURCE = "2" *) 
(* C_TXPROGDIV_FREQ_VAL = "125.000000" *) (* C_TX_BUFFBYPASS_MODE = "0" *) (* C_TX_BUFFER_BYPASS_INSTANCE_CTRL = "0" *) 
(* C_TX_BUFFER_MODE = "0" *) (* C_TX_DATA_ENCODING = "1" *) (* C_TX_ENABLE = "1" *) 
(* C_TX_INT_DATA_WIDTH = "20" *) (* C_TX_LINE_RATE = "2.500000" *) (* C_TX_MASTER_CHANNEL_IDX = "7" *) 
(* C_TX_OUTCLK_BUFG_GT_DIV = "1" *) (* C_TX_OUTCLK_FREQUENCY = "125.000000" *) (* C_TX_OUTCLK_SOURCE = "4" *) 
(* C_TX_PLL_TYPE = "2" *) (* C_TX_REFCLK_FREQUENCY = "100.000000" *) (* C_TX_USER_CLOCKING_CONTENTS = "0" *) 
(* C_TX_USER_CLOCKING_INSTANCE_CTRL = "0" *) (* C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK = "1" *) (* C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 = "1" *) 
(* C_TX_USER_CLOCKING_SOURCE = "0" *) (* C_TX_USER_DATA_WIDTH = "16" *) (* C_TX_USRCLK2_FREQUENCY = "125.000000" *) 
(* C_TX_USRCLK_FREQUENCY = "125.000000" *) (* C_USER_GTPOWERGOOD_DELAY_EN = "0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_gt_gtwizard_top
   (gtwiz_userclk_tx_reset_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_srcclk_out,
    gtwiz_userclk_tx_usrclk_out,
    gtwiz_userclk_tx_usrclk2_out,
    gtwiz_userclk_tx_active_out,
    gtwiz_userclk_rx_reset_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_rx_srcclk_out,
    gtwiz_userclk_rx_usrclk_out,
    gtwiz_userclk_rx_usrclk2_out,
    gtwiz_userclk_rx_active_out,
    gtwiz_buffbypass_tx_reset_in,
    gtwiz_buffbypass_tx_start_user_in,
    gtwiz_buffbypass_tx_done_out,
    gtwiz_buffbypass_tx_error_out,
    gtwiz_buffbypass_rx_reset_in,
    gtwiz_buffbypass_rx_start_user_in,
    gtwiz_buffbypass_rx_done_out,
    gtwiz_buffbypass_rx_error_out,
    gtwiz_reset_clk_freerun_in,
    gtwiz_reset_all_in,
    gtwiz_reset_tx_pll_and_datapath_in,
    gtwiz_reset_tx_datapath_in,
    gtwiz_reset_rx_pll_and_datapath_in,
    gtwiz_reset_rx_datapath_in,
    gtwiz_reset_tx_done_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_qpll0lock_in,
    gtwiz_reset_qpll1lock_in,
    gtwiz_reset_rx_cdr_stable_out,
    gtwiz_reset_tx_done_out,
    gtwiz_reset_rx_done_out,
    gtwiz_reset_qpll0reset_out,
    gtwiz_reset_qpll1reset_out,
    gtwiz_gthe3_cpll_cal_txoutclk_period_in,
    gtwiz_gthe3_cpll_cal_cnt_tol_in,
    gtwiz_gthe3_cpll_cal_bufg_ce_in,
    gtwiz_gthe4_cpll_cal_txoutclk_period_in,
    gtwiz_gthe4_cpll_cal_cnt_tol_in,
    gtwiz_gthe4_cpll_cal_bufg_ce_in,
    gtwiz_gtye4_cpll_cal_txoutclk_period_in,
    gtwiz_gtye4_cpll_cal_cnt_tol_in,
    gtwiz_gtye4_cpll_cal_bufg_ce_in,
    gtwiz_userdata_tx_in,
    gtwiz_userdata_rx_out,
    bgbypassb_in,
    bgmonitorenb_in,
    bgpdb_in,
    bgrcalovrd_in,
    bgrcalovrdenb_in,
    drpaddr_common_in,
    drpclk_common_in,
    drpdi_common_in,
    drpen_common_in,
    drpwe_common_in,
    gtgrefclk0_in,
    gtgrefclk1_in,
    gtnorthrefclk00_in,
    gtnorthrefclk01_in,
    gtnorthrefclk10_in,
    gtnorthrefclk11_in,
    gtrefclk00_in,
    gtrefclk01_in,
    gtrefclk10_in,
    gtrefclk11_in,
    gtsouthrefclk00_in,
    gtsouthrefclk01_in,
    gtsouthrefclk10_in,
    gtsouthrefclk11_in,
    pcierateqpll0_in,
    pcierateqpll1_in,
    pmarsvd0_in,
    pmarsvd1_in,
    qpll0clkrsvd0_in,
    qpll0clkrsvd1_in,
    qpll0fbdiv_in,
    qpll0lockdetclk_in,
    qpll0locken_in,
    qpll0pd_in,
    qpll0refclksel_in,
    qpll0reset_in,
    qpll1clkrsvd0_in,
    qpll1clkrsvd1_in,
    qpll1fbdiv_in,
    qpll1lockdetclk_in,
    qpll1locken_in,
    qpll1pd_in,
    qpll1refclksel_in,
    qpll1reset_in,
    qpllrsvd1_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpllrsvd4_in,
    rcalenb_in,
    sdm0data_in,
    sdm0reset_in,
    sdm0toggle_in,
    sdm0width_in,
    sdm1data_in,
    sdm1reset_in,
    sdm1toggle_in,
    sdm1width_in,
    tcongpi_in,
    tconpowerup_in,
    tconreset_in,
    tconrsvdin1_in,
    ubcfgstreamen_in,
    ubdo_in,
    ubdrdy_in,
    ubenable_in,
    ubgpi_in,
    ubintr_in,
    ubiolmbrst_in,
    ubmbrst_in,
    ubmdmcapture_in,
    ubmdmdbgrst_in,
    ubmdmdbgupdate_in,
    ubmdmregen_in,
    ubmdmshift_in,
    ubmdmsysrst_in,
    ubmdmtck_in,
    ubmdmtdi_in,
    drpdo_common_out,
    drprdy_common_out,
    pmarsvdout0_out,
    pmarsvdout1_out,
    qpll0fbclklost_out,
    qpll0lock_out,
    qpll0outclk_out,
    qpll0outrefclk_out,
    qpll0refclklost_out,
    qpll1fbclklost_out,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    qpll1refclklost_out,
    qplldmonitor0_out,
    qplldmonitor1_out,
    refclkoutmonitor0_out,
    refclkoutmonitor1_out,
    rxrecclk0_sel_out,
    rxrecclk1_sel_out,
    rxrecclk0sel_out,
    rxrecclk1sel_out,
    sdm0finalout_out,
    sdm0testdata_out,
    sdm1finalout_out,
    sdm1testdata_out,
    tcongpo_out,
    tconrsvdout0_out,
    ubdaddr_out,
    ubden_out,
    ubdi_out,
    ubdwe_out,
    ubmdmtdo_out,
    ubrsvdout_out,
    ubtxuart_out,
    cdrstepdir_in,
    cdrstepsq_in,
    cdrstepsx_in,
    cfgreset_in,
    clkrsvd0_in,
    clkrsvd1_in,
    cpllfreqlock_in,
    cplllockdetclk_in,
    cplllocken_in,
    cpllpd_in,
    cpllrefclksel_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpaddr_in,
    drpclk_in,
    drpdi_in,
    drpen_in,
    drprst_in,
    drpwe_in,
    elpcaldvorwren_in,
    elpcalpaorwren_in,
    evoddphicaldone_in,
    evoddphicalstart_in,
    evoddphidrden_in,
    evoddphidwren_in,
    evoddphixrden_in,
    evoddphixwren_in,
    eyescanmode_in,
    eyescanreset_in,
    eyescantrigger_in,
    freqos_in,
    gtgrefclk_in,
    gthrxn_in,
    gthrxp_in,
    gtnorthrefclk0_in,
    gtnorthrefclk1_in,
    gtrefclk0_in,
    gtrefclk1_in,
    gtresetsel_in,
    gtrsvd_in,
    gtrxreset_in,
    gtrxresetsel_in,
    gtsouthrefclk0_in,
    gtsouthrefclk1_in,
    gttxreset_in,
    gttxresetsel_in,
    incpctrl_in,
    gtyrxn_in,
    gtyrxp_in,
    loopback_in,
    looprsvd_in,
    lpbkrxtxseren_in,
    lpbktxrxseren_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    pcsrsvdin2_in,
    pmarsvdin_in,
    qpll0clk_in,
    qpll0freqlock_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1freqlock_in,
    qpll1refclk_in,
    resetovrd_in,
    rstclkentx_in,
    rx8b10ben_in,
    rxafecfoken_in,
    rxbufreset_in,
    rxcdrfreqreset_in,
    rxcdrhold_in,
    rxcdrovrden_in,
    rxcdrreset_in,
    rxcdrresetrsv_in,
    rxchbonden_in,
    rxchbondi_in,
    rxchbondlevel_in,
    rxchbondmaster_in,
    rxchbondslave_in,
    rxckcalreset_in,
    rxckcalstart_in,
    rxcommadeten_in,
    rxdfeagcctrl_in,
    rxdccforcestart_in,
    rxdfeagchold_in,
    rxdfeagcovrden_in,
    rxdfecfokfcnum_in,
    rxdfecfokfen_in,
    rxdfecfokfpulse_in,
    rxdfecfokhold_in,
    rxdfecfokovren_in,
    rxdfekhhold_in,
    rxdfekhovrden_in,
    rxdfelfhold_in,
    rxdfelfovrden_in,
    rxdfelpmreset_in,
    rxdfetap10hold_in,
    rxdfetap10ovrden_in,
    rxdfetap11hold_in,
    rxdfetap11ovrden_in,
    rxdfetap12hold_in,
    rxdfetap12ovrden_in,
    rxdfetap13hold_in,
    rxdfetap13ovrden_in,
    rxdfetap14hold_in,
    rxdfetap14ovrden_in,
    rxdfetap15hold_in,
    rxdfetap15ovrden_in,
    rxdfetap2hold_in,
    rxdfetap2ovrden_in,
    rxdfetap3hold_in,
    rxdfetap3ovrden_in,
    rxdfetap4hold_in,
    rxdfetap4ovrden_in,
    rxdfetap5hold_in,
    rxdfetap5ovrden_in,
    rxdfetap6hold_in,
    rxdfetap6ovrden_in,
    rxdfetap7hold_in,
    rxdfetap7ovrden_in,
    rxdfetap8hold_in,
    rxdfetap8ovrden_in,
    rxdfetap9hold_in,
    rxdfetap9ovrden_in,
    rxdfeuthold_in,
    rxdfeutovrden_in,
    rxdfevphold_in,
    rxdfevpovrden_in,
    rxdfevsen_in,
    rxdfexyden_in,
    rxdlybypass_in,
    rxdlyen_in,
    rxdlyovrden_in,
    rxdlysreset_in,
    rxelecidlemode_in,
    rxeqtraining_in,
    rxgearboxslip_in,
    rxlatclk_in,
    rxlpmen_in,
    rxlpmgchold_in,
    rxlpmgcovrden_in,
    rxlpmhfhold_in,
    rxlpmhfovrden_in,
    rxlpmlfhold_in,
    rxlpmlfklovrden_in,
    rxlpmoshold_in,
    rxlpmosovrden_in,
    rxmcommaalignen_in,
    rxmonitorsel_in,
    rxoobreset_in,
    rxoscalreset_in,
    rxoshold_in,
    rxosintcfg_in,
    rxosinten_in,
    rxosinthold_in,
    rxosintovrden_in,
    rxosintstrobe_in,
    rxosinttestovrden_in,
    rxosovrden_in,
    rxoutclksel_in,
    rxpcommaalignen_in,
    rxpcsreset_in,
    rxpd_in,
    rxphalign_in,
    rxphalignen_in,
    rxphdlypd_in,
    rxphdlyreset_in,
    rxphovrden_in,
    rxpllclksel_in,
    rxpmareset_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxqpien_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxslipoutclk_in,
    rxslippma_in,
    rxsyncallin_in,
    rxsyncin_in,
    rxsyncmode_in,
    rxsysclksel_in,
    rxtermination_in,
    rxuserrdy_in,
    rxusrclk_in,
    rxusrclk2_in,
    sigvalidclk_in,
    tstin_in,
    tx8b10bbypass_in,
    tx8b10ben_in,
    txbufdiffctrl_in,
    txcominit_in,
    txcomsas_in,
    txcomwake_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdataextendrsvd_in,
    txdccforcestart_in,
    txdccreset_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdiffpd_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txelforcestart_in,
    txheader_in,
    txinhibit_in,
    txlatclk_in,
    txlfpstreset_in,
    txlfpsu2lpexit_in,
    txlfpsu3wake_in,
    txmaincursor_in,
    txmargin_in,
    txmuxdcdexhold_in,
    txmuxdcdorwren_in,
    txoneszeros_in,
    txoutclksel_in,
    txpcsreset_in,
    txpd_in,
    txpdelecidlemode_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpippmen_in,
    txpippmovrden_in,
    txpippmpd_in,
    txpippmsel_in,
    txpippmstepsize_in,
    txpisopd_in,
    txpllclksel_in,
    txpmareset_in,
    txpolarity_in,
    txpostcursor_in,
    txpostcursorinv_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprecursorinv_in,
    txprogdivreset_in,
    txqpibiasen_in,
    txqpistrongpdown_in,
    txqpiweakpup_in,
    txrate_in,
    txratemode_in,
    txsequence_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txsysclksel_in,
    txuserrdy_in,
    txusrclk_in,
    txusrclk2_in,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cpllfbclklost_out,
    cplllock_out,
    cpllrefclklost_out,
    dmonitorout_out,
    dmonitoroutclk_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    gtrefclkmonitor_out,
    gtytxn_out,
    gtytxp_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    pinrsrvdas_out,
    powerpresent_out,
    resetexception_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxcdrphdone_out,
    rxchanbondseq_out,
    rxchanisaligned_out,
    rxchanrealign_out,
    rxchbondo_out,
    rxckcaldone_out,
    rxclkcorcnt_out,
    rxcominitdet_out,
    rxcommadet_out,
    rxcomsasdet_out,
    rxcomwakedet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdataextendrsvd_out,
    rxdatavalid_out,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxheader_out,
    rxheadervalid_out,
    rxlfpstresetdet_out,
    rxlfpsu2lpexitdet_out,
    rxlfpsu3wakedet_out,
    rxmonitorout_out,
    rxosintdone_out,
    rxosintstarted_out,
    rxosintstrobedone_out,
    rxosintstrobestarted_out,
    rxoutclk_out,
    rxoutclkfabric_out,
    rxoutclkpcs_out,
    rxphaligndone_out,
    rxphalignerr_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxqpisenn_out,
    rxqpisenp_out,
    rxratedone_out,
    rxrecclkout_out,
    rxresetdone_out,
    rxsliderdy_out,
    rxslipdone_out,
    rxslipoutclkrdy_out,
    rxslippmardy_out,
    rxstartofseq_out,
    rxstatus_out,
    rxsyncdone_out,
    rxsyncout_out,
    rxvalid_out,
    txbufstatus_out,
    txcomfinish_out,
    txdccdone_out,
    txdlysresetdone_out,
    txoutclk_out,
    txoutclkfabric_out,
    txoutclkpcs_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txqpisenn_out,
    txqpisenp_out,
    txratedone_out,
    txresetdone_out,
    txsyncdone_out,
    txsyncout_out,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  input [0:0]gtwiz_userclk_tx_reset_in;
  input [0:0]gtwiz_userclk_tx_active_in;
  output [0:0]gtwiz_userclk_tx_srcclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk_out;
  output [0:0]gtwiz_userclk_tx_usrclk2_out;
  output [0:0]gtwiz_userclk_tx_active_out;
  input [0:0]gtwiz_userclk_rx_reset_in;
  input [0:0]gtwiz_userclk_rx_active_in;
  output [0:0]gtwiz_userclk_rx_srcclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk_out;
  output [0:0]gtwiz_userclk_rx_usrclk2_out;
  output [0:0]gtwiz_userclk_rx_active_out;
  input [0:0]gtwiz_buffbypass_tx_reset_in;
  input [0:0]gtwiz_buffbypass_tx_start_user_in;
  output [0:0]gtwiz_buffbypass_tx_done_out;
  output [0:0]gtwiz_buffbypass_tx_error_out;
  input [0:0]gtwiz_buffbypass_rx_reset_in;
  input [0:0]gtwiz_buffbypass_rx_start_user_in;
  output [0:0]gtwiz_buffbypass_rx_done_out;
  output [0:0]gtwiz_buffbypass_rx_error_out;
  input [0:0]gtwiz_reset_clk_freerun_in;
  input [0:0]gtwiz_reset_all_in;
  input [0:0]gtwiz_reset_tx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_tx_datapath_in;
  input [0:0]gtwiz_reset_rx_pll_and_datapath_in;
  input [0:0]gtwiz_reset_rx_datapath_in;
  input [0:0]gtwiz_reset_tx_done_in;
  input [0:0]gtwiz_reset_rx_done_in;
  input [0:0]gtwiz_reset_qpll0lock_in;
  input [0:0]gtwiz_reset_qpll1lock_in;
  output [0:0]gtwiz_reset_rx_cdr_stable_out;
  output [0:0]gtwiz_reset_tx_done_out;
  output [0:0]gtwiz_reset_rx_done_out;
  output [0:0]gtwiz_reset_qpll0reset_out;
  output [0:0]gtwiz_reset_qpll1reset_out;
  input [143:0]gtwiz_gthe3_cpll_cal_txoutclk_period_in;
  input [143:0]gtwiz_gthe3_cpll_cal_cnt_tol_in;
  input [7:0]gtwiz_gthe3_cpll_cal_bufg_ce_in;
  input [143:0]gtwiz_gthe4_cpll_cal_txoutclk_period_in;
  input [143:0]gtwiz_gthe4_cpll_cal_cnt_tol_in;
  input [7:0]gtwiz_gthe4_cpll_cal_bufg_ce_in;
  input [143:0]gtwiz_gtye4_cpll_cal_txoutclk_period_in;
  input [143:0]gtwiz_gtye4_cpll_cal_cnt_tol_in;
  input [7:0]gtwiz_gtye4_cpll_cal_bufg_ce_in;
  input [127:0]gtwiz_userdata_tx_in;
  output [127:0]gtwiz_userdata_rx_out;
  input [0:0]bgbypassb_in;
  input [0:0]bgmonitorenb_in;
  input [0:0]bgpdb_in;
  input [4:0]bgrcalovrd_in;
  input [0:0]bgrcalovrdenb_in;
  input [8:0]drpaddr_common_in;
  input [0:0]drpclk_common_in;
  input [15:0]drpdi_common_in;
  input [0:0]drpen_common_in;
  input [0:0]drpwe_common_in;
  input [0:0]gtgrefclk0_in;
  input [0:0]gtgrefclk1_in;
  input [0:0]gtnorthrefclk00_in;
  input [0:0]gtnorthrefclk01_in;
  input [0:0]gtnorthrefclk10_in;
  input [0:0]gtnorthrefclk11_in;
  input [0:0]gtrefclk00_in;
  input [0:0]gtrefclk01_in;
  input [0:0]gtrefclk10_in;
  input [0:0]gtrefclk11_in;
  input [0:0]gtsouthrefclk00_in;
  input [0:0]gtsouthrefclk01_in;
  input [0:0]gtsouthrefclk10_in;
  input [0:0]gtsouthrefclk11_in;
  input [0:0]pcierateqpll0_in;
  input [0:0]pcierateqpll1_in;
  input [7:0]pmarsvd0_in;
  input [7:0]pmarsvd1_in;
  input [0:0]qpll0clkrsvd0_in;
  input [0:0]qpll0clkrsvd1_in;
  input [0:0]qpll0fbdiv_in;
  input [0:0]qpll0lockdetclk_in;
  input [0:0]qpll0locken_in;
  input [0:0]qpll0pd_in;
  input [2:0]qpll0refclksel_in;
  input [0:0]qpll0reset_in;
  input [0:0]qpll1clkrsvd0_in;
  input [0:0]qpll1clkrsvd1_in;
  input [0:0]qpll1fbdiv_in;
  input [0:0]qpll1lockdetclk_in;
  input [0:0]qpll1locken_in;
  input [0:0]qpll1pd_in;
  input [2:0]qpll1refclksel_in;
  input [0:0]qpll1reset_in;
  input [7:0]qpllrsvd1_in;
  input [4:0]qpllrsvd2_in;
  input [4:0]qpllrsvd3_in;
  input [7:0]qpllrsvd4_in;
  input [0:0]rcalenb_in;
  input [0:0]sdm0data_in;
  input [0:0]sdm0reset_in;
  input [0:0]sdm0toggle_in;
  input [0:0]sdm0width_in;
  input [0:0]sdm1data_in;
  input [0:0]sdm1reset_in;
  input [0:0]sdm1toggle_in;
  input [0:0]sdm1width_in;
  input [0:0]tcongpi_in;
  input [0:0]tconpowerup_in;
  input [0:0]tconreset_in;
  input [0:0]tconrsvdin1_in;
  input [0:0]ubcfgstreamen_in;
  input [0:0]ubdo_in;
  input [0:0]ubdrdy_in;
  input [0:0]ubenable_in;
  input [0:0]ubgpi_in;
  input [0:0]ubintr_in;
  input [0:0]ubiolmbrst_in;
  input [0:0]ubmbrst_in;
  input [0:0]ubmdmcapture_in;
  input [0:0]ubmdmdbgrst_in;
  input [0:0]ubmdmdbgupdate_in;
  input [0:0]ubmdmregen_in;
  input [0:0]ubmdmshift_in;
  input [0:0]ubmdmsysrst_in;
  input [0:0]ubmdmtck_in;
  input [0:0]ubmdmtdi_in;
  output [15:0]drpdo_common_out;
  output [0:0]drprdy_common_out;
  output [7:0]pmarsvdout0_out;
  output [7:0]pmarsvdout1_out;
  output [0:0]qpll0fbclklost_out;
  output [0:0]qpll0lock_out;
  output [0:0]qpll0outclk_out;
  output [0:0]qpll0outrefclk_out;
  output [0:0]qpll0refclklost_out;
  output [0:0]qpll1fbclklost_out;
  output [0:0]qpll1lock_out;
  output [0:0]qpll1outclk_out;
  output [0:0]qpll1outrefclk_out;
  output [0:0]qpll1refclklost_out;
  output [7:0]qplldmonitor0_out;
  output [7:0]qplldmonitor1_out;
  output [0:0]refclkoutmonitor0_out;
  output [0:0]refclkoutmonitor1_out;
  output [1:0]rxrecclk0_sel_out;
  output [1:0]rxrecclk1_sel_out;
  output [0:0]rxrecclk0sel_out;
  output [0:0]rxrecclk1sel_out;
  output [0:0]sdm0finalout_out;
  output [0:0]sdm0testdata_out;
  output [0:0]sdm1finalout_out;
  output [0:0]sdm1testdata_out;
  output [0:0]tcongpo_out;
  output [0:0]tconrsvdout0_out;
  output [0:0]ubdaddr_out;
  output [0:0]ubden_out;
  output [0:0]ubdi_out;
  output [0:0]ubdwe_out;
  output [0:0]ubmdmtdo_out;
  output [0:0]ubrsvdout_out;
  output [0:0]ubtxuart_out;
  input [0:0]cdrstepdir_in;
  input [0:0]cdrstepsq_in;
  input [0:0]cdrstepsx_in;
  input [7:0]cfgreset_in;
  input [7:0]clkrsvd0_in;
  input [7:0]clkrsvd1_in;
  input [0:0]cpllfreqlock_in;
  input [7:0]cplllockdetclk_in;
  input [7:0]cplllocken_in;
  input [7:0]cpllpd_in;
  input [23:0]cpllrefclksel_in;
  input [7:0]cpllreset_in;
  input [7:0]dmonfiforeset_in;
  input [7:0]dmonitorclk_in;
  input [71:0]drpaddr_in;
  input [7:0]drpclk_in;
  input [127:0]drpdi_in;
  input [7:0]drpen_in;
  input [0:0]drprst_in;
  input [7:0]drpwe_in;
  input [0:0]elpcaldvorwren_in;
  input [0:0]elpcalpaorwren_in;
  input [7:0]evoddphicaldone_in;
  input [7:0]evoddphicalstart_in;
  input [7:0]evoddphidrden_in;
  input [7:0]evoddphidwren_in;
  input [7:0]evoddphixrden_in;
  input [7:0]evoddphixwren_in;
  input [7:0]eyescanmode_in;
  input [7:0]eyescanreset_in;
  input [7:0]eyescantrigger_in;
  input [0:0]freqos_in;
  input [7:0]gtgrefclk_in;
  input [7:0]gthrxn_in;
  input [7:0]gthrxp_in;
  input [7:0]gtnorthrefclk0_in;
  input [7:0]gtnorthrefclk1_in;
  input [7:0]gtrefclk0_in;
  input [7:0]gtrefclk1_in;
  input [7:0]gtresetsel_in;
  input [127:0]gtrsvd_in;
  input [7:0]gtrxreset_in;
  input [0:0]gtrxresetsel_in;
  input [7:0]gtsouthrefclk0_in;
  input [7:0]gtsouthrefclk1_in;
  input [7:0]gttxreset_in;
  input [0:0]gttxresetsel_in;
  input [0:0]incpctrl_in;
  input [0:0]gtyrxn_in;
  input [0:0]gtyrxp_in;
  input [23:0]loopback_in;
  input [0:0]looprsvd_in;
  input [7:0]lpbkrxtxseren_in;
  input [7:0]lpbktxrxseren_in;
  input [7:0]pcieeqrxeqadaptdone_in;
  input [7:0]pcierstidle_in;
  input [7:0]pciersttxsyncstart_in;
  input [7:0]pcieuserratedone_in;
  input [127:0]pcsrsvdin_in;
  input [39:0]pcsrsvdin2_in;
  input [39:0]pmarsvdin_in;
  input [7:0]qpll0clk_in;
  input [0:0]qpll0freqlock_in;
  input [7:0]qpll0refclk_in;
  input [7:0]qpll1clk_in;
  input [0:0]qpll1freqlock_in;
  input [7:0]qpll1refclk_in;
  input [7:0]resetovrd_in;
  input [7:0]rstclkentx_in;
  input [7:0]rx8b10ben_in;
  input [0:0]rxafecfoken_in;
  input [7:0]rxbufreset_in;
  input [7:0]rxcdrfreqreset_in;
  input [7:0]rxcdrhold_in;
  input [7:0]rxcdrovrden_in;
  input [7:0]rxcdrreset_in;
  input [7:0]rxcdrresetrsv_in;
  input [7:0]rxchbonden_in;
  input [39:0]rxchbondi_in;
  input [23:0]rxchbondlevel_in;
  input [7:0]rxchbondmaster_in;
  input [7:0]rxchbondslave_in;
  input [0:0]rxckcalreset_in;
  input [0:0]rxckcalstart_in;
  input [7:0]rxcommadeten_in;
  input [15:0]rxdfeagcctrl_in;
  input [0:0]rxdccforcestart_in;
  input [7:0]rxdfeagchold_in;
  input [7:0]rxdfeagcovrden_in;
  input [0:0]rxdfecfokfcnum_in;
  input [0:0]rxdfecfokfen_in;
  input [0:0]rxdfecfokfpulse_in;
  input [0:0]rxdfecfokhold_in;
  input [0:0]rxdfecfokovren_in;
  input [0:0]rxdfekhhold_in;
  input [0:0]rxdfekhovrden_in;
  input [7:0]rxdfelfhold_in;
  input [7:0]rxdfelfovrden_in;
  input [7:0]rxdfelpmreset_in;
  input [7:0]rxdfetap10hold_in;
  input [7:0]rxdfetap10ovrden_in;
  input [7:0]rxdfetap11hold_in;
  input [7:0]rxdfetap11ovrden_in;
  input [7:0]rxdfetap12hold_in;
  input [7:0]rxdfetap12ovrden_in;
  input [7:0]rxdfetap13hold_in;
  input [7:0]rxdfetap13ovrden_in;
  input [7:0]rxdfetap14hold_in;
  input [7:0]rxdfetap14ovrden_in;
  input [7:0]rxdfetap15hold_in;
  input [7:0]rxdfetap15ovrden_in;
  input [7:0]rxdfetap2hold_in;
  input [7:0]rxdfetap2ovrden_in;
  input [7:0]rxdfetap3hold_in;
  input [7:0]rxdfetap3ovrden_in;
  input [7:0]rxdfetap4hold_in;
  input [7:0]rxdfetap4ovrden_in;
  input [7:0]rxdfetap5hold_in;
  input [7:0]rxdfetap5ovrden_in;
  input [7:0]rxdfetap6hold_in;
  input [7:0]rxdfetap6ovrden_in;
  input [7:0]rxdfetap7hold_in;
  input [7:0]rxdfetap7ovrden_in;
  input [7:0]rxdfetap8hold_in;
  input [7:0]rxdfetap8ovrden_in;
  input [7:0]rxdfetap9hold_in;
  input [7:0]rxdfetap9ovrden_in;
  input [7:0]rxdfeuthold_in;
  input [7:0]rxdfeutovrden_in;
  input [7:0]rxdfevphold_in;
  input [7:0]rxdfevpovrden_in;
  input [7:0]rxdfevsen_in;
  input [7:0]rxdfexyden_in;
  input [7:0]rxdlybypass_in;
  input [7:0]rxdlyen_in;
  input [7:0]rxdlyovrden_in;
  input [7:0]rxdlysreset_in;
  input [15:0]rxelecidlemode_in;
  input [0:0]rxeqtraining_in;
  input [7:0]rxgearboxslip_in;
  input [7:0]rxlatclk_in;
  input [7:0]rxlpmen_in;
  input [7:0]rxlpmgchold_in;
  input [7:0]rxlpmgcovrden_in;
  input [7:0]rxlpmhfhold_in;
  input [7:0]rxlpmhfovrden_in;
  input [7:0]rxlpmlfhold_in;
  input [7:0]rxlpmlfklovrden_in;
  input [7:0]rxlpmoshold_in;
  input [7:0]rxlpmosovrden_in;
  input [7:0]rxmcommaalignen_in;
  input [15:0]rxmonitorsel_in;
  input [7:0]rxoobreset_in;
  input [7:0]rxoscalreset_in;
  input [7:0]rxoshold_in;
  input [31:0]rxosintcfg_in;
  input [7:0]rxosinten_in;
  input [7:0]rxosinthold_in;
  input [7:0]rxosintovrden_in;
  input [7:0]rxosintstrobe_in;
  input [7:0]rxosinttestovrden_in;
  input [7:0]rxosovrden_in;
  input [23:0]rxoutclksel_in;
  input [7:0]rxpcommaalignen_in;
  input [7:0]rxpcsreset_in;
  input [15:0]rxpd_in;
  input [7:0]rxphalign_in;
  input [7:0]rxphalignen_in;
  input [7:0]rxphdlypd_in;
  input [7:0]rxphdlyreset_in;
  input [7:0]rxphovrden_in;
  input [15:0]rxpllclksel_in;
  input [7:0]rxpmareset_in;
  input [7:0]rxpolarity_in;
  input [7:0]rxprbscntreset_in;
  input [31:0]rxprbssel_in;
  input [7:0]rxprogdivreset_in;
  input [7:0]rxqpien_in;
  input [23:0]rxrate_in;
  input [7:0]rxratemode_in;
  input [7:0]rxslide_in;
  input [7:0]rxslipoutclk_in;
  input [7:0]rxslippma_in;
  input [7:0]rxsyncallin_in;
  input [7:0]rxsyncin_in;
  input [7:0]rxsyncmode_in;
  input [15:0]rxsysclksel_in;
  input [0:0]rxtermination_in;
  input [7:0]rxuserrdy_in;
  input [7:0]rxusrclk_in;
  input [7:0]rxusrclk2_in;
  input [7:0]sigvalidclk_in;
  input [159:0]tstin_in;
  input [63:0]tx8b10bbypass_in;
  input [7:0]tx8b10ben_in;
  input [23:0]txbufdiffctrl_in;
  input [7:0]txcominit_in;
  input [7:0]txcomsas_in;
  input [7:0]txcomwake_in;
  input [127:0]txctrl0_in;
  input [127:0]txctrl1_in;
  input [63:0]txctrl2_in;
  input [1023:0]txdata_in;
  input [63:0]txdataextendrsvd_in;
  input [0:0]txdccforcestart_in;
  input [0:0]txdccreset_in;
  input [7:0]txdeemph_in;
  input [7:0]txdetectrx_in;
  input [31:0]txdiffctrl_in;
  input [7:0]txdiffpd_in;
  input [7:0]txdlybypass_in;
  input [7:0]txdlyen_in;
  input [7:0]txdlyhold_in;
  input [7:0]txdlyovrden_in;
  input [7:0]txdlysreset_in;
  input [7:0]txdlyupdown_in;
  input [7:0]txelecidle_in;
  input [0:0]txelforcestart_in;
  input [47:0]txheader_in;
  input [7:0]txinhibit_in;
  input [7:0]txlatclk_in;
  input [0:0]txlfpstreset_in;
  input [0:0]txlfpsu2lpexit_in;
  input [0:0]txlfpsu3wake_in;
  input [55:0]txmaincursor_in;
  input [23:0]txmargin_in;
  input [0:0]txmuxdcdexhold_in;
  input [0:0]txmuxdcdorwren_in;
  input [0:0]txoneszeros_in;
  input [23:0]txoutclksel_in;
  input [7:0]txpcsreset_in;
  input [15:0]txpd_in;
  input [7:0]txpdelecidlemode_in;
  input [7:0]txphalign_in;
  input [7:0]txphalignen_in;
  input [7:0]txphdlypd_in;
  input [7:0]txphdlyreset_in;
  input [7:0]txphdlytstclk_in;
  input [7:0]txphinit_in;
  input [7:0]txphovrden_in;
  input [7:0]txpippmen_in;
  input [7:0]txpippmovrden_in;
  input [7:0]txpippmpd_in;
  input [7:0]txpippmsel_in;
  input [39:0]txpippmstepsize_in;
  input [7:0]txpisopd_in;
  input [15:0]txpllclksel_in;
  input [7:0]txpmareset_in;
  input [7:0]txpolarity_in;
  input [39:0]txpostcursor_in;
  input [7:0]txpostcursorinv_in;
  input [7:0]txprbsforceerr_in;
  input [31:0]txprbssel_in;
  input [39:0]txprecursor_in;
  input [7:0]txprecursorinv_in;
  input [7:0]txprogdivreset_in;
  input [7:0]txqpibiasen_in;
  input [7:0]txqpistrongpdown_in;
  input [7:0]txqpiweakpup_in;
  input [23:0]txrate_in;
  input [7:0]txratemode_in;
  input [55:0]txsequence_in;
  input [7:0]txswing_in;
  input [7:0]txsyncallin_in;
  input [7:0]txsyncin_in;
  input [7:0]txsyncmode_in;
  input [15:0]txsysclksel_in;
  input [7:0]txuserrdy_in;
  input [7:0]txusrclk_in;
  input [7:0]txusrclk2_in;
  output [23:0]bufgtce_out;
  output [23:0]bufgtcemask_out;
  output [71:0]bufgtdiv_out;
  output [23:0]bufgtreset_out;
  output [23:0]bufgtrstmask_out;
  output [7:0]cpllfbclklost_out;
  output [7:0]cplllock_out;
  output [7:0]cpllrefclklost_out;
  output [135:0]dmonitorout_out;
  output [0:0]dmonitoroutclk_out;
  output [127:0]drpdo_out;
  output [7:0]drprdy_out;
  output [7:0]eyescandataerror_out;
  output [7:0]gthtxn_out;
  output [7:0]gthtxp_out;
  output [7:0]gtpowergood_out;
  output [7:0]gtrefclkmonitor_out;
  output [0:0]gtytxn_out;
  output [0:0]gtytxp_out;
  output [7:0]pcierategen3_out;
  output [7:0]pcierateidle_out;
  output [15:0]pcierateqpllpd_out;
  output [15:0]pcierateqpllreset_out;
  output [7:0]pciesynctxsyncdone_out;
  output [7:0]pcieusergen3rdy_out;
  output [7:0]pcieuserphystatusrst_out;
  output [7:0]pcieuserratestart_out;
  output [95:0]pcsrsvdout_out;
  output [7:0]phystatus_out;
  output [63:0]pinrsrvdas_out;
  output [0:0]powerpresent_out;
  output [7:0]resetexception_out;
  output [23:0]rxbufstatus_out;
  output [7:0]rxbyteisaligned_out;
  output [7:0]rxbyterealign_out;
  output [7:0]rxcdrlock_out;
  output [7:0]rxcdrphdone_out;
  output [7:0]rxchanbondseq_out;
  output [7:0]rxchanisaligned_out;
  output [7:0]rxchanrealign_out;
  output [39:0]rxchbondo_out;
  output [0:0]rxckcaldone_out;
  output [15:0]rxclkcorcnt_out;
  output [7:0]rxcominitdet_out;
  output [7:0]rxcommadet_out;
  output [7:0]rxcomsasdet_out;
  output [7:0]rxcomwakedet_out;
  output [127:0]rxctrl0_out;
  output [127:0]rxctrl1_out;
  output [63:0]rxctrl2_out;
  output [63:0]rxctrl3_out;
  output [1023:0]rxdata_out;
  output [63:0]rxdataextendrsvd_out;
  output [15:0]rxdatavalid_out;
  output [7:0]rxdlysresetdone_out;
  output [7:0]rxelecidle_out;
  output [47:0]rxheader_out;
  output [15:0]rxheadervalid_out;
  output [0:0]rxlfpstresetdet_out;
  output [0:0]rxlfpsu2lpexitdet_out;
  output [0:0]rxlfpsu3wakedet_out;
  output [55:0]rxmonitorout_out;
  output [7:0]rxosintdone_out;
  output [7:0]rxosintstarted_out;
  output [7:0]rxosintstrobedone_out;
  output [7:0]rxosintstrobestarted_out;
  output [7:0]rxoutclk_out;
  output [7:0]rxoutclkfabric_out;
  output [7:0]rxoutclkpcs_out;
  output [7:0]rxphaligndone_out;
  output [7:0]rxphalignerr_out;
  output [7:0]rxpmaresetdone_out;
  output [7:0]rxprbserr_out;
  output [7:0]rxprbslocked_out;
  output [7:0]rxprgdivresetdone_out;
  output [7:0]rxqpisenn_out;
  output [7:0]rxqpisenp_out;
  output [7:0]rxratedone_out;
  output [7:0]rxrecclkout_out;
  output [7:0]rxresetdone_out;
  output [7:0]rxsliderdy_out;
  output [7:0]rxslipdone_out;
  output [7:0]rxslipoutclkrdy_out;
  output [7:0]rxslippmardy_out;
  output [15:0]rxstartofseq_out;
  output [23:0]rxstatus_out;
  output [7:0]rxsyncdone_out;
  output [7:0]rxsyncout_out;
  output [7:0]rxvalid_out;
  output [15:0]txbufstatus_out;
  output [7:0]txcomfinish_out;
  output [0:0]txdccdone_out;
  output [7:0]txdlysresetdone_out;
  output [7:0]txoutclk_out;
  output [7:0]txoutclkfabric_out;
  output [7:0]txoutclkpcs_out;
  output [7:0]txphaligndone_out;
  output [7:0]txphinitdone_out;
  output [7:0]txpmaresetdone_out;
  output [7:0]txprgdivresetdone_out;
  output [7:0]txqpisenn_out;
  output [7:0]txqpisenp_out;
  output [7:0]txratedone_out;
  output [7:0]txresetdone_out;
  output [7:0]txsyncdone_out;
  output [7:0]txsyncout_out;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire \<const0> ;
  wire [21:21]\^bufgtce_out ;
  wire [21:21]\^bufgtcemask_out ;
  wire [71:63]\^bufgtdiv_out ;
  wire [21:21]\^bufgtreset_out ;
  wire [21:21]\^bufgtrstmask_out ;
  wire [7:0]cplllock_out;
  wire [7:0]cpllpd_in;
  wire [7:0]dmonitorclk_in;
  wire [7:0]gthrxn_in;
  wire [7:0]gthrxp_in;
  wire [7:0]gthtxn_out;
  wire [7:0]gthtxp_out;
  wire [7:0]gtpowergood_out;
  wire [7:0]gtrefclk0_in;
  wire [7:0]gtrxreset_in;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [7:0]pcierategen3_out;
  wire [7:0]pcierstidle_in;
  wire [7:0]pciersttxsyncstart_in;
  wire [7:0]pciesynctxsyncdone_out;
  wire [7:0]phystatus_out;
  wire [7:0]rx8b10ben_in;
  wire [7:0]rxcdrhold_in;
  wire [117:0]\^rxctrl0_out ;
  wire [911:0]\^rxdata_out ;
  wire [7:0]rxelecidle_out;
  wire [7:0]rxlpmen_in;
  wire [15:0]rxpd_in;
  wire [7:0]rxpolarity_in;
  wire [7:0]rxprogdivreset_in;
  wire [23:0]rxrate_in;
  wire [7:0]rxresetdone_out;
  wire [23:0]rxstatus_out;
  wire [7:0]rxuserrdy_in;
  wire [7:0]rxusrclk_in;
  wire [7:0]rxvalid_out;
  wire [127:0]txctrl0_in;
  wire [127:0]txctrl1_in;
  wire [63:0]txctrl2_in;
  wire [1023:0]txdata_in;
  wire [7:0]txdeemph_in;
  wire [7:0]txdetectrx_in;
  wire [7:0]txelecidle_in;
  wire [55:0]txmaincursor_in;
  wire [23:0]txmargin_in;
  wire [7:7]\^txoutclk_out ;
  wire [23:0]txoutclksel_in;
  wire [7:0]txphaligndone_out;
  wire [7:0]txphdlypd_in;
  wire [7:1]\^txpmaresetdone_out ;
  wire [39:0]txpostcursor_in;
  wire [39:0]txprecursor_in;
  wire [7:0]txprgdivresetdone_out;
  wire [7:0]txresetdone_out;
  wire [7:0]txswing_in;
  wire [7:0]txsyncallin_in;

  assign bufgtce_out[23] = \<const0> ;
  assign bufgtce_out[22] = \<const0> ;
  assign bufgtce_out[21] = \^bufgtce_out [21];
  assign bufgtce_out[20] = \<const0> ;
  assign bufgtce_out[19] = \<const0> ;
  assign bufgtce_out[18] = \<const0> ;
  assign bufgtce_out[17] = \<const0> ;
  assign bufgtce_out[16] = \<const0> ;
  assign bufgtce_out[15] = \<const0> ;
  assign bufgtce_out[14] = \<const0> ;
  assign bufgtce_out[13] = \<const0> ;
  assign bufgtce_out[12] = \<const0> ;
  assign bufgtce_out[11] = \<const0> ;
  assign bufgtce_out[10] = \<const0> ;
  assign bufgtce_out[9] = \<const0> ;
  assign bufgtce_out[8] = \<const0> ;
  assign bufgtce_out[7] = \<const0> ;
  assign bufgtce_out[6] = \<const0> ;
  assign bufgtce_out[5] = \<const0> ;
  assign bufgtce_out[4] = \<const0> ;
  assign bufgtce_out[3] = \<const0> ;
  assign bufgtce_out[2] = \<const0> ;
  assign bufgtce_out[1] = \<const0> ;
  assign bufgtce_out[0] = \<const0> ;
  assign bufgtcemask_out[23] = \<const0> ;
  assign bufgtcemask_out[22] = \<const0> ;
  assign bufgtcemask_out[21] = \^bufgtcemask_out [21];
  assign bufgtcemask_out[20] = \<const0> ;
  assign bufgtcemask_out[19] = \<const0> ;
  assign bufgtcemask_out[18] = \<const0> ;
  assign bufgtcemask_out[17] = \<const0> ;
  assign bufgtcemask_out[16] = \<const0> ;
  assign bufgtcemask_out[15] = \<const0> ;
  assign bufgtcemask_out[14] = \<const0> ;
  assign bufgtcemask_out[13] = \<const0> ;
  assign bufgtcemask_out[12] = \<const0> ;
  assign bufgtcemask_out[11] = \<const0> ;
  assign bufgtcemask_out[10] = \<const0> ;
  assign bufgtcemask_out[9] = \<const0> ;
  assign bufgtcemask_out[8] = \<const0> ;
  assign bufgtcemask_out[7] = \<const0> ;
  assign bufgtcemask_out[6] = \<const0> ;
  assign bufgtcemask_out[5] = \<const0> ;
  assign bufgtcemask_out[4] = \<const0> ;
  assign bufgtcemask_out[3] = \<const0> ;
  assign bufgtcemask_out[2] = \<const0> ;
  assign bufgtcemask_out[1] = \<const0> ;
  assign bufgtcemask_out[0] = \<const0> ;
  assign bufgtdiv_out[71:63] = \^bufgtdiv_out [71:63];
  assign bufgtdiv_out[62] = \<const0> ;
  assign bufgtdiv_out[61] = \<const0> ;
  assign bufgtdiv_out[60] = \<const0> ;
  assign bufgtdiv_out[59] = \<const0> ;
  assign bufgtdiv_out[58] = \<const0> ;
  assign bufgtdiv_out[57] = \<const0> ;
  assign bufgtdiv_out[56] = \<const0> ;
  assign bufgtdiv_out[55] = \<const0> ;
  assign bufgtdiv_out[54] = \<const0> ;
  assign bufgtdiv_out[53] = \<const0> ;
  assign bufgtdiv_out[52] = \<const0> ;
  assign bufgtdiv_out[51] = \<const0> ;
  assign bufgtdiv_out[50] = \<const0> ;
  assign bufgtdiv_out[49] = \<const0> ;
  assign bufgtdiv_out[48] = \<const0> ;
  assign bufgtdiv_out[47] = \<const0> ;
  assign bufgtdiv_out[46] = \<const0> ;
  assign bufgtdiv_out[45] = \<const0> ;
  assign bufgtdiv_out[44] = \<const0> ;
  assign bufgtdiv_out[43] = \<const0> ;
  assign bufgtdiv_out[42] = \<const0> ;
  assign bufgtdiv_out[41] = \<const0> ;
  assign bufgtdiv_out[40] = \<const0> ;
  assign bufgtdiv_out[39] = \<const0> ;
  assign bufgtdiv_out[38] = \<const0> ;
  assign bufgtdiv_out[37] = \<const0> ;
  assign bufgtdiv_out[36] = \<const0> ;
  assign bufgtdiv_out[35] = \<const0> ;
  assign bufgtdiv_out[34] = \<const0> ;
  assign bufgtdiv_out[33] = \<const0> ;
  assign bufgtdiv_out[32] = \<const0> ;
  assign bufgtdiv_out[31] = \<const0> ;
  assign bufgtdiv_out[30] = \<const0> ;
  assign bufgtdiv_out[29] = \<const0> ;
  assign bufgtdiv_out[28] = \<const0> ;
  assign bufgtdiv_out[27] = \<const0> ;
  assign bufgtdiv_out[26] = \<const0> ;
  assign bufgtdiv_out[25] = \<const0> ;
  assign bufgtdiv_out[24] = \<const0> ;
  assign bufgtdiv_out[23] = \<const0> ;
  assign bufgtdiv_out[22] = \<const0> ;
  assign bufgtdiv_out[21] = \<const0> ;
  assign bufgtdiv_out[20] = \<const0> ;
  assign bufgtdiv_out[19] = \<const0> ;
  assign bufgtdiv_out[18] = \<const0> ;
  assign bufgtdiv_out[17] = \<const0> ;
  assign bufgtdiv_out[16] = \<const0> ;
  assign bufgtdiv_out[15] = \<const0> ;
  assign bufgtdiv_out[14] = \<const0> ;
  assign bufgtdiv_out[13] = \<const0> ;
  assign bufgtdiv_out[12] = \<const0> ;
  assign bufgtdiv_out[11] = \<const0> ;
  assign bufgtdiv_out[10] = \<const0> ;
  assign bufgtdiv_out[9] = \<const0> ;
  assign bufgtdiv_out[8] = \<const0> ;
  assign bufgtdiv_out[7] = \<const0> ;
  assign bufgtdiv_out[6] = \<const0> ;
  assign bufgtdiv_out[5] = \<const0> ;
  assign bufgtdiv_out[4] = \<const0> ;
  assign bufgtdiv_out[3] = \<const0> ;
  assign bufgtdiv_out[2] = \<const0> ;
  assign bufgtdiv_out[1] = \<const0> ;
  assign bufgtdiv_out[0] = \<const0> ;
  assign bufgtreset_out[23] = \<const0> ;
  assign bufgtreset_out[22] = \<const0> ;
  assign bufgtreset_out[21] = \^bufgtreset_out [21];
  assign bufgtreset_out[20] = \<const0> ;
  assign bufgtreset_out[19] = \<const0> ;
  assign bufgtreset_out[18] = \<const0> ;
  assign bufgtreset_out[17] = \<const0> ;
  assign bufgtreset_out[16] = \<const0> ;
  assign bufgtreset_out[15] = \<const0> ;
  assign bufgtreset_out[14] = \<const0> ;
  assign bufgtreset_out[13] = \<const0> ;
  assign bufgtreset_out[12] = \<const0> ;
  assign bufgtreset_out[11] = \<const0> ;
  assign bufgtreset_out[10] = \<const0> ;
  assign bufgtreset_out[9] = \<const0> ;
  assign bufgtreset_out[8] = \<const0> ;
  assign bufgtreset_out[7] = \<const0> ;
  assign bufgtreset_out[6] = \<const0> ;
  assign bufgtreset_out[5] = \<const0> ;
  assign bufgtreset_out[4] = \<const0> ;
  assign bufgtreset_out[3] = \<const0> ;
  assign bufgtreset_out[2] = \<const0> ;
  assign bufgtreset_out[1] = \<const0> ;
  assign bufgtreset_out[0] = \<const0> ;
  assign bufgtrstmask_out[23] = \<const0> ;
  assign bufgtrstmask_out[22] = \<const0> ;
  assign bufgtrstmask_out[21] = \^bufgtrstmask_out [21];
  assign bufgtrstmask_out[20] = \<const0> ;
  assign bufgtrstmask_out[19] = \<const0> ;
  assign bufgtrstmask_out[18] = \<const0> ;
  assign bufgtrstmask_out[17] = \<const0> ;
  assign bufgtrstmask_out[16] = \<const0> ;
  assign bufgtrstmask_out[15] = \<const0> ;
  assign bufgtrstmask_out[14] = \<const0> ;
  assign bufgtrstmask_out[13] = \<const0> ;
  assign bufgtrstmask_out[12] = \<const0> ;
  assign bufgtrstmask_out[11] = \<const0> ;
  assign bufgtrstmask_out[10] = \<const0> ;
  assign bufgtrstmask_out[9] = \<const0> ;
  assign bufgtrstmask_out[8] = \<const0> ;
  assign bufgtrstmask_out[7] = \<const0> ;
  assign bufgtrstmask_out[6] = \<const0> ;
  assign bufgtrstmask_out[5] = \<const0> ;
  assign bufgtrstmask_out[4] = \<const0> ;
  assign bufgtrstmask_out[3] = \<const0> ;
  assign bufgtrstmask_out[2] = \<const0> ;
  assign bufgtrstmask_out[1] = \<const0> ;
  assign bufgtrstmask_out[0] = \<const0> ;
  assign cpllfbclklost_out[7] = \<const0> ;
  assign cpllfbclklost_out[6] = \<const0> ;
  assign cpllfbclklost_out[5] = \<const0> ;
  assign cpllfbclklost_out[4] = \<const0> ;
  assign cpllfbclklost_out[3] = \<const0> ;
  assign cpllfbclklost_out[2] = \<const0> ;
  assign cpllfbclklost_out[1] = \<const0> ;
  assign cpllfbclklost_out[0] = \<const0> ;
  assign cpllrefclklost_out[7] = \<const0> ;
  assign cpllrefclklost_out[6] = \<const0> ;
  assign cpllrefclklost_out[5] = \<const0> ;
  assign cpllrefclklost_out[4] = \<const0> ;
  assign cpllrefclklost_out[3] = \<const0> ;
  assign cpllrefclklost_out[2] = \<const0> ;
  assign cpllrefclklost_out[1] = \<const0> ;
  assign cpllrefclklost_out[0] = \<const0> ;
  assign dmonitorout_out[135] = \<const0> ;
  assign dmonitorout_out[134] = \<const0> ;
  assign dmonitorout_out[133] = \<const0> ;
  assign dmonitorout_out[132] = \<const0> ;
  assign dmonitorout_out[131] = \<const0> ;
  assign dmonitorout_out[130] = \<const0> ;
  assign dmonitorout_out[129] = \<const0> ;
  assign dmonitorout_out[128] = \<const0> ;
  assign dmonitorout_out[127] = \<const0> ;
  assign dmonitorout_out[126] = \<const0> ;
  assign dmonitorout_out[125] = \<const0> ;
  assign dmonitorout_out[124] = \<const0> ;
  assign dmonitorout_out[123] = \<const0> ;
  assign dmonitorout_out[122] = \<const0> ;
  assign dmonitorout_out[121] = \<const0> ;
  assign dmonitorout_out[120] = \<const0> ;
  assign dmonitorout_out[119] = \<const0> ;
  assign dmonitorout_out[118] = \<const0> ;
  assign dmonitorout_out[117] = \<const0> ;
  assign dmonitorout_out[116] = \<const0> ;
  assign dmonitorout_out[115] = \<const0> ;
  assign dmonitorout_out[114] = \<const0> ;
  assign dmonitorout_out[113] = \<const0> ;
  assign dmonitorout_out[112] = \<const0> ;
  assign dmonitorout_out[111] = \<const0> ;
  assign dmonitorout_out[110] = \<const0> ;
  assign dmonitorout_out[109] = \<const0> ;
  assign dmonitorout_out[108] = \<const0> ;
  assign dmonitorout_out[107] = \<const0> ;
  assign dmonitorout_out[106] = \<const0> ;
  assign dmonitorout_out[105] = \<const0> ;
  assign dmonitorout_out[104] = \<const0> ;
  assign dmonitorout_out[103] = \<const0> ;
  assign dmonitorout_out[102] = \<const0> ;
  assign dmonitorout_out[101] = \<const0> ;
  assign dmonitorout_out[100] = \<const0> ;
  assign dmonitorout_out[99] = \<const0> ;
  assign dmonitorout_out[98] = \<const0> ;
  assign dmonitorout_out[97] = \<const0> ;
  assign dmonitorout_out[96] = \<const0> ;
  assign dmonitorout_out[95] = \<const0> ;
  assign dmonitorout_out[94] = \<const0> ;
  assign dmonitorout_out[93] = \<const0> ;
  assign dmonitorout_out[92] = \<const0> ;
  assign dmonitorout_out[91] = \<const0> ;
  assign dmonitorout_out[90] = \<const0> ;
  assign dmonitorout_out[89] = \<const0> ;
  assign dmonitorout_out[88] = \<const0> ;
  assign dmonitorout_out[87] = \<const0> ;
  assign dmonitorout_out[86] = \<const0> ;
  assign dmonitorout_out[85] = \<const0> ;
  assign dmonitorout_out[84] = \<const0> ;
  assign dmonitorout_out[83] = \<const0> ;
  assign dmonitorout_out[82] = \<const0> ;
  assign dmonitorout_out[81] = \<const0> ;
  assign dmonitorout_out[80] = \<const0> ;
  assign dmonitorout_out[79] = \<const0> ;
  assign dmonitorout_out[78] = \<const0> ;
  assign dmonitorout_out[77] = \<const0> ;
  assign dmonitorout_out[76] = \<const0> ;
  assign dmonitorout_out[75] = \<const0> ;
  assign dmonitorout_out[74] = \<const0> ;
  assign dmonitorout_out[73] = \<const0> ;
  assign dmonitorout_out[72] = \<const0> ;
  assign dmonitorout_out[71] = \<const0> ;
  assign dmonitorout_out[70] = \<const0> ;
  assign dmonitorout_out[69] = \<const0> ;
  assign dmonitorout_out[68] = \<const0> ;
  assign dmonitorout_out[67] = \<const0> ;
  assign dmonitorout_out[66] = \<const0> ;
  assign dmonitorout_out[65] = \<const0> ;
  assign dmonitorout_out[64] = \<const0> ;
  assign dmonitorout_out[63] = \<const0> ;
  assign dmonitorout_out[62] = \<const0> ;
  assign dmonitorout_out[61] = \<const0> ;
  assign dmonitorout_out[60] = \<const0> ;
  assign dmonitorout_out[59] = \<const0> ;
  assign dmonitorout_out[58] = \<const0> ;
  assign dmonitorout_out[57] = \<const0> ;
  assign dmonitorout_out[56] = \<const0> ;
  assign dmonitorout_out[55] = \<const0> ;
  assign dmonitorout_out[54] = \<const0> ;
  assign dmonitorout_out[53] = \<const0> ;
  assign dmonitorout_out[52] = \<const0> ;
  assign dmonitorout_out[51] = \<const0> ;
  assign dmonitorout_out[50] = \<const0> ;
  assign dmonitorout_out[49] = \<const0> ;
  assign dmonitorout_out[48] = \<const0> ;
  assign dmonitorout_out[47] = \<const0> ;
  assign dmonitorout_out[46] = \<const0> ;
  assign dmonitorout_out[45] = \<const0> ;
  assign dmonitorout_out[44] = \<const0> ;
  assign dmonitorout_out[43] = \<const0> ;
  assign dmonitorout_out[42] = \<const0> ;
  assign dmonitorout_out[41] = \<const0> ;
  assign dmonitorout_out[40] = \<const0> ;
  assign dmonitorout_out[39] = \<const0> ;
  assign dmonitorout_out[38] = \<const0> ;
  assign dmonitorout_out[37] = \<const0> ;
  assign dmonitorout_out[36] = \<const0> ;
  assign dmonitorout_out[35] = \<const0> ;
  assign dmonitorout_out[34] = \<const0> ;
  assign dmonitorout_out[33] = \<const0> ;
  assign dmonitorout_out[32] = \<const0> ;
  assign dmonitorout_out[31] = \<const0> ;
  assign dmonitorout_out[30] = \<const0> ;
  assign dmonitorout_out[29] = \<const0> ;
  assign dmonitorout_out[28] = \<const0> ;
  assign dmonitorout_out[27] = \<const0> ;
  assign dmonitorout_out[26] = \<const0> ;
  assign dmonitorout_out[25] = \<const0> ;
  assign dmonitorout_out[24] = \<const0> ;
  assign dmonitorout_out[23] = \<const0> ;
  assign dmonitorout_out[22] = \<const0> ;
  assign dmonitorout_out[21] = \<const0> ;
  assign dmonitorout_out[20] = \<const0> ;
  assign dmonitorout_out[19] = \<const0> ;
  assign dmonitorout_out[18] = \<const0> ;
  assign dmonitorout_out[17] = \<const0> ;
  assign dmonitorout_out[16] = \<const0> ;
  assign dmonitorout_out[15] = \<const0> ;
  assign dmonitorout_out[14] = \<const0> ;
  assign dmonitorout_out[13] = \<const0> ;
  assign dmonitorout_out[12] = \<const0> ;
  assign dmonitorout_out[11] = \<const0> ;
  assign dmonitorout_out[10] = \<const0> ;
  assign dmonitorout_out[9] = \<const0> ;
  assign dmonitorout_out[8] = \<const0> ;
  assign dmonitorout_out[7] = \<const0> ;
  assign dmonitorout_out[6] = \<const0> ;
  assign dmonitorout_out[5] = \<const0> ;
  assign dmonitorout_out[4] = \<const0> ;
  assign dmonitorout_out[3] = \<const0> ;
  assign dmonitorout_out[2] = \<const0> ;
  assign dmonitorout_out[1] = \<const0> ;
  assign dmonitorout_out[0] = \<const0> ;
  assign dmonitoroutclk_out[0] = \<const0> ;
  assign drpdo_common_out[15] = \<const0> ;
  assign drpdo_common_out[14] = \<const0> ;
  assign drpdo_common_out[13] = \<const0> ;
  assign drpdo_common_out[12] = \<const0> ;
  assign drpdo_common_out[11] = \<const0> ;
  assign drpdo_common_out[10] = \<const0> ;
  assign drpdo_common_out[9] = \<const0> ;
  assign drpdo_common_out[8] = \<const0> ;
  assign drpdo_common_out[7] = \<const0> ;
  assign drpdo_common_out[6] = \<const0> ;
  assign drpdo_common_out[5] = \<const0> ;
  assign drpdo_common_out[4] = \<const0> ;
  assign drpdo_common_out[3] = \<const0> ;
  assign drpdo_common_out[2] = \<const0> ;
  assign drpdo_common_out[1] = \<const0> ;
  assign drpdo_common_out[0] = \<const0> ;
  assign drpdo_out[127] = \<const0> ;
  assign drpdo_out[126] = \<const0> ;
  assign drpdo_out[125] = \<const0> ;
  assign drpdo_out[124] = \<const0> ;
  assign drpdo_out[123] = \<const0> ;
  assign drpdo_out[122] = \<const0> ;
  assign drpdo_out[121] = \<const0> ;
  assign drpdo_out[120] = \<const0> ;
  assign drpdo_out[119] = \<const0> ;
  assign drpdo_out[118] = \<const0> ;
  assign drpdo_out[117] = \<const0> ;
  assign drpdo_out[116] = \<const0> ;
  assign drpdo_out[115] = \<const0> ;
  assign drpdo_out[114] = \<const0> ;
  assign drpdo_out[113] = \<const0> ;
  assign drpdo_out[112] = \<const0> ;
  assign drpdo_out[111] = \<const0> ;
  assign drpdo_out[110] = \<const0> ;
  assign drpdo_out[109] = \<const0> ;
  assign drpdo_out[108] = \<const0> ;
  assign drpdo_out[107] = \<const0> ;
  assign drpdo_out[106] = \<const0> ;
  assign drpdo_out[105] = \<const0> ;
  assign drpdo_out[104] = \<const0> ;
  assign drpdo_out[103] = \<const0> ;
  assign drpdo_out[102] = \<const0> ;
  assign drpdo_out[101] = \<const0> ;
  assign drpdo_out[100] = \<const0> ;
  assign drpdo_out[99] = \<const0> ;
  assign drpdo_out[98] = \<const0> ;
  assign drpdo_out[97] = \<const0> ;
  assign drpdo_out[96] = \<const0> ;
  assign drpdo_out[95] = \<const0> ;
  assign drpdo_out[94] = \<const0> ;
  assign drpdo_out[93] = \<const0> ;
  assign drpdo_out[92] = \<const0> ;
  assign drpdo_out[91] = \<const0> ;
  assign drpdo_out[90] = \<const0> ;
  assign drpdo_out[89] = \<const0> ;
  assign drpdo_out[88] = \<const0> ;
  assign drpdo_out[87] = \<const0> ;
  assign drpdo_out[86] = \<const0> ;
  assign drpdo_out[85] = \<const0> ;
  assign drpdo_out[84] = \<const0> ;
  assign drpdo_out[83] = \<const0> ;
  assign drpdo_out[82] = \<const0> ;
  assign drpdo_out[81] = \<const0> ;
  assign drpdo_out[80] = \<const0> ;
  assign drpdo_out[79] = \<const0> ;
  assign drpdo_out[78] = \<const0> ;
  assign drpdo_out[77] = \<const0> ;
  assign drpdo_out[76] = \<const0> ;
  assign drpdo_out[75] = \<const0> ;
  assign drpdo_out[74] = \<const0> ;
  assign drpdo_out[73] = \<const0> ;
  assign drpdo_out[72] = \<const0> ;
  assign drpdo_out[71] = \<const0> ;
  assign drpdo_out[70] = \<const0> ;
  assign drpdo_out[69] = \<const0> ;
  assign drpdo_out[68] = \<const0> ;
  assign drpdo_out[67] = \<const0> ;
  assign drpdo_out[66] = \<const0> ;
  assign drpdo_out[65] = \<const0> ;
  assign drpdo_out[64] = \<const0> ;
  assign drpdo_out[63] = \<const0> ;
  assign drpdo_out[62] = \<const0> ;
  assign drpdo_out[61] = \<const0> ;
  assign drpdo_out[60] = \<const0> ;
  assign drpdo_out[59] = \<const0> ;
  assign drpdo_out[58] = \<const0> ;
  assign drpdo_out[57] = \<const0> ;
  assign drpdo_out[56] = \<const0> ;
  assign drpdo_out[55] = \<const0> ;
  assign drpdo_out[54] = \<const0> ;
  assign drpdo_out[53] = \<const0> ;
  assign drpdo_out[52] = \<const0> ;
  assign drpdo_out[51] = \<const0> ;
  assign drpdo_out[50] = \<const0> ;
  assign drpdo_out[49] = \<const0> ;
  assign drpdo_out[48] = \<const0> ;
  assign drpdo_out[47] = \<const0> ;
  assign drpdo_out[46] = \<const0> ;
  assign drpdo_out[45] = \<const0> ;
  assign drpdo_out[44] = \<const0> ;
  assign drpdo_out[43] = \<const0> ;
  assign drpdo_out[42] = \<const0> ;
  assign drpdo_out[41] = \<const0> ;
  assign drpdo_out[40] = \<const0> ;
  assign drpdo_out[39] = \<const0> ;
  assign drpdo_out[38] = \<const0> ;
  assign drpdo_out[37] = \<const0> ;
  assign drpdo_out[36] = \<const0> ;
  assign drpdo_out[35] = \<const0> ;
  assign drpdo_out[34] = \<const0> ;
  assign drpdo_out[33] = \<const0> ;
  assign drpdo_out[32] = \<const0> ;
  assign drpdo_out[31] = \<const0> ;
  assign drpdo_out[30] = \<const0> ;
  assign drpdo_out[29] = \<const0> ;
  assign drpdo_out[28] = \<const0> ;
  assign drpdo_out[27] = \<const0> ;
  assign drpdo_out[26] = \<const0> ;
  assign drpdo_out[25] = \<const0> ;
  assign drpdo_out[24] = \<const0> ;
  assign drpdo_out[23] = \<const0> ;
  assign drpdo_out[22] = \<const0> ;
  assign drpdo_out[21] = \<const0> ;
  assign drpdo_out[20] = \<const0> ;
  assign drpdo_out[19] = \<const0> ;
  assign drpdo_out[18] = \<const0> ;
  assign drpdo_out[17] = \<const0> ;
  assign drpdo_out[16] = \<const0> ;
  assign drpdo_out[15] = \<const0> ;
  assign drpdo_out[14] = \<const0> ;
  assign drpdo_out[13] = \<const0> ;
  assign drpdo_out[12] = \<const0> ;
  assign drpdo_out[11] = \<const0> ;
  assign drpdo_out[10] = \<const0> ;
  assign drpdo_out[9] = \<const0> ;
  assign drpdo_out[8] = \<const0> ;
  assign drpdo_out[7] = \<const0> ;
  assign drpdo_out[6] = \<const0> ;
  assign drpdo_out[5] = \<const0> ;
  assign drpdo_out[4] = \<const0> ;
  assign drpdo_out[3] = \<const0> ;
  assign drpdo_out[2] = \<const0> ;
  assign drpdo_out[1] = \<const0> ;
  assign drpdo_out[0] = \<const0> ;
  assign drprdy_common_out[0] = \<const0> ;
  assign drprdy_out[7] = \<const0> ;
  assign drprdy_out[6] = \<const0> ;
  assign drprdy_out[5] = \<const0> ;
  assign drprdy_out[4] = \<const0> ;
  assign drprdy_out[3] = \<const0> ;
  assign drprdy_out[2] = \<const0> ;
  assign drprdy_out[1] = \<const0> ;
  assign drprdy_out[0] = \<const0> ;
  assign eyescandataerror_out[7] = \<const0> ;
  assign eyescandataerror_out[6] = \<const0> ;
  assign eyescandataerror_out[5] = \<const0> ;
  assign eyescandataerror_out[4] = \<const0> ;
  assign eyescandataerror_out[3] = \<const0> ;
  assign eyescandataerror_out[2] = \<const0> ;
  assign eyescandataerror_out[1] = \<const0> ;
  assign eyescandataerror_out[0] = \<const0> ;
  assign gtrefclkmonitor_out[7] = \<const0> ;
  assign gtrefclkmonitor_out[6] = \<const0> ;
  assign gtrefclkmonitor_out[5] = \<const0> ;
  assign gtrefclkmonitor_out[4] = \<const0> ;
  assign gtrefclkmonitor_out[3] = \<const0> ;
  assign gtrefclkmonitor_out[2] = \<const0> ;
  assign gtrefclkmonitor_out[1] = \<const0> ;
  assign gtrefclkmonitor_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_rx_error_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_done_out[0] = \<const0> ;
  assign gtwiz_buffbypass_tx_error_out[0] = \<const0> ;
  assign gtwiz_reset_qpll0reset_out[0] = \<const0> ;
  assign gtwiz_reset_qpll1reset_out[0] = \<const0> ;
  assign gtwiz_reset_rx_cdr_stable_out[0] = \<const0> ;
  assign gtwiz_reset_rx_done_out[0] = \<const0> ;
  assign gtwiz_reset_tx_done_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_rx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_active_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_srcclk_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk2_out[0] = \<const0> ;
  assign gtwiz_userclk_tx_usrclk_out[0] = \<const0> ;
  assign gtwiz_userdata_rx_out[127] = \<const0> ;
  assign gtwiz_userdata_rx_out[126] = \<const0> ;
  assign gtwiz_userdata_rx_out[125] = \<const0> ;
  assign gtwiz_userdata_rx_out[124] = \<const0> ;
  assign gtwiz_userdata_rx_out[123] = \<const0> ;
  assign gtwiz_userdata_rx_out[122] = \<const0> ;
  assign gtwiz_userdata_rx_out[121] = \<const0> ;
  assign gtwiz_userdata_rx_out[120] = \<const0> ;
  assign gtwiz_userdata_rx_out[119] = \<const0> ;
  assign gtwiz_userdata_rx_out[118] = \<const0> ;
  assign gtwiz_userdata_rx_out[117] = \<const0> ;
  assign gtwiz_userdata_rx_out[116] = \<const0> ;
  assign gtwiz_userdata_rx_out[115] = \<const0> ;
  assign gtwiz_userdata_rx_out[114] = \<const0> ;
  assign gtwiz_userdata_rx_out[113] = \<const0> ;
  assign gtwiz_userdata_rx_out[112] = \<const0> ;
  assign gtwiz_userdata_rx_out[111] = \<const0> ;
  assign gtwiz_userdata_rx_out[110] = \<const0> ;
  assign gtwiz_userdata_rx_out[109] = \<const0> ;
  assign gtwiz_userdata_rx_out[108] = \<const0> ;
  assign gtwiz_userdata_rx_out[107] = \<const0> ;
  assign gtwiz_userdata_rx_out[106] = \<const0> ;
  assign gtwiz_userdata_rx_out[105] = \<const0> ;
  assign gtwiz_userdata_rx_out[104] = \<const0> ;
  assign gtwiz_userdata_rx_out[103] = \<const0> ;
  assign gtwiz_userdata_rx_out[102] = \<const0> ;
  assign gtwiz_userdata_rx_out[101] = \<const0> ;
  assign gtwiz_userdata_rx_out[100] = \<const0> ;
  assign gtwiz_userdata_rx_out[99] = \<const0> ;
  assign gtwiz_userdata_rx_out[98] = \<const0> ;
  assign gtwiz_userdata_rx_out[97] = \<const0> ;
  assign gtwiz_userdata_rx_out[96] = \<const0> ;
  assign gtwiz_userdata_rx_out[95] = \<const0> ;
  assign gtwiz_userdata_rx_out[94] = \<const0> ;
  assign gtwiz_userdata_rx_out[93] = \<const0> ;
  assign gtwiz_userdata_rx_out[92] = \<const0> ;
  assign gtwiz_userdata_rx_out[91] = \<const0> ;
  assign gtwiz_userdata_rx_out[90] = \<const0> ;
  assign gtwiz_userdata_rx_out[89] = \<const0> ;
  assign gtwiz_userdata_rx_out[88] = \<const0> ;
  assign gtwiz_userdata_rx_out[87] = \<const0> ;
  assign gtwiz_userdata_rx_out[86] = \<const0> ;
  assign gtwiz_userdata_rx_out[85] = \<const0> ;
  assign gtwiz_userdata_rx_out[84] = \<const0> ;
  assign gtwiz_userdata_rx_out[83] = \<const0> ;
  assign gtwiz_userdata_rx_out[82] = \<const0> ;
  assign gtwiz_userdata_rx_out[81] = \<const0> ;
  assign gtwiz_userdata_rx_out[80] = \<const0> ;
  assign gtwiz_userdata_rx_out[79] = \<const0> ;
  assign gtwiz_userdata_rx_out[78] = \<const0> ;
  assign gtwiz_userdata_rx_out[77] = \<const0> ;
  assign gtwiz_userdata_rx_out[76] = \<const0> ;
  assign gtwiz_userdata_rx_out[75] = \<const0> ;
  assign gtwiz_userdata_rx_out[74] = \<const0> ;
  assign gtwiz_userdata_rx_out[73] = \<const0> ;
  assign gtwiz_userdata_rx_out[72] = \<const0> ;
  assign gtwiz_userdata_rx_out[71] = \<const0> ;
  assign gtwiz_userdata_rx_out[70] = \<const0> ;
  assign gtwiz_userdata_rx_out[69] = \<const0> ;
  assign gtwiz_userdata_rx_out[68] = \<const0> ;
  assign gtwiz_userdata_rx_out[67] = \<const0> ;
  assign gtwiz_userdata_rx_out[66] = \<const0> ;
  assign gtwiz_userdata_rx_out[65] = \<const0> ;
  assign gtwiz_userdata_rx_out[64] = \<const0> ;
  assign gtwiz_userdata_rx_out[63] = \<const0> ;
  assign gtwiz_userdata_rx_out[62] = \<const0> ;
  assign gtwiz_userdata_rx_out[61] = \<const0> ;
  assign gtwiz_userdata_rx_out[60] = \<const0> ;
  assign gtwiz_userdata_rx_out[59] = \<const0> ;
  assign gtwiz_userdata_rx_out[58] = \<const0> ;
  assign gtwiz_userdata_rx_out[57] = \<const0> ;
  assign gtwiz_userdata_rx_out[56] = \<const0> ;
  assign gtwiz_userdata_rx_out[55] = \<const0> ;
  assign gtwiz_userdata_rx_out[54] = \<const0> ;
  assign gtwiz_userdata_rx_out[53] = \<const0> ;
  assign gtwiz_userdata_rx_out[52] = \<const0> ;
  assign gtwiz_userdata_rx_out[51] = \<const0> ;
  assign gtwiz_userdata_rx_out[50] = \<const0> ;
  assign gtwiz_userdata_rx_out[49] = \<const0> ;
  assign gtwiz_userdata_rx_out[48] = \<const0> ;
  assign gtwiz_userdata_rx_out[47] = \<const0> ;
  assign gtwiz_userdata_rx_out[46] = \<const0> ;
  assign gtwiz_userdata_rx_out[45] = \<const0> ;
  assign gtwiz_userdata_rx_out[44] = \<const0> ;
  assign gtwiz_userdata_rx_out[43] = \<const0> ;
  assign gtwiz_userdata_rx_out[42] = \<const0> ;
  assign gtwiz_userdata_rx_out[41] = \<const0> ;
  assign gtwiz_userdata_rx_out[40] = \<const0> ;
  assign gtwiz_userdata_rx_out[39] = \<const0> ;
  assign gtwiz_userdata_rx_out[38] = \<const0> ;
  assign gtwiz_userdata_rx_out[37] = \<const0> ;
  assign gtwiz_userdata_rx_out[36] = \<const0> ;
  assign gtwiz_userdata_rx_out[35] = \<const0> ;
  assign gtwiz_userdata_rx_out[34] = \<const0> ;
  assign gtwiz_userdata_rx_out[33] = \<const0> ;
  assign gtwiz_userdata_rx_out[32] = \<const0> ;
  assign gtwiz_userdata_rx_out[31] = \<const0> ;
  assign gtwiz_userdata_rx_out[30] = \<const0> ;
  assign gtwiz_userdata_rx_out[29] = \<const0> ;
  assign gtwiz_userdata_rx_out[28] = \<const0> ;
  assign gtwiz_userdata_rx_out[27] = \<const0> ;
  assign gtwiz_userdata_rx_out[26] = \<const0> ;
  assign gtwiz_userdata_rx_out[25] = \<const0> ;
  assign gtwiz_userdata_rx_out[24] = \<const0> ;
  assign gtwiz_userdata_rx_out[23] = \<const0> ;
  assign gtwiz_userdata_rx_out[22] = \<const0> ;
  assign gtwiz_userdata_rx_out[21] = \<const0> ;
  assign gtwiz_userdata_rx_out[20] = \<const0> ;
  assign gtwiz_userdata_rx_out[19] = \<const0> ;
  assign gtwiz_userdata_rx_out[18] = \<const0> ;
  assign gtwiz_userdata_rx_out[17] = \<const0> ;
  assign gtwiz_userdata_rx_out[16] = \<const0> ;
  assign gtwiz_userdata_rx_out[15] = \<const0> ;
  assign gtwiz_userdata_rx_out[14] = \<const0> ;
  assign gtwiz_userdata_rx_out[13] = \<const0> ;
  assign gtwiz_userdata_rx_out[12] = \<const0> ;
  assign gtwiz_userdata_rx_out[11] = \<const0> ;
  assign gtwiz_userdata_rx_out[10] = \<const0> ;
  assign gtwiz_userdata_rx_out[9] = \<const0> ;
  assign gtwiz_userdata_rx_out[8] = \<const0> ;
  assign gtwiz_userdata_rx_out[7] = \<const0> ;
  assign gtwiz_userdata_rx_out[6] = \<const0> ;
  assign gtwiz_userdata_rx_out[5] = \<const0> ;
  assign gtwiz_userdata_rx_out[4] = \<const0> ;
  assign gtwiz_userdata_rx_out[3] = \<const0> ;
  assign gtwiz_userdata_rx_out[2] = \<const0> ;
  assign gtwiz_userdata_rx_out[1] = \<const0> ;
  assign gtwiz_userdata_rx_out[0] = \<const0> ;
  assign gtytxn_out[0] = \<const0> ;
  assign gtytxp_out[0] = \<const0> ;
  assign pcierateidle_out[7] = \<const0> ;
  assign pcierateidle_out[6] = \<const0> ;
  assign pcierateidle_out[5] = \<const0> ;
  assign pcierateidle_out[4] = \<const0> ;
  assign pcierateidle_out[3] = \<const0> ;
  assign pcierateidle_out[2] = \<const0> ;
  assign pcierateidle_out[1] = \<const0> ;
  assign pcierateidle_out[0] = \<const0> ;
  assign pcierateqpllpd_out[15] = \<const0> ;
  assign pcierateqpllpd_out[14] = \<const0> ;
  assign pcierateqpllpd_out[13] = \<const0> ;
  assign pcierateqpllpd_out[12] = \<const0> ;
  assign pcierateqpllpd_out[11] = \<const0> ;
  assign pcierateqpllpd_out[10] = \<const0> ;
  assign pcierateqpllpd_out[9] = \<const0> ;
  assign pcierateqpllpd_out[8] = \<const0> ;
  assign pcierateqpllpd_out[7] = \<const0> ;
  assign pcierateqpllpd_out[6] = \<const0> ;
  assign pcierateqpllpd_out[5] = \<const0> ;
  assign pcierateqpllpd_out[4] = \<const0> ;
  assign pcierateqpllpd_out[3] = \<const0> ;
  assign pcierateqpllpd_out[2] = \<const0> ;
  assign pcierateqpllpd_out[1] = \<const0> ;
  assign pcierateqpllpd_out[0] = \<const0> ;
  assign pcierateqpllreset_out[15] = \<const0> ;
  assign pcierateqpllreset_out[14] = \<const0> ;
  assign pcierateqpllreset_out[13] = \<const0> ;
  assign pcierateqpllreset_out[12] = \<const0> ;
  assign pcierateqpllreset_out[11] = \<const0> ;
  assign pcierateqpllreset_out[10] = \<const0> ;
  assign pcierateqpllreset_out[9] = \<const0> ;
  assign pcierateqpllreset_out[8] = \<const0> ;
  assign pcierateqpllreset_out[7] = \<const0> ;
  assign pcierateqpllreset_out[6] = \<const0> ;
  assign pcierateqpllreset_out[5] = \<const0> ;
  assign pcierateqpllreset_out[4] = \<const0> ;
  assign pcierateqpllreset_out[3] = \<const0> ;
  assign pcierateqpllreset_out[2] = \<const0> ;
  assign pcierateqpllreset_out[1] = \<const0> ;
  assign pcierateqpllreset_out[0] = \<const0> ;
  assign pcieusergen3rdy_out[7] = \<const0> ;
  assign pcieusergen3rdy_out[6] = \<const0> ;
  assign pcieusergen3rdy_out[5] = \<const0> ;
  assign pcieusergen3rdy_out[4] = \<const0> ;
  assign pcieusergen3rdy_out[3] = \<const0> ;
  assign pcieusergen3rdy_out[2] = \<const0> ;
  assign pcieusergen3rdy_out[1] = \<const0> ;
  assign pcieusergen3rdy_out[0] = \<const0> ;
  assign pcieuserphystatusrst_out[7] = \<const0> ;
  assign pcieuserphystatusrst_out[6] = \<const0> ;
  assign pcieuserphystatusrst_out[5] = \<const0> ;
  assign pcieuserphystatusrst_out[4] = \<const0> ;
  assign pcieuserphystatusrst_out[3] = \<const0> ;
  assign pcieuserphystatusrst_out[2] = \<const0> ;
  assign pcieuserphystatusrst_out[1] = \<const0> ;
  assign pcieuserphystatusrst_out[0] = \<const0> ;
  assign pcieuserratestart_out[7] = \<const0> ;
  assign pcieuserratestart_out[6] = \<const0> ;
  assign pcieuserratestart_out[5] = \<const0> ;
  assign pcieuserratestart_out[4] = \<const0> ;
  assign pcieuserratestart_out[3] = \<const0> ;
  assign pcieuserratestart_out[2] = \<const0> ;
  assign pcieuserratestart_out[1] = \<const0> ;
  assign pcieuserratestart_out[0] = \<const0> ;
  assign pcsrsvdout_out[95] = \<const0> ;
  assign pcsrsvdout_out[94] = \<const0> ;
  assign pcsrsvdout_out[93] = \<const0> ;
  assign pcsrsvdout_out[92] = \<const0> ;
  assign pcsrsvdout_out[91] = \<const0> ;
  assign pcsrsvdout_out[90] = \<const0> ;
  assign pcsrsvdout_out[89] = \<const0> ;
  assign pcsrsvdout_out[88] = \<const0> ;
  assign pcsrsvdout_out[87] = \<const0> ;
  assign pcsrsvdout_out[86] = \<const0> ;
  assign pcsrsvdout_out[85] = \<const0> ;
  assign pcsrsvdout_out[84] = \<const0> ;
  assign pcsrsvdout_out[83] = \<const0> ;
  assign pcsrsvdout_out[82] = \<const0> ;
  assign pcsrsvdout_out[81] = \<const0> ;
  assign pcsrsvdout_out[80] = \<const0> ;
  assign pcsrsvdout_out[79] = \<const0> ;
  assign pcsrsvdout_out[78] = \<const0> ;
  assign pcsrsvdout_out[77] = \<const0> ;
  assign pcsrsvdout_out[76] = \<const0> ;
  assign pcsrsvdout_out[75] = \<const0> ;
  assign pcsrsvdout_out[74] = \<const0> ;
  assign pcsrsvdout_out[73] = \<const0> ;
  assign pcsrsvdout_out[72] = \<const0> ;
  assign pcsrsvdout_out[71] = \<const0> ;
  assign pcsrsvdout_out[70] = \<const0> ;
  assign pcsrsvdout_out[69] = \<const0> ;
  assign pcsrsvdout_out[68] = \<const0> ;
  assign pcsrsvdout_out[67] = \<const0> ;
  assign pcsrsvdout_out[66] = \<const0> ;
  assign pcsrsvdout_out[65] = \<const0> ;
  assign pcsrsvdout_out[64] = \<const0> ;
  assign pcsrsvdout_out[63] = \<const0> ;
  assign pcsrsvdout_out[62] = \<const0> ;
  assign pcsrsvdout_out[61] = \<const0> ;
  assign pcsrsvdout_out[60] = \<const0> ;
  assign pcsrsvdout_out[59] = \<const0> ;
  assign pcsrsvdout_out[58] = \<const0> ;
  assign pcsrsvdout_out[57] = \<const0> ;
  assign pcsrsvdout_out[56] = \<const0> ;
  assign pcsrsvdout_out[55] = \<const0> ;
  assign pcsrsvdout_out[54] = \<const0> ;
  assign pcsrsvdout_out[53] = \<const0> ;
  assign pcsrsvdout_out[52] = \<const0> ;
  assign pcsrsvdout_out[51] = \<const0> ;
  assign pcsrsvdout_out[50] = \<const0> ;
  assign pcsrsvdout_out[49] = \<const0> ;
  assign pcsrsvdout_out[48] = \<const0> ;
  assign pcsrsvdout_out[47] = \<const0> ;
  assign pcsrsvdout_out[46] = \<const0> ;
  assign pcsrsvdout_out[45] = \<const0> ;
  assign pcsrsvdout_out[44] = \<const0> ;
  assign pcsrsvdout_out[43] = \<const0> ;
  assign pcsrsvdout_out[42] = \<const0> ;
  assign pcsrsvdout_out[41] = \<const0> ;
  assign pcsrsvdout_out[40] = \<const0> ;
  assign pcsrsvdout_out[39] = \<const0> ;
  assign pcsrsvdout_out[38] = \<const0> ;
  assign pcsrsvdout_out[37] = \<const0> ;
  assign pcsrsvdout_out[36] = \<const0> ;
  assign pcsrsvdout_out[35] = \<const0> ;
  assign pcsrsvdout_out[34] = \<const0> ;
  assign pcsrsvdout_out[33] = \<const0> ;
  assign pcsrsvdout_out[32] = \<const0> ;
  assign pcsrsvdout_out[31] = \<const0> ;
  assign pcsrsvdout_out[30] = \<const0> ;
  assign pcsrsvdout_out[29] = \<const0> ;
  assign pcsrsvdout_out[28] = \<const0> ;
  assign pcsrsvdout_out[27] = \<const0> ;
  assign pcsrsvdout_out[26] = \<const0> ;
  assign pcsrsvdout_out[25] = \<const0> ;
  assign pcsrsvdout_out[24] = \<const0> ;
  assign pcsrsvdout_out[23] = \<const0> ;
  assign pcsrsvdout_out[22] = \<const0> ;
  assign pcsrsvdout_out[21] = \<const0> ;
  assign pcsrsvdout_out[20] = \<const0> ;
  assign pcsrsvdout_out[19] = \<const0> ;
  assign pcsrsvdout_out[18] = \<const0> ;
  assign pcsrsvdout_out[17] = \<const0> ;
  assign pcsrsvdout_out[16] = \<const0> ;
  assign pcsrsvdout_out[15] = \<const0> ;
  assign pcsrsvdout_out[14] = \<const0> ;
  assign pcsrsvdout_out[13] = \<const0> ;
  assign pcsrsvdout_out[12] = \<const0> ;
  assign pcsrsvdout_out[11] = \<const0> ;
  assign pcsrsvdout_out[10] = \<const0> ;
  assign pcsrsvdout_out[9] = \<const0> ;
  assign pcsrsvdout_out[8] = \<const0> ;
  assign pcsrsvdout_out[7] = \<const0> ;
  assign pcsrsvdout_out[6] = \<const0> ;
  assign pcsrsvdout_out[5] = \<const0> ;
  assign pcsrsvdout_out[4] = \<const0> ;
  assign pcsrsvdout_out[3] = \<const0> ;
  assign pcsrsvdout_out[2] = \<const0> ;
  assign pcsrsvdout_out[1] = \<const0> ;
  assign pcsrsvdout_out[0] = \<const0> ;
  assign pinrsrvdas_out[63] = \<const0> ;
  assign pinrsrvdas_out[62] = \<const0> ;
  assign pinrsrvdas_out[61] = \<const0> ;
  assign pinrsrvdas_out[60] = \<const0> ;
  assign pinrsrvdas_out[59] = \<const0> ;
  assign pinrsrvdas_out[58] = \<const0> ;
  assign pinrsrvdas_out[57] = \<const0> ;
  assign pinrsrvdas_out[56] = \<const0> ;
  assign pinrsrvdas_out[55] = \<const0> ;
  assign pinrsrvdas_out[54] = \<const0> ;
  assign pinrsrvdas_out[53] = \<const0> ;
  assign pinrsrvdas_out[52] = \<const0> ;
  assign pinrsrvdas_out[51] = \<const0> ;
  assign pinrsrvdas_out[50] = \<const0> ;
  assign pinrsrvdas_out[49] = \<const0> ;
  assign pinrsrvdas_out[48] = \<const0> ;
  assign pinrsrvdas_out[47] = \<const0> ;
  assign pinrsrvdas_out[46] = \<const0> ;
  assign pinrsrvdas_out[45] = \<const0> ;
  assign pinrsrvdas_out[44] = \<const0> ;
  assign pinrsrvdas_out[43] = \<const0> ;
  assign pinrsrvdas_out[42] = \<const0> ;
  assign pinrsrvdas_out[41] = \<const0> ;
  assign pinrsrvdas_out[40] = \<const0> ;
  assign pinrsrvdas_out[39] = \<const0> ;
  assign pinrsrvdas_out[38] = \<const0> ;
  assign pinrsrvdas_out[37] = \<const0> ;
  assign pinrsrvdas_out[36] = \<const0> ;
  assign pinrsrvdas_out[35] = \<const0> ;
  assign pinrsrvdas_out[34] = \<const0> ;
  assign pinrsrvdas_out[33] = \<const0> ;
  assign pinrsrvdas_out[32] = \<const0> ;
  assign pinrsrvdas_out[31] = \<const0> ;
  assign pinrsrvdas_out[30] = \<const0> ;
  assign pinrsrvdas_out[29] = \<const0> ;
  assign pinrsrvdas_out[28] = \<const0> ;
  assign pinrsrvdas_out[27] = \<const0> ;
  assign pinrsrvdas_out[26] = \<const0> ;
  assign pinrsrvdas_out[25] = \<const0> ;
  assign pinrsrvdas_out[24] = \<const0> ;
  assign pinrsrvdas_out[23] = \<const0> ;
  assign pinrsrvdas_out[22] = \<const0> ;
  assign pinrsrvdas_out[21] = \<const0> ;
  assign pinrsrvdas_out[20] = \<const0> ;
  assign pinrsrvdas_out[19] = \<const0> ;
  assign pinrsrvdas_out[18] = \<const0> ;
  assign pinrsrvdas_out[17] = \<const0> ;
  assign pinrsrvdas_out[16] = \<const0> ;
  assign pinrsrvdas_out[15] = \<const0> ;
  assign pinrsrvdas_out[14] = \<const0> ;
  assign pinrsrvdas_out[13] = \<const0> ;
  assign pinrsrvdas_out[12] = \<const0> ;
  assign pinrsrvdas_out[11] = \<const0> ;
  assign pinrsrvdas_out[10] = \<const0> ;
  assign pinrsrvdas_out[9] = \<const0> ;
  assign pinrsrvdas_out[8] = \<const0> ;
  assign pinrsrvdas_out[7] = \<const0> ;
  assign pinrsrvdas_out[6] = \<const0> ;
  assign pinrsrvdas_out[5] = \<const0> ;
  assign pinrsrvdas_out[4] = \<const0> ;
  assign pinrsrvdas_out[3] = \<const0> ;
  assign pinrsrvdas_out[2] = \<const0> ;
  assign pinrsrvdas_out[1] = \<const0> ;
  assign pinrsrvdas_out[0] = \<const0> ;
  assign pmarsvdout0_out[7] = \<const0> ;
  assign pmarsvdout0_out[6] = \<const0> ;
  assign pmarsvdout0_out[5] = \<const0> ;
  assign pmarsvdout0_out[4] = \<const0> ;
  assign pmarsvdout0_out[3] = \<const0> ;
  assign pmarsvdout0_out[2] = \<const0> ;
  assign pmarsvdout0_out[1] = \<const0> ;
  assign pmarsvdout0_out[0] = \<const0> ;
  assign pmarsvdout1_out[7] = \<const0> ;
  assign pmarsvdout1_out[6] = \<const0> ;
  assign pmarsvdout1_out[5] = \<const0> ;
  assign pmarsvdout1_out[4] = \<const0> ;
  assign pmarsvdout1_out[3] = \<const0> ;
  assign pmarsvdout1_out[2] = \<const0> ;
  assign pmarsvdout1_out[1] = \<const0> ;
  assign pmarsvdout1_out[0] = \<const0> ;
  assign powerpresent_out[0] = \<const0> ;
  assign qpll0fbclklost_out[0] = \<const0> ;
  assign qpll0lock_out[0] = \<const0> ;
  assign qpll0outclk_out[0] = \<const0> ;
  assign qpll0outrefclk_out[0] = \<const0> ;
  assign qpll0refclklost_out[0] = \<const0> ;
  assign qpll1fbclklost_out[0] = \<const0> ;
  assign qpll1lock_out[0] = \<const0> ;
  assign qpll1outclk_out[0] = \<const0> ;
  assign qpll1outrefclk_out[0] = \<const0> ;
  assign qpll1refclklost_out[0] = \<const0> ;
  assign qplldmonitor0_out[7] = \<const0> ;
  assign qplldmonitor0_out[6] = \<const0> ;
  assign qplldmonitor0_out[5] = \<const0> ;
  assign qplldmonitor0_out[4] = \<const0> ;
  assign qplldmonitor0_out[3] = \<const0> ;
  assign qplldmonitor0_out[2] = \<const0> ;
  assign qplldmonitor0_out[1] = \<const0> ;
  assign qplldmonitor0_out[0] = \<const0> ;
  assign qplldmonitor1_out[7] = \<const0> ;
  assign qplldmonitor1_out[6] = \<const0> ;
  assign qplldmonitor1_out[5] = \<const0> ;
  assign qplldmonitor1_out[4] = \<const0> ;
  assign qplldmonitor1_out[3] = \<const0> ;
  assign qplldmonitor1_out[2] = \<const0> ;
  assign qplldmonitor1_out[1] = \<const0> ;
  assign qplldmonitor1_out[0] = \<const0> ;
  assign refclkoutmonitor0_out[0] = \<const0> ;
  assign refclkoutmonitor1_out[0] = \<const0> ;
  assign resetexception_out[7] = \<const0> ;
  assign resetexception_out[6] = \<const0> ;
  assign resetexception_out[5] = \<const0> ;
  assign resetexception_out[4] = \<const0> ;
  assign resetexception_out[3] = \<const0> ;
  assign resetexception_out[2] = \<const0> ;
  assign resetexception_out[1] = \<const0> ;
  assign resetexception_out[0] = \<const0> ;
  assign rxbufstatus_out[23] = \<const0> ;
  assign rxbufstatus_out[22] = \<const0> ;
  assign rxbufstatus_out[21] = \<const0> ;
  assign rxbufstatus_out[20] = \<const0> ;
  assign rxbufstatus_out[19] = \<const0> ;
  assign rxbufstatus_out[18] = \<const0> ;
  assign rxbufstatus_out[17] = \<const0> ;
  assign rxbufstatus_out[16] = \<const0> ;
  assign rxbufstatus_out[15] = \<const0> ;
  assign rxbufstatus_out[14] = \<const0> ;
  assign rxbufstatus_out[13] = \<const0> ;
  assign rxbufstatus_out[12] = \<const0> ;
  assign rxbufstatus_out[11] = \<const0> ;
  assign rxbufstatus_out[10] = \<const0> ;
  assign rxbufstatus_out[9] = \<const0> ;
  assign rxbufstatus_out[8] = \<const0> ;
  assign rxbufstatus_out[7] = \<const0> ;
  assign rxbufstatus_out[6] = \<const0> ;
  assign rxbufstatus_out[5] = \<const0> ;
  assign rxbufstatus_out[4] = \<const0> ;
  assign rxbufstatus_out[3] = \<const0> ;
  assign rxbufstatus_out[2] = \<const0> ;
  assign rxbufstatus_out[1] = \<const0> ;
  assign rxbufstatus_out[0] = \<const0> ;
  assign rxbyteisaligned_out[7] = \<const0> ;
  assign rxbyteisaligned_out[6] = \<const0> ;
  assign rxbyteisaligned_out[5] = \<const0> ;
  assign rxbyteisaligned_out[4] = \<const0> ;
  assign rxbyteisaligned_out[3] = \<const0> ;
  assign rxbyteisaligned_out[2] = \<const0> ;
  assign rxbyteisaligned_out[1] = \<const0> ;
  assign rxbyteisaligned_out[0] = \<const0> ;
  assign rxbyterealign_out[7] = \<const0> ;
  assign rxbyterealign_out[6] = \<const0> ;
  assign rxbyterealign_out[5] = \<const0> ;
  assign rxbyterealign_out[4] = \<const0> ;
  assign rxbyterealign_out[3] = \<const0> ;
  assign rxbyterealign_out[2] = \<const0> ;
  assign rxbyterealign_out[1] = \<const0> ;
  assign rxbyterealign_out[0] = \<const0> ;
  assign rxcdrlock_out[7] = \<const0> ;
  assign rxcdrlock_out[6] = \<const0> ;
  assign rxcdrlock_out[5] = \<const0> ;
  assign rxcdrlock_out[4] = \<const0> ;
  assign rxcdrlock_out[3] = \<const0> ;
  assign rxcdrlock_out[2] = \<const0> ;
  assign rxcdrlock_out[1] = \<const0> ;
  assign rxcdrlock_out[0] = \<const0> ;
  assign rxcdrphdone_out[7] = \<const0> ;
  assign rxcdrphdone_out[6] = \<const0> ;
  assign rxcdrphdone_out[5] = \<const0> ;
  assign rxcdrphdone_out[4] = \<const0> ;
  assign rxcdrphdone_out[3] = \<const0> ;
  assign rxcdrphdone_out[2] = \<const0> ;
  assign rxcdrphdone_out[1] = \<const0> ;
  assign rxcdrphdone_out[0] = \<const0> ;
  assign rxchanbondseq_out[7] = \<const0> ;
  assign rxchanbondseq_out[6] = \<const0> ;
  assign rxchanbondseq_out[5] = \<const0> ;
  assign rxchanbondseq_out[4] = \<const0> ;
  assign rxchanbondseq_out[3] = \<const0> ;
  assign rxchanbondseq_out[2] = \<const0> ;
  assign rxchanbondseq_out[1] = \<const0> ;
  assign rxchanbondseq_out[0] = \<const0> ;
  assign rxchanisaligned_out[7] = \<const0> ;
  assign rxchanisaligned_out[6] = \<const0> ;
  assign rxchanisaligned_out[5] = \<const0> ;
  assign rxchanisaligned_out[4] = \<const0> ;
  assign rxchanisaligned_out[3] = \<const0> ;
  assign rxchanisaligned_out[2] = \<const0> ;
  assign rxchanisaligned_out[1] = \<const0> ;
  assign rxchanisaligned_out[0] = \<const0> ;
  assign rxchanrealign_out[7] = \<const0> ;
  assign rxchanrealign_out[6] = \<const0> ;
  assign rxchanrealign_out[5] = \<const0> ;
  assign rxchanrealign_out[4] = \<const0> ;
  assign rxchanrealign_out[3] = \<const0> ;
  assign rxchanrealign_out[2] = \<const0> ;
  assign rxchanrealign_out[1] = \<const0> ;
  assign rxchanrealign_out[0] = \<const0> ;
  assign rxchbondo_out[39] = \<const0> ;
  assign rxchbondo_out[38] = \<const0> ;
  assign rxchbondo_out[37] = \<const0> ;
  assign rxchbondo_out[36] = \<const0> ;
  assign rxchbondo_out[35] = \<const0> ;
  assign rxchbondo_out[34] = \<const0> ;
  assign rxchbondo_out[33] = \<const0> ;
  assign rxchbondo_out[32] = \<const0> ;
  assign rxchbondo_out[31] = \<const0> ;
  assign rxchbondo_out[30] = \<const0> ;
  assign rxchbondo_out[29] = \<const0> ;
  assign rxchbondo_out[28] = \<const0> ;
  assign rxchbondo_out[27] = \<const0> ;
  assign rxchbondo_out[26] = \<const0> ;
  assign rxchbondo_out[25] = \<const0> ;
  assign rxchbondo_out[24] = \<const0> ;
  assign rxchbondo_out[23] = \<const0> ;
  assign rxchbondo_out[22] = \<const0> ;
  assign rxchbondo_out[21] = \<const0> ;
  assign rxchbondo_out[20] = \<const0> ;
  assign rxchbondo_out[19] = \<const0> ;
  assign rxchbondo_out[18] = \<const0> ;
  assign rxchbondo_out[17] = \<const0> ;
  assign rxchbondo_out[16] = \<const0> ;
  assign rxchbondo_out[15] = \<const0> ;
  assign rxchbondo_out[14] = \<const0> ;
  assign rxchbondo_out[13] = \<const0> ;
  assign rxchbondo_out[12] = \<const0> ;
  assign rxchbondo_out[11] = \<const0> ;
  assign rxchbondo_out[10] = \<const0> ;
  assign rxchbondo_out[9] = \<const0> ;
  assign rxchbondo_out[8] = \<const0> ;
  assign rxchbondo_out[7] = \<const0> ;
  assign rxchbondo_out[6] = \<const0> ;
  assign rxchbondo_out[5] = \<const0> ;
  assign rxchbondo_out[4] = \<const0> ;
  assign rxchbondo_out[3] = \<const0> ;
  assign rxchbondo_out[2] = \<const0> ;
  assign rxchbondo_out[1] = \<const0> ;
  assign rxchbondo_out[0] = \<const0> ;
  assign rxckcaldone_out[0] = \<const0> ;
  assign rxclkcorcnt_out[15] = \<const0> ;
  assign rxclkcorcnt_out[14] = \<const0> ;
  assign rxclkcorcnt_out[13] = \<const0> ;
  assign rxclkcorcnt_out[12] = \<const0> ;
  assign rxclkcorcnt_out[11] = \<const0> ;
  assign rxclkcorcnt_out[10] = \<const0> ;
  assign rxclkcorcnt_out[9] = \<const0> ;
  assign rxclkcorcnt_out[8] = \<const0> ;
  assign rxclkcorcnt_out[7] = \<const0> ;
  assign rxclkcorcnt_out[6] = \<const0> ;
  assign rxclkcorcnt_out[5] = \<const0> ;
  assign rxclkcorcnt_out[4] = \<const0> ;
  assign rxclkcorcnt_out[3] = \<const0> ;
  assign rxclkcorcnt_out[2] = \<const0> ;
  assign rxclkcorcnt_out[1] = \<const0> ;
  assign rxclkcorcnt_out[0] = \<const0> ;
  assign rxcominitdet_out[7] = \<const0> ;
  assign rxcominitdet_out[6] = \<const0> ;
  assign rxcominitdet_out[5] = \<const0> ;
  assign rxcominitdet_out[4] = \<const0> ;
  assign rxcominitdet_out[3] = \<const0> ;
  assign rxcominitdet_out[2] = \<const0> ;
  assign rxcominitdet_out[1] = \<const0> ;
  assign rxcominitdet_out[0] = \<const0> ;
  assign rxcommadet_out[7] = \<const0> ;
  assign rxcommadet_out[6] = \<const0> ;
  assign rxcommadet_out[5] = \<const0> ;
  assign rxcommadet_out[4] = \<const0> ;
  assign rxcommadet_out[3] = \<const0> ;
  assign rxcommadet_out[2] = \<const0> ;
  assign rxcommadet_out[1] = \<const0> ;
  assign rxcommadet_out[0] = \<const0> ;
  assign rxcomsasdet_out[7] = \<const0> ;
  assign rxcomsasdet_out[6] = \<const0> ;
  assign rxcomsasdet_out[5] = \<const0> ;
  assign rxcomsasdet_out[4] = \<const0> ;
  assign rxcomsasdet_out[3] = \<const0> ;
  assign rxcomsasdet_out[2] = \<const0> ;
  assign rxcomsasdet_out[1] = \<const0> ;
  assign rxcomsasdet_out[0] = \<const0> ;
  assign rxcomwakedet_out[7] = \<const0> ;
  assign rxcomwakedet_out[6] = \<const0> ;
  assign rxcomwakedet_out[5] = \<const0> ;
  assign rxcomwakedet_out[4] = \<const0> ;
  assign rxcomwakedet_out[3] = \<const0> ;
  assign rxcomwakedet_out[2] = \<const0> ;
  assign rxcomwakedet_out[1] = \<const0> ;
  assign rxcomwakedet_out[0] = \<const0> ;
  assign rxctrl0_out[127] = \<const0> ;
  assign rxctrl0_out[126] = \<const0> ;
  assign rxctrl0_out[125] = \<const0> ;
  assign rxctrl0_out[124] = \<const0> ;
  assign rxctrl0_out[123] = \<const0> ;
  assign rxctrl0_out[122] = \<const0> ;
  assign rxctrl0_out[121] = \<const0> ;
  assign rxctrl0_out[120] = \<const0> ;
  assign rxctrl0_out[119] = \<const0> ;
  assign rxctrl0_out[118] = \<const0> ;
  assign rxctrl0_out[117:112] = \^rxctrl0_out [117:112];
  assign rxctrl0_out[111] = \<const0> ;
  assign rxctrl0_out[110] = \<const0> ;
  assign rxctrl0_out[109] = \<const0> ;
  assign rxctrl0_out[108] = \<const0> ;
  assign rxctrl0_out[107] = \<const0> ;
  assign rxctrl0_out[106] = \<const0> ;
  assign rxctrl0_out[105] = \<const0> ;
  assign rxctrl0_out[104] = \<const0> ;
  assign rxctrl0_out[103] = \<const0> ;
  assign rxctrl0_out[102] = \<const0> ;
  assign rxctrl0_out[101:96] = \^rxctrl0_out [101:96];
  assign rxctrl0_out[95] = \<const0> ;
  assign rxctrl0_out[94] = \<const0> ;
  assign rxctrl0_out[93] = \<const0> ;
  assign rxctrl0_out[92] = \<const0> ;
  assign rxctrl0_out[91] = \<const0> ;
  assign rxctrl0_out[90] = \<const0> ;
  assign rxctrl0_out[89] = \<const0> ;
  assign rxctrl0_out[88] = \<const0> ;
  assign rxctrl0_out[87] = \<const0> ;
  assign rxctrl0_out[86] = \<const0> ;
  assign rxctrl0_out[85:80] = \^rxctrl0_out [85:80];
  assign rxctrl0_out[79] = \<const0> ;
  assign rxctrl0_out[78] = \<const0> ;
  assign rxctrl0_out[77] = \<const0> ;
  assign rxctrl0_out[76] = \<const0> ;
  assign rxctrl0_out[75] = \<const0> ;
  assign rxctrl0_out[74] = \<const0> ;
  assign rxctrl0_out[73] = \<const0> ;
  assign rxctrl0_out[72] = \<const0> ;
  assign rxctrl0_out[71] = \<const0> ;
  assign rxctrl0_out[70] = \<const0> ;
  assign rxctrl0_out[69:64] = \^rxctrl0_out [69:64];
  assign rxctrl0_out[63] = \<const0> ;
  assign rxctrl0_out[62] = \<const0> ;
  assign rxctrl0_out[61] = \<const0> ;
  assign rxctrl0_out[60] = \<const0> ;
  assign rxctrl0_out[59] = \<const0> ;
  assign rxctrl0_out[58] = \<const0> ;
  assign rxctrl0_out[57] = \<const0> ;
  assign rxctrl0_out[56] = \<const0> ;
  assign rxctrl0_out[55] = \<const0> ;
  assign rxctrl0_out[54] = \<const0> ;
  assign rxctrl0_out[53:48] = \^rxctrl0_out [53:48];
  assign rxctrl0_out[47] = \<const0> ;
  assign rxctrl0_out[46] = \<const0> ;
  assign rxctrl0_out[45] = \<const0> ;
  assign rxctrl0_out[44] = \<const0> ;
  assign rxctrl0_out[43] = \<const0> ;
  assign rxctrl0_out[42] = \<const0> ;
  assign rxctrl0_out[41] = \<const0> ;
  assign rxctrl0_out[40] = \<const0> ;
  assign rxctrl0_out[39] = \<const0> ;
  assign rxctrl0_out[38] = \<const0> ;
  assign rxctrl0_out[37:32] = \^rxctrl0_out [37:32];
  assign rxctrl0_out[31] = \<const0> ;
  assign rxctrl0_out[30] = \<const0> ;
  assign rxctrl0_out[29] = \<const0> ;
  assign rxctrl0_out[28] = \<const0> ;
  assign rxctrl0_out[27] = \<const0> ;
  assign rxctrl0_out[26] = \<const0> ;
  assign rxctrl0_out[25] = \<const0> ;
  assign rxctrl0_out[24] = \<const0> ;
  assign rxctrl0_out[23] = \<const0> ;
  assign rxctrl0_out[22] = \<const0> ;
  assign rxctrl0_out[21:16] = \^rxctrl0_out [21:16];
  assign rxctrl0_out[15] = \<const0> ;
  assign rxctrl0_out[14] = \<const0> ;
  assign rxctrl0_out[13] = \<const0> ;
  assign rxctrl0_out[12] = \<const0> ;
  assign rxctrl0_out[11] = \<const0> ;
  assign rxctrl0_out[10] = \<const0> ;
  assign rxctrl0_out[9] = \<const0> ;
  assign rxctrl0_out[8] = \<const0> ;
  assign rxctrl0_out[7] = \<const0> ;
  assign rxctrl0_out[6] = \<const0> ;
  assign rxctrl0_out[5:0] = \^rxctrl0_out [5:0];
  assign rxctrl1_out[127] = \<const0> ;
  assign rxctrl1_out[126] = \<const0> ;
  assign rxctrl1_out[125] = \<const0> ;
  assign rxctrl1_out[124] = \<const0> ;
  assign rxctrl1_out[123] = \<const0> ;
  assign rxctrl1_out[122] = \<const0> ;
  assign rxctrl1_out[121] = \<const0> ;
  assign rxctrl1_out[120] = \<const0> ;
  assign rxctrl1_out[119] = \<const0> ;
  assign rxctrl1_out[118] = \<const0> ;
  assign rxctrl1_out[117] = \<const0> ;
  assign rxctrl1_out[116] = \<const0> ;
  assign rxctrl1_out[115] = \<const0> ;
  assign rxctrl1_out[114] = \<const0> ;
  assign rxctrl1_out[113] = \<const0> ;
  assign rxctrl1_out[112] = \<const0> ;
  assign rxctrl1_out[111] = \<const0> ;
  assign rxctrl1_out[110] = \<const0> ;
  assign rxctrl1_out[109] = \<const0> ;
  assign rxctrl1_out[108] = \<const0> ;
  assign rxctrl1_out[107] = \<const0> ;
  assign rxctrl1_out[106] = \<const0> ;
  assign rxctrl1_out[105] = \<const0> ;
  assign rxctrl1_out[104] = \<const0> ;
  assign rxctrl1_out[103] = \<const0> ;
  assign rxctrl1_out[102] = \<const0> ;
  assign rxctrl1_out[101] = \<const0> ;
  assign rxctrl1_out[100] = \<const0> ;
  assign rxctrl1_out[99] = \<const0> ;
  assign rxctrl1_out[98] = \<const0> ;
  assign rxctrl1_out[97] = \<const0> ;
  assign rxctrl1_out[96] = \<const0> ;
  assign rxctrl1_out[95] = \<const0> ;
  assign rxctrl1_out[94] = \<const0> ;
  assign rxctrl1_out[93] = \<const0> ;
  assign rxctrl1_out[92] = \<const0> ;
  assign rxctrl1_out[91] = \<const0> ;
  assign rxctrl1_out[90] = \<const0> ;
  assign rxctrl1_out[89] = \<const0> ;
  assign rxctrl1_out[88] = \<const0> ;
  assign rxctrl1_out[87] = \<const0> ;
  assign rxctrl1_out[86] = \<const0> ;
  assign rxctrl1_out[85] = \<const0> ;
  assign rxctrl1_out[84] = \<const0> ;
  assign rxctrl1_out[83] = \<const0> ;
  assign rxctrl1_out[82] = \<const0> ;
  assign rxctrl1_out[81] = \<const0> ;
  assign rxctrl1_out[80] = \<const0> ;
  assign rxctrl1_out[79] = \<const0> ;
  assign rxctrl1_out[78] = \<const0> ;
  assign rxctrl1_out[77] = \<const0> ;
  assign rxctrl1_out[76] = \<const0> ;
  assign rxctrl1_out[75] = \<const0> ;
  assign rxctrl1_out[74] = \<const0> ;
  assign rxctrl1_out[73] = \<const0> ;
  assign rxctrl1_out[72] = \<const0> ;
  assign rxctrl1_out[71] = \<const0> ;
  assign rxctrl1_out[70] = \<const0> ;
  assign rxctrl1_out[69] = \<const0> ;
  assign rxctrl1_out[68] = \<const0> ;
  assign rxctrl1_out[67] = \<const0> ;
  assign rxctrl1_out[66] = \<const0> ;
  assign rxctrl1_out[65] = \<const0> ;
  assign rxctrl1_out[64] = \<const0> ;
  assign rxctrl1_out[63] = \<const0> ;
  assign rxctrl1_out[62] = \<const0> ;
  assign rxctrl1_out[61] = \<const0> ;
  assign rxctrl1_out[60] = \<const0> ;
  assign rxctrl1_out[59] = \<const0> ;
  assign rxctrl1_out[58] = \<const0> ;
  assign rxctrl1_out[57] = \<const0> ;
  assign rxctrl1_out[56] = \<const0> ;
  assign rxctrl1_out[55] = \<const0> ;
  assign rxctrl1_out[54] = \<const0> ;
  assign rxctrl1_out[53] = \<const0> ;
  assign rxctrl1_out[52] = \<const0> ;
  assign rxctrl1_out[51] = \<const0> ;
  assign rxctrl1_out[50] = \<const0> ;
  assign rxctrl1_out[49] = \<const0> ;
  assign rxctrl1_out[48] = \<const0> ;
  assign rxctrl1_out[47] = \<const0> ;
  assign rxctrl1_out[46] = \<const0> ;
  assign rxctrl1_out[45] = \<const0> ;
  assign rxctrl1_out[44] = \<const0> ;
  assign rxctrl1_out[43] = \<const0> ;
  assign rxctrl1_out[42] = \<const0> ;
  assign rxctrl1_out[41] = \<const0> ;
  assign rxctrl1_out[40] = \<const0> ;
  assign rxctrl1_out[39] = \<const0> ;
  assign rxctrl1_out[38] = \<const0> ;
  assign rxctrl1_out[37] = \<const0> ;
  assign rxctrl1_out[36] = \<const0> ;
  assign rxctrl1_out[35] = \<const0> ;
  assign rxctrl1_out[34] = \<const0> ;
  assign rxctrl1_out[33] = \<const0> ;
  assign rxctrl1_out[32] = \<const0> ;
  assign rxctrl1_out[31] = \<const0> ;
  assign rxctrl1_out[30] = \<const0> ;
  assign rxctrl1_out[29] = \<const0> ;
  assign rxctrl1_out[28] = \<const0> ;
  assign rxctrl1_out[27] = \<const0> ;
  assign rxctrl1_out[26] = \<const0> ;
  assign rxctrl1_out[25] = \<const0> ;
  assign rxctrl1_out[24] = \<const0> ;
  assign rxctrl1_out[23] = \<const0> ;
  assign rxctrl1_out[22] = \<const0> ;
  assign rxctrl1_out[21] = \<const0> ;
  assign rxctrl1_out[20] = \<const0> ;
  assign rxctrl1_out[19] = \<const0> ;
  assign rxctrl1_out[18] = \<const0> ;
  assign rxctrl1_out[17] = \<const0> ;
  assign rxctrl1_out[16] = \<const0> ;
  assign rxctrl1_out[15] = \<const0> ;
  assign rxctrl1_out[14] = \<const0> ;
  assign rxctrl1_out[13] = \<const0> ;
  assign rxctrl1_out[12] = \<const0> ;
  assign rxctrl1_out[11] = \<const0> ;
  assign rxctrl1_out[10] = \<const0> ;
  assign rxctrl1_out[9] = \<const0> ;
  assign rxctrl1_out[8] = \<const0> ;
  assign rxctrl1_out[7] = \<const0> ;
  assign rxctrl1_out[6] = \<const0> ;
  assign rxctrl1_out[5] = \<const0> ;
  assign rxctrl1_out[4] = \<const0> ;
  assign rxctrl1_out[3] = \<const0> ;
  assign rxctrl1_out[2] = \<const0> ;
  assign rxctrl1_out[1] = \<const0> ;
  assign rxctrl1_out[0] = \<const0> ;
  assign rxctrl2_out[63] = \<const0> ;
  assign rxctrl2_out[62] = \<const0> ;
  assign rxctrl2_out[61] = \<const0> ;
  assign rxctrl2_out[60] = \<const0> ;
  assign rxctrl2_out[59] = \<const0> ;
  assign rxctrl2_out[58] = \<const0> ;
  assign rxctrl2_out[57] = \<const0> ;
  assign rxctrl2_out[56] = \<const0> ;
  assign rxctrl2_out[55] = \<const0> ;
  assign rxctrl2_out[54] = \<const0> ;
  assign rxctrl2_out[53] = \<const0> ;
  assign rxctrl2_out[52] = \<const0> ;
  assign rxctrl2_out[51] = \<const0> ;
  assign rxctrl2_out[50] = \<const0> ;
  assign rxctrl2_out[49] = \<const0> ;
  assign rxctrl2_out[48] = \<const0> ;
  assign rxctrl2_out[47] = \<const0> ;
  assign rxctrl2_out[46] = \<const0> ;
  assign rxctrl2_out[45] = \<const0> ;
  assign rxctrl2_out[44] = \<const0> ;
  assign rxctrl2_out[43] = \<const0> ;
  assign rxctrl2_out[42] = \<const0> ;
  assign rxctrl2_out[41] = \<const0> ;
  assign rxctrl2_out[40] = \<const0> ;
  assign rxctrl2_out[39] = \<const0> ;
  assign rxctrl2_out[38] = \<const0> ;
  assign rxctrl2_out[37] = \<const0> ;
  assign rxctrl2_out[36] = \<const0> ;
  assign rxctrl2_out[35] = \<const0> ;
  assign rxctrl2_out[34] = \<const0> ;
  assign rxctrl2_out[33] = \<const0> ;
  assign rxctrl2_out[32] = \<const0> ;
  assign rxctrl2_out[31] = \<const0> ;
  assign rxctrl2_out[30] = \<const0> ;
  assign rxctrl2_out[29] = \<const0> ;
  assign rxctrl2_out[28] = \<const0> ;
  assign rxctrl2_out[27] = \<const0> ;
  assign rxctrl2_out[26] = \<const0> ;
  assign rxctrl2_out[25] = \<const0> ;
  assign rxctrl2_out[24] = \<const0> ;
  assign rxctrl2_out[23] = \<const0> ;
  assign rxctrl2_out[22] = \<const0> ;
  assign rxctrl2_out[21] = \<const0> ;
  assign rxctrl2_out[20] = \<const0> ;
  assign rxctrl2_out[19] = \<const0> ;
  assign rxctrl2_out[18] = \<const0> ;
  assign rxctrl2_out[17] = \<const0> ;
  assign rxctrl2_out[16] = \<const0> ;
  assign rxctrl2_out[15] = \<const0> ;
  assign rxctrl2_out[14] = \<const0> ;
  assign rxctrl2_out[13] = \<const0> ;
  assign rxctrl2_out[12] = \<const0> ;
  assign rxctrl2_out[11] = \<const0> ;
  assign rxctrl2_out[10] = \<const0> ;
  assign rxctrl2_out[9] = \<const0> ;
  assign rxctrl2_out[8] = \<const0> ;
  assign rxctrl2_out[7] = \<const0> ;
  assign rxctrl2_out[6] = \<const0> ;
  assign rxctrl2_out[5] = \<const0> ;
  assign rxctrl2_out[4] = \<const0> ;
  assign rxctrl2_out[3] = \<const0> ;
  assign rxctrl2_out[2] = \<const0> ;
  assign rxctrl2_out[1] = \<const0> ;
  assign rxctrl2_out[0] = \<const0> ;
  assign rxctrl3_out[63] = \<const0> ;
  assign rxctrl3_out[62] = \<const0> ;
  assign rxctrl3_out[61] = \<const0> ;
  assign rxctrl3_out[60] = \<const0> ;
  assign rxctrl3_out[59] = \<const0> ;
  assign rxctrl3_out[58] = \<const0> ;
  assign rxctrl3_out[57] = \<const0> ;
  assign rxctrl3_out[56] = \<const0> ;
  assign rxctrl3_out[55] = \<const0> ;
  assign rxctrl3_out[54] = \<const0> ;
  assign rxctrl3_out[53] = \<const0> ;
  assign rxctrl3_out[52] = \<const0> ;
  assign rxctrl3_out[51] = \<const0> ;
  assign rxctrl3_out[50] = \<const0> ;
  assign rxctrl3_out[49] = \<const0> ;
  assign rxctrl3_out[48] = \<const0> ;
  assign rxctrl3_out[47] = \<const0> ;
  assign rxctrl3_out[46] = \<const0> ;
  assign rxctrl3_out[45] = \<const0> ;
  assign rxctrl3_out[44] = \<const0> ;
  assign rxctrl3_out[43] = \<const0> ;
  assign rxctrl3_out[42] = \<const0> ;
  assign rxctrl3_out[41] = \<const0> ;
  assign rxctrl3_out[40] = \<const0> ;
  assign rxctrl3_out[39] = \<const0> ;
  assign rxctrl3_out[38] = \<const0> ;
  assign rxctrl3_out[37] = \<const0> ;
  assign rxctrl3_out[36] = \<const0> ;
  assign rxctrl3_out[35] = \<const0> ;
  assign rxctrl3_out[34] = \<const0> ;
  assign rxctrl3_out[33] = \<const0> ;
  assign rxctrl3_out[32] = \<const0> ;
  assign rxctrl3_out[31] = \<const0> ;
  assign rxctrl3_out[30] = \<const0> ;
  assign rxctrl3_out[29] = \<const0> ;
  assign rxctrl3_out[28] = \<const0> ;
  assign rxctrl3_out[27] = \<const0> ;
  assign rxctrl3_out[26] = \<const0> ;
  assign rxctrl3_out[25] = \<const0> ;
  assign rxctrl3_out[24] = \<const0> ;
  assign rxctrl3_out[23] = \<const0> ;
  assign rxctrl3_out[22] = \<const0> ;
  assign rxctrl3_out[21] = \<const0> ;
  assign rxctrl3_out[20] = \<const0> ;
  assign rxctrl3_out[19] = \<const0> ;
  assign rxctrl3_out[18] = \<const0> ;
  assign rxctrl3_out[17] = \<const0> ;
  assign rxctrl3_out[16] = \<const0> ;
  assign rxctrl3_out[15] = \<const0> ;
  assign rxctrl3_out[14] = \<const0> ;
  assign rxctrl3_out[13] = \<const0> ;
  assign rxctrl3_out[12] = \<const0> ;
  assign rxctrl3_out[11] = \<const0> ;
  assign rxctrl3_out[10] = \<const0> ;
  assign rxctrl3_out[9] = \<const0> ;
  assign rxctrl3_out[8] = \<const0> ;
  assign rxctrl3_out[7] = \<const0> ;
  assign rxctrl3_out[6] = \<const0> ;
  assign rxctrl3_out[5] = \<const0> ;
  assign rxctrl3_out[4] = \<const0> ;
  assign rxctrl3_out[3] = \<const0> ;
  assign rxctrl3_out[2] = \<const0> ;
  assign rxctrl3_out[1] = \<const0> ;
  assign rxctrl3_out[0] = \<const0> ;
  assign rxdata_out[1023] = \<const0> ;
  assign rxdata_out[1022] = \<const0> ;
  assign rxdata_out[1021] = \<const0> ;
  assign rxdata_out[1020] = \<const0> ;
  assign rxdata_out[1019] = \<const0> ;
  assign rxdata_out[1018] = \<const0> ;
  assign rxdata_out[1017] = \<const0> ;
  assign rxdata_out[1016] = \<const0> ;
  assign rxdata_out[1015] = \<const0> ;
  assign rxdata_out[1014] = \<const0> ;
  assign rxdata_out[1013] = \<const0> ;
  assign rxdata_out[1012] = \<const0> ;
  assign rxdata_out[1011] = \<const0> ;
  assign rxdata_out[1010] = \<const0> ;
  assign rxdata_out[1009] = \<const0> ;
  assign rxdata_out[1008] = \<const0> ;
  assign rxdata_out[1007] = \<const0> ;
  assign rxdata_out[1006] = \<const0> ;
  assign rxdata_out[1005] = \<const0> ;
  assign rxdata_out[1004] = \<const0> ;
  assign rxdata_out[1003] = \<const0> ;
  assign rxdata_out[1002] = \<const0> ;
  assign rxdata_out[1001] = \<const0> ;
  assign rxdata_out[1000] = \<const0> ;
  assign rxdata_out[999] = \<const0> ;
  assign rxdata_out[998] = \<const0> ;
  assign rxdata_out[997] = \<const0> ;
  assign rxdata_out[996] = \<const0> ;
  assign rxdata_out[995] = \<const0> ;
  assign rxdata_out[994] = \<const0> ;
  assign rxdata_out[993] = \<const0> ;
  assign rxdata_out[992] = \<const0> ;
  assign rxdata_out[991] = \<const0> ;
  assign rxdata_out[990] = \<const0> ;
  assign rxdata_out[989] = \<const0> ;
  assign rxdata_out[988] = \<const0> ;
  assign rxdata_out[987] = \<const0> ;
  assign rxdata_out[986] = \<const0> ;
  assign rxdata_out[985] = \<const0> ;
  assign rxdata_out[984] = \<const0> ;
  assign rxdata_out[983] = \<const0> ;
  assign rxdata_out[982] = \<const0> ;
  assign rxdata_out[981] = \<const0> ;
  assign rxdata_out[980] = \<const0> ;
  assign rxdata_out[979] = \<const0> ;
  assign rxdata_out[978] = \<const0> ;
  assign rxdata_out[977] = \<const0> ;
  assign rxdata_out[976] = \<const0> ;
  assign rxdata_out[975] = \<const0> ;
  assign rxdata_out[974] = \<const0> ;
  assign rxdata_out[973] = \<const0> ;
  assign rxdata_out[972] = \<const0> ;
  assign rxdata_out[971] = \<const0> ;
  assign rxdata_out[970] = \<const0> ;
  assign rxdata_out[969] = \<const0> ;
  assign rxdata_out[968] = \<const0> ;
  assign rxdata_out[967] = \<const0> ;
  assign rxdata_out[966] = \<const0> ;
  assign rxdata_out[965] = \<const0> ;
  assign rxdata_out[964] = \<const0> ;
  assign rxdata_out[963] = \<const0> ;
  assign rxdata_out[962] = \<const0> ;
  assign rxdata_out[961] = \<const0> ;
  assign rxdata_out[960] = \<const0> ;
  assign rxdata_out[959] = \<const0> ;
  assign rxdata_out[958] = \<const0> ;
  assign rxdata_out[957] = \<const0> ;
  assign rxdata_out[956] = \<const0> ;
  assign rxdata_out[955] = \<const0> ;
  assign rxdata_out[954] = \<const0> ;
  assign rxdata_out[953] = \<const0> ;
  assign rxdata_out[952] = \<const0> ;
  assign rxdata_out[951] = \<const0> ;
  assign rxdata_out[950] = \<const0> ;
  assign rxdata_out[949] = \<const0> ;
  assign rxdata_out[948] = \<const0> ;
  assign rxdata_out[947] = \<const0> ;
  assign rxdata_out[946] = \<const0> ;
  assign rxdata_out[945] = \<const0> ;
  assign rxdata_out[944] = \<const0> ;
  assign rxdata_out[943] = \<const0> ;
  assign rxdata_out[942] = \<const0> ;
  assign rxdata_out[941] = \<const0> ;
  assign rxdata_out[940] = \<const0> ;
  assign rxdata_out[939] = \<const0> ;
  assign rxdata_out[938] = \<const0> ;
  assign rxdata_out[937] = \<const0> ;
  assign rxdata_out[936] = \<const0> ;
  assign rxdata_out[935] = \<const0> ;
  assign rxdata_out[934] = \<const0> ;
  assign rxdata_out[933] = \<const0> ;
  assign rxdata_out[932] = \<const0> ;
  assign rxdata_out[931] = \<const0> ;
  assign rxdata_out[930] = \<const0> ;
  assign rxdata_out[929] = \<const0> ;
  assign rxdata_out[928] = \<const0> ;
  assign rxdata_out[927] = \<const0> ;
  assign rxdata_out[926] = \<const0> ;
  assign rxdata_out[925] = \<const0> ;
  assign rxdata_out[924] = \<const0> ;
  assign rxdata_out[923] = \<const0> ;
  assign rxdata_out[922] = \<const0> ;
  assign rxdata_out[921] = \<const0> ;
  assign rxdata_out[920] = \<const0> ;
  assign rxdata_out[919] = \<const0> ;
  assign rxdata_out[918] = \<const0> ;
  assign rxdata_out[917] = \<const0> ;
  assign rxdata_out[916] = \<const0> ;
  assign rxdata_out[915] = \<const0> ;
  assign rxdata_out[914] = \<const0> ;
  assign rxdata_out[913] = \<const0> ;
  assign rxdata_out[912] = \<const0> ;
  assign rxdata_out[911:896] = \^rxdata_out [911:896];
  assign rxdata_out[895] = \<const0> ;
  assign rxdata_out[894] = \<const0> ;
  assign rxdata_out[893] = \<const0> ;
  assign rxdata_out[892] = \<const0> ;
  assign rxdata_out[891] = \<const0> ;
  assign rxdata_out[890] = \<const0> ;
  assign rxdata_out[889] = \<const0> ;
  assign rxdata_out[888] = \<const0> ;
  assign rxdata_out[887] = \<const0> ;
  assign rxdata_out[886] = \<const0> ;
  assign rxdata_out[885] = \<const0> ;
  assign rxdata_out[884] = \<const0> ;
  assign rxdata_out[883] = \<const0> ;
  assign rxdata_out[882] = \<const0> ;
  assign rxdata_out[881] = \<const0> ;
  assign rxdata_out[880] = \<const0> ;
  assign rxdata_out[879] = \<const0> ;
  assign rxdata_out[878] = \<const0> ;
  assign rxdata_out[877] = \<const0> ;
  assign rxdata_out[876] = \<const0> ;
  assign rxdata_out[875] = \<const0> ;
  assign rxdata_out[874] = \<const0> ;
  assign rxdata_out[873] = \<const0> ;
  assign rxdata_out[872] = \<const0> ;
  assign rxdata_out[871] = \<const0> ;
  assign rxdata_out[870] = \<const0> ;
  assign rxdata_out[869] = \<const0> ;
  assign rxdata_out[868] = \<const0> ;
  assign rxdata_out[867] = \<const0> ;
  assign rxdata_out[866] = \<const0> ;
  assign rxdata_out[865] = \<const0> ;
  assign rxdata_out[864] = \<const0> ;
  assign rxdata_out[863] = \<const0> ;
  assign rxdata_out[862] = \<const0> ;
  assign rxdata_out[861] = \<const0> ;
  assign rxdata_out[860] = \<const0> ;
  assign rxdata_out[859] = \<const0> ;
  assign rxdata_out[858] = \<const0> ;
  assign rxdata_out[857] = \<const0> ;
  assign rxdata_out[856] = \<const0> ;
  assign rxdata_out[855] = \<const0> ;
  assign rxdata_out[854] = \<const0> ;
  assign rxdata_out[853] = \<const0> ;
  assign rxdata_out[852] = \<const0> ;
  assign rxdata_out[851] = \<const0> ;
  assign rxdata_out[850] = \<const0> ;
  assign rxdata_out[849] = \<const0> ;
  assign rxdata_out[848] = \<const0> ;
  assign rxdata_out[847] = \<const0> ;
  assign rxdata_out[846] = \<const0> ;
  assign rxdata_out[845] = \<const0> ;
  assign rxdata_out[844] = \<const0> ;
  assign rxdata_out[843] = \<const0> ;
  assign rxdata_out[842] = \<const0> ;
  assign rxdata_out[841] = \<const0> ;
  assign rxdata_out[840] = \<const0> ;
  assign rxdata_out[839] = \<const0> ;
  assign rxdata_out[838] = \<const0> ;
  assign rxdata_out[837] = \<const0> ;
  assign rxdata_out[836] = \<const0> ;
  assign rxdata_out[835] = \<const0> ;
  assign rxdata_out[834] = \<const0> ;
  assign rxdata_out[833] = \<const0> ;
  assign rxdata_out[832] = \<const0> ;
  assign rxdata_out[831] = \<const0> ;
  assign rxdata_out[830] = \<const0> ;
  assign rxdata_out[829] = \<const0> ;
  assign rxdata_out[828] = \<const0> ;
  assign rxdata_out[827] = \<const0> ;
  assign rxdata_out[826] = \<const0> ;
  assign rxdata_out[825] = \<const0> ;
  assign rxdata_out[824] = \<const0> ;
  assign rxdata_out[823] = \<const0> ;
  assign rxdata_out[822] = \<const0> ;
  assign rxdata_out[821] = \<const0> ;
  assign rxdata_out[820] = \<const0> ;
  assign rxdata_out[819] = \<const0> ;
  assign rxdata_out[818] = \<const0> ;
  assign rxdata_out[817] = \<const0> ;
  assign rxdata_out[816] = \<const0> ;
  assign rxdata_out[815] = \<const0> ;
  assign rxdata_out[814] = \<const0> ;
  assign rxdata_out[813] = \<const0> ;
  assign rxdata_out[812] = \<const0> ;
  assign rxdata_out[811] = \<const0> ;
  assign rxdata_out[810] = \<const0> ;
  assign rxdata_out[809] = \<const0> ;
  assign rxdata_out[808] = \<const0> ;
  assign rxdata_out[807] = \<const0> ;
  assign rxdata_out[806] = \<const0> ;
  assign rxdata_out[805] = \<const0> ;
  assign rxdata_out[804] = \<const0> ;
  assign rxdata_out[803] = \<const0> ;
  assign rxdata_out[802] = \<const0> ;
  assign rxdata_out[801] = \<const0> ;
  assign rxdata_out[800] = \<const0> ;
  assign rxdata_out[799] = \<const0> ;
  assign rxdata_out[798] = \<const0> ;
  assign rxdata_out[797] = \<const0> ;
  assign rxdata_out[796] = \<const0> ;
  assign rxdata_out[795] = \<const0> ;
  assign rxdata_out[794] = \<const0> ;
  assign rxdata_out[793] = \<const0> ;
  assign rxdata_out[792] = \<const0> ;
  assign rxdata_out[791] = \<const0> ;
  assign rxdata_out[790] = \<const0> ;
  assign rxdata_out[789] = \<const0> ;
  assign rxdata_out[788] = \<const0> ;
  assign rxdata_out[787] = \<const0> ;
  assign rxdata_out[786] = \<const0> ;
  assign rxdata_out[785] = \<const0> ;
  assign rxdata_out[784] = \<const0> ;
  assign rxdata_out[783:768] = \^rxdata_out [783:768];
  assign rxdata_out[767] = \<const0> ;
  assign rxdata_out[766] = \<const0> ;
  assign rxdata_out[765] = \<const0> ;
  assign rxdata_out[764] = \<const0> ;
  assign rxdata_out[763] = \<const0> ;
  assign rxdata_out[762] = \<const0> ;
  assign rxdata_out[761] = \<const0> ;
  assign rxdata_out[760] = \<const0> ;
  assign rxdata_out[759] = \<const0> ;
  assign rxdata_out[758] = \<const0> ;
  assign rxdata_out[757] = \<const0> ;
  assign rxdata_out[756] = \<const0> ;
  assign rxdata_out[755] = \<const0> ;
  assign rxdata_out[754] = \<const0> ;
  assign rxdata_out[753] = \<const0> ;
  assign rxdata_out[752] = \<const0> ;
  assign rxdata_out[751] = \<const0> ;
  assign rxdata_out[750] = \<const0> ;
  assign rxdata_out[749] = \<const0> ;
  assign rxdata_out[748] = \<const0> ;
  assign rxdata_out[747] = \<const0> ;
  assign rxdata_out[746] = \<const0> ;
  assign rxdata_out[745] = \<const0> ;
  assign rxdata_out[744] = \<const0> ;
  assign rxdata_out[743] = \<const0> ;
  assign rxdata_out[742] = \<const0> ;
  assign rxdata_out[741] = \<const0> ;
  assign rxdata_out[740] = \<const0> ;
  assign rxdata_out[739] = \<const0> ;
  assign rxdata_out[738] = \<const0> ;
  assign rxdata_out[737] = \<const0> ;
  assign rxdata_out[736] = \<const0> ;
  assign rxdata_out[735] = \<const0> ;
  assign rxdata_out[734] = \<const0> ;
  assign rxdata_out[733] = \<const0> ;
  assign rxdata_out[732] = \<const0> ;
  assign rxdata_out[731] = \<const0> ;
  assign rxdata_out[730] = \<const0> ;
  assign rxdata_out[729] = \<const0> ;
  assign rxdata_out[728] = \<const0> ;
  assign rxdata_out[727] = \<const0> ;
  assign rxdata_out[726] = \<const0> ;
  assign rxdata_out[725] = \<const0> ;
  assign rxdata_out[724] = \<const0> ;
  assign rxdata_out[723] = \<const0> ;
  assign rxdata_out[722] = \<const0> ;
  assign rxdata_out[721] = \<const0> ;
  assign rxdata_out[720] = \<const0> ;
  assign rxdata_out[719] = \<const0> ;
  assign rxdata_out[718] = \<const0> ;
  assign rxdata_out[717] = \<const0> ;
  assign rxdata_out[716] = \<const0> ;
  assign rxdata_out[715] = \<const0> ;
  assign rxdata_out[714] = \<const0> ;
  assign rxdata_out[713] = \<const0> ;
  assign rxdata_out[712] = \<const0> ;
  assign rxdata_out[711] = \<const0> ;
  assign rxdata_out[710] = \<const0> ;
  assign rxdata_out[709] = \<const0> ;
  assign rxdata_out[708] = \<const0> ;
  assign rxdata_out[707] = \<const0> ;
  assign rxdata_out[706] = \<const0> ;
  assign rxdata_out[705] = \<const0> ;
  assign rxdata_out[704] = \<const0> ;
  assign rxdata_out[703] = \<const0> ;
  assign rxdata_out[702] = \<const0> ;
  assign rxdata_out[701] = \<const0> ;
  assign rxdata_out[700] = \<const0> ;
  assign rxdata_out[699] = \<const0> ;
  assign rxdata_out[698] = \<const0> ;
  assign rxdata_out[697] = \<const0> ;
  assign rxdata_out[696] = \<const0> ;
  assign rxdata_out[695] = \<const0> ;
  assign rxdata_out[694] = \<const0> ;
  assign rxdata_out[693] = \<const0> ;
  assign rxdata_out[692] = \<const0> ;
  assign rxdata_out[691] = \<const0> ;
  assign rxdata_out[690] = \<const0> ;
  assign rxdata_out[689] = \<const0> ;
  assign rxdata_out[688] = \<const0> ;
  assign rxdata_out[687] = \<const0> ;
  assign rxdata_out[686] = \<const0> ;
  assign rxdata_out[685] = \<const0> ;
  assign rxdata_out[684] = \<const0> ;
  assign rxdata_out[683] = \<const0> ;
  assign rxdata_out[682] = \<const0> ;
  assign rxdata_out[681] = \<const0> ;
  assign rxdata_out[680] = \<const0> ;
  assign rxdata_out[679] = \<const0> ;
  assign rxdata_out[678] = \<const0> ;
  assign rxdata_out[677] = \<const0> ;
  assign rxdata_out[676] = \<const0> ;
  assign rxdata_out[675] = \<const0> ;
  assign rxdata_out[674] = \<const0> ;
  assign rxdata_out[673] = \<const0> ;
  assign rxdata_out[672] = \<const0> ;
  assign rxdata_out[671] = \<const0> ;
  assign rxdata_out[670] = \<const0> ;
  assign rxdata_out[669] = \<const0> ;
  assign rxdata_out[668] = \<const0> ;
  assign rxdata_out[667] = \<const0> ;
  assign rxdata_out[666] = \<const0> ;
  assign rxdata_out[665] = \<const0> ;
  assign rxdata_out[664] = \<const0> ;
  assign rxdata_out[663] = \<const0> ;
  assign rxdata_out[662] = \<const0> ;
  assign rxdata_out[661] = \<const0> ;
  assign rxdata_out[660] = \<const0> ;
  assign rxdata_out[659] = \<const0> ;
  assign rxdata_out[658] = \<const0> ;
  assign rxdata_out[657] = \<const0> ;
  assign rxdata_out[656] = \<const0> ;
  assign rxdata_out[655:640] = \^rxdata_out [655:640];
  assign rxdata_out[639] = \<const0> ;
  assign rxdata_out[638] = \<const0> ;
  assign rxdata_out[637] = \<const0> ;
  assign rxdata_out[636] = \<const0> ;
  assign rxdata_out[635] = \<const0> ;
  assign rxdata_out[634] = \<const0> ;
  assign rxdata_out[633] = \<const0> ;
  assign rxdata_out[632] = \<const0> ;
  assign rxdata_out[631] = \<const0> ;
  assign rxdata_out[630] = \<const0> ;
  assign rxdata_out[629] = \<const0> ;
  assign rxdata_out[628] = \<const0> ;
  assign rxdata_out[627] = \<const0> ;
  assign rxdata_out[626] = \<const0> ;
  assign rxdata_out[625] = \<const0> ;
  assign rxdata_out[624] = \<const0> ;
  assign rxdata_out[623] = \<const0> ;
  assign rxdata_out[622] = \<const0> ;
  assign rxdata_out[621] = \<const0> ;
  assign rxdata_out[620] = \<const0> ;
  assign rxdata_out[619] = \<const0> ;
  assign rxdata_out[618] = \<const0> ;
  assign rxdata_out[617] = \<const0> ;
  assign rxdata_out[616] = \<const0> ;
  assign rxdata_out[615] = \<const0> ;
  assign rxdata_out[614] = \<const0> ;
  assign rxdata_out[613] = \<const0> ;
  assign rxdata_out[612] = \<const0> ;
  assign rxdata_out[611] = \<const0> ;
  assign rxdata_out[610] = \<const0> ;
  assign rxdata_out[609] = \<const0> ;
  assign rxdata_out[608] = \<const0> ;
  assign rxdata_out[607] = \<const0> ;
  assign rxdata_out[606] = \<const0> ;
  assign rxdata_out[605] = \<const0> ;
  assign rxdata_out[604] = \<const0> ;
  assign rxdata_out[603] = \<const0> ;
  assign rxdata_out[602] = \<const0> ;
  assign rxdata_out[601] = \<const0> ;
  assign rxdata_out[600] = \<const0> ;
  assign rxdata_out[599] = \<const0> ;
  assign rxdata_out[598] = \<const0> ;
  assign rxdata_out[597] = \<const0> ;
  assign rxdata_out[596] = \<const0> ;
  assign rxdata_out[595] = \<const0> ;
  assign rxdata_out[594] = \<const0> ;
  assign rxdata_out[593] = \<const0> ;
  assign rxdata_out[592] = \<const0> ;
  assign rxdata_out[591] = \<const0> ;
  assign rxdata_out[590] = \<const0> ;
  assign rxdata_out[589] = \<const0> ;
  assign rxdata_out[588] = \<const0> ;
  assign rxdata_out[587] = \<const0> ;
  assign rxdata_out[586] = \<const0> ;
  assign rxdata_out[585] = \<const0> ;
  assign rxdata_out[584] = \<const0> ;
  assign rxdata_out[583] = \<const0> ;
  assign rxdata_out[582] = \<const0> ;
  assign rxdata_out[581] = \<const0> ;
  assign rxdata_out[580] = \<const0> ;
  assign rxdata_out[579] = \<const0> ;
  assign rxdata_out[578] = \<const0> ;
  assign rxdata_out[577] = \<const0> ;
  assign rxdata_out[576] = \<const0> ;
  assign rxdata_out[575] = \<const0> ;
  assign rxdata_out[574] = \<const0> ;
  assign rxdata_out[573] = \<const0> ;
  assign rxdata_out[572] = \<const0> ;
  assign rxdata_out[571] = \<const0> ;
  assign rxdata_out[570] = \<const0> ;
  assign rxdata_out[569] = \<const0> ;
  assign rxdata_out[568] = \<const0> ;
  assign rxdata_out[567] = \<const0> ;
  assign rxdata_out[566] = \<const0> ;
  assign rxdata_out[565] = \<const0> ;
  assign rxdata_out[564] = \<const0> ;
  assign rxdata_out[563] = \<const0> ;
  assign rxdata_out[562] = \<const0> ;
  assign rxdata_out[561] = \<const0> ;
  assign rxdata_out[560] = \<const0> ;
  assign rxdata_out[559] = \<const0> ;
  assign rxdata_out[558] = \<const0> ;
  assign rxdata_out[557] = \<const0> ;
  assign rxdata_out[556] = \<const0> ;
  assign rxdata_out[555] = \<const0> ;
  assign rxdata_out[554] = \<const0> ;
  assign rxdata_out[553] = \<const0> ;
  assign rxdata_out[552] = \<const0> ;
  assign rxdata_out[551] = \<const0> ;
  assign rxdata_out[550] = \<const0> ;
  assign rxdata_out[549] = \<const0> ;
  assign rxdata_out[548] = \<const0> ;
  assign rxdata_out[547] = \<const0> ;
  assign rxdata_out[546] = \<const0> ;
  assign rxdata_out[545] = \<const0> ;
  assign rxdata_out[544] = \<const0> ;
  assign rxdata_out[543] = \<const0> ;
  assign rxdata_out[542] = \<const0> ;
  assign rxdata_out[541] = \<const0> ;
  assign rxdata_out[540] = \<const0> ;
  assign rxdata_out[539] = \<const0> ;
  assign rxdata_out[538] = \<const0> ;
  assign rxdata_out[537] = \<const0> ;
  assign rxdata_out[536] = \<const0> ;
  assign rxdata_out[535] = \<const0> ;
  assign rxdata_out[534] = \<const0> ;
  assign rxdata_out[533] = \<const0> ;
  assign rxdata_out[532] = \<const0> ;
  assign rxdata_out[531] = \<const0> ;
  assign rxdata_out[530] = \<const0> ;
  assign rxdata_out[529] = \<const0> ;
  assign rxdata_out[528] = \<const0> ;
  assign rxdata_out[527:512] = \^rxdata_out [527:512];
  assign rxdata_out[511] = \<const0> ;
  assign rxdata_out[510] = \<const0> ;
  assign rxdata_out[509] = \<const0> ;
  assign rxdata_out[508] = \<const0> ;
  assign rxdata_out[507] = \<const0> ;
  assign rxdata_out[506] = \<const0> ;
  assign rxdata_out[505] = \<const0> ;
  assign rxdata_out[504] = \<const0> ;
  assign rxdata_out[503] = \<const0> ;
  assign rxdata_out[502] = \<const0> ;
  assign rxdata_out[501] = \<const0> ;
  assign rxdata_out[500] = \<const0> ;
  assign rxdata_out[499] = \<const0> ;
  assign rxdata_out[498] = \<const0> ;
  assign rxdata_out[497] = \<const0> ;
  assign rxdata_out[496] = \<const0> ;
  assign rxdata_out[495] = \<const0> ;
  assign rxdata_out[494] = \<const0> ;
  assign rxdata_out[493] = \<const0> ;
  assign rxdata_out[492] = \<const0> ;
  assign rxdata_out[491] = \<const0> ;
  assign rxdata_out[490] = \<const0> ;
  assign rxdata_out[489] = \<const0> ;
  assign rxdata_out[488] = \<const0> ;
  assign rxdata_out[487] = \<const0> ;
  assign rxdata_out[486] = \<const0> ;
  assign rxdata_out[485] = \<const0> ;
  assign rxdata_out[484] = \<const0> ;
  assign rxdata_out[483] = \<const0> ;
  assign rxdata_out[482] = \<const0> ;
  assign rxdata_out[481] = \<const0> ;
  assign rxdata_out[480] = \<const0> ;
  assign rxdata_out[479] = \<const0> ;
  assign rxdata_out[478] = \<const0> ;
  assign rxdata_out[477] = \<const0> ;
  assign rxdata_out[476] = \<const0> ;
  assign rxdata_out[475] = \<const0> ;
  assign rxdata_out[474] = \<const0> ;
  assign rxdata_out[473] = \<const0> ;
  assign rxdata_out[472] = \<const0> ;
  assign rxdata_out[471] = \<const0> ;
  assign rxdata_out[470] = \<const0> ;
  assign rxdata_out[469] = \<const0> ;
  assign rxdata_out[468] = \<const0> ;
  assign rxdata_out[467] = \<const0> ;
  assign rxdata_out[466] = \<const0> ;
  assign rxdata_out[465] = \<const0> ;
  assign rxdata_out[464] = \<const0> ;
  assign rxdata_out[463] = \<const0> ;
  assign rxdata_out[462] = \<const0> ;
  assign rxdata_out[461] = \<const0> ;
  assign rxdata_out[460] = \<const0> ;
  assign rxdata_out[459] = \<const0> ;
  assign rxdata_out[458] = \<const0> ;
  assign rxdata_out[457] = \<const0> ;
  assign rxdata_out[456] = \<const0> ;
  assign rxdata_out[455] = \<const0> ;
  assign rxdata_out[454] = \<const0> ;
  assign rxdata_out[453] = \<const0> ;
  assign rxdata_out[452] = \<const0> ;
  assign rxdata_out[451] = \<const0> ;
  assign rxdata_out[450] = \<const0> ;
  assign rxdata_out[449] = \<const0> ;
  assign rxdata_out[448] = \<const0> ;
  assign rxdata_out[447] = \<const0> ;
  assign rxdata_out[446] = \<const0> ;
  assign rxdata_out[445] = \<const0> ;
  assign rxdata_out[444] = \<const0> ;
  assign rxdata_out[443] = \<const0> ;
  assign rxdata_out[442] = \<const0> ;
  assign rxdata_out[441] = \<const0> ;
  assign rxdata_out[440] = \<const0> ;
  assign rxdata_out[439] = \<const0> ;
  assign rxdata_out[438] = \<const0> ;
  assign rxdata_out[437] = \<const0> ;
  assign rxdata_out[436] = \<const0> ;
  assign rxdata_out[435] = \<const0> ;
  assign rxdata_out[434] = \<const0> ;
  assign rxdata_out[433] = \<const0> ;
  assign rxdata_out[432] = \<const0> ;
  assign rxdata_out[431] = \<const0> ;
  assign rxdata_out[430] = \<const0> ;
  assign rxdata_out[429] = \<const0> ;
  assign rxdata_out[428] = \<const0> ;
  assign rxdata_out[427] = \<const0> ;
  assign rxdata_out[426] = \<const0> ;
  assign rxdata_out[425] = \<const0> ;
  assign rxdata_out[424] = \<const0> ;
  assign rxdata_out[423] = \<const0> ;
  assign rxdata_out[422] = \<const0> ;
  assign rxdata_out[421] = \<const0> ;
  assign rxdata_out[420] = \<const0> ;
  assign rxdata_out[419] = \<const0> ;
  assign rxdata_out[418] = \<const0> ;
  assign rxdata_out[417] = \<const0> ;
  assign rxdata_out[416] = \<const0> ;
  assign rxdata_out[415] = \<const0> ;
  assign rxdata_out[414] = \<const0> ;
  assign rxdata_out[413] = \<const0> ;
  assign rxdata_out[412] = \<const0> ;
  assign rxdata_out[411] = \<const0> ;
  assign rxdata_out[410] = \<const0> ;
  assign rxdata_out[409] = \<const0> ;
  assign rxdata_out[408] = \<const0> ;
  assign rxdata_out[407] = \<const0> ;
  assign rxdata_out[406] = \<const0> ;
  assign rxdata_out[405] = \<const0> ;
  assign rxdata_out[404] = \<const0> ;
  assign rxdata_out[403] = \<const0> ;
  assign rxdata_out[402] = \<const0> ;
  assign rxdata_out[401] = \<const0> ;
  assign rxdata_out[400] = \<const0> ;
  assign rxdata_out[399:384] = \^rxdata_out [399:384];
  assign rxdata_out[383] = \<const0> ;
  assign rxdata_out[382] = \<const0> ;
  assign rxdata_out[381] = \<const0> ;
  assign rxdata_out[380] = \<const0> ;
  assign rxdata_out[379] = \<const0> ;
  assign rxdata_out[378] = \<const0> ;
  assign rxdata_out[377] = \<const0> ;
  assign rxdata_out[376] = \<const0> ;
  assign rxdata_out[375] = \<const0> ;
  assign rxdata_out[374] = \<const0> ;
  assign rxdata_out[373] = \<const0> ;
  assign rxdata_out[372] = \<const0> ;
  assign rxdata_out[371] = \<const0> ;
  assign rxdata_out[370] = \<const0> ;
  assign rxdata_out[369] = \<const0> ;
  assign rxdata_out[368] = \<const0> ;
  assign rxdata_out[367] = \<const0> ;
  assign rxdata_out[366] = \<const0> ;
  assign rxdata_out[365] = \<const0> ;
  assign rxdata_out[364] = \<const0> ;
  assign rxdata_out[363] = \<const0> ;
  assign rxdata_out[362] = \<const0> ;
  assign rxdata_out[361] = \<const0> ;
  assign rxdata_out[360] = \<const0> ;
  assign rxdata_out[359] = \<const0> ;
  assign rxdata_out[358] = \<const0> ;
  assign rxdata_out[357] = \<const0> ;
  assign rxdata_out[356] = \<const0> ;
  assign rxdata_out[355] = \<const0> ;
  assign rxdata_out[354] = \<const0> ;
  assign rxdata_out[353] = \<const0> ;
  assign rxdata_out[352] = \<const0> ;
  assign rxdata_out[351] = \<const0> ;
  assign rxdata_out[350] = \<const0> ;
  assign rxdata_out[349] = \<const0> ;
  assign rxdata_out[348] = \<const0> ;
  assign rxdata_out[347] = \<const0> ;
  assign rxdata_out[346] = \<const0> ;
  assign rxdata_out[345] = \<const0> ;
  assign rxdata_out[344] = \<const0> ;
  assign rxdata_out[343] = \<const0> ;
  assign rxdata_out[342] = \<const0> ;
  assign rxdata_out[341] = \<const0> ;
  assign rxdata_out[340] = \<const0> ;
  assign rxdata_out[339] = \<const0> ;
  assign rxdata_out[338] = \<const0> ;
  assign rxdata_out[337] = \<const0> ;
  assign rxdata_out[336] = \<const0> ;
  assign rxdata_out[335] = \<const0> ;
  assign rxdata_out[334] = \<const0> ;
  assign rxdata_out[333] = \<const0> ;
  assign rxdata_out[332] = \<const0> ;
  assign rxdata_out[331] = \<const0> ;
  assign rxdata_out[330] = \<const0> ;
  assign rxdata_out[329] = \<const0> ;
  assign rxdata_out[328] = \<const0> ;
  assign rxdata_out[327] = \<const0> ;
  assign rxdata_out[326] = \<const0> ;
  assign rxdata_out[325] = \<const0> ;
  assign rxdata_out[324] = \<const0> ;
  assign rxdata_out[323] = \<const0> ;
  assign rxdata_out[322] = \<const0> ;
  assign rxdata_out[321] = \<const0> ;
  assign rxdata_out[320] = \<const0> ;
  assign rxdata_out[319] = \<const0> ;
  assign rxdata_out[318] = \<const0> ;
  assign rxdata_out[317] = \<const0> ;
  assign rxdata_out[316] = \<const0> ;
  assign rxdata_out[315] = \<const0> ;
  assign rxdata_out[314] = \<const0> ;
  assign rxdata_out[313] = \<const0> ;
  assign rxdata_out[312] = \<const0> ;
  assign rxdata_out[311] = \<const0> ;
  assign rxdata_out[310] = \<const0> ;
  assign rxdata_out[309] = \<const0> ;
  assign rxdata_out[308] = \<const0> ;
  assign rxdata_out[307] = \<const0> ;
  assign rxdata_out[306] = \<const0> ;
  assign rxdata_out[305] = \<const0> ;
  assign rxdata_out[304] = \<const0> ;
  assign rxdata_out[303] = \<const0> ;
  assign rxdata_out[302] = \<const0> ;
  assign rxdata_out[301] = \<const0> ;
  assign rxdata_out[300] = \<const0> ;
  assign rxdata_out[299] = \<const0> ;
  assign rxdata_out[298] = \<const0> ;
  assign rxdata_out[297] = \<const0> ;
  assign rxdata_out[296] = \<const0> ;
  assign rxdata_out[295] = \<const0> ;
  assign rxdata_out[294] = \<const0> ;
  assign rxdata_out[293] = \<const0> ;
  assign rxdata_out[292] = \<const0> ;
  assign rxdata_out[291] = \<const0> ;
  assign rxdata_out[290] = \<const0> ;
  assign rxdata_out[289] = \<const0> ;
  assign rxdata_out[288] = \<const0> ;
  assign rxdata_out[287] = \<const0> ;
  assign rxdata_out[286] = \<const0> ;
  assign rxdata_out[285] = \<const0> ;
  assign rxdata_out[284] = \<const0> ;
  assign rxdata_out[283] = \<const0> ;
  assign rxdata_out[282] = \<const0> ;
  assign rxdata_out[281] = \<const0> ;
  assign rxdata_out[280] = \<const0> ;
  assign rxdata_out[279] = \<const0> ;
  assign rxdata_out[278] = \<const0> ;
  assign rxdata_out[277] = \<const0> ;
  assign rxdata_out[276] = \<const0> ;
  assign rxdata_out[275] = \<const0> ;
  assign rxdata_out[274] = \<const0> ;
  assign rxdata_out[273] = \<const0> ;
  assign rxdata_out[272] = \<const0> ;
  assign rxdata_out[271:256] = \^rxdata_out [271:256];
  assign rxdata_out[255] = \<const0> ;
  assign rxdata_out[254] = \<const0> ;
  assign rxdata_out[253] = \<const0> ;
  assign rxdata_out[252] = \<const0> ;
  assign rxdata_out[251] = \<const0> ;
  assign rxdata_out[250] = \<const0> ;
  assign rxdata_out[249] = \<const0> ;
  assign rxdata_out[248] = \<const0> ;
  assign rxdata_out[247] = \<const0> ;
  assign rxdata_out[246] = \<const0> ;
  assign rxdata_out[245] = \<const0> ;
  assign rxdata_out[244] = \<const0> ;
  assign rxdata_out[243] = \<const0> ;
  assign rxdata_out[242] = \<const0> ;
  assign rxdata_out[241] = \<const0> ;
  assign rxdata_out[240] = \<const0> ;
  assign rxdata_out[239] = \<const0> ;
  assign rxdata_out[238] = \<const0> ;
  assign rxdata_out[237] = \<const0> ;
  assign rxdata_out[236] = \<const0> ;
  assign rxdata_out[235] = \<const0> ;
  assign rxdata_out[234] = \<const0> ;
  assign rxdata_out[233] = \<const0> ;
  assign rxdata_out[232] = \<const0> ;
  assign rxdata_out[231] = \<const0> ;
  assign rxdata_out[230] = \<const0> ;
  assign rxdata_out[229] = \<const0> ;
  assign rxdata_out[228] = \<const0> ;
  assign rxdata_out[227] = \<const0> ;
  assign rxdata_out[226] = \<const0> ;
  assign rxdata_out[225] = \<const0> ;
  assign rxdata_out[224] = \<const0> ;
  assign rxdata_out[223] = \<const0> ;
  assign rxdata_out[222] = \<const0> ;
  assign rxdata_out[221] = \<const0> ;
  assign rxdata_out[220] = \<const0> ;
  assign rxdata_out[219] = \<const0> ;
  assign rxdata_out[218] = \<const0> ;
  assign rxdata_out[217] = \<const0> ;
  assign rxdata_out[216] = \<const0> ;
  assign rxdata_out[215] = \<const0> ;
  assign rxdata_out[214] = \<const0> ;
  assign rxdata_out[213] = \<const0> ;
  assign rxdata_out[212] = \<const0> ;
  assign rxdata_out[211] = \<const0> ;
  assign rxdata_out[210] = \<const0> ;
  assign rxdata_out[209] = \<const0> ;
  assign rxdata_out[208] = \<const0> ;
  assign rxdata_out[207] = \<const0> ;
  assign rxdata_out[206] = \<const0> ;
  assign rxdata_out[205] = \<const0> ;
  assign rxdata_out[204] = \<const0> ;
  assign rxdata_out[203] = \<const0> ;
  assign rxdata_out[202] = \<const0> ;
  assign rxdata_out[201] = \<const0> ;
  assign rxdata_out[200] = \<const0> ;
  assign rxdata_out[199] = \<const0> ;
  assign rxdata_out[198] = \<const0> ;
  assign rxdata_out[197] = \<const0> ;
  assign rxdata_out[196] = \<const0> ;
  assign rxdata_out[195] = \<const0> ;
  assign rxdata_out[194] = \<const0> ;
  assign rxdata_out[193] = \<const0> ;
  assign rxdata_out[192] = \<const0> ;
  assign rxdata_out[191] = \<const0> ;
  assign rxdata_out[190] = \<const0> ;
  assign rxdata_out[189] = \<const0> ;
  assign rxdata_out[188] = \<const0> ;
  assign rxdata_out[187] = \<const0> ;
  assign rxdata_out[186] = \<const0> ;
  assign rxdata_out[185] = \<const0> ;
  assign rxdata_out[184] = \<const0> ;
  assign rxdata_out[183] = \<const0> ;
  assign rxdata_out[182] = \<const0> ;
  assign rxdata_out[181] = \<const0> ;
  assign rxdata_out[180] = \<const0> ;
  assign rxdata_out[179] = \<const0> ;
  assign rxdata_out[178] = \<const0> ;
  assign rxdata_out[177] = \<const0> ;
  assign rxdata_out[176] = \<const0> ;
  assign rxdata_out[175] = \<const0> ;
  assign rxdata_out[174] = \<const0> ;
  assign rxdata_out[173] = \<const0> ;
  assign rxdata_out[172] = \<const0> ;
  assign rxdata_out[171] = \<const0> ;
  assign rxdata_out[170] = \<const0> ;
  assign rxdata_out[169] = \<const0> ;
  assign rxdata_out[168] = \<const0> ;
  assign rxdata_out[167] = \<const0> ;
  assign rxdata_out[166] = \<const0> ;
  assign rxdata_out[165] = \<const0> ;
  assign rxdata_out[164] = \<const0> ;
  assign rxdata_out[163] = \<const0> ;
  assign rxdata_out[162] = \<const0> ;
  assign rxdata_out[161] = \<const0> ;
  assign rxdata_out[160] = \<const0> ;
  assign rxdata_out[159] = \<const0> ;
  assign rxdata_out[158] = \<const0> ;
  assign rxdata_out[157] = \<const0> ;
  assign rxdata_out[156] = \<const0> ;
  assign rxdata_out[155] = \<const0> ;
  assign rxdata_out[154] = \<const0> ;
  assign rxdata_out[153] = \<const0> ;
  assign rxdata_out[152] = \<const0> ;
  assign rxdata_out[151] = \<const0> ;
  assign rxdata_out[150] = \<const0> ;
  assign rxdata_out[149] = \<const0> ;
  assign rxdata_out[148] = \<const0> ;
  assign rxdata_out[147] = \<const0> ;
  assign rxdata_out[146] = \<const0> ;
  assign rxdata_out[145] = \<const0> ;
  assign rxdata_out[144] = \<const0> ;
  assign rxdata_out[143:128] = \^rxdata_out [143:128];
  assign rxdata_out[127] = \<const0> ;
  assign rxdata_out[126] = \<const0> ;
  assign rxdata_out[125] = \<const0> ;
  assign rxdata_out[124] = \<const0> ;
  assign rxdata_out[123] = \<const0> ;
  assign rxdata_out[122] = \<const0> ;
  assign rxdata_out[121] = \<const0> ;
  assign rxdata_out[120] = \<const0> ;
  assign rxdata_out[119] = \<const0> ;
  assign rxdata_out[118] = \<const0> ;
  assign rxdata_out[117] = \<const0> ;
  assign rxdata_out[116] = \<const0> ;
  assign rxdata_out[115] = \<const0> ;
  assign rxdata_out[114] = \<const0> ;
  assign rxdata_out[113] = \<const0> ;
  assign rxdata_out[112] = \<const0> ;
  assign rxdata_out[111] = \<const0> ;
  assign rxdata_out[110] = \<const0> ;
  assign rxdata_out[109] = \<const0> ;
  assign rxdata_out[108] = \<const0> ;
  assign rxdata_out[107] = \<const0> ;
  assign rxdata_out[106] = \<const0> ;
  assign rxdata_out[105] = \<const0> ;
  assign rxdata_out[104] = \<const0> ;
  assign rxdata_out[103] = \<const0> ;
  assign rxdata_out[102] = \<const0> ;
  assign rxdata_out[101] = \<const0> ;
  assign rxdata_out[100] = \<const0> ;
  assign rxdata_out[99] = \<const0> ;
  assign rxdata_out[98] = \<const0> ;
  assign rxdata_out[97] = \<const0> ;
  assign rxdata_out[96] = \<const0> ;
  assign rxdata_out[95] = \<const0> ;
  assign rxdata_out[94] = \<const0> ;
  assign rxdata_out[93] = \<const0> ;
  assign rxdata_out[92] = \<const0> ;
  assign rxdata_out[91] = \<const0> ;
  assign rxdata_out[90] = \<const0> ;
  assign rxdata_out[89] = \<const0> ;
  assign rxdata_out[88] = \<const0> ;
  assign rxdata_out[87] = \<const0> ;
  assign rxdata_out[86] = \<const0> ;
  assign rxdata_out[85] = \<const0> ;
  assign rxdata_out[84] = \<const0> ;
  assign rxdata_out[83] = \<const0> ;
  assign rxdata_out[82] = \<const0> ;
  assign rxdata_out[81] = \<const0> ;
  assign rxdata_out[80] = \<const0> ;
  assign rxdata_out[79] = \<const0> ;
  assign rxdata_out[78] = \<const0> ;
  assign rxdata_out[77] = \<const0> ;
  assign rxdata_out[76] = \<const0> ;
  assign rxdata_out[75] = \<const0> ;
  assign rxdata_out[74] = \<const0> ;
  assign rxdata_out[73] = \<const0> ;
  assign rxdata_out[72] = \<const0> ;
  assign rxdata_out[71] = \<const0> ;
  assign rxdata_out[70] = \<const0> ;
  assign rxdata_out[69] = \<const0> ;
  assign rxdata_out[68] = \<const0> ;
  assign rxdata_out[67] = \<const0> ;
  assign rxdata_out[66] = \<const0> ;
  assign rxdata_out[65] = \<const0> ;
  assign rxdata_out[64] = \<const0> ;
  assign rxdata_out[63] = \<const0> ;
  assign rxdata_out[62] = \<const0> ;
  assign rxdata_out[61] = \<const0> ;
  assign rxdata_out[60] = \<const0> ;
  assign rxdata_out[59] = \<const0> ;
  assign rxdata_out[58] = \<const0> ;
  assign rxdata_out[57] = \<const0> ;
  assign rxdata_out[56] = \<const0> ;
  assign rxdata_out[55] = \<const0> ;
  assign rxdata_out[54] = \<const0> ;
  assign rxdata_out[53] = \<const0> ;
  assign rxdata_out[52] = \<const0> ;
  assign rxdata_out[51] = \<const0> ;
  assign rxdata_out[50] = \<const0> ;
  assign rxdata_out[49] = \<const0> ;
  assign rxdata_out[48] = \<const0> ;
  assign rxdata_out[47] = \<const0> ;
  assign rxdata_out[46] = \<const0> ;
  assign rxdata_out[45] = \<const0> ;
  assign rxdata_out[44] = \<const0> ;
  assign rxdata_out[43] = \<const0> ;
  assign rxdata_out[42] = \<const0> ;
  assign rxdata_out[41] = \<const0> ;
  assign rxdata_out[40] = \<const0> ;
  assign rxdata_out[39] = \<const0> ;
  assign rxdata_out[38] = \<const0> ;
  assign rxdata_out[37] = \<const0> ;
  assign rxdata_out[36] = \<const0> ;
  assign rxdata_out[35] = \<const0> ;
  assign rxdata_out[34] = \<const0> ;
  assign rxdata_out[33] = \<const0> ;
  assign rxdata_out[32] = \<const0> ;
  assign rxdata_out[31] = \<const0> ;
  assign rxdata_out[30] = \<const0> ;
  assign rxdata_out[29] = \<const0> ;
  assign rxdata_out[28] = \<const0> ;
  assign rxdata_out[27] = \<const0> ;
  assign rxdata_out[26] = \<const0> ;
  assign rxdata_out[25] = \<const0> ;
  assign rxdata_out[24] = \<const0> ;
  assign rxdata_out[23] = \<const0> ;
  assign rxdata_out[22] = \<const0> ;
  assign rxdata_out[21] = \<const0> ;
  assign rxdata_out[20] = \<const0> ;
  assign rxdata_out[19] = \<const0> ;
  assign rxdata_out[18] = \<const0> ;
  assign rxdata_out[17] = \<const0> ;
  assign rxdata_out[16] = \<const0> ;
  assign rxdata_out[15:0] = \^rxdata_out [15:0];
  assign rxdataextendrsvd_out[63] = \<const0> ;
  assign rxdataextendrsvd_out[62] = \<const0> ;
  assign rxdataextendrsvd_out[61] = \<const0> ;
  assign rxdataextendrsvd_out[60] = \<const0> ;
  assign rxdataextendrsvd_out[59] = \<const0> ;
  assign rxdataextendrsvd_out[58] = \<const0> ;
  assign rxdataextendrsvd_out[57] = \<const0> ;
  assign rxdataextendrsvd_out[56] = \<const0> ;
  assign rxdataextendrsvd_out[55] = \<const0> ;
  assign rxdataextendrsvd_out[54] = \<const0> ;
  assign rxdataextendrsvd_out[53] = \<const0> ;
  assign rxdataextendrsvd_out[52] = \<const0> ;
  assign rxdataextendrsvd_out[51] = \<const0> ;
  assign rxdataextendrsvd_out[50] = \<const0> ;
  assign rxdataextendrsvd_out[49] = \<const0> ;
  assign rxdataextendrsvd_out[48] = \<const0> ;
  assign rxdataextendrsvd_out[47] = \<const0> ;
  assign rxdataextendrsvd_out[46] = \<const0> ;
  assign rxdataextendrsvd_out[45] = \<const0> ;
  assign rxdataextendrsvd_out[44] = \<const0> ;
  assign rxdataextendrsvd_out[43] = \<const0> ;
  assign rxdataextendrsvd_out[42] = \<const0> ;
  assign rxdataextendrsvd_out[41] = \<const0> ;
  assign rxdataextendrsvd_out[40] = \<const0> ;
  assign rxdataextendrsvd_out[39] = \<const0> ;
  assign rxdataextendrsvd_out[38] = \<const0> ;
  assign rxdataextendrsvd_out[37] = \<const0> ;
  assign rxdataextendrsvd_out[36] = \<const0> ;
  assign rxdataextendrsvd_out[35] = \<const0> ;
  assign rxdataextendrsvd_out[34] = \<const0> ;
  assign rxdataextendrsvd_out[33] = \<const0> ;
  assign rxdataextendrsvd_out[32] = \<const0> ;
  assign rxdataextendrsvd_out[31] = \<const0> ;
  assign rxdataextendrsvd_out[30] = \<const0> ;
  assign rxdataextendrsvd_out[29] = \<const0> ;
  assign rxdataextendrsvd_out[28] = \<const0> ;
  assign rxdataextendrsvd_out[27] = \<const0> ;
  assign rxdataextendrsvd_out[26] = \<const0> ;
  assign rxdataextendrsvd_out[25] = \<const0> ;
  assign rxdataextendrsvd_out[24] = \<const0> ;
  assign rxdataextendrsvd_out[23] = \<const0> ;
  assign rxdataextendrsvd_out[22] = \<const0> ;
  assign rxdataextendrsvd_out[21] = \<const0> ;
  assign rxdataextendrsvd_out[20] = \<const0> ;
  assign rxdataextendrsvd_out[19] = \<const0> ;
  assign rxdataextendrsvd_out[18] = \<const0> ;
  assign rxdataextendrsvd_out[17] = \<const0> ;
  assign rxdataextendrsvd_out[16] = \<const0> ;
  assign rxdataextendrsvd_out[15] = \<const0> ;
  assign rxdataextendrsvd_out[14] = \<const0> ;
  assign rxdataextendrsvd_out[13] = \<const0> ;
  assign rxdataextendrsvd_out[12] = \<const0> ;
  assign rxdataextendrsvd_out[11] = \<const0> ;
  assign rxdataextendrsvd_out[10] = \<const0> ;
  assign rxdataextendrsvd_out[9] = \<const0> ;
  assign rxdataextendrsvd_out[8] = \<const0> ;
  assign rxdataextendrsvd_out[7] = \<const0> ;
  assign rxdataextendrsvd_out[6] = \<const0> ;
  assign rxdataextendrsvd_out[5] = \<const0> ;
  assign rxdataextendrsvd_out[4] = \<const0> ;
  assign rxdataextendrsvd_out[3] = \<const0> ;
  assign rxdataextendrsvd_out[2] = \<const0> ;
  assign rxdataextendrsvd_out[1] = \<const0> ;
  assign rxdataextendrsvd_out[0] = \<const0> ;
  assign rxdatavalid_out[15] = \<const0> ;
  assign rxdatavalid_out[14] = \<const0> ;
  assign rxdatavalid_out[13] = \<const0> ;
  assign rxdatavalid_out[12] = \<const0> ;
  assign rxdatavalid_out[11] = \<const0> ;
  assign rxdatavalid_out[10] = \<const0> ;
  assign rxdatavalid_out[9] = \<const0> ;
  assign rxdatavalid_out[8] = \<const0> ;
  assign rxdatavalid_out[7] = \<const0> ;
  assign rxdatavalid_out[6] = \<const0> ;
  assign rxdatavalid_out[5] = \<const0> ;
  assign rxdatavalid_out[4] = \<const0> ;
  assign rxdatavalid_out[3] = \<const0> ;
  assign rxdatavalid_out[2] = \<const0> ;
  assign rxdatavalid_out[1] = \<const0> ;
  assign rxdatavalid_out[0] = \<const0> ;
  assign rxdlysresetdone_out[7] = \<const0> ;
  assign rxdlysresetdone_out[6] = \<const0> ;
  assign rxdlysresetdone_out[5] = \<const0> ;
  assign rxdlysresetdone_out[4] = \<const0> ;
  assign rxdlysresetdone_out[3] = \<const0> ;
  assign rxdlysresetdone_out[2] = \<const0> ;
  assign rxdlysresetdone_out[1] = \<const0> ;
  assign rxdlysresetdone_out[0] = \<const0> ;
  assign rxheader_out[47] = \<const0> ;
  assign rxheader_out[46] = \<const0> ;
  assign rxheader_out[45] = \<const0> ;
  assign rxheader_out[44] = \<const0> ;
  assign rxheader_out[43] = \<const0> ;
  assign rxheader_out[42] = \<const0> ;
  assign rxheader_out[41] = \<const0> ;
  assign rxheader_out[40] = \<const0> ;
  assign rxheader_out[39] = \<const0> ;
  assign rxheader_out[38] = \<const0> ;
  assign rxheader_out[37] = \<const0> ;
  assign rxheader_out[36] = \<const0> ;
  assign rxheader_out[35] = \<const0> ;
  assign rxheader_out[34] = \<const0> ;
  assign rxheader_out[33] = \<const0> ;
  assign rxheader_out[32] = \<const0> ;
  assign rxheader_out[31] = \<const0> ;
  assign rxheader_out[30] = \<const0> ;
  assign rxheader_out[29] = \<const0> ;
  assign rxheader_out[28] = \<const0> ;
  assign rxheader_out[27] = \<const0> ;
  assign rxheader_out[26] = \<const0> ;
  assign rxheader_out[25] = \<const0> ;
  assign rxheader_out[24] = \<const0> ;
  assign rxheader_out[23] = \<const0> ;
  assign rxheader_out[22] = \<const0> ;
  assign rxheader_out[21] = \<const0> ;
  assign rxheader_out[20] = \<const0> ;
  assign rxheader_out[19] = \<const0> ;
  assign rxheader_out[18] = \<const0> ;
  assign rxheader_out[17] = \<const0> ;
  assign rxheader_out[16] = \<const0> ;
  assign rxheader_out[15] = \<const0> ;
  assign rxheader_out[14] = \<const0> ;
  assign rxheader_out[13] = \<const0> ;
  assign rxheader_out[12] = \<const0> ;
  assign rxheader_out[11] = \<const0> ;
  assign rxheader_out[10] = \<const0> ;
  assign rxheader_out[9] = \<const0> ;
  assign rxheader_out[8] = \<const0> ;
  assign rxheader_out[7] = \<const0> ;
  assign rxheader_out[6] = \<const0> ;
  assign rxheader_out[5] = \<const0> ;
  assign rxheader_out[4] = \<const0> ;
  assign rxheader_out[3] = \<const0> ;
  assign rxheader_out[2] = \<const0> ;
  assign rxheader_out[1] = \<const0> ;
  assign rxheader_out[0] = \<const0> ;
  assign rxheadervalid_out[15] = \<const0> ;
  assign rxheadervalid_out[14] = \<const0> ;
  assign rxheadervalid_out[13] = \<const0> ;
  assign rxheadervalid_out[12] = \<const0> ;
  assign rxheadervalid_out[11] = \<const0> ;
  assign rxheadervalid_out[10] = \<const0> ;
  assign rxheadervalid_out[9] = \<const0> ;
  assign rxheadervalid_out[8] = \<const0> ;
  assign rxheadervalid_out[7] = \<const0> ;
  assign rxheadervalid_out[6] = \<const0> ;
  assign rxheadervalid_out[5] = \<const0> ;
  assign rxheadervalid_out[4] = \<const0> ;
  assign rxheadervalid_out[3] = \<const0> ;
  assign rxheadervalid_out[2] = \<const0> ;
  assign rxheadervalid_out[1] = \<const0> ;
  assign rxheadervalid_out[0] = \<const0> ;
  assign rxlfpstresetdet_out[0] = \<const0> ;
  assign rxlfpsu2lpexitdet_out[0] = \<const0> ;
  assign rxlfpsu3wakedet_out[0] = \<const0> ;
  assign rxmonitorout_out[55] = \<const0> ;
  assign rxmonitorout_out[54] = \<const0> ;
  assign rxmonitorout_out[53] = \<const0> ;
  assign rxmonitorout_out[52] = \<const0> ;
  assign rxmonitorout_out[51] = \<const0> ;
  assign rxmonitorout_out[50] = \<const0> ;
  assign rxmonitorout_out[49] = \<const0> ;
  assign rxmonitorout_out[48] = \<const0> ;
  assign rxmonitorout_out[47] = \<const0> ;
  assign rxmonitorout_out[46] = \<const0> ;
  assign rxmonitorout_out[45] = \<const0> ;
  assign rxmonitorout_out[44] = \<const0> ;
  assign rxmonitorout_out[43] = \<const0> ;
  assign rxmonitorout_out[42] = \<const0> ;
  assign rxmonitorout_out[41] = \<const0> ;
  assign rxmonitorout_out[40] = \<const0> ;
  assign rxmonitorout_out[39] = \<const0> ;
  assign rxmonitorout_out[38] = \<const0> ;
  assign rxmonitorout_out[37] = \<const0> ;
  assign rxmonitorout_out[36] = \<const0> ;
  assign rxmonitorout_out[35] = \<const0> ;
  assign rxmonitorout_out[34] = \<const0> ;
  assign rxmonitorout_out[33] = \<const0> ;
  assign rxmonitorout_out[32] = \<const0> ;
  assign rxmonitorout_out[31] = \<const0> ;
  assign rxmonitorout_out[30] = \<const0> ;
  assign rxmonitorout_out[29] = \<const0> ;
  assign rxmonitorout_out[28] = \<const0> ;
  assign rxmonitorout_out[27] = \<const0> ;
  assign rxmonitorout_out[26] = \<const0> ;
  assign rxmonitorout_out[25] = \<const0> ;
  assign rxmonitorout_out[24] = \<const0> ;
  assign rxmonitorout_out[23] = \<const0> ;
  assign rxmonitorout_out[22] = \<const0> ;
  assign rxmonitorout_out[21] = \<const0> ;
  assign rxmonitorout_out[20] = \<const0> ;
  assign rxmonitorout_out[19] = \<const0> ;
  assign rxmonitorout_out[18] = \<const0> ;
  assign rxmonitorout_out[17] = \<const0> ;
  assign rxmonitorout_out[16] = \<const0> ;
  assign rxmonitorout_out[15] = \<const0> ;
  assign rxmonitorout_out[14] = \<const0> ;
  assign rxmonitorout_out[13] = \<const0> ;
  assign rxmonitorout_out[12] = \<const0> ;
  assign rxmonitorout_out[11] = \<const0> ;
  assign rxmonitorout_out[10] = \<const0> ;
  assign rxmonitorout_out[9] = \<const0> ;
  assign rxmonitorout_out[8] = \<const0> ;
  assign rxmonitorout_out[7] = \<const0> ;
  assign rxmonitorout_out[6] = \<const0> ;
  assign rxmonitorout_out[5] = \<const0> ;
  assign rxmonitorout_out[4] = \<const0> ;
  assign rxmonitorout_out[3] = \<const0> ;
  assign rxmonitorout_out[2] = \<const0> ;
  assign rxmonitorout_out[1] = \<const0> ;
  assign rxmonitorout_out[0] = \<const0> ;
  assign rxosintdone_out[7] = \<const0> ;
  assign rxosintdone_out[6] = \<const0> ;
  assign rxosintdone_out[5] = \<const0> ;
  assign rxosintdone_out[4] = \<const0> ;
  assign rxosintdone_out[3] = \<const0> ;
  assign rxosintdone_out[2] = \<const0> ;
  assign rxosintdone_out[1] = \<const0> ;
  assign rxosintdone_out[0] = \<const0> ;
  assign rxosintstarted_out[7] = \<const0> ;
  assign rxosintstarted_out[6] = \<const0> ;
  assign rxosintstarted_out[5] = \<const0> ;
  assign rxosintstarted_out[4] = \<const0> ;
  assign rxosintstarted_out[3] = \<const0> ;
  assign rxosintstarted_out[2] = \<const0> ;
  assign rxosintstarted_out[1] = \<const0> ;
  assign rxosintstarted_out[0] = \<const0> ;
  assign rxosintstrobedone_out[7] = \<const0> ;
  assign rxosintstrobedone_out[6] = \<const0> ;
  assign rxosintstrobedone_out[5] = \<const0> ;
  assign rxosintstrobedone_out[4] = \<const0> ;
  assign rxosintstrobedone_out[3] = \<const0> ;
  assign rxosintstrobedone_out[2] = \<const0> ;
  assign rxosintstrobedone_out[1] = \<const0> ;
  assign rxosintstrobedone_out[0] = \<const0> ;
  assign rxosintstrobestarted_out[7] = \<const0> ;
  assign rxosintstrobestarted_out[6] = \<const0> ;
  assign rxosintstrobestarted_out[5] = \<const0> ;
  assign rxosintstrobestarted_out[4] = \<const0> ;
  assign rxosintstrobestarted_out[3] = \<const0> ;
  assign rxosintstrobestarted_out[2] = \<const0> ;
  assign rxosintstrobestarted_out[1] = \<const0> ;
  assign rxosintstrobestarted_out[0] = \<const0> ;
  assign rxoutclk_out[7] = \<const0> ;
  assign rxoutclk_out[6] = \<const0> ;
  assign rxoutclk_out[5] = \<const0> ;
  assign rxoutclk_out[4] = \<const0> ;
  assign rxoutclk_out[3] = \<const0> ;
  assign rxoutclk_out[2] = \<const0> ;
  assign rxoutclk_out[1] = \<const0> ;
  assign rxoutclk_out[0] = \<const0> ;
  assign rxoutclkfabric_out[7] = \<const0> ;
  assign rxoutclkfabric_out[6] = \<const0> ;
  assign rxoutclkfabric_out[5] = \<const0> ;
  assign rxoutclkfabric_out[4] = \<const0> ;
  assign rxoutclkfabric_out[3] = \<const0> ;
  assign rxoutclkfabric_out[2] = \<const0> ;
  assign rxoutclkfabric_out[1] = \<const0> ;
  assign rxoutclkfabric_out[0] = \<const0> ;
  assign rxoutclkpcs_out[7] = \<const0> ;
  assign rxoutclkpcs_out[6] = \<const0> ;
  assign rxoutclkpcs_out[5] = \<const0> ;
  assign rxoutclkpcs_out[4] = \<const0> ;
  assign rxoutclkpcs_out[3] = \<const0> ;
  assign rxoutclkpcs_out[2] = \<const0> ;
  assign rxoutclkpcs_out[1] = \<const0> ;
  assign rxoutclkpcs_out[0] = \<const0> ;
  assign rxphaligndone_out[7] = \<const0> ;
  assign rxphaligndone_out[6] = \<const0> ;
  assign rxphaligndone_out[5] = \<const0> ;
  assign rxphaligndone_out[4] = \<const0> ;
  assign rxphaligndone_out[3] = \<const0> ;
  assign rxphaligndone_out[2] = \<const0> ;
  assign rxphaligndone_out[1] = \<const0> ;
  assign rxphaligndone_out[0] = \<const0> ;
  assign rxphalignerr_out[7] = \<const0> ;
  assign rxphalignerr_out[6] = \<const0> ;
  assign rxphalignerr_out[5] = \<const0> ;
  assign rxphalignerr_out[4] = \<const0> ;
  assign rxphalignerr_out[3] = \<const0> ;
  assign rxphalignerr_out[2] = \<const0> ;
  assign rxphalignerr_out[1] = \<const0> ;
  assign rxphalignerr_out[0] = \<const0> ;
  assign rxpmaresetdone_out[7] = \<const0> ;
  assign rxpmaresetdone_out[6] = \<const0> ;
  assign rxpmaresetdone_out[5] = \<const0> ;
  assign rxpmaresetdone_out[4] = \<const0> ;
  assign rxpmaresetdone_out[3] = \<const0> ;
  assign rxpmaresetdone_out[2] = \<const0> ;
  assign rxpmaresetdone_out[1] = \<const0> ;
  assign rxpmaresetdone_out[0] = \<const0> ;
  assign rxprbserr_out[7] = \<const0> ;
  assign rxprbserr_out[6] = \<const0> ;
  assign rxprbserr_out[5] = \<const0> ;
  assign rxprbserr_out[4] = \<const0> ;
  assign rxprbserr_out[3] = \<const0> ;
  assign rxprbserr_out[2] = \<const0> ;
  assign rxprbserr_out[1] = \<const0> ;
  assign rxprbserr_out[0] = \<const0> ;
  assign rxprbslocked_out[7] = \<const0> ;
  assign rxprbslocked_out[6] = \<const0> ;
  assign rxprbslocked_out[5] = \<const0> ;
  assign rxprbslocked_out[4] = \<const0> ;
  assign rxprbslocked_out[3] = \<const0> ;
  assign rxprbslocked_out[2] = \<const0> ;
  assign rxprbslocked_out[1] = \<const0> ;
  assign rxprbslocked_out[0] = \<const0> ;
  assign rxprgdivresetdone_out[7] = \<const0> ;
  assign rxprgdivresetdone_out[6] = \<const0> ;
  assign rxprgdivresetdone_out[5] = \<const0> ;
  assign rxprgdivresetdone_out[4] = \<const0> ;
  assign rxprgdivresetdone_out[3] = \<const0> ;
  assign rxprgdivresetdone_out[2] = \<const0> ;
  assign rxprgdivresetdone_out[1] = \<const0> ;
  assign rxprgdivresetdone_out[0] = \<const0> ;
  assign rxqpisenn_out[7] = \<const0> ;
  assign rxqpisenn_out[6] = \<const0> ;
  assign rxqpisenn_out[5] = \<const0> ;
  assign rxqpisenn_out[4] = \<const0> ;
  assign rxqpisenn_out[3] = \<const0> ;
  assign rxqpisenn_out[2] = \<const0> ;
  assign rxqpisenn_out[1] = \<const0> ;
  assign rxqpisenn_out[0] = \<const0> ;
  assign rxqpisenp_out[7] = \<const0> ;
  assign rxqpisenp_out[6] = \<const0> ;
  assign rxqpisenp_out[5] = \<const0> ;
  assign rxqpisenp_out[4] = \<const0> ;
  assign rxqpisenp_out[3] = \<const0> ;
  assign rxqpisenp_out[2] = \<const0> ;
  assign rxqpisenp_out[1] = \<const0> ;
  assign rxqpisenp_out[0] = \<const0> ;
  assign rxratedone_out[7] = \<const0> ;
  assign rxratedone_out[6] = \<const0> ;
  assign rxratedone_out[5] = \<const0> ;
  assign rxratedone_out[4] = \<const0> ;
  assign rxratedone_out[3] = \<const0> ;
  assign rxratedone_out[2] = \<const0> ;
  assign rxratedone_out[1] = \<const0> ;
  assign rxratedone_out[0] = \<const0> ;
  assign rxrecclk0_sel_out[1] = \<const0> ;
  assign rxrecclk0_sel_out[0] = \<const0> ;
  assign rxrecclk0sel_out[0] = \<const0> ;
  assign rxrecclk1_sel_out[1] = \<const0> ;
  assign rxrecclk1_sel_out[0] = \<const0> ;
  assign rxrecclk1sel_out[0] = \<const0> ;
  assign rxrecclkout_out[7] = \<const0> ;
  assign rxrecclkout_out[6] = \<const0> ;
  assign rxrecclkout_out[5] = \<const0> ;
  assign rxrecclkout_out[4] = \<const0> ;
  assign rxrecclkout_out[3] = \<const0> ;
  assign rxrecclkout_out[2] = \<const0> ;
  assign rxrecclkout_out[1] = \<const0> ;
  assign rxrecclkout_out[0] = \<const0> ;
  assign rxsliderdy_out[7] = \<const0> ;
  assign rxsliderdy_out[6] = \<const0> ;
  assign rxsliderdy_out[5] = \<const0> ;
  assign rxsliderdy_out[4] = \<const0> ;
  assign rxsliderdy_out[3] = \<const0> ;
  assign rxsliderdy_out[2] = \<const0> ;
  assign rxsliderdy_out[1] = \<const0> ;
  assign rxsliderdy_out[0] = \<const0> ;
  assign rxslipdone_out[7] = \<const0> ;
  assign rxslipdone_out[6] = \<const0> ;
  assign rxslipdone_out[5] = \<const0> ;
  assign rxslipdone_out[4] = \<const0> ;
  assign rxslipdone_out[3] = \<const0> ;
  assign rxslipdone_out[2] = \<const0> ;
  assign rxslipdone_out[1] = \<const0> ;
  assign rxslipdone_out[0] = \<const0> ;
  assign rxslipoutclkrdy_out[7] = \<const0> ;
  assign rxslipoutclkrdy_out[6] = \<const0> ;
  assign rxslipoutclkrdy_out[5] = \<const0> ;
  assign rxslipoutclkrdy_out[4] = \<const0> ;
  assign rxslipoutclkrdy_out[3] = \<const0> ;
  assign rxslipoutclkrdy_out[2] = \<const0> ;
  assign rxslipoutclkrdy_out[1] = \<const0> ;
  assign rxslipoutclkrdy_out[0] = \<const0> ;
  assign rxslippmardy_out[7] = \<const0> ;
  assign rxslippmardy_out[6] = \<const0> ;
  assign rxslippmardy_out[5] = \<const0> ;
  assign rxslippmardy_out[4] = \<const0> ;
  assign rxslippmardy_out[3] = \<const0> ;
  assign rxslippmardy_out[2] = \<const0> ;
  assign rxslippmardy_out[1] = \<const0> ;
  assign rxslippmardy_out[0] = \<const0> ;
  assign rxstartofseq_out[15] = \<const0> ;
  assign rxstartofseq_out[14] = \<const0> ;
  assign rxstartofseq_out[13] = \<const0> ;
  assign rxstartofseq_out[12] = \<const0> ;
  assign rxstartofseq_out[11] = \<const0> ;
  assign rxstartofseq_out[10] = \<const0> ;
  assign rxstartofseq_out[9] = \<const0> ;
  assign rxstartofseq_out[8] = \<const0> ;
  assign rxstartofseq_out[7] = \<const0> ;
  assign rxstartofseq_out[6] = \<const0> ;
  assign rxstartofseq_out[5] = \<const0> ;
  assign rxstartofseq_out[4] = \<const0> ;
  assign rxstartofseq_out[3] = \<const0> ;
  assign rxstartofseq_out[2] = \<const0> ;
  assign rxstartofseq_out[1] = \<const0> ;
  assign rxstartofseq_out[0] = \<const0> ;
  assign rxsyncdone_out[7] = \<const0> ;
  assign rxsyncdone_out[6] = \<const0> ;
  assign rxsyncdone_out[5] = \<const0> ;
  assign rxsyncdone_out[4] = \<const0> ;
  assign rxsyncdone_out[3] = \<const0> ;
  assign rxsyncdone_out[2] = \<const0> ;
  assign rxsyncdone_out[1] = \<const0> ;
  assign rxsyncdone_out[0] = \<const0> ;
  assign rxsyncout_out[7] = \<const0> ;
  assign rxsyncout_out[6] = \<const0> ;
  assign rxsyncout_out[5] = \<const0> ;
  assign rxsyncout_out[4] = \<const0> ;
  assign rxsyncout_out[3] = \<const0> ;
  assign rxsyncout_out[2] = \<const0> ;
  assign rxsyncout_out[1] = \<const0> ;
  assign rxsyncout_out[0] = \<const0> ;
  assign sdm0finalout_out[0] = \<const0> ;
  assign sdm0testdata_out[0] = \<const0> ;
  assign sdm1finalout_out[0] = \<const0> ;
  assign sdm1testdata_out[0] = \<const0> ;
  assign tcongpo_out[0] = \<const0> ;
  assign tconrsvdout0_out[0] = \<const0> ;
  assign txbufstatus_out[15] = \<const0> ;
  assign txbufstatus_out[14] = \<const0> ;
  assign txbufstatus_out[13] = \<const0> ;
  assign txbufstatus_out[12] = \<const0> ;
  assign txbufstatus_out[11] = \<const0> ;
  assign txbufstatus_out[10] = \<const0> ;
  assign txbufstatus_out[9] = \<const0> ;
  assign txbufstatus_out[8] = \<const0> ;
  assign txbufstatus_out[7] = \<const0> ;
  assign txbufstatus_out[6] = \<const0> ;
  assign txbufstatus_out[5] = \<const0> ;
  assign txbufstatus_out[4] = \<const0> ;
  assign txbufstatus_out[3] = \<const0> ;
  assign txbufstatus_out[2] = \<const0> ;
  assign txbufstatus_out[1] = \<const0> ;
  assign txbufstatus_out[0] = \<const0> ;
  assign txcomfinish_out[7] = \<const0> ;
  assign txcomfinish_out[6] = \<const0> ;
  assign txcomfinish_out[5] = \<const0> ;
  assign txcomfinish_out[4] = \<const0> ;
  assign txcomfinish_out[3] = \<const0> ;
  assign txcomfinish_out[2] = \<const0> ;
  assign txcomfinish_out[1] = \<const0> ;
  assign txcomfinish_out[0] = \<const0> ;
  assign txdccdone_out[0] = \<const0> ;
  assign txdlysresetdone_out[7] = \<const0> ;
  assign txdlysresetdone_out[6] = \<const0> ;
  assign txdlysresetdone_out[5] = \<const0> ;
  assign txdlysresetdone_out[4] = \<const0> ;
  assign txdlysresetdone_out[3] = \<const0> ;
  assign txdlysresetdone_out[2] = \<const0> ;
  assign txdlysresetdone_out[1] = \<const0> ;
  assign txdlysresetdone_out[0] = \<const0> ;
  assign txoutclk_out[7] = \^txoutclk_out [7];
  assign txoutclk_out[6] = \<const0> ;
  assign txoutclk_out[5] = \<const0> ;
  assign txoutclk_out[4] = \<const0> ;
  assign txoutclk_out[3] = \<const0> ;
  assign txoutclk_out[2] = \<const0> ;
  assign txoutclk_out[1] = \<const0> ;
  assign txoutclk_out[0] = \<const0> ;
  assign txoutclkfabric_out[7] = \<const0> ;
  assign txoutclkfabric_out[6] = \<const0> ;
  assign txoutclkfabric_out[5] = \<const0> ;
  assign txoutclkfabric_out[4] = \<const0> ;
  assign txoutclkfabric_out[3] = \<const0> ;
  assign txoutclkfabric_out[2] = \<const0> ;
  assign txoutclkfabric_out[1] = \<const0> ;
  assign txoutclkfabric_out[0] = \<const0> ;
  assign txoutclkpcs_out[7] = \<const0> ;
  assign txoutclkpcs_out[6] = \<const0> ;
  assign txoutclkpcs_out[5] = \<const0> ;
  assign txoutclkpcs_out[4] = \<const0> ;
  assign txoutclkpcs_out[3] = \<const0> ;
  assign txoutclkpcs_out[2] = \<const0> ;
  assign txoutclkpcs_out[1] = \<const0> ;
  assign txoutclkpcs_out[0] = \<const0> ;
  assign txphinitdone_out[7] = \<const0> ;
  assign txphinitdone_out[6] = \<const0> ;
  assign txphinitdone_out[5] = \<const0> ;
  assign txphinitdone_out[4] = \<const0> ;
  assign txphinitdone_out[3] = \<const0> ;
  assign txphinitdone_out[2] = \<const0> ;
  assign txphinitdone_out[1] = \<const0> ;
  assign txphinitdone_out[0] = \<const0> ;
  assign txpmaresetdone_out[7:1] = \^txpmaresetdone_out [7:1];
  assign txpmaresetdone_out[0] = \<const0> ;
  assign txqpisenn_out[7] = \<const0> ;
  assign txqpisenn_out[6] = \<const0> ;
  assign txqpisenn_out[5] = \<const0> ;
  assign txqpisenn_out[4] = \<const0> ;
  assign txqpisenn_out[3] = \<const0> ;
  assign txqpisenn_out[2] = \<const0> ;
  assign txqpisenn_out[1] = \<const0> ;
  assign txqpisenn_out[0] = \<const0> ;
  assign txqpisenp_out[7] = \<const0> ;
  assign txqpisenp_out[6] = \<const0> ;
  assign txqpisenp_out[5] = \<const0> ;
  assign txqpisenp_out[4] = \<const0> ;
  assign txqpisenp_out[3] = \<const0> ;
  assign txqpisenp_out[2] = \<const0> ;
  assign txqpisenp_out[1] = \<const0> ;
  assign txqpisenp_out[0] = \<const0> ;
  assign txratedone_out[7] = \<const0> ;
  assign txratedone_out[6] = \<const0> ;
  assign txratedone_out[5] = \<const0> ;
  assign txratedone_out[4] = \<const0> ;
  assign txratedone_out[3] = \<const0> ;
  assign txratedone_out[2] = \<const0> ;
  assign txratedone_out[1] = \<const0> ;
  assign txratedone_out[0] = \<const0> ;
  assign txsyncdone_out[7] = \<const0> ;
  assign txsyncdone_out[6] = \<const0> ;
  assign txsyncdone_out[5] = \<const0> ;
  assign txsyncdone_out[4] = \<const0> ;
  assign txsyncdone_out[3] = \<const0> ;
  assign txsyncdone_out[2] = \<const0> ;
  assign txsyncdone_out[1] = \<const0> ;
  assign txsyncdone_out[0] = \<const0> ;
  assign txsyncout_out[7] = \<const0> ;
  assign txsyncout_out[6] = \<const0> ;
  assign txsyncout_out[5] = \<const0> ;
  assign txsyncout_out[4] = \<const0> ;
  assign txsyncout_out[3] = \<const0> ;
  assign txsyncout_out[2] = \<const0> ;
  assign txsyncout_out[1] = \<const0> ;
  assign txsyncout_out[0] = \<const0> ;
  assign ubdaddr_out[0] = \<const0> ;
  assign ubden_out[0] = \<const0> ;
  assign ubdi_out[0] = \<const0> ;
  assign ubdwe_out[0] = \<const0> ;
  assign ubmdmtdo_out[0] = \<const0> ;
  assign ubrsvdout_out[0] = \<const0> ;
  assign ubtxuart_out[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_gt_gtwizard_gthe3 \gen_gtwizard_gthe3_top.pcie3_ultrascale_0_gt_gtwizard_gthe3_inst 
       (.bufgtce_out(\^bufgtce_out ),
        .bufgtcemask_out(\^bufgtcemask_out ),
        .bufgtdiv_out(\^bufgtdiv_out ),
        .bufgtreset_out(\^bufgtreset_out ),
        .bufgtrstmask_out(\^bufgtrstmask_out ),
        .cplllock_out(cplllock_out),
        .cpllpd_in(cpllpd_in[0]),
        .dmonitorclk_in(dmonitorclk_in[0]),
        .gthrxn_in(gthrxn_in),
        .gthrxp_in(gthrxp_in),
        .gthtxn_out(gthtxn_out),
        .gthtxp_out(gthtxp_out),
        .gtpowergood_out(gtpowergood_out),
        .gtrefclk0_in(gtrefclk0_in[0]),
        .gtrxreset_in(gtrxreset_in[0]),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .pcierategen3_out(pcierategen3_out),
        .pcierstidle_in(pcierstidle_in[0]),
        .pciersttxsyncstart_in(pciersttxsyncstart_in[0]),
        .pciesynctxsyncdone_out(pciesynctxsyncdone_out),
        .phystatus_out(phystatus_out),
        .rx8b10ben_in(rx8b10ben_in),
        .rxcdrhold_in(rxcdrhold_in[0]),
        .rxctrl0_out({\^rxctrl0_out [117:112],\^rxctrl0_out [101:96],\^rxctrl0_out [85:80],\^rxctrl0_out [69:64],\^rxctrl0_out [53:48],\^rxctrl0_out [37:32],\^rxctrl0_out [21:16],\^rxctrl0_out [5:0]}),
        .rxdata_out({\^rxdata_out [911:896],\^rxdata_out [783:768],\^rxdata_out [655:640],\^rxdata_out [527:512],\^rxdata_out [399:384],\^rxdata_out [271:256],\^rxdata_out [143:128],\^rxdata_out [15:0]}),
        .rxelecidle_out(rxelecidle_out),
        .rxlpmen_in(rxlpmen_in),
        .rxpd_in(rxpd_in[1:0]),
        .rxpolarity_in(rxpolarity_in),
        .rxprogdivreset_in(rxprogdivreset_in[0]),
        .rxrate_in(rxrate_in[1:0]),
        .rxresetdone_out(rxresetdone_out),
        .rxstatus_out(rxstatus_out),
        .rxuserrdy_in(rxuserrdy_in[0]),
        .rxusrclk_in(rxusrclk_in[0]),
        .rxvalid_out(rxvalid_out),
        .txctrl0_in({txctrl0_in[117:114],txctrl0_in[101:98],txctrl0_in[85:82],txctrl0_in[69:66],txctrl0_in[53:50],txctrl0_in[37:34],txctrl0_in[21:18],txctrl0_in[5:2]}),
        .txctrl1_in({txctrl1_in[112],txctrl1_in[96],txctrl1_in[80],txctrl1_in[64],txctrl1_in[48],txctrl1_in[32],txctrl1_in[16],txctrl1_in[0]}),
        .txctrl2_in({txctrl2_in[57:56],txctrl2_in[49:48],txctrl2_in[41:40],txctrl2_in[33:32],txctrl2_in[25:24],txctrl2_in[17:16],txctrl2_in[9:8],txctrl2_in[1:0]}),
        .txdata_in({txdata_in[911:896],txdata_in[783:768],txdata_in[655:640],txdata_in[527:512],txdata_in[399:384],txdata_in[271:256],txdata_in[143:128],txdata_in[15:0]}),
        .txdeemph_in(txdeemph_in[0]),
        .txdetectrx_in(txdetectrx_in[0]),
        .txelecidle_in(txelecidle_in),
        .txmaincursor_in(txmaincursor_in),
        .txmargin_in(txmargin_in[2:0]),
        .txoutclk_out(\^txoutclk_out ),
        .txoutclksel_in(txoutclksel_in[2:0]),
        .txphaligndone_out(txphaligndone_out),
        .txphdlypd_in(txphdlypd_in[6:0]),
        .txpmaresetdone_out(\^txpmaresetdone_out ),
        .txpostcursor_in(txpostcursor_in),
        .txprecursor_in(txprecursor_in),
        .txprgdivresetdone_out(txprgdivresetdone_out),
        .txresetdone_out(txresetdone_out),
        .txswing_in(txswing_in[0]),
        .txsyncallin_in(txsyncallin_in[0]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_gtwizard_top
   (CLK_PCLK_CE,
    CLK_USERCLK_CLR,
    GT_BUFGTCEMASK,
    GT_BUFGTDIV,
    GT_BUFGTRSTMASK,
    GT_CPLLLOCK,
    pci_exp_txn,
    pci_exp_txp,
    GT_GTPOWERGOOD,
    GT_PCIESYNCTXSYNCDONE,
    GT_PHYSTATUS,
    rxctrl0_out,
    GT_RXDATA,
    GT_RXELECIDLE,
    GT_RXRESETDONE,
    GT_RXSTATUS,
    GT_RXVALID,
    GT_TXOUTCLK,
    GT_TXPROGDIVRESETDONE,
    GT_TXRESETDONE,
    in0,
    \sync_reg[0] ,
    \sync_reg[0]_0 ,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk_gt,
    GT_GTRXRESET,
    CLK_USERCLK_CEMASK,
    GT_PCIERSTTXSYNCSTART,
    rxcdrhold_in,
    PIPETX0POWERDOWN,
    GT_RXPOLARITY,
    GT_RXPROGDIVRESET,
    PIPETX0RATE,
    GT_RXUSERRDY,
    CLK_PCLK,
    txctrl0_in,
    GT_TXCOMPLIANCE,
    GT_TXDATAK,
    GT_TXDATA,
    PIPETX0DEEMPH,
    PIPETX0RCVRDET,
    GT_TXELECIDLE,
    GT_TXMAINCURSOR,
    PIPETX0MARGIN,
    GT_TXOUTCLKSEL,
    GT_TXPOSTCURSOR,
    GT_TXPRECURSOR,
    PIPETX0SWING,
    lopt,
    lopt_1,
    lopt_2,
    lopt_3);
  output CLK_PCLK_CE;
  output CLK_USERCLK_CLR;
  output [0:0]GT_BUFGTCEMASK;
  output [8:0]GT_BUFGTDIV;
  output [0:0]GT_BUFGTRSTMASK;
  output [7:0]GT_CPLLLOCK;
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  output [7:0]GT_GTPOWERGOOD;
  output [7:0]GT_PCIESYNCTXSYNCDONE;
  output [7:0]GT_PHYSTATUS;
  output [47:0]rxctrl0_out;
  output [127:0]GT_RXDATA;
  output [7:0]GT_RXELECIDLE;
  output [7:0]GT_RXRESETDONE;
  output [23:0]GT_RXSTATUS;
  output [7:0]GT_RXVALID;
  output [0:0]GT_TXOUTCLK;
  output [7:0]GT_TXPROGDIVRESETDONE;
  output [7:0]GT_TXRESETDONE;
  input in0;
  input [0:0]\sync_reg[0] ;
  input \sync_reg[0]_0 ;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  input sys_clk_gt;
  input [0:0]GT_GTRXRESET;
  input CLK_USERCLK_CEMASK;
  input [0:0]GT_PCIERSTTXSYNCSTART;
  input [0:0]rxcdrhold_in;
  input [1:0]PIPETX0POWERDOWN;
  input [7:0]GT_RXPOLARITY;
  input [0:0]GT_RXPROGDIVRESET;
  input [1:0]PIPETX0RATE;
  input [0:0]GT_RXUSERRDY;
  input CLK_PCLK;
  input [31:0]txctrl0_in;
  input [7:0]GT_TXCOMPLIANCE;
  input [15:0]GT_TXDATAK;
  input [127:0]GT_TXDATA;
  input PIPETX0DEEMPH;
  input PIPETX0RCVRDET;
  input [7:0]GT_TXELECIDLE;
  input [55:0]GT_TXMAINCURSOR;
  input [2:0]PIPETX0MARGIN;
  input [2:0]GT_TXOUTCLKSEL;
  input [39:0]GT_TXPOSTCURSOR;
  input [39:0]GT_TXPRECURSOR;
  input PIPETX0SWING;
  input lopt;
  input lopt_1;
  output lopt_2;
  output lopt_3;

  wire CLK_PCLK;
  wire CLK_PCLK_CE;
  wire CLK_USERCLK_CEMASK;
  wire CLK_USERCLK_CLR;
  wire [0:0]GT_BUFGTCEMASK;
  wire [8:0]GT_BUFGTDIV;
  wire [0:0]GT_BUFGTRSTMASK;
  wire [7:0]GT_CPLLLOCK;
  wire [7:0]GT_GTPOWERGOOD;
  wire [0:0]GT_GTRXRESET;
  wire [0:0]GT_PCIERSTTXSYNCSTART;
  wire [7:0]GT_PCIESYNCTXSYNCDONE;
  wire [7:0]GT_PHYSTATUS;
  wire [127:0]GT_RXDATA;
  wire [7:0]GT_RXELECIDLE;
  wire [7:0]GT_RXPOLARITY;
  wire [0:0]GT_RXPROGDIVRESET;
  wire [7:0]GT_RXRESETDONE;
  wire [23:0]GT_RXSTATUS;
  wire [0:0]GT_RXUSERRDY;
  wire [7:0]GT_RXVALID;
  wire [7:0]GT_TXCOMPLIANCE;
  wire [127:0]GT_TXDATA;
  wire [15:0]GT_TXDATAK;
  wire [7:0]GT_TXELECIDLE;
  wire [55:0]GT_TXMAINCURSOR;
  wire [0:0]GT_TXOUTCLK;
  wire [2:0]GT_TXOUTCLKSEL;
  wire [39:0]GT_TXPOSTCURSOR;
  wire [39:0]GT_TXPRECURSOR;
  wire [7:0]GT_TXPROGDIVRESETDONE;
  wire [7:0]GT_TXRESETDONE;
  wire PIPETX0DEEMPH;
  wire [2:0]PIPETX0MARGIN;
  wire [1:0]PIPETX0POWERDOWN;
  wire [1:0]PIPETX0RATE;
  wire PIPETX0RCVRDET;
  wire PIPETX0SWING;
  wire gt_bufgtce;
  wire gt_bufgtreset;
  wire [7:0]gt_pcierategen3_o;
  wire in0;
  wire lopt;
  wire lopt_1;
  wire lopt_2;
  wire lopt_3;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire pcie3_ultrascale_0_gt_i_i_25_n_0;
  wire pcie3_ultrascale_0_gt_i_n_2280;
  wire pcie3_ultrascale_0_gt_i_n_2281;
  wire pcie3_ultrascale_0_gt_i_n_2282;
  wire pcie3_ultrascale_0_gt_i_n_2283;
  wire pcie3_ultrascale_0_gt_i_n_2284;
  wire pcie3_ultrascale_0_gt_i_n_2285;
  wire pcie3_ultrascale_0_gt_i_n_2286;
  wire pcie3_ultrascale_0_gt_i_n_2287;
  wire [7:0]rx8b10ben_in;
  wire [0:0]rxcdrhold_in;
  wire [47:0]rxctrl0_out;
  wire [7:0]rxlpmen_in;
  wire [0:0]\sync_reg[0] ;
  wire \sync_reg[0]_0 ;
  wire sys_clk_gt;
  wire [31:0]txctrl0_in;
  wire [6:0]txphdlypd_in;
  wire [7:1]txpmaresetdone_out;
  wire txsyncallin_all;
  wire [23:0]NLW_pcie3_ultrascale_0_gt_i_bufgtce_out_UNCONNECTED;
  wire [23:0]NLW_pcie3_ultrascale_0_gt_i_bufgtcemask_out_UNCONNECTED;
  wire [62:0]NLW_pcie3_ultrascale_0_gt_i_bufgtdiv_out_UNCONNECTED;
  wire [23:0]NLW_pcie3_ultrascale_0_gt_i_bufgtreset_out_UNCONNECTED;
  wire [23:0]NLW_pcie3_ultrascale_0_gt_i_bufgtrstmask_out_UNCONNECTED;
  wire [135:0]NLW_pcie3_ultrascale_0_gt_i_dmonitorout_out_UNCONNECTED;
  wire [127:0]NLW_pcie3_ultrascale_0_gt_i_drpdo_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_drprdy_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_eyescandataerror_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_pcierateidle_out_UNCONNECTED;
  wire [15:0]NLW_pcie3_ultrascale_0_gt_i_pcierateqpllpd_out_UNCONNECTED;
  wire [15:0]NLW_pcie3_ultrascale_0_gt_i_pcierateqpllreset_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_pcieusergen3rdy_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_pcieuserphystatusrst_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_pcieuserratestart_out_UNCONNECTED;
  wire [95:0]NLW_pcie3_ultrascale_0_gt_i_pcsrsvdout_out_UNCONNECTED;
  wire [23:0]NLW_pcie3_ultrascale_0_gt_i_rxbufstatus_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_rxbyteisaligned_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_rxbyterealign_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_rxcdrlock_out_UNCONNECTED;
  wire [15:0]NLW_pcie3_ultrascale_0_gt_i_rxclkcorcnt_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_rxcommadet_out_UNCONNECTED;
  wire [127:6]NLW_pcie3_ultrascale_0_gt_i_rxctrl0_out_UNCONNECTED;
  wire [127:0]NLW_pcie3_ultrascale_0_gt_i_rxctrl1_out_UNCONNECTED;
  wire [63:0]NLW_pcie3_ultrascale_0_gt_i_rxctrl2_out_UNCONNECTED;
  wire [63:0]NLW_pcie3_ultrascale_0_gt_i_rxctrl3_out_UNCONNECTED;
  wire [1023:16]NLW_pcie3_ultrascale_0_gt_i_rxdata_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_rxdlysresetdone_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_rxoutclk_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_rxphaligndone_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_rxpmaresetdone_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_rxprbserr_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_rxprbslocked_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_rxprgdivresetdone_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_rxratedone_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_rxsyncdone_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_txdlysresetdone_out_UNCONNECTED;
  wire [6:0]NLW_pcie3_ultrascale_0_gt_i_txoutclk_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_txphinitdone_out_UNCONNECTED;
  wire [0:0]NLW_pcie3_ultrascale_0_gt_i_txpmaresetdone_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_txsyncdone_out_UNCONNECTED;
  wire [7:0]NLW_pcie3_ultrascale_0_gt_i_txsyncout_out_UNCONNECTED;

  LUT2 #(
    .INIT(4'hB)) 
    bufg_gt_userclk_i_1
       (.I0(gt_bufgtce),
        .I1(in0),
        .O(CLK_PCLK_CE));
  LUT2 #(
    .INIT(4'h2)) 
    bufg_gt_userclk_i_2
       (.I0(gt_bufgtreset),
        .I1(\sync_reg[0] ),
        .O(CLK_USERCLK_CLR));
  (* CHECK_LICENSE_TYPE = "pcie3_ultrascale_0_gt,pcie3_ultrascale_0_gt_gtwizard_top,{}" *) 
  (* DowngradeIPIdentifiedWarnings = "yes" *) 
  (* X_CORE_INFO = "pcie3_ultrascale_0_gt_gtwizard_top,Vivado 2020.2" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_gt pcie3_ultrascale_0_gt_i
       (.bufgtce_out({NLW_pcie3_ultrascale_0_gt_i_bufgtce_out_UNCONNECTED[23:22],gt_bufgtce,NLW_pcie3_ultrascale_0_gt_i_bufgtce_out_UNCONNECTED[20:0]}),
        .bufgtcemask_out({NLW_pcie3_ultrascale_0_gt_i_bufgtcemask_out_UNCONNECTED[23:22],GT_BUFGTCEMASK,NLW_pcie3_ultrascale_0_gt_i_bufgtcemask_out_UNCONNECTED[20:0]}),
        .bufgtdiv_out({GT_BUFGTDIV,NLW_pcie3_ultrascale_0_gt_i_bufgtdiv_out_UNCONNECTED[62:0]}),
        .bufgtreset_out({NLW_pcie3_ultrascale_0_gt_i_bufgtreset_out_UNCONNECTED[23:22],gt_bufgtreset,NLW_pcie3_ultrascale_0_gt_i_bufgtreset_out_UNCONNECTED[20:0]}),
        .bufgtrstmask_out({NLW_pcie3_ultrascale_0_gt_i_bufgtrstmask_out_UNCONNECTED[23:22],GT_BUFGTRSTMASK,NLW_pcie3_ultrascale_0_gt_i_bufgtrstmask_out_UNCONNECTED[20:0]}),
        .cplllock_out({GT_CPLLLOCK[0],GT_CPLLLOCK[1],GT_CPLLLOCK[2],GT_CPLLLOCK[3],GT_CPLLLOCK[4],GT_CPLLLOCK[5],GT_CPLLLOCK[6],GT_CPLLLOCK[7]}),
        .cpllpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sync_reg[0] }),
        .cpllreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dmonfiforeset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dmonitorclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\sync_reg[0]_0 }),
        .dmonitorout_out(NLW_pcie3_ultrascale_0_gt_i_dmonitorout_out_UNCONNECTED[135:0]),
        .drpaddr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdi_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drpdo_out(NLW_pcie3_ultrascale_0_gt_i_drpdo_out_UNCONNECTED[127:0]),
        .drpen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .drprdy_out(NLW_pcie3_ultrascale_0_gt_i_drprdy_out_UNCONNECTED[7:0]),
        .drpwe_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .eyescandataerror_out(NLW_pcie3_ultrascale_0_gt_i_eyescandataerror_out_UNCONNECTED[7:0]),
        .eyescanreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gthrxn_in({pci_exp_rxn[0],pci_exp_rxn[1],pci_exp_rxn[2],pci_exp_rxn[3],pci_exp_rxn[4],pci_exp_rxn[5],pci_exp_rxn[6],pci_exp_rxn[7]}),
        .gthrxp_in({pci_exp_rxp[0],pci_exp_rxp[1],pci_exp_rxp[2],pci_exp_rxp[3],pci_exp_rxp[4],pci_exp_rxp[5],pci_exp_rxp[6],pci_exp_rxp[7]}),
        .gthtxn_out({pci_exp_txn[0],pci_exp_txn[1],pci_exp_txn[2],pci_exp_txn[3],pci_exp_txn[4],pci_exp_txn[5],pci_exp_txn[6],pci_exp_txn[7]}),
        .gthtxp_out({pci_exp_txp[0],pci_exp_txp[1],pci_exp_txp[2],pci_exp_txp[3],pci_exp_txp[4],pci_exp_txp[5],pci_exp_txp[6],pci_exp_txp[7]}),
        .gtpowergood_out({GT_GTPOWERGOOD[0],GT_GTPOWERGOOD[1],GT_GTPOWERGOOD[2],GT_GTPOWERGOOD[3],GT_GTPOWERGOOD[4],GT_GTPOWERGOOD[5],GT_GTPOWERGOOD[6],GT_GTPOWERGOOD[7]}),
        .gtrefclk0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,sys_clk_gt}),
        .gtrxreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_GTRXRESET}),
        .gttxreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .gtwiz_reset_rx_done_in(1'b0),
        .gtwiz_reset_tx_done_in(1'b0),
        .gtwiz_userclk_rx_active_in(1'b0),
        .gtwiz_userclk_tx_active_in(1'b0),
        .loopback_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .lopt(lopt),
        .lopt_1(lopt_1),
        .lopt_2(lopt_2),
        .lopt_3(lopt_3),
        .pcieeqrxeqadaptdone_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcierategen3_out({gt_pcierategen3_o[0],gt_pcierategen3_o[1],gt_pcierategen3_o[2],gt_pcierategen3_o[3],gt_pcierategen3_o[4],gt_pcierategen3_o[5],gt_pcierategen3_o[6],gt_pcierategen3_o[7]}),
        .pcierateidle_out(NLW_pcie3_ultrascale_0_gt_i_pcierateidle_out_UNCONNECTED[7:0]),
        .pcierateqpllpd_out(NLW_pcie3_ultrascale_0_gt_i_pcierateqpllpd_out_UNCONNECTED[15:0]),
        .pcierateqpllreset_out(NLW_pcie3_ultrascale_0_gt_i_pcierateqpllreset_out_UNCONNECTED[15:0]),
        .pcierstidle_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CLK_USERCLK_CEMASK}),
        .pciersttxsyncstart_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_PCIERSTTXSYNCSTART}),
        .pciesynctxsyncdone_out({GT_PCIESYNCTXSYNCDONE[0],GT_PCIESYNCTXSYNCDONE[1],GT_PCIESYNCTXSYNCDONE[2],GT_PCIESYNCTXSYNCDONE[3],GT_PCIESYNCTXSYNCDONE[4],GT_PCIESYNCTXSYNCDONE[5],GT_PCIESYNCTXSYNCDONE[6],GT_PCIESYNCTXSYNCDONE[7]}),
        .pcieusergen3rdy_out(NLW_pcie3_ultrascale_0_gt_i_pcieusergen3rdy_out_UNCONNECTED[7:0]),
        .pcieuserphystatusrst_out(NLW_pcie3_ultrascale_0_gt_i_pcieuserphystatusrst_out_UNCONNECTED[7:0]),
        .pcieuserratedone_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcieuserratestart_out(NLW_pcie3_ultrascale_0_gt_i_pcieuserratestart_out_UNCONNECTED[7:0]),
        .pcsrsvdin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .pcsrsvdout_out(NLW_pcie3_ultrascale_0_gt_i_pcsrsvdout_out_UNCONNECTED[95:0]),
        .phystatus_out({GT_PHYSTATUS[0],GT_PHYSTATUS[1],GT_PHYSTATUS[2],GT_PHYSTATUS[3],GT_PHYSTATUS[4],GT_PHYSTATUS[5],GT_PHYSTATUS[6],GT_PHYSTATUS[7]}),
        .rx8b10ben_in(rx8b10ben_in),
        .rxbufreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxbufstatus_out(NLW_pcie3_ultrascale_0_gt_i_rxbufstatus_out_UNCONNECTED[23:0]),
        .rxbyteisaligned_out(NLW_pcie3_ultrascale_0_gt_i_rxbyteisaligned_out_UNCONNECTED[7:0]),
        .rxbyterealign_out(NLW_pcie3_ultrascale_0_gt_i_rxbyterealign_out_UNCONNECTED[7:0]),
        .rxcdrhold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,rxcdrhold_in}),
        .rxcdrlock_out(NLW_pcie3_ultrascale_0_gt_i_rxcdrlock_out_UNCONNECTED[7:0]),
        .rxclkcorcnt_out(NLW_pcie3_ultrascale_0_gt_i_rxclkcorcnt_out_UNCONNECTED[15:0]),
        .rxcommadet_out(NLW_pcie3_ultrascale_0_gt_i_rxcommadet_out_UNCONNECTED[7:0]),
        .rxcommadeten_in({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .rxctrl0_out({NLW_pcie3_ultrascale_0_gt_i_rxctrl0_out_UNCONNECTED[127:118],rxctrl0_out[47:42],NLW_pcie3_ultrascale_0_gt_i_rxctrl0_out_UNCONNECTED[111:102],rxctrl0_out[41:36],NLW_pcie3_ultrascale_0_gt_i_rxctrl0_out_UNCONNECTED[95:86],rxctrl0_out[35:30],NLW_pcie3_ultrascale_0_gt_i_rxctrl0_out_UNCONNECTED[79:70],rxctrl0_out[29:24],NLW_pcie3_ultrascale_0_gt_i_rxctrl0_out_UNCONNECTED[63:54],rxctrl0_out[23:18],NLW_pcie3_ultrascale_0_gt_i_rxctrl0_out_UNCONNECTED[47:38],rxctrl0_out[17:12],NLW_pcie3_ultrascale_0_gt_i_rxctrl0_out_UNCONNECTED[31:22],rxctrl0_out[11:6],NLW_pcie3_ultrascale_0_gt_i_rxctrl0_out_UNCONNECTED[15:6],rxctrl0_out[5:0]}),
        .rxctrl1_out(NLW_pcie3_ultrascale_0_gt_i_rxctrl1_out_UNCONNECTED[127:0]),
        .rxctrl2_out(NLW_pcie3_ultrascale_0_gt_i_rxctrl2_out_UNCONNECTED[63:0]),
        .rxctrl3_out(NLW_pcie3_ultrascale_0_gt_i_rxctrl3_out_UNCONNECTED[63:0]),
        .rxdata_out({NLW_pcie3_ultrascale_0_gt_i_rxdata_out_UNCONNECTED[1023:912],GT_RXDATA[15:0],NLW_pcie3_ultrascale_0_gt_i_rxdata_out_UNCONNECTED[895:784],GT_RXDATA[31:16],NLW_pcie3_ultrascale_0_gt_i_rxdata_out_UNCONNECTED[767:656],GT_RXDATA[47:32],NLW_pcie3_ultrascale_0_gt_i_rxdata_out_UNCONNECTED[639:528],GT_RXDATA[63:48],NLW_pcie3_ultrascale_0_gt_i_rxdata_out_UNCONNECTED[511:400],GT_RXDATA[79:64],NLW_pcie3_ultrascale_0_gt_i_rxdata_out_UNCONNECTED[383:272],GT_RXDATA[95:80],NLW_pcie3_ultrascale_0_gt_i_rxdata_out_UNCONNECTED[255:144],GT_RXDATA[111:96],NLW_pcie3_ultrascale_0_gt_i_rxdata_out_UNCONNECTED[127:16],GT_RXDATA[127:112]}),
        .rxdfeagchold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfelfhold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap10hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap11hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap12hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap13hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap14hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap15hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap2hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap3hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap4hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap5hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap6hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap7hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap8hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfetap9hold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfeuthold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdfevphold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxdlysresetdone_out(NLW_pcie3_ultrascale_0_gt_i_rxdlysresetdone_out_UNCONNECTED[7:0]),
        .rxelecidle_out({GT_RXELECIDLE[0],GT_RXELECIDLE[1],GT_RXELECIDLE[2],GT_RXELECIDLE[3],GT_RXELECIDLE[4],GT_RXELECIDLE[5],GT_RXELECIDLE[6],GT_RXELECIDLE[7]}),
        .rxlpmen_in(rxlpmen_in),
        .rxlpmgchold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxlpmhfhold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxlpmlfhold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxlpmoshold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxmcommaalignen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoshold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxoutclk_out(NLW_pcie3_ultrascale_0_gt_i_rxoutclk_out_UNCONNECTED[7:0]),
        .rxpcommaalignen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX0POWERDOWN}),
        .rxphaligndone_out(NLW_pcie3_ultrascale_0_gt_i_rxphaligndone_out_UNCONNECTED[7:0]),
        .rxpmaresetdone_out(NLW_pcie3_ultrascale_0_gt_i_rxpmaresetdone_out_UNCONNECTED[7:0]),
        .rxpolarity_in({GT_RXPOLARITY[0],GT_RXPOLARITY[1],GT_RXPOLARITY[2],GT_RXPOLARITY[3],GT_RXPOLARITY[4],GT_RXPOLARITY[5],GT_RXPOLARITY[6],GT_RXPOLARITY[7]}),
        .rxprbscntreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprbserr_out(NLW_pcie3_ultrascale_0_gt_i_rxprbserr_out_UNCONNECTED[7:0]),
        .rxprbslocked_out(NLW_pcie3_ultrascale_0_gt_i_rxprbslocked_out_UNCONNECTED[7:0]),
        .rxprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxprgdivresetdone_out(NLW_pcie3_ultrascale_0_gt_i_rxprgdivresetdone_out_UNCONNECTED[7:0]),
        .rxprogdivreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_RXPROGDIVRESET}),
        .rxrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX0RATE}),
        .rxratedone_out(NLW_pcie3_ultrascale_0_gt_i_rxratedone_out_UNCONNECTED[7:0]),
        .rxratemode_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxresetdone_out({GT_RXRESETDONE[0],GT_RXRESETDONE[1],GT_RXRESETDONE[2],GT_RXRESETDONE[3],GT_RXRESETDONE[4],GT_RXRESETDONE[5],GT_RXRESETDONE[6],GT_RXRESETDONE[7]}),
        .rxslide_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxstatus_out({GT_RXSTATUS[2:0],GT_RXSTATUS[5:3],GT_RXSTATUS[8:6],GT_RXSTATUS[11:9],GT_RXSTATUS[14:12],GT_RXSTATUS[17:15],GT_RXSTATUS[20:18],GT_RXSTATUS[23:21]}),
        .rxsyncdone_out(NLW_pcie3_ultrascale_0_gt_i_rxsyncdone_out_UNCONNECTED[7:0]),
        .rxuserrdy_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_RXUSERRDY}),
        .rxusrclk2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .rxusrclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,CLK_PCLK}),
        .rxvalid_out({GT_RXVALID[0],GT_RXVALID[1],GT_RXVALID[2],GT_RXVALID[3],GT_RXVALID[4],GT_RXVALID[5],GT_RXVALID[6],GT_RXVALID[7]}),
        .tx8b10ben_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txctrl0_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[31:28],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[27:24],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[23:20],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[19:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[15:12],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[11:8],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[7:4],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txctrl0_in[3:0],1'b0,1'b0}),
        .txctrl1_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXCOMPLIANCE[0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXCOMPLIANCE[1],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXCOMPLIANCE[2],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXCOMPLIANCE[3],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXCOMPLIANCE[4],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXCOMPLIANCE[5],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXCOMPLIANCE[6],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXCOMPLIANCE[7]}),
        .txctrl2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATAK[1:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATAK[3:2],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATAK[5:4],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATAK[7:6],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATAK[9:8],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATAK[11:10],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATAK[13:12],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATAK[15:14]}),
        .txdata_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATA[15:0],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATA[31:16],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATA[47:32],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATA[63:48],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATA[79:64],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATA[95:80],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATA[111:96],1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXDATA[127:112]}),
        .txdeemph_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX0DEEMPH}),
        .txdetectrx_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX0RCVRDET}),
        .txdiffctrl_in({1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .txdlybypass_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdlyen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdlyhold_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdlyovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdlysreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txdlysresetdone_out(NLW_pcie3_ultrascale_0_gt_i_txdlysresetdone_out_UNCONNECTED[7:0]),
        .txdlyupdown_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txelecidle_in({GT_TXELECIDLE[0],GT_TXELECIDLE[1],GT_TXELECIDLE[2],GT_TXELECIDLE[3],GT_TXELECIDLE[4],GT_TXELECIDLE[5],GT_TXELECIDLE[6],GT_TXELECIDLE[7]}),
        .txinhibit_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txmaincursor_in({GT_TXMAINCURSOR[6:0],GT_TXMAINCURSOR[13:7],GT_TXMAINCURSOR[20:14],GT_TXMAINCURSOR[27:21],GT_TXMAINCURSOR[34:28],GT_TXMAINCURSOR[41:35],GT_TXMAINCURSOR[48:42],GT_TXMAINCURSOR[55:49]}),
        .txmargin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX0MARGIN}),
        .txoutclk_out({GT_TXOUTCLK,NLW_pcie3_ultrascale_0_gt_i_txoutclk_out_UNCONNECTED[6:0]}),
        .txoutclksel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_TXOUTCLKSEL}),
        .txpd_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphalign_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphaligndone_out({pcie3_ultrascale_0_gt_i_n_2280,pcie3_ultrascale_0_gt_i_n_2281,pcie3_ultrascale_0_gt_i_n_2282,pcie3_ultrascale_0_gt_i_n_2283,pcie3_ultrascale_0_gt_i_n_2284,pcie3_ultrascale_0_gt_i_n_2285,pcie3_ultrascale_0_gt_i_n_2286,pcie3_ultrascale_0_gt_i_n_2287}),
        .txphalignen_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphdlypd_in({1'b0,txphdlypd_in}),
        .txphdlyreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphdlytstclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphinit_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txphinitdone_out(NLW_pcie3_ultrascale_0_gt_i_txphinitdone_out_UNCONNECTED[7:0]),
        .txphovrden_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txpmaresetdone_out({txpmaresetdone_out,NLW_pcie3_ultrascale_0_gt_i_txpmaresetdone_out_UNCONNECTED[0]}),
        .txpostcursor_in({GT_TXPOSTCURSOR[4:0],GT_TXPOSTCURSOR[9:5],GT_TXPOSTCURSOR[14:10],GT_TXPOSTCURSOR[19:15],GT_TXPOSTCURSOR[24:20],GT_TXPOSTCURSOR[29:25],GT_TXPOSTCURSOR[34:30],GT_TXPOSTCURSOR[39:35]}),
        .txprbsforceerr_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprbssel_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txprecursor_in({GT_TXPRECURSOR[4:0],GT_TXPRECURSOR[9:5],GT_TXPRECURSOR[14:10],GT_TXPRECURSOR[19:15],GT_TXPRECURSOR[24:20],GT_TXPRECURSOR[29:25],GT_TXPRECURSOR[34:30],GT_TXPRECURSOR[39:35]}),
        .txprgdivresetdone_out({GT_TXPROGDIVRESETDONE[0],GT_TXPROGDIVRESETDONE[1],GT_TXPROGDIVRESETDONE[2],GT_TXPROGDIVRESETDONE[3],GT_TXPROGDIVRESETDONE[4],GT_TXPROGDIVRESETDONE[5],GT_TXPROGDIVRESETDONE[6],GT_TXPROGDIVRESETDONE[7]}),
        .txprogdivreset_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txrate_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txresetdone_out({GT_TXRESETDONE[0],GT_TXRESETDONE[1],GT_TXRESETDONE[2],GT_TXRESETDONE[3],GT_TXRESETDONE[4],GT_TXRESETDONE[5],GT_TXRESETDONE[6],GT_TXRESETDONE[7]}),
        .txswing_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,PIPETX0SWING}),
        .txsyncallin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,txsyncallin_all}),
        .txsyncdone_out(NLW_pcie3_ultrascale_0_gt_i_txsyncdone_out_UNCONNECTED[7:0]),
        .txsyncin_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txsyncmode_in({1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txsyncout_out(NLW_pcie3_ultrascale_0_gt_i_txsyncout_out_UNCONNECTED[7:0]),
        .txuserrdy_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txusrclk2_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .txusrclk_in({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_1
       (.I0(gt_pcierategen3_o[0]),
        .O(rx8b10ben_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    pcie3_ultrascale_0_gt_i_i_10
       (.I0(PIPETX0RATE[1]),
        .I1(PIPETX0RATE[0]),
        .I2(gt_pcierategen3_o[1]),
        .O(rxlpmen_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    pcie3_ultrascale_0_gt_i_i_11
       (.I0(PIPETX0RATE[1]),
        .I1(PIPETX0RATE[0]),
        .I2(gt_pcierategen3_o[2]),
        .O(rxlpmen_in[5]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    pcie3_ultrascale_0_gt_i_i_12
       (.I0(PIPETX0RATE[1]),
        .I1(PIPETX0RATE[0]),
        .I2(gt_pcierategen3_o[3]),
        .O(rxlpmen_in[4]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    pcie3_ultrascale_0_gt_i_i_13
       (.I0(PIPETX0RATE[1]),
        .I1(PIPETX0RATE[0]),
        .I2(gt_pcierategen3_o[4]),
        .O(rxlpmen_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    pcie3_ultrascale_0_gt_i_i_14
       (.I0(PIPETX0RATE[1]),
        .I1(PIPETX0RATE[0]),
        .I2(gt_pcierategen3_o[5]),
        .O(rxlpmen_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    pcie3_ultrascale_0_gt_i_i_15
       (.I0(PIPETX0RATE[1]),
        .I1(PIPETX0RATE[0]),
        .I2(gt_pcierategen3_o[6]),
        .O(rxlpmen_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    pcie3_ultrascale_0_gt_i_i_16
       (.I0(PIPETX0RATE[1]),
        .I1(PIPETX0RATE[0]),
        .I2(gt_pcierategen3_o[7]),
        .O(rxlpmen_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_17
       (.I0(txpmaresetdone_out[1]),
        .O(txphdlypd_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_18
       (.I0(txpmaresetdone_out[2]),
        .O(txphdlypd_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_19
       (.I0(txpmaresetdone_out[3]),
        .O(txphdlypd_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_2
       (.I0(gt_pcierategen3_o[1]),
        .O(rx8b10ben_in[6]));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_20
       (.I0(txpmaresetdone_out[4]),
        .O(txphdlypd_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_21
       (.I0(txpmaresetdone_out[5]),
        .O(txphdlypd_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_22
       (.I0(txpmaresetdone_out[6]),
        .O(txphdlypd_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_23
       (.I0(txpmaresetdone_out[7]),
        .O(txphdlypd_in[0]));
  LUT5 #(
    .INIT(32'h00008000)) 
    pcie3_ultrascale_0_gt_i_i_24
       (.I0(pcie3_ultrascale_0_gt_i_n_2285),
        .I1(pcie3_ultrascale_0_gt_i_n_2284),
        .I2(pcie3_ultrascale_0_gt_i_n_2287),
        .I3(pcie3_ultrascale_0_gt_i_n_2286),
        .I4(pcie3_ultrascale_0_gt_i_i_25_n_0),
        .O(txsyncallin_all));
  LUT4 #(
    .INIT(16'h7FFF)) 
    pcie3_ultrascale_0_gt_i_i_25
       (.I0(pcie3_ultrascale_0_gt_i_n_2282),
        .I1(pcie3_ultrascale_0_gt_i_n_2283),
        .I2(pcie3_ultrascale_0_gt_i_n_2280),
        .I3(pcie3_ultrascale_0_gt_i_n_2281),
        .O(pcie3_ultrascale_0_gt_i_i_25_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_3
       (.I0(gt_pcierategen3_o[2]),
        .O(rx8b10ben_in[5]));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_4
       (.I0(gt_pcierategen3_o[3]),
        .O(rx8b10ben_in[4]));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_5
       (.I0(gt_pcierategen3_o[4]),
        .O(rx8b10ben_in[3]));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_6
       (.I0(gt_pcierategen3_o[5]),
        .O(rx8b10ben_in[2]));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_7
       (.I0(gt_pcierategen3_o[6]),
        .O(rx8b10ben_in[1]));
  LUT1 #(
    .INIT(2'h1)) 
    pcie3_ultrascale_0_gt_i_i_8
       (.I0(gt_pcierategen3_o[7]),
        .O(rx8b10ben_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'hDF)) 
    pcie3_ultrascale_0_gt_i_i_9
       (.I0(PIPETX0RATE[1]),
        .I1(PIPETX0RATE[0]),
        .I2(gt_pcierategen3_o[0]),
        .O(rxlpmen_in[7]));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_init_ctrl
   (RESETN,
    \reg_state_reg[2]_0 ,
    MGMTSTICKYRESETN,
    CLK,
    phy_rdy_out);
  output RESETN;
  output \reg_state_reg[2]_0 ;
  output MGMTSTICKYRESETN;
  input CLK;
  input phy_rdy_out;

  wire CLK;
  wire MGMTSTICKYRESETN;
  wire RESETN;
  wire p_0_in;
  wire [1:0]p_1_in;
  wire phy_rdy_out;
  wire reg_cold_reset0;
  wire \reg_cold_reset_reg_n_0_[0] ;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [1:0]reg_phy_rdy;
  wire [1:0]reg_reset_timer;
  wire \reg_reset_timer[1]_i_1_n_0 ;
  wire \reg_reset_timer[1]_i_2_n_0 ;
  wire \reg_state[0]_i_1_n_0 ;
  wire \reg_state[2]_i_1_n_0 ;
  wire \reg_state_reg[2]_0 ;
  wire \reg_state_reg_n_0_[0] ;
  wire \reg_state_reg_n_0_[2] ;

  LUT2 #(
    .INIT(4'hE)) 
    PCIE_3_1_inst_i_1
       (.I0(\reg_state_reg_n_0_[2] ),
        .I1(\reg_state_reg_n_0_[0] ),
        .O(MGMTSTICKYRESETN));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h8)) 
    PCIE_3_1_inst_i_2
       (.I0(\reg_state_reg_n_0_[0] ),
        .I1(\reg_state_reg_n_0_[2] ),
        .O(RESETN));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT2 #(
    .INIT(4'h7)) 
    reg_cfg_tph_stt_read_enable_i_i_1
       (.I0(\reg_state_reg_n_0_[2] ),
        .I1(\reg_state_reg_n_0_[0] ),
        .O(\reg_state_reg[2]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \reg_cold_reset[1]_i_1 
       (.I0(p_0_in),
        .I1(reg_phy_rdy[1]),
        .O(reg_cold_reset0));
  FDSE #(
    .INIT(1'b1)) 
    \reg_cold_reset_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(1'b0),
        .Q(\reg_cold_reset_reg_n_0_[0] ),
        .S(reg_cold_reset0));
  FDSE #(
    .INIT(1'b1)) 
    \reg_cold_reset_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(\reg_cold_reset_reg_n_0_[0] ),
        .Q(p_0_in),
        .S(reg_cold_reset0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_phy_rdy_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(phy_rdy_out),
        .Q(reg_phy_rdy[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE #(
    .INIT(1'b0)) 
    \reg_phy_rdy_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(reg_phy_rdy[0]),
        .Q(reg_phy_rdy[1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \reg_reset_timer[0]_i_1 
       (.I0(reg_reset_timer[0]),
        .O(p_1_in[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_reset_timer[1]_i_1 
       (.I0(reg_phy_rdy[1]),
        .O(\reg_reset_timer[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0444)) 
    \reg_reset_timer[1]_i_2 
       (.I0(\reg_state_reg_n_0_[2] ),
        .I1(\reg_state_reg_n_0_[0] ),
        .I2(reg_reset_timer[1]),
        .I3(reg_reset_timer[0]),
        .O(\reg_reset_timer[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_reset_timer[1]_i_3 
       (.I0(reg_reset_timer[0]),
        .I1(reg_reset_timer[1]),
        .O(p_1_in[1]));
  FDRE \reg_reset_timer_reg[0] 
       (.C(CLK),
        .CE(\reg_reset_timer[1]_i_2_n_0 ),
        .D(p_1_in[0]),
        .Q(reg_reset_timer[0]),
        .R(\reg_reset_timer[1]_i_1_n_0 ));
  FDRE \reg_reset_timer_reg[1] 
       (.C(CLK),
        .CE(\reg_reset_timer[1]_i_2_n_0 ),
        .D(p_1_in[1]),
        .Q(reg_reset_timer[1]),
        .R(\reg_reset_timer[1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hB2)) 
    \reg_state[0]_i_1 
       (.I0(reg_phy_rdy[1]),
        .I1(\reg_state_reg_n_0_[2] ),
        .I2(\reg_state_reg_n_0_[0] ),
        .O(\reg_state[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA800080)) 
    \reg_state[2]_i_1 
       (.I0(\reg_state_reg_n_0_[0] ),
        .I1(reg_reset_timer[1]),
        .I2(reg_reset_timer[0]),
        .I3(\reg_state_reg_n_0_[2] ),
        .I4(reg_phy_rdy[1]),
        .O(\reg_state[2]_i_1_n_0 ));
  FDCE \reg_state_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\reg_state[0]_i_1_n_0 ),
        .Q(\reg_state_reg_n_0_[0] ));
  FDCE \reg_state_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .CLR(p_0_in),
        .D(\reg_state[2]_i_1_n_0 ),
        .Q(\reg_state_reg_n_0_[2] ));
endmodule

(* ACS_CAP_NEXTPTR = "12'b000000000000" *) (* ACS_EXT_CAP_ENABLE = "FALSE" *) (* ARI_CAP_ENABLE = "FALSE" *) 
(* AXISTEN_IF_CC_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_CC_PARITY_CHK = "FALSE" *) (* AXISTEN_IF_CQ_ALIGNMENT_MODE = "FALSE" *) 
(* AXISTEN_IF_ENABLE_CLIENT_TAG = "TRUE" *) (* AXISTEN_IF_ENABLE_MSG_ROUTE = "18'b000000000000000000" *) (* AXISTEN_IF_ENABLE_RX_MSG_INTFC = "FALSE" *) 
(* AXISTEN_IF_RC_ALIGNMENT_MODE = "FALSE" *) (* AXISTEN_IF_RC_STRADDLE = "FALSE" *) (* AXISTEN_IF_RQ_ALIGNMENT_MODE = "FALSE" *) 
(* AXISTEN_IF_RQ_PARITY_CHK = "FALSE" *) (* AXISTEN_IF_WIDTH = "2'b00" *) (* BMD_PIO_MODE = "FALSE" *) 
(* CFG_CTL_IF = "TRUE" *) (* CFG_EXT_IF = "TRUE" *) (* CFG_FC_IF = "TRUE" *) 
(* CFG_MGMT_IF = "TRUE" *) (* CFG_STATUS_IF = "TRUE" *) (* CFG_TX_MSG_IF = "TRUE" *) 
(* COMPLETION_SPACE = "16KB" *) (* CORE_CLK_FREQ = "1" *) (* CRM_CORE_CLK_FREQ_500 = "FALSE" *) 
(* CRM_USER_CLK_FREQ = "2'b10" *) (* C_DATA_WIDTH = "64" *) (* DBG_DESCRAMBLE_EN = "FALSE" *) 
(* DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE = "FALSE" *) (* DEBUG_PL_DISABLE_EI_INFER_IN_L0 = "FALSE" *) (* DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS = "FALSE" *) 
(* DEDICATE_PERST = "TRUE" *) (* DEV_PORT_TYPE = "0" *) (* DIS_GT_WIZARD = "FALSE" *) 
(* DNSTREAM_LINK_NUM = "8'b00000000" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* ENABLE_AUTO_RXEQ = "FALSE" *) 
(* ENABLE_GT_V1_5 = "FALSE" *) (* ENABLE_IBERT = "FALSE" *) (* ENABLE_JTAG_DBG = "FALSE" *) 
(* ENABLE_LTSSM_DBG = "FALSE" *) (* EN_GT_SELECTION = "FALSE" *) (* EXT_CH_GT_DRP = "FALSE" *) 
(* EXT_PIPE_SIM = "FALSE" *) (* EXT_STARTUP_PRIMITIVE = "FALSE" *) (* EXT_XVC_VSEC_ENABLE = "FALSE" *) 
(* FREE_RUN_FREQ = "0" *) (* GEN_VALID_AT_WATCHDOG_CNT = "20'b01000000000000000000" *) (* GTWIZ_IN_CORE = "1" *) 
(* GT_DRP_CLK_SRC = "0" *) (* GT_TX_PD = "FALSE" *) (* INS_LOSS_PROFILE = "Add-in_Card" *) 
(* INTERFACE_SPEED = "500MHZ" *) (* KEEP_WIDTH = "2" *) (* LL_ACK_TIMEOUT = "9'b000000000" *) 
(* LL_ACK_TIMEOUT_EN = "FALSE" *) (* LL_ACK_TIMEOUT_FUNC = "0" *) (* LL_CPL_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
(* LL_CPL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_FC_UPDATE_TIMER = "16'b0000000000000000" *) (* LL_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) 
(* LL_NP_FC_UPDATE_TIMER = "16'b0000000000000000" *) (* LL_NP_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_P_FC_UPDATE_TIMER = "16'b0000000000000000" *) 
(* LL_P_FC_UPDATE_TIMER_OVERRIDE = "FALSE" *) (* LL_REPLAY_TIMEOUT = "9'b000000000" *) (* LL_REPLAY_TIMEOUT_EN = "FALSE" *) 
(* LL_REPLAY_TIMEOUT_FUNC = "0" *) (* LTR_TX_MESSAGE_MINIMUM_INTERVAL = "10'b0011111010" *) (* LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE = "FALSE" *) 
(* LTR_TX_MESSAGE_ON_LTR_ENABLE = "FALSE" *) (* MAX_WATCHDOG_CNT = "20'b01001111111111111111" *) (* MCAP_CAP_NEXTPTR = "12'b000000000000" *) 
(* MCAP_CONFIGURE_OVERRIDE = "FALSE" *) (* MCAP_ENABLE = "FALSE" *) (* MCAP_ENABLEMENT = "NONE" *) 
(* MCAP_EOS_DESIGN_SWITCH = "FALSE" *) (* MCAP_FPGA_BITSTREAM_VERSION = "0" *) (* MCAP_GATE_IO_ENABLE_DESIGN_SWITCH = "FALSE" *) 
(* MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH = "FALSE" *) (* MCAP_INPUT_GATE_DESIGN_SWITCH = "FALSE" *) (* MCAP_INTERRUPT_ON_MCAP_EOS = "FALSE" *) 
(* MCAP_INTERRUPT_ON_MCAP_ERROR = "FALSE" *) (* MCAP_VSEC_ID = "16'b0000000000000001" *) (* MCAP_VSEC_LEN = "12'b000000101100" *) 
(* MCAP_VSEC_REV = "4'b0000" *) (* MSIX_EN = "FALSE" *) (* MSI_EN = "TRUE" *) 
(* MULT_PF_DES = "TRUE" *) (* NO_DECODE_LOGIC = "FALSE" *) (* PCIE3_DRP = "FALSE" *) 
(* PCIE_CHAN_BOND = "0" *) (* PCIE_CHAN_BOND_EN = "FALSE" *) (* PCIE_CONFIGURATION = "FALSE" *) 
(* PCIE_EXT_CLK = "FALSE" *) (* PCIE_FAST_CONFIG = "NONE" *) (* PCIE_GT_DEVICE = "GTH" *) 
(* PCIE_LINK_SPEED = "2" *) (* PCIE_LPM_DFE = "LPM" *) (* PCIE_TXBUF_EN = "FALSE" *) 
(* PCIE_USE_MODE = "2.0" *) (* PER_FUNC_STATUS_IF = "TRUE" *) (* PF0_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
(* PF0_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) (* PF0_AER_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF0_ARI_CAP_NEXT_FUNC = "8'b00000000" *) (* PF0_ARI_CAP_VER = "4'b0001" *) (* PF0_BAR0_APERTURE_SIZE = "5'b00100" *) 
(* PF0_BAR0_CONTROL = "3'b100" *) (* PF0_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR1_CONTROL = "3'b000" *) 
(* PF0_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR2_CONTROL = "3'b000" *) (* PF0_BAR3_APERTURE_SIZE = "5'b00000" *) 
(* PF0_BAR3_CONTROL = "3'b000" *) (* PF0_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR4_CONTROL = "3'b000" *) 
(* PF0_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF0_BAR5_CONTROL = "3'b000" *) (* PF0_BIST_REGISTER = "8'b00000000" *) 
(* PF0_CAPABILITY_POINTER = "8'b10000000" *) (* PF0_CLASS_CODE = "24'b000001110000000000000000" *) (* PF0_DEVICE_ID = "16'b0110000000011000" *) 
(* PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT = "FALSE" *) 
(* PF0_DEV_CAP2_ARI_FORWARD_ENABLE = "FALSE" *) (* PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE = "TRUE" *) (* PF0_DEV_CAP2_LTR_SUPPORT = "FALSE" *) 
(* PF0_DEV_CAP2_OBFF_SUPPORT = "2'b00" *) (* PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT = "FALSE" *) (* PF0_DEV_CAP_ENDPOINT_L0S_LATENCY = "0" *) 
(* PF0_DEV_CAP_ENDPOINT_L1_LATENCY = "0" *) (* PF0_DEV_CAP_EXT_TAG_SUPPORTED = "FALSE" *) (* PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE = "FALSE" *) 
(* PF0_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) (* PF0_DPA_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
(* PF0_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
(* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) (* PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
(* PF0_DPA_CAP_VER = "4'b0001" *) (* PF0_DSN_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) 
(* PF0_EXPANSION_ROM_ENABLE = "FALSE" *) (* PF0_INTERRUPT_LINE = "8'b00000000" *) (* PF0_INTERRUPT_PIN = "3'b001" *) 
(* PF0_LINK_CAP_ASPM_SUPPORT = "0" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2 = "7" *) 
(* PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1 = "7" *) (* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2 = "7" *) 
(* PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2 = "7" *) 
(* PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1 = "7" *) (* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2 = "7" *) 
(* PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3 = "7" *) (* PF0_LINK_STATUS_SLOT_CLOCK_CONFIG = "TRUE" *) (* PF0_LTR_CAP_MAX_NOSNOOP_LAT = "10'b0000000000" *) 
(* PF0_LTR_CAP_MAX_SNOOP_LAT = "10'b0000000000" *) (* PF0_LTR_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_LTR_CAP_VER = "4'b0001" *) 
(* PF0_MSIX_CAP_NEXTPTR = "8'b00000000" *) (* PF0_MSIX_CAP_PBA_BIR = "0" *) (* PF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) 
(* PF0_MSIX_CAP_TABLE_BIR = "0" *) (* PF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* PF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
(* PF0_MSI_CAP_MULTIMSGCAP = "0" *) (* PF0_MSI_CAP_NEXTPTR = "8'b11000000" *) (* PF0_MSI_CAP_PERVECMASKCAP = "FALSE" *) 
(* PF0_PB_CAP_DATA_REG_D0 = "0" *) (* PF0_PB_CAP_DATA_REG_D0_SUSTAINED = "0" *) (* PF0_PB_CAP_DATA_REG_D1 = "0" *) 
(* PF0_PB_CAP_DATA_REG_D3HOT = "0" *) (* PF0_PB_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
(* PF0_PB_CAP_VER = "4'b0001" *) (* PF0_PM_CAP_ID = "8'b00000001" *) (* PF0_PM_CAP_NEXTPTR = "8'b10010000" *) 
(* PF0_PM_CAP_PMESUPPORT_D0 = "FALSE" *) (* PF0_PM_CAP_PMESUPPORT_D1 = "FALSE" *) (* PF0_PM_CAP_PMESUPPORT_D3HOT = "FALSE" *) 
(* PF0_PM_CAP_SUPP_D1_STATE = "FALSE" *) (* PF0_PM_CAP_VER_ID = "3'b011" *) (* PF0_PM_CSR_NOSOFTRESET = "TRUE" *) 
(* PF0_RBAR_CAP_ENABLE = "FALSE" *) (* PF0_RBAR_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
(* PF0_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) (* PF0_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) (* PF0_RBAR_CAP_VER = "4'b0001" *) 
(* PF0_RBAR_CONTROL_INDEX0 = "3'b000" *) (* PF0_RBAR_CONTROL_INDEX1 = "3'b000" *) (* PF0_RBAR_CONTROL_INDEX2 = "3'b000" *) 
(* PF0_RBAR_CONTROL_SIZE0 = "5'b00000" *) (* PF0_RBAR_CONTROL_SIZE1 = "5'b00000" *) (* PF0_RBAR_CONTROL_SIZE2 = "5'b00000" *) 
(* PF0_RBAR_NUM = "3'b001" *) (* PF0_REVISION_ID = "8'b00000000" *) (* PF0_SECONDARY_PCIE_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF0_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR0_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
(* PF0_SRIOV_BAR1_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR2_CONTROL = "3'b000" *) 
(* PF0_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR3_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) 
(* PF0_SRIOV_BAR4_CONTROL = "3'b000" *) (* PF0_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF0_SRIOV_BAR5_CONTROL = "3'b000" *) 
(* PF0_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) (* PF0_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
(* PF0_SRIOV_CAP_VER = "4'b0000" *) (* PF0_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) (* PF0_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) 
(* PF0_SRIOV_SUPPORTED_PAGE_SIZE = "1363" *) (* PF0_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) (* PF0_SUBSYSTEM_ID = "16'b0000000000000111" *) 
(* PF0_SUBSYSTEM_VENDOR_ID = "16'b0001000011101110" *) (* PF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* PF0_TPHR_CAP_ENABLE = "FALSE" *) 
(* PF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* PF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
(* PF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* PF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* PF0_TPHR_CAP_VER = "4'b0001" *) 
(* PF0_VC_CAP_ENABLE = "FALSE" *) (* PF0_VC_CAP_NEXTPTR = "12'b000000000000" *) (* PF0_VC_CAP_VER = "4'b0001" *) 
(* PF0_VENDOR_ID = "16'b0001000011101110" *) (* PF1_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) (* PF1_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) 
(* PF1_AER_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_ARI_CAP_NEXT_FUNC = "8'b00000000" *) 
(* PF1_BAR0_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR0_CONTROL = "3'b000" *) (* PF1_BAR1_APERTURE_SIZE = "5'b00000" *) 
(* PF1_BAR1_CONTROL = "3'b000" *) (* PF1_BAR2_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR2_CONTROL = "3'b000" *) 
(* PF1_BAR3_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR3_CONTROL = "3'b000" *) (* PF1_BAR4_APERTURE_SIZE = "5'b00000" *) 
(* PF1_BAR4_CONTROL = "3'b000" *) (* PF1_BAR5_APERTURE_SIZE = "5'b00000" *) (* PF1_BAR5_CONTROL = "3'b000" *) 
(* PF1_BIST_REGISTER = "8'b00000000" *) (* PF1_CAPABILITY_POINTER = "8'b10000000" *) (* PF1_CLASS_CODE = "24'b000001011000000000000000" *) 
(* PF1_DEVICE_ID = "16'b1000000000010001" *) (* PF1_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b010" *) (* PF1_DPA_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) (* PF1_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) (* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) 
(* PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) (* PF1_DPA_CAP_VER = "4'b0001" *) (* PF1_DSN_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_EXPANSION_ROM_APERTURE_SIZE = "5'b00000" *) (* PF1_EXPANSION_ROM_ENABLE = "FALSE" *) (* PF1_INTERRUPT_LINE = "8'b00000000" *) 
(* PF1_INTERRUPT_PIN = "3'b000" *) (* PF1_MSIX_CAP_NEXTPTR = "8'b00000000" *) (* PF1_MSIX_CAP_PBA_BIR = "0" *) 
(* PF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* PF1_MSIX_CAP_TABLE_BIR = "0" *) (* PF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) 
(* PF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* PF1_MSI_CAP_MULTIMSGCAP = "0" *) (* PF1_MSI_CAP_NEXTPTR = "8'b00000000" *) 
(* PF1_MSI_CAP_PERVECMASKCAP = "FALSE" *) (* PF1_PB_CAP_DATA_REG_D0 = "0" *) (* PF1_PB_CAP_DATA_REG_D0_SUSTAINED = "0" *) 
(* PF1_PB_CAP_DATA_REG_D1 = "0" *) (* PF1_PB_CAP_DATA_REG_D3HOT = "0" *) (* PF1_PB_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) (* PF1_PB_CAP_VER = "4'b0001" *) (* PF1_PM_CAP_ID = "8'b00000001" *) 
(* PF1_PM_CAP_NEXTPTR = "8'b00000000" *) (* PF1_PM_CAP_VER_ID = "3'b011" *) (* PF1_RBAR_CAP_ENABLE = "FALSE" *) 
(* PF1_RBAR_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) (* PF1_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) 
(* PF1_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) (* PF1_RBAR_CAP_VER = "4'b0001" *) (* PF1_RBAR_CONTROL_INDEX0 = "3'b000" *) 
(* PF1_RBAR_CONTROL_INDEX1 = "3'b000" *) (* PF1_RBAR_CONTROL_INDEX2 = "3'b000" *) (* PF1_RBAR_CONTROL_SIZE0 = "5'b00000" *) 
(* PF1_RBAR_CONTROL_SIZE1 = "5'b00000" *) (* PF1_RBAR_CONTROL_SIZE2 = "5'b00000" *) (* PF1_RBAR_NUM = "3'b001" *) 
(* PF1_REVISION_ID = "8'b00000000" *) (* PF1_SRIOV_BAR0_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR0_CONTROL = "3'b000" *) 
(* PF1_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR1_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR2_APERTURE_SIZE = "5'b00000" *) 
(* PF1_SRIOV_BAR2_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR3_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR3_CONTROL = "3'b000" *) 
(* PF1_SRIOV_BAR4_APERTURE_SIZE = "5'b00000" *) (* PF1_SRIOV_BAR4_CONTROL = "3'b000" *) (* PF1_SRIOV_BAR5_APERTURE_SIZE = "5'b00000" *) 
(* PF1_SRIOV_BAR5_CONTROL = "3'b000" *) (* PF1_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) (* PF1_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF1_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) (* PF1_SRIOV_CAP_VER = "4'b0000" *) (* PF1_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) 
(* PF1_SRIOV_FUNC_DEP_LINK = "16'b0000000000000001" *) (* PF1_SRIOV_SUPPORTED_PAGE_SIZE = "1363" *) (* PF1_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) 
(* PF1_SUBSYSTEM_ID = "16'b0000000000000111" *) (* PF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* PF1_TPHR_CAP_ENABLE = "FALSE" *) 
(* PF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) (* PF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* PF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) 
(* PF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* PF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* PF1_TPHR_CAP_VER = "4'b0001" *) 
(* PF2_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) (* PF2_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) (* PF2_AER_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF2_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* PF2_ARI_CAP_NEXT_FUNC = "8'b00000000" *) (* PF2_BAR0_APERTURE_SIZE = "6'b000011" *) 
(* PF2_BAR0_CONTROL = "3'b100" *) (* PF2_BAR1_APERTURE_SIZE = "6'b000000" *) (* PF2_BAR1_CONTROL = "3'b000" *) 
(* PF2_BAR2_APERTURE_SIZE = "5'b00011" *) (* PF2_BAR2_CONTROL = "3'b100" *) (* PF2_BAR3_APERTURE_SIZE = "5'b00011" *) 
(* PF2_BAR3_CONTROL = "3'b000" *) (* PF2_BAR4_APERTURE_SIZE = "5'b00011" *) (* PF2_BAR4_CONTROL = "3'b100" *) 
(* PF2_BAR5_APERTURE_SIZE = "5'b00011" *) (* PF2_BAR5_CONTROL = "3'b000" *) (* PF2_BIST_REGISTER = "8'b00000000" *) 
(* PF2_CAPABILITY_POINTER = "8'b01010000" *) (* PF2_CLASS_CODE = "24'b000000000000000000000000" *) (* PF2_DEVICE_ID = "16'b0000000000000000" *) 
(* PF2_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b011" *) (* PF2_DPA_CAP_NEXTPTR = "12'b000000000000" *) (* PF2_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) 
(* PF2_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) 
(* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) 
(* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) (* PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) 
(* PF2_DPA_CAP_VER = "4'b0001" *) (* PF2_DSN_CAP_NEXTPTR = "12'b000100001100" *) (* PF2_EXPANSION_ROM_APERTURE_SIZE = "5'b00011" *) 
(* PF2_EXPANSION_ROM_ENABLE = "FALSE" *) (* PF2_INTERRUPT_LINE = "8'b00000000" *) (* PF2_INTERRUPT_PIN = "3'b001" *) 
(* PF2_MSIX_CAP_NEXTPTR = "8'b00000000" *) (* PF2_MSIX_CAP_PBA_BIR = "0" *) (* PF2_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000001010000" *) 
(* PF2_MSIX_CAP_TABLE_BIR = "0" *) (* PF2_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000001000000" *) (* PF2_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) 
(* PF2_MSI_CAP_MULTIMSGCAP = "0" *) (* PF2_MSI_CAP_NEXTPTR = "8'b00000000" *) (* PF2_MSI_CAP_PERVECMASKCAP = "FALSE" *) 
(* PF2_PB_CAP_DATA_REG_D0 = "0" *) (* PF2_PB_CAP_DATA_REG_D0_SUSTAINED = "0" *) (* PF2_PB_CAP_DATA_REG_D1 = "0" *) 
(* PF2_PB_CAP_DATA_REG_D3HOT = "0" *) (* PF2_PB_CAP_NEXTPTR = "12'b000000000000" *) (* PF2_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) 
(* PF2_PB_CAP_VER = "4'b0001" *) (* PF2_PM_CAP_ID = "8'b00000001" *) (* PF2_PM_CAP_NEXTPTR = "8'b00000000" *) 
(* PF2_PM_CAP_VER_ID = "3'b011" *) (* PF2_RBAR_CAP_ENABLE = "FALSE" *) (* PF2_RBAR_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF2_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) (* PF2_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) (* PF2_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) 
(* PF2_RBAR_CAP_VER = "4'b0001" *) (* PF2_RBAR_CONTROL_INDEX0 = "3'b000" *) (* PF2_RBAR_CONTROL_INDEX1 = "3'b000" *) 
(* PF2_RBAR_CONTROL_INDEX2 = "3'b000" *) (* PF2_RBAR_CONTROL_SIZE0 = "5'b00000" *) (* PF2_RBAR_CONTROL_SIZE1 = "5'b00000" *) 
(* PF2_RBAR_CONTROL_SIZE2 = "5'b00000" *) (* PF2_RBAR_NUM = "3'b001" *) (* PF2_REVISION_ID = "8'b00000000" *) 
(* PF2_SRIOV_BAR0_APERTURE_SIZE = "5'b00011" *) (* PF2_SRIOV_BAR0_CONTROL = "3'b100" *) (* PF2_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) 
(* PF2_SRIOV_BAR1_CONTROL = "3'b000" *) (* PF2_SRIOV_BAR2_APERTURE_SIZE = "5'b00011" *) (* PF2_SRIOV_BAR2_CONTROL = "3'b100" *) 
(* PF2_SRIOV_BAR3_APERTURE_SIZE = "5'b00011" *) (* PF2_SRIOV_BAR3_CONTROL = "3'b000" *) (* PF2_SRIOV_BAR4_APERTURE_SIZE = "5'b00011" *) 
(* PF2_SRIOV_BAR4_CONTROL = "3'b100" *) (* PF2_SRIOV_BAR5_APERTURE_SIZE = "5'b00011" *) (* PF2_SRIOV_BAR5_CONTROL = "3'b000" *) 
(* PF2_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) (* PF2_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) (* PF2_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) 
(* PF2_SRIOV_CAP_VER = "4'b0001" *) (* PF2_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) (* PF2_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) 
(* PF2_SRIOV_SUPPORTED_PAGE_SIZE = "0" *) (* PF2_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) (* PF2_SUBSYSTEM_ID = "16'b0000000000000000" *) 
(* PF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* PF2_TPHR_CAP_ENABLE = "FALSE" *) (* PF2_TPHR_CAP_INT_VEC_MODE = "TRUE" *) 
(* PF2_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* PF2_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* PF2_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* PF2_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* PF2_TPHR_CAP_VER = "4'b0001" *) (* PF3_AER_CAP_ECRC_CHECK_CAPABLE = "FALSE" *) 
(* PF3_AER_CAP_ECRC_GEN_CAPABLE = "FALSE" *) (* PF3_AER_CAP_NEXTPTR = "12'b000000000000" *) (* PF3_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF3_ARI_CAP_NEXT_FUNC = "8'b00000000" *) (* PF3_BAR0_APERTURE_SIZE = "6'b000011" *) (* PF3_BAR0_CONTROL = "3'b100" *) 
(* PF3_BAR1_APERTURE_SIZE = "6'b000000" *) (* PF3_BAR1_CONTROL = "3'b000" *) (* PF3_BAR2_APERTURE_SIZE = "5'b00011" *) 
(* PF3_BAR2_CONTROL = "3'b100" *) (* PF3_BAR3_APERTURE_SIZE = "5'b00011" *) (* PF3_BAR3_CONTROL = "3'b000" *) 
(* PF3_BAR4_APERTURE_SIZE = "5'b00011" *) (* PF3_BAR4_CONTROL = "3'b100" *) (* PF3_BAR5_APERTURE_SIZE = "5'b00011" *) 
(* PF3_BAR5_CONTROL = "3'b000" *) (* PF3_BIST_REGISTER = "8'b00000000" *) (* PF3_CAPABILITY_POINTER = "8'b01010000" *) 
(* PF3_CLASS_CODE = "24'b000000000000000000000000" *) (* PF3_DEVICE_ID = "16'b0000000000000000" *) (* PF3_DEV_CAP_MAX_PAYLOAD_SIZE = "3'b011" *) 
(* PF3_DPA_CAP_NEXTPTR = "12'b000000000000" *) (* PF3_DPA_CAP_SUB_STATE_CONTROL = "5'b00000" *) (* PF3_DPA_CAP_SUB_STATE_CONTROL_EN = "TRUE" *) 
(* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0 = "8'b00000000" *) (* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1 = "8'b00000000" *) (* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2 = "8'b00000000" *) 
(* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3 = "8'b00000000" *) (* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4 = "8'b00000000" *) (* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5 = "8'b00000000" *) 
(* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6 = "8'b00000000" *) (* PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7 = "8'b00000000" *) (* PF3_DPA_CAP_VER = "4'b0001" *) 
(* PF3_DSN_CAP_NEXTPTR = "12'b000100001100" *) (* PF3_EXPANSION_ROM_APERTURE_SIZE = "5'b00011" *) (* PF3_EXPANSION_ROM_ENABLE = "FALSE" *) 
(* PF3_INTERRUPT_LINE = "8'b00000000" *) (* PF3_INTERRUPT_PIN = "3'b001" *) (* PF3_MSIX_CAP_NEXTPTR = "8'b00000000" *) 
(* PF3_MSIX_CAP_PBA_BIR = "0" *) (* PF3_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000001010000" *) (* PF3_MSIX_CAP_TABLE_BIR = "0" *) 
(* PF3_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000001000000" *) (* PF3_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* PF3_MSI_CAP_MULTIMSGCAP = "0" *) 
(* PF3_MSI_CAP_NEXTPTR = "8'b00000000" *) (* PF3_MSI_CAP_PERVECMASKCAP = "FALSE" *) (* PF3_PB_CAP_DATA_REG_D0 = "0" *) 
(* PF3_PB_CAP_DATA_REG_D0_SUSTAINED = "0" *) (* PF3_PB_CAP_DATA_REG_D1 = "0" *) (* PF3_PB_CAP_DATA_REG_D3HOT = "0" *) 
(* PF3_PB_CAP_NEXTPTR = "12'b000000000000" *) (* PF3_PB_CAP_SYSTEM_ALLOCATED = "FALSE" *) (* PF3_PB_CAP_VER = "4'b0001" *) 
(* PF3_PM_CAP_ID = "8'b00000001" *) (* PF3_PM_CAP_NEXTPTR = "8'b00000000" *) (* PF3_PM_CAP_VER_ID = "3'b011" *) 
(* PF3_RBAR_CAP_ENABLE = "FALSE" *) (* PF3_RBAR_CAP_NEXTPTR = "12'b000000000000" *) (* PF3_RBAR_CAP_SIZE0 = "20'b00000000000000000000" *) 
(* PF3_RBAR_CAP_SIZE1 = "20'b00000000000000000000" *) (* PF3_RBAR_CAP_SIZE2 = "20'b00000000000000000000" *) (* PF3_RBAR_CAP_VER = "4'b0001" *) 
(* PF3_RBAR_CONTROL_INDEX0 = "3'b000" *) (* PF3_RBAR_CONTROL_INDEX1 = "3'b000" *) (* PF3_RBAR_CONTROL_INDEX2 = "3'b000" *) 
(* PF3_RBAR_CONTROL_SIZE0 = "5'b00000" *) (* PF3_RBAR_CONTROL_SIZE1 = "5'b00000" *) (* PF3_RBAR_CONTROL_SIZE2 = "5'b00000" *) 
(* PF3_RBAR_NUM = "3'b001" *) (* PF3_REVISION_ID = "8'b00000000" *) (* PF3_SRIOV_BAR0_APERTURE_SIZE = "5'b00011" *) 
(* PF3_SRIOV_BAR0_CONTROL = "3'b100" *) (* PF3_SRIOV_BAR1_APERTURE_SIZE = "5'b00000" *) (* PF3_SRIOV_BAR1_CONTROL = "3'b000" *) 
(* PF3_SRIOV_BAR2_APERTURE_SIZE = "5'b00011" *) (* PF3_SRIOV_BAR2_CONTROL = "3'b100" *) (* PF3_SRIOV_BAR3_APERTURE_SIZE = "5'b00011" *) 
(* PF3_SRIOV_BAR3_CONTROL = "3'b000" *) (* PF3_SRIOV_BAR4_APERTURE_SIZE = "5'b00011" *) (* PF3_SRIOV_BAR4_CONTROL = "3'b100" *) 
(* PF3_SRIOV_BAR5_APERTURE_SIZE = "5'b00011" *) (* PF3_SRIOV_BAR5_CONTROL = "3'b000" *) (* PF3_SRIOV_CAP_INITIAL_VF = "16'b0000000000000000" *) 
(* PF3_SRIOV_CAP_NEXTPTR = "12'b000000000000" *) (* PF3_SRIOV_CAP_TOTAL_VF = "16'b0000000000000000" *) (* PF3_SRIOV_CAP_VER = "4'b0001" *) 
(* PF3_SRIOV_FIRST_VF_OFFSET = "16'b0000000000000000" *) (* PF3_SRIOV_FUNC_DEP_LINK = "16'b0000000000000000" *) (* PF3_SRIOV_SUPPORTED_PAGE_SIZE = "0" *) 
(* PF3_SRIOV_VF_DEVICE_ID = "16'b0000000000000000" *) (* PF3_SUBSYSTEM_ID = "16'b0000000000000000" *) (* PF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) 
(* PF3_TPHR_CAP_ENABLE = "FALSE" *) (* PF3_TPHR_CAP_INT_VEC_MODE = "TRUE" *) (* PF3_TPHR_CAP_NEXTPTR = "12'b000000000000" *) 
(* PF3_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* PF3_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) (* PF3_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) 
(* PF3_TPHR_CAP_VER = "4'b0001" *) (* PHY_LP_TXPRESET = "4" *) (* PIPE_PIPELINE_STAGES = "0" *) 
(* PIPE_SIM = "FALSE" *) (* PLL_TYPE = "0" *) (* PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3 = "FALSE" *) 
(* PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2 = "FALSE" *) (* PL_DISABLE_EI_INFER_IN_L0 = "FALSE" *) (* PL_DISABLE_GEN3_DC_BALANCE = "FALSE" *) 
(* PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP = "TRUE" *) (* PL_DISABLE_RETRAIN_ON_FRAMING_ERROR = "FALSE" *) (* PL_DISABLE_SCRAMBLING = "FALSE" *) 
(* PL_DISABLE_SYNC_HEADER_FRAMING_ERROR = "FALSE" *) (* PL_DISABLE_UPCONFIG_CAPABLE = "FALSE" *) (* PL_EQ_ADAPT_DISABLE_COEFF_CHECK = "FALSE" *) 
(* PL_EQ_ADAPT_DISABLE_PRESET_CHECK = "FALSE" *) (* PL_EQ_ADAPT_ITER_COUNT = "5'b00010" *) (* PL_EQ_ADAPT_REJECT_RETRY_COUNT = "2'b01" *) 
(* PL_EQ_BYPASS_PHASE23 = "FALSE" *) (* PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT = "3'b011" *) (* PL_EQ_DEFAULT_GEN3_TX_PRESET = "4'b0100" *) 
(* PL_EQ_PHASE01_RX_ADAPT = "FALSE" *) (* PL_EQ_SHORT_ADAPT_PHASE = "FALSE" *) (* PL_INTERFACE = "FALSE" *) 
(* PL_LANE0_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE1_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE2_EQ_CONTROL = "16'b0011010000000000" *) 
(* PL_LANE3_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE4_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE5_EQ_CONTROL = "16'b0011010000000000" *) 
(* PL_LANE6_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LANE7_EQ_CONTROL = "16'b0011010000000000" *) (* PL_LINK_CAP_MAX_LINK_SPEED = "1" *) 
(* PL_LINK_CAP_MAX_LINK_WIDTH = "8" *) (* PL_N_FTS_COMCLK_GEN1 = "255" *) (* PL_N_FTS_COMCLK_GEN2 = "255" *) 
(* PL_N_FTS_COMCLK_GEN3 = "255" *) (* PL_N_FTS_GEN1 = "255" *) (* PL_N_FTS_GEN2 = "255" *) 
(* PL_N_FTS_GEN3 = "255" *) (* PL_REPORT_ALL_PHY_ERRORS = "TRUE" *) (* PL_SIM_FAST_LINK_TRAINING = "TRUE" *) 
(* PL_UPSTREAM_FACING = "TRUE" *) (* PM_ASPML0S_TIMEOUT = "16'b0000010111011100" *) (* PM_ASPML1_ENTRY_DELAY = "20'b00000001110101001100" *) 
(* PM_ENABLE_L23_ENTRY = "FALSE" *) (* PM_ENABLE_SLOT_POWER_CAPTURE = "TRUE" *) (* PM_L1_REENTRY_DELAY = "25000" *) 
(* PM_PME_SERVICE_TIMEOUT_DELAY = "20'b00011000011010100000" *) (* PM_PME_TURNOFF_ACK_DELAY = "16'b0000000001100100" *) (* RCV_MSG_IF = "TRUE" *) 
(* REF_CLK_FREQ = "0" *) (* RX_DETECT = "0" *) (* SELECT_QUAD = "GTH_Quad_225" *) 
(* SHARED_LOGIC = "1" *) (* SIM_JTAG_IDCODE = "0" *) (* SIM_VERSION = "1.0" *) 
(* SPARE_BIT0 = "0" *) (* SPARE_BIT1 = "0" *) (* SPARE_BIT2 = "0" *) 
(* SPARE_BIT3 = "0" *) (* SPARE_BIT4 = "0" *) (* SPARE_BIT5 = "0" *) 
(* SPARE_BIT6 = "0" *) (* SPARE_BIT7 = "0" *) (* SPARE_BIT8 = "0" *) 
(* SPARE_BYTE0 = "8'b00000000" *) (* SPARE_BYTE1 = "8'b00000000" *) (* SPARE_BYTE2 = "8'b00000000" *) 
(* SPARE_BYTE3 = "8'b00000000" *) (* SPARE_WORD0 = "0" *) (* SPARE_WORD1 = "0" *) 
(* SPARE_WORD2 = "0" *) (* SPARE_WORD3 = "0" *) (* SRIOV_CAP_ENABLE = "FALSE" *) 
(* SYS_RESET_POLARITY = "0" *) (* TCQ = "100" *) (* TL_COMPL_TIMEOUT_REG0 = "24'b101111101011110000100000" *) 
(* TL_COMPL_TIMEOUT_REG1 = "28'b0010111110101111000010000000" *) (* TL_CREDITS_CD = "12'b000000000000" *) (* TL_CREDITS_CH = "8'b00000000" *) 
(* TL_CREDITS_NPD = "12'b000000101000" *) (* TL_CREDITS_NPH = "8'b00100000" *) (* TL_CREDITS_PD = "12'b000110011000" *) 
(* TL_CREDITS_PH = "8'b00100000" *) (* TL_ENABLE_MESSAGE_RID_CHECK_ENABLE = "TRUE" *) (* TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) 
(* TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE = "FALSE" *) (* TL_LEGACY_MODE_ENABLE = "FALSE" *) (* TL_PF_ENABLE_REG = "2'b00" *) 
(* TL_TX_MUX_STRICT_PRIORITY = "TRUE" *) (* TRANSCEIVER_CTRL_STATUS_PORTS = "FALSE" *) (* TWO_LAYER_MODE_DLCMSM_ENABLE = "TRUE" *) 
(* TWO_LAYER_MODE_ENABLE = "FALSE" *) (* TWO_LAYER_MODE_WIDTH_256 = "TRUE" *) (* TX_FC_IF = "TRUE" *) 
(* USER_CLK_FREQ = "3" *) (* VF0_ARI_CAP_NEXTPTR = "12'b000000000000" *) (* VF0_CAPABILITY_POINTER = "8'b10000000" *) 
(* VF0_MSIX_CAP_PBA_BIR = "0" *) (* VF0_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF0_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF0_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF0_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF0_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF0_PM_CAP_ID = "8'b00000001" *) (* VF0_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF0_PM_CAP_VER_ID = "3'b011" *) 
(* VF0_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* VF0_TPHR_CAP_ENABLE = "FALSE" *) (* VF0_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* VF0_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF0_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF0_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* VF0_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF0_TPHR_CAP_VER = "4'b0001" *) (* VF1_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF1_MSIX_CAP_PBA_BIR = "0" *) (* VF1_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF1_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF1_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF1_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF1_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF1_PM_CAP_ID = "8'b00000001" *) (* VF1_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF1_PM_CAP_VER_ID = "3'b011" *) 
(* VF1_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* VF1_TPHR_CAP_ENABLE = "FALSE" *) (* VF1_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* VF1_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF1_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF1_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* VF1_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF1_TPHR_CAP_VER = "4'b0001" *) (* VF2_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF2_MSIX_CAP_PBA_BIR = "0" *) (* VF2_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF2_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF2_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF2_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF2_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF2_PM_CAP_ID = "8'b00000001" *) (* VF2_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF2_PM_CAP_VER_ID = "3'b011" *) 
(* VF2_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* VF2_TPHR_CAP_ENABLE = "FALSE" *) (* VF2_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* VF2_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF2_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF2_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* VF2_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF2_TPHR_CAP_VER = "4'b0001" *) (* VF3_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF3_MSIX_CAP_PBA_BIR = "0" *) (* VF3_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF3_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF3_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF3_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF3_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF3_PM_CAP_ID = "8'b00000001" *) (* VF3_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF3_PM_CAP_VER_ID = "3'b011" *) 
(* VF3_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* VF3_TPHR_CAP_ENABLE = "FALSE" *) (* VF3_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* VF3_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF3_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF3_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* VF3_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF3_TPHR_CAP_VER = "4'b0001" *) (* VF4_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF4_MSIX_CAP_PBA_BIR = "0" *) (* VF4_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF4_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF4_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF4_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF4_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF4_PM_CAP_ID = "8'b00000001" *) (* VF4_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF4_PM_CAP_VER_ID = "3'b011" *) 
(* VF4_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* VF4_TPHR_CAP_ENABLE = "FALSE" *) (* VF4_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* VF4_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF4_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF4_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* VF4_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF4_TPHR_CAP_VER = "4'b0001" *) (* VF5_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF5_MSIX_CAP_PBA_BIR = "0" *) (* VF5_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000000000000" *) (* VF5_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF5_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000000000000" *) (* VF5_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF5_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF5_PM_CAP_ID = "8'b00000001" *) (* VF5_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF5_PM_CAP_VER_ID = "3'b011" *) 
(* VF5_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* VF5_TPHR_CAP_ENABLE = "FALSE" *) (* VF5_TPHR_CAP_INT_VEC_MODE = "FALSE" *) 
(* VF5_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF5_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF5_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* VF5_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF5_TPHR_CAP_VER = "4'b0001" *) (* VF6_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF6_MSIX_CAP_PBA_BIR = "0" *) (* VF6_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000001010000" *) (* VF6_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF6_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000001000000" *) (* VF6_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF6_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF6_PM_CAP_ID = "8'b00000001" *) (* VF6_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF6_PM_CAP_VER_ID = "3'b011" *) 
(* VF6_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* VF6_TPHR_CAP_ENABLE = "FALSE" *) (* VF6_TPHR_CAP_INT_VEC_MODE = "TRUE" *) 
(* VF6_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF6_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF6_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* VF6_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF6_TPHR_CAP_VER = "4'b0001" *) (* VF7_ARI_CAP_NEXTPTR = "12'b000000000000" *) 
(* VF7_MSIX_CAP_PBA_BIR = "0" *) (* VF7_MSIX_CAP_PBA_OFFSET = "29'b00000000000000000000001010000" *) (* VF7_MSIX_CAP_TABLE_BIR = "0" *) 
(* VF7_MSIX_CAP_TABLE_OFFSET = "29'b00000000000000000000001000000" *) (* VF7_MSIX_CAP_TABLE_SIZE = "11'b00000000000" *) (* VF7_MSI_CAP_MULTIMSGCAP = "0" *) 
(* VF7_PM_CAP_ID = "8'b00000001" *) (* VF7_PM_CAP_NEXTPTR = "8'b00000000" *) (* VF7_PM_CAP_VER_ID = "3'b011" *) 
(* VF7_TPHR_CAP_DEV_SPECIFIC_MODE = "TRUE" *) (* VF7_TPHR_CAP_ENABLE = "FALSE" *) (* VF7_TPHR_CAP_INT_VEC_MODE = "TRUE" *) 
(* VF7_TPHR_CAP_NEXTPTR = "12'b000000000000" *) (* VF7_TPHR_CAP_ST_MODE_SEL = "3'b000" *) (* VF7_TPHR_CAP_ST_TABLE_LOC = "2'b00" *) 
(* VF7_TPHR_CAP_ST_TABLE_SIZE = "11'b00000000000" *) (* VF7_TPHR_CAP_VER = "4'b0001" *) (* en_msi_per_vec_masking = "FALSE" *) 
(* gen_x0y0_xdc = "1" *) (* gen_x0y1_xdc = "0" *) (* gen_x0y2_xdc = "0" *) 
(* gen_x0y3_xdc = "0" *) (* gen_x0y4_xdc = "0" *) (* gen_x0y5_xdc = "0" *) 
(* pcie_blk_locn = "0" *) (* silicon_revision = "Production" *) (* xlnx_ref_board = "0" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_pcie3_uscale_core_top
   (pci_exp_txn,
    pci_exp_txp,
    pci_exp_rxn,
    pci_exp_rxp,
    user_clk,
    user_reset,
    user_lnk_up,
    gt_tx_powerdown,
    s_axis_rq_tdata,
    s_axis_rq_tkeep,
    s_axis_rq_tlast,
    s_axis_rq_tready,
    s_axis_rq_tuser,
    s_axis_rq_tvalid,
    m_axis_rc_tdata,
    m_axis_rc_tkeep,
    m_axis_rc_tlast,
    m_axis_rc_tready,
    m_axis_rc_tuser,
    m_axis_rc_tvalid,
    m_axis_cq_tdata,
    m_axis_cq_tkeep,
    m_axis_cq_tlast,
    m_axis_cq_tready,
    m_axis_cq_tuser,
    m_axis_cq_tvalid,
    s_axis_cc_tdata,
    s_axis_cc_tkeep,
    s_axis_cc_tlast,
    s_axis_cc_tready,
    s_axis_cc_tuser,
    s_axis_cc_tvalid,
    pcie_rq_seq_num,
    pcie_rq_seq_num_vld,
    pcie_rq_tag,
    pcie_rq_tag_av,
    pcie_rq_tag_vld,
    pcie_tfc_nph_av,
    pcie_tfc_npd_av,
    pcie_cq_np_req,
    pcie_cq_np_req_count,
    cfg_phy_link_down,
    cfg_phy_link_status,
    cfg_negotiated_width,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    cfg_function_status,
    cfg_function_power_state,
    cfg_vf_status,
    cfg_vf_power_state,
    cfg_link_power_state,
    cfg_mgmt_addr,
    cfg_mgmt_write,
    cfg_mgmt_write_data,
    cfg_mgmt_byte_enable,
    cfg_mgmt_read,
    cfg_mgmt_read_data,
    cfg_mgmt_read_write_done,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_err_cor_out,
    cfg_err_nonfatal_out,
    cfg_err_fatal_out,
    cfg_local_error,
    cfg_ltr_enable,
    cfg_ltssm_state,
    cfg_rcb_status,
    cfg_dpa_substate_change,
    cfg_obff_enable,
    cfg_pl_status_change,
    cfg_tph_requester_enable,
    cfg_tph_st_mode,
    cfg_vf_tph_requester_enable,
    cfg_vf_tph_st_mode,
    cfg_msg_received,
    cfg_msg_received_data,
    cfg_msg_received_type,
    cfg_msg_transmit,
    cfg_msg_transmit_type,
    cfg_msg_transmit_data,
    cfg_msg_transmit_done,
    cfg_fc_ph,
    cfg_fc_pd,
    cfg_fc_nph,
    cfg_fc_npd,
    cfg_fc_cplh,
    cfg_fc_cpld,
    cfg_fc_sel,
    cfg_per_func_status_control,
    cfg_per_func_status_data,
    cfg_per_function_number,
    cfg_per_function_output_request,
    cfg_per_function_update_done,
    cfg_dsn,
    cfg_power_state_change_ack,
    cfg_power_state_change_interrupt,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    cfg_flr_in_process,
    cfg_flr_done,
    cfg_vf_flr_in_process,
    cfg_vf_flr_done,
    cfg_link_training_enable,
    cfg_ext_read_received,
    cfg_ext_write_received,
    cfg_ext_register_number,
    cfg_ext_function_number,
    cfg_ext_write_data,
    cfg_ext_write_byte_enable,
    cfg_ext_read_data,
    cfg_ext_read_data_valid,
    cfg_interrupt_int,
    cfg_interrupt_pending,
    cfg_interrupt_sent,
    cfg_interrupt_msi_enable,
    cfg_interrupt_msi_vf_enable,
    cfg_interrupt_msi_mmenable,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_data,
    cfg_interrupt_msi_select,
    cfg_interrupt_msi_int,
    cfg_interrupt_msi_pending_status,
    cfg_interrupt_msi_pending_status_data_enable,
    cfg_interrupt_msi_pending_status_function_num,
    cfg_interrupt_msi_sent,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msix_enable,
    cfg_interrupt_msix_mask,
    cfg_interrupt_msix_vf_enable,
    cfg_interrupt_msix_vf_mask,
    cfg_interrupt_msix_data,
    cfg_interrupt_msix_address,
    cfg_interrupt_msix_int,
    cfg_interrupt_msix_sent,
    cfg_interrupt_msix_fail,
    cfg_interrupt_msi_attr,
    cfg_interrupt_msi_tph_present,
    cfg_interrupt_msi_tph_type,
    cfg_interrupt_msi_tph_st_tag,
    cfg_interrupt_msi_function_number,
    cfg_hot_reset_out,
    cfg_config_space_enable,
    cfg_req_pm_transition_l23_ready,
    cfg_hot_reset_in,
    cfg_ds_port_number,
    cfg_ds_bus_number,
    cfg_ds_device_number,
    cfg_ds_function_number,
    cfg_subsys_vend_id,
    drp_rdy,
    drp_do,
    drp_clk,
    drp_en,
    drp_we,
    drp_addr,
    drp_di,
    user_tph_stt_address,
    user_tph_function_num,
    user_tph_stt_read_data,
    user_tph_stt_read_data_valid,
    user_tph_stt_read_enable,
    sys_clk,
    sys_clk_gt,
    sys_reset,
    common_commands_in,
    pipe_rx_0_sigs,
    pipe_rx_1_sigs,
    pipe_rx_2_sigs,
    pipe_rx_3_sigs,
    pipe_rx_4_sigs,
    pipe_rx_5_sigs,
    pipe_rx_6_sigs,
    pipe_rx_7_sigs,
    common_commands_out,
    pipe_tx_0_sigs,
    pipe_tx_1_sigs,
    pipe_tx_2_sigs,
    pipe_tx_3_sigs,
    pipe_tx_4_sigs,
    pipe_tx_5_sigs,
    pipe_tx_6_sigs,
    pipe_tx_7_sigs,
    int_qpll1lock_out,
    int_qpll1outrefclk_out,
    int_qpll1outclk_out,
    ext_qpll1refclk,
    ext_qpll1pd,
    ext_qpll1rate,
    ext_qpll1reset,
    ext_qpll1lock_out,
    ext_qpll1outclk_out,
    ext_qpll1outrefclk_out,
    ext_ch_gt_drpclk,
    ext_ch_gt_drpaddr,
    ext_ch_gt_drpen,
    ext_ch_gt_drpwe,
    ext_ch_gt_drpdi,
    ext_ch_gt_drprdy,
    ext_ch_gt_drpdo,
    gt_pcieuserratedone,
    gt_loopback,
    gt_txprbsforceerr,
    gt_txinhibit,
    gt_txprbssel,
    gt_rxprbssel,
    gt_rxprbscntreset,
    gt_txelecidle,
    gt_txresetdone,
    gt_rxresetdone,
    gt_rxpmaresetdone,
    gt_txphaligndone,
    gt_txphinitdone,
    gt_txdlysresetdone,
    gt_rxphaligndone,
    gt_rxdlysresetdone,
    gt_rxsyncdone,
    gt_eyescandataerror,
    gt_rxprbserr,
    gt_dmonitorout,
    gt_dmonfiforeset,
    gt_dmonitorclk,
    gt_rxcommadet,
    gt_phystatus,
    gt_rxvalid,
    gt_rxcdrlock,
    gt_pcierateidle,
    gt_pcieuserratestart,
    gt_gtpowergood,
    gt_cplllock,
    gt_rxoutclk,
    gt_rxrecclkout,
    gt_qpll1lock,
    gt_rxstatus,
    gt_rxbufstatus,
    gt_bufgtdiv,
    phy_txeq_ctrl,
    phy_txeq_preset,
    phy_rst_fsm,
    phy_txeq_fsm,
    phy_rxeq_fsm,
    phy_rst_idle,
    phy_rrst_n,
    phy_prst_n,
    free_run_clock,
    bufgtce_out,
    bufgtcemask_out,
    bufgtdiv_out,
    bufgtreset_out,
    bufgtrstmask_out,
    cplllock_out,
    dmonitorout_out,
    drpdo_out,
    drprdy_out,
    eyescandataerror_out,
    gthtxn_out,
    gthtxp_out,
    gtpowergood_out,
    pcierategen3_out,
    pcierateidle_out,
    pcierateqpllpd_out,
    pcierateqpllreset_out,
    pciesynctxsyncdone_out,
    pcieusergen3rdy_out,
    pcieuserphystatusrst_out,
    pcieuserratestart_out,
    pcsrsvdout_out,
    phystatus_out,
    rxbufstatus_out,
    rxbyteisaligned_out,
    rxbyterealign_out,
    rxcdrlock_out,
    rxclkcorcnt_out,
    rxcommadet_out,
    rxctrl0_out,
    rxctrl1_out,
    rxctrl2_out,
    rxctrl3_out,
    rxdata_out,
    rxdfeagchold_in,
    rxdfecfokhold_in,
    rxdfelfhold_in,
    rxdfekhhold_in,
    rxdfetap2hold_in,
    rxdfetap3hold_in,
    rxdfetap4hold_in,
    rxdfetap5hold_in,
    rxdfetap6hold_in,
    rxdfetap7hold_in,
    rxdfetap8hold_in,
    rxdfetap9hold_in,
    rxdfetap10hold_in,
    rxdfetap11hold_in,
    rxdfetap12hold_in,
    rxdfetap13hold_in,
    rxdfetap14hold_in,
    rxdfetap15hold_in,
    rxdfeuthold_in,
    rxdfevphold_in,
    rxoshold_in,
    rxlpmgchold_in,
    rxlpmhfhold_in,
    rxlpmlfhold_in,
    rxlpmoshold_in,
    rxdlysresetdone_out,
    rxelecidle_out,
    rxoutclk_out,
    rxphaligndone_out,
    rxpmaresetdone_out,
    rxprbserr_out,
    rxprbslocked_out,
    rxprgdivresetdone_out,
    rxratedone_out,
    rxresetdone_out,
    rxstatus_out,
    rxsyncdone_out,
    rxvalid_out,
    txdlysresetdone_out,
    txoutclk_out,
    txphaligndone_out,
    txphinitdone_out,
    txpmaresetdone_out,
    txprgdivresetdone_out,
    txresetdone_out,
    txsyncout_out,
    txsyncdone_out,
    cpllpd_in,
    cpllreset_in,
    dmonfiforeset_in,
    dmonitorclk_in,
    drpclk_in,
    drpaddr_in,
    drpdi_in,
    drpen_in,
    drpwe_in,
    eyescanreset_in,
    gthrxn_in,
    gthrxp_in,
    gtrefclk0_in,
    gtrxreset_in,
    gttxreset_in,
    gtwiz_reset_rx_done_in,
    gtwiz_reset_tx_done_in,
    gtwiz_userclk_rx_active_in,
    gtwiz_userclk_tx_active_in,
    gtwiz_userclk_tx_reset_in,
    loopback_in,
    pcieeqrxeqadaptdone_in,
    pcierstidle_in,
    pciersttxsyncstart_in,
    pcieuserratedone_in,
    pcsrsvdin_in,
    rx8b10ben_in,
    rxbufreset_in,
    rxcdrhold_in,
    rxcommadeten_in,
    rxlpmen_in,
    rxmcommaalignen_in,
    rxpcommaalignen_in,
    rxpd_in,
    rxpolarity_in,
    rxprbscntreset_in,
    rxprbssel_in,
    rxprogdivreset_in,
    rxrate_in,
    rxratemode_in,
    rxslide_in,
    rxuserrdy_in,
    rxusrclk2_in,
    rxusrclk_in,
    tx8b10ben_in,
    txctrl0_in,
    txctrl1_in,
    txctrl2_in,
    txdata_in,
    txdeemph_in,
    txdetectrx_in,
    txdiffctrl_in,
    txdlybypass_in,
    txdlyen_in,
    txdlyhold_in,
    txdlyovrden_in,
    txdlysreset_in,
    txdlyupdown_in,
    txelecidle_in,
    txinhibit_in,
    txmaincursor_in,
    txmargin_in,
    txoutclksel_in,
    txpd_in,
    txphalign_in,
    txphalignen_in,
    txphdlypd_in,
    txphdlyreset_in,
    txphdlytstclk_in,
    txphinit_in,
    txphovrden_in,
    txpostcursor_in,
    txprbsforceerr_in,
    txprbssel_in,
    txprecursor_in,
    txprogdivreset_in,
    txrate_in,
    txswing_in,
    txsyncallin_in,
    txsyncin_in,
    txsyncmode_in,
    txuserrdy_in,
    txusrclk2_in,
    txusrclk_in,
    qpll0clk_in,
    qpll0refclk_in,
    qpll1clk_in,
    qpll1refclk_in,
    gtrefclk01_in,
    qpll1pd_in,
    qpll1reset_in,
    qpllrsvd2_in,
    qpllrsvd3_in,
    qpll1lock_out,
    qpll1outclk_out,
    qpll1outrefclk_out,
    conf_req_type,
    conf_req_reg_num,
    conf_req_data,
    conf_req_valid,
    conf_req_ready,
    conf_resp_rdata,
    conf_resp_valid,
    mcap_design_switch,
    mcap_eos_in,
    startup_cfgclk,
    startup_cfgmclk,
    startup_di,
    startup_eos,
    startup_preq,
    startup_do,
    startup_dts,
    startup_fcsbo,
    startup_fcsbts,
    startup_gsr,
    startup_gts,
    startup_keyclearb,
    startup_pack,
    startup_usrcclko,
    startup_usrcclkts,
    startup_usrdoneo,
    startup_usrdonets,
    cap_req,
    cap_gnt,
    cap_rel,
    pl_eq_reset_eieos_count,
    pl_gen2_upstream_prefer_deemph,
    pl_eq_in_progress,
    pl_eq_phase,
    pcie_perstn1_in,
    pcie_perstn0_out,
    pcie_perstn1_out,
    phy_rdy_out);
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  output user_clk;
  output user_reset;
  output user_lnk_up;
  input [2:0]gt_tx_powerdown;
  input [63:0]s_axis_rq_tdata;
  input [1:0]s_axis_rq_tkeep;
  input s_axis_rq_tlast;
  output [3:0]s_axis_rq_tready;
  input [59:0]s_axis_rq_tuser;
  input s_axis_rq_tvalid;
  output [63:0]m_axis_rc_tdata;
  output [1:0]m_axis_rc_tkeep;
  output m_axis_rc_tlast;
  input m_axis_rc_tready;
  output [74:0]m_axis_rc_tuser;
  output m_axis_rc_tvalid;
  output [63:0]m_axis_cq_tdata;
  output [1:0]m_axis_cq_tkeep;
  output m_axis_cq_tlast;
  input m_axis_cq_tready;
  output [84:0]m_axis_cq_tuser;
  output m_axis_cq_tvalid;
  input [63:0]s_axis_cc_tdata;
  input [1:0]s_axis_cc_tkeep;
  input s_axis_cc_tlast;
  output [3:0]s_axis_cc_tready;
  input [32:0]s_axis_cc_tuser;
  input s_axis_cc_tvalid;
  output [3:0]pcie_rq_seq_num;
  output pcie_rq_seq_num_vld;
  output [5:0]pcie_rq_tag;
  output [1:0]pcie_rq_tag_av;
  output pcie_rq_tag_vld;
  output [1:0]pcie_tfc_nph_av;
  output [1:0]pcie_tfc_npd_av;
  input pcie_cq_np_req;
  output [5:0]pcie_cq_np_req_count;
  output cfg_phy_link_down;
  output [1:0]cfg_phy_link_status;
  output [3:0]cfg_negotiated_width;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [15:0]cfg_function_status;
  output [11:0]cfg_function_power_state;
  output [15:0]cfg_vf_status;
  output [23:0]cfg_vf_power_state;
  output [1:0]cfg_link_power_state;
  input [18:0]cfg_mgmt_addr;
  input cfg_mgmt_write;
  input [31:0]cfg_mgmt_write_data;
  input [3:0]cfg_mgmt_byte_enable;
  input cfg_mgmt_read;
  output [31:0]cfg_mgmt_read_data;
  output cfg_mgmt_read_write_done;
  input cfg_mgmt_type1_cfg_reg_access;
  output cfg_err_cor_out;
  output cfg_err_nonfatal_out;
  output cfg_err_fatal_out;
  output cfg_local_error;
  output cfg_ltr_enable;
  output [5:0]cfg_ltssm_state;
  output [3:0]cfg_rcb_status;
  output [3:0]cfg_dpa_substate_change;
  output [1:0]cfg_obff_enable;
  output cfg_pl_status_change;
  output [3:0]cfg_tph_requester_enable;
  output [11:0]cfg_tph_st_mode;
  output [7:0]cfg_vf_tph_requester_enable;
  output [23:0]cfg_vf_tph_st_mode;
  output cfg_msg_received;
  output [7:0]cfg_msg_received_data;
  output [4:0]cfg_msg_received_type;
  input cfg_msg_transmit;
  input [2:0]cfg_msg_transmit_type;
  input [31:0]cfg_msg_transmit_data;
  output cfg_msg_transmit_done;
  output [7:0]cfg_fc_ph;
  output [11:0]cfg_fc_pd;
  output [7:0]cfg_fc_nph;
  output [11:0]cfg_fc_npd;
  output [7:0]cfg_fc_cplh;
  output [11:0]cfg_fc_cpld;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_per_func_status_control;
  output [15:0]cfg_per_func_status_data;
  input [3:0]cfg_per_function_number;
  input cfg_per_function_output_request;
  output cfg_per_function_update_done;
  input [63:0]cfg_dsn;
  input cfg_power_state_change_ack;
  output cfg_power_state_change_interrupt;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  output [3:0]cfg_flr_in_process;
  input [3:0]cfg_flr_done;
  output [7:0]cfg_vf_flr_in_process;
  input [7:0]cfg_vf_flr_done;
  input cfg_link_training_enable;
  output cfg_ext_read_received;
  output cfg_ext_write_received;
  output [9:0]cfg_ext_register_number;
  output [7:0]cfg_ext_function_number;
  output [31:0]cfg_ext_write_data;
  output [3:0]cfg_ext_write_byte_enable;
  input [31:0]cfg_ext_read_data;
  input cfg_ext_read_data_valid;
  input [3:0]cfg_interrupt_int;
  input [3:0]cfg_interrupt_pending;
  output cfg_interrupt_sent;
  output [3:0]cfg_interrupt_msi_enable;
  output [7:0]cfg_interrupt_msi_vf_enable;
  output [11:0]cfg_interrupt_msi_mmenable;
  output cfg_interrupt_msi_mask_update;
  output [31:0]cfg_interrupt_msi_data;
  input [3:0]cfg_interrupt_msi_select;
  input [31:0]cfg_interrupt_msi_int;
  input [31:0]cfg_interrupt_msi_pending_status;
  input cfg_interrupt_msi_pending_status_data_enable;
  input [3:0]cfg_interrupt_msi_pending_status_function_num;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_msi_fail;
  output [3:0]cfg_interrupt_msix_enable;
  output [3:0]cfg_interrupt_msix_mask;
  output [7:0]cfg_interrupt_msix_vf_enable;
  output [7:0]cfg_interrupt_msix_vf_mask;
  input [31:0]cfg_interrupt_msix_data;
  input [63:0]cfg_interrupt_msix_address;
  input cfg_interrupt_msix_int;
  output cfg_interrupt_msix_sent;
  output cfg_interrupt_msix_fail;
  input [2:0]cfg_interrupt_msi_attr;
  input cfg_interrupt_msi_tph_present;
  input [1:0]cfg_interrupt_msi_tph_type;
  input [8:0]cfg_interrupt_msi_tph_st_tag;
  input [3:0]cfg_interrupt_msi_function_number;
  output cfg_hot_reset_out;
  input cfg_config_space_enable;
  input cfg_req_pm_transition_l23_ready;
  input cfg_hot_reset_in;
  input [7:0]cfg_ds_port_number;
  input [7:0]cfg_ds_bus_number;
  input [4:0]cfg_ds_device_number;
  input [2:0]cfg_ds_function_number;
  input [15:0]cfg_subsys_vend_id;
  output drp_rdy;
  output [15:0]drp_do;
  input drp_clk;
  input drp_en;
  input drp_we;
  input [9:0]drp_addr;
  input [15:0]drp_di;
  input [4:0]user_tph_stt_address;
  input [3:0]user_tph_function_num;
  output [31:0]user_tph_stt_read_data;
  output user_tph_stt_read_data_valid;
  input user_tph_stt_read_enable;
  input sys_clk;
  input sys_clk_gt;
  input sys_reset;
  input [25:0]common_commands_in;
  input [83:0]pipe_rx_0_sigs;
  input [83:0]pipe_rx_1_sigs;
  input [83:0]pipe_rx_2_sigs;
  input [83:0]pipe_rx_3_sigs;
  input [83:0]pipe_rx_4_sigs;
  input [83:0]pipe_rx_5_sigs;
  input [83:0]pipe_rx_6_sigs;
  input [83:0]pipe_rx_7_sigs;
  output [25:0]common_commands_out;
  output [83:0]pipe_tx_0_sigs;
  output [83:0]pipe_tx_1_sigs;
  output [83:0]pipe_tx_2_sigs;
  output [83:0]pipe_tx_3_sigs;
  output [83:0]pipe_tx_4_sigs;
  output [83:0]pipe_tx_5_sigs;
  output [83:0]pipe_tx_6_sigs;
  output [83:0]pipe_tx_7_sigs;
  output [1:0]int_qpll1lock_out;
  output [1:0]int_qpll1outrefclk_out;
  output [1:0]int_qpll1outclk_out;
  output [1:0]ext_qpll1refclk;
  output [1:0]ext_qpll1pd;
  output [5:0]ext_qpll1rate;
  output [1:0]ext_qpll1reset;
  input [1:0]ext_qpll1lock_out;
  input [1:0]ext_qpll1outclk_out;
  input [1:0]ext_qpll1outrefclk_out;
  output ext_ch_gt_drpclk;
  input [71:0]ext_ch_gt_drpaddr;
  input [7:0]ext_ch_gt_drpen;
  input [7:0]ext_ch_gt_drpwe;
  input [127:0]ext_ch_gt_drpdi;
  output [7:0]ext_ch_gt_drprdy;
  output [127:0]ext_ch_gt_drpdo;
  input [7:0]gt_pcieuserratedone;
  input [23:0]gt_loopback;
  input [7:0]gt_txprbsforceerr;
  input [7:0]gt_txinhibit;
  input [31:0]gt_txprbssel;
  input [31:0]gt_rxprbssel;
  input [7:0]gt_rxprbscntreset;
  output [7:0]gt_txelecidle;
  output [7:0]gt_txresetdone;
  output [7:0]gt_rxresetdone;
  output [7:0]gt_rxpmaresetdone;
  output [7:0]gt_txphaligndone;
  output [7:0]gt_txphinitdone;
  output [7:0]gt_txdlysresetdone;
  output [7:0]gt_rxphaligndone;
  output [7:0]gt_rxdlysresetdone;
  output [7:0]gt_rxsyncdone;
  output [7:0]gt_eyescandataerror;
  output [7:0]gt_rxprbserr;
  output [135:0]gt_dmonitorout;
  input [7:0]gt_dmonfiforeset;
  input [7:0]gt_dmonitorclk;
  output [7:0]gt_rxcommadet;
  output [7:0]gt_phystatus;
  output [7:0]gt_rxvalid;
  output [7:0]gt_rxcdrlock;
  output [7:0]gt_pcierateidle;
  output [7:0]gt_pcieuserratestart;
  output [7:0]gt_gtpowergood;
  output [7:0]gt_cplllock;
  output [7:0]gt_rxoutclk;
  output [7:0]gt_rxrecclkout;
  output [1:0]gt_qpll1lock;
  output [23:0]gt_rxstatus;
  output [23:0]gt_rxbufstatus;
  output [8:0]gt_bufgtdiv;
  output [15:0]phy_txeq_ctrl;
  output [31:0]phy_txeq_preset;
  output [3:0]phy_rst_fsm;
  output [23:0]phy_txeq_fsm;
  output [23:0]phy_rxeq_fsm;
  output phy_rst_idle;
  output phy_rrst_n;
  output phy_prst_n;
  input free_run_clock;
  input [23:0]bufgtce_out;
  input [23:0]bufgtcemask_out;
  input [71:0]bufgtdiv_out;
  input [23:0]bufgtreset_out;
  input [23:0]bufgtrstmask_out;
  input [7:0]cplllock_out;
  input [135:0]dmonitorout_out;
  input [127:0]drpdo_out;
  input [7:0]drprdy_out;
  input [7:0]eyescandataerror_out;
  input [7:0]gthtxn_out;
  input [7:0]gthtxp_out;
  input [7:0]gtpowergood_out;
  input [7:0]pcierategen3_out;
  input [7:0]pcierateidle_out;
  input [15:0]pcierateqpllpd_out;
  input [15:0]pcierateqpllreset_out;
  input [7:0]pciesynctxsyncdone_out;
  input [7:0]pcieusergen3rdy_out;
  input [7:0]pcieuserphystatusrst_out;
  input [7:0]pcieuserratestart_out;
  input [95:0]pcsrsvdout_out;
  input [7:0]phystatus_out;
  input [23:0]rxbufstatus_out;
  input [7:0]rxbyteisaligned_out;
  input [7:0]rxbyterealign_out;
  input [7:0]rxcdrlock_out;
  input [15:0]rxclkcorcnt_out;
  input [7:0]rxcommadet_out;
  input [127:0]rxctrl0_out;
  input [127:0]rxctrl1_out;
  input [63:0]rxctrl2_out;
  input [63:0]rxctrl3_out;
  input [1023:0]rxdata_out;
  output [7:0]rxdfeagchold_in;
  output [7:0]rxdfecfokhold_in;
  output [7:0]rxdfelfhold_in;
  output [7:0]rxdfekhhold_in;
  output [7:0]rxdfetap2hold_in;
  output [7:0]rxdfetap3hold_in;
  output [7:0]rxdfetap4hold_in;
  output [7:0]rxdfetap5hold_in;
  output [7:0]rxdfetap6hold_in;
  output [7:0]rxdfetap7hold_in;
  output [7:0]rxdfetap8hold_in;
  output [7:0]rxdfetap9hold_in;
  output [7:0]rxdfetap10hold_in;
  output [7:0]rxdfetap11hold_in;
  output [7:0]rxdfetap12hold_in;
  output [7:0]rxdfetap13hold_in;
  output [7:0]rxdfetap14hold_in;
  output [7:0]rxdfetap15hold_in;
  output [7:0]rxdfeuthold_in;
  output [7:0]rxdfevphold_in;
  output [7:0]rxoshold_in;
  output [7:0]rxlpmgchold_in;
  output [7:0]rxlpmhfhold_in;
  output [7:0]rxlpmlfhold_in;
  output [7:0]rxlpmoshold_in;
  input [7:0]rxdlysresetdone_out;
  input [7:0]rxelecidle_out;
  input [7:0]rxoutclk_out;
  input [7:0]rxphaligndone_out;
  input [7:0]rxpmaresetdone_out;
  input [7:0]rxprbserr_out;
  input [7:0]rxprbslocked_out;
  input [7:0]rxprgdivresetdone_out;
  input [7:0]rxratedone_out;
  input [7:0]rxresetdone_out;
  input [23:0]rxstatus_out;
  input [7:0]rxsyncdone_out;
  input [7:0]rxvalid_out;
  input [7:0]txdlysresetdone_out;
  input [7:0]txoutclk_out;
  input [7:0]txphaligndone_out;
  input [7:0]txphinitdone_out;
  input [7:0]txpmaresetdone_out;
  input [7:0]txprgdivresetdone_out;
  input [7:0]txresetdone_out;
  input [7:0]txsyncout_out;
  input [7:0]txsyncdone_out;
  output [7:0]cpllpd_in;
  output [7:0]cpllreset_in;
  output [7:0]dmonfiforeset_in;
  output [7:0]dmonitorclk_in;
  output [7:0]drpclk_in;
  output [71:0]drpaddr_in;
  output [127:0]drpdi_in;
  output [7:0]drpen_in;
  output [7:0]drpwe_in;
  output [7:0]eyescanreset_in;
  output [7:0]gthrxn_in;
  output [7:0]gthrxp_in;
  output [7:0]gtrefclk0_in;
  output [7:0]gtrxreset_in;
  output [7:0]gttxreset_in;
  output gtwiz_reset_rx_done_in;
  output gtwiz_reset_tx_done_in;
  output gtwiz_userclk_rx_active_in;
  output gtwiz_userclk_tx_active_in;
  output gtwiz_userclk_tx_reset_in;
  output [23:0]loopback_in;
  output [7:0]pcieeqrxeqadaptdone_in;
  output [7:0]pcierstidle_in;
  output [7:0]pciersttxsyncstart_in;
  output [7:0]pcieuserratedone_in;
  output [127:0]pcsrsvdin_in;
  output [7:0]rx8b10ben_in;
  output [7:0]rxbufreset_in;
  output [7:0]rxcdrhold_in;
  output [7:0]rxcommadeten_in;
  output [7:0]rxlpmen_in;
  output [7:0]rxmcommaalignen_in;
  output [7:0]rxpcommaalignen_in;
  output [15:0]rxpd_in;
  output [7:0]rxpolarity_in;
  output [7:0]rxprbscntreset_in;
  output [31:0]rxprbssel_in;
  output [7:0]rxprogdivreset_in;
  output [23:0]rxrate_in;
  output [7:0]rxratemode_in;
  output [7:0]rxslide_in;
  output [7:0]rxuserrdy_in;
  output [7:0]rxusrclk2_in;
  output [7:0]rxusrclk_in;
  output [7:0]tx8b10ben_in;
  output [127:0]txctrl0_in;
  output [127:0]txctrl1_in;
  output [63:0]txctrl2_in;
  output [1023:0]txdata_in;
  output [7:0]txdeemph_in;
  output [7:0]txdetectrx_in;
  output [31:0]txdiffctrl_in;
  output [7:0]txdlybypass_in;
  output [7:0]txdlyen_in;
  output [7:0]txdlyhold_in;
  output [7:0]txdlyovrden_in;
  output [7:0]txdlysreset_in;
  output [7:0]txdlyupdown_in;
  output [7:0]txelecidle_in;
  output [7:0]txinhibit_in;
  output [55:0]txmaincursor_in;
  output [23:0]txmargin_in;
  output [23:0]txoutclksel_in;
  output [15:0]txpd_in;
  output [7:0]txphalign_in;
  output [7:0]txphalignen_in;
  output [7:0]txphdlypd_in;
  output [7:0]txphdlyreset_in;
  output [7:0]txphdlytstclk_in;
  output [7:0]txphinit_in;
  output [7:0]txphovrden_in;
  output [39:0]txpostcursor_in;
  output [7:0]txprbsforceerr_in;
  output [31:0]txprbssel_in;
  output [39:0]txprecursor_in;
  output [7:0]txprogdivreset_in;
  output [23:0]txrate_in;
  output [7:0]txswing_in;
  output [7:0]txsyncallin_in;
  output [7:0]txsyncin_in;
  output [7:0]txsyncmode_in;
  output [7:0]txuserrdy_in;
  output [7:0]txusrclk2_in;
  output [7:0]txusrclk_in;
  output [7:0]qpll0clk_in;
  output [7:0]qpll0refclk_in;
  output [7:0]qpll1clk_in;
  output [7:0]qpll1refclk_in;
  output [1:0]gtrefclk01_in;
  output [1:0]qpll1pd_in;
  output [1:0]qpll1reset_in;
  output [9:0]qpllrsvd2_in;
  output [9:0]qpllrsvd3_in;
  input [1:0]qpll1lock_out;
  input [1:0]qpll1outclk_out;
  input [1:0]qpll1outrefclk_out;
  input [1:0]conf_req_type;
  input [3:0]conf_req_reg_num;
  input [31:0]conf_req_data;
  input conf_req_valid;
  output conf_req_ready;
  output [31:0]conf_resp_rdata;
  output conf_resp_valid;
  output mcap_design_switch;
  input mcap_eos_in;
  output startup_cfgclk;
  output startup_cfgmclk;
  output [3:0]startup_di;
  output startup_eos;
  output startup_preq;
  input [3:0]startup_do;
  input [3:0]startup_dts;
  input startup_fcsbo;
  input startup_fcsbts;
  input startup_gsr;
  input startup_gts;
  input startup_keyclearb;
  input startup_pack;
  input startup_usrcclko;
  input startup_usrcclkts;
  input startup_usrdoneo;
  input startup_usrdonets;
  output cap_req;
  input cap_gnt;
  input cap_rel;
  input pl_eq_reset_eieos_count;
  input pl_gen2_upstream_prefer_deemph;
  output pl_eq_in_progress;
  output [1:0]pl_eq_phase;
  input pcie_perstn1_in;
  output pcie_perstn0_out;
  output pcie_perstn1_out;
  output phy_rdy_out;

  wire \<const0> ;
  wire bufg_gt_sysclk_n_0;
  wire cfg_config_space_enable;
  wire [2:0]cfg_current_speed;
  wire [3:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire cfg_ext_read_data_valid_dummy;
  wire cfg_ext_read_data_valid_dummy_i_1_n_0;
  wire cfg_ext_read_data_valid_dummy_i_2_n_0;
  wire cfg_ext_read_data_valid_dummy_i_3_n_0;
  wire cfg_ext_read_data_valid_dummy_i_4_n_0;
  wire cfg_ext_read_data_valid_dummy_i_5_n_0;
  wire cfg_ext_read_received_d1;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [3:0]cfg_flr_done;
  wire [3:0]cfg_flr_in_process;
  wire [11:0]cfg_function_power_state;
  wire [15:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [3:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [3:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [11:0]cfg_interrupt_msi_mmenable;
  wire [31:0]cfg_interrupt_msi_pending_status;
  wire cfg_interrupt_msi_pending_status_data_enable;
  wire [3:0]cfg_interrupt_msi_pending_status_function_num;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [7:0]cfg_interrupt_msi_vf_enable;
  wire [3:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_local_error;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  (* MARK_DEBUG *) wire [5:0]cfg_ltssm_state_reg0;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [3:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [3:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [3:0]cfg_tph_requester_enable;
  wire [11:0]cfg_tph_st_mode;
  wire [7:0]cfg_vf_flr_done;
  wire [7:0]cfg_vf_flr_in_process;
  wire [23:0]cfg_vf_power_state;
  wire [15:0]cfg_vf_status;
  wire [7:0]cfg_vf_tph_requester_enable;
  wire [23:0]cfg_vf_tph_st_mode;
  wire core_clk;
  wire [63:0]m_axis_cq_tdata;
  wire [1:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [63:0]m_axis_rc_tdata;
  wire [1:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire mcap_clk;
  wire [19:0]p_2_in;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire pcie3_ultrascale_0_gt_top_i_n_167;
  wire pcie3_ultrascale_0_gt_top_i_n_168;
  wire pcie3_ultrascale_0_gt_top_i_n_169;
  wire pcie3_ultrascale_0_gt_top_i_n_170;
  wire pcie3_ultrascale_0_gt_top_i_n_171;
  wire pcie3_ultrascale_0_gt_top_i_n_172;
  wire pcie3_ultrascale_0_gt_top_i_n_173;
  wire pcie3_ultrascale_0_gt_top_i_n_174;
  wire pcie3_ultrascale_0_gt_top_i_n_375;
  wire pcie3_ultrascale_0_gt_top_i_n_376;
  wire pcie3_ultrascale_0_gt_top_i_n_377;
  wire pcie3_ultrascale_0_gt_top_i_n_378;
  wire pcie3_ultrascale_0_gt_top_i_n_379;
  wire pcie3_ultrascale_0_gt_top_i_n_380;
  wire pcie3_ultrascale_0_gt_top_i_n_381;
  wire pcie3_ultrascale_0_gt_top_i_n_382;
  wire pcie3_ultrascale_0_gt_top_i_n_383;
  wire pcie3_ultrascale_0_gt_top_i_n_384;
  wire pcie3_ultrascale_0_gt_top_i_n_385;
  wire pcie3_ultrascale_0_gt_top_i_n_386;
  wire pcie3_ultrascale_0_gt_top_i_n_387;
  wire pcie3_ultrascale_0_gt_top_i_n_388;
  wire pcie3_ultrascale_0_gt_top_i_n_389;
  wire pcie3_ultrascale_0_gt_top_i_n_390;
  wire pcie3_ultrascale_0_gt_top_i_n_391;
  wire pcie3_ultrascale_0_gt_top_i_n_392;
  wire pcie3_ultrascale_0_gt_top_i_n_393;
  wire pcie3_ultrascale_0_gt_top_i_n_394;
  wire pcie3_ultrascale_0_gt_top_i_n_395;
  wire pcie3_ultrascale_0_gt_top_i_n_396;
  wire pcie3_ultrascale_0_gt_top_i_n_397;
  wire pcie3_ultrascale_0_gt_top_i_n_398;
  wire pcie3_ultrascale_0_gt_top_i_n_399;
  wire pcie3_ultrascale_0_gt_top_i_n_400;
  wire pcie3_ultrascale_0_gt_top_i_n_401;
  wire pcie3_ultrascale_0_gt_top_i_n_402;
  wire pcie3_ultrascale_0_gt_top_i_n_403;
  wire pcie3_ultrascale_0_gt_top_i_n_404;
  wire pcie3_ultrascale_0_gt_top_i_n_405;
  wire pcie3_ultrascale_0_gt_top_i_n_406;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_0;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_2;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_254;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_255;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_260;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_261;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_262;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_263;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_264;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_265;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_266;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_267;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_268;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_269;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_270;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_271;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_272;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_273;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_6;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_738;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_739;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_740;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_741;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_742;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_743;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_744;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_745;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_746;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_747;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_748;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_749;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_750;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_751;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_752;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_753;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_754;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_755;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_756;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_757;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_758;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_759;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_760;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_761;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_762;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_763;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_764;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_765;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_766;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_767;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_768;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_769;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_82;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_83;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_84;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_85;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_86;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_87;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_88;
  wire pcie3_ultrascale_0_pcie3_uscale_top_inst_n_89;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire pcie_perstn0_out;
  wire pcie_perstn1_in;
  wire pcie_perstn1_out;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire [1:0]pcie_rq_tag_av;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire phy_prst_n;
  wire phy_rdy_out;
  wire phy_rrst_n;
  wire phy_rxcdrhold;
  wire pipe_clk;
  wire [15:0]pipe_rx_char_is_k;
  wire [239:0]pipe_rx_data;
  wire [7:0]pipe_rx_data_valid;
  wire [7:0]pipe_rx_elec_idle;
  wire [7:0]pipe_rx_eq_adapt_done;
  wire [47:0]pipe_rx_eq_lffs;
  wire [7:0]pipe_rx_eq_lffs_sel;
  wire [31:0]pipe_rx_eq_txpreset;
  wire [15:0]pipe_rx_eqcontrol;
  wire [7:0]pipe_rx_eqdone;
  wire [23:0]pipe_rx_eqpreset;
  wire [7:0]pipe_rx_polarity;
  wire [7:0]pipe_rx_start_block;
  wire [15:0]pipe_rx_syncheader;
  wire pipe_tx0_deemph;
  wire [2:0]pipe_tx0_margin;
  wire [1:0]pipe_tx0_powerdown;
  wire pipe_tx0_rcvr_det;
  wire pipe_tx0_swing;
  wire [15:0]pipe_tx_char_is_k;
  wire [7:0]pipe_tx_compliance;
  wire [7:0]pipe_tx_data_valid;
  wire [142:4]pipe_tx_eqcoeff;
  wire [47:0]pipe_tx_eqdeemph;
  wire [7:0]pipe_tx_eqdone;
  wire [1:0]pipe_tx_rate_o;
  wire [7:0]pipe_tx_start_block;
  wire [15:0]pipe_tx_syncheader;
  wire [239:0]pipe_txdata;
  wire [19:0]read_rcvd_watchDog_cnt;
  wire \read_rcvd_watchDog_cnt[19]_i_2_n_0 ;
  wire \read_rcvd_watchDog_cnt[19]_i_5_n_0 ;
  wire \read_rcvd_watchDog_cnt[19]_i_6_n_0 ;
  wire \read_rcvd_watchDog_cnt[19]_i_7_n_0 ;
  wire \read_rcvd_watchDog_cnt[19]_i_8_n_0 ;
  wire \read_rcvd_watchDog_cnt_reg[16]_i_1_n_0 ;
  wire \read_rcvd_watchDog_cnt_reg[16]_i_1_n_1 ;
  wire \read_rcvd_watchDog_cnt_reg[16]_i_1_n_2 ;
  wire \read_rcvd_watchDog_cnt_reg[16]_i_1_n_3 ;
  wire \read_rcvd_watchDog_cnt_reg[16]_i_1_n_4 ;
  wire \read_rcvd_watchDog_cnt_reg[16]_i_1_n_5 ;
  wire \read_rcvd_watchDog_cnt_reg[16]_i_1_n_6 ;
  wire \read_rcvd_watchDog_cnt_reg[16]_i_1_n_7 ;
  wire \read_rcvd_watchDog_cnt_reg[19]_i_3_n_6 ;
  wire \read_rcvd_watchDog_cnt_reg[19]_i_3_n_7 ;
  wire \read_rcvd_watchDog_cnt_reg[8]_i_1_n_0 ;
  wire \read_rcvd_watchDog_cnt_reg[8]_i_1_n_1 ;
  wire \read_rcvd_watchDog_cnt_reg[8]_i_1_n_2 ;
  wire \read_rcvd_watchDog_cnt_reg[8]_i_1_n_3 ;
  wire \read_rcvd_watchDog_cnt_reg[8]_i_1_n_4 ;
  wire \read_rcvd_watchDog_cnt_reg[8]_i_1_n_5 ;
  wire \read_rcvd_watchDog_cnt_reg[8]_i_1_n_6 ;
  wire \read_rcvd_watchDog_cnt_reg[8]_i_1_n_7 ;
  wire [63:0]s_axis_cc_tdata;
  wire [1:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [63:0]s_axis_rq_tdata;
  wire [1:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire sync_sc_ce;
  wire sync_sc_clr;
  wire sys_clk;
  wire sys_clk_gt;
  wire sys_reset;
  wire [55:1]txeq_maincursor;
  wire [39:1]txeq_postcursor_o;
  wire [39:1]txeq_precursor_o;
  wire user_clk;
  wire user_lnk_up;
  wire user_lnk_up_cdc_o;
  wire user_lnk_up_int;
  wire user_reset;
  wire user_reset_cdc_o;
  wire user_reset_int;
  wire [7:2]\NLW_read_rcvd_watchDog_cnt_reg[19]_i_3_CO_UNCONNECTED ;
  wire [7:3]\NLW_read_rcvd_watchDog_cnt_reg[19]_i_3_O_UNCONNECTED ;

  assign cap_req = \<const0> ;
  assign cfg_ext_function_number[7] = \<const0> ;
  assign cfg_ext_function_number[6] = \<const0> ;
  assign cfg_ext_function_number[5] = \<const0> ;
  assign cfg_ext_function_number[4] = \<const0> ;
  assign cfg_ext_function_number[3] = \<const0> ;
  assign cfg_ext_function_number[2] = \<const0> ;
  assign cfg_ext_function_number[1] = \<const0> ;
  assign cfg_ext_function_number[0] = \<const0> ;
  assign cfg_ext_read_received = \<const0> ;
  assign cfg_ext_register_number[9] = \<const0> ;
  assign cfg_ext_register_number[8] = \<const0> ;
  assign cfg_ext_register_number[7] = \<const0> ;
  assign cfg_ext_register_number[6] = \<const0> ;
  assign cfg_ext_register_number[5] = \<const0> ;
  assign cfg_ext_register_number[4] = \<const0> ;
  assign cfg_ext_register_number[3] = \<const0> ;
  assign cfg_ext_register_number[2] = \<const0> ;
  assign cfg_ext_register_number[1] = \<const0> ;
  assign cfg_ext_register_number[0] = \<const0> ;
  assign cfg_ext_write_byte_enable[3] = \<const0> ;
  assign cfg_ext_write_byte_enable[2] = \<const0> ;
  assign cfg_ext_write_byte_enable[1] = \<const0> ;
  assign cfg_ext_write_byte_enable[0] = \<const0> ;
  assign cfg_ext_write_data[31] = \<const0> ;
  assign cfg_ext_write_data[30] = \<const0> ;
  assign cfg_ext_write_data[29] = \<const0> ;
  assign cfg_ext_write_data[28] = \<const0> ;
  assign cfg_ext_write_data[27] = \<const0> ;
  assign cfg_ext_write_data[26] = \<const0> ;
  assign cfg_ext_write_data[25] = \<const0> ;
  assign cfg_ext_write_data[24] = \<const0> ;
  assign cfg_ext_write_data[23] = \<const0> ;
  assign cfg_ext_write_data[22] = \<const0> ;
  assign cfg_ext_write_data[21] = \<const0> ;
  assign cfg_ext_write_data[20] = \<const0> ;
  assign cfg_ext_write_data[19] = \<const0> ;
  assign cfg_ext_write_data[18] = \<const0> ;
  assign cfg_ext_write_data[17] = \<const0> ;
  assign cfg_ext_write_data[16] = \<const0> ;
  assign cfg_ext_write_data[15] = \<const0> ;
  assign cfg_ext_write_data[14] = \<const0> ;
  assign cfg_ext_write_data[13] = \<const0> ;
  assign cfg_ext_write_data[12] = \<const0> ;
  assign cfg_ext_write_data[11] = \<const0> ;
  assign cfg_ext_write_data[10] = \<const0> ;
  assign cfg_ext_write_data[9] = \<const0> ;
  assign cfg_ext_write_data[8] = \<const0> ;
  assign cfg_ext_write_data[7] = \<const0> ;
  assign cfg_ext_write_data[6] = \<const0> ;
  assign cfg_ext_write_data[5] = \<const0> ;
  assign cfg_ext_write_data[4] = \<const0> ;
  assign cfg_ext_write_data[3] = \<const0> ;
  assign cfg_ext_write_data[2] = \<const0> ;
  assign cfg_ext_write_data[1] = \<const0> ;
  assign cfg_ext_write_data[0] = \<const0> ;
  assign cfg_ext_write_received = \<const0> ;
  assign cfg_interrupt_msix_enable[3] = \<const0> ;
  assign cfg_interrupt_msix_enable[2] = \<const0> ;
  assign cfg_interrupt_msix_enable[1] = \<const0> ;
  assign cfg_interrupt_msix_enable[0] = \<const0> ;
  assign cfg_interrupt_msix_fail = \<const0> ;
  assign cfg_interrupt_msix_mask[3] = \<const0> ;
  assign cfg_interrupt_msix_mask[2] = \<const0> ;
  assign cfg_interrupt_msix_mask[1] = \<const0> ;
  assign cfg_interrupt_msix_mask[0] = \<const0> ;
  assign cfg_interrupt_msix_sent = \<const0> ;
  assign cfg_interrupt_msix_vf_enable[7] = \<const0> ;
  assign cfg_interrupt_msix_vf_enable[6] = \<const0> ;
  assign cfg_interrupt_msix_vf_enable[5] = \<const0> ;
  assign cfg_interrupt_msix_vf_enable[4] = \<const0> ;
  assign cfg_interrupt_msix_vf_enable[3] = \<const0> ;
  assign cfg_interrupt_msix_vf_enable[2] = \<const0> ;
  assign cfg_interrupt_msix_vf_enable[1] = \<const0> ;
  assign cfg_interrupt_msix_vf_enable[0] = \<const0> ;
  assign cfg_interrupt_msix_vf_mask[7] = \<const0> ;
  assign cfg_interrupt_msix_vf_mask[6] = \<const0> ;
  assign cfg_interrupt_msix_vf_mask[5] = \<const0> ;
  assign cfg_interrupt_msix_vf_mask[4] = \<const0> ;
  assign cfg_interrupt_msix_vf_mask[3] = \<const0> ;
  assign cfg_interrupt_msix_vf_mask[2] = \<const0> ;
  assign cfg_interrupt_msix_vf_mask[1] = \<const0> ;
  assign cfg_interrupt_msix_vf_mask[0] = \<const0> ;
  assign common_commands_out[25] = \<const0> ;
  assign common_commands_out[24] = \<const0> ;
  assign common_commands_out[23] = \<const0> ;
  assign common_commands_out[22] = \<const0> ;
  assign common_commands_out[21] = \<const0> ;
  assign common_commands_out[20] = \<const0> ;
  assign common_commands_out[19] = \<const0> ;
  assign common_commands_out[18] = \<const0> ;
  assign common_commands_out[17] = \<const0> ;
  assign common_commands_out[16] = \<const0> ;
  assign common_commands_out[15] = \<const0> ;
  assign common_commands_out[14] = \<const0> ;
  assign common_commands_out[13] = \<const0> ;
  assign common_commands_out[12] = \<const0> ;
  assign common_commands_out[11] = \<const0> ;
  assign common_commands_out[10] = \<const0> ;
  assign common_commands_out[9] = \<const0> ;
  assign common_commands_out[8] = \<const0> ;
  assign common_commands_out[7] = \<const0> ;
  assign common_commands_out[6] = \<const0> ;
  assign common_commands_out[5] = \<const0> ;
  assign common_commands_out[4] = \<const0> ;
  assign common_commands_out[3] = \<const0> ;
  assign common_commands_out[2] = \<const0> ;
  assign common_commands_out[1] = \<const0> ;
  assign common_commands_out[0] = \<const0> ;
  assign conf_req_ready = \<const0> ;
  assign conf_resp_rdata[31] = \<const0> ;
  assign conf_resp_rdata[30] = \<const0> ;
  assign conf_resp_rdata[29] = \<const0> ;
  assign conf_resp_rdata[28] = \<const0> ;
  assign conf_resp_rdata[27] = \<const0> ;
  assign conf_resp_rdata[26] = \<const0> ;
  assign conf_resp_rdata[25] = \<const0> ;
  assign conf_resp_rdata[24] = \<const0> ;
  assign conf_resp_rdata[23] = \<const0> ;
  assign conf_resp_rdata[22] = \<const0> ;
  assign conf_resp_rdata[21] = \<const0> ;
  assign conf_resp_rdata[20] = \<const0> ;
  assign conf_resp_rdata[19] = \<const0> ;
  assign conf_resp_rdata[18] = \<const0> ;
  assign conf_resp_rdata[17] = \<const0> ;
  assign conf_resp_rdata[16] = \<const0> ;
  assign conf_resp_rdata[15] = \<const0> ;
  assign conf_resp_rdata[14] = \<const0> ;
  assign conf_resp_rdata[13] = \<const0> ;
  assign conf_resp_rdata[12] = \<const0> ;
  assign conf_resp_rdata[11] = \<const0> ;
  assign conf_resp_rdata[10] = \<const0> ;
  assign conf_resp_rdata[9] = \<const0> ;
  assign conf_resp_rdata[8] = \<const0> ;
  assign conf_resp_rdata[7] = \<const0> ;
  assign conf_resp_rdata[6] = \<const0> ;
  assign conf_resp_rdata[5] = \<const0> ;
  assign conf_resp_rdata[4] = \<const0> ;
  assign conf_resp_rdata[3] = \<const0> ;
  assign conf_resp_rdata[2] = \<const0> ;
  assign conf_resp_rdata[1] = \<const0> ;
  assign conf_resp_rdata[0] = \<const0> ;
  assign conf_resp_valid = \<const0> ;
  assign cpllpd_in[7] = \<const0> ;
  assign cpllpd_in[6] = \<const0> ;
  assign cpllpd_in[5] = \<const0> ;
  assign cpllpd_in[4] = \<const0> ;
  assign cpllpd_in[3] = \<const0> ;
  assign cpllpd_in[2] = \<const0> ;
  assign cpllpd_in[1] = \<const0> ;
  assign cpllpd_in[0] = \<const0> ;
  assign cpllreset_in[7] = \<const0> ;
  assign cpllreset_in[6] = \<const0> ;
  assign cpllreset_in[5] = \<const0> ;
  assign cpllreset_in[4] = \<const0> ;
  assign cpllreset_in[3] = \<const0> ;
  assign cpllreset_in[2] = \<const0> ;
  assign cpllreset_in[1] = \<const0> ;
  assign cpllreset_in[0] = \<const0> ;
  assign dmonfiforeset_in[7] = \<const0> ;
  assign dmonfiforeset_in[6] = \<const0> ;
  assign dmonfiforeset_in[5] = \<const0> ;
  assign dmonfiforeset_in[4] = \<const0> ;
  assign dmonfiforeset_in[3] = \<const0> ;
  assign dmonfiforeset_in[2] = \<const0> ;
  assign dmonfiforeset_in[1] = \<const0> ;
  assign dmonfiforeset_in[0] = \<const0> ;
  assign dmonitorclk_in[7] = \<const0> ;
  assign dmonitorclk_in[6] = \<const0> ;
  assign dmonitorclk_in[5] = \<const0> ;
  assign dmonitorclk_in[4] = \<const0> ;
  assign dmonitorclk_in[3] = \<const0> ;
  assign dmonitorclk_in[2] = \<const0> ;
  assign dmonitorclk_in[1] = \<const0> ;
  assign dmonitorclk_in[0] = \<const0> ;
  assign drp_do[15] = \<const0> ;
  assign drp_do[14] = \<const0> ;
  assign drp_do[13] = \<const0> ;
  assign drp_do[12] = \<const0> ;
  assign drp_do[11] = \<const0> ;
  assign drp_do[10] = \<const0> ;
  assign drp_do[9] = \<const0> ;
  assign drp_do[8] = \<const0> ;
  assign drp_do[7] = \<const0> ;
  assign drp_do[6] = \<const0> ;
  assign drp_do[5] = \<const0> ;
  assign drp_do[4] = \<const0> ;
  assign drp_do[3] = \<const0> ;
  assign drp_do[2] = \<const0> ;
  assign drp_do[1] = \<const0> ;
  assign drp_do[0] = \<const0> ;
  assign drp_rdy = \<const0> ;
  assign drpaddr_in[71] = \<const0> ;
  assign drpaddr_in[70] = \<const0> ;
  assign drpaddr_in[69] = \<const0> ;
  assign drpaddr_in[68] = \<const0> ;
  assign drpaddr_in[67] = \<const0> ;
  assign drpaddr_in[66] = \<const0> ;
  assign drpaddr_in[65] = \<const0> ;
  assign drpaddr_in[64] = \<const0> ;
  assign drpaddr_in[63] = \<const0> ;
  assign drpaddr_in[62] = \<const0> ;
  assign drpaddr_in[61] = \<const0> ;
  assign drpaddr_in[60] = \<const0> ;
  assign drpaddr_in[59] = \<const0> ;
  assign drpaddr_in[58] = \<const0> ;
  assign drpaddr_in[57] = \<const0> ;
  assign drpaddr_in[56] = \<const0> ;
  assign drpaddr_in[55] = \<const0> ;
  assign drpaddr_in[54] = \<const0> ;
  assign drpaddr_in[53] = \<const0> ;
  assign drpaddr_in[52] = \<const0> ;
  assign drpaddr_in[51] = \<const0> ;
  assign drpaddr_in[50] = \<const0> ;
  assign drpaddr_in[49] = \<const0> ;
  assign drpaddr_in[48] = \<const0> ;
  assign drpaddr_in[47] = \<const0> ;
  assign drpaddr_in[46] = \<const0> ;
  assign drpaddr_in[45] = \<const0> ;
  assign drpaddr_in[44] = \<const0> ;
  assign drpaddr_in[43] = \<const0> ;
  assign drpaddr_in[42] = \<const0> ;
  assign drpaddr_in[41] = \<const0> ;
  assign drpaddr_in[40] = \<const0> ;
  assign drpaddr_in[39] = \<const0> ;
  assign drpaddr_in[38] = \<const0> ;
  assign drpaddr_in[37] = \<const0> ;
  assign drpaddr_in[36] = \<const0> ;
  assign drpaddr_in[35] = \<const0> ;
  assign drpaddr_in[34] = \<const0> ;
  assign drpaddr_in[33] = \<const0> ;
  assign drpaddr_in[32] = \<const0> ;
  assign drpaddr_in[31] = \<const0> ;
  assign drpaddr_in[30] = \<const0> ;
  assign drpaddr_in[29] = \<const0> ;
  assign drpaddr_in[28] = \<const0> ;
  assign drpaddr_in[27] = \<const0> ;
  assign drpaddr_in[26] = \<const0> ;
  assign drpaddr_in[25] = \<const0> ;
  assign drpaddr_in[24] = \<const0> ;
  assign drpaddr_in[23] = \<const0> ;
  assign drpaddr_in[22] = \<const0> ;
  assign drpaddr_in[21] = \<const0> ;
  assign drpaddr_in[20] = \<const0> ;
  assign drpaddr_in[19] = \<const0> ;
  assign drpaddr_in[18] = \<const0> ;
  assign drpaddr_in[17] = \<const0> ;
  assign drpaddr_in[16] = \<const0> ;
  assign drpaddr_in[15] = \<const0> ;
  assign drpaddr_in[14] = \<const0> ;
  assign drpaddr_in[13] = \<const0> ;
  assign drpaddr_in[12] = \<const0> ;
  assign drpaddr_in[11] = \<const0> ;
  assign drpaddr_in[10] = \<const0> ;
  assign drpaddr_in[9] = \<const0> ;
  assign drpaddr_in[8] = \<const0> ;
  assign drpaddr_in[7] = \<const0> ;
  assign drpaddr_in[6] = \<const0> ;
  assign drpaddr_in[5] = \<const0> ;
  assign drpaddr_in[4] = \<const0> ;
  assign drpaddr_in[3] = \<const0> ;
  assign drpaddr_in[2] = \<const0> ;
  assign drpaddr_in[1] = \<const0> ;
  assign drpaddr_in[0] = \<const0> ;
  assign drpclk_in[7] = \<const0> ;
  assign drpclk_in[6] = \<const0> ;
  assign drpclk_in[5] = \<const0> ;
  assign drpclk_in[4] = \<const0> ;
  assign drpclk_in[3] = \<const0> ;
  assign drpclk_in[2] = \<const0> ;
  assign drpclk_in[1] = \<const0> ;
  assign drpclk_in[0] = \<const0> ;
  assign drpdi_in[127] = \<const0> ;
  assign drpdi_in[126] = \<const0> ;
  assign drpdi_in[125] = \<const0> ;
  assign drpdi_in[124] = \<const0> ;
  assign drpdi_in[123] = \<const0> ;
  assign drpdi_in[122] = \<const0> ;
  assign drpdi_in[121] = \<const0> ;
  assign drpdi_in[120] = \<const0> ;
  assign drpdi_in[119] = \<const0> ;
  assign drpdi_in[118] = \<const0> ;
  assign drpdi_in[117] = \<const0> ;
  assign drpdi_in[116] = \<const0> ;
  assign drpdi_in[115] = \<const0> ;
  assign drpdi_in[114] = \<const0> ;
  assign drpdi_in[113] = \<const0> ;
  assign drpdi_in[112] = \<const0> ;
  assign drpdi_in[111] = \<const0> ;
  assign drpdi_in[110] = \<const0> ;
  assign drpdi_in[109] = \<const0> ;
  assign drpdi_in[108] = \<const0> ;
  assign drpdi_in[107] = \<const0> ;
  assign drpdi_in[106] = \<const0> ;
  assign drpdi_in[105] = \<const0> ;
  assign drpdi_in[104] = \<const0> ;
  assign drpdi_in[103] = \<const0> ;
  assign drpdi_in[102] = \<const0> ;
  assign drpdi_in[101] = \<const0> ;
  assign drpdi_in[100] = \<const0> ;
  assign drpdi_in[99] = \<const0> ;
  assign drpdi_in[98] = \<const0> ;
  assign drpdi_in[97] = \<const0> ;
  assign drpdi_in[96] = \<const0> ;
  assign drpdi_in[95] = \<const0> ;
  assign drpdi_in[94] = \<const0> ;
  assign drpdi_in[93] = \<const0> ;
  assign drpdi_in[92] = \<const0> ;
  assign drpdi_in[91] = \<const0> ;
  assign drpdi_in[90] = \<const0> ;
  assign drpdi_in[89] = \<const0> ;
  assign drpdi_in[88] = \<const0> ;
  assign drpdi_in[87] = \<const0> ;
  assign drpdi_in[86] = \<const0> ;
  assign drpdi_in[85] = \<const0> ;
  assign drpdi_in[84] = \<const0> ;
  assign drpdi_in[83] = \<const0> ;
  assign drpdi_in[82] = \<const0> ;
  assign drpdi_in[81] = \<const0> ;
  assign drpdi_in[80] = \<const0> ;
  assign drpdi_in[79] = \<const0> ;
  assign drpdi_in[78] = \<const0> ;
  assign drpdi_in[77] = \<const0> ;
  assign drpdi_in[76] = \<const0> ;
  assign drpdi_in[75] = \<const0> ;
  assign drpdi_in[74] = \<const0> ;
  assign drpdi_in[73] = \<const0> ;
  assign drpdi_in[72] = \<const0> ;
  assign drpdi_in[71] = \<const0> ;
  assign drpdi_in[70] = \<const0> ;
  assign drpdi_in[69] = \<const0> ;
  assign drpdi_in[68] = \<const0> ;
  assign drpdi_in[67] = \<const0> ;
  assign drpdi_in[66] = \<const0> ;
  assign drpdi_in[65] = \<const0> ;
  assign drpdi_in[64] = \<const0> ;
  assign drpdi_in[63] = \<const0> ;
  assign drpdi_in[62] = \<const0> ;
  assign drpdi_in[61] = \<const0> ;
  assign drpdi_in[60] = \<const0> ;
  assign drpdi_in[59] = \<const0> ;
  assign drpdi_in[58] = \<const0> ;
  assign drpdi_in[57] = \<const0> ;
  assign drpdi_in[56] = \<const0> ;
  assign drpdi_in[55] = \<const0> ;
  assign drpdi_in[54] = \<const0> ;
  assign drpdi_in[53] = \<const0> ;
  assign drpdi_in[52] = \<const0> ;
  assign drpdi_in[51] = \<const0> ;
  assign drpdi_in[50] = \<const0> ;
  assign drpdi_in[49] = \<const0> ;
  assign drpdi_in[48] = \<const0> ;
  assign drpdi_in[47] = \<const0> ;
  assign drpdi_in[46] = \<const0> ;
  assign drpdi_in[45] = \<const0> ;
  assign drpdi_in[44] = \<const0> ;
  assign drpdi_in[43] = \<const0> ;
  assign drpdi_in[42] = \<const0> ;
  assign drpdi_in[41] = \<const0> ;
  assign drpdi_in[40] = \<const0> ;
  assign drpdi_in[39] = \<const0> ;
  assign drpdi_in[38] = \<const0> ;
  assign drpdi_in[37] = \<const0> ;
  assign drpdi_in[36] = \<const0> ;
  assign drpdi_in[35] = \<const0> ;
  assign drpdi_in[34] = \<const0> ;
  assign drpdi_in[33] = \<const0> ;
  assign drpdi_in[32] = \<const0> ;
  assign drpdi_in[31] = \<const0> ;
  assign drpdi_in[30] = \<const0> ;
  assign drpdi_in[29] = \<const0> ;
  assign drpdi_in[28] = \<const0> ;
  assign drpdi_in[27] = \<const0> ;
  assign drpdi_in[26] = \<const0> ;
  assign drpdi_in[25] = \<const0> ;
  assign drpdi_in[24] = \<const0> ;
  assign drpdi_in[23] = \<const0> ;
  assign drpdi_in[22] = \<const0> ;
  assign drpdi_in[21] = \<const0> ;
  assign drpdi_in[20] = \<const0> ;
  assign drpdi_in[19] = \<const0> ;
  assign drpdi_in[18] = \<const0> ;
  assign drpdi_in[17] = \<const0> ;
  assign drpdi_in[16] = \<const0> ;
  assign drpdi_in[15] = \<const0> ;
  assign drpdi_in[14] = \<const0> ;
  assign drpdi_in[13] = \<const0> ;
  assign drpdi_in[12] = \<const0> ;
  assign drpdi_in[11] = \<const0> ;
  assign drpdi_in[10] = \<const0> ;
  assign drpdi_in[9] = \<const0> ;
  assign drpdi_in[8] = \<const0> ;
  assign drpdi_in[7] = \<const0> ;
  assign drpdi_in[6] = \<const0> ;
  assign drpdi_in[5] = \<const0> ;
  assign drpdi_in[4] = \<const0> ;
  assign drpdi_in[3] = \<const0> ;
  assign drpdi_in[2] = \<const0> ;
  assign drpdi_in[1] = \<const0> ;
  assign drpdi_in[0] = \<const0> ;
  assign drpen_in[7] = \<const0> ;
  assign drpen_in[6] = \<const0> ;
  assign drpen_in[5] = \<const0> ;
  assign drpen_in[4] = \<const0> ;
  assign drpen_in[3] = \<const0> ;
  assign drpen_in[2] = \<const0> ;
  assign drpen_in[1] = \<const0> ;
  assign drpen_in[0] = \<const0> ;
  assign drpwe_in[7] = \<const0> ;
  assign drpwe_in[6] = \<const0> ;
  assign drpwe_in[5] = \<const0> ;
  assign drpwe_in[4] = \<const0> ;
  assign drpwe_in[3] = \<const0> ;
  assign drpwe_in[2] = \<const0> ;
  assign drpwe_in[1] = \<const0> ;
  assign drpwe_in[0] = \<const0> ;
  assign ext_ch_gt_drpclk = \<const0> ;
  assign ext_ch_gt_drpdo[127] = \<const0> ;
  assign ext_ch_gt_drpdo[126] = \<const0> ;
  assign ext_ch_gt_drpdo[125] = \<const0> ;
  assign ext_ch_gt_drpdo[124] = \<const0> ;
  assign ext_ch_gt_drpdo[123] = \<const0> ;
  assign ext_ch_gt_drpdo[122] = \<const0> ;
  assign ext_ch_gt_drpdo[121] = \<const0> ;
  assign ext_ch_gt_drpdo[120] = \<const0> ;
  assign ext_ch_gt_drpdo[119] = \<const0> ;
  assign ext_ch_gt_drpdo[118] = \<const0> ;
  assign ext_ch_gt_drpdo[117] = \<const0> ;
  assign ext_ch_gt_drpdo[116] = \<const0> ;
  assign ext_ch_gt_drpdo[115] = \<const0> ;
  assign ext_ch_gt_drpdo[114] = \<const0> ;
  assign ext_ch_gt_drpdo[113] = \<const0> ;
  assign ext_ch_gt_drpdo[112] = \<const0> ;
  assign ext_ch_gt_drpdo[111] = \<const0> ;
  assign ext_ch_gt_drpdo[110] = \<const0> ;
  assign ext_ch_gt_drpdo[109] = \<const0> ;
  assign ext_ch_gt_drpdo[108] = \<const0> ;
  assign ext_ch_gt_drpdo[107] = \<const0> ;
  assign ext_ch_gt_drpdo[106] = \<const0> ;
  assign ext_ch_gt_drpdo[105] = \<const0> ;
  assign ext_ch_gt_drpdo[104] = \<const0> ;
  assign ext_ch_gt_drpdo[103] = \<const0> ;
  assign ext_ch_gt_drpdo[102] = \<const0> ;
  assign ext_ch_gt_drpdo[101] = \<const0> ;
  assign ext_ch_gt_drpdo[100] = \<const0> ;
  assign ext_ch_gt_drpdo[99] = \<const0> ;
  assign ext_ch_gt_drpdo[98] = \<const0> ;
  assign ext_ch_gt_drpdo[97] = \<const0> ;
  assign ext_ch_gt_drpdo[96] = \<const0> ;
  assign ext_ch_gt_drpdo[95] = \<const0> ;
  assign ext_ch_gt_drpdo[94] = \<const0> ;
  assign ext_ch_gt_drpdo[93] = \<const0> ;
  assign ext_ch_gt_drpdo[92] = \<const0> ;
  assign ext_ch_gt_drpdo[91] = \<const0> ;
  assign ext_ch_gt_drpdo[90] = \<const0> ;
  assign ext_ch_gt_drpdo[89] = \<const0> ;
  assign ext_ch_gt_drpdo[88] = \<const0> ;
  assign ext_ch_gt_drpdo[87] = \<const0> ;
  assign ext_ch_gt_drpdo[86] = \<const0> ;
  assign ext_ch_gt_drpdo[85] = \<const0> ;
  assign ext_ch_gt_drpdo[84] = \<const0> ;
  assign ext_ch_gt_drpdo[83] = \<const0> ;
  assign ext_ch_gt_drpdo[82] = \<const0> ;
  assign ext_ch_gt_drpdo[81] = \<const0> ;
  assign ext_ch_gt_drpdo[80] = \<const0> ;
  assign ext_ch_gt_drpdo[79] = \<const0> ;
  assign ext_ch_gt_drpdo[78] = \<const0> ;
  assign ext_ch_gt_drpdo[77] = \<const0> ;
  assign ext_ch_gt_drpdo[76] = \<const0> ;
  assign ext_ch_gt_drpdo[75] = \<const0> ;
  assign ext_ch_gt_drpdo[74] = \<const0> ;
  assign ext_ch_gt_drpdo[73] = \<const0> ;
  assign ext_ch_gt_drpdo[72] = \<const0> ;
  assign ext_ch_gt_drpdo[71] = \<const0> ;
  assign ext_ch_gt_drpdo[70] = \<const0> ;
  assign ext_ch_gt_drpdo[69] = \<const0> ;
  assign ext_ch_gt_drpdo[68] = \<const0> ;
  assign ext_ch_gt_drpdo[67] = \<const0> ;
  assign ext_ch_gt_drpdo[66] = \<const0> ;
  assign ext_ch_gt_drpdo[65] = \<const0> ;
  assign ext_ch_gt_drpdo[64] = \<const0> ;
  assign ext_ch_gt_drpdo[63] = \<const0> ;
  assign ext_ch_gt_drpdo[62] = \<const0> ;
  assign ext_ch_gt_drpdo[61] = \<const0> ;
  assign ext_ch_gt_drpdo[60] = \<const0> ;
  assign ext_ch_gt_drpdo[59] = \<const0> ;
  assign ext_ch_gt_drpdo[58] = \<const0> ;
  assign ext_ch_gt_drpdo[57] = \<const0> ;
  assign ext_ch_gt_drpdo[56] = \<const0> ;
  assign ext_ch_gt_drpdo[55] = \<const0> ;
  assign ext_ch_gt_drpdo[54] = \<const0> ;
  assign ext_ch_gt_drpdo[53] = \<const0> ;
  assign ext_ch_gt_drpdo[52] = \<const0> ;
  assign ext_ch_gt_drpdo[51] = \<const0> ;
  assign ext_ch_gt_drpdo[50] = \<const0> ;
  assign ext_ch_gt_drpdo[49] = \<const0> ;
  assign ext_ch_gt_drpdo[48] = \<const0> ;
  assign ext_ch_gt_drpdo[47] = \<const0> ;
  assign ext_ch_gt_drpdo[46] = \<const0> ;
  assign ext_ch_gt_drpdo[45] = \<const0> ;
  assign ext_ch_gt_drpdo[44] = \<const0> ;
  assign ext_ch_gt_drpdo[43] = \<const0> ;
  assign ext_ch_gt_drpdo[42] = \<const0> ;
  assign ext_ch_gt_drpdo[41] = \<const0> ;
  assign ext_ch_gt_drpdo[40] = \<const0> ;
  assign ext_ch_gt_drpdo[39] = \<const0> ;
  assign ext_ch_gt_drpdo[38] = \<const0> ;
  assign ext_ch_gt_drpdo[37] = \<const0> ;
  assign ext_ch_gt_drpdo[36] = \<const0> ;
  assign ext_ch_gt_drpdo[35] = \<const0> ;
  assign ext_ch_gt_drpdo[34] = \<const0> ;
  assign ext_ch_gt_drpdo[33] = \<const0> ;
  assign ext_ch_gt_drpdo[32] = \<const0> ;
  assign ext_ch_gt_drpdo[31] = \<const0> ;
  assign ext_ch_gt_drpdo[30] = \<const0> ;
  assign ext_ch_gt_drpdo[29] = \<const0> ;
  assign ext_ch_gt_drpdo[28] = \<const0> ;
  assign ext_ch_gt_drpdo[27] = \<const0> ;
  assign ext_ch_gt_drpdo[26] = \<const0> ;
  assign ext_ch_gt_drpdo[25] = \<const0> ;
  assign ext_ch_gt_drpdo[24] = \<const0> ;
  assign ext_ch_gt_drpdo[23] = \<const0> ;
  assign ext_ch_gt_drpdo[22] = \<const0> ;
  assign ext_ch_gt_drpdo[21] = \<const0> ;
  assign ext_ch_gt_drpdo[20] = \<const0> ;
  assign ext_ch_gt_drpdo[19] = \<const0> ;
  assign ext_ch_gt_drpdo[18] = \<const0> ;
  assign ext_ch_gt_drpdo[17] = \<const0> ;
  assign ext_ch_gt_drpdo[16] = \<const0> ;
  assign ext_ch_gt_drpdo[15] = \<const0> ;
  assign ext_ch_gt_drpdo[14] = \<const0> ;
  assign ext_ch_gt_drpdo[13] = \<const0> ;
  assign ext_ch_gt_drpdo[12] = \<const0> ;
  assign ext_ch_gt_drpdo[11] = \<const0> ;
  assign ext_ch_gt_drpdo[10] = \<const0> ;
  assign ext_ch_gt_drpdo[9] = \<const0> ;
  assign ext_ch_gt_drpdo[8] = \<const0> ;
  assign ext_ch_gt_drpdo[7] = \<const0> ;
  assign ext_ch_gt_drpdo[6] = \<const0> ;
  assign ext_ch_gt_drpdo[5] = \<const0> ;
  assign ext_ch_gt_drpdo[4] = \<const0> ;
  assign ext_ch_gt_drpdo[3] = \<const0> ;
  assign ext_ch_gt_drpdo[2] = \<const0> ;
  assign ext_ch_gt_drpdo[1] = \<const0> ;
  assign ext_ch_gt_drpdo[0] = \<const0> ;
  assign ext_ch_gt_drprdy[7] = \<const0> ;
  assign ext_ch_gt_drprdy[6] = \<const0> ;
  assign ext_ch_gt_drprdy[5] = \<const0> ;
  assign ext_ch_gt_drprdy[4] = \<const0> ;
  assign ext_ch_gt_drprdy[3] = \<const0> ;
  assign ext_ch_gt_drprdy[2] = \<const0> ;
  assign ext_ch_gt_drprdy[1] = \<const0> ;
  assign ext_ch_gt_drprdy[0] = \<const0> ;
  assign ext_qpll1pd[1] = \<const0> ;
  assign ext_qpll1pd[0] = \<const0> ;
  assign ext_qpll1rate[5] = \<const0> ;
  assign ext_qpll1rate[4] = \<const0> ;
  assign ext_qpll1rate[3] = \<const0> ;
  assign ext_qpll1rate[2] = \<const0> ;
  assign ext_qpll1rate[1] = \<const0> ;
  assign ext_qpll1rate[0] = \<const0> ;
  assign ext_qpll1refclk[1] = \<const0> ;
  assign ext_qpll1refclk[0] = \<const0> ;
  assign ext_qpll1reset[1] = \<const0> ;
  assign ext_qpll1reset[0] = \<const0> ;
  assign eyescanreset_in[7] = \<const0> ;
  assign eyescanreset_in[6] = \<const0> ;
  assign eyescanreset_in[5] = \<const0> ;
  assign eyescanreset_in[4] = \<const0> ;
  assign eyescanreset_in[3] = \<const0> ;
  assign eyescanreset_in[2] = \<const0> ;
  assign eyescanreset_in[1] = \<const0> ;
  assign eyescanreset_in[0] = \<const0> ;
  assign gt_bufgtdiv[8] = \<const0> ;
  assign gt_bufgtdiv[7] = \<const0> ;
  assign gt_bufgtdiv[6] = \<const0> ;
  assign gt_bufgtdiv[5] = \<const0> ;
  assign gt_bufgtdiv[4] = \<const0> ;
  assign gt_bufgtdiv[3] = \<const0> ;
  assign gt_bufgtdiv[2] = \<const0> ;
  assign gt_bufgtdiv[1] = \<const0> ;
  assign gt_bufgtdiv[0] = \<const0> ;
  assign gt_cplllock[7] = \<const0> ;
  assign gt_cplllock[6] = \<const0> ;
  assign gt_cplllock[5] = \<const0> ;
  assign gt_cplllock[4] = \<const0> ;
  assign gt_cplllock[3] = \<const0> ;
  assign gt_cplllock[2] = \<const0> ;
  assign gt_cplllock[1] = \<const0> ;
  assign gt_cplllock[0] = \<const0> ;
  assign gt_dmonitorout[135] = \<const0> ;
  assign gt_dmonitorout[134] = \<const0> ;
  assign gt_dmonitorout[133] = \<const0> ;
  assign gt_dmonitorout[132] = \<const0> ;
  assign gt_dmonitorout[131] = \<const0> ;
  assign gt_dmonitorout[130] = \<const0> ;
  assign gt_dmonitorout[129] = \<const0> ;
  assign gt_dmonitorout[128] = \<const0> ;
  assign gt_dmonitorout[127] = \<const0> ;
  assign gt_dmonitorout[126] = \<const0> ;
  assign gt_dmonitorout[125] = \<const0> ;
  assign gt_dmonitorout[124] = \<const0> ;
  assign gt_dmonitorout[123] = \<const0> ;
  assign gt_dmonitorout[122] = \<const0> ;
  assign gt_dmonitorout[121] = \<const0> ;
  assign gt_dmonitorout[120] = \<const0> ;
  assign gt_dmonitorout[119] = \<const0> ;
  assign gt_dmonitorout[118] = \<const0> ;
  assign gt_dmonitorout[117] = \<const0> ;
  assign gt_dmonitorout[116] = \<const0> ;
  assign gt_dmonitorout[115] = \<const0> ;
  assign gt_dmonitorout[114] = \<const0> ;
  assign gt_dmonitorout[113] = \<const0> ;
  assign gt_dmonitorout[112] = \<const0> ;
  assign gt_dmonitorout[111] = \<const0> ;
  assign gt_dmonitorout[110] = \<const0> ;
  assign gt_dmonitorout[109] = \<const0> ;
  assign gt_dmonitorout[108] = \<const0> ;
  assign gt_dmonitorout[107] = \<const0> ;
  assign gt_dmonitorout[106] = \<const0> ;
  assign gt_dmonitorout[105] = \<const0> ;
  assign gt_dmonitorout[104] = \<const0> ;
  assign gt_dmonitorout[103] = \<const0> ;
  assign gt_dmonitorout[102] = \<const0> ;
  assign gt_dmonitorout[101] = \<const0> ;
  assign gt_dmonitorout[100] = \<const0> ;
  assign gt_dmonitorout[99] = \<const0> ;
  assign gt_dmonitorout[98] = \<const0> ;
  assign gt_dmonitorout[97] = \<const0> ;
  assign gt_dmonitorout[96] = \<const0> ;
  assign gt_dmonitorout[95] = \<const0> ;
  assign gt_dmonitorout[94] = \<const0> ;
  assign gt_dmonitorout[93] = \<const0> ;
  assign gt_dmonitorout[92] = \<const0> ;
  assign gt_dmonitorout[91] = \<const0> ;
  assign gt_dmonitorout[90] = \<const0> ;
  assign gt_dmonitorout[89] = \<const0> ;
  assign gt_dmonitorout[88] = \<const0> ;
  assign gt_dmonitorout[87] = \<const0> ;
  assign gt_dmonitorout[86] = \<const0> ;
  assign gt_dmonitorout[85] = \<const0> ;
  assign gt_dmonitorout[84] = \<const0> ;
  assign gt_dmonitorout[83] = \<const0> ;
  assign gt_dmonitorout[82] = \<const0> ;
  assign gt_dmonitorout[81] = \<const0> ;
  assign gt_dmonitorout[80] = \<const0> ;
  assign gt_dmonitorout[79] = \<const0> ;
  assign gt_dmonitorout[78] = \<const0> ;
  assign gt_dmonitorout[77] = \<const0> ;
  assign gt_dmonitorout[76] = \<const0> ;
  assign gt_dmonitorout[75] = \<const0> ;
  assign gt_dmonitorout[74] = \<const0> ;
  assign gt_dmonitorout[73] = \<const0> ;
  assign gt_dmonitorout[72] = \<const0> ;
  assign gt_dmonitorout[71] = \<const0> ;
  assign gt_dmonitorout[70] = \<const0> ;
  assign gt_dmonitorout[69] = \<const0> ;
  assign gt_dmonitorout[68] = \<const0> ;
  assign gt_dmonitorout[67] = \<const0> ;
  assign gt_dmonitorout[66] = \<const0> ;
  assign gt_dmonitorout[65] = \<const0> ;
  assign gt_dmonitorout[64] = \<const0> ;
  assign gt_dmonitorout[63] = \<const0> ;
  assign gt_dmonitorout[62] = \<const0> ;
  assign gt_dmonitorout[61] = \<const0> ;
  assign gt_dmonitorout[60] = \<const0> ;
  assign gt_dmonitorout[59] = \<const0> ;
  assign gt_dmonitorout[58] = \<const0> ;
  assign gt_dmonitorout[57] = \<const0> ;
  assign gt_dmonitorout[56] = \<const0> ;
  assign gt_dmonitorout[55] = \<const0> ;
  assign gt_dmonitorout[54] = \<const0> ;
  assign gt_dmonitorout[53] = \<const0> ;
  assign gt_dmonitorout[52] = \<const0> ;
  assign gt_dmonitorout[51] = \<const0> ;
  assign gt_dmonitorout[50] = \<const0> ;
  assign gt_dmonitorout[49] = \<const0> ;
  assign gt_dmonitorout[48] = \<const0> ;
  assign gt_dmonitorout[47] = \<const0> ;
  assign gt_dmonitorout[46] = \<const0> ;
  assign gt_dmonitorout[45] = \<const0> ;
  assign gt_dmonitorout[44] = \<const0> ;
  assign gt_dmonitorout[43] = \<const0> ;
  assign gt_dmonitorout[42] = \<const0> ;
  assign gt_dmonitorout[41] = \<const0> ;
  assign gt_dmonitorout[40] = \<const0> ;
  assign gt_dmonitorout[39] = \<const0> ;
  assign gt_dmonitorout[38] = \<const0> ;
  assign gt_dmonitorout[37] = \<const0> ;
  assign gt_dmonitorout[36] = \<const0> ;
  assign gt_dmonitorout[35] = \<const0> ;
  assign gt_dmonitorout[34] = \<const0> ;
  assign gt_dmonitorout[33] = \<const0> ;
  assign gt_dmonitorout[32] = \<const0> ;
  assign gt_dmonitorout[31] = \<const0> ;
  assign gt_dmonitorout[30] = \<const0> ;
  assign gt_dmonitorout[29] = \<const0> ;
  assign gt_dmonitorout[28] = \<const0> ;
  assign gt_dmonitorout[27] = \<const0> ;
  assign gt_dmonitorout[26] = \<const0> ;
  assign gt_dmonitorout[25] = \<const0> ;
  assign gt_dmonitorout[24] = \<const0> ;
  assign gt_dmonitorout[23] = \<const0> ;
  assign gt_dmonitorout[22] = \<const0> ;
  assign gt_dmonitorout[21] = \<const0> ;
  assign gt_dmonitorout[20] = \<const0> ;
  assign gt_dmonitorout[19] = \<const0> ;
  assign gt_dmonitorout[18] = \<const0> ;
  assign gt_dmonitorout[17] = \<const0> ;
  assign gt_dmonitorout[16] = \<const0> ;
  assign gt_dmonitorout[15] = \<const0> ;
  assign gt_dmonitorout[14] = \<const0> ;
  assign gt_dmonitorout[13] = \<const0> ;
  assign gt_dmonitorout[12] = \<const0> ;
  assign gt_dmonitorout[11] = \<const0> ;
  assign gt_dmonitorout[10] = \<const0> ;
  assign gt_dmonitorout[9] = \<const0> ;
  assign gt_dmonitorout[8] = \<const0> ;
  assign gt_dmonitorout[7] = \<const0> ;
  assign gt_dmonitorout[6] = \<const0> ;
  assign gt_dmonitorout[5] = \<const0> ;
  assign gt_dmonitorout[4] = \<const0> ;
  assign gt_dmonitorout[3] = \<const0> ;
  assign gt_dmonitorout[2] = \<const0> ;
  assign gt_dmonitorout[1] = \<const0> ;
  assign gt_dmonitorout[0] = \<const0> ;
  assign gt_eyescandataerror[7] = \<const0> ;
  assign gt_eyescandataerror[6] = \<const0> ;
  assign gt_eyescandataerror[5] = \<const0> ;
  assign gt_eyescandataerror[4] = \<const0> ;
  assign gt_eyescandataerror[3] = \<const0> ;
  assign gt_eyescandataerror[2] = \<const0> ;
  assign gt_eyescandataerror[1] = \<const0> ;
  assign gt_eyescandataerror[0] = \<const0> ;
  assign gt_gtpowergood[7] = \<const0> ;
  assign gt_gtpowergood[6] = \<const0> ;
  assign gt_gtpowergood[5] = \<const0> ;
  assign gt_gtpowergood[4] = \<const0> ;
  assign gt_gtpowergood[3] = \<const0> ;
  assign gt_gtpowergood[2] = \<const0> ;
  assign gt_gtpowergood[1] = \<const0> ;
  assign gt_gtpowergood[0] = \<const0> ;
  assign gt_pcierateidle[7] = \<const0> ;
  assign gt_pcierateidle[6] = \<const0> ;
  assign gt_pcierateidle[5] = \<const0> ;
  assign gt_pcierateidle[4] = \<const0> ;
  assign gt_pcierateidle[3] = \<const0> ;
  assign gt_pcierateidle[2] = \<const0> ;
  assign gt_pcierateidle[1] = \<const0> ;
  assign gt_pcierateidle[0] = \<const0> ;
  assign gt_pcieuserratestart[7] = \<const0> ;
  assign gt_pcieuserratestart[6] = \<const0> ;
  assign gt_pcieuserratestart[5] = \<const0> ;
  assign gt_pcieuserratestart[4] = \<const0> ;
  assign gt_pcieuserratestart[3] = \<const0> ;
  assign gt_pcieuserratestart[2] = \<const0> ;
  assign gt_pcieuserratestart[1] = \<const0> ;
  assign gt_pcieuserratestart[0] = \<const0> ;
  assign gt_phystatus[7] = \<const0> ;
  assign gt_phystatus[6] = \<const0> ;
  assign gt_phystatus[5] = \<const0> ;
  assign gt_phystatus[4] = \<const0> ;
  assign gt_phystatus[3] = \<const0> ;
  assign gt_phystatus[2] = \<const0> ;
  assign gt_phystatus[1] = \<const0> ;
  assign gt_phystatus[0] = \<const0> ;
  assign gt_qpll1lock[1] = \<const0> ;
  assign gt_qpll1lock[0] = \<const0> ;
  assign gt_rxbufstatus[23] = \<const0> ;
  assign gt_rxbufstatus[22] = \<const0> ;
  assign gt_rxbufstatus[21] = \<const0> ;
  assign gt_rxbufstatus[20] = \<const0> ;
  assign gt_rxbufstatus[19] = \<const0> ;
  assign gt_rxbufstatus[18] = \<const0> ;
  assign gt_rxbufstatus[17] = \<const0> ;
  assign gt_rxbufstatus[16] = \<const0> ;
  assign gt_rxbufstatus[15] = \<const0> ;
  assign gt_rxbufstatus[14] = \<const0> ;
  assign gt_rxbufstatus[13] = \<const0> ;
  assign gt_rxbufstatus[12] = \<const0> ;
  assign gt_rxbufstatus[11] = \<const0> ;
  assign gt_rxbufstatus[10] = \<const0> ;
  assign gt_rxbufstatus[9] = \<const0> ;
  assign gt_rxbufstatus[8] = \<const0> ;
  assign gt_rxbufstatus[7] = \<const0> ;
  assign gt_rxbufstatus[6] = \<const0> ;
  assign gt_rxbufstatus[5] = \<const0> ;
  assign gt_rxbufstatus[4] = \<const0> ;
  assign gt_rxbufstatus[3] = \<const0> ;
  assign gt_rxbufstatus[2] = \<const0> ;
  assign gt_rxbufstatus[1] = \<const0> ;
  assign gt_rxbufstatus[0] = \<const0> ;
  assign gt_rxcdrlock[7] = \<const0> ;
  assign gt_rxcdrlock[6] = \<const0> ;
  assign gt_rxcdrlock[5] = \<const0> ;
  assign gt_rxcdrlock[4] = \<const0> ;
  assign gt_rxcdrlock[3] = \<const0> ;
  assign gt_rxcdrlock[2] = \<const0> ;
  assign gt_rxcdrlock[1] = \<const0> ;
  assign gt_rxcdrlock[0] = \<const0> ;
  assign gt_rxcommadet[7] = \<const0> ;
  assign gt_rxcommadet[6] = \<const0> ;
  assign gt_rxcommadet[5] = \<const0> ;
  assign gt_rxcommadet[4] = \<const0> ;
  assign gt_rxcommadet[3] = \<const0> ;
  assign gt_rxcommadet[2] = \<const0> ;
  assign gt_rxcommadet[1] = \<const0> ;
  assign gt_rxcommadet[0] = \<const0> ;
  assign gt_rxdlysresetdone[7] = \<const0> ;
  assign gt_rxdlysresetdone[6] = \<const0> ;
  assign gt_rxdlysresetdone[5] = \<const0> ;
  assign gt_rxdlysresetdone[4] = \<const0> ;
  assign gt_rxdlysresetdone[3] = \<const0> ;
  assign gt_rxdlysresetdone[2] = \<const0> ;
  assign gt_rxdlysresetdone[1] = \<const0> ;
  assign gt_rxdlysresetdone[0] = \<const0> ;
  assign gt_rxoutclk[7] = \<const0> ;
  assign gt_rxoutclk[6] = \<const0> ;
  assign gt_rxoutclk[5] = \<const0> ;
  assign gt_rxoutclk[4] = \<const0> ;
  assign gt_rxoutclk[3] = \<const0> ;
  assign gt_rxoutclk[2] = \<const0> ;
  assign gt_rxoutclk[1] = \<const0> ;
  assign gt_rxoutclk[0] = \<const0> ;
  assign gt_rxphaligndone[7] = \<const0> ;
  assign gt_rxphaligndone[6] = \<const0> ;
  assign gt_rxphaligndone[5] = \<const0> ;
  assign gt_rxphaligndone[4] = \<const0> ;
  assign gt_rxphaligndone[3] = \<const0> ;
  assign gt_rxphaligndone[2] = \<const0> ;
  assign gt_rxphaligndone[1] = \<const0> ;
  assign gt_rxphaligndone[0] = \<const0> ;
  assign gt_rxpmaresetdone[7] = \<const0> ;
  assign gt_rxpmaresetdone[6] = \<const0> ;
  assign gt_rxpmaresetdone[5] = \<const0> ;
  assign gt_rxpmaresetdone[4] = \<const0> ;
  assign gt_rxpmaresetdone[3] = \<const0> ;
  assign gt_rxpmaresetdone[2] = \<const0> ;
  assign gt_rxpmaresetdone[1] = \<const0> ;
  assign gt_rxpmaresetdone[0] = \<const0> ;
  assign gt_rxprbserr[7] = \<const0> ;
  assign gt_rxprbserr[6] = \<const0> ;
  assign gt_rxprbserr[5] = \<const0> ;
  assign gt_rxprbserr[4] = \<const0> ;
  assign gt_rxprbserr[3] = \<const0> ;
  assign gt_rxprbserr[2] = \<const0> ;
  assign gt_rxprbserr[1] = \<const0> ;
  assign gt_rxprbserr[0] = \<const0> ;
  assign gt_rxrecclkout[7] = \<const0> ;
  assign gt_rxrecclkout[6] = \<const0> ;
  assign gt_rxrecclkout[5] = \<const0> ;
  assign gt_rxrecclkout[4] = \<const0> ;
  assign gt_rxrecclkout[3] = \<const0> ;
  assign gt_rxrecclkout[2] = \<const0> ;
  assign gt_rxrecclkout[1] = \<const0> ;
  assign gt_rxrecclkout[0] = \<const0> ;
  assign gt_rxresetdone[7] = \<const0> ;
  assign gt_rxresetdone[6] = \<const0> ;
  assign gt_rxresetdone[5] = \<const0> ;
  assign gt_rxresetdone[4] = \<const0> ;
  assign gt_rxresetdone[3] = \<const0> ;
  assign gt_rxresetdone[2] = \<const0> ;
  assign gt_rxresetdone[1] = \<const0> ;
  assign gt_rxresetdone[0] = \<const0> ;
  assign gt_rxstatus[23] = \<const0> ;
  assign gt_rxstatus[22] = \<const0> ;
  assign gt_rxstatus[21] = \<const0> ;
  assign gt_rxstatus[20] = \<const0> ;
  assign gt_rxstatus[19] = \<const0> ;
  assign gt_rxstatus[18] = \<const0> ;
  assign gt_rxstatus[17] = \<const0> ;
  assign gt_rxstatus[16] = \<const0> ;
  assign gt_rxstatus[15] = \<const0> ;
  assign gt_rxstatus[14] = \<const0> ;
  assign gt_rxstatus[13] = \<const0> ;
  assign gt_rxstatus[12] = \<const0> ;
  assign gt_rxstatus[11] = \<const0> ;
  assign gt_rxstatus[10] = \<const0> ;
  assign gt_rxstatus[9] = \<const0> ;
  assign gt_rxstatus[8] = \<const0> ;
  assign gt_rxstatus[7] = \<const0> ;
  assign gt_rxstatus[6] = \<const0> ;
  assign gt_rxstatus[5] = \<const0> ;
  assign gt_rxstatus[4] = \<const0> ;
  assign gt_rxstatus[3] = \<const0> ;
  assign gt_rxstatus[2] = \<const0> ;
  assign gt_rxstatus[1] = \<const0> ;
  assign gt_rxstatus[0] = \<const0> ;
  assign gt_rxsyncdone[7] = \<const0> ;
  assign gt_rxsyncdone[6] = \<const0> ;
  assign gt_rxsyncdone[5] = \<const0> ;
  assign gt_rxsyncdone[4] = \<const0> ;
  assign gt_rxsyncdone[3] = \<const0> ;
  assign gt_rxsyncdone[2] = \<const0> ;
  assign gt_rxsyncdone[1] = \<const0> ;
  assign gt_rxsyncdone[0] = \<const0> ;
  assign gt_rxvalid[7] = \<const0> ;
  assign gt_rxvalid[6] = \<const0> ;
  assign gt_rxvalid[5] = \<const0> ;
  assign gt_rxvalid[4] = \<const0> ;
  assign gt_rxvalid[3] = \<const0> ;
  assign gt_rxvalid[2] = \<const0> ;
  assign gt_rxvalid[1] = \<const0> ;
  assign gt_rxvalid[0] = \<const0> ;
  assign gt_txdlysresetdone[7] = \<const0> ;
  assign gt_txdlysresetdone[6] = \<const0> ;
  assign gt_txdlysresetdone[5] = \<const0> ;
  assign gt_txdlysresetdone[4] = \<const0> ;
  assign gt_txdlysresetdone[3] = \<const0> ;
  assign gt_txdlysresetdone[2] = \<const0> ;
  assign gt_txdlysresetdone[1] = \<const0> ;
  assign gt_txdlysresetdone[0] = \<const0> ;
  assign gt_txelecidle[7] = \<const0> ;
  assign gt_txelecidle[6] = \<const0> ;
  assign gt_txelecidle[5] = \<const0> ;
  assign gt_txelecidle[4] = \<const0> ;
  assign gt_txelecidle[3] = \<const0> ;
  assign gt_txelecidle[2] = \<const0> ;
  assign gt_txelecidle[1] = \<const0> ;
  assign gt_txelecidle[0] = \<const0> ;
  assign gt_txphaligndone[7] = \<const0> ;
  assign gt_txphaligndone[6] = \<const0> ;
  assign gt_txphaligndone[5] = \<const0> ;
  assign gt_txphaligndone[4] = \<const0> ;
  assign gt_txphaligndone[3] = \<const0> ;
  assign gt_txphaligndone[2] = \<const0> ;
  assign gt_txphaligndone[1] = \<const0> ;
  assign gt_txphaligndone[0] = \<const0> ;
  assign gt_txphinitdone[7] = \<const0> ;
  assign gt_txphinitdone[6] = \<const0> ;
  assign gt_txphinitdone[5] = \<const0> ;
  assign gt_txphinitdone[4] = \<const0> ;
  assign gt_txphinitdone[3] = \<const0> ;
  assign gt_txphinitdone[2] = \<const0> ;
  assign gt_txphinitdone[1] = \<const0> ;
  assign gt_txphinitdone[0] = \<const0> ;
  assign gt_txresetdone[7] = \<const0> ;
  assign gt_txresetdone[6] = \<const0> ;
  assign gt_txresetdone[5] = \<const0> ;
  assign gt_txresetdone[4] = \<const0> ;
  assign gt_txresetdone[3] = \<const0> ;
  assign gt_txresetdone[2] = \<const0> ;
  assign gt_txresetdone[1] = \<const0> ;
  assign gt_txresetdone[0] = \<const0> ;
  assign gthrxn_in[7] = \<const0> ;
  assign gthrxn_in[6] = \<const0> ;
  assign gthrxn_in[5] = \<const0> ;
  assign gthrxn_in[4] = \<const0> ;
  assign gthrxn_in[3] = \<const0> ;
  assign gthrxn_in[2] = \<const0> ;
  assign gthrxn_in[1] = \<const0> ;
  assign gthrxn_in[0] = \<const0> ;
  assign gthrxp_in[7] = \<const0> ;
  assign gthrxp_in[6] = \<const0> ;
  assign gthrxp_in[5] = \<const0> ;
  assign gthrxp_in[4] = \<const0> ;
  assign gthrxp_in[3] = \<const0> ;
  assign gthrxp_in[2] = \<const0> ;
  assign gthrxp_in[1] = \<const0> ;
  assign gthrxp_in[0] = \<const0> ;
  assign gtrefclk01_in[1] = \<const0> ;
  assign gtrefclk01_in[0] = \<const0> ;
  assign gtrefclk0_in[7] = \<const0> ;
  assign gtrefclk0_in[6] = \<const0> ;
  assign gtrefclk0_in[5] = \<const0> ;
  assign gtrefclk0_in[4] = \<const0> ;
  assign gtrefclk0_in[3] = \<const0> ;
  assign gtrefclk0_in[2] = \<const0> ;
  assign gtrefclk0_in[1] = \<const0> ;
  assign gtrefclk0_in[0] = \<const0> ;
  assign gtrxreset_in[7] = \<const0> ;
  assign gtrxreset_in[6] = \<const0> ;
  assign gtrxreset_in[5] = \<const0> ;
  assign gtrxreset_in[4] = \<const0> ;
  assign gtrxreset_in[3] = \<const0> ;
  assign gtrxreset_in[2] = \<const0> ;
  assign gtrxreset_in[1] = \<const0> ;
  assign gtrxreset_in[0] = \<const0> ;
  assign gttxreset_in[7] = \<const0> ;
  assign gttxreset_in[6] = \<const0> ;
  assign gttxreset_in[5] = \<const0> ;
  assign gttxreset_in[4] = \<const0> ;
  assign gttxreset_in[3] = \<const0> ;
  assign gttxreset_in[2] = \<const0> ;
  assign gttxreset_in[1] = \<const0> ;
  assign gttxreset_in[0] = \<const0> ;
  assign gtwiz_reset_rx_done_in = \<const0> ;
  assign gtwiz_reset_tx_done_in = \<const0> ;
  assign gtwiz_userclk_rx_active_in = \<const0> ;
  assign gtwiz_userclk_tx_active_in = \<const0> ;
  assign gtwiz_userclk_tx_reset_in = \<const0> ;
  assign int_qpll1lock_out[1] = \<const0> ;
  assign int_qpll1lock_out[0] = \<const0> ;
  assign int_qpll1outclk_out[1] = \<const0> ;
  assign int_qpll1outclk_out[0] = \<const0> ;
  assign int_qpll1outrefclk_out[1] = \<const0> ;
  assign int_qpll1outrefclk_out[0] = \<const0> ;
  assign loopback_in[23] = \<const0> ;
  assign loopback_in[22] = \<const0> ;
  assign loopback_in[21] = \<const0> ;
  assign loopback_in[20] = \<const0> ;
  assign loopback_in[19] = \<const0> ;
  assign loopback_in[18] = \<const0> ;
  assign loopback_in[17] = \<const0> ;
  assign loopback_in[16] = \<const0> ;
  assign loopback_in[15] = \<const0> ;
  assign loopback_in[14] = \<const0> ;
  assign loopback_in[13] = \<const0> ;
  assign loopback_in[12] = \<const0> ;
  assign loopback_in[11] = \<const0> ;
  assign loopback_in[10] = \<const0> ;
  assign loopback_in[9] = \<const0> ;
  assign loopback_in[8] = \<const0> ;
  assign loopback_in[7] = \<const0> ;
  assign loopback_in[6] = \<const0> ;
  assign loopback_in[5] = \<const0> ;
  assign loopback_in[4] = \<const0> ;
  assign loopback_in[3] = \<const0> ;
  assign loopback_in[2] = \<const0> ;
  assign loopback_in[1] = \<const0> ;
  assign loopback_in[0] = \<const0> ;
  assign mcap_design_switch = \<const0> ;
  assign pcieeqrxeqadaptdone_in[7] = \<const0> ;
  assign pcieeqrxeqadaptdone_in[6] = \<const0> ;
  assign pcieeqrxeqadaptdone_in[5] = \<const0> ;
  assign pcieeqrxeqadaptdone_in[4] = \<const0> ;
  assign pcieeqrxeqadaptdone_in[3] = \<const0> ;
  assign pcieeqrxeqadaptdone_in[2] = \<const0> ;
  assign pcieeqrxeqadaptdone_in[1] = \<const0> ;
  assign pcieeqrxeqadaptdone_in[0] = \<const0> ;
  assign pcierstidle_in[7] = \<const0> ;
  assign pcierstidle_in[6] = \<const0> ;
  assign pcierstidle_in[5] = \<const0> ;
  assign pcierstidle_in[4] = \<const0> ;
  assign pcierstidle_in[3] = \<const0> ;
  assign pcierstidle_in[2] = \<const0> ;
  assign pcierstidle_in[1] = \<const0> ;
  assign pcierstidle_in[0] = \<const0> ;
  assign pciersttxsyncstart_in[7] = \<const0> ;
  assign pciersttxsyncstart_in[6] = \<const0> ;
  assign pciersttxsyncstart_in[5] = \<const0> ;
  assign pciersttxsyncstart_in[4] = \<const0> ;
  assign pciersttxsyncstart_in[3] = \<const0> ;
  assign pciersttxsyncstart_in[2] = \<const0> ;
  assign pciersttxsyncstart_in[1] = \<const0> ;
  assign pciersttxsyncstart_in[0] = \<const0> ;
  assign pcieuserratedone_in[7] = \<const0> ;
  assign pcieuserratedone_in[6] = \<const0> ;
  assign pcieuserratedone_in[5] = \<const0> ;
  assign pcieuserratedone_in[4] = \<const0> ;
  assign pcieuserratedone_in[3] = \<const0> ;
  assign pcieuserratedone_in[2] = \<const0> ;
  assign pcieuserratedone_in[1] = \<const0> ;
  assign pcieuserratedone_in[0] = \<const0> ;
  assign pcsrsvdin_in[127] = \<const0> ;
  assign pcsrsvdin_in[126] = \<const0> ;
  assign pcsrsvdin_in[125] = \<const0> ;
  assign pcsrsvdin_in[124] = \<const0> ;
  assign pcsrsvdin_in[123] = \<const0> ;
  assign pcsrsvdin_in[122] = \<const0> ;
  assign pcsrsvdin_in[121] = \<const0> ;
  assign pcsrsvdin_in[120] = \<const0> ;
  assign pcsrsvdin_in[119] = \<const0> ;
  assign pcsrsvdin_in[118] = \<const0> ;
  assign pcsrsvdin_in[117] = \<const0> ;
  assign pcsrsvdin_in[116] = \<const0> ;
  assign pcsrsvdin_in[115] = \<const0> ;
  assign pcsrsvdin_in[114] = \<const0> ;
  assign pcsrsvdin_in[113] = \<const0> ;
  assign pcsrsvdin_in[112] = \<const0> ;
  assign pcsrsvdin_in[111] = \<const0> ;
  assign pcsrsvdin_in[110] = \<const0> ;
  assign pcsrsvdin_in[109] = \<const0> ;
  assign pcsrsvdin_in[108] = \<const0> ;
  assign pcsrsvdin_in[107] = \<const0> ;
  assign pcsrsvdin_in[106] = \<const0> ;
  assign pcsrsvdin_in[105] = \<const0> ;
  assign pcsrsvdin_in[104] = \<const0> ;
  assign pcsrsvdin_in[103] = \<const0> ;
  assign pcsrsvdin_in[102] = \<const0> ;
  assign pcsrsvdin_in[101] = \<const0> ;
  assign pcsrsvdin_in[100] = \<const0> ;
  assign pcsrsvdin_in[99] = \<const0> ;
  assign pcsrsvdin_in[98] = \<const0> ;
  assign pcsrsvdin_in[97] = \<const0> ;
  assign pcsrsvdin_in[96] = \<const0> ;
  assign pcsrsvdin_in[95] = \<const0> ;
  assign pcsrsvdin_in[94] = \<const0> ;
  assign pcsrsvdin_in[93] = \<const0> ;
  assign pcsrsvdin_in[92] = \<const0> ;
  assign pcsrsvdin_in[91] = \<const0> ;
  assign pcsrsvdin_in[90] = \<const0> ;
  assign pcsrsvdin_in[89] = \<const0> ;
  assign pcsrsvdin_in[88] = \<const0> ;
  assign pcsrsvdin_in[87] = \<const0> ;
  assign pcsrsvdin_in[86] = \<const0> ;
  assign pcsrsvdin_in[85] = \<const0> ;
  assign pcsrsvdin_in[84] = \<const0> ;
  assign pcsrsvdin_in[83] = \<const0> ;
  assign pcsrsvdin_in[82] = \<const0> ;
  assign pcsrsvdin_in[81] = \<const0> ;
  assign pcsrsvdin_in[80] = \<const0> ;
  assign pcsrsvdin_in[79] = \<const0> ;
  assign pcsrsvdin_in[78] = \<const0> ;
  assign pcsrsvdin_in[77] = \<const0> ;
  assign pcsrsvdin_in[76] = \<const0> ;
  assign pcsrsvdin_in[75] = \<const0> ;
  assign pcsrsvdin_in[74] = \<const0> ;
  assign pcsrsvdin_in[73] = \<const0> ;
  assign pcsrsvdin_in[72] = \<const0> ;
  assign pcsrsvdin_in[71] = \<const0> ;
  assign pcsrsvdin_in[70] = \<const0> ;
  assign pcsrsvdin_in[69] = \<const0> ;
  assign pcsrsvdin_in[68] = \<const0> ;
  assign pcsrsvdin_in[67] = \<const0> ;
  assign pcsrsvdin_in[66] = \<const0> ;
  assign pcsrsvdin_in[65] = \<const0> ;
  assign pcsrsvdin_in[64] = \<const0> ;
  assign pcsrsvdin_in[63] = \<const0> ;
  assign pcsrsvdin_in[62] = \<const0> ;
  assign pcsrsvdin_in[61] = \<const0> ;
  assign pcsrsvdin_in[60] = \<const0> ;
  assign pcsrsvdin_in[59] = \<const0> ;
  assign pcsrsvdin_in[58] = \<const0> ;
  assign pcsrsvdin_in[57] = \<const0> ;
  assign pcsrsvdin_in[56] = \<const0> ;
  assign pcsrsvdin_in[55] = \<const0> ;
  assign pcsrsvdin_in[54] = \<const0> ;
  assign pcsrsvdin_in[53] = \<const0> ;
  assign pcsrsvdin_in[52] = \<const0> ;
  assign pcsrsvdin_in[51] = \<const0> ;
  assign pcsrsvdin_in[50] = \<const0> ;
  assign pcsrsvdin_in[49] = \<const0> ;
  assign pcsrsvdin_in[48] = \<const0> ;
  assign pcsrsvdin_in[47] = \<const0> ;
  assign pcsrsvdin_in[46] = \<const0> ;
  assign pcsrsvdin_in[45] = \<const0> ;
  assign pcsrsvdin_in[44] = \<const0> ;
  assign pcsrsvdin_in[43] = \<const0> ;
  assign pcsrsvdin_in[42] = \<const0> ;
  assign pcsrsvdin_in[41] = \<const0> ;
  assign pcsrsvdin_in[40] = \<const0> ;
  assign pcsrsvdin_in[39] = \<const0> ;
  assign pcsrsvdin_in[38] = \<const0> ;
  assign pcsrsvdin_in[37] = \<const0> ;
  assign pcsrsvdin_in[36] = \<const0> ;
  assign pcsrsvdin_in[35] = \<const0> ;
  assign pcsrsvdin_in[34] = \<const0> ;
  assign pcsrsvdin_in[33] = \<const0> ;
  assign pcsrsvdin_in[32] = \<const0> ;
  assign pcsrsvdin_in[31] = \<const0> ;
  assign pcsrsvdin_in[30] = \<const0> ;
  assign pcsrsvdin_in[29] = \<const0> ;
  assign pcsrsvdin_in[28] = \<const0> ;
  assign pcsrsvdin_in[27] = \<const0> ;
  assign pcsrsvdin_in[26] = \<const0> ;
  assign pcsrsvdin_in[25] = \<const0> ;
  assign pcsrsvdin_in[24] = \<const0> ;
  assign pcsrsvdin_in[23] = \<const0> ;
  assign pcsrsvdin_in[22] = \<const0> ;
  assign pcsrsvdin_in[21] = \<const0> ;
  assign pcsrsvdin_in[20] = \<const0> ;
  assign pcsrsvdin_in[19] = \<const0> ;
  assign pcsrsvdin_in[18] = \<const0> ;
  assign pcsrsvdin_in[17] = \<const0> ;
  assign pcsrsvdin_in[16] = \<const0> ;
  assign pcsrsvdin_in[15] = \<const0> ;
  assign pcsrsvdin_in[14] = \<const0> ;
  assign pcsrsvdin_in[13] = \<const0> ;
  assign pcsrsvdin_in[12] = \<const0> ;
  assign pcsrsvdin_in[11] = \<const0> ;
  assign pcsrsvdin_in[10] = \<const0> ;
  assign pcsrsvdin_in[9] = \<const0> ;
  assign pcsrsvdin_in[8] = \<const0> ;
  assign pcsrsvdin_in[7] = \<const0> ;
  assign pcsrsvdin_in[6] = \<const0> ;
  assign pcsrsvdin_in[5] = \<const0> ;
  assign pcsrsvdin_in[4] = \<const0> ;
  assign pcsrsvdin_in[3] = \<const0> ;
  assign pcsrsvdin_in[2] = \<const0> ;
  assign pcsrsvdin_in[1] = \<const0> ;
  assign pcsrsvdin_in[0] = \<const0> ;
  assign phy_rst_fsm[3] = \<const0> ;
  assign phy_rst_fsm[2] = \<const0> ;
  assign phy_rst_fsm[1] = \<const0> ;
  assign phy_rst_fsm[0] = \<const0> ;
  assign phy_rst_idle = \<const0> ;
  assign phy_rxeq_fsm[23] = \<const0> ;
  assign phy_rxeq_fsm[22] = \<const0> ;
  assign phy_rxeq_fsm[21] = \<const0> ;
  assign phy_rxeq_fsm[20] = \<const0> ;
  assign phy_rxeq_fsm[19] = \<const0> ;
  assign phy_rxeq_fsm[18] = \<const0> ;
  assign phy_rxeq_fsm[17] = \<const0> ;
  assign phy_rxeq_fsm[16] = \<const0> ;
  assign phy_rxeq_fsm[15] = \<const0> ;
  assign phy_rxeq_fsm[14] = \<const0> ;
  assign phy_rxeq_fsm[13] = \<const0> ;
  assign phy_rxeq_fsm[12] = \<const0> ;
  assign phy_rxeq_fsm[11] = \<const0> ;
  assign phy_rxeq_fsm[10] = \<const0> ;
  assign phy_rxeq_fsm[9] = \<const0> ;
  assign phy_rxeq_fsm[8] = \<const0> ;
  assign phy_rxeq_fsm[7] = \<const0> ;
  assign phy_rxeq_fsm[6] = \<const0> ;
  assign phy_rxeq_fsm[5] = \<const0> ;
  assign phy_rxeq_fsm[4] = \<const0> ;
  assign phy_rxeq_fsm[3] = \<const0> ;
  assign phy_rxeq_fsm[2] = \<const0> ;
  assign phy_rxeq_fsm[1] = \<const0> ;
  assign phy_rxeq_fsm[0] = \<const0> ;
  assign phy_txeq_ctrl[15] = \<const0> ;
  assign phy_txeq_ctrl[14] = \<const0> ;
  assign phy_txeq_ctrl[13] = \<const0> ;
  assign phy_txeq_ctrl[12] = \<const0> ;
  assign phy_txeq_ctrl[11] = \<const0> ;
  assign phy_txeq_ctrl[10] = \<const0> ;
  assign phy_txeq_ctrl[9] = \<const0> ;
  assign phy_txeq_ctrl[8] = \<const0> ;
  assign phy_txeq_ctrl[7] = \<const0> ;
  assign phy_txeq_ctrl[6] = \<const0> ;
  assign phy_txeq_ctrl[5] = \<const0> ;
  assign phy_txeq_ctrl[4] = \<const0> ;
  assign phy_txeq_ctrl[3] = \<const0> ;
  assign phy_txeq_ctrl[2] = \<const0> ;
  assign phy_txeq_ctrl[1] = \<const0> ;
  assign phy_txeq_ctrl[0] = \<const0> ;
  assign phy_txeq_fsm[23] = \<const0> ;
  assign phy_txeq_fsm[22] = \<const0> ;
  assign phy_txeq_fsm[21] = \<const0> ;
  assign phy_txeq_fsm[20] = \<const0> ;
  assign phy_txeq_fsm[19] = \<const0> ;
  assign phy_txeq_fsm[18] = \<const0> ;
  assign phy_txeq_fsm[17] = \<const0> ;
  assign phy_txeq_fsm[16] = \<const0> ;
  assign phy_txeq_fsm[15] = \<const0> ;
  assign phy_txeq_fsm[14] = \<const0> ;
  assign phy_txeq_fsm[13] = \<const0> ;
  assign phy_txeq_fsm[12] = \<const0> ;
  assign phy_txeq_fsm[11] = \<const0> ;
  assign phy_txeq_fsm[10] = \<const0> ;
  assign phy_txeq_fsm[9] = \<const0> ;
  assign phy_txeq_fsm[8] = \<const0> ;
  assign phy_txeq_fsm[7] = \<const0> ;
  assign phy_txeq_fsm[6] = \<const0> ;
  assign phy_txeq_fsm[5] = \<const0> ;
  assign phy_txeq_fsm[4] = \<const0> ;
  assign phy_txeq_fsm[3] = \<const0> ;
  assign phy_txeq_fsm[2] = \<const0> ;
  assign phy_txeq_fsm[1] = \<const0> ;
  assign phy_txeq_fsm[0] = \<const0> ;
  assign phy_txeq_preset[31] = \<const0> ;
  assign phy_txeq_preset[30] = \<const0> ;
  assign phy_txeq_preset[29] = \<const0> ;
  assign phy_txeq_preset[28] = \<const0> ;
  assign phy_txeq_preset[27] = \<const0> ;
  assign phy_txeq_preset[26] = \<const0> ;
  assign phy_txeq_preset[25] = \<const0> ;
  assign phy_txeq_preset[24] = \<const0> ;
  assign phy_txeq_preset[23] = \<const0> ;
  assign phy_txeq_preset[22] = \<const0> ;
  assign phy_txeq_preset[21] = \<const0> ;
  assign phy_txeq_preset[20] = \<const0> ;
  assign phy_txeq_preset[19] = \<const0> ;
  assign phy_txeq_preset[18] = \<const0> ;
  assign phy_txeq_preset[17] = \<const0> ;
  assign phy_txeq_preset[16] = \<const0> ;
  assign phy_txeq_preset[15] = \<const0> ;
  assign phy_txeq_preset[14] = \<const0> ;
  assign phy_txeq_preset[13] = \<const0> ;
  assign phy_txeq_preset[12] = \<const0> ;
  assign phy_txeq_preset[11] = \<const0> ;
  assign phy_txeq_preset[10] = \<const0> ;
  assign phy_txeq_preset[9] = \<const0> ;
  assign phy_txeq_preset[8] = \<const0> ;
  assign phy_txeq_preset[7] = \<const0> ;
  assign phy_txeq_preset[6] = \<const0> ;
  assign phy_txeq_preset[5] = \<const0> ;
  assign phy_txeq_preset[4] = \<const0> ;
  assign phy_txeq_preset[3] = \<const0> ;
  assign phy_txeq_preset[2] = \<const0> ;
  assign phy_txeq_preset[1] = \<const0> ;
  assign phy_txeq_preset[0] = \<const0> ;
  assign pipe_tx_0_sigs[83] = \<const0> ;
  assign pipe_tx_0_sigs[82] = \<const0> ;
  assign pipe_tx_0_sigs[81] = \<const0> ;
  assign pipe_tx_0_sigs[80] = \<const0> ;
  assign pipe_tx_0_sigs[79] = \<const0> ;
  assign pipe_tx_0_sigs[78] = \<const0> ;
  assign pipe_tx_0_sigs[77] = \<const0> ;
  assign pipe_tx_0_sigs[76] = \<const0> ;
  assign pipe_tx_0_sigs[75] = \<const0> ;
  assign pipe_tx_0_sigs[74] = \<const0> ;
  assign pipe_tx_0_sigs[73] = \<const0> ;
  assign pipe_tx_0_sigs[72] = \<const0> ;
  assign pipe_tx_0_sigs[71] = \<const0> ;
  assign pipe_tx_0_sigs[70] = \<const0> ;
  assign pipe_tx_0_sigs[69] = \<const0> ;
  assign pipe_tx_0_sigs[68] = \<const0> ;
  assign pipe_tx_0_sigs[67] = \<const0> ;
  assign pipe_tx_0_sigs[66] = \<const0> ;
  assign pipe_tx_0_sigs[65] = \<const0> ;
  assign pipe_tx_0_sigs[64] = \<const0> ;
  assign pipe_tx_0_sigs[63] = \<const0> ;
  assign pipe_tx_0_sigs[62] = \<const0> ;
  assign pipe_tx_0_sigs[61] = \<const0> ;
  assign pipe_tx_0_sigs[60] = \<const0> ;
  assign pipe_tx_0_sigs[59] = \<const0> ;
  assign pipe_tx_0_sigs[58] = \<const0> ;
  assign pipe_tx_0_sigs[57] = \<const0> ;
  assign pipe_tx_0_sigs[56] = \<const0> ;
  assign pipe_tx_0_sigs[55] = \<const0> ;
  assign pipe_tx_0_sigs[54] = \<const0> ;
  assign pipe_tx_0_sigs[53] = \<const0> ;
  assign pipe_tx_0_sigs[52] = \<const0> ;
  assign pipe_tx_0_sigs[51] = \<const0> ;
  assign pipe_tx_0_sigs[50] = \<const0> ;
  assign pipe_tx_0_sigs[49] = \<const0> ;
  assign pipe_tx_0_sigs[48] = \<const0> ;
  assign pipe_tx_0_sigs[47] = \<const0> ;
  assign pipe_tx_0_sigs[46] = \<const0> ;
  assign pipe_tx_0_sigs[45] = \<const0> ;
  assign pipe_tx_0_sigs[44] = \<const0> ;
  assign pipe_tx_0_sigs[43] = \<const0> ;
  assign pipe_tx_0_sigs[42] = \<const0> ;
  assign pipe_tx_0_sigs[41] = \<const0> ;
  assign pipe_tx_0_sigs[40] = \<const0> ;
  assign pipe_tx_0_sigs[39] = \<const0> ;
  assign pipe_tx_0_sigs[38] = \<const0> ;
  assign pipe_tx_0_sigs[37] = \<const0> ;
  assign pipe_tx_0_sigs[36] = \<const0> ;
  assign pipe_tx_0_sigs[35] = \<const0> ;
  assign pipe_tx_0_sigs[34] = \<const0> ;
  assign pipe_tx_0_sigs[33] = \<const0> ;
  assign pipe_tx_0_sigs[32] = \<const0> ;
  assign pipe_tx_0_sigs[31] = \<const0> ;
  assign pipe_tx_0_sigs[30] = \<const0> ;
  assign pipe_tx_0_sigs[29] = \<const0> ;
  assign pipe_tx_0_sigs[28] = \<const0> ;
  assign pipe_tx_0_sigs[27] = \<const0> ;
  assign pipe_tx_0_sigs[26] = \<const0> ;
  assign pipe_tx_0_sigs[25] = \<const0> ;
  assign pipe_tx_0_sigs[24] = \<const0> ;
  assign pipe_tx_0_sigs[23] = \<const0> ;
  assign pipe_tx_0_sigs[22] = \<const0> ;
  assign pipe_tx_0_sigs[21] = \<const0> ;
  assign pipe_tx_0_sigs[20] = \<const0> ;
  assign pipe_tx_0_sigs[19] = \<const0> ;
  assign pipe_tx_0_sigs[18] = \<const0> ;
  assign pipe_tx_0_sigs[17] = \<const0> ;
  assign pipe_tx_0_sigs[16] = \<const0> ;
  assign pipe_tx_0_sigs[15] = \<const0> ;
  assign pipe_tx_0_sigs[14] = \<const0> ;
  assign pipe_tx_0_sigs[13] = \<const0> ;
  assign pipe_tx_0_sigs[12] = \<const0> ;
  assign pipe_tx_0_sigs[11] = \<const0> ;
  assign pipe_tx_0_sigs[10] = \<const0> ;
  assign pipe_tx_0_sigs[9] = \<const0> ;
  assign pipe_tx_0_sigs[8] = \<const0> ;
  assign pipe_tx_0_sigs[7] = \<const0> ;
  assign pipe_tx_0_sigs[6] = \<const0> ;
  assign pipe_tx_0_sigs[5] = \<const0> ;
  assign pipe_tx_0_sigs[4] = \<const0> ;
  assign pipe_tx_0_sigs[3] = \<const0> ;
  assign pipe_tx_0_sigs[2] = \<const0> ;
  assign pipe_tx_0_sigs[1] = \<const0> ;
  assign pipe_tx_0_sigs[0] = \<const0> ;
  assign pipe_tx_1_sigs[83] = \<const0> ;
  assign pipe_tx_1_sigs[82] = \<const0> ;
  assign pipe_tx_1_sigs[81] = \<const0> ;
  assign pipe_tx_1_sigs[80] = \<const0> ;
  assign pipe_tx_1_sigs[79] = \<const0> ;
  assign pipe_tx_1_sigs[78] = \<const0> ;
  assign pipe_tx_1_sigs[77] = \<const0> ;
  assign pipe_tx_1_sigs[76] = \<const0> ;
  assign pipe_tx_1_sigs[75] = \<const0> ;
  assign pipe_tx_1_sigs[74] = \<const0> ;
  assign pipe_tx_1_sigs[73] = \<const0> ;
  assign pipe_tx_1_sigs[72] = \<const0> ;
  assign pipe_tx_1_sigs[71] = \<const0> ;
  assign pipe_tx_1_sigs[70] = \<const0> ;
  assign pipe_tx_1_sigs[69] = \<const0> ;
  assign pipe_tx_1_sigs[68] = \<const0> ;
  assign pipe_tx_1_sigs[67] = \<const0> ;
  assign pipe_tx_1_sigs[66] = \<const0> ;
  assign pipe_tx_1_sigs[65] = \<const0> ;
  assign pipe_tx_1_sigs[64] = \<const0> ;
  assign pipe_tx_1_sigs[63] = \<const0> ;
  assign pipe_tx_1_sigs[62] = \<const0> ;
  assign pipe_tx_1_sigs[61] = \<const0> ;
  assign pipe_tx_1_sigs[60] = \<const0> ;
  assign pipe_tx_1_sigs[59] = \<const0> ;
  assign pipe_tx_1_sigs[58] = \<const0> ;
  assign pipe_tx_1_sigs[57] = \<const0> ;
  assign pipe_tx_1_sigs[56] = \<const0> ;
  assign pipe_tx_1_sigs[55] = \<const0> ;
  assign pipe_tx_1_sigs[54] = \<const0> ;
  assign pipe_tx_1_sigs[53] = \<const0> ;
  assign pipe_tx_1_sigs[52] = \<const0> ;
  assign pipe_tx_1_sigs[51] = \<const0> ;
  assign pipe_tx_1_sigs[50] = \<const0> ;
  assign pipe_tx_1_sigs[49] = \<const0> ;
  assign pipe_tx_1_sigs[48] = \<const0> ;
  assign pipe_tx_1_sigs[47] = \<const0> ;
  assign pipe_tx_1_sigs[46] = \<const0> ;
  assign pipe_tx_1_sigs[45] = \<const0> ;
  assign pipe_tx_1_sigs[44] = \<const0> ;
  assign pipe_tx_1_sigs[43] = \<const0> ;
  assign pipe_tx_1_sigs[42] = \<const0> ;
  assign pipe_tx_1_sigs[41] = \<const0> ;
  assign pipe_tx_1_sigs[40] = \<const0> ;
  assign pipe_tx_1_sigs[39] = \<const0> ;
  assign pipe_tx_1_sigs[38] = \<const0> ;
  assign pipe_tx_1_sigs[37] = \<const0> ;
  assign pipe_tx_1_sigs[36] = \<const0> ;
  assign pipe_tx_1_sigs[35] = \<const0> ;
  assign pipe_tx_1_sigs[34] = \<const0> ;
  assign pipe_tx_1_sigs[33] = \<const0> ;
  assign pipe_tx_1_sigs[32] = \<const0> ;
  assign pipe_tx_1_sigs[31] = \<const0> ;
  assign pipe_tx_1_sigs[30] = \<const0> ;
  assign pipe_tx_1_sigs[29] = \<const0> ;
  assign pipe_tx_1_sigs[28] = \<const0> ;
  assign pipe_tx_1_sigs[27] = \<const0> ;
  assign pipe_tx_1_sigs[26] = \<const0> ;
  assign pipe_tx_1_sigs[25] = \<const0> ;
  assign pipe_tx_1_sigs[24] = \<const0> ;
  assign pipe_tx_1_sigs[23] = \<const0> ;
  assign pipe_tx_1_sigs[22] = \<const0> ;
  assign pipe_tx_1_sigs[21] = \<const0> ;
  assign pipe_tx_1_sigs[20] = \<const0> ;
  assign pipe_tx_1_sigs[19] = \<const0> ;
  assign pipe_tx_1_sigs[18] = \<const0> ;
  assign pipe_tx_1_sigs[17] = \<const0> ;
  assign pipe_tx_1_sigs[16] = \<const0> ;
  assign pipe_tx_1_sigs[15] = \<const0> ;
  assign pipe_tx_1_sigs[14] = \<const0> ;
  assign pipe_tx_1_sigs[13] = \<const0> ;
  assign pipe_tx_1_sigs[12] = \<const0> ;
  assign pipe_tx_1_sigs[11] = \<const0> ;
  assign pipe_tx_1_sigs[10] = \<const0> ;
  assign pipe_tx_1_sigs[9] = \<const0> ;
  assign pipe_tx_1_sigs[8] = \<const0> ;
  assign pipe_tx_1_sigs[7] = \<const0> ;
  assign pipe_tx_1_sigs[6] = \<const0> ;
  assign pipe_tx_1_sigs[5] = \<const0> ;
  assign pipe_tx_1_sigs[4] = \<const0> ;
  assign pipe_tx_1_sigs[3] = \<const0> ;
  assign pipe_tx_1_sigs[2] = \<const0> ;
  assign pipe_tx_1_sigs[1] = \<const0> ;
  assign pipe_tx_1_sigs[0] = \<const0> ;
  assign pipe_tx_2_sigs[83] = \<const0> ;
  assign pipe_tx_2_sigs[82] = \<const0> ;
  assign pipe_tx_2_sigs[81] = \<const0> ;
  assign pipe_tx_2_sigs[80] = \<const0> ;
  assign pipe_tx_2_sigs[79] = \<const0> ;
  assign pipe_tx_2_sigs[78] = \<const0> ;
  assign pipe_tx_2_sigs[77] = \<const0> ;
  assign pipe_tx_2_sigs[76] = \<const0> ;
  assign pipe_tx_2_sigs[75] = \<const0> ;
  assign pipe_tx_2_sigs[74] = \<const0> ;
  assign pipe_tx_2_sigs[73] = \<const0> ;
  assign pipe_tx_2_sigs[72] = \<const0> ;
  assign pipe_tx_2_sigs[71] = \<const0> ;
  assign pipe_tx_2_sigs[70] = \<const0> ;
  assign pipe_tx_2_sigs[69] = \<const0> ;
  assign pipe_tx_2_sigs[68] = \<const0> ;
  assign pipe_tx_2_sigs[67] = \<const0> ;
  assign pipe_tx_2_sigs[66] = \<const0> ;
  assign pipe_tx_2_sigs[65] = \<const0> ;
  assign pipe_tx_2_sigs[64] = \<const0> ;
  assign pipe_tx_2_sigs[63] = \<const0> ;
  assign pipe_tx_2_sigs[62] = \<const0> ;
  assign pipe_tx_2_sigs[61] = \<const0> ;
  assign pipe_tx_2_sigs[60] = \<const0> ;
  assign pipe_tx_2_sigs[59] = \<const0> ;
  assign pipe_tx_2_sigs[58] = \<const0> ;
  assign pipe_tx_2_sigs[57] = \<const0> ;
  assign pipe_tx_2_sigs[56] = \<const0> ;
  assign pipe_tx_2_sigs[55] = \<const0> ;
  assign pipe_tx_2_sigs[54] = \<const0> ;
  assign pipe_tx_2_sigs[53] = \<const0> ;
  assign pipe_tx_2_sigs[52] = \<const0> ;
  assign pipe_tx_2_sigs[51] = \<const0> ;
  assign pipe_tx_2_sigs[50] = \<const0> ;
  assign pipe_tx_2_sigs[49] = \<const0> ;
  assign pipe_tx_2_sigs[48] = \<const0> ;
  assign pipe_tx_2_sigs[47] = \<const0> ;
  assign pipe_tx_2_sigs[46] = \<const0> ;
  assign pipe_tx_2_sigs[45] = \<const0> ;
  assign pipe_tx_2_sigs[44] = \<const0> ;
  assign pipe_tx_2_sigs[43] = \<const0> ;
  assign pipe_tx_2_sigs[42] = \<const0> ;
  assign pipe_tx_2_sigs[41] = \<const0> ;
  assign pipe_tx_2_sigs[40] = \<const0> ;
  assign pipe_tx_2_sigs[39] = \<const0> ;
  assign pipe_tx_2_sigs[38] = \<const0> ;
  assign pipe_tx_2_sigs[37] = \<const0> ;
  assign pipe_tx_2_sigs[36] = \<const0> ;
  assign pipe_tx_2_sigs[35] = \<const0> ;
  assign pipe_tx_2_sigs[34] = \<const0> ;
  assign pipe_tx_2_sigs[33] = \<const0> ;
  assign pipe_tx_2_sigs[32] = \<const0> ;
  assign pipe_tx_2_sigs[31] = \<const0> ;
  assign pipe_tx_2_sigs[30] = \<const0> ;
  assign pipe_tx_2_sigs[29] = \<const0> ;
  assign pipe_tx_2_sigs[28] = \<const0> ;
  assign pipe_tx_2_sigs[27] = \<const0> ;
  assign pipe_tx_2_sigs[26] = \<const0> ;
  assign pipe_tx_2_sigs[25] = \<const0> ;
  assign pipe_tx_2_sigs[24] = \<const0> ;
  assign pipe_tx_2_sigs[23] = \<const0> ;
  assign pipe_tx_2_sigs[22] = \<const0> ;
  assign pipe_tx_2_sigs[21] = \<const0> ;
  assign pipe_tx_2_sigs[20] = \<const0> ;
  assign pipe_tx_2_sigs[19] = \<const0> ;
  assign pipe_tx_2_sigs[18] = \<const0> ;
  assign pipe_tx_2_sigs[17] = \<const0> ;
  assign pipe_tx_2_sigs[16] = \<const0> ;
  assign pipe_tx_2_sigs[15] = \<const0> ;
  assign pipe_tx_2_sigs[14] = \<const0> ;
  assign pipe_tx_2_sigs[13] = \<const0> ;
  assign pipe_tx_2_sigs[12] = \<const0> ;
  assign pipe_tx_2_sigs[11] = \<const0> ;
  assign pipe_tx_2_sigs[10] = \<const0> ;
  assign pipe_tx_2_sigs[9] = \<const0> ;
  assign pipe_tx_2_sigs[8] = \<const0> ;
  assign pipe_tx_2_sigs[7] = \<const0> ;
  assign pipe_tx_2_sigs[6] = \<const0> ;
  assign pipe_tx_2_sigs[5] = \<const0> ;
  assign pipe_tx_2_sigs[4] = \<const0> ;
  assign pipe_tx_2_sigs[3] = \<const0> ;
  assign pipe_tx_2_sigs[2] = \<const0> ;
  assign pipe_tx_2_sigs[1] = \<const0> ;
  assign pipe_tx_2_sigs[0] = \<const0> ;
  assign pipe_tx_3_sigs[83] = \<const0> ;
  assign pipe_tx_3_sigs[82] = \<const0> ;
  assign pipe_tx_3_sigs[81] = \<const0> ;
  assign pipe_tx_3_sigs[80] = \<const0> ;
  assign pipe_tx_3_sigs[79] = \<const0> ;
  assign pipe_tx_3_sigs[78] = \<const0> ;
  assign pipe_tx_3_sigs[77] = \<const0> ;
  assign pipe_tx_3_sigs[76] = \<const0> ;
  assign pipe_tx_3_sigs[75] = \<const0> ;
  assign pipe_tx_3_sigs[74] = \<const0> ;
  assign pipe_tx_3_sigs[73] = \<const0> ;
  assign pipe_tx_3_sigs[72] = \<const0> ;
  assign pipe_tx_3_sigs[71] = \<const0> ;
  assign pipe_tx_3_sigs[70] = \<const0> ;
  assign pipe_tx_3_sigs[69] = \<const0> ;
  assign pipe_tx_3_sigs[68] = \<const0> ;
  assign pipe_tx_3_sigs[67] = \<const0> ;
  assign pipe_tx_3_sigs[66] = \<const0> ;
  assign pipe_tx_3_sigs[65] = \<const0> ;
  assign pipe_tx_3_sigs[64] = \<const0> ;
  assign pipe_tx_3_sigs[63] = \<const0> ;
  assign pipe_tx_3_sigs[62] = \<const0> ;
  assign pipe_tx_3_sigs[61] = \<const0> ;
  assign pipe_tx_3_sigs[60] = \<const0> ;
  assign pipe_tx_3_sigs[59] = \<const0> ;
  assign pipe_tx_3_sigs[58] = \<const0> ;
  assign pipe_tx_3_sigs[57] = \<const0> ;
  assign pipe_tx_3_sigs[56] = \<const0> ;
  assign pipe_tx_3_sigs[55] = \<const0> ;
  assign pipe_tx_3_sigs[54] = \<const0> ;
  assign pipe_tx_3_sigs[53] = \<const0> ;
  assign pipe_tx_3_sigs[52] = \<const0> ;
  assign pipe_tx_3_sigs[51] = \<const0> ;
  assign pipe_tx_3_sigs[50] = \<const0> ;
  assign pipe_tx_3_sigs[49] = \<const0> ;
  assign pipe_tx_3_sigs[48] = \<const0> ;
  assign pipe_tx_3_sigs[47] = \<const0> ;
  assign pipe_tx_3_sigs[46] = \<const0> ;
  assign pipe_tx_3_sigs[45] = \<const0> ;
  assign pipe_tx_3_sigs[44] = \<const0> ;
  assign pipe_tx_3_sigs[43] = \<const0> ;
  assign pipe_tx_3_sigs[42] = \<const0> ;
  assign pipe_tx_3_sigs[41] = \<const0> ;
  assign pipe_tx_3_sigs[40] = \<const0> ;
  assign pipe_tx_3_sigs[39] = \<const0> ;
  assign pipe_tx_3_sigs[38] = \<const0> ;
  assign pipe_tx_3_sigs[37] = \<const0> ;
  assign pipe_tx_3_sigs[36] = \<const0> ;
  assign pipe_tx_3_sigs[35] = \<const0> ;
  assign pipe_tx_3_sigs[34] = \<const0> ;
  assign pipe_tx_3_sigs[33] = \<const0> ;
  assign pipe_tx_3_sigs[32] = \<const0> ;
  assign pipe_tx_3_sigs[31] = \<const0> ;
  assign pipe_tx_3_sigs[30] = \<const0> ;
  assign pipe_tx_3_sigs[29] = \<const0> ;
  assign pipe_tx_3_sigs[28] = \<const0> ;
  assign pipe_tx_3_sigs[27] = \<const0> ;
  assign pipe_tx_3_sigs[26] = \<const0> ;
  assign pipe_tx_3_sigs[25] = \<const0> ;
  assign pipe_tx_3_sigs[24] = \<const0> ;
  assign pipe_tx_3_sigs[23] = \<const0> ;
  assign pipe_tx_3_sigs[22] = \<const0> ;
  assign pipe_tx_3_sigs[21] = \<const0> ;
  assign pipe_tx_3_sigs[20] = \<const0> ;
  assign pipe_tx_3_sigs[19] = \<const0> ;
  assign pipe_tx_3_sigs[18] = \<const0> ;
  assign pipe_tx_3_sigs[17] = \<const0> ;
  assign pipe_tx_3_sigs[16] = \<const0> ;
  assign pipe_tx_3_sigs[15] = \<const0> ;
  assign pipe_tx_3_sigs[14] = \<const0> ;
  assign pipe_tx_3_sigs[13] = \<const0> ;
  assign pipe_tx_3_sigs[12] = \<const0> ;
  assign pipe_tx_3_sigs[11] = \<const0> ;
  assign pipe_tx_3_sigs[10] = \<const0> ;
  assign pipe_tx_3_sigs[9] = \<const0> ;
  assign pipe_tx_3_sigs[8] = \<const0> ;
  assign pipe_tx_3_sigs[7] = \<const0> ;
  assign pipe_tx_3_sigs[6] = \<const0> ;
  assign pipe_tx_3_sigs[5] = \<const0> ;
  assign pipe_tx_3_sigs[4] = \<const0> ;
  assign pipe_tx_3_sigs[3] = \<const0> ;
  assign pipe_tx_3_sigs[2] = \<const0> ;
  assign pipe_tx_3_sigs[1] = \<const0> ;
  assign pipe_tx_3_sigs[0] = \<const0> ;
  assign pipe_tx_4_sigs[83] = \<const0> ;
  assign pipe_tx_4_sigs[82] = \<const0> ;
  assign pipe_tx_4_sigs[81] = \<const0> ;
  assign pipe_tx_4_sigs[80] = \<const0> ;
  assign pipe_tx_4_sigs[79] = \<const0> ;
  assign pipe_tx_4_sigs[78] = \<const0> ;
  assign pipe_tx_4_sigs[77] = \<const0> ;
  assign pipe_tx_4_sigs[76] = \<const0> ;
  assign pipe_tx_4_sigs[75] = \<const0> ;
  assign pipe_tx_4_sigs[74] = \<const0> ;
  assign pipe_tx_4_sigs[73] = \<const0> ;
  assign pipe_tx_4_sigs[72] = \<const0> ;
  assign pipe_tx_4_sigs[71] = \<const0> ;
  assign pipe_tx_4_sigs[70] = \<const0> ;
  assign pipe_tx_4_sigs[69] = \<const0> ;
  assign pipe_tx_4_sigs[68] = \<const0> ;
  assign pipe_tx_4_sigs[67] = \<const0> ;
  assign pipe_tx_4_sigs[66] = \<const0> ;
  assign pipe_tx_4_sigs[65] = \<const0> ;
  assign pipe_tx_4_sigs[64] = \<const0> ;
  assign pipe_tx_4_sigs[63] = \<const0> ;
  assign pipe_tx_4_sigs[62] = \<const0> ;
  assign pipe_tx_4_sigs[61] = \<const0> ;
  assign pipe_tx_4_sigs[60] = \<const0> ;
  assign pipe_tx_4_sigs[59] = \<const0> ;
  assign pipe_tx_4_sigs[58] = \<const0> ;
  assign pipe_tx_4_sigs[57] = \<const0> ;
  assign pipe_tx_4_sigs[56] = \<const0> ;
  assign pipe_tx_4_sigs[55] = \<const0> ;
  assign pipe_tx_4_sigs[54] = \<const0> ;
  assign pipe_tx_4_sigs[53] = \<const0> ;
  assign pipe_tx_4_sigs[52] = \<const0> ;
  assign pipe_tx_4_sigs[51] = \<const0> ;
  assign pipe_tx_4_sigs[50] = \<const0> ;
  assign pipe_tx_4_sigs[49] = \<const0> ;
  assign pipe_tx_4_sigs[48] = \<const0> ;
  assign pipe_tx_4_sigs[47] = \<const0> ;
  assign pipe_tx_4_sigs[46] = \<const0> ;
  assign pipe_tx_4_sigs[45] = \<const0> ;
  assign pipe_tx_4_sigs[44] = \<const0> ;
  assign pipe_tx_4_sigs[43] = \<const0> ;
  assign pipe_tx_4_sigs[42] = \<const0> ;
  assign pipe_tx_4_sigs[41] = \<const0> ;
  assign pipe_tx_4_sigs[40] = \<const0> ;
  assign pipe_tx_4_sigs[39] = \<const0> ;
  assign pipe_tx_4_sigs[38] = \<const0> ;
  assign pipe_tx_4_sigs[37] = \<const0> ;
  assign pipe_tx_4_sigs[36] = \<const0> ;
  assign pipe_tx_4_sigs[35] = \<const0> ;
  assign pipe_tx_4_sigs[34] = \<const0> ;
  assign pipe_tx_4_sigs[33] = \<const0> ;
  assign pipe_tx_4_sigs[32] = \<const0> ;
  assign pipe_tx_4_sigs[31] = \<const0> ;
  assign pipe_tx_4_sigs[30] = \<const0> ;
  assign pipe_tx_4_sigs[29] = \<const0> ;
  assign pipe_tx_4_sigs[28] = \<const0> ;
  assign pipe_tx_4_sigs[27] = \<const0> ;
  assign pipe_tx_4_sigs[26] = \<const0> ;
  assign pipe_tx_4_sigs[25] = \<const0> ;
  assign pipe_tx_4_sigs[24] = \<const0> ;
  assign pipe_tx_4_sigs[23] = \<const0> ;
  assign pipe_tx_4_sigs[22] = \<const0> ;
  assign pipe_tx_4_sigs[21] = \<const0> ;
  assign pipe_tx_4_sigs[20] = \<const0> ;
  assign pipe_tx_4_sigs[19] = \<const0> ;
  assign pipe_tx_4_sigs[18] = \<const0> ;
  assign pipe_tx_4_sigs[17] = \<const0> ;
  assign pipe_tx_4_sigs[16] = \<const0> ;
  assign pipe_tx_4_sigs[15] = \<const0> ;
  assign pipe_tx_4_sigs[14] = \<const0> ;
  assign pipe_tx_4_sigs[13] = \<const0> ;
  assign pipe_tx_4_sigs[12] = \<const0> ;
  assign pipe_tx_4_sigs[11] = \<const0> ;
  assign pipe_tx_4_sigs[10] = \<const0> ;
  assign pipe_tx_4_sigs[9] = \<const0> ;
  assign pipe_tx_4_sigs[8] = \<const0> ;
  assign pipe_tx_4_sigs[7] = \<const0> ;
  assign pipe_tx_4_sigs[6] = \<const0> ;
  assign pipe_tx_4_sigs[5] = \<const0> ;
  assign pipe_tx_4_sigs[4] = \<const0> ;
  assign pipe_tx_4_sigs[3] = \<const0> ;
  assign pipe_tx_4_sigs[2] = \<const0> ;
  assign pipe_tx_4_sigs[1] = \<const0> ;
  assign pipe_tx_4_sigs[0] = \<const0> ;
  assign pipe_tx_5_sigs[83] = \<const0> ;
  assign pipe_tx_5_sigs[82] = \<const0> ;
  assign pipe_tx_5_sigs[81] = \<const0> ;
  assign pipe_tx_5_sigs[80] = \<const0> ;
  assign pipe_tx_5_sigs[79] = \<const0> ;
  assign pipe_tx_5_sigs[78] = \<const0> ;
  assign pipe_tx_5_sigs[77] = \<const0> ;
  assign pipe_tx_5_sigs[76] = \<const0> ;
  assign pipe_tx_5_sigs[75] = \<const0> ;
  assign pipe_tx_5_sigs[74] = \<const0> ;
  assign pipe_tx_5_sigs[73] = \<const0> ;
  assign pipe_tx_5_sigs[72] = \<const0> ;
  assign pipe_tx_5_sigs[71] = \<const0> ;
  assign pipe_tx_5_sigs[70] = \<const0> ;
  assign pipe_tx_5_sigs[69] = \<const0> ;
  assign pipe_tx_5_sigs[68] = \<const0> ;
  assign pipe_tx_5_sigs[67] = \<const0> ;
  assign pipe_tx_5_sigs[66] = \<const0> ;
  assign pipe_tx_5_sigs[65] = \<const0> ;
  assign pipe_tx_5_sigs[64] = \<const0> ;
  assign pipe_tx_5_sigs[63] = \<const0> ;
  assign pipe_tx_5_sigs[62] = \<const0> ;
  assign pipe_tx_5_sigs[61] = \<const0> ;
  assign pipe_tx_5_sigs[60] = \<const0> ;
  assign pipe_tx_5_sigs[59] = \<const0> ;
  assign pipe_tx_5_sigs[58] = \<const0> ;
  assign pipe_tx_5_sigs[57] = \<const0> ;
  assign pipe_tx_5_sigs[56] = \<const0> ;
  assign pipe_tx_5_sigs[55] = \<const0> ;
  assign pipe_tx_5_sigs[54] = \<const0> ;
  assign pipe_tx_5_sigs[53] = \<const0> ;
  assign pipe_tx_5_sigs[52] = \<const0> ;
  assign pipe_tx_5_sigs[51] = \<const0> ;
  assign pipe_tx_5_sigs[50] = \<const0> ;
  assign pipe_tx_5_sigs[49] = \<const0> ;
  assign pipe_tx_5_sigs[48] = \<const0> ;
  assign pipe_tx_5_sigs[47] = \<const0> ;
  assign pipe_tx_5_sigs[46] = \<const0> ;
  assign pipe_tx_5_sigs[45] = \<const0> ;
  assign pipe_tx_5_sigs[44] = \<const0> ;
  assign pipe_tx_5_sigs[43] = \<const0> ;
  assign pipe_tx_5_sigs[42] = \<const0> ;
  assign pipe_tx_5_sigs[41] = \<const0> ;
  assign pipe_tx_5_sigs[40] = \<const0> ;
  assign pipe_tx_5_sigs[39] = \<const0> ;
  assign pipe_tx_5_sigs[38] = \<const0> ;
  assign pipe_tx_5_sigs[37] = \<const0> ;
  assign pipe_tx_5_sigs[36] = \<const0> ;
  assign pipe_tx_5_sigs[35] = \<const0> ;
  assign pipe_tx_5_sigs[34] = \<const0> ;
  assign pipe_tx_5_sigs[33] = \<const0> ;
  assign pipe_tx_5_sigs[32] = \<const0> ;
  assign pipe_tx_5_sigs[31] = \<const0> ;
  assign pipe_tx_5_sigs[30] = \<const0> ;
  assign pipe_tx_5_sigs[29] = \<const0> ;
  assign pipe_tx_5_sigs[28] = \<const0> ;
  assign pipe_tx_5_sigs[27] = \<const0> ;
  assign pipe_tx_5_sigs[26] = \<const0> ;
  assign pipe_tx_5_sigs[25] = \<const0> ;
  assign pipe_tx_5_sigs[24] = \<const0> ;
  assign pipe_tx_5_sigs[23] = \<const0> ;
  assign pipe_tx_5_sigs[22] = \<const0> ;
  assign pipe_tx_5_sigs[21] = \<const0> ;
  assign pipe_tx_5_sigs[20] = \<const0> ;
  assign pipe_tx_5_sigs[19] = \<const0> ;
  assign pipe_tx_5_sigs[18] = \<const0> ;
  assign pipe_tx_5_sigs[17] = \<const0> ;
  assign pipe_tx_5_sigs[16] = \<const0> ;
  assign pipe_tx_5_sigs[15] = \<const0> ;
  assign pipe_tx_5_sigs[14] = \<const0> ;
  assign pipe_tx_5_sigs[13] = \<const0> ;
  assign pipe_tx_5_sigs[12] = \<const0> ;
  assign pipe_tx_5_sigs[11] = \<const0> ;
  assign pipe_tx_5_sigs[10] = \<const0> ;
  assign pipe_tx_5_sigs[9] = \<const0> ;
  assign pipe_tx_5_sigs[8] = \<const0> ;
  assign pipe_tx_5_sigs[7] = \<const0> ;
  assign pipe_tx_5_sigs[6] = \<const0> ;
  assign pipe_tx_5_sigs[5] = \<const0> ;
  assign pipe_tx_5_sigs[4] = \<const0> ;
  assign pipe_tx_5_sigs[3] = \<const0> ;
  assign pipe_tx_5_sigs[2] = \<const0> ;
  assign pipe_tx_5_sigs[1] = \<const0> ;
  assign pipe_tx_5_sigs[0] = \<const0> ;
  assign pipe_tx_6_sigs[83] = \<const0> ;
  assign pipe_tx_6_sigs[82] = \<const0> ;
  assign pipe_tx_6_sigs[81] = \<const0> ;
  assign pipe_tx_6_sigs[80] = \<const0> ;
  assign pipe_tx_6_sigs[79] = \<const0> ;
  assign pipe_tx_6_sigs[78] = \<const0> ;
  assign pipe_tx_6_sigs[77] = \<const0> ;
  assign pipe_tx_6_sigs[76] = \<const0> ;
  assign pipe_tx_6_sigs[75] = \<const0> ;
  assign pipe_tx_6_sigs[74] = \<const0> ;
  assign pipe_tx_6_sigs[73] = \<const0> ;
  assign pipe_tx_6_sigs[72] = \<const0> ;
  assign pipe_tx_6_sigs[71] = \<const0> ;
  assign pipe_tx_6_sigs[70] = \<const0> ;
  assign pipe_tx_6_sigs[69] = \<const0> ;
  assign pipe_tx_6_sigs[68] = \<const0> ;
  assign pipe_tx_6_sigs[67] = \<const0> ;
  assign pipe_tx_6_sigs[66] = \<const0> ;
  assign pipe_tx_6_sigs[65] = \<const0> ;
  assign pipe_tx_6_sigs[64] = \<const0> ;
  assign pipe_tx_6_sigs[63] = \<const0> ;
  assign pipe_tx_6_sigs[62] = \<const0> ;
  assign pipe_tx_6_sigs[61] = \<const0> ;
  assign pipe_tx_6_sigs[60] = \<const0> ;
  assign pipe_tx_6_sigs[59] = \<const0> ;
  assign pipe_tx_6_sigs[58] = \<const0> ;
  assign pipe_tx_6_sigs[57] = \<const0> ;
  assign pipe_tx_6_sigs[56] = \<const0> ;
  assign pipe_tx_6_sigs[55] = \<const0> ;
  assign pipe_tx_6_sigs[54] = \<const0> ;
  assign pipe_tx_6_sigs[53] = \<const0> ;
  assign pipe_tx_6_sigs[52] = \<const0> ;
  assign pipe_tx_6_sigs[51] = \<const0> ;
  assign pipe_tx_6_sigs[50] = \<const0> ;
  assign pipe_tx_6_sigs[49] = \<const0> ;
  assign pipe_tx_6_sigs[48] = \<const0> ;
  assign pipe_tx_6_sigs[47] = \<const0> ;
  assign pipe_tx_6_sigs[46] = \<const0> ;
  assign pipe_tx_6_sigs[45] = \<const0> ;
  assign pipe_tx_6_sigs[44] = \<const0> ;
  assign pipe_tx_6_sigs[43] = \<const0> ;
  assign pipe_tx_6_sigs[42] = \<const0> ;
  assign pipe_tx_6_sigs[41] = \<const0> ;
  assign pipe_tx_6_sigs[40] = \<const0> ;
  assign pipe_tx_6_sigs[39] = \<const0> ;
  assign pipe_tx_6_sigs[38] = \<const0> ;
  assign pipe_tx_6_sigs[37] = \<const0> ;
  assign pipe_tx_6_sigs[36] = \<const0> ;
  assign pipe_tx_6_sigs[35] = \<const0> ;
  assign pipe_tx_6_sigs[34] = \<const0> ;
  assign pipe_tx_6_sigs[33] = \<const0> ;
  assign pipe_tx_6_sigs[32] = \<const0> ;
  assign pipe_tx_6_sigs[31] = \<const0> ;
  assign pipe_tx_6_sigs[30] = \<const0> ;
  assign pipe_tx_6_sigs[29] = \<const0> ;
  assign pipe_tx_6_sigs[28] = \<const0> ;
  assign pipe_tx_6_sigs[27] = \<const0> ;
  assign pipe_tx_6_sigs[26] = \<const0> ;
  assign pipe_tx_6_sigs[25] = \<const0> ;
  assign pipe_tx_6_sigs[24] = \<const0> ;
  assign pipe_tx_6_sigs[23] = \<const0> ;
  assign pipe_tx_6_sigs[22] = \<const0> ;
  assign pipe_tx_6_sigs[21] = \<const0> ;
  assign pipe_tx_6_sigs[20] = \<const0> ;
  assign pipe_tx_6_sigs[19] = \<const0> ;
  assign pipe_tx_6_sigs[18] = \<const0> ;
  assign pipe_tx_6_sigs[17] = \<const0> ;
  assign pipe_tx_6_sigs[16] = \<const0> ;
  assign pipe_tx_6_sigs[15] = \<const0> ;
  assign pipe_tx_6_sigs[14] = \<const0> ;
  assign pipe_tx_6_sigs[13] = \<const0> ;
  assign pipe_tx_6_sigs[12] = \<const0> ;
  assign pipe_tx_6_sigs[11] = \<const0> ;
  assign pipe_tx_6_sigs[10] = \<const0> ;
  assign pipe_tx_6_sigs[9] = \<const0> ;
  assign pipe_tx_6_sigs[8] = \<const0> ;
  assign pipe_tx_6_sigs[7] = \<const0> ;
  assign pipe_tx_6_sigs[6] = \<const0> ;
  assign pipe_tx_6_sigs[5] = \<const0> ;
  assign pipe_tx_6_sigs[4] = \<const0> ;
  assign pipe_tx_6_sigs[3] = \<const0> ;
  assign pipe_tx_6_sigs[2] = \<const0> ;
  assign pipe_tx_6_sigs[1] = \<const0> ;
  assign pipe_tx_6_sigs[0] = \<const0> ;
  assign pipe_tx_7_sigs[83] = \<const0> ;
  assign pipe_tx_7_sigs[82] = \<const0> ;
  assign pipe_tx_7_sigs[81] = \<const0> ;
  assign pipe_tx_7_sigs[80] = \<const0> ;
  assign pipe_tx_7_sigs[79] = \<const0> ;
  assign pipe_tx_7_sigs[78] = \<const0> ;
  assign pipe_tx_7_sigs[77] = \<const0> ;
  assign pipe_tx_7_sigs[76] = \<const0> ;
  assign pipe_tx_7_sigs[75] = \<const0> ;
  assign pipe_tx_7_sigs[74] = \<const0> ;
  assign pipe_tx_7_sigs[73] = \<const0> ;
  assign pipe_tx_7_sigs[72] = \<const0> ;
  assign pipe_tx_7_sigs[71] = \<const0> ;
  assign pipe_tx_7_sigs[70] = \<const0> ;
  assign pipe_tx_7_sigs[69] = \<const0> ;
  assign pipe_tx_7_sigs[68] = \<const0> ;
  assign pipe_tx_7_sigs[67] = \<const0> ;
  assign pipe_tx_7_sigs[66] = \<const0> ;
  assign pipe_tx_7_sigs[65] = \<const0> ;
  assign pipe_tx_7_sigs[64] = \<const0> ;
  assign pipe_tx_7_sigs[63] = \<const0> ;
  assign pipe_tx_7_sigs[62] = \<const0> ;
  assign pipe_tx_7_sigs[61] = \<const0> ;
  assign pipe_tx_7_sigs[60] = \<const0> ;
  assign pipe_tx_7_sigs[59] = \<const0> ;
  assign pipe_tx_7_sigs[58] = \<const0> ;
  assign pipe_tx_7_sigs[57] = \<const0> ;
  assign pipe_tx_7_sigs[56] = \<const0> ;
  assign pipe_tx_7_sigs[55] = \<const0> ;
  assign pipe_tx_7_sigs[54] = \<const0> ;
  assign pipe_tx_7_sigs[53] = \<const0> ;
  assign pipe_tx_7_sigs[52] = \<const0> ;
  assign pipe_tx_7_sigs[51] = \<const0> ;
  assign pipe_tx_7_sigs[50] = \<const0> ;
  assign pipe_tx_7_sigs[49] = \<const0> ;
  assign pipe_tx_7_sigs[48] = \<const0> ;
  assign pipe_tx_7_sigs[47] = \<const0> ;
  assign pipe_tx_7_sigs[46] = \<const0> ;
  assign pipe_tx_7_sigs[45] = \<const0> ;
  assign pipe_tx_7_sigs[44] = \<const0> ;
  assign pipe_tx_7_sigs[43] = \<const0> ;
  assign pipe_tx_7_sigs[42] = \<const0> ;
  assign pipe_tx_7_sigs[41] = \<const0> ;
  assign pipe_tx_7_sigs[40] = \<const0> ;
  assign pipe_tx_7_sigs[39] = \<const0> ;
  assign pipe_tx_7_sigs[38] = \<const0> ;
  assign pipe_tx_7_sigs[37] = \<const0> ;
  assign pipe_tx_7_sigs[36] = \<const0> ;
  assign pipe_tx_7_sigs[35] = \<const0> ;
  assign pipe_tx_7_sigs[34] = \<const0> ;
  assign pipe_tx_7_sigs[33] = \<const0> ;
  assign pipe_tx_7_sigs[32] = \<const0> ;
  assign pipe_tx_7_sigs[31] = \<const0> ;
  assign pipe_tx_7_sigs[30] = \<const0> ;
  assign pipe_tx_7_sigs[29] = \<const0> ;
  assign pipe_tx_7_sigs[28] = \<const0> ;
  assign pipe_tx_7_sigs[27] = \<const0> ;
  assign pipe_tx_7_sigs[26] = \<const0> ;
  assign pipe_tx_7_sigs[25] = \<const0> ;
  assign pipe_tx_7_sigs[24] = \<const0> ;
  assign pipe_tx_7_sigs[23] = \<const0> ;
  assign pipe_tx_7_sigs[22] = \<const0> ;
  assign pipe_tx_7_sigs[21] = \<const0> ;
  assign pipe_tx_7_sigs[20] = \<const0> ;
  assign pipe_tx_7_sigs[19] = \<const0> ;
  assign pipe_tx_7_sigs[18] = \<const0> ;
  assign pipe_tx_7_sigs[17] = \<const0> ;
  assign pipe_tx_7_sigs[16] = \<const0> ;
  assign pipe_tx_7_sigs[15] = \<const0> ;
  assign pipe_tx_7_sigs[14] = \<const0> ;
  assign pipe_tx_7_sigs[13] = \<const0> ;
  assign pipe_tx_7_sigs[12] = \<const0> ;
  assign pipe_tx_7_sigs[11] = \<const0> ;
  assign pipe_tx_7_sigs[10] = \<const0> ;
  assign pipe_tx_7_sigs[9] = \<const0> ;
  assign pipe_tx_7_sigs[8] = \<const0> ;
  assign pipe_tx_7_sigs[7] = \<const0> ;
  assign pipe_tx_7_sigs[6] = \<const0> ;
  assign pipe_tx_7_sigs[5] = \<const0> ;
  assign pipe_tx_7_sigs[4] = \<const0> ;
  assign pipe_tx_7_sigs[3] = \<const0> ;
  assign pipe_tx_7_sigs[2] = \<const0> ;
  assign pipe_tx_7_sigs[1] = \<const0> ;
  assign pipe_tx_7_sigs[0] = \<const0> ;
  assign pl_eq_in_progress = \<const0> ;
  assign pl_eq_phase[1] = \<const0> ;
  assign pl_eq_phase[0] = \<const0> ;
  assign qpll0clk_in[7] = \<const0> ;
  assign qpll0clk_in[6] = \<const0> ;
  assign qpll0clk_in[5] = \<const0> ;
  assign qpll0clk_in[4] = \<const0> ;
  assign qpll0clk_in[3] = \<const0> ;
  assign qpll0clk_in[2] = \<const0> ;
  assign qpll0clk_in[1] = \<const0> ;
  assign qpll0clk_in[0] = \<const0> ;
  assign qpll0refclk_in[7] = \<const0> ;
  assign qpll0refclk_in[6] = \<const0> ;
  assign qpll0refclk_in[5] = \<const0> ;
  assign qpll0refclk_in[4] = \<const0> ;
  assign qpll0refclk_in[3] = \<const0> ;
  assign qpll0refclk_in[2] = \<const0> ;
  assign qpll0refclk_in[1] = \<const0> ;
  assign qpll0refclk_in[0] = \<const0> ;
  assign qpll1clk_in[7] = \<const0> ;
  assign qpll1clk_in[6] = \<const0> ;
  assign qpll1clk_in[5] = \<const0> ;
  assign qpll1clk_in[4] = \<const0> ;
  assign qpll1clk_in[3] = \<const0> ;
  assign qpll1clk_in[2] = \<const0> ;
  assign qpll1clk_in[1] = \<const0> ;
  assign qpll1clk_in[0] = \<const0> ;
  assign qpll1pd_in[1] = \<const0> ;
  assign qpll1pd_in[0] = \<const0> ;
  assign qpll1refclk_in[7] = \<const0> ;
  assign qpll1refclk_in[6] = \<const0> ;
  assign qpll1refclk_in[5] = \<const0> ;
  assign qpll1refclk_in[4] = \<const0> ;
  assign qpll1refclk_in[3] = \<const0> ;
  assign qpll1refclk_in[2] = \<const0> ;
  assign qpll1refclk_in[1] = \<const0> ;
  assign qpll1refclk_in[0] = \<const0> ;
  assign qpll1reset_in[1] = \<const0> ;
  assign qpll1reset_in[0] = \<const0> ;
  assign qpllrsvd2_in[9] = \<const0> ;
  assign qpllrsvd2_in[8] = \<const0> ;
  assign qpllrsvd2_in[7] = \<const0> ;
  assign qpllrsvd2_in[6] = \<const0> ;
  assign qpllrsvd2_in[5] = \<const0> ;
  assign qpllrsvd2_in[4] = \<const0> ;
  assign qpllrsvd2_in[3] = \<const0> ;
  assign qpllrsvd2_in[2] = \<const0> ;
  assign qpllrsvd2_in[1] = \<const0> ;
  assign qpllrsvd2_in[0] = \<const0> ;
  assign qpllrsvd3_in[9] = \<const0> ;
  assign qpllrsvd3_in[8] = \<const0> ;
  assign qpllrsvd3_in[7] = \<const0> ;
  assign qpllrsvd3_in[6] = \<const0> ;
  assign qpllrsvd3_in[5] = \<const0> ;
  assign qpllrsvd3_in[4] = \<const0> ;
  assign qpllrsvd3_in[3] = \<const0> ;
  assign qpllrsvd3_in[2] = \<const0> ;
  assign qpllrsvd3_in[1] = \<const0> ;
  assign qpllrsvd3_in[0] = \<const0> ;
  assign rx8b10ben_in[7] = \<const0> ;
  assign rx8b10ben_in[6] = \<const0> ;
  assign rx8b10ben_in[5] = \<const0> ;
  assign rx8b10ben_in[4] = \<const0> ;
  assign rx8b10ben_in[3] = \<const0> ;
  assign rx8b10ben_in[2] = \<const0> ;
  assign rx8b10ben_in[1] = \<const0> ;
  assign rx8b10ben_in[0] = \<const0> ;
  assign rxbufreset_in[7] = \<const0> ;
  assign rxbufreset_in[6] = \<const0> ;
  assign rxbufreset_in[5] = \<const0> ;
  assign rxbufreset_in[4] = \<const0> ;
  assign rxbufreset_in[3] = \<const0> ;
  assign rxbufreset_in[2] = \<const0> ;
  assign rxbufreset_in[1] = \<const0> ;
  assign rxbufreset_in[0] = \<const0> ;
  assign rxcdrhold_in[7] = \<const0> ;
  assign rxcdrhold_in[6] = \<const0> ;
  assign rxcdrhold_in[5] = \<const0> ;
  assign rxcdrhold_in[4] = \<const0> ;
  assign rxcdrhold_in[3] = \<const0> ;
  assign rxcdrhold_in[2] = \<const0> ;
  assign rxcdrhold_in[1] = \<const0> ;
  assign rxcdrhold_in[0] = \<const0> ;
  assign rxcommadeten_in[7] = \<const0> ;
  assign rxcommadeten_in[6] = \<const0> ;
  assign rxcommadeten_in[5] = \<const0> ;
  assign rxcommadeten_in[4] = \<const0> ;
  assign rxcommadeten_in[3] = \<const0> ;
  assign rxcommadeten_in[2] = \<const0> ;
  assign rxcommadeten_in[1] = \<const0> ;
  assign rxcommadeten_in[0] = \<const0> ;
  assign rxdfeagchold_in[7] = \<const0> ;
  assign rxdfeagchold_in[6] = \<const0> ;
  assign rxdfeagchold_in[5] = \<const0> ;
  assign rxdfeagchold_in[4] = \<const0> ;
  assign rxdfeagchold_in[3] = \<const0> ;
  assign rxdfeagchold_in[2] = \<const0> ;
  assign rxdfeagchold_in[1] = \<const0> ;
  assign rxdfeagchold_in[0] = \<const0> ;
  assign rxdfecfokhold_in[7] = \<const0> ;
  assign rxdfecfokhold_in[6] = \<const0> ;
  assign rxdfecfokhold_in[5] = \<const0> ;
  assign rxdfecfokhold_in[4] = \<const0> ;
  assign rxdfecfokhold_in[3] = \<const0> ;
  assign rxdfecfokhold_in[2] = \<const0> ;
  assign rxdfecfokhold_in[1] = \<const0> ;
  assign rxdfecfokhold_in[0] = \<const0> ;
  assign rxdfekhhold_in[7] = \<const0> ;
  assign rxdfekhhold_in[6] = \<const0> ;
  assign rxdfekhhold_in[5] = \<const0> ;
  assign rxdfekhhold_in[4] = \<const0> ;
  assign rxdfekhhold_in[3] = \<const0> ;
  assign rxdfekhhold_in[2] = \<const0> ;
  assign rxdfekhhold_in[1] = \<const0> ;
  assign rxdfekhhold_in[0] = \<const0> ;
  assign rxdfelfhold_in[7] = \<const0> ;
  assign rxdfelfhold_in[6] = \<const0> ;
  assign rxdfelfhold_in[5] = \<const0> ;
  assign rxdfelfhold_in[4] = \<const0> ;
  assign rxdfelfhold_in[3] = \<const0> ;
  assign rxdfelfhold_in[2] = \<const0> ;
  assign rxdfelfhold_in[1] = \<const0> ;
  assign rxdfelfhold_in[0] = \<const0> ;
  assign rxdfetap10hold_in[7] = \<const0> ;
  assign rxdfetap10hold_in[6] = \<const0> ;
  assign rxdfetap10hold_in[5] = \<const0> ;
  assign rxdfetap10hold_in[4] = \<const0> ;
  assign rxdfetap10hold_in[3] = \<const0> ;
  assign rxdfetap10hold_in[2] = \<const0> ;
  assign rxdfetap10hold_in[1] = \<const0> ;
  assign rxdfetap10hold_in[0] = \<const0> ;
  assign rxdfetap11hold_in[7] = \<const0> ;
  assign rxdfetap11hold_in[6] = \<const0> ;
  assign rxdfetap11hold_in[5] = \<const0> ;
  assign rxdfetap11hold_in[4] = \<const0> ;
  assign rxdfetap11hold_in[3] = \<const0> ;
  assign rxdfetap11hold_in[2] = \<const0> ;
  assign rxdfetap11hold_in[1] = \<const0> ;
  assign rxdfetap11hold_in[0] = \<const0> ;
  assign rxdfetap12hold_in[7] = \<const0> ;
  assign rxdfetap12hold_in[6] = \<const0> ;
  assign rxdfetap12hold_in[5] = \<const0> ;
  assign rxdfetap12hold_in[4] = \<const0> ;
  assign rxdfetap12hold_in[3] = \<const0> ;
  assign rxdfetap12hold_in[2] = \<const0> ;
  assign rxdfetap12hold_in[1] = \<const0> ;
  assign rxdfetap12hold_in[0] = \<const0> ;
  assign rxdfetap13hold_in[7] = \<const0> ;
  assign rxdfetap13hold_in[6] = \<const0> ;
  assign rxdfetap13hold_in[5] = \<const0> ;
  assign rxdfetap13hold_in[4] = \<const0> ;
  assign rxdfetap13hold_in[3] = \<const0> ;
  assign rxdfetap13hold_in[2] = \<const0> ;
  assign rxdfetap13hold_in[1] = \<const0> ;
  assign rxdfetap13hold_in[0] = \<const0> ;
  assign rxdfetap14hold_in[7] = \<const0> ;
  assign rxdfetap14hold_in[6] = \<const0> ;
  assign rxdfetap14hold_in[5] = \<const0> ;
  assign rxdfetap14hold_in[4] = \<const0> ;
  assign rxdfetap14hold_in[3] = \<const0> ;
  assign rxdfetap14hold_in[2] = \<const0> ;
  assign rxdfetap14hold_in[1] = \<const0> ;
  assign rxdfetap14hold_in[0] = \<const0> ;
  assign rxdfetap15hold_in[7] = \<const0> ;
  assign rxdfetap15hold_in[6] = \<const0> ;
  assign rxdfetap15hold_in[5] = \<const0> ;
  assign rxdfetap15hold_in[4] = \<const0> ;
  assign rxdfetap15hold_in[3] = \<const0> ;
  assign rxdfetap15hold_in[2] = \<const0> ;
  assign rxdfetap15hold_in[1] = \<const0> ;
  assign rxdfetap15hold_in[0] = \<const0> ;
  assign rxdfetap2hold_in[7] = \<const0> ;
  assign rxdfetap2hold_in[6] = \<const0> ;
  assign rxdfetap2hold_in[5] = \<const0> ;
  assign rxdfetap2hold_in[4] = \<const0> ;
  assign rxdfetap2hold_in[3] = \<const0> ;
  assign rxdfetap2hold_in[2] = \<const0> ;
  assign rxdfetap2hold_in[1] = \<const0> ;
  assign rxdfetap2hold_in[0] = \<const0> ;
  assign rxdfetap3hold_in[7] = \<const0> ;
  assign rxdfetap3hold_in[6] = \<const0> ;
  assign rxdfetap3hold_in[5] = \<const0> ;
  assign rxdfetap3hold_in[4] = \<const0> ;
  assign rxdfetap3hold_in[3] = \<const0> ;
  assign rxdfetap3hold_in[2] = \<const0> ;
  assign rxdfetap3hold_in[1] = \<const0> ;
  assign rxdfetap3hold_in[0] = \<const0> ;
  assign rxdfetap4hold_in[7] = \<const0> ;
  assign rxdfetap4hold_in[6] = \<const0> ;
  assign rxdfetap4hold_in[5] = \<const0> ;
  assign rxdfetap4hold_in[4] = \<const0> ;
  assign rxdfetap4hold_in[3] = \<const0> ;
  assign rxdfetap4hold_in[2] = \<const0> ;
  assign rxdfetap4hold_in[1] = \<const0> ;
  assign rxdfetap4hold_in[0] = \<const0> ;
  assign rxdfetap5hold_in[7] = \<const0> ;
  assign rxdfetap5hold_in[6] = \<const0> ;
  assign rxdfetap5hold_in[5] = \<const0> ;
  assign rxdfetap5hold_in[4] = \<const0> ;
  assign rxdfetap5hold_in[3] = \<const0> ;
  assign rxdfetap5hold_in[2] = \<const0> ;
  assign rxdfetap5hold_in[1] = \<const0> ;
  assign rxdfetap5hold_in[0] = \<const0> ;
  assign rxdfetap6hold_in[7] = \<const0> ;
  assign rxdfetap6hold_in[6] = \<const0> ;
  assign rxdfetap6hold_in[5] = \<const0> ;
  assign rxdfetap6hold_in[4] = \<const0> ;
  assign rxdfetap6hold_in[3] = \<const0> ;
  assign rxdfetap6hold_in[2] = \<const0> ;
  assign rxdfetap6hold_in[1] = \<const0> ;
  assign rxdfetap6hold_in[0] = \<const0> ;
  assign rxdfetap7hold_in[7] = \<const0> ;
  assign rxdfetap7hold_in[6] = \<const0> ;
  assign rxdfetap7hold_in[5] = \<const0> ;
  assign rxdfetap7hold_in[4] = \<const0> ;
  assign rxdfetap7hold_in[3] = \<const0> ;
  assign rxdfetap7hold_in[2] = \<const0> ;
  assign rxdfetap7hold_in[1] = \<const0> ;
  assign rxdfetap7hold_in[0] = \<const0> ;
  assign rxdfetap8hold_in[7] = \<const0> ;
  assign rxdfetap8hold_in[6] = \<const0> ;
  assign rxdfetap8hold_in[5] = \<const0> ;
  assign rxdfetap8hold_in[4] = \<const0> ;
  assign rxdfetap8hold_in[3] = \<const0> ;
  assign rxdfetap8hold_in[2] = \<const0> ;
  assign rxdfetap8hold_in[1] = \<const0> ;
  assign rxdfetap8hold_in[0] = \<const0> ;
  assign rxdfetap9hold_in[7] = \<const0> ;
  assign rxdfetap9hold_in[6] = \<const0> ;
  assign rxdfetap9hold_in[5] = \<const0> ;
  assign rxdfetap9hold_in[4] = \<const0> ;
  assign rxdfetap9hold_in[3] = \<const0> ;
  assign rxdfetap9hold_in[2] = \<const0> ;
  assign rxdfetap9hold_in[1] = \<const0> ;
  assign rxdfetap9hold_in[0] = \<const0> ;
  assign rxdfeuthold_in[7] = \<const0> ;
  assign rxdfeuthold_in[6] = \<const0> ;
  assign rxdfeuthold_in[5] = \<const0> ;
  assign rxdfeuthold_in[4] = \<const0> ;
  assign rxdfeuthold_in[3] = \<const0> ;
  assign rxdfeuthold_in[2] = \<const0> ;
  assign rxdfeuthold_in[1] = \<const0> ;
  assign rxdfeuthold_in[0] = \<const0> ;
  assign rxdfevphold_in[7] = \<const0> ;
  assign rxdfevphold_in[6] = \<const0> ;
  assign rxdfevphold_in[5] = \<const0> ;
  assign rxdfevphold_in[4] = \<const0> ;
  assign rxdfevphold_in[3] = \<const0> ;
  assign rxdfevphold_in[2] = \<const0> ;
  assign rxdfevphold_in[1] = \<const0> ;
  assign rxdfevphold_in[0] = \<const0> ;
  assign rxlpmen_in[7] = \<const0> ;
  assign rxlpmen_in[6] = \<const0> ;
  assign rxlpmen_in[5] = \<const0> ;
  assign rxlpmen_in[4] = \<const0> ;
  assign rxlpmen_in[3] = \<const0> ;
  assign rxlpmen_in[2] = \<const0> ;
  assign rxlpmen_in[1] = \<const0> ;
  assign rxlpmen_in[0] = \<const0> ;
  assign rxlpmgchold_in[7] = \<const0> ;
  assign rxlpmgchold_in[6] = \<const0> ;
  assign rxlpmgchold_in[5] = \<const0> ;
  assign rxlpmgchold_in[4] = \<const0> ;
  assign rxlpmgchold_in[3] = \<const0> ;
  assign rxlpmgchold_in[2] = \<const0> ;
  assign rxlpmgchold_in[1] = \<const0> ;
  assign rxlpmgchold_in[0] = \<const0> ;
  assign rxlpmhfhold_in[7] = \<const0> ;
  assign rxlpmhfhold_in[6] = \<const0> ;
  assign rxlpmhfhold_in[5] = \<const0> ;
  assign rxlpmhfhold_in[4] = \<const0> ;
  assign rxlpmhfhold_in[3] = \<const0> ;
  assign rxlpmhfhold_in[2] = \<const0> ;
  assign rxlpmhfhold_in[1] = \<const0> ;
  assign rxlpmhfhold_in[0] = \<const0> ;
  assign rxlpmlfhold_in[7] = \<const0> ;
  assign rxlpmlfhold_in[6] = \<const0> ;
  assign rxlpmlfhold_in[5] = \<const0> ;
  assign rxlpmlfhold_in[4] = \<const0> ;
  assign rxlpmlfhold_in[3] = \<const0> ;
  assign rxlpmlfhold_in[2] = \<const0> ;
  assign rxlpmlfhold_in[1] = \<const0> ;
  assign rxlpmlfhold_in[0] = \<const0> ;
  assign rxlpmoshold_in[7] = \<const0> ;
  assign rxlpmoshold_in[6] = \<const0> ;
  assign rxlpmoshold_in[5] = \<const0> ;
  assign rxlpmoshold_in[4] = \<const0> ;
  assign rxlpmoshold_in[3] = \<const0> ;
  assign rxlpmoshold_in[2] = \<const0> ;
  assign rxlpmoshold_in[1] = \<const0> ;
  assign rxlpmoshold_in[0] = \<const0> ;
  assign rxmcommaalignen_in[7] = \<const0> ;
  assign rxmcommaalignen_in[6] = \<const0> ;
  assign rxmcommaalignen_in[5] = \<const0> ;
  assign rxmcommaalignen_in[4] = \<const0> ;
  assign rxmcommaalignen_in[3] = \<const0> ;
  assign rxmcommaalignen_in[2] = \<const0> ;
  assign rxmcommaalignen_in[1] = \<const0> ;
  assign rxmcommaalignen_in[0] = \<const0> ;
  assign rxoshold_in[7] = \<const0> ;
  assign rxoshold_in[6] = \<const0> ;
  assign rxoshold_in[5] = \<const0> ;
  assign rxoshold_in[4] = \<const0> ;
  assign rxoshold_in[3] = \<const0> ;
  assign rxoshold_in[2] = \<const0> ;
  assign rxoshold_in[1] = \<const0> ;
  assign rxoshold_in[0] = \<const0> ;
  assign rxpcommaalignen_in[7] = \<const0> ;
  assign rxpcommaalignen_in[6] = \<const0> ;
  assign rxpcommaalignen_in[5] = \<const0> ;
  assign rxpcommaalignen_in[4] = \<const0> ;
  assign rxpcommaalignen_in[3] = \<const0> ;
  assign rxpcommaalignen_in[2] = \<const0> ;
  assign rxpcommaalignen_in[1] = \<const0> ;
  assign rxpcommaalignen_in[0] = \<const0> ;
  assign rxpd_in[15] = \<const0> ;
  assign rxpd_in[14] = \<const0> ;
  assign rxpd_in[13] = \<const0> ;
  assign rxpd_in[12] = \<const0> ;
  assign rxpd_in[11] = \<const0> ;
  assign rxpd_in[10] = \<const0> ;
  assign rxpd_in[9] = \<const0> ;
  assign rxpd_in[8] = \<const0> ;
  assign rxpd_in[7] = \<const0> ;
  assign rxpd_in[6] = \<const0> ;
  assign rxpd_in[5] = \<const0> ;
  assign rxpd_in[4] = \<const0> ;
  assign rxpd_in[3] = \<const0> ;
  assign rxpd_in[2] = \<const0> ;
  assign rxpd_in[1] = \<const0> ;
  assign rxpd_in[0] = \<const0> ;
  assign rxpolarity_in[7] = \<const0> ;
  assign rxpolarity_in[6] = \<const0> ;
  assign rxpolarity_in[5] = \<const0> ;
  assign rxpolarity_in[4] = \<const0> ;
  assign rxpolarity_in[3] = \<const0> ;
  assign rxpolarity_in[2] = \<const0> ;
  assign rxpolarity_in[1] = \<const0> ;
  assign rxpolarity_in[0] = \<const0> ;
  assign rxprbscntreset_in[7] = \<const0> ;
  assign rxprbscntreset_in[6] = \<const0> ;
  assign rxprbscntreset_in[5] = \<const0> ;
  assign rxprbscntreset_in[4] = \<const0> ;
  assign rxprbscntreset_in[3] = \<const0> ;
  assign rxprbscntreset_in[2] = \<const0> ;
  assign rxprbscntreset_in[1] = \<const0> ;
  assign rxprbscntreset_in[0] = \<const0> ;
  assign rxprbssel_in[31] = \<const0> ;
  assign rxprbssel_in[30] = \<const0> ;
  assign rxprbssel_in[29] = \<const0> ;
  assign rxprbssel_in[28] = \<const0> ;
  assign rxprbssel_in[27] = \<const0> ;
  assign rxprbssel_in[26] = \<const0> ;
  assign rxprbssel_in[25] = \<const0> ;
  assign rxprbssel_in[24] = \<const0> ;
  assign rxprbssel_in[23] = \<const0> ;
  assign rxprbssel_in[22] = \<const0> ;
  assign rxprbssel_in[21] = \<const0> ;
  assign rxprbssel_in[20] = \<const0> ;
  assign rxprbssel_in[19] = \<const0> ;
  assign rxprbssel_in[18] = \<const0> ;
  assign rxprbssel_in[17] = \<const0> ;
  assign rxprbssel_in[16] = \<const0> ;
  assign rxprbssel_in[15] = \<const0> ;
  assign rxprbssel_in[14] = \<const0> ;
  assign rxprbssel_in[13] = \<const0> ;
  assign rxprbssel_in[12] = \<const0> ;
  assign rxprbssel_in[11] = \<const0> ;
  assign rxprbssel_in[10] = \<const0> ;
  assign rxprbssel_in[9] = \<const0> ;
  assign rxprbssel_in[8] = \<const0> ;
  assign rxprbssel_in[7] = \<const0> ;
  assign rxprbssel_in[6] = \<const0> ;
  assign rxprbssel_in[5] = \<const0> ;
  assign rxprbssel_in[4] = \<const0> ;
  assign rxprbssel_in[3] = \<const0> ;
  assign rxprbssel_in[2] = \<const0> ;
  assign rxprbssel_in[1] = \<const0> ;
  assign rxprbssel_in[0] = \<const0> ;
  assign rxprogdivreset_in[7] = \<const0> ;
  assign rxprogdivreset_in[6] = \<const0> ;
  assign rxprogdivreset_in[5] = \<const0> ;
  assign rxprogdivreset_in[4] = \<const0> ;
  assign rxprogdivreset_in[3] = \<const0> ;
  assign rxprogdivreset_in[2] = \<const0> ;
  assign rxprogdivreset_in[1] = \<const0> ;
  assign rxprogdivreset_in[0] = \<const0> ;
  assign rxrate_in[23] = \<const0> ;
  assign rxrate_in[22] = \<const0> ;
  assign rxrate_in[21] = \<const0> ;
  assign rxrate_in[20] = \<const0> ;
  assign rxrate_in[19] = \<const0> ;
  assign rxrate_in[18] = \<const0> ;
  assign rxrate_in[17] = \<const0> ;
  assign rxrate_in[16] = \<const0> ;
  assign rxrate_in[15] = \<const0> ;
  assign rxrate_in[14] = \<const0> ;
  assign rxrate_in[13] = \<const0> ;
  assign rxrate_in[12] = \<const0> ;
  assign rxrate_in[11] = \<const0> ;
  assign rxrate_in[10] = \<const0> ;
  assign rxrate_in[9] = \<const0> ;
  assign rxrate_in[8] = \<const0> ;
  assign rxrate_in[7] = \<const0> ;
  assign rxrate_in[6] = \<const0> ;
  assign rxrate_in[5] = \<const0> ;
  assign rxrate_in[4] = \<const0> ;
  assign rxrate_in[3] = \<const0> ;
  assign rxrate_in[2] = \<const0> ;
  assign rxrate_in[1] = \<const0> ;
  assign rxrate_in[0] = \<const0> ;
  assign rxratemode_in[7] = \<const0> ;
  assign rxratemode_in[6] = \<const0> ;
  assign rxratemode_in[5] = \<const0> ;
  assign rxratemode_in[4] = \<const0> ;
  assign rxratemode_in[3] = \<const0> ;
  assign rxratemode_in[2] = \<const0> ;
  assign rxratemode_in[1] = \<const0> ;
  assign rxratemode_in[0] = \<const0> ;
  assign rxslide_in[7] = \<const0> ;
  assign rxslide_in[6] = \<const0> ;
  assign rxslide_in[5] = \<const0> ;
  assign rxslide_in[4] = \<const0> ;
  assign rxslide_in[3] = \<const0> ;
  assign rxslide_in[2] = \<const0> ;
  assign rxslide_in[1] = \<const0> ;
  assign rxslide_in[0] = \<const0> ;
  assign rxuserrdy_in[7] = \<const0> ;
  assign rxuserrdy_in[6] = \<const0> ;
  assign rxuserrdy_in[5] = \<const0> ;
  assign rxuserrdy_in[4] = \<const0> ;
  assign rxuserrdy_in[3] = \<const0> ;
  assign rxuserrdy_in[2] = \<const0> ;
  assign rxuserrdy_in[1] = \<const0> ;
  assign rxuserrdy_in[0] = \<const0> ;
  assign rxusrclk2_in[7] = \<const0> ;
  assign rxusrclk2_in[6] = \<const0> ;
  assign rxusrclk2_in[5] = \<const0> ;
  assign rxusrclk2_in[4] = \<const0> ;
  assign rxusrclk2_in[3] = \<const0> ;
  assign rxusrclk2_in[2] = \<const0> ;
  assign rxusrclk2_in[1] = \<const0> ;
  assign rxusrclk2_in[0] = \<const0> ;
  assign rxusrclk_in[7] = \<const0> ;
  assign rxusrclk_in[6] = \<const0> ;
  assign rxusrclk_in[5] = \<const0> ;
  assign rxusrclk_in[4] = \<const0> ;
  assign rxusrclk_in[3] = \<const0> ;
  assign rxusrclk_in[2] = \<const0> ;
  assign rxusrclk_in[1] = \<const0> ;
  assign rxusrclk_in[0] = \<const0> ;
  assign startup_cfgclk = \<const0> ;
  assign startup_cfgmclk = \<const0> ;
  assign startup_di[3] = \<const0> ;
  assign startup_di[2] = \<const0> ;
  assign startup_di[1] = \<const0> ;
  assign startup_di[0] = \<const0> ;
  assign startup_eos = \<const0> ;
  assign startup_preq = \<const0> ;
  assign tx8b10ben_in[7] = \<const0> ;
  assign tx8b10ben_in[6] = \<const0> ;
  assign tx8b10ben_in[5] = \<const0> ;
  assign tx8b10ben_in[4] = \<const0> ;
  assign tx8b10ben_in[3] = \<const0> ;
  assign tx8b10ben_in[2] = \<const0> ;
  assign tx8b10ben_in[1] = \<const0> ;
  assign tx8b10ben_in[0] = \<const0> ;
  assign txctrl0_in[127] = \<const0> ;
  assign txctrl0_in[126] = \<const0> ;
  assign txctrl0_in[125] = \<const0> ;
  assign txctrl0_in[124] = \<const0> ;
  assign txctrl0_in[123] = \<const0> ;
  assign txctrl0_in[122] = \<const0> ;
  assign txctrl0_in[121] = \<const0> ;
  assign txctrl0_in[120] = \<const0> ;
  assign txctrl0_in[119] = \<const0> ;
  assign txctrl0_in[118] = \<const0> ;
  assign txctrl0_in[117] = \<const0> ;
  assign txctrl0_in[116] = \<const0> ;
  assign txctrl0_in[115] = \<const0> ;
  assign txctrl0_in[114] = \<const0> ;
  assign txctrl0_in[113] = \<const0> ;
  assign txctrl0_in[112] = \<const0> ;
  assign txctrl0_in[111] = \<const0> ;
  assign txctrl0_in[110] = \<const0> ;
  assign txctrl0_in[109] = \<const0> ;
  assign txctrl0_in[108] = \<const0> ;
  assign txctrl0_in[107] = \<const0> ;
  assign txctrl0_in[106] = \<const0> ;
  assign txctrl0_in[105] = \<const0> ;
  assign txctrl0_in[104] = \<const0> ;
  assign txctrl0_in[103] = \<const0> ;
  assign txctrl0_in[102] = \<const0> ;
  assign txctrl0_in[101] = \<const0> ;
  assign txctrl0_in[100] = \<const0> ;
  assign txctrl0_in[99] = \<const0> ;
  assign txctrl0_in[98] = \<const0> ;
  assign txctrl0_in[97] = \<const0> ;
  assign txctrl0_in[96] = \<const0> ;
  assign txctrl0_in[95] = \<const0> ;
  assign txctrl0_in[94] = \<const0> ;
  assign txctrl0_in[93] = \<const0> ;
  assign txctrl0_in[92] = \<const0> ;
  assign txctrl0_in[91] = \<const0> ;
  assign txctrl0_in[90] = \<const0> ;
  assign txctrl0_in[89] = \<const0> ;
  assign txctrl0_in[88] = \<const0> ;
  assign txctrl0_in[87] = \<const0> ;
  assign txctrl0_in[86] = \<const0> ;
  assign txctrl0_in[85] = \<const0> ;
  assign txctrl0_in[84] = \<const0> ;
  assign txctrl0_in[83] = \<const0> ;
  assign txctrl0_in[82] = \<const0> ;
  assign txctrl0_in[81] = \<const0> ;
  assign txctrl0_in[80] = \<const0> ;
  assign txctrl0_in[79] = \<const0> ;
  assign txctrl0_in[78] = \<const0> ;
  assign txctrl0_in[77] = \<const0> ;
  assign txctrl0_in[76] = \<const0> ;
  assign txctrl0_in[75] = \<const0> ;
  assign txctrl0_in[74] = \<const0> ;
  assign txctrl0_in[73] = \<const0> ;
  assign txctrl0_in[72] = \<const0> ;
  assign txctrl0_in[71] = \<const0> ;
  assign txctrl0_in[70] = \<const0> ;
  assign txctrl0_in[69] = \<const0> ;
  assign txctrl0_in[68] = \<const0> ;
  assign txctrl0_in[67] = \<const0> ;
  assign txctrl0_in[66] = \<const0> ;
  assign txctrl0_in[65] = \<const0> ;
  assign txctrl0_in[64] = \<const0> ;
  assign txctrl0_in[63] = \<const0> ;
  assign txctrl0_in[62] = \<const0> ;
  assign txctrl0_in[61] = \<const0> ;
  assign txctrl0_in[60] = \<const0> ;
  assign txctrl0_in[59] = \<const0> ;
  assign txctrl0_in[58] = \<const0> ;
  assign txctrl0_in[57] = \<const0> ;
  assign txctrl0_in[56] = \<const0> ;
  assign txctrl0_in[55] = \<const0> ;
  assign txctrl0_in[54] = \<const0> ;
  assign txctrl0_in[53] = \<const0> ;
  assign txctrl0_in[52] = \<const0> ;
  assign txctrl0_in[51] = \<const0> ;
  assign txctrl0_in[50] = \<const0> ;
  assign txctrl0_in[49] = \<const0> ;
  assign txctrl0_in[48] = \<const0> ;
  assign txctrl0_in[47] = \<const0> ;
  assign txctrl0_in[46] = \<const0> ;
  assign txctrl0_in[45] = \<const0> ;
  assign txctrl0_in[44] = \<const0> ;
  assign txctrl0_in[43] = \<const0> ;
  assign txctrl0_in[42] = \<const0> ;
  assign txctrl0_in[41] = \<const0> ;
  assign txctrl0_in[40] = \<const0> ;
  assign txctrl0_in[39] = \<const0> ;
  assign txctrl0_in[38] = \<const0> ;
  assign txctrl0_in[37] = \<const0> ;
  assign txctrl0_in[36] = \<const0> ;
  assign txctrl0_in[35] = \<const0> ;
  assign txctrl0_in[34] = \<const0> ;
  assign txctrl0_in[33] = \<const0> ;
  assign txctrl0_in[32] = \<const0> ;
  assign txctrl0_in[31] = \<const0> ;
  assign txctrl0_in[30] = \<const0> ;
  assign txctrl0_in[29] = \<const0> ;
  assign txctrl0_in[28] = \<const0> ;
  assign txctrl0_in[27] = \<const0> ;
  assign txctrl0_in[26] = \<const0> ;
  assign txctrl0_in[25] = \<const0> ;
  assign txctrl0_in[24] = \<const0> ;
  assign txctrl0_in[23] = \<const0> ;
  assign txctrl0_in[22] = \<const0> ;
  assign txctrl0_in[21] = \<const0> ;
  assign txctrl0_in[20] = \<const0> ;
  assign txctrl0_in[19] = \<const0> ;
  assign txctrl0_in[18] = \<const0> ;
  assign txctrl0_in[17] = \<const0> ;
  assign txctrl0_in[16] = \<const0> ;
  assign txctrl0_in[15] = \<const0> ;
  assign txctrl0_in[14] = \<const0> ;
  assign txctrl0_in[13] = \<const0> ;
  assign txctrl0_in[12] = \<const0> ;
  assign txctrl0_in[11] = \<const0> ;
  assign txctrl0_in[10] = \<const0> ;
  assign txctrl0_in[9] = \<const0> ;
  assign txctrl0_in[8] = \<const0> ;
  assign txctrl0_in[7] = \<const0> ;
  assign txctrl0_in[6] = \<const0> ;
  assign txctrl0_in[5] = \<const0> ;
  assign txctrl0_in[4] = \<const0> ;
  assign txctrl0_in[3] = \<const0> ;
  assign txctrl0_in[2] = \<const0> ;
  assign txctrl0_in[1] = \<const0> ;
  assign txctrl0_in[0] = \<const0> ;
  assign txctrl1_in[127] = \<const0> ;
  assign txctrl1_in[126] = \<const0> ;
  assign txctrl1_in[125] = \<const0> ;
  assign txctrl1_in[124] = \<const0> ;
  assign txctrl1_in[123] = \<const0> ;
  assign txctrl1_in[122] = \<const0> ;
  assign txctrl1_in[121] = \<const0> ;
  assign txctrl1_in[120] = \<const0> ;
  assign txctrl1_in[119] = \<const0> ;
  assign txctrl1_in[118] = \<const0> ;
  assign txctrl1_in[117] = \<const0> ;
  assign txctrl1_in[116] = \<const0> ;
  assign txctrl1_in[115] = \<const0> ;
  assign txctrl1_in[114] = \<const0> ;
  assign txctrl1_in[113] = \<const0> ;
  assign txctrl1_in[112] = \<const0> ;
  assign txctrl1_in[111] = \<const0> ;
  assign txctrl1_in[110] = \<const0> ;
  assign txctrl1_in[109] = \<const0> ;
  assign txctrl1_in[108] = \<const0> ;
  assign txctrl1_in[107] = \<const0> ;
  assign txctrl1_in[106] = \<const0> ;
  assign txctrl1_in[105] = \<const0> ;
  assign txctrl1_in[104] = \<const0> ;
  assign txctrl1_in[103] = \<const0> ;
  assign txctrl1_in[102] = \<const0> ;
  assign txctrl1_in[101] = \<const0> ;
  assign txctrl1_in[100] = \<const0> ;
  assign txctrl1_in[99] = \<const0> ;
  assign txctrl1_in[98] = \<const0> ;
  assign txctrl1_in[97] = \<const0> ;
  assign txctrl1_in[96] = \<const0> ;
  assign txctrl1_in[95] = \<const0> ;
  assign txctrl1_in[94] = \<const0> ;
  assign txctrl1_in[93] = \<const0> ;
  assign txctrl1_in[92] = \<const0> ;
  assign txctrl1_in[91] = \<const0> ;
  assign txctrl1_in[90] = \<const0> ;
  assign txctrl1_in[89] = \<const0> ;
  assign txctrl1_in[88] = \<const0> ;
  assign txctrl1_in[87] = \<const0> ;
  assign txctrl1_in[86] = \<const0> ;
  assign txctrl1_in[85] = \<const0> ;
  assign txctrl1_in[84] = \<const0> ;
  assign txctrl1_in[83] = \<const0> ;
  assign txctrl1_in[82] = \<const0> ;
  assign txctrl1_in[81] = \<const0> ;
  assign txctrl1_in[80] = \<const0> ;
  assign txctrl1_in[79] = \<const0> ;
  assign txctrl1_in[78] = \<const0> ;
  assign txctrl1_in[77] = \<const0> ;
  assign txctrl1_in[76] = \<const0> ;
  assign txctrl1_in[75] = \<const0> ;
  assign txctrl1_in[74] = \<const0> ;
  assign txctrl1_in[73] = \<const0> ;
  assign txctrl1_in[72] = \<const0> ;
  assign txctrl1_in[71] = \<const0> ;
  assign txctrl1_in[70] = \<const0> ;
  assign txctrl1_in[69] = \<const0> ;
  assign txctrl1_in[68] = \<const0> ;
  assign txctrl1_in[67] = \<const0> ;
  assign txctrl1_in[66] = \<const0> ;
  assign txctrl1_in[65] = \<const0> ;
  assign txctrl1_in[64] = \<const0> ;
  assign txctrl1_in[63] = \<const0> ;
  assign txctrl1_in[62] = \<const0> ;
  assign txctrl1_in[61] = \<const0> ;
  assign txctrl1_in[60] = \<const0> ;
  assign txctrl1_in[59] = \<const0> ;
  assign txctrl1_in[58] = \<const0> ;
  assign txctrl1_in[57] = \<const0> ;
  assign txctrl1_in[56] = \<const0> ;
  assign txctrl1_in[55] = \<const0> ;
  assign txctrl1_in[54] = \<const0> ;
  assign txctrl1_in[53] = \<const0> ;
  assign txctrl1_in[52] = \<const0> ;
  assign txctrl1_in[51] = \<const0> ;
  assign txctrl1_in[50] = \<const0> ;
  assign txctrl1_in[49] = \<const0> ;
  assign txctrl1_in[48] = \<const0> ;
  assign txctrl1_in[47] = \<const0> ;
  assign txctrl1_in[46] = \<const0> ;
  assign txctrl1_in[45] = \<const0> ;
  assign txctrl1_in[44] = \<const0> ;
  assign txctrl1_in[43] = \<const0> ;
  assign txctrl1_in[42] = \<const0> ;
  assign txctrl1_in[41] = \<const0> ;
  assign txctrl1_in[40] = \<const0> ;
  assign txctrl1_in[39] = \<const0> ;
  assign txctrl1_in[38] = \<const0> ;
  assign txctrl1_in[37] = \<const0> ;
  assign txctrl1_in[36] = \<const0> ;
  assign txctrl1_in[35] = \<const0> ;
  assign txctrl1_in[34] = \<const0> ;
  assign txctrl1_in[33] = \<const0> ;
  assign txctrl1_in[32] = \<const0> ;
  assign txctrl1_in[31] = \<const0> ;
  assign txctrl1_in[30] = \<const0> ;
  assign txctrl1_in[29] = \<const0> ;
  assign txctrl1_in[28] = \<const0> ;
  assign txctrl1_in[27] = \<const0> ;
  assign txctrl1_in[26] = \<const0> ;
  assign txctrl1_in[25] = \<const0> ;
  assign txctrl1_in[24] = \<const0> ;
  assign txctrl1_in[23] = \<const0> ;
  assign txctrl1_in[22] = \<const0> ;
  assign txctrl1_in[21] = \<const0> ;
  assign txctrl1_in[20] = \<const0> ;
  assign txctrl1_in[19] = \<const0> ;
  assign txctrl1_in[18] = \<const0> ;
  assign txctrl1_in[17] = \<const0> ;
  assign txctrl1_in[16] = \<const0> ;
  assign txctrl1_in[15] = \<const0> ;
  assign txctrl1_in[14] = \<const0> ;
  assign txctrl1_in[13] = \<const0> ;
  assign txctrl1_in[12] = \<const0> ;
  assign txctrl1_in[11] = \<const0> ;
  assign txctrl1_in[10] = \<const0> ;
  assign txctrl1_in[9] = \<const0> ;
  assign txctrl1_in[8] = \<const0> ;
  assign txctrl1_in[7] = \<const0> ;
  assign txctrl1_in[6] = \<const0> ;
  assign txctrl1_in[5] = \<const0> ;
  assign txctrl1_in[4] = \<const0> ;
  assign txctrl1_in[3] = \<const0> ;
  assign txctrl1_in[2] = \<const0> ;
  assign txctrl1_in[1] = \<const0> ;
  assign txctrl1_in[0] = \<const0> ;
  assign txctrl2_in[63] = \<const0> ;
  assign txctrl2_in[62] = \<const0> ;
  assign txctrl2_in[61] = \<const0> ;
  assign txctrl2_in[60] = \<const0> ;
  assign txctrl2_in[59] = \<const0> ;
  assign txctrl2_in[58] = \<const0> ;
  assign txctrl2_in[57] = \<const0> ;
  assign txctrl2_in[56] = \<const0> ;
  assign txctrl2_in[55] = \<const0> ;
  assign txctrl2_in[54] = \<const0> ;
  assign txctrl2_in[53] = \<const0> ;
  assign txctrl2_in[52] = \<const0> ;
  assign txctrl2_in[51] = \<const0> ;
  assign txctrl2_in[50] = \<const0> ;
  assign txctrl2_in[49] = \<const0> ;
  assign txctrl2_in[48] = \<const0> ;
  assign txctrl2_in[47] = \<const0> ;
  assign txctrl2_in[46] = \<const0> ;
  assign txctrl2_in[45] = \<const0> ;
  assign txctrl2_in[44] = \<const0> ;
  assign txctrl2_in[43] = \<const0> ;
  assign txctrl2_in[42] = \<const0> ;
  assign txctrl2_in[41] = \<const0> ;
  assign txctrl2_in[40] = \<const0> ;
  assign txctrl2_in[39] = \<const0> ;
  assign txctrl2_in[38] = \<const0> ;
  assign txctrl2_in[37] = \<const0> ;
  assign txctrl2_in[36] = \<const0> ;
  assign txctrl2_in[35] = \<const0> ;
  assign txctrl2_in[34] = \<const0> ;
  assign txctrl2_in[33] = \<const0> ;
  assign txctrl2_in[32] = \<const0> ;
  assign txctrl2_in[31] = \<const0> ;
  assign txctrl2_in[30] = \<const0> ;
  assign txctrl2_in[29] = \<const0> ;
  assign txctrl2_in[28] = \<const0> ;
  assign txctrl2_in[27] = \<const0> ;
  assign txctrl2_in[26] = \<const0> ;
  assign txctrl2_in[25] = \<const0> ;
  assign txctrl2_in[24] = \<const0> ;
  assign txctrl2_in[23] = \<const0> ;
  assign txctrl2_in[22] = \<const0> ;
  assign txctrl2_in[21] = \<const0> ;
  assign txctrl2_in[20] = \<const0> ;
  assign txctrl2_in[19] = \<const0> ;
  assign txctrl2_in[18] = \<const0> ;
  assign txctrl2_in[17] = \<const0> ;
  assign txctrl2_in[16] = \<const0> ;
  assign txctrl2_in[15] = \<const0> ;
  assign txctrl2_in[14] = \<const0> ;
  assign txctrl2_in[13] = \<const0> ;
  assign txctrl2_in[12] = \<const0> ;
  assign txctrl2_in[11] = \<const0> ;
  assign txctrl2_in[10] = \<const0> ;
  assign txctrl2_in[9] = \<const0> ;
  assign txctrl2_in[8] = \<const0> ;
  assign txctrl2_in[7] = \<const0> ;
  assign txctrl2_in[6] = \<const0> ;
  assign txctrl2_in[5] = \<const0> ;
  assign txctrl2_in[4] = \<const0> ;
  assign txctrl2_in[3] = \<const0> ;
  assign txctrl2_in[2] = \<const0> ;
  assign txctrl2_in[1] = \<const0> ;
  assign txctrl2_in[0] = \<const0> ;
  assign txdata_in[1023] = \<const0> ;
  assign txdata_in[1022] = \<const0> ;
  assign txdata_in[1021] = \<const0> ;
  assign txdata_in[1020] = \<const0> ;
  assign txdata_in[1019] = \<const0> ;
  assign txdata_in[1018] = \<const0> ;
  assign txdata_in[1017] = \<const0> ;
  assign txdata_in[1016] = \<const0> ;
  assign txdata_in[1015] = \<const0> ;
  assign txdata_in[1014] = \<const0> ;
  assign txdata_in[1013] = \<const0> ;
  assign txdata_in[1012] = \<const0> ;
  assign txdata_in[1011] = \<const0> ;
  assign txdata_in[1010] = \<const0> ;
  assign txdata_in[1009] = \<const0> ;
  assign txdata_in[1008] = \<const0> ;
  assign txdata_in[1007] = \<const0> ;
  assign txdata_in[1006] = \<const0> ;
  assign txdata_in[1005] = \<const0> ;
  assign txdata_in[1004] = \<const0> ;
  assign txdata_in[1003] = \<const0> ;
  assign txdata_in[1002] = \<const0> ;
  assign txdata_in[1001] = \<const0> ;
  assign txdata_in[1000] = \<const0> ;
  assign txdata_in[999] = \<const0> ;
  assign txdata_in[998] = \<const0> ;
  assign txdata_in[997] = \<const0> ;
  assign txdata_in[996] = \<const0> ;
  assign txdata_in[995] = \<const0> ;
  assign txdata_in[994] = \<const0> ;
  assign txdata_in[993] = \<const0> ;
  assign txdata_in[992] = \<const0> ;
  assign txdata_in[991] = \<const0> ;
  assign txdata_in[990] = \<const0> ;
  assign txdata_in[989] = \<const0> ;
  assign txdata_in[988] = \<const0> ;
  assign txdata_in[987] = \<const0> ;
  assign txdata_in[986] = \<const0> ;
  assign txdata_in[985] = \<const0> ;
  assign txdata_in[984] = \<const0> ;
  assign txdata_in[983] = \<const0> ;
  assign txdata_in[982] = \<const0> ;
  assign txdata_in[981] = \<const0> ;
  assign txdata_in[980] = \<const0> ;
  assign txdata_in[979] = \<const0> ;
  assign txdata_in[978] = \<const0> ;
  assign txdata_in[977] = \<const0> ;
  assign txdata_in[976] = \<const0> ;
  assign txdata_in[975] = \<const0> ;
  assign txdata_in[974] = \<const0> ;
  assign txdata_in[973] = \<const0> ;
  assign txdata_in[972] = \<const0> ;
  assign txdata_in[971] = \<const0> ;
  assign txdata_in[970] = \<const0> ;
  assign txdata_in[969] = \<const0> ;
  assign txdata_in[968] = \<const0> ;
  assign txdata_in[967] = \<const0> ;
  assign txdata_in[966] = \<const0> ;
  assign txdata_in[965] = \<const0> ;
  assign txdata_in[964] = \<const0> ;
  assign txdata_in[963] = \<const0> ;
  assign txdata_in[962] = \<const0> ;
  assign txdata_in[961] = \<const0> ;
  assign txdata_in[960] = \<const0> ;
  assign txdata_in[959] = \<const0> ;
  assign txdata_in[958] = \<const0> ;
  assign txdata_in[957] = \<const0> ;
  assign txdata_in[956] = \<const0> ;
  assign txdata_in[955] = \<const0> ;
  assign txdata_in[954] = \<const0> ;
  assign txdata_in[953] = \<const0> ;
  assign txdata_in[952] = \<const0> ;
  assign txdata_in[951] = \<const0> ;
  assign txdata_in[950] = \<const0> ;
  assign txdata_in[949] = \<const0> ;
  assign txdata_in[948] = \<const0> ;
  assign txdata_in[947] = \<const0> ;
  assign txdata_in[946] = \<const0> ;
  assign txdata_in[945] = \<const0> ;
  assign txdata_in[944] = \<const0> ;
  assign txdata_in[943] = \<const0> ;
  assign txdata_in[942] = \<const0> ;
  assign txdata_in[941] = \<const0> ;
  assign txdata_in[940] = \<const0> ;
  assign txdata_in[939] = \<const0> ;
  assign txdata_in[938] = \<const0> ;
  assign txdata_in[937] = \<const0> ;
  assign txdata_in[936] = \<const0> ;
  assign txdata_in[935] = \<const0> ;
  assign txdata_in[934] = \<const0> ;
  assign txdata_in[933] = \<const0> ;
  assign txdata_in[932] = \<const0> ;
  assign txdata_in[931] = \<const0> ;
  assign txdata_in[930] = \<const0> ;
  assign txdata_in[929] = \<const0> ;
  assign txdata_in[928] = \<const0> ;
  assign txdata_in[927] = \<const0> ;
  assign txdata_in[926] = \<const0> ;
  assign txdata_in[925] = \<const0> ;
  assign txdata_in[924] = \<const0> ;
  assign txdata_in[923] = \<const0> ;
  assign txdata_in[922] = \<const0> ;
  assign txdata_in[921] = \<const0> ;
  assign txdata_in[920] = \<const0> ;
  assign txdata_in[919] = \<const0> ;
  assign txdata_in[918] = \<const0> ;
  assign txdata_in[917] = \<const0> ;
  assign txdata_in[916] = \<const0> ;
  assign txdata_in[915] = \<const0> ;
  assign txdata_in[914] = \<const0> ;
  assign txdata_in[913] = \<const0> ;
  assign txdata_in[912] = \<const0> ;
  assign txdata_in[911] = \<const0> ;
  assign txdata_in[910] = \<const0> ;
  assign txdata_in[909] = \<const0> ;
  assign txdata_in[908] = \<const0> ;
  assign txdata_in[907] = \<const0> ;
  assign txdata_in[906] = \<const0> ;
  assign txdata_in[905] = \<const0> ;
  assign txdata_in[904] = \<const0> ;
  assign txdata_in[903] = \<const0> ;
  assign txdata_in[902] = \<const0> ;
  assign txdata_in[901] = \<const0> ;
  assign txdata_in[900] = \<const0> ;
  assign txdata_in[899] = \<const0> ;
  assign txdata_in[898] = \<const0> ;
  assign txdata_in[897] = \<const0> ;
  assign txdata_in[896] = \<const0> ;
  assign txdata_in[895] = \<const0> ;
  assign txdata_in[894] = \<const0> ;
  assign txdata_in[893] = \<const0> ;
  assign txdata_in[892] = \<const0> ;
  assign txdata_in[891] = \<const0> ;
  assign txdata_in[890] = \<const0> ;
  assign txdata_in[889] = \<const0> ;
  assign txdata_in[888] = \<const0> ;
  assign txdata_in[887] = \<const0> ;
  assign txdata_in[886] = \<const0> ;
  assign txdata_in[885] = \<const0> ;
  assign txdata_in[884] = \<const0> ;
  assign txdata_in[883] = \<const0> ;
  assign txdata_in[882] = \<const0> ;
  assign txdata_in[881] = \<const0> ;
  assign txdata_in[880] = \<const0> ;
  assign txdata_in[879] = \<const0> ;
  assign txdata_in[878] = \<const0> ;
  assign txdata_in[877] = \<const0> ;
  assign txdata_in[876] = \<const0> ;
  assign txdata_in[875] = \<const0> ;
  assign txdata_in[874] = \<const0> ;
  assign txdata_in[873] = \<const0> ;
  assign txdata_in[872] = \<const0> ;
  assign txdata_in[871] = \<const0> ;
  assign txdata_in[870] = \<const0> ;
  assign txdata_in[869] = \<const0> ;
  assign txdata_in[868] = \<const0> ;
  assign txdata_in[867] = \<const0> ;
  assign txdata_in[866] = \<const0> ;
  assign txdata_in[865] = \<const0> ;
  assign txdata_in[864] = \<const0> ;
  assign txdata_in[863] = \<const0> ;
  assign txdata_in[862] = \<const0> ;
  assign txdata_in[861] = \<const0> ;
  assign txdata_in[860] = \<const0> ;
  assign txdata_in[859] = \<const0> ;
  assign txdata_in[858] = \<const0> ;
  assign txdata_in[857] = \<const0> ;
  assign txdata_in[856] = \<const0> ;
  assign txdata_in[855] = \<const0> ;
  assign txdata_in[854] = \<const0> ;
  assign txdata_in[853] = \<const0> ;
  assign txdata_in[852] = \<const0> ;
  assign txdata_in[851] = \<const0> ;
  assign txdata_in[850] = \<const0> ;
  assign txdata_in[849] = \<const0> ;
  assign txdata_in[848] = \<const0> ;
  assign txdata_in[847] = \<const0> ;
  assign txdata_in[846] = \<const0> ;
  assign txdata_in[845] = \<const0> ;
  assign txdata_in[844] = \<const0> ;
  assign txdata_in[843] = \<const0> ;
  assign txdata_in[842] = \<const0> ;
  assign txdata_in[841] = \<const0> ;
  assign txdata_in[840] = \<const0> ;
  assign txdata_in[839] = \<const0> ;
  assign txdata_in[838] = \<const0> ;
  assign txdata_in[837] = \<const0> ;
  assign txdata_in[836] = \<const0> ;
  assign txdata_in[835] = \<const0> ;
  assign txdata_in[834] = \<const0> ;
  assign txdata_in[833] = \<const0> ;
  assign txdata_in[832] = \<const0> ;
  assign txdata_in[831] = \<const0> ;
  assign txdata_in[830] = \<const0> ;
  assign txdata_in[829] = \<const0> ;
  assign txdata_in[828] = \<const0> ;
  assign txdata_in[827] = \<const0> ;
  assign txdata_in[826] = \<const0> ;
  assign txdata_in[825] = \<const0> ;
  assign txdata_in[824] = \<const0> ;
  assign txdata_in[823] = \<const0> ;
  assign txdata_in[822] = \<const0> ;
  assign txdata_in[821] = \<const0> ;
  assign txdata_in[820] = \<const0> ;
  assign txdata_in[819] = \<const0> ;
  assign txdata_in[818] = \<const0> ;
  assign txdata_in[817] = \<const0> ;
  assign txdata_in[816] = \<const0> ;
  assign txdata_in[815] = \<const0> ;
  assign txdata_in[814] = \<const0> ;
  assign txdata_in[813] = \<const0> ;
  assign txdata_in[812] = \<const0> ;
  assign txdata_in[811] = \<const0> ;
  assign txdata_in[810] = \<const0> ;
  assign txdata_in[809] = \<const0> ;
  assign txdata_in[808] = \<const0> ;
  assign txdata_in[807] = \<const0> ;
  assign txdata_in[806] = \<const0> ;
  assign txdata_in[805] = \<const0> ;
  assign txdata_in[804] = \<const0> ;
  assign txdata_in[803] = \<const0> ;
  assign txdata_in[802] = \<const0> ;
  assign txdata_in[801] = \<const0> ;
  assign txdata_in[800] = \<const0> ;
  assign txdata_in[799] = \<const0> ;
  assign txdata_in[798] = \<const0> ;
  assign txdata_in[797] = \<const0> ;
  assign txdata_in[796] = \<const0> ;
  assign txdata_in[795] = \<const0> ;
  assign txdata_in[794] = \<const0> ;
  assign txdata_in[793] = \<const0> ;
  assign txdata_in[792] = \<const0> ;
  assign txdata_in[791] = \<const0> ;
  assign txdata_in[790] = \<const0> ;
  assign txdata_in[789] = \<const0> ;
  assign txdata_in[788] = \<const0> ;
  assign txdata_in[787] = \<const0> ;
  assign txdata_in[786] = \<const0> ;
  assign txdata_in[785] = \<const0> ;
  assign txdata_in[784] = \<const0> ;
  assign txdata_in[783] = \<const0> ;
  assign txdata_in[782] = \<const0> ;
  assign txdata_in[781] = \<const0> ;
  assign txdata_in[780] = \<const0> ;
  assign txdata_in[779] = \<const0> ;
  assign txdata_in[778] = \<const0> ;
  assign txdata_in[777] = \<const0> ;
  assign txdata_in[776] = \<const0> ;
  assign txdata_in[775] = \<const0> ;
  assign txdata_in[774] = \<const0> ;
  assign txdata_in[773] = \<const0> ;
  assign txdata_in[772] = \<const0> ;
  assign txdata_in[771] = \<const0> ;
  assign txdata_in[770] = \<const0> ;
  assign txdata_in[769] = \<const0> ;
  assign txdata_in[768] = \<const0> ;
  assign txdata_in[767] = \<const0> ;
  assign txdata_in[766] = \<const0> ;
  assign txdata_in[765] = \<const0> ;
  assign txdata_in[764] = \<const0> ;
  assign txdata_in[763] = \<const0> ;
  assign txdata_in[762] = \<const0> ;
  assign txdata_in[761] = \<const0> ;
  assign txdata_in[760] = \<const0> ;
  assign txdata_in[759] = \<const0> ;
  assign txdata_in[758] = \<const0> ;
  assign txdata_in[757] = \<const0> ;
  assign txdata_in[756] = \<const0> ;
  assign txdata_in[755] = \<const0> ;
  assign txdata_in[754] = \<const0> ;
  assign txdata_in[753] = \<const0> ;
  assign txdata_in[752] = \<const0> ;
  assign txdata_in[751] = \<const0> ;
  assign txdata_in[750] = \<const0> ;
  assign txdata_in[749] = \<const0> ;
  assign txdata_in[748] = \<const0> ;
  assign txdata_in[747] = \<const0> ;
  assign txdata_in[746] = \<const0> ;
  assign txdata_in[745] = \<const0> ;
  assign txdata_in[744] = \<const0> ;
  assign txdata_in[743] = \<const0> ;
  assign txdata_in[742] = \<const0> ;
  assign txdata_in[741] = \<const0> ;
  assign txdata_in[740] = \<const0> ;
  assign txdata_in[739] = \<const0> ;
  assign txdata_in[738] = \<const0> ;
  assign txdata_in[737] = \<const0> ;
  assign txdata_in[736] = \<const0> ;
  assign txdata_in[735] = \<const0> ;
  assign txdata_in[734] = \<const0> ;
  assign txdata_in[733] = \<const0> ;
  assign txdata_in[732] = \<const0> ;
  assign txdata_in[731] = \<const0> ;
  assign txdata_in[730] = \<const0> ;
  assign txdata_in[729] = \<const0> ;
  assign txdata_in[728] = \<const0> ;
  assign txdata_in[727] = \<const0> ;
  assign txdata_in[726] = \<const0> ;
  assign txdata_in[725] = \<const0> ;
  assign txdata_in[724] = \<const0> ;
  assign txdata_in[723] = \<const0> ;
  assign txdata_in[722] = \<const0> ;
  assign txdata_in[721] = \<const0> ;
  assign txdata_in[720] = \<const0> ;
  assign txdata_in[719] = \<const0> ;
  assign txdata_in[718] = \<const0> ;
  assign txdata_in[717] = \<const0> ;
  assign txdata_in[716] = \<const0> ;
  assign txdata_in[715] = \<const0> ;
  assign txdata_in[714] = \<const0> ;
  assign txdata_in[713] = \<const0> ;
  assign txdata_in[712] = \<const0> ;
  assign txdata_in[711] = \<const0> ;
  assign txdata_in[710] = \<const0> ;
  assign txdata_in[709] = \<const0> ;
  assign txdata_in[708] = \<const0> ;
  assign txdata_in[707] = \<const0> ;
  assign txdata_in[706] = \<const0> ;
  assign txdata_in[705] = \<const0> ;
  assign txdata_in[704] = \<const0> ;
  assign txdata_in[703] = \<const0> ;
  assign txdata_in[702] = \<const0> ;
  assign txdata_in[701] = \<const0> ;
  assign txdata_in[700] = \<const0> ;
  assign txdata_in[699] = \<const0> ;
  assign txdata_in[698] = \<const0> ;
  assign txdata_in[697] = \<const0> ;
  assign txdata_in[696] = \<const0> ;
  assign txdata_in[695] = \<const0> ;
  assign txdata_in[694] = \<const0> ;
  assign txdata_in[693] = \<const0> ;
  assign txdata_in[692] = \<const0> ;
  assign txdata_in[691] = \<const0> ;
  assign txdata_in[690] = \<const0> ;
  assign txdata_in[689] = \<const0> ;
  assign txdata_in[688] = \<const0> ;
  assign txdata_in[687] = \<const0> ;
  assign txdata_in[686] = \<const0> ;
  assign txdata_in[685] = \<const0> ;
  assign txdata_in[684] = \<const0> ;
  assign txdata_in[683] = \<const0> ;
  assign txdata_in[682] = \<const0> ;
  assign txdata_in[681] = \<const0> ;
  assign txdata_in[680] = \<const0> ;
  assign txdata_in[679] = \<const0> ;
  assign txdata_in[678] = \<const0> ;
  assign txdata_in[677] = \<const0> ;
  assign txdata_in[676] = \<const0> ;
  assign txdata_in[675] = \<const0> ;
  assign txdata_in[674] = \<const0> ;
  assign txdata_in[673] = \<const0> ;
  assign txdata_in[672] = \<const0> ;
  assign txdata_in[671] = \<const0> ;
  assign txdata_in[670] = \<const0> ;
  assign txdata_in[669] = \<const0> ;
  assign txdata_in[668] = \<const0> ;
  assign txdata_in[667] = \<const0> ;
  assign txdata_in[666] = \<const0> ;
  assign txdata_in[665] = \<const0> ;
  assign txdata_in[664] = \<const0> ;
  assign txdata_in[663] = \<const0> ;
  assign txdata_in[662] = \<const0> ;
  assign txdata_in[661] = \<const0> ;
  assign txdata_in[660] = \<const0> ;
  assign txdata_in[659] = \<const0> ;
  assign txdata_in[658] = \<const0> ;
  assign txdata_in[657] = \<const0> ;
  assign txdata_in[656] = \<const0> ;
  assign txdata_in[655] = \<const0> ;
  assign txdata_in[654] = \<const0> ;
  assign txdata_in[653] = \<const0> ;
  assign txdata_in[652] = \<const0> ;
  assign txdata_in[651] = \<const0> ;
  assign txdata_in[650] = \<const0> ;
  assign txdata_in[649] = \<const0> ;
  assign txdata_in[648] = \<const0> ;
  assign txdata_in[647] = \<const0> ;
  assign txdata_in[646] = \<const0> ;
  assign txdata_in[645] = \<const0> ;
  assign txdata_in[644] = \<const0> ;
  assign txdata_in[643] = \<const0> ;
  assign txdata_in[642] = \<const0> ;
  assign txdata_in[641] = \<const0> ;
  assign txdata_in[640] = \<const0> ;
  assign txdata_in[639] = \<const0> ;
  assign txdata_in[638] = \<const0> ;
  assign txdata_in[637] = \<const0> ;
  assign txdata_in[636] = \<const0> ;
  assign txdata_in[635] = \<const0> ;
  assign txdata_in[634] = \<const0> ;
  assign txdata_in[633] = \<const0> ;
  assign txdata_in[632] = \<const0> ;
  assign txdata_in[631] = \<const0> ;
  assign txdata_in[630] = \<const0> ;
  assign txdata_in[629] = \<const0> ;
  assign txdata_in[628] = \<const0> ;
  assign txdata_in[627] = \<const0> ;
  assign txdata_in[626] = \<const0> ;
  assign txdata_in[625] = \<const0> ;
  assign txdata_in[624] = \<const0> ;
  assign txdata_in[623] = \<const0> ;
  assign txdata_in[622] = \<const0> ;
  assign txdata_in[621] = \<const0> ;
  assign txdata_in[620] = \<const0> ;
  assign txdata_in[619] = \<const0> ;
  assign txdata_in[618] = \<const0> ;
  assign txdata_in[617] = \<const0> ;
  assign txdata_in[616] = \<const0> ;
  assign txdata_in[615] = \<const0> ;
  assign txdata_in[614] = \<const0> ;
  assign txdata_in[613] = \<const0> ;
  assign txdata_in[612] = \<const0> ;
  assign txdata_in[611] = \<const0> ;
  assign txdata_in[610] = \<const0> ;
  assign txdata_in[609] = \<const0> ;
  assign txdata_in[608] = \<const0> ;
  assign txdata_in[607] = \<const0> ;
  assign txdata_in[606] = \<const0> ;
  assign txdata_in[605] = \<const0> ;
  assign txdata_in[604] = \<const0> ;
  assign txdata_in[603] = \<const0> ;
  assign txdata_in[602] = \<const0> ;
  assign txdata_in[601] = \<const0> ;
  assign txdata_in[600] = \<const0> ;
  assign txdata_in[599] = \<const0> ;
  assign txdata_in[598] = \<const0> ;
  assign txdata_in[597] = \<const0> ;
  assign txdata_in[596] = \<const0> ;
  assign txdata_in[595] = \<const0> ;
  assign txdata_in[594] = \<const0> ;
  assign txdata_in[593] = \<const0> ;
  assign txdata_in[592] = \<const0> ;
  assign txdata_in[591] = \<const0> ;
  assign txdata_in[590] = \<const0> ;
  assign txdata_in[589] = \<const0> ;
  assign txdata_in[588] = \<const0> ;
  assign txdata_in[587] = \<const0> ;
  assign txdata_in[586] = \<const0> ;
  assign txdata_in[585] = \<const0> ;
  assign txdata_in[584] = \<const0> ;
  assign txdata_in[583] = \<const0> ;
  assign txdata_in[582] = \<const0> ;
  assign txdata_in[581] = \<const0> ;
  assign txdata_in[580] = \<const0> ;
  assign txdata_in[579] = \<const0> ;
  assign txdata_in[578] = \<const0> ;
  assign txdata_in[577] = \<const0> ;
  assign txdata_in[576] = \<const0> ;
  assign txdata_in[575] = \<const0> ;
  assign txdata_in[574] = \<const0> ;
  assign txdata_in[573] = \<const0> ;
  assign txdata_in[572] = \<const0> ;
  assign txdata_in[571] = \<const0> ;
  assign txdata_in[570] = \<const0> ;
  assign txdata_in[569] = \<const0> ;
  assign txdata_in[568] = \<const0> ;
  assign txdata_in[567] = \<const0> ;
  assign txdata_in[566] = \<const0> ;
  assign txdata_in[565] = \<const0> ;
  assign txdata_in[564] = \<const0> ;
  assign txdata_in[563] = \<const0> ;
  assign txdata_in[562] = \<const0> ;
  assign txdata_in[561] = \<const0> ;
  assign txdata_in[560] = \<const0> ;
  assign txdata_in[559] = \<const0> ;
  assign txdata_in[558] = \<const0> ;
  assign txdata_in[557] = \<const0> ;
  assign txdata_in[556] = \<const0> ;
  assign txdata_in[555] = \<const0> ;
  assign txdata_in[554] = \<const0> ;
  assign txdata_in[553] = \<const0> ;
  assign txdata_in[552] = \<const0> ;
  assign txdata_in[551] = \<const0> ;
  assign txdata_in[550] = \<const0> ;
  assign txdata_in[549] = \<const0> ;
  assign txdata_in[548] = \<const0> ;
  assign txdata_in[547] = \<const0> ;
  assign txdata_in[546] = \<const0> ;
  assign txdata_in[545] = \<const0> ;
  assign txdata_in[544] = \<const0> ;
  assign txdata_in[543] = \<const0> ;
  assign txdata_in[542] = \<const0> ;
  assign txdata_in[541] = \<const0> ;
  assign txdata_in[540] = \<const0> ;
  assign txdata_in[539] = \<const0> ;
  assign txdata_in[538] = \<const0> ;
  assign txdata_in[537] = \<const0> ;
  assign txdata_in[536] = \<const0> ;
  assign txdata_in[535] = \<const0> ;
  assign txdata_in[534] = \<const0> ;
  assign txdata_in[533] = \<const0> ;
  assign txdata_in[532] = \<const0> ;
  assign txdata_in[531] = \<const0> ;
  assign txdata_in[530] = \<const0> ;
  assign txdata_in[529] = \<const0> ;
  assign txdata_in[528] = \<const0> ;
  assign txdata_in[527] = \<const0> ;
  assign txdata_in[526] = \<const0> ;
  assign txdata_in[525] = \<const0> ;
  assign txdata_in[524] = \<const0> ;
  assign txdata_in[523] = \<const0> ;
  assign txdata_in[522] = \<const0> ;
  assign txdata_in[521] = \<const0> ;
  assign txdata_in[520] = \<const0> ;
  assign txdata_in[519] = \<const0> ;
  assign txdata_in[518] = \<const0> ;
  assign txdata_in[517] = \<const0> ;
  assign txdata_in[516] = \<const0> ;
  assign txdata_in[515] = \<const0> ;
  assign txdata_in[514] = \<const0> ;
  assign txdata_in[513] = \<const0> ;
  assign txdata_in[512] = \<const0> ;
  assign txdata_in[511] = \<const0> ;
  assign txdata_in[510] = \<const0> ;
  assign txdata_in[509] = \<const0> ;
  assign txdata_in[508] = \<const0> ;
  assign txdata_in[507] = \<const0> ;
  assign txdata_in[506] = \<const0> ;
  assign txdata_in[505] = \<const0> ;
  assign txdata_in[504] = \<const0> ;
  assign txdata_in[503] = \<const0> ;
  assign txdata_in[502] = \<const0> ;
  assign txdata_in[501] = \<const0> ;
  assign txdata_in[500] = \<const0> ;
  assign txdata_in[499] = \<const0> ;
  assign txdata_in[498] = \<const0> ;
  assign txdata_in[497] = \<const0> ;
  assign txdata_in[496] = \<const0> ;
  assign txdata_in[495] = \<const0> ;
  assign txdata_in[494] = \<const0> ;
  assign txdata_in[493] = \<const0> ;
  assign txdata_in[492] = \<const0> ;
  assign txdata_in[491] = \<const0> ;
  assign txdata_in[490] = \<const0> ;
  assign txdata_in[489] = \<const0> ;
  assign txdata_in[488] = \<const0> ;
  assign txdata_in[487] = \<const0> ;
  assign txdata_in[486] = \<const0> ;
  assign txdata_in[485] = \<const0> ;
  assign txdata_in[484] = \<const0> ;
  assign txdata_in[483] = \<const0> ;
  assign txdata_in[482] = \<const0> ;
  assign txdata_in[481] = \<const0> ;
  assign txdata_in[480] = \<const0> ;
  assign txdata_in[479] = \<const0> ;
  assign txdata_in[478] = \<const0> ;
  assign txdata_in[477] = \<const0> ;
  assign txdata_in[476] = \<const0> ;
  assign txdata_in[475] = \<const0> ;
  assign txdata_in[474] = \<const0> ;
  assign txdata_in[473] = \<const0> ;
  assign txdata_in[472] = \<const0> ;
  assign txdata_in[471] = \<const0> ;
  assign txdata_in[470] = \<const0> ;
  assign txdata_in[469] = \<const0> ;
  assign txdata_in[468] = \<const0> ;
  assign txdata_in[467] = \<const0> ;
  assign txdata_in[466] = \<const0> ;
  assign txdata_in[465] = \<const0> ;
  assign txdata_in[464] = \<const0> ;
  assign txdata_in[463] = \<const0> ;
  assign txdata_in[462] = \<const0> ;
  assign txdata_in[461] = \<const0> ;
  assign txdata_in[460] = \<const0> ;
  assign txdata_in[459] = \<const0> ;
  assign txdata_in[458] = \<const0> ;
  assign txdata_in[457] = \<const0> ;
  assign txdata_in[456] = \<const0> ;
  assign txdata_in[455] = \<const0> ;
  assign txdata_in[454] = \<const0> ;
  assign txdata_in[453] = \<const0> ;
  assign txdata_in[452] = \<const0> ;
  assign txdata_in[451] = \<const0> ;
  assign txdata_in[450] = \<const0> ;
  assign txdata_in[449] = \<const0> ;
  assign txdata_in[448] = \<const0> ;
  assign txdata_in[447] = \<const0> ;
  assign txdata_in[446] = \<const0> ;
  assign txdata_in[445] = \<const0> ;
  assign txdata_in[444] = \<const0> ;
  assign txdata_in[443] = \<const0> ;
  assign txdata_in[442] = \<const0> ;
  assign txdata_in[441] = \<const0> ;
  assign txdata_in[440] = \<const0> ;
  assign txdata_in[439] = \<const0> ;
  assign txdata_in[438] = \<const0> ;
  assign txdata_in[437] = \<const0> ;
  assign txdata_in[436] = \<const0> ;
  assign txdata_in[435] = \<const0> ;
  assign txdata_in[434] = \<const0> ;
  assign txdata_in[433] = \<const0> ;
  assign txdata_in[432] = \<const0> ;
  assign txdata_in[431] = \<const0> ;
  assign txdata_in[430] = \<const0> ;
  assign txdata_in[429] = \<const0> ;
  assign txdata_in[428] = \<const0> ;
  assign txdata_in[427] = \<const0> ;
  assign txdata_in[426] = \<const0> ;
  assign txdata_in[425] = \<const0> ;
  assign txdata_in[424] = \<const0> ;
  assign txdata_in[423] = \<const0> ;
  assign txdata_in[422] = \<const0> ;
  assign txdata_in[421] = \<const0> ;
  assign txdata_in[420] = \<const0> ;
  assign txdata_in[419] = \<const0> ;
  assign txdata_in[418] = \<const0> ;
  assign txdata_in[417] = \<const0> ;
  assign txdata_in[416] = \<const0> ;
  assign txdata_in[415] = \<const0> ;
  assign txdata_in[414] = \<const0> ;
  assign txdata_in[413] = \<const0> ;
  assign txdata_in[412] = \<const0> ;
  assign txdata_in[411] = \<const0> ;
  assign txdata_in[410] = \<const0> ;
  assign txdata_in[409] = \<const0> ;
  assign txdata_in[408] = \<const0> ;
  assign txdata_in[407] = \<const0> ;
  assign txdata_in[406] = \<const0> ;
  assign txdata_in[405] = \<const0> ;
  assign txdata_in[404] = \<const0> ;
  assign txdata_in[403] = \<const0> ;
  assign txdata_in[402] = \<const0> ;
  assign txdata_in[401] = \<const0> ;
  assign txdata_in[400] = \<const0> ;
  assign txdata_in[399] = \<const0> ;
  assign txdata_in[398] = \<const0> ;
  assign txdata_in[397] = \<const0> ;
  assign txdata_in[396] = \<const0> ;
  assign txdata_in[395] = \<const0> ;
  assign txdata_in[394] = \<const0> ;
  assign txdata_in[393] = \<const0> ;
  assign txdata_in[392] = \<const0> ;
  assign txdata_in[391] = \<const0> ;
  assign txdata_in[390] = \<const0> ;
  assign txdata_in[389] = \<const0> ;
  assign txdata_in[388] = \<const0> ;
  assign txdata_in[387] = \<const0> ;
  assign txdata_in[386] = \<const0> ;
  assign txdata_in[385] = \<const0> ;
  assign txdata_in[384] = \<const0> ;
  assign txdata_in[383] = \<const0> ;
  assign txdata_in[382] = \<const0> ;
  assign txdata_in[381] = \<const0> ;
  assign txdata_in[380] = \<const0> ;
  assign txdata_in[379] = \<const0> ;
  assign txdata_in[378] = \<const0> ;
  assign txdata_in[377] = \<const0> ;
  assign txdata_in[376] = \<const0> ;
  assign txdata_in[375] = \<const0> ;
  assign txdata_in[374] = \<const0> ;
  assign txdata_in[373] = \<const0> ;
  assign txdata_in[372] = \<const0> ;
  assign txdata_in[371] = \<const0> ;
  assign txdata_in[370] = \<const0> ;
  assign txdata_in[369] = \<const0> ;
  assign txdata_in[368] = \<const0> ;
  assign txdata_in[367] = \<const0> ;
  assign txdata_in[366] = \<const0> ;
  assign txdata_in[365] = \<const0> ;
  assign txdata_in[364] = \<const0> ;
  assign txdata_in[363] = \<const0> ;
  assign txdata_in[362] = \<const0> ;
  assign txdata_in[361] = \<const0> ;
  assign txdata_in[360] = \<const0> ;
  assign txdata_in[359] = \<const0> ;
  assign txdata_in[358] = \<const0> ;
  assign txdata_in[357] = \<const0> ;
  assign txdata_in[356] = \<const0> ;
  assign txdata_in[355] = \<const0> ;
  assign txdata_in[354] = \<const0> ;
  assign txdata_in[353] = \<const0> ;
  assign txdata_in[352] = \<const0> ;
  assign txdata_in[351] = \<const0> ;
  assign txdata_in[350] = \<const0> ;
  assign txdata_in[349] = \<const0> ;
  assign txdata_in[348] = \<const0> ;
  assign txdata_in[347] = \<const0> ;
  assign txdata_in[346] = \<const0> ;
  assign txdata_in[345] = \<const0> ;
  assign txdata_in[344] = \<const0> ;
  assign txdata_in[343] = \<const0> ;
  assign txdata_in[342] = \<const0> ;
  assign txdata_in[341] = \<const0> ;
  assign txdata_in[340] = \<const0> ;
  assign txdata_in[339] = \<const0> ;
  assign txdata_in[338] = \<const0> ;
  assign txdata_in[337] = \<const0> ;
  assign txdata_in[336] = \<const0> ;
  assign txdata_in[335] = \<const0> ;
  assign txdata_in[334] = \<const0> ;
  assign txdata_in[333] = \<const0> ;
  assign txdata_in[332] = \<const0> ;
  assign txdata_in[331] = \<const0> ;
  assign txdata_in[330] = \<const0> ;
  assign txdata_in[329] = \<const0> ;
  assign txdata_in[328] = \<const0> ;
  assign txdata_in[327] = \<const0> ;
  assign txdata_in[326] = \<const0> ;
  assign txdata_in[325] = \<const0> ;
  assign txdata_in[324] = \<const0> ;
  assign txdata_in[323] = \<const0> ;
  assign txdata_in[322] = \<const0> ;
  assign txdata_in[321] = \<const0> ;
  assign txdata_in[320] = \<const0> ;
  assign txdata_in[319] = \<const0> ;
  assign txdata_in[318] = \<const0> ;
  assign txdata_in[317] = \<const0> ;
  assign txdata_in[316] = \<const0> ;
  assign txdata_in[315] = \<const0> ;
  assign txdata_in[314] = \<const0> ;
  assign txdata_in[313] = \<const0> ;
  assign txdata_in[312] = \<const0> ;
  assign txdata_in[311] = \<const0> ;
  assign txdata_in[310] = \<const0> ;
  assign txdata_in[309] = \<const0> ;
  assign txdata_in[308] = \<const0> ;
  assign txdata_in[307] = \<const0> ;
  assign txdata_in[306] = \<const0> ;
  assign txdata_in[305] = \<const0> ;
  assign txdata_in[304] = \<const0> ;
  assign txdata_in[303] = \<const0> ;
  assign txdata_in[302] = \<const0> ;
  assign txdata_in[301] = \<const0> ;
  assign txdata_in[300] = \<const0> ;
  assign txdata_in[299] = \<const0> ;
  assign txdata_in[298] = \<const0> ;
  assign txdata_in[297] = \<const0> ;
  assign txdata_in[296] = \<const0> ;
  assign txdata_in[295] = \<const0> ;
  assign txdata_in[294] = \<const0> ;
  assign txdata_in[293] = \<const0> ;
  assign txdata_in[292] = \<const0> ;
  assign txdata_in[291] = \<const0> ;
  assign txdata_in[290] = \<const0> ;
  assign txdata_in[289] = \<const0> ;
  assign txdata_in[288] = \<const0> ;
  assign txdata_in[287] = \<const0> ;
  assign txdata_in[286] = \<const0> ;
  assign txdata_in[285] = \<const0> ;
  assign txdata_in[284] = \<const0> ;
  assign txdata_in[283] = \<const0> ;
  assign txdata_in[282] = \<const0> ;
  assign txdata_in[281] = \<const0> ;
  assign txdata_in[280] = \<const0> ;
  assign txdata_in[279] = \<const0> ;
  assign txdata_in[278] = \<const0> ;
  assign txdata_in[277] = \<const0> ;
  assign txdata_in[276] = \<const0> ;
  assign txdata_in[275] = \<const0> ;
  assign txdata_in[274] = \<const0> ;
  assign txdata_in[273] = \<const0> ;
  assign txdata_in[272] = \<const0> ;
  assign txdata_in[271] = \<const0> ;
  assign txdata_in[270] = \<const0> ;
  assign txdata_in[269] = \<const0> ;
  assign txdata_in[268] = \<const0> ;
  assign txdata_in[267] = \<const0> ;
  assign txdata_in[266] = \<const0> ;
  assign txdata_in[265] = \<const0> ;
  assign txdata_in[264] = \<const0> ;
  assign txdata_in[263] = \<const0> ;
  assign txdata_in[262] = \<const0> ;
  assign txdata_in[261] = \<const0> ;
  assign txdata_in[260] = \<const0> ;
  assign txdata_in[259] = \<const0> ;
  assign txdata_in[258] = \<const0> ;
  assign txdata_in[257] = \<const0> ;
  assign txdata_in[256] = \<const0> ;
  assign txdata_in[255] = \<const0> ;
  assign txdata_in[254] = \<const0> ;
  assign txdata_in[253] = \<const0> ;
  assign txdata_in[252] = \<const0> ;
  assign txdata_in[251] = \<const0> ;
  assign txdata_in[250] = \<const0> ;
  assign txdata_in[249] = \<const0> ;
  assign txdata_in[248] = \<const0> ;
  assign txdata_in[247] = \<const0> ;
  assign txdata_in[246] = \<const0> ;
  assign txdata_in[245] = \<const0> ;
  assign txdata_in[244] = \<const0> ;
  assign txdata_in[243] = \<const0> ;
  assign txdata_in[242] = \<const0> ;
  assign txdata_in[241] = \<const0> ;
  assign txdata_in[240] = \<const0> ;
  assign txdata_in[239] = \<const0> ;
  assign txdata_in[238] = \<const0> ;
  assign txdata_in[237] = \<const0> ;
  assign txdata_in[236] = \<const0> ;
  assign txdata_in[235] = \<const0> ;
  assign txdata_in[234] = \<const0> ;
  assign txdata_in[233] = \<const0> ;
  assign txdata_in[232] = \<const0> ;
  assign txdata_in[231] = \<const0> ;
  assign txdata_in[230] = \<const0> ;
  assign txdata_in[229] = \<const0> ;
  assign txdata_in[228] = \<const0> ;
  assign txdata_in[227] = \<const0> ;
  assign txdata_in[226] = \<const0> ;
  assign txdata_in[225] = \<const0> ;
  assign txdata_in[224] = \<const0> ;
  assign txdata_in[223] = \<const0> ;
  assign txdata_in[222] = \<const0> ;
  assign txdata_in[221] = \<const0> ;
  assign txdata_in[220] = \<const0> ;
  assign txdata_in[219] = \<const0> ;
  assign txdata_in[218] = \<const0> ;
  assign txdata_in[217] = \<const0> ;
  assign txdata_in[216] = \<const0> ;
  assign txdata_in[215] = \<const0> ;
  assign txdata_in[214] = \<const0> ;
  assign txdata_in[213] = \<const0> ;
  assign txdata_in[212] = \<const0> ;
  assign txdata_in[211] = \<const0> ;
  assign txdata_in[210] = \<const0> ;
  assign txdata_in[209] = \<const0> ;
  assign txdata_in[208] = \<const0> ;
  assign txdata_in[207] = \<const0> ;
  assign txdata_in[206] = \<const0> ;
  assign txdata_in[205] = \<const0> ;
  assign txdata_in[204] = \<const0> ;
  assign txdata_in[203] = \<const0> ;
  assign txdata_in[202] = \<const0> ;
  assign txdata_in[201] = \<const0> ;
  assign txdata_in[200] = \<const0> ;
  assign txdata_in[199] = \<const0> ;
  assign txdata_in[198] = \<const0> ;
  assign txdata_in[197] = \<const0> ;
  assign txdata_in[196] = \<const0> ;
  assign txdata_in[195] = \<const0> ;
  assign txdata_in[194] = \<const0> ;
  assign txdata_in[193] = \<const0> ;
  assign txdata_in[192] = \<const0> ;
  assign txdata_in[191] = \<const0> ;
  assign txdata_in[190] = \<const0> ;
  assign txdata_in[189] = \<const0> ;
  assign txdata_in[188] = \<const0> ;
  assign txdata_in[187] = \<const0> ;
  assign txdata_in[186] = \<const0> ;
  assign txdata_in[185] = \<const0> ;
  assign txdata_in[184] = \<const0> ;
  assign txdata_in[183] = \<const0> ;
  assign txdata_in[182] = \<const0> ;
  assign txdata_in[181] = \<const0> ;
  assign txdata_in[180] = \<const0> ;
  assign txdata_in[179] = \<const0> ;
  assign txdata_in[178] = \<const0> ;
  assign txdata_in[177] = \<const0> ;
  assign txdata_in[176] = \<const0> ;
  assign txdata_in[175] = \<const0> ;
  assign txdata_in[174] = \<const0> ;
  assign txdata_in[173] = \<const0> ;
  assign txdata_in[172] = \<const0> ;
  assign txdata_in[171] = \<const0> ;
  assign txdata_in[170] = \<const0> ;
  assign txdata_in[169] = \<const0> ;
  assign txdata_in[168] = \<const0> ;
  assign txdata_in[167] = \<const0> ;
  assign txdata_in[166] = \<const0> ;
  assign txdata_in[165] = \<const0> ;
  assign txdata_in[164] = \<const0> ;
  assign txdata_in[163] = \<const0> ;
  assign txdata_in[162] = \<const0> ;
  assign txdata_in[161] = \<const0> ;
  assign txdata_in[160] = \<const0> ;
  assign txdata_in[159] = \<const0> ;
  assign txdata_in[158] = \<const0> ;
  assign txdata_in[157] = \<const0> ;
  assign txdata_in[156] = \<const0> ;
  assign txdata_in[155] = \<const0> ;
  assign txdata_in[154] = \<const0> ;
  assign txdata_in[153] = \<const0> ;
  assign txdata_in[152] = \<const0> ;
  assign txdata_in[151] = \<const0> ;
  assign txdata_in[150] = \<const0> ;
  assign txdata_in[149] = \<const0> ;
  assign txdata_in[148] = \<const0> ;
  assign txdata_in[147] = \<const0> ;
  assign txdata_in[146] = \<const0> ;
  assign txdata_in[145] = \<const0> ;
  assign txdata_in[144] = \<const0> ;
  assign txdata_in[143] = \<const0> ;
  assign txdata_in[142] = \<const0> ;
  assign txdata_in[141] = \<const0> ;
  assign txdata_in[140] = \<const0> ;
  assign txdata_in[139] = \<const0> ;
  assign txdata_in[138] = \<const0> ;
  assign txdata_in[137] = \<const0> ;
  assign txdata_in[136] = \<const0> ;
  assign txdata_in[135] = \<const0> ;
  assign txdata_in[134] = \<const0> ;
  assign txdata_in[133] = \<const0> ;
  assign txdata_in[132] = \<const0> ;
  assign txdata_in[131] = \<const0> ;
  assign txdata_in[130] = \<const0> ;
  assign txdata_in[129] = \<const0> ;
  assign txdata_in[128] = \<const0> ;
  assign txdata_in[127] = \<const0> ;
  assign txdata_in[126] = \<const0> ;
  assign txdata_in[125] = \<const0> ;
  assign txdata_in[124] = \<const0> ;
  assign txdata_in[123] = \<const0> ;
  assign txdata_in[122] = \<const0> ;
  assign txdata_in[121] = \<const0> ;
  assign txdata_in[120] = \<const0> ;
  assign txdata_in[119] = \<const0> ;
  assign txdata_in[118] = \<const0> ;
  assign txdata_in[117] = \<const0> ;
  assign txdata_in[116] = \<const0> ;
  assign txdata_in[115] = \<const0> ;
  assign txdata_in[114] = \<const0> ;
  assign txdata_in[113] = \<const0> ;
  assign txdata_in[112] = \<const0> ;
  assign txdata_in[111] = \<const0> ;
  assign txdata_in[110] = \<const0> ;
  assign txdata_in[109] = \<const0> ;
  assign txdata_in[108] = \<const0> ;
  assign txdata_in[107] = \<const0> ;
  assign txdata_in[106] = \<const0> ;
  assign txdata_in[105] = \<const0> ;
  assign txdata_in[104] = \<const0> ;
  assign txdata_in[103] = \<const0> ;
  assign txdata_in[102] = \<const0> ;
  assign txdata_in[101] = \<const0> ;
  assign txdata_in[100] = \<const0> ;
  assign txdata_in[99] = \<const0> ;
  assign txdata_in[98] = \<const0> ;
  assign txdata_in[97] = \<const0> ;
  assign txdata_in[96] = \<const0> ;
  assign txdata_in[95] = \<const0> ;
  assign txdata_in[94] = \<const0> ;
  assign txdata_in[93] = \<const0> ;
  assign txdata_in[92] = \<const0> ;
  assign txdata_in[91] = \<const0> ;
  assign txdata_in[90] = \<const0> ;
  assign txdata_in[89] = \<const0> ;
  assign txdata_in[88] = \<const0> ;
  assign txdata_in[87] = \<const0> ;
  assign txdata_in[86] = \<const0> ;
  assign txdata_in[85] = \<const0> ;
  assign txdata_in[84] = \<const0> ;
  assign txdata_in[83] = \<const0> ;
  assign txdata_in[82] = \<const0> ;
  assign txdata_in[81] = \<const0> ;
  assign txdata_in[80] = \<const0> ;
  assign txdata_in[79] = \<const0> ;
  assign txdata_in[78] = \<const0> ;
  assign txdata_in[77] = \<const0> ;
  assign txdata_in[76] = \<const0> ;
  assign txdata_in[75] = \<const0> ;
  assign txdata_in[74] = \<const0> ;
  assign txdata_in[73] = \<const0> ;
  assign txdata_in[72] = \<const0> ;
  assign txdata_in[71] = \<const0> ;
  assign txdata_in[70] = \<const0> ;
  assign txdata_in[69] = \<const0> ;
  assign txdata_in[68] = \<const0> ;
  assign txdata_in[67] = \<const0> ;
  assign txdata_in[66] = \<const0> ;
  assign txdata_in[65] = \<const0> ;
  assign txdata_in[64] = \<const0> ;
  assign txdata_in[63] = \<const0> ;
  assign txdata_in[62] = \<const0> ;
  assign txdata_in[61] = \<const0> ;
  assign txdata_in[60] = \<const0> ;
  assign txdata_in[59] = \<const0> ;
  assign txdata_in[58] = \<const0> ;
  assign txdata_in[57] = \<const0> ;
  assign txdata_in[56] = \<const0> ;
  assign txdata_in[55] = \<const0> ;
  assign txdata_in[54] = \<const0> ;
  assign txdata_in[53] = \<const0> ;
  assign txdata_in[52] = \<const0> ;
  assign txdata_in[51] = \<const0> ;
  assign txdata_in[50] = \<const0> ;
  assign txdata_in[49] = \<const0> ;
  assign txdata_in[48] = \<const0> ;
  assign txdata_in[47] = \<const0> ;
  assign txdata_in[46] = \<const0> ;
  assign txdata_in[45] = \<const0> ;
  assign txdata_in[44] = \<const0> ;
  assign txdata_in[43] = \<const0> ;
  assign txdata_in[42] = \<const0> ;
  assign txdata_in[41] = \<const0> ;
  assign txdata_in[40] = \<const0> ;
  assign txdata_in[39] = \<const0> ;
  assign txdata_in[38] = \<const0> ;
  assign txdata_in[37] = \<const0> ;
  assign txdata_in[36] = \<const0> ;
  assign txdata_in[35] = \<const0> ;
  assign txdata_in[34] = \<const0> ;
  assign txdata_in[33] = \<const0> ;
  assign txdata_in[32] = \<const0> ;
  assign txdata_in[31] = \<const0> ;
  assign txdata_in[30] = \<const0> ;
  assign txdata_in[29] = \<const0> ;
  assign txdata_in[28] = \<const0> ;
  assign txdata_in[27] = \<const0> ;
  assign txdata_in[26] = \<const0> ;
  assign txdata_in[25] = \<const0> ;
  assign txdata_in[24] = \<const0> ;
  assign txdata_in[23] = \<const0> ;
  assign txdata_in[22] = \<const0> ;
  assign txdata_in[21] = \<const0> ;
  assign txdata_in[20] = \<const0> ;
  assign txdata_in[19] = \<const0> ;
  assign txdata_in[18] = \<const0> ;
  assign txdata_in[17] = \<const0> ;
  assign txdata_in[16] = \<const0> ;
  assign txdata_in[15] = \<const0> ;
  assign txdata_in[14] = \<const0> ;
  assign txdata_in[13] = \<const0> ;
  assign txdata_in[12] = \<const0> ;
  assign txdata_in[11] = \<const0> ;
  assign txdata_in[10] = \<const0> ;
  assign txdata_in[9] = \<const0> ;
  assign txdata_in[8] = \<const0> ;
  assign txdata_in[7] = \<const0> ;
  assign txdata_in[6] = \<const0> ;
  assign txdata_in[5] = \<const0> ;
  assign txdata_in[4] = \<const0> ;
  assign txdata_in[3] = \<const0> ;
  assign txdata_in[2] = \<const0> ;
  assign txdata_in[1] = \<const0> ;
  assign txdata_in[0] = \<const0> ;
  assign txdeemph_in[7] = \<const0> ;
  assign txdeemph_in[6] = \<const0> ;
  assign txdeemph_in[5] = \<const0> ;
  assign txdeemph_in[4] = \<const0> ;
  assign txdeemph_in[3] = \<const0> ;
  assign txdeemph_in[2] = \<const0> ;
  assign txdeemph_in[1] = \<const0> ;
  assign txdeemph_in[0] = \<const0> ;
  assign txdetectrx_in[7] = \<const0> ;
  assign txdetectrx_in[6] = \<const0> ;
  assign txdetectrx_in[5] = \<const0> ;
  assign txdetectrx_in[4] = \<const0> ;
  assign txdetectrx_in[3] = \<const0> ;
  assign txdetectrx_in[2] = \<const0> ;
  assign txdetectrx_in[1] = \<const0> ;
  assign txdetectrx_in[0] = \<const0> ;
  assign txdiffctrl_in[31] = \<const0> ;
  assign txdiffctrl_in[30] = \<const0> ;
  assign txdiffctrl_in[29] = \<const0> ;
  assign txdiffctrl_in[28] = \<const0> ;
  assign txdiffctrl_in[27] = \<const0> ;
  assign txdiffctrl_in[26] = \<const0> ;
  assign txdiffctrl_in[25] = \<const0> ;
  assign txdiffctrl_in[24] = \<const0> ;
  assign txdiffctrl_in[23] = \<const0> ;
  assign txdiffctrl_in[22] = \<const0> ;
  assign txdiffctrl_in[21] = \<const0> ;
  assign txdiffctrl_in[20] = \<const0> ;
  assign txdiffctrl_in[19] = \<const0> ;
  assign txdiffctrl_in[18] = \<const0> ;
  assign txdiffctrl_in[17] = \<const0> ;
  assign txdiffctrl_in[16] = \<const0> ;
  assign txdiffctrl_in[15] = \<const0> ;
  assign txdiffctrl_in[14] = \<const0> ;
  assign txdiffctrl_in[13] = \<const0> ;
  assign txdiffctrl_in[12] = \<const0> ;
  assign txdiffctrl_in[11] = \<const0> ;
  assign txdiffctrl_in[10] = \<const0> ;
  assign txdiffctrl_in[9] = \<const0> ;
  assign txdiffctrl_in[8] = \<const0> ;
  assign txdiffctrl_in[7] = \<const0> ;
  assign txdiffctrl_in[6] = \<const0> ;
  assign txdiffctrl_in[5] = \<const0> ;
  assign txdiffctrl_in[4] = \<const0> ;
  assign txdiffctrl_in[3] = \<const0> ;
  assign txdiffctrl_in[2] = \<const0> ;
  assign txdiffctrl_in[1] = \<const0> ;
  assign txdiffctrl_in[0] = \<const0> ;
  assign txdlybypass_in[7] = \<const0> ;
  assign txdlybypass_in[6] = \<const0> ;
  assign txdlybypass_in[5] = \<const0> ;
  assign txdlybypass_in[4] = \<const0> ;
  assign txdlybypass_in[3] = \<const0> ;
  assign txdlybypass_in[2] = \<const0> ;
  assign txdlybypass_in[1] = \<const0> ;
  assign txdlybypass_in[0] = \<const0> ;
  assign txdlyen_in[7] = \<const0> ;
  assign txdlyen_in[6] = \<const0> ;
  assign txdlyen_in[5] = \<const0> ;
  assign txdlyen_in[4] = \<const0> ;
  assign txdlyen_in[3] = \<const0> ;
  assign txdlyen_in[2] = \<const0> ;
  assign txdlyen_in[1] = \<const0> ;
  assign txdlyen_in[0] = \<const0> ;
  assign txdlyhold_in[7] = \<const0> ;
  assign txdlyhold_in[6] = \<const0> ;
  assign txdlyhold_in[5] = \<const0> ;
  assign txdlyhold_in[4] = \<const0> ;
  assign txdlyhold_in[3] = \<const0> ;
  assign txdlyhold_in[2] = \<const0> ;
  assign txdlyhold_in[1] = \<const0> ;
  assign txdlyhold_in[0] = \<const0> ;
  assign txdlyovrden_in[7] = \<const0> ;
  assign txdlyovrden_in[6] = \<const0> ;
  assign txdlyovrden_in[5] = \<const0> ;
  assign txdlyovrden_in[4] = \<const0> ;
  assign txdlyovrden_in[3] = \<const0> ;
  assign txdlyovrden_in[2] = \<const0> ;
  assign txdlyovrden_in[1] = \<const0> ;
  assign txdlyovrden_in[0] = \<const0> ;
  assign txdlysreset_in[7] = \<const0> ;
  assign txdlysreset_in[6] = \<const0> ;
  assign txdlysreset_in[5] = \<const0> ;
  assign txdlysreset_in[4] = \<const0> ;
  assign txdlysreset_in[3] = \<const0> ;
  assign txdlysreset_in[2] = \<const0> ;
  assign txdlysreset_in[1] = \<const0> ;
  assign txdlysreset_in[0] = \<const0> ;
  assign txdlyupdown_in[7] = \<const0> ;
  assign txdlyupdown_in[6] = \<const0> ;
  assign txdlyupdown_in[5] = \<const0> ;
  assign txdlyupdown_in[4] = \<const0> ;
  assign txdlyupdown_in[3] = \<const0> ;
  assign txdlyupdown_in[2] = \<const0> ;
  assign txdlyupdown_in[1] = \<const0> ;
  assign txdlyupdown_in[0] = \<const0> ;
  assign txelecidle_in[7] = \<const0> ;
  assign txelecidle_in[6] = \<const0> ;
  assign txelecidle_in[5] = \<const0> ;
  assign txelecidle_in[4] = \<const0> ;
  assign txelecidle_in[3] = \<const0> ;
  assign txelecidle_in[2] = \<const0> ;
  assign txelecidle_in[1] = \<const0> ;
  assign txelecidle_in[0] = \<const0> ;
  assign txinhibit_in[7] = \<const0> ;
  assign txinhibit_in[6] = \<const0> ;
  assign txinhibit_in[5] = \<const0> ;
  assign txinhibit_in[4] = \<const0> ;
  assign txinhibit_in[3] = \<const0> ;
  assign txinhibit_in[2] = \<const0> ;
  assign txinhibit_in[1] = \<const0> ;
  assign txinhibit_in[0] = \<const0> ;
  assign txmaincursor_in[55] = \<const0> ;
  assign txmaincursor_in[54] = \<const0> ;
  assign txmaincursor_in[53] = \<const0> ;
  assign txmaincursor_in[52] = \<const0> ;
  assign txmaincursor_in[51] = \<const0> ;
  assign txmaincursor_in[50] = \<const0> ;
  assign txmaincursor_in[49] = \<const0> ;
  assign txmaincursor_in[48] = \<const0> ;
  assign txmaincursor_in[47] = \<const0> ;
  assign txmaincursor_in[46] = \<const0> ;
  assign txmaincursor_in[45] = \<const0> ;
  assign txmaincursor_in[44] = \<const0> ;
  assign txmaincursor_in[43] = \<const0> ;
  assign txmaincursor_in[42] = \<const0> ;
  assign txmaincursor_in[41] = \<const0> ;
  assign txmaincursor_in[40] = \<const0> ;
  assign txmaincursor_in[39] = \<const0> ;
  assign txmaincursor_in[38] = \<const0> ;
  assign txmaincursor_in[37] = \<const0> ;
  assign txmaincursor_in[36] = \<const0> ;
  assign txmaincursor_in[35] = \<const0> ;
  assign txmaincursor_in[34] = \<const0> ;
  assign txmaincursor_in[33] = \<const0> ;
  assign txmaincursor_in[32] = \<const0> ;
  assign txmaincursor_in[31] = \<const0> ;
  assign txmaincursor_in[30] = \<const0> ;
  assign txmaincursor_in[29] = \<const0> ;
  assign txmaincursor_in[28] = \<const0> ;
  assign txmaincursor_in[27] = \<const0> ;
  assign txmaincursor_in[26] = \<const0> ;
  assign txmaincursor_in[25] = \<const0> ;
  assign txmaincursor_in[24] = \<const0> ;
  assign txmaincursor_in[23] = \<const0> ;
  assign txmaincursor_in[22] = \<const0> ;
  assign txmaincursor_in[21] = \<const0> ;
  assign txmaincursor_in[20] = \<const0> ;
  assign txmaincursor_in[19] = \<const0> ;
  assign txmaincursor_in[18] = \<const0> ;
  assign txmaincursor_in[17] = \<const0> ;
  assign txmaincursor_in[16] = \<const0> ;
  assign txmaincursor_in[15] = \<const0> ;
  assign txmaincursor_in[14] = \<const0> ;
  assign txmaincursor_in[13] = \<const0> ;
  assign txmaincursor_in[12] = \<const0> ;
  assign txmaincursor_in[11] = \<const0> ;
  assign txmaincursor_in[10] = \<const0> ;
  assign txmaincursor_in[9] = \<const0> ;
  assign txmaincursor_in[8] = \<const0> ;
  assign txmaincursor_in[7] = \<const0> ;
  assign txmaincursor_in[6] = \<const0> ;
  assign txmaincursor_in[5] = \<const0> ;
  assign txmaincursor_in[4] = \<const0> ;
  assign txmaincursor_in[3] = \<const0> ;
  assign txmaincursor_in[2] = \<const0> ;
  assign txmaincursor_in[1] = \<const0> ;
  assign txmaincursor_in[0] = \<const0> ;
  assign txmargin_in[23] = \<const0> ;
  assign txmargin_in[22] = \<const0> ;
  assign txmargin_in[21] = \<const0> ;
  assign txmargin_in[20] = \<const0> ;
  assign txmargin_in[19] = \<const0> ;
  assign txmargin_in[18] = \<const0> ;
  assign txmargin_in[17] = \<const0> ;
  assign txmargin_in[16] = \<const0> ;
  assign txmargin_in[15] = \<const0> ;
  assign txmargin_in[14] = \<const0> ;
  assign txmargin_in[13] = \<const0> ;
  assign txmargin_in[12] = \<const0> ;
  assign txmargin_in[11] = \<const0> ;
  assign txmargin_in[10] = \<const0> ;
  assign txmargin_in[9] = \<const0> ;
  assign txmargin_in[8] = \<const0> ;
  assign txmargin_in[7] = \<const0> ;
  assign txmargin_in[6] = \<const0> ;
  assign txmargin_in[5] = \<const0> ;
  assign txmargin_in[4] = \<const0> ;
  assign txmargin_in[3] = \<const0> ;
  assign txmargin_in[2] = \<const0> ;
  assign txmargin_in[1] = \<const0> ;
  assign txmargin_in[0] = \<const0> ;
  assign txoutclksel_in[23] = \<const0> ;
  assign txoutclksel_in[22] = \<const0> ;
  assign txoutclksel_in[21] = \<const0> ;
  assign txoutclksel_in[20] = \<const0> ;
  assign txoutclksel_in[19] = \<const0> ;
  assign txoutclksel_in[18] = \<const0> ;
  assign txoutclksel_in[17] = \<const0> ;
  assign txoutclksel_in[16] = \<const0> ;
  assign txoutclksel_in[15] = \<const0> ;
  assign txoutclksel_in[14] = \<const0> ;
  assign txoutclksel_in[13] = \<const0> ;
  assign txoutclksel_in[12] = \<const0> ;
  assign txoutclksel_in[11] = \<const0> ;
  assign txoutclksel_in[10] = \<const0> ;
  assign txoutclksel_in[9] = \<const0> ;
  assign txoutclksel_in[8] = \<const0> ;
  assign txoutclksel_in[7] = \<const0> ;
  assign txoutclksel_in[6] = \<const0> ;
  assign txoutclksel_in[5] = \<const0> ;
  assign txoutclksel_in[4] = \<const0> ;
  assign txoutclksel_in[3] = \<const0> ;
  assign txoutclksel_in[2] = \<const0> ;
  assign txoutclksel_in[1] = \<const0> ;
  assign txoutclksel_in[0] = \<const0> ;
  assign txpd_in[15] = \<const0> ;
  assign txpd_in[14] = \<const0> ;
  assign txpd_in[13] = \<const0> ;
  assign txpd_in[12] = \<const0> ;
  assign txpd_in[11] = \<const0> ;
  assign txpd_in[10] = \<const0> ;
  assign txpd_in[9] = \<const0> ;
  assign txpd_in[8] = \<const0> ;
  assign txpd_in[7] = \<const0> ;
  assign txpd_in[6] = \<const0> ;
  assign txpd_in[5] = \<const0> ;
  assign txpd_in[4] = \<const0> ;
  assign txpd_in[3] = \<const0> ;
  assign txpd_in[2] = \<const0> ;
  assign txpd_in[1] = \<const0> ;
  assign txpd_in[0] = \<const0> ;
  assign txphalign_in[7] = \<const0> ;
  assign txphalign_in[6] = \<const0> ;
  assign txphalign_in[5] = \<const0> ;
  assign txphalign_in[4] = \<const0> ;
  assign txphalign_in[3] = \<const0> ;
  assign txphalign_in[2] = \<const0> ;
  assign txphalign_in[1] = \<const0> ;
  assign txphalign_in[0] = \<const0> ;
  assign txphalignen_in[7] = \<const0> ;
  assign txphalignen_in[6] = \<const0> ;
  assign txphalignen_in[5] = \<const0> ;
  assign txphalignen_in[4] = \<const0> ;
  assign txphalignen_in[3] = \<const0> ;
  assign txphalignen_in[2] = \<const0> ;
  assign txphalignen_in[1] = \<const0> ;
  assign txphalignen_in[0] = \<const0> ;
  assign txphdlypd_in[7] = \<const0> ;
  assign txphdlypd_in[6] = \<const0> ;
  assign txphdlypd_in[5] = \<const0> ;
  assign txphdlypd_in[4] = \<const0> ;
  assign txphdlypd_in[3] = \<const0> ;
  assign txphdlypd_in[2] = \<const0> ;
  assign txphdlypd_in[1] = \<const0> ;
  assign txphdlypd_in[0] = \<const0> ;
  assign txphdlyreset_in[7] = \<const0> ;
  assign txphdlyreset_in[6] = \<const0> ;
  assign txphdlyreset_in[5] = \<const0> ;
  assign txphdlyreset_in[4] = \<const0> ;
  assign txphdlyreset_in[3] = \<const0> ;
  assign txphdlyreset_in[2] = \<const0> ;
  assign txphdlyreset_in[1] = \<const0> ;
  assign txphdlyreset_in[0] = \<const0> ;
  assign txphdlytstclk_in[7] = \<const0> ;
  assign txphdlytstclk_in[6] = \<const0> ;
  assign txphdlytstclk_in[5] = \<const0> ;
  assign txphdlytstclk_in[4] = \<const0> ;
  assign txphdlytstclk_in[3] = \<const0> ;
  assign txphdlytstclk_in[2] = \<const0> ;
  assign txphdlytstclk_in[1] = \<const0> ;
  assign txphdlytstclk_in[0] = \<const0> ;
  assign txphinit_in[7] = \<const0> ;
  assign txphinit_in[6] = \<const0> ;
  assign txphinit_in[5] = \<const0> ;
  assign txphinit_in[4] = \<const0> ;
  assign txphinit_in[3] = \<const0> ;
  assign txphinit_in[2] = \<const0> ;
  assign txphinit_in[1] = \<const0> ;
  assign txphinit_in[0] = \<const0> ;
  assign txphovrden_in[7] = \<const0> ;
  assign txphovrden_in[6] = \<const0> ;
  assign txphovrden_in[5] = \<const0> ;
  assign txphovrden_in[4] = \<const0> ;
  assign txphovrden_in[3] = \<const0> ;
  assign txphovrden_in[2] = \<const0> ;
  assign txphovrden_in[1] = \<const0> ;
  assign txphovrden_in[0] = \<const0> ;
  assign txpostcursor_in[39] = \<const0> ;
  assign txpostcursor_in[38] = \<const0> ;
  assign txpostcursor_in[37] = \<const0> ;
  assign txpostcursor_in[36] = \<const0> ;
  assign txpostcursor_in[35] = \<const0> ;
  assign txpostcursor_in[34] = \<const0> ;
  assign txpostcursor_in[33] = \<const0> ;
  assign txpostcursor_in[32] = \<const0> ;
  assign txpostcursor_in[31] = \<const0> ;
  assign txpostcursor_in[30] = \<const0> ;
  assign txpostcursor_in[29] = \<const0> ;
  assign txpostcursor_in[28] = \<const0> ;
  assign txpostcursor_in[27] = \<const0> ;
  assign txpostcursor_in[26] = \<const0> ;
  assign txpostcursor_in[25] = \<const0> ;
  assign txpostcursor_in[24] = \<const0> ;
  assign txpostcursor_in[23] = \<const0> ;
  assign txpostcursor_in[22] = \<const0> ;
  assign txpostcursor_in[21] = \<const0> ;
  assign txpostcursor_in[20] = \<const0> ;
  assign txpostcursor_in[19] = \<const0> ;
  assign txpostcursor_in[18] = \<const0> ;
  assign txpostcursor_in[17] = \<const0> ;
  assign txpostcursor_in[16] = \<const0> ;
  assign txpostcursor_in[15] = \<const0> ;
  assign txpostcursor_in[14] = \<const0> ;
  assign txpostcursor_in[13] = \<const0> ;
  assign txpostcursor_in[12] = \<const0> ;
  assign txpostcursor_in[11] = \<const0> ;
  assign txpostcursor_in[10] = \<const0> ;
  assign txpostcursor_in[9] = \<const0> ;
  assign txpostcursor_in[8] = \<const0> ;
  assign txpostcursor_in[7] = \<const0> ;
  assign txpostcursor_in[6] = \<const0> ;
  assign txpostcursor_in[5] = \<const0> ;
  assign txpostcursor_in[4] = \<const0> ;
  assign txpostcursor_in[3] = \<const0> ;
  assign txpostcursor_in[2] = \<const0> ;
  assign txpostcursor_in[1] = \<const0> ;
  assign txpostcursor_in[0] = \<const0> ;
  assign txprbsforceerr_in[7] = \<const0> ;
  assign txprbsforceerr_in[6] = \<const0> ;
  assign txprbsforceerr_in[5] = \<const0> ;
  assign txprbsforceerr_in[4] = \<const0> ;
  assign txprbsforceerr_in[3] = \<const0> ;
  assign txprbsforceerr_in[2] = \<const0> ;
  assign txprbsforceerr_in[1] = \<const0> ;
  assign txprbsforceerr_in[0] = \<const0> ;
  assign txprbssel_in[31] = \<const0> ;
  assign txprbssel_in[30] = \<const0> ;
  assign txprbssel_in[29] = \<const0> ;
  assign txprbssel_in[28] = \<const0> ;
  assign txprbssel_in[27] = \<const0> ;
  assign txprbssel_in[26] = \<const0> ;
  assign txprbssel_in[25] = \<const0> ;
  assign txprbssel_in[24] = \<const0> ;
  assign txprbssel_in[23] = \<const0> ;
  assign txprbssel_in[22] = \<const0> ;
  assign txprbssel_in[21] = \<const0> ;
  assign txprbssel_in[20] = \<const0> ;
  assign txprbssel_in[19] = \<const0> ;
  assign txprbssel_in[18] = \<const0> ;
  assign txprbssel_in[17] = \<const0> ;
  assign txprbssel_in[16] = \<const0> ;
  assign txprbssel_in[15] = \<const0> ;
  assign txprbssel_in[14] = \<const0> ;
  assign txprbssel_in[13] = \<const0> ;
  assign txprbssel_in[12] = \<const0> ;
  assign txprbssel_in[11] = \<const0> ;
  assign txprbssel_in[10] = \<const0> ;
  assign txprbssel_in[9] = \<const0> ;
  assign txprbssel_in[8] = \<const0> ;
  assign txprbssel_in[7] = \<const0> ;
  assign txprbssel_in[6] = \<const0> ;
  assign txprbssel_in[5] = \<const0> ;
  assign txprbssel_in[4] = \<const0> ;
  assign txprbssel_in[3] = \<const0> ;
  assign txprbssel_in[2] = \<const0> ;
  assign txprbssel_in[1] = \<const0> ;
  assign txprbssel_in[0] = \<const0> ;
  assign txprecursor_in[39] = \<const0> ;
  assign txprecursor_in[38] = \<const0> ;
  assign txprecursor_in[37] = \<const0> ;
  assign txprecursor_in[36] = \<const0> ;
  assign txprecursor_in[35] = \<const0> ;
  assign txprecursor_in[34] = \<const0> ;
  assign txprecursor_in[33] = \<const0> ;
  assign txprecursor_in[32] = \<const0> ;
  assign txprecursor_in[31] = \<const0> ;
  assign txprecursor_in[30] = \<const0> ;
  assign txprecursor_in[29] = \<const0> ;
  assign txprecursor_in[28] = \<const0> ;
  assign txprecursor_in[27] = \<const0> ;
  assign txprecursor_in[26] = \<const0> ;
  assign txprecursor_in[25] = \<const0> ;
  assign txprecursor_in[24] = \<const0> ;
  assign txprecursor_in[23] = \<const0> ;
  assign txprecursor_in[22] = \<const0> ;
  assign txprecursor_in[21] = \<const0> ;
  assign txprecursor_in[20] = \<const0> ;
  assign txprecursor_in[19] = \<const0> ;
  assign txprecursor_in[18] = \<const0> ;
  assign txprecursor_in[17] = \<const0> ;
  assign txprecursor_in[16] = \<const0> ;
  assign txprecursor_in[15] = \<const0> ;
  assign txprecursor_in[14] = \<const0> ;
  assign txprecursor_in[13] = \<const0> ;
  assign txprecursor_in[12] = \<const0> ;
  assign txprecursor_in[11] = \<const0> ;
  assign txprecursor_in[10] = \<const0> ;
  assign txprecursor_in[9] = \<const0> ;
  assign txprecursor_in[8] = \<const0> ;
  assign txprecursor_in[7] = \<const0> ;
  assign txprecursor_in[6] = \<const0> ;
  assign txprecursor_in[5] = \<const0> ;
  assign txprecursor_in[4] = \<const0> ;
  assign txprecursor_in[3] = \<const0> ;
  assign txprecursor_in[2] = \<const0> ;
  assign txprecursor_in[1] = \<const0> ;
  assign txprecursor_in[0] = \<const0> ;
  assign txprogdivreset_in[7] = \<const0> ;
  assign txprogdivreset_in[6] = \<const0> ;
  assign txprogdivreset_in[5] = \<const0> ;
  assign txprogdivreset_in[4] = \<const0> ;
  assign txprogdivreset_in[3] = \<const0> ;
  assign txprogdivreset_in[2] = \<const0> ;
  assign txprogdivreset_in[1] = \<const0> ;
  assign txprogdivreset_in[0] = \<const0> ;
  assign txrate_in[23] = \<const0> ;
  assign txrate_in[22] = \<const0> ;
  assign txrate_in[21] = \<const0> ;
  assign txrate_in[20] = \<const0> ;
  assign txrate_in[19] = \<const0> ;
  assign txrate_in[18] = \<const0> ;
  assign txrate_in[17] = \<const0> ;
  assign txrate_in[16] = \<const0> ;
  assign txrate_in[15] = \<const0> ;
  assign txrate_in[14] = \<const0> ;
  assign txrate_in[13] = \<const0> ;
  assign txrate_in[12] = \<const0> ;
  assign txrate_in[11] = \<const0> ;
  assign txrate_in[10] = \<const0> ;
  assign txrate_in[9] = \<const0> ;
  assign txrate_in[8] = \<const0> ;
  assign txrate_in[7] = \<const0> ;
  assign txrate_in[6] = \<const0> ;
  assign txrate_in[5] = \<const0> ;
  assign txrate_in[4] = \<const0> ;
  assign txrate_in[3] = \<const0> ;
  assign txrate_in[2] = \<const0> ;
  assign txrate_in[1] = \<const0> ;
  assign txrate_in[0] = \<const0> ;
  assign txswing_in[7] = \<const0> ;
  assign txswing_in[6] = \<const0> ;
  assign txswing_in[5] = \<const0> ;
  assign txswing_in[4] = \<const0> ;
  assign txswing_in[3] = \<const0> ;
  assign txswing_in[2] = \<const0> ;
  assign txswing_in[1] = \<const0> ;
  assign txswing_in[0] = \<const0> ;
  assign txsyncallin_in[7] = \<const0> ;
  assign txsyncallin_in[6] = \<const0> ;
  assign txsyncallin_in[5] = \<const0> ;
  assign txsyncallin_in[4] = \<const0> ;
  assign txsyncallin_in[3] = \<const0> ;
  assign txsyncallin_in[2] = \<const0> ;
  assign txsyncallin_in[1] = \<const0> ;
  assign txsyncallin_in[0] = \<const0> ;
  assign txsyncin_in[7] = \<const0> ;
  assign txsyncin_in[6] = \<const0> ;
  assign txsyncin_in[5] = \<const0> ;
  assign txsyncin_in[4] = \<const0> ;
  assign txsyncin_in[3] = \<const0> ;
  assign txsyncin_in[2] = \<const0> ;
  assign txsyncin_in[1] = \<const0> ;
  assign txsyncin_in[0] = \<const0> ;
  assign txsyncmode_in[7] = \<const0> ;
  assign txsyncmode_in[6] = \<const0> ;
  assign txsyncmode_in[5] = \<const0> ;
  assign txsyncmode_in[4] = \<const0> ;
  assign txsyncmode_in[3] = \<const0> ;
  assign txsyncmode_in[2] = \<const0> ;
  assign txsyncmode_in[1] = \<const0> ;
  assign txsyncmode_in[0] = \<const0> ;
  assign txuserrdy_in[7] = \<const0> ;
  assign txuserrdy_in[6] = \<const0> ;
  assign txuserrdy_in[5] = \<const0> ;
  assign txuserrdy_in[4] = \<const0> ;
  assign txuserrdy_in[3] = \<const0> ;
  assign txuserrdy_in[2] = \<const0> ;
  assign txuserrdy_in[1] = \<const0> ;
  assign txuserrdy_in[0] = \<const0> ;
  assign txusrclk2_in[7] = \<const0> ;
  assign txusrclk2_in[6] = \<const0> ;
  assign txusrclk2_in[5] = \<const0> ;
  assign txusrclk2_in[4] = \<const0> ;
  assign txusrclk2_in[3] = \<const0> ;
  assign txusrclk2_in[2] = \<const0> ;
  assign txusrclk2_in[1] = \<const0> ;
  assign txusrclk2_in[0] = \<const0> ;
  assign txusrclk_in[7] = \<const0> ;
  assign txusrclk_in[6] = \<const0> ;
  assign txusrclk_in[5] = \<const0> ;
  assign txusrclk_in[4] = \<const0> ;
  assign txusrclk_in[3] = \<const0> ;
  assign txusrclk_in[2] = \<const0> ;
  assign txusrclk_in[1] = \<const0> ;
  assign txusrclk_in[0] = \<const0> ;
  assign user_tph_stt_read_data[31] = \<const0> ;
  assign user_tph_stt_read_data[30] = \<const0> ;
  assign user_tph_stt_read_data[29] = \<const0> ;
  assign user_tph_stt_read_data[28] = \<const0> ;
  assign user_tph_stt_read_data[27] = \<const0> ;
  assign user_tph_stt_read_data[26] = \<const0> ;
  assign user_tph_stt_read_data[25] = \<const0> ;
  assign user_tph_stt_read_data[24] = \<const0> ;
  assign user_tph_stt_read_data[23] = \<const0> ;
  assign user_tph_stt_read_data[22] = \<const0> ;
  assign user_tph_stt_read_data[21] = \<const0> ;
  assign user_tph_stt_read_data[20] = \<const0> ;
  assign user_tph_stt_read_data[19] = \<const0> ;
  assign user_tph_stt_read_data[18] = \<const0> ;
  assign user_tph_stt_read_data[17] = \<const0> ;
  assign user_tph_stt_read_data[16] = \<const0> ;
  assign user_tph_stt_read_data[15] = \<const0> ;
  assign user_tph_stt_read_data[14] = \<const0> ;
  assign user_tph_stt_read_data[13] = \<const0> ;
  assign user_tph_stt_read_data[12] = \<const0> ;
  assign user_tph_stt_read_data[11] = \<const0> ;
  assign user_tph_stt_read_data[10] = \<const0> ;
  assign user_tph_stt_read_data[9] = \<const0> ;
  assign user_tph_stt_read_data[8] = \<const0> ;
  assign user_tph_stt_read_data[7] = \<const0> ;
  assign user_tph_stt_read_data[6] = \<const0> ;
  assign user_tph_stt_read_data[5] = \<const0> ;
  assign user_tph_stt_read_data[4] = \<const0> ;
  assign user_tph_stt_read_data[3] = \<const0> ;
  assign user_tph_stt_read_data[2] = \<const0> ;
  assign user_tph_stt_read_data[1] = \<const0> ;
  assign user_tph_stt_read_data[0] = \<const0> ;
  assign user_tph_stt_read_data_valid = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_sysclk
       (.CE(sync_sc_ce),
        .CEMASK(1'b0),
        .CLR(sync_sc_clr),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b0}),
        .I(sys_clk),
        .O(bufg_gt_sysclk_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    cfg_ext_read_data_valid_dummy_i_1
       (.I0(read_rcvd_watchDog_cnt[17]),
        .I1(read_rcvd_watchDog_cnt[16]),
        .I2(read_rcvd_watchDog_cnt[0]),
        .I3(read_rcvd_watchDog_cnt[19]),
        .I4(cfg_ext_read_data_valid_dummy_i_2_n_0),
        .I5(cfg_ext_read_data_valid_dummy_i_3_n_0),
        .O(cfg_ext_read_data_valid_dummy_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    cfg_ext_read_data_valid_dummy_i_2
       (.I0(read_rcvd_watchDog_cnt[5]),
        .I1(read_rcvd_watchDog_cnt[4]),
        .I2(read_rcvd_watchDog_cnt[7]),
        .I3(read_rcvd_watchDog_cnt[6]),
        .I4(cfg_ext_read_data_valid_dummy_i_4_n_0),
        .O(cfg_ext_read_data_valid_dummy_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    cfg_ext_read_data_valid_dummy_i_3
       (.I0(read_rcvd_watchDog_cnt[13]),
        .I1(read_rcvd_watchDog_cnt[12]),
        .I2(read_rcvd_watchDog_cnt[15]),
        .I3(read_rcvd_watchDog_cnt[14]),
        .I4(cfg_ext_read_data_valid_dummy_i_5_n_0),
        .O(cfg_ext_read_data_valid_dummy_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFEF)) 
    cfg_ext_read_data_valid_dummy_i_4
       (.I0(read_rcvd_watchDog_cnt[2]),
        .I1(read_rcvd_watchDog_cnt[3]),
        .I2(read_rcvd_watchDog_cnt[18]),
        .I3(read_rcvd_watchDog_cnt[1]),
        .O(cfg_ext_read_data_valid_dummy_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    cfg_ext_read_data_valid_dummy_i_5
       (.I0(read_rcvd_watchDog_cnt[10]),
        .I1(read_rcvd_watchDog_cnt[11]),
        .I2(read_rcvd_watchDog_cnt[8]),
        .I3(read_rcvd_watchDog_cnt[9]),
        .O(cfg_ext_read_data_valid_dummy_i_5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    cfg_ext_read_data_valid_dummy_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(cfg_ext_read_data_valid_dummy_i_1_n_0),
        .Q(cfg_ext_read_data_valid_dummy),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    cfg_ext_read_received_d1_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_6),
        .Q(cfg_ext_read_received_d1),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[0] 
       (.C(user_clk),
        .CE(1'b1),
        .D(cfg_ltssm_state[0]),
        .Q(cfg_ltssm_state_reg0[0]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[1] 
       (.C(user_clk),
        .CE(1'b1),
        .D(cfg_ltssm_state[1]),
        .Q(cfg_ltssm_state_reg0[1]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[2] 
       (.C(user_clk),
        .CE(1'b1),
        .D(cfg_ltssm_state[2]),
        .Q(cfg_ltssm_state_reg0[2]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[3] 
       (.C(user_clk),
        .CE(1'b1),
        .D(cfg_ltssm_state[3]),
        .Q(cfg_ltssm_state_reg0[3]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[4] 
       (.C(user_clk),
        .CE(1'b1),
        .D(cfg_ltssm_state[4]),
        .Q(cfg_ltssm_state_reg0[4]),
        .R(1'b0));
  (* KEEP = "yes" *) 
  FDRE #(
    .INIT(1'b0)) 
    \cfg_ltssm_state_reg0_reg[5] 
       (.C(user_clk),
        .CE(1'b1),
        .D(cfg_ltssm_state[5]),
        .Q(cfg_ltssm_state_reg0[5]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_wrapper pcie3_ultrascale_0_gt_top_i
       (.CLK_CORECLK(core_clk),
        .CLK_PCLK(pipe_clk),
        .CLK_USERCLK(user_clk),
        .GT_PHYSTATUS({pcie3_ultrascale_0_gt_top_i_n_167,pcie3_ultrascale_0_gt_top_i_n_168,pcie3_ultrascale_0_gt_top_i_n_169,pcie3_ultrascale_0_gt_top_i_n_170,pcie3_ultrascale_0_gt_top_i_n_171,pcie3_ultrascale_0_gt_top_i_n_172,pcie3_ultrascale_0_gt_top_i_n_173,pcie3_ultrascale_0_gt_top_i_n_174}),
        .GT_RXDATA({pipe_rx_data[239:224],pipe_rx_data[207:192],pipe_rx_data[175:160],pipe_rx_data[143:128],pipe_rx_data[111:96],pipe_rx_data[79:64],pipe_rx_data[47:32],pipe_rx_data[15:0]}),
        .GT_RXELECIDLE(pipe_rx_elec_idle),
        .GT_RXPOLARITY(pipe_rx_polarity),
        .GT_RXSTATUS({pcie3_ultrascale_0_gt_top_i_n_375,pcie3_ultrascale_0_gt_top_i_n_376,pcie3_ultrascale_0_gt_top_i_n_377,pcie3_ultrascale_0_gt_top_i_n_378,pcie3_ultrascale_0_gt_top_i_n_379,pcie3_ultrascale_0_gt_top_i_n_380,pcie3_ultrascale_0_gt_top_i_n_381,pcie3_ultrascale_0_gt_top_i_n_382,pcie3_ultrascale_0_gt_top_i_n_383,pcie3_ultrascale_0_gt_top_i_n_384,pcie3_ultrascale_0_gt_top_i_n_385,pcie3_ultrascale_0_gt_top_i_n_386,pcie3_ultrascale_0_gt_top_i_n_387,pcie3_ultrascale_0_gt_top_i_n_388,pcie3_ultrascale_0_gt_top_i_n_389,pcie3_ultrascale_0_gt_top_i_n_390,pcie3_ultrascale_0_gt_top_i_n_391,pcie3_ultrascale_0_gt_top_i_n_392,pcie3_ultrascale_0_gt_top_i_n_393,pcie3_ultrascale_0_gt_top_i_n_394,pcie3_ultrascale_0_gt_top_i_n_395,pcie3_ultrascale_0_gt_top_i_n_396,pcie3_ultrascale_0_gt_top_i_n_397,pcie3_ultrascale_0_gt_top_i_n_398}),
        .GT_RXVALID({pcie3_ultrascale_0_gt_top_i_n_399,pcie3_ultrascale_0_gt_top_i_n_400,pcie3_ultrascale_0_gt_top_i_n_401,pcie3_ultrascale_0_gt_top_i_n_402,pcie3_ultrascale_0_gt_top_i_n_403,pcie3_ultrascale_0_gt_top_i_n_404,pcie3_ultrascale_0_gt_top_i_n_405,pcie3_ultrascale_0_gt_top_i_n_406}),
        .GT_TXCOMPLIANCE(pipe_tx_compliance),
        .GT_TXDATA({pipe_txdata[239:224],pipe_txdata[207:192],pipe_txdata[175:160],pipe_txdata[143:128],pipe_txdata[111:96],pipe_txdata[79:64],pipe_txdata[47:32],pipe_txdata[15:0]}),
        .GT_TXDATAK(pipe_tx_char_is_k),
        .GT_TXELECIDLE({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_82,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_83,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_84,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_85,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_86,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_87,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_88,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_89}),
        .GT_TXMAINCURSOR({txeq_maincursor[55:50],txeq_maincursor[48:43],txeq_maincursor[41:36],txeq_maincursor[34:29],txeq_maincursor[27:22],txeq_maincursor[20:15],txeq_maincursor[13:8],txeq_maincursor[6:1]}),
        .GT_TXPOSTCURSOR({txeq_postcursor_o[39:36],txeq_postcursor_o[34:31],txeq_postcursor_o[29:26],txeq_postcursor_o[24:21],txeq_postcursor_o[19:16],txeq_postcursor_o[14:11],txeq_postcursor_o[9:6],txeq_postcursor_o[4:1]}),
        .GT_TXPRECURSOR({txeq_precursor_o[39:36],txeq_precursor_o[34:31],txeq_precursor_o[29:26],txeq_precursor_o[24:21],txeq_precursor_o[19:16],txeq_precursor_o[14:11],txeq_precursor_o[9:6],txeq_precursor_o[4:1]}),
        .MCAPCLK(mcap_clk),
        .PIPETX0DEEMPH(pipe_tx0_deemph),
        .PIPETX0EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_254,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_255}),
        .PIPETX0EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_738,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_739,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_740,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_741}),
        .PIPETX0MARGIN(pipe_tx0_margin),
        .PIPETX0POWERDOWN(pipe_tx0_powerdown),
        .PIPETX0RATE(pipe_tx_rate_o),
        .PIPETX0RCVRDET(pipe_tx0_rcvr_det),
        .PIPETX0SWING(pipe_tx0_swing),
        .PIPETX1EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_260,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_261}),
        .PIPETX1EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_742,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_743,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_744,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_745}),
        .PIPETX2EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_262,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_263}),
        .PIPETX2EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_746,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_747,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_748,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_749}),
        .PIPETX3EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_264,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_265}),
        .PIPETX3EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_750,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_751,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_752,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_753}),
        .PIPETX4EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_266,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_267}),
        .PIPETX4EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_754,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_755,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_756,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_757}),
        .PIPETX5EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_268,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_269}),
        .PIPETX5EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_758,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_759,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_760,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_761}),
        .PIPETX6EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_270,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_271}),
        .PIPETX6EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_762,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_763,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_764,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_765}),
        .PIPETX7EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_272,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_273}),
        .PIPETX7EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_766,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_767,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_768,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_769}),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .phy_prst_n(phy_prst_n),
        .phy_rdy_out(phy_rdy_out),
        .phy_rrst_n(phy_rrst_n),
        .pipe_rx_eq_adapt_done(pipe_rx_eq_adapt_done),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs),
        .pipe_rx_eq_lffs_sel(pipe_rx_eq_lffs_sel),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol),
        .pipe_rx_eqdone(pipe_rx_eqdone),
        .pipe_rx_eqpreset(pipe_rx_eqpreset),
        .pipe_tx_eqcoeff({pipe_tx_eqcoeff[142],pipe_tx_eqcoeff[130],pipe_tx_eqcoeff[124],pipe_tx_eqcoeff[112],pipe_tx_eqcoeff[106],pipe_tx_eqcoeff[94],pipe_tx_eqcoeff[88],pipe_tx_eqcoeff[76],pipe_tx_eqcoeff[70],pipe_tx_eqcoeff[58],pipe_tx_eqcoeff[52],pipe_tx_eqcoeff[40],pipe_tx_eqcoeff[34],pipe_tx_eqcoeff[22],pipe_tx_eqcoeff[16],pipe_tx_eqcoeff[4]}),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph),
        .pipe_tx_eqdone(pipe_tx_eqdone),
        .prst_n_r_reg_reg(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_0),
        .rxcdrhold_in(phy_rxcdrhold),
        .rxctrl0_out({pipe_rx_syncheader[1:0],pipe_rx_start_block[0],pipe_rx_data_valid[0],pipe_rx_char_is_k[1:0],pipe_rx_syncheader[3:2],pipe_rx_start_block[1],pipe_rx_data_valid[1],pipe_rx_char_is_k[3:2],pipe_rx_syncheader[5:4],pipe_rx_start_block[2],pipe_rx_data_valid[2],pipe_rx_char_is_k[5:4],pipe_rx_syncheader[7:6],pipe_rx_start_block[3],pipe_rx_data_valid[3],pipe_rx_char_is_k[7:6],pipe_rx_syncheader[9:8],pipe_rx_start_block[4],pipe_rx_data_valid[4],pipe_rx_char_is_k[9:8],pipe_rx_syncheader[11:10],pipe_rx_start_block[5],pipe_rx_data_valid[5],pipe_rx_char_is_k[11:10],pipe_rx_syncheader[13:12],pipe_rx_start_block[6],pipe_rx_data_valid[6],pipe_rx_char_is_k[13:12],pipe_rx_syncheader[15:14],pipe_rx_start_block[7],pipe_rx_data_valid[7],pipe_rx_char_is_k[15:14]}),
        .\sync_reg[3] (bufg_gt_sysclk_n_0),
        .sys_clk_gt(sys_clk_gt),
        .txctrl0_in({pipe_tx_syncheader[1:0],pipe_tx_start_block[0],pipe_tx_data_valid[0],pipe_tx_syncheader[3:2],pipe_tx_start_block[1],pipe_tx_data_valid[1],pipe_tx_syncheader[5:4],pipe_tx_start_block[2],pipe_tx_data_valid[2],pipe_tx_syncheader[7:6],pipe_tx_start_block[3],pipe_tx_data_valid[3],pipe_tx_syncheader[9:8],pipe_tx_start_block[4],pipe_tx_data_valid[4],pipe_tx_syncheader[11:10],pipe_tx_start_block[5],pipe_tx_data_valid[5],pipe_tx_syncheader[13:12],pipe_tx_start_block[6],pipe_tx_data_valid[6],pipe_tx_syncheader[15:14],pipe_tx_start_block[7],pipe_tx_data_valid[7]}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_pcie3_uscale_top pcie3_ultrascale_0_pcie3_uscale_top_inst
       (.CFGEXTREADDATAVALID(cfg_ext_read_data_valid_dummy),
        .CFGEXTREADRECEIVED(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_6),
        .CLK(user_clk),
        .CLK_PCLK(pipe_clk),
        .CORECLKMIREQUESTRAM(core_clk),
        .GT_PHYSTATUS({pcie3_ultrascale_0_gt_top_i_n_167,pcie3_ultrascale_0_gt_top_i_n_168,pcie3_ultrascale_0_gt_top_i_n_169,pcie3_ultrascale_0_gt_top_i_n_170,pcie3_ultrascale_0_gt_top_i_n_171,pcie3_ultrascale_0_gt_top_i_n_172,pcie3_ultrascale_0_gt_top_i_n_173,pcie3_ultrascale_0_gt_top_i_n_174}),
        .GT_RXDATA({pipe_rx_data[239:224],pipe_rx_data[207:192],pipe_rx_data[175:160],pipe_rx_data[143:128],pipe_rx_data[111:96],pipe_rx_data[79:64],pipe_rx_data[47:32],pipe_rx_data[15:0]}),
        .GT_RXELECIDLE(pipe_rx_elec_idle),
        .GT_RXPOLARITY(pipe_rx_polarity),
        .GT_RXSTATUS({pcie3_ultrascale_0_gt_top_i_n_375,pcie3_ultrascale_0_gt_top_i_n_376,pcie3_ultrascale_0_gt_top_i_n_377,pcie3_ultrascale_0_gt_top_i_n_378,pcie3_ultrascale_0_gt_top_i_n_379,pcie3_ultrascale_0_gt_top_i_n_380,pcie3_ultrascale_0_gt_top_i_n_381,pcie3_ultrascale_0_gt_top_i_n_382,pcie3_ultrascale_0_gt_top_i_n_383,pcie3_ultrascale_0_gt_top_i_n_384,pcie3_ultrascale_0_gt_top_i_n_385,pcie3_ultrascale_0_gt_top_i_n_386,pcie3_ultrascale_0_gt_top_i_n_387,pcie3_ultrascale_0_gt_top_i_n_388,pcie3_ultrascale_0_gt_top_i_n_389,pcie3_ultrascale_0_gt_top_i_n_390,pcie3_ultrascale_0_gt_top_i_n_391,pcie3_ultrascale_0_gt_top_i_n_392,pcie3_ultrascale_0_gt_top_i_n_393,pcie3_ultrascale_0_gt_top_i_n_394,pcie3_ultrascale_0_gt_top_i_n_395,pcie3_ultrascale_0_gt_top_i_n_396,pcie3_ultrascale_0_gt_top_i_n_397,pcie3_ultrascale_0_gt_top_i_n_398}),
        .GT_RXVALID({pcie3_ultrascale_0_gt_top_i_n_399,pcie3_ultrascale_0_gt_top_i_n_400,pcie3_ultrascale_0_gt_top_i_n_401,pcie3_ultrascale_0_gt_top_i_n_402,pcie3_ultrascale_0_gt_top_i_n_403,pcie3_ultrascale_0_gt_top_i_n_404,pcie3_ultrascale_0_gt_top_i_n_405,pcie3_ultrascale_0_gt_top_i_n_406}),
        .GT_TXCOMPLIANCE(pipe_tx_compliance),
        .GT_TXDATA({pipe_txdata[239:224],pipe_txdata[207:192],pipe_txdata[175:160],pipe_txdata[143:128],pipe_txdata[111:96],pipe_txdata[79:64],pipe_txdata[47:32],pipe_txdata[15:0]}),
        .GT_TXDATAK(pipe_tx_char_is_k),
        .GT_TXELECIDLE({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_82,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_83,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_84,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_85,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_86,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_87,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_88,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_89}),
        .MCAPCLK(mcap_clk),
        .PCIEPERST0B(pcie_perstn0_out),
        .PIPETX0DEEMPH(pipe_tx0_deemph),
        .PIPETX0EQCOEFF({pipe_tx_eqcoeff[16],txeq_postcursor_o[4:1],txeq_maincursor[6:1],pipe_tx_eqcoeff[4],txeq_precursor_o[4:1]}),
        .PIPETX0EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_254,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_255}),
        .PIPETX0EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_738,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_739,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_740,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_741}),
        .PIPETX0MARGIN(pipe_tx0_margin),
        .PIPETX0POWERDOWN(pipe_tx0_powerdown),
        .PIPETX0RATE(pipe_tx_rate_o),
        .PIPETX0RCVRDET(pipe_tx0_rcvr_det),
        .PIPETX0SWING(pipe_tx0_swing),
        .PIPETX1EQCOEFF({pipe_tx_eqcoeff[34],txeq_postcursor_o[9:6],txeq_maincursor[13:8],pipe_tx_eqcoeff[22],txeq_precursor_o[9:6]}),
        .PIPETX1EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_260,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_261}),
        .PIPETX1EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_742,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_743,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_744,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_745}),
        .PIPETX2EQCOEFF({pipe_tx_eqcoeff[52],txeq_postcursor_o[14:11],txeq_maincursor[20:15],pipe_tx_eqcoeff[40],txeq_precursor_o[14:11]}),
        .PIPETX2EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_262,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_263}),
        .PIPETX2EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_746,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_747,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_748,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_749}),
        .PIPETX3EQCOEFF({pipe_tx_eqcoeff[70],txeq_postcursor_o[19:16],txeq_maincursor[27:22],pipe_tx_eqcoeff[58],txeq_precursor_o[19:16]}),
        .PIPETX3EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_264,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_265}),
        .PIPETX3EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_750,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_751,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_752,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_753}),
        .PIPETX4EQCOEFF({pipe_tx_eqcoeff[88],txeq_postcursor_o[24:21],txeq_maincursor[34:29],pipe_tx_eqcoeff[76],txeq_precursor_o[24:21]}),
        .PIPETX4EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_266,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_267}),
        .PIPETX4EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_754,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_755,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_756,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_757}),
        .PIPETX5EQCOEFF({pipe_tx_eqcoeff[106],txeq_postcursor_o[29:26],txeq_maincursor[41:36],pipe_tx_eqcoeff[94],txeq_precursor_o[29:26]}),
        .PIPETX5EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_268,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_269}),
        .PIPETX5EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_758,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_759,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_760,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_761}),
        .PIPETX6EQCOEFF({pipe_tx_eqcoeff[124],txeq_postcursor_o[34:31],txeq_maincursor[48:43],pipe_tx_eqcoeff[112],txeq_precursor_o[34:31]}),
        .PIPETX6EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_270,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_271}),
        .PIPETX6EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_762,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_763,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_764,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_765}),
        .PIPETX7EQCOEFF({pipe_tx_eqcoeff[142],txeq_postcursor_o[39:36],txeq_maincursor[55:50],pipe_tx_eqcoeff[130],txeq_precursor_o[39:36]}),
        .PIPETX7EQCONTROL({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_272,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_273}),
        .PIPETX7EQPRESET({pcie3_ultrascale_0_pcie3_uscale_top_inst_n_766,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_767,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_768,pcie3_ultrascale_0_pcie3_uscale_top_inst_n_769}),
        .SR(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5),
        .cfg_config_space_enable(cfg_config_space_enable),
        .cfg_config_space_enable_0(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_0),
        .cfg_config_space_enable_1(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_2),
        .cfg_config_space_enable_2(user_lnk_up_int),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_read_received_d1(cfg_ext_read_received_d1),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_pending_status_data_enable(cfg_interrupt_msi_pending_status_data_enable),
        .cfg_interrupt_msi_pending_status_function_num(cfg_interrupt_msi_pending_status_function_num),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_local_error(cfg_local_error),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_ltssm_state(cfg_ltssm_state),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_subsys_vend_id(cfg_subsys_vend_id),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_perstn1_in(pcie_perstn1_in),
        .pcie_perstn1_out(pcie_perstn1_out),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_av(pcie_rq_tag_av),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .phy_rdy_out(phy_rdy_out),
        .pipe_rx_eq_adapt_done(pipe_rx_eq_adapt_done),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs),
        .pipe_rx_eq_lffs_sel(pipe_rx_eq_lffs_sel),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol),
        .pipe_rx_eqdone(pipe_rx_eqdone),
        .pipe_rx_eqpreset(pipe_rx_eqpreset),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph),
        .pipe_tx_eqdone(pipe_tx_eqdone),
        .rxctrl0_out({pipe_rx_syncheader[1:0],pipe_rx_start_block[0],pipe_rx_data_valid[0],pipe_rx_char_is_k[1:0],pipe_rx_syncheader[3:2],pipe_rx_start_block[1],pipe_rx_data_valid[1],pipe_rx_char_is_k[3:2],pipe_rx_syncheader[5:4],pipe_rx_start_block[2],pipe_rx_data_valid[2],pipe_rx_char_is_k[5:4],pipe_rx_syncheader[7:6],pipe_rx_start_block[3],pipe_rx_data_valid[3],pipe_rx_char_is_k[7:6],pipe_rx_syncheader[9:8],pipe_rx_start_block[4],pipe_rx_data_valid[4],pipe_rx_char_is_k[9:8],pipe_rx_syncheader[11:10],pipe_rx_start_block[5],pipe_rx_data_valid[5],pipe_rx_char_is_k[11:10],pipe_rx_syncheader[13:12],pipe_rx_start_block[6],pipe_rx_data_valid[6],pipe_rx_char_is_k[13:12],pipe_rx_syncheader[15:14],pipe_rx_start_block[7],pipe_rx_data_valid[7],pipe_rx_char_is_k[15:14]}),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .src_arst(user_reset_int),
        .sys_reset(sys_reset),
        .txctrl0_in({pipe_tx_syncheader[1:0],pipe_tx_start_block[0],pipe_tx_data_valid[0],pipe_tx_syncheader[3:2],pipe_tx_start_block[1],pipe_tx_data_valid[1],pipe_tx_syncheader[5:4],pipe_tx_start_block[2],pipe_tx_data_valid[2],pipe_tx_syncheader[7:6],pipe_tx_start_block[3],pipe_tx_data_valid[3],pipe_tx_syncheader[9:8],pipe_tx_start_block[4],pipe_tx_data_valid[4],pipe_tx_syncheader[11:10],pipe_tx_start_block[5],pipe_tx_data_valid[5],pipe_tx_syncheader[13:12],pipe_tx_start_block[6],pipe_tx_data_valid[6],pipe_tx_syncheader[15:14],pipe_tx_start_block[7],pipe_tx_data_valid[7]}));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \read_rcvd_watchDog_cnt[0]_i_1 
       (.I0(read_rcvd_watchDog_cnt[0]),
        .O(p_2_in[0]));
  LUT6 #(
    .INIT(64'h0000111055555555)) 
    \read_rcvd_watchDog_cnt[19]_i_2 
       (.I0(read_rcvd_watchDog_cnt[19]),
        .I1(read_rcvd_watchDog_cnt[16]),
        .I2(\read_rcvd_watchDog_cnt[19]_i_5_n_0 ),
        .I3(\read_rcvd_watchDog_cnt[19]_i_6_n_0 ),
        .I4(read_rcvd_watchDog_cnt[17]),
        .I5(read_rcvd_watchDog_cnt[18]),
        .O(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \read_rcvd_watchDog_cnt[19]_i_5 
       (.I0(read_rcvd_watchDog_cnt[3]),
        .I1(read_rcvd_watchDog_cnt[4]),
        .I2(read_rcvd_watchDog_cnt[1]),
        .I3(read_rcvd_watchDog_cnt[2]),
        .I4(\read_rcvd_watchDog_cnt[19]_i_7_n_0 ),
        .O(\read_rcvd_watchDog_cnt[19]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    \read_rcvd_watchDog_cnt[19]_i_6 
       (.I0(read_rcvd_watchDog_cnt[11]),
        .I1(read_rcvd_watchDog_cnt[12]),
        .I2(read_rcvd_watchDog_cnt[9]),
        .I3(read_rcvd_watchDog_cnt[10]),
        .I4(\read_rcvd_watchDog_cnt[19]_i_8_n_0 ),
        .O(\read_rcvd_watchDog_cnt[19]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \read_rcvd_watchDog_cnt[19]_i_7 
       (.I0(read_rcvd_watchDog_cnt[6]),
        .I1(read_rcvd_watchDog_cnt[5]),
        .I2(read_rcvd_watchDog_cnt[8]),
        .I3(read_rcvd_watchDog_cnt[7]),
        .O(\read_rcvd_watchDog_cnt[19]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \read_rcvd_watchDog_cnt[19]_i_8 
       (.I0(read_rcvd_watchDog_cnt[14]),
        .I1(read_rcvd_watchDog_cnt[13]),
        .I2(read_rcvd_watchDog_cnt[0]),
        .I3(read_rcvd_watchDog_cnt[15]),
        .O(\read_rcvd_watchDog_cnt[19]_i_8_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[0] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[0]),
        .Q(read_rcvd_watchDog_cnt[0]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[10] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[10]),
        .Q(read_rcvd_watchDog_cnt[10]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[11] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[11]),
        .Q(read_rcvd_watchDog_cnt[11]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[12] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[12]),
        .Q(read_rcvd_watchDog_cnt[12]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[13] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[13]),
        .Q(read_rcvd_watchDog_cnt[13]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[14] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[14]),
        .Q(read_rcvd_watchDog_cnt[14]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[15] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[15]),
        .Q(read_rcvd_watchDog_cnt[15]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \read_rcvd_watchDog_cnt_reg[16] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[16]),
        .Q(read_rcvd_watchDog_cnt[16]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \read_rcvd_watchDog_cnt_reg[16]_i_1 
       (.CI(\read_rcvd_watchDog_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\read_rcvd_watchDog_cnt_reg[16]_i_1_n_0 ,\read_rcvd_watchDog_cnt_reg[16]_i_1_n_1 ,\read_rcvd_watchDog_cnt_reg[16]_i_1_n_2 ,\read_rcvd_watchDog_cnt_reg[16]_i_1_n_3 ,\read_rcvd_watchDog_cnt_reg[16]_i_1_n_4 ,\read_rcvd_watchDog_cnt_reg[16]_i_1_n_5 ,\read_rcvd_watchDog_cnt_reg[16]_i_1_n_6 ,\read_rcvd_watchDog_cnt_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_2_in[16:9]),
        .S(read_rcvd_watchDog_cnt[16:9]));
  FDRE #(
    .INIT(1'b0)) 
    \read_rcvd_watchDog_cnt_reg[17] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[17]),
        .Q(read_rcvd_watchDog_cnt[17]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[18] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[18]),
        .Q(read_rcvd_watchDog_cnt[18]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b0)) 
    \read_rcvd_watchDog_cnt_reg[19] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[19]),
        .Q(read_rcvd_watchDog_cnt[19]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \read_rcvd_watchDog_cnt_reg[19]_i_3 
       (.CI(\read_rcvd_watchDog_cnt_reg[16]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_read_rcvd_watchDog_cnt_reg[19]_i_3_CO_UNCONNECTED [7:2],\read_rcvd_watchDog_cnt_reg[19]_i_3_n_6 ,\read_rcvd_watchDog_cnt_reg[19]_i_3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_read_rcvd_watchDog_cnt_reg[19]_i_3_O_UNCONNECTED [7:3],p_2_in[19:17]}),
        .S({1'b0,1'b0,1'b0,1'b0,1'b0,read_rcvd_watchDog_cnt[19:17]}));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[1] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[1]),
        .Q(read_rcvd_watchDog_cnt[1]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[2] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[2]),
        .Q(read_rcvd_watchDog_cnt[2]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[3] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[3]),
        .Q(read_rcvd_watchDog_cnt[3]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[4] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[4]),
        .Q(read_rcvd_watchDog_cnt[4]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[5] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[5]),
        .Q(read_rcvd_watchDog_cnt[5]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[6] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[6]),
        .Q(read_rcvd_watchDog_cnt[6]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[7] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[7]),
        .Q(read_rcvd_watchDog_cnt[7]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[8] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[8]),
        .Q(read_rcvd_watchDog_cnt[8]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY8 \read_rcvd_watchDog_cnt_reg[8]_i_1 
       (.CI(read_rcvd_watchDog_cnt[0]),
        .CI_TOP(1'b0),
        .CO({\read_rcvd_watchDog_cnt_reg[8]_i_1_n_0 ,\read_rcvd_watchDog_cnt_reg[8]_i_1_n_1 ,\read_rcvd_watchDog_cnt_reg[8]_i_1_n_2 ,\read_rcvd_watchDog_cnt_reg[8]_i_1_n_3 ,\read_rcvd_watchDog_cnt_reg[8]_i_1_n_4 ,\read_rcvd_watchDog_cnt_reg[8]_i_1_n_5 ,\read_rcvd_watchDog_cnt_reg[8]_i_1_n_6 ,\read_rcvd_watchDog_cnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O(p_2_in[8:1]),
        .S(read_rcvd_watchDog_cnt[8:1]));
  FDRE #(
    .INIT(1'b1)) 
    \read_rcvd_watchDog_cnt_reg[9] 
       (.C(user_clk),
        .CE(\read_rcvd_watchDog_cnt[19]_i_2_n_0 ),
        .D(p_2_in[9]),
        .Q(read_rcvd_watchDog_cnt[9]),
        .R(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_5));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_rxcdrhold rxcdrhold_i
       (.CLK(user_clk),
        .CLK_PCLK(pipe_clk),
        .GT_RXELECIDLE(pipe_rx_elec_idle[0]),
        .cfg_ltssm_state(cfg_ltssm_state),
        .rxcdrhold_in(phy_rxcdrhold));
  (* BOX_TYPE = "PRIMITIVE" *) 
  BUFG_GT_SYNC sync_sys_clk
       (.CE(1'b1),
        .CESYNC(sync_sc_ce),
        .CLK(sys_clk),
        .CLR(1'b0),
        .CLRSYNC(sync_sc_clr));
  (* DEF_VAL = "1'b1" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b0" *) 
  (* RST_ACTIVE_HIGH = "0" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst user_lnk_up_cdc
       (.dest_arst(user_lnk_up_cdc_o),
        .dest_clk(user_clk),
        .src_arst(user_lnk_up_int));
  FDCE user_lnk_up_reg
       (.C(user_clk),
        .CE(1'b1),
        .CLR(pcie3_ultrascale_0_pcie3_uscale_top_inst_n_2),
        .D(user_lnk_up_cdc_o),
        .Q(user_lnk_up));
  (* DEF_VAL = "1'b0" *) 
  (* DEST_SYNC_FF = "2" *) 
  (* INIT_SYNC_FF = "0" *) 
  (* INV_DEF_VAL = "1'b1" *) 
  (* RST_ACTIVE_HIGH = "1" *) 
  (* VERSION = "0" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  (* XPM_MODULE = "TRUE" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0 user_reset_cdc
       (.dest_arst(user_reset_cdc_o),
        .dest_clk(user_clk),
        .src_arst(user_reset_int));
  FDPE user_reset_reg
       (.C(user_clk),
        .CE(1'b1),
        .D(user_reset_cdc_o),
        .PRE(user_reset_int),
        .Q(user_reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_pcie3_uscale_top
   (cfg_config_space_enable_0,
    PCIEPERST0B,
    cfg_config_space_enable_1,
    cfg_phy_link_status,
    SR,
    CFGEXTREADRECEIVED,
    src_arst,
    cfg_hot_reset_out,
    cfg_phy_link_down,
    cfg_config_space_enable_2,
    cfg_err_cor_out,
    cfg_err_fatal_out,
    cfg_err_nonfatal_out,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_sent,
    cfg_interrupt_sent,
    cfg_local_error,
    cfg_ltr_enable,
    cfg_mgmt_read_write_done,
    cfg_msg_received,
    cfg_msg_transmit_done,
    cfg_per_function_update_done,
    cfg_pl_status_change,
    cfg_power_state_change_interrupt,
    m_axis_cq_tlast,
    m_axis_cq_tvalid,
    m_axis_rc_tlast,
    m_axis_rc_tvalid,
    pcie_perstn1_out,
    pcie_rq_seq_num_vld,
    pcie_rq_tag_vld,
    GT_RXPOLARITY,
    GT_TXCOMPLIANCE,
    txctrl0_in,
    PIPETX0DEEMPH,
    GT_TXELECIDLE,
    PIPETX0RCVRDET,
    PIPETX0SWING,
    cfg_fc_cpld,
    cfg_fc_npd,
    cfg_fc_pd,
    cfg_function_power_state,
    cfg_interrupt_msi_mmenable,
    cfg_tph_st_mode,
    cfg_function_status,
    cfg_per_func_status_data,
    cfg_vf_status,
    cfg_link_power_state,
    cfg_obff_enable,
    pcie_rq_tag_av,
    pcie_tfc_npd_av,
    pcie_tfc_nph_av,
    pipe_rx_eqcontrol,
    GT_TXDATAK,
    PIPETX0EQCONTROL,
    PIPETX0POWERDOWN,
    PIPETX0RATE,
    PIPETX1EQCONTROL,
    PIPETX2EQCONTROL,
    PIPETX3EQCONTROL,
    PIPETX4EQCONTROL,
    PIPETX5EQCONTROL,
    PIPETX6EQCONTROL,
    PIPETX7EQCONTROL,
    cfg_vf_power_state,
    cfg_vf_tph_st_mode,
    m_axis_cq_tdata,
    m_axis_rc_tdata,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    pipe_rx_eqpreset,
    PIPETX0MARGIN,
    cfg_interrupt_msi_data,
    cfg_mgmt_read_data,
    GT_TXDATA,
    cfg_dpa_substate_change,
    cfg_flr_in_process,
    cfg_interrupt_msi_enable,
    cfg_negotiated_width,
    cfg_rcb_status,
    cfg_tph_requester_enable,
    pcie_rq_seq_num,
    pipe_rx_eq_txpreset,
    PIPETX0EQPRESET,
    PIPETX1EQPRESET,
    PIPETX2EQPRESET,
    PIPETX3EQPRESET,
    PIPETX4EQPRESET,
    PIPETX5EQPRESET,
    PIPETX6EQPRESET,
    PIPETX7EQPRESET,
    s_axis_cc_tready,
    s_axis_rq_tready,
    cfg_msg_received_type,
    cfg_ltssm_state,
    pcie_cq_np_req_count,
    pcie_rq_tag,
    pipe_rx_eq_lffs,
    pipe_tx_eqdeemph,
    m_axis_rc_tuser,
    cfg_fc_cplh,
    cfg_fc_nph,
    cfg_fc_ph,
    cfg_interrupt_msi_vf_enable,
    cfg_msg_received_data,
    cfg_vf_flr_in_process,
    cfg_vf_tph_requester_enable,
    m_axis_cq_tkeep,
    m_axis_rc_tkeep,
    m_axis_cq_tuser,
    CLK,
    phy_rdy_out,
    cfg_ext_read_received_d1,
    CORECLKMIREQUESTRAM,
    cfg_config_space_enable,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    CFGEXTREADDATAVALID,
    cfg_hot_reset_in,
    cfg_interrupt_msi_pending_status_data_enable,
    cfg_interrupt_msi_tph_present,
    cfg_link_training_enable,
    cfg_mgmt_read,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_mgmt_write,
    cfg_msg_transmit,
    cfg_per_function_output_request,
    cfg_power_state_change_ack,
    cfg_req_pm_transition_l23_ready,
    MCAPCLK,
    sys_reset,
    pcie_perstn1_in,
    pcie_cq_np_req,
    CLK_PCLK,
    rxctrl0_out,
    GT_RXELECIDLE,
    pipe_rx_eqdone,
    pipe_rx_eq_adapt_done,
    pipe_rx_eq_lffs_sel,
    GT_PHYSTATUS,
    GT_RXVALID,
    pipe_tx_eqdone,
    s_axis_cc_tlast,
    s_axis_cc_tvalid,
    s_axis_rq_tlast,
    s_axis_rq_tvalid,
    cfg_subsys_vend_id,
    PIPETX0EQCOEFF,
    PIPETX1EQCOEFF,
    PIPETX2EQCOEFF,
    PIPETX3EQCOEFF,
    PIPETX4EQCOEFF,
    PIPETX5EQCOEFF,
    PIPETX6EQCOEFF,
    PIPETX7EQCOEFF,
    cfg_mgmt_addr,
    cfg_interrupt_msi_tph_type,
    m_axis_cq_tready,
    m_axis_rc_tready,
    s_axis_cc_tdata,
    s_axis_rq_tdata,
    cfg_ds_function_number,
    cfg_fc_sel,
    cfg_interrupt_msi_attr,
    cfg_msg_transmit_type,
    cfg_per_func_status_control,
    GT_RXSTATUS,
    cfg_interrupt_msi_int,
    cfg_interrupt_msi_pending_status,
    cfg_mgmt_write_data,
    cfg_msg_transmit_data,
    GT_RXDATA,
    s_axis_cc_tuser,
    cfg_flr_done,
    cfg_interrupt_int,
    cfg_interrupt_msi_function_number,
    cfg_interrupt_msi_pending_status_function_num,
    cfg_interrupt_msi_select,
    cfg_interrupt_pending,
    cfg_mgmt_byte_enable,
    cfg_per_function_number,
    cfg_ds_device_number,
    s_axis_rq_tuser,
    cfg_dsn,
    cfg_ds_bus_number,
    cfg_ds_port_number,
    cfg_vf_flr_done,
    s_axis_cc_tkeep,
    s_axis_rq_tkeep,
    cfg_interrupt_msi_tph_st_tag);
  output cfg_config_space_enable_0;
  output PCIEPERST0B;
  output cfg_config_space_enable_1;
  output [1:0]cfg_phy_link_status;
  output [0:0]SR;
  output CFGEXTREADRECEIVED;
  output src_arst;
  output cfg_hot_reset_out;
  output cfg_phy_link_down;
  output cfg_config_space_enable_2;
  output cfg_err_cor_out;
  output cfg_err_fatal_out;
  output cfg_err_nonfatal_out;
  output cfg_interrupt_msi_fail;
  output cfg_interrupt_msi_mask_update;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_sent;
  output cfg_local_error;
  output cfg_ltr_enable;
  output cfg_mgmt_read_write_done;
  output cfg_msg_received;
  output cfg_msg_transmit_done;
  output cfg_per_function_update_done;
  output cfg_pl_status_change;
  output cfg_power_state_change_interrupt;
  output m_axis_cq_tlast;
  output m_axis_cq_tvalid;
  output m_axis_rc_tlast;
  output m_axis_rc_tvalid;
  output pcie_perstn1_out;
  output pcie_rq_seq_num_vld;
  output pcie_rq_tag_vld;
  output [7:0]GT_RXPOLARITY;
  output [7:0]GT_TXCOMPLIANCE;
  output [31:0]txctrl0_in;
  output PIPETX0DEEMPH;
  output [7:0]GT_TXELECIDLE;
  output PIPETX0RCVRDET;
  output PIPETX0SWING;
  output [11:0]cfg_fc_cpld;
  output [11:0]cfg_fc_npd;
  output [11:0]cfg_fc_pd;
  output [11:0]cfg_function_power_state;
  output [11:0]cfg_interrupt_msi_mmenable;
  output [11:0]cfg_tph_st_mode;
  output [15:0]cfg_function_status;
  output [15:0]cfg_per_func_status_data;
  output [15:0]cfg_vf_status;
  output [1:0]cfg_link_power_state;
  output [1:0]cfg_obff_enable;
  output [1:0]pcie_rq_tag_av;
  output [1:0]pcie_tfc_npd_av;
  output [1:0]pcie_tfc_nph_av;
  output [15:0]pipe_rx_eqcontrol;
  output [15:0]GT_TXDATAK;
  output [1:0]PIPETX0EQCONTROL;
  output [1:0]PIPETX0POWERDOWN;
  output [1:0]PIPETX0RATE;
  output [1:0]PIPETX1EQCONTROL;
  output [1:0]PIPETX2EQCONTROL;
  output [1:0]PIPETX3EQCONTROL;
  output [1:0]PIPETX4EQCONTROL;
  output [1:0]PIPETX5EQCONTROL;
  output [1:0]PIPETX6EQCONTROL;
  output [1:0]PIPETX7EQCONTROL;
  output [23:0]cfg_vf_power_state;
  output [23:0]cfg_vf_tph_st_mode;
  output [63:0]m_axis_cq_tdata;
  output [63:0]m_axis_rc_tdata;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [23:0]pipe_rx_eqpreset;
  output [2:0]PIPETX0MARGIN;
  output [31:0]cfg_interrupt_msi_data;
  output [31:0]cfg_mgmt_read_data;
  output [127:0]GT_TXDATA;
  output [3:0]cfg_dpa_substate_change;
  output [3:0]cfg_flr_in_process;
  output [3:0]cfg_interrupt_msi_enable;
  output [3:0]cfg_negotiated_width;
  output [3:0]cfg_rcb_status;
  output [3:0]cfg_tph_requester_enable;
  output [3:0]pcie_rq_seq_num;
  output [31:0]pipe_rx_eq_txpreset;
  output [3:0]PIPETX0EQPRESET;
  output [3:0]PIPETX1EQPRESET;
  output [3:0]PIPETX2EQPRESET;
  output [3:0]PIPETX3EQPRESET;
  output [3:0]PIPETX4EQPRESET;
  output [3:0]PIPETX5EQPRESET;
  output [3:0]PIPETX6EQPRESET;
  output [3:0]PIPETX7EQPRESET;
  output [3:0]s_axis_cc_tready;
  output [3:0]s_axis_rq_tready;
  output [4:0]cfg_msg_received_type;
  output [5:0]cfg_ltssm_state;
  output [5:0]pcie_cq_np_req_count;
  output [5:0]pcie_rq_tag;
  output [47:0]pipe_rx_eq_lffs;
  output [47:0]pipe_tx_eqdeemph;
  output [74:0]m_axis_rc_tuser;
  output [7:0]cfg_fc_cplh;
  output [7:0]cfg_fc_nph;
  output [7:0]cfg_fc_ph;
  output [7:0]cfg_interrupt_msi_vf_enable;
  output [7:0]cfg_msg_received_data;
  output [7:0]cfg_vf_flr_in_process;
  output [7:0]cfg_vf_tph_requester_enable;
  output [1:0]m_axis_cq_tkeep;
  output [1:0]m_axis_rc_tkeep;
  output [84:0]m_axis_cq_tuser;
  input CLK;
  input phy_rdy_out;
  input cfg_ext_read_received_d1;
  input CORECLKMIREQUESTRAM;
  input cfg_config_space_enable;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  input CFGEXTREADDATAVALID;
  input cfg_hot_reset_in;
  input cfg_interrupt_msi_pending_status_data_enable;
  input cfg_interrupt_msi_tph_present;
  input cfg_link_training_enable;
  input cfg_mgmt_read;
  input cfg_mgmt_type1_cfg_reg_access;
  input cfg_mgmt_write;
  input cfg_msg_transmit;
  input cfg_per_function_output_request;
  input cfg_power_state_change_ack;
  input cfg_req_pm_transition_l23_ready;
  input MCAPCLK;
  input sys_reset;
  input pcie_perstn1_in;
  input pcie_cq_np_req;
  input CLK_PCLK;
  input [47:0]rxctrl0_out;
  input [7:0]GT_RXELECIDLE;
  input [7:0]pipe_rx_eqdone;
  input [7:0]pipe_rx_eq_adapt_done;
  input [7:0]pipe_rx_eq_lffs_sel;
  input [7:0]GT_PHYSTATUS;
  input [7:0]GT_RXVALID;
  input [7:0]pipe_tx_eqdone;
  input s_axis_cc_tlast;
  input s_axis_cc_tvalid;
  input s_axis_rq_tlast;
  input s_axis_rq_tvalid;
  input [15:0]cfg_subsys_vend_id;
  input [15:0]PIPETX0EQCOEFF;
  input [15:0]PIPETX1EQCOEFF;
  input [15:0]PIPETX2EQCOEFF;
  input [15:0]PIPETX3EQCOEFF;
  input [15:0]PIPETX4EQCOEFF;
  input [15:0]PIPETX5EQCOEFF;
  input [15:0]PIPETX6EQCOEFF;
  input [15:0]PIPETX7EQCOEFF;
  input [18:0]cfg_mgmt_addr;
  input [1:0]cfg_interrupt_msi_tph_type;
  input m_axis_cq_tready;
  input m_axis_rc_tready;
  input [63:0]s_axis_cc_tdata;
  input [63:0]s_axis_rq_tdata;
  input [2:0]cfg_ds_function_number;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_interrupt_msi_attr;
  input [2:0]cfg_msg_transmit_type;
  input [2:0]cfg_per_func_status_control;
  input [23:0]GT_RXSTATUS;
  input [31:0]cfg_interrupt_msi_int;
  input [31:0]cfg_interrupt_msi_pending_status;
  input [31:0]cfg_mgmt_write_data;
  input [31:0]cfg_msg_transmit_data;
  input [127:0]GT_RXDATA;
  input [32:0]s_axis_cc_tuser;
  input [3:0]cfg_flr_done;
  input [3:0]cfg_interrupt_int;
  input [3:0]cfg_interrupt_msi_function_number;
  input [3:0]cfg_interrupt_msi_pending_status_function_num;
  input [3:0]cfg_interrupt_msi_select;
  input [3:0]cfg_interrupt_pending;
  input [3:0]cfg_mgmt_byte_enable;
  input [3:0]cfg_per_function_number;
  input [4:0]cfg_ds_device_number;
  input [59:0]s_axis_rq_tuser;
  input [63:0]cfg_dsn;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_ds_port_number;
  input [7:0]cfg_vf_flr_done;
  input [1:0]s_axis_cc_tkeep;
  input [1:0]s_axis_rq_tkeep;
  input [8:0]cfg_interrupt_msi_tph_st_tag;

  wire CFGEXTREADDATAVALID;
  wire CFGEXTREADRECEIVED;
  wire CLK;
  wire CLK_PCLK;
  wire CORECLKMIREQUESTRAM;
  wire [7:0]GT_PHYSTATUS;
  wire [127:0]GT_RXDATA;
  wire [7:0]GT_RXELECIDLE;
  wire [7:0]GT_RXPOLARITY;
  wire [23:0]GT_RXSTATUS;
  wire [7:0]GT_RXVALID;
  wire [7:0]GT_TXCOMPLIANCE;
  wire [127:0]GT_TXDATA;
  wire [15:0]GT_TXDATAK;
  wire [7:0]GT_TXELECIDLE;
  wire MCAPCLK;
  wire PCIEPERST0B;
  wire PIPETX0DEEMPH;
  wire [15:0]PIPETX0EQCOEFF;
  wire [1:0]PIPETX0EQCONTROL;
  wire [3:0]PIPETX0EQPRESET;
  wire [2:0]PIPETX0MARGIN;
  wire [1:0]PIPETX0POWERDOWN;
  wire [1:0]PIPETX0RATE;
  wire PIPETX0RCVRDET;
  wire PIPETX0SWING;
  wire [15:0]PIPETX1EQCOEFF;
  wire [1:0]PIPETX1EQCONTROL;
  wire [3:0]PIPETX1EQPRESET;
  wire [15:0]PIPETX2EQCOEFF;
  wire [1:0]PIPETX2EQCONTROL;
  wire [3:0]PIPETX2EQPRESET;
  wire [15:0]PIPETX3EQCOEFF;
  wire [1:0]PIPETX3EQCONTROL;
  wire [3:0]PIPETX3EQPRESET;
  wire [15:0]PIPETX4EQCOEFF;
  wire [1:0]PIPETX4EQCONTROL;
  wire [3:0]PIPETX4EQPRESET;
  wire [15:0]PIPETX5EQCOEFF;
  wire [1:0]PIPETX5EQCONTROL;
  wire [3:0]PIPETX5EQPRESET;
  wire [15:0]PIPETX6EQCOEFF;
  wire [1:0]PIPETX6EQCONTROL;
  wire [3:0]PIPETX6EQPRESET;
  wire [15:0]PIPETX7EQCOEFF;
  wire [1:0]PIPETX7EQCONTROL;
  wire [3:0]PIPETX7EQPRESET;
  wire [0:0]SR;
  wire cfg_config_space_enable;
  wire cfg_config_space_enable_0;
  wire cfg_config_space_enable_1;
  wire cfg_config_space_enable_2;
  wire [2:0]cfg_current_speed;
  wire [3:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire cfg_ext_read_received_d1;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [3:0]cfg_flr_done;
  wire [3:0]cfg_flr_in_process;
  wire [11:0]cfg_function_power_state;
  wire [15:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [3:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [3:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [11:0]cfg_interrupt_msi_mmenable;
  wire [31:0]cfg_interrupt_msi_pending_status;
  wire cfg_interrupt_msi_pending_status_data_enable;
  wire [3:0]cfg_interrupt_msi_pending_status_function_num;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [7:0]cfg_interrupt_msi_vf_enable;
  wire [3:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_local_error;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [3:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [3:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [3:0]cfg_tph_function_num;
  wire [3:0]cfg_tph_requester_enable;
  wire [11:0]cfg_tph_st_mode;
  wire [4:0]cfg_tph_stt_address;
  wire [31:0]cfg_tph_stt_read_data;
  wire cfg_tph_stt_read_data_valid;
  wire cfg_tph_stt_read_enable;
  wire [3:0]cfg_tph_stt_write_byte_valid;
  wire [31:0]cfg_tph_stt_write_data;
  wire cfg_tph_stt_write_enable;
  wire [7:0]cfg_vf_flr_done;
  wire [7:0]cfg_vf_flr_in_process;
  wire [23:0]cfg_vf_power_state;
  wire [15:0]cfg_vf_status;
  wire [7:0]cfg_vf_tph_requester_enable;
  wire [23:0]cfg_vf_tph_st_mode;
  wire init_ctrl_inst_n_1;
  wire init_ctrl_inst_n_2;
  wire [63:0]m_axis_cq_tdata;
  wire [1:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [63:0]m_axis_rc_tdata;
  wire [1:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire pcie_perstn1_in;
  wire pcie_perstn1_out;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire [1:0]pcie_rq_tag_av;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire phy_rdy_out;
  wire pipe_reset_n;
  wire [7:0]pipe_rx_eq_adapt_done;
  wire [47:0]pipe_rx_eq_lffs;
  wire [7:0]pipe_rx_eq_lffs_sel;
  wire [31:0]pipe_rx_eq_txpreset;
  wire [15:0]pipe_rx_eqcontrol;
  wire [7:0]pipe_rx_eqdone;
  wire [23:0]pipe_rx_eqpreset;
  wire [47:0]pipe_tx_eqdeemph;
  wire [7:0]pipe_tx_eqdone;
  wire [47:0]rxctrl0_out;
  wire [63:0]s_axis_cc_tdata;
  wire [1:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [63:0]s_axis_rq_tdata;
  wire [1:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire src_arst;
  wire sys_reset;
  wire [31:0]txctrl0_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_init_ctrl init_ctrl_inst
       (.CLK(CLK),
        .MGMTSTICKYRESETN(init_ctrl_inst_n_2),
        .RESETN(pipe_reset_n),
        .phy_rdy_out(phy_rdy_out),
        .\reg_state_reg[2]_0 (init_ctrl_inst_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_pcie3_uscale_wrapper pcie3_uscale_wrapper_inst
       (.ADDRARDADDR({cfg_tph_function_num,cfg_tph_stt_address}),
        .CFGEXTREADDATAVALID(CFGEXTREADDATAVALID),
        .CFGEXTREADRECEIVED(CFGEXTREADRECEIVED),
        .CFGTPHSTTREADDATA(cfg_tph_stt_read_data),
        .CFGTPHSTTREADDATAVALID(cfg_tph_stt_read_data_valid),
        .CFGTPHSTTREADENABLE(cfg_tph_stt_read_enable),
        .CFGTPHSTTWRITEBYTEVALID(cfg_tph_stt_write_byte_valid),
        .CFGTPHSTTWRITEDATA(cfg_tph_stt_write_data),
        .CFGTPHSTTWRITEENABLE(cfg_tph_stt_write_enable),
        .CLK(CLK),
        .CLK_PCLK(CLK_PCLK),
        .CORECLKMIREQUESTRAM(CORECLKMIREQUESTRAM),
        .GT_PHYSTATUS(GT_PHYSTATUS),
        .GT_RXDATA(GT_RXDATA),
        .GT_RXELECIDLE(GT_RXELECIDLE),
        .GT_RXPOLARITY(GT_RXPOLARITY),
        .GT_RXSTATUS(GT_RXSTATUS),
        .GT_RXVALID(GT_RXVALID),
        .GT_TXCOMPLIANCE(GT_TXCOMPLIANCE),
        .GT_TXDATA(GT_TXDATA),
        .GT_TXDATAK(GT_TXDATAK),
        .GT_TXELECIDLE(GT_TXELECIDLE),
        .MCAPCLK(MCAPCLK),
        .MGMTSTICKYRESETN(init_ctrl_inst_n_2),
        .PCIEPERST0B(PCIEPERST0B),
        .PIPETX0DEEMPH(PIPETX0DEEMPH),
        .PIPETX0EQCOEFF(PIPETX0EQCOEFF),
        .PIPETX0EQCONTROL(PIPETX0EQCONTROL),
        .PIPETX0EQPRESET(PIPETX0EQPRESET),
        .PIPETX0MARGIN(PIPETX0MARGIN),
        .PIPETX0POWERDOWN(PIPETX0POWERDOWN),
        .PIPETX0RATE(PIPETX0RATE),
        .PIPETX0RCVRDET(PIPETX0RCVRDET),
        .PIPETX0SWING(PIPETX0SWING),
        .PIPETX1EQCOEFF(PIPETX1EQCOEFF),
        .PIPETX1EQCONTROL(PIPETX1EQCONTROL),
        .PIPETX1EQPRESET(PIPETX1EQPRESET),
        .PIPETX2EQCOEFF(PIPETX2EQCOEFF),
        .PIPETX2EQCONTROL(PIPETX2EQCONTROL),
        .PIPETX2EQPRESET(PIPETX2EQPRESET),
        .PIPETX3EQCOEFF(PIPETX3EQCOEFF),
        .PIPETX3EQCONTROL(PIPETX3EQCONTROL),
        .PIPETX3EQPRESET(PIPETX3EQPRESET),
        .PIPETX4EQCOEFF(PIPETX4EQCOEFF),
        .PIPETX4EQCONTROL(PIPETX4EQCONTROL),
        .PIPETX4EQPRESET(PIPETX4EQPRESET),
        .PIPETX5EQCOEFF(PIPETX5EQCOEFF),
        .PIPETX5EQCONTROL(PIPETX5EQCONTROL),
        .PIPETX5EQPRESET(PIPETX5EQPRESET),
        .PIPETX6EQCOEFF(PIPETX6EQCOEFF),
        .PIPETX6EQCONTROL(PIPETX6EQCONTROL),
        .PIPETX6EQPRESET(PIPETX6EQPRESET),
        .PIPETX7EQCOEFF(PIPETX7EQCOEFF),
        .PIPETX7EQCONTROL(PIPETX7EQCONTROL),
        .PIPETX7EQPRESET(PIPETX7EQPRESET),
        .RESETN(pipe_reset_n),
        .SR(SR),
        .cfg_config_space_enable(cfg_config_space_enable),
        .cfg_config_space_enable_0(cfg_config_space_enable_0),
        .cfg_config_space_enable_1(cfg_config_space_enable_1),
        .cfg_config_space_enable_2(cfg_config_space_enable_2),
        .cfg_current_speed(cfg_current_speed),
        .cfg_dpa_substate_change(cfg_dpa_substate_change),
        .cfg_ds_bus_number(cfg_ds_bus_number),
        .cfg_ds_device_number(cfg_ds_device_number),
        .cfg_ds_function_number(cfg_ds_function_number),
        .cfg_ds_port_number(cfg_ds_port_number),
        .cfg_dsn(cfg_dsn),
        .cfg_err_cor_in(cfg_err_cor_in),
        .cfg_err_cor_out(cfg_err_cor_out),
        .cfg_err_fatal_out(cfg_err_fatal_out),
        .cfg_err_nonfatal_out(cfg_err_nonfatal_out),
        .cfg_err_uncor_in(cfg_err_uncor_in),
        .cfg_ext_read_received_d1(cfg_ext_read_received_d1),
        .cfg_fc_cpld(cfg_fc_cpld),
        .cfg_fc_cplh(cfg_fc_cplh),
        .cfg_fc_npd(cfg_fc_npd),
        .cfg_fc_nph(cfg_fc_nph),
        .cfg_fc_pd(cfg_fc_pd),
        .cfg_fc_ph(cfg_fc_ph),
        .cfg_fc_sel(cfg_fc_sel),
        .cfg_flr_done(cfg_flr_done),
        .cfg_flr_in_process(cfg_flr_in_process),
        .cfg_function_power_state(cfg_function_power_state),
        .cfg_function_status(cfg_function_status),
        .cfg_hot_reset_in(cfg_hot_reset_in),
        .cfg_hot_reset_out(cfg_hot_reset_out),
        .cfg_interrupt_int(cfg_interrupt_int),
        .cfg_interrupt_msi_attr(cfg_interrupt_msi_attr),
        .cfg_interrupt_msi_data(cfg_interrupt_msi_data),
        .cfg_interrupt_msi_enable(cfg_interrupt_msi_enable),
        .cfg_interrupt_msi_fail(cfg_interrupt_msi_fail),
        .cfg_interrupt_msi_function_number(cfg_interrupt_msi_function_number),
        .cfg_interrupt_msi_int(cfg_interrupt_msi_int),
        .cfg_interrupt_msi_mask_update(cfg_interrupt_msi_mask_update),
        .cfg_interrupt_msi_mmenable(cfg_interrupt_msi_mmenable),
        .cfg_interrupt_msi_pending_status(cfg_interrupt_msi_pending_status),
        .cfg_interrupt_msi_pending_status_data_enable(cfg_interrupt_msi_pending_status_data_enable),
        .cfg_interrupt_msi_pending_status_function_num(cfg_interrupt_msi_pending_status_function_num),
        .cfg_interrupt_msi_select(cfg_interrupt_msi_select),
        .cfg_interrupt_msi_sent(cfg_interrupt_msi_sent),
        .cfg_interrupt_msi_tph_present(cfg_interrupt_msi_tph_present),
        .cfg_interrupt_msi_tph_st_tag(cfg_interrupt_msi_tph_st_tag),
        .cfg_interrupt_msi_tph_type(cfg_interrupt_msi_tph_type),
        .cfg_interrupt_msi_vf_enable(cfg_interrupt_msi_vf_enable),
        .cfg_interrupt_pending(cfg_interrupt_pending),
        .cfg_interrupt_sent(cfg_interrupt_sent),
        .cfg_link_power_state(cfg_link_power_state),
        .cfg_link_training_enable(cfg_link_training_enable),
        .cfg_local_error(cfg_local_error),
        .cfg_ltr_enable(cfg_ltr_enable),
        .cfg_ltssm_state(cfg_ltssm_state),
        .cfg_max_payload(cfg_max_payload),
        .cfg_max_read_req(cfg_max_read_req),
        .cfg_mgmt_addr(cfg_mgmt_addr),
        .cfg_mgmt_byte_enable(cfg_mgmt_byte_enable),
        .cfg_mgmt_read(cfg_mgmt_read),
        .cfg_mgmt_read_data(cfg_mgmt_read_data),
        .cfg_mgmt_read_write_done(cfg_mgmt_read_write_done),
        .cfg_mgmt_type1_cfg_reg_access(cfg_mgmt_type1_cfg_reg_access),
        .cfg_mgmt_write(cfg_mgmt_write),
        .cfg_mgmt_write_data(cfg_mgmt_write_data),
        .cfg_msg_received(cfg_msg_received),
        .cfg_msg_received_data(cfg_msg_received_data),
        .cfg_msg_received_type(cfg_msg_received_type),
        .cfg_msg_transmit(cfg_msg_transmit),
        .cfg_msg_transmit_data(cfg_msg_transmit_data),
        .cfg_msg_transmit_done(cfg_msg_transmit_done),
        .cfg_msg_transmit_type(cfg_msg_transmit_type),
        .cfg_negotiated_width(cfg_negotiated_width),
        .cfg_obff_enable(cfg_obff_enable),
        .cfg_per_func_status_control(cfg_per_func_status_control),
        .cfg_per_func_status_data(cfg_per_func_status_data),
        .cfg_per_function_number(cfg_per_function_number),
        .cfg_per_function_output_request(cfg_per_function_output_request),
        .cfg_per_function_update_done(cfg_per_function_update_done),
        .cfg_phy_link_down(cfg_phy_link_down),
        .cfg_phy_link_status(cfg_phy_link_status),
        .cfg_pl_status_change(cfg_pl_status_change),
        .cfg_power_state_change_ack(cfg_power_state_change_ack),
        .cfg_power_state_change_interrupt(cfg_power_state_change_interrupt),
        .cfg_rcb_status(cfg_rcb_status),
        .cfg_req_pm_transition_l23_ready(cfg_req_pm_transition_l23_ready),
        .cfg_subsys_vend_id(cfg_subsys_vend_id),
        .cfg_tph_requester_enable(cfg_tph_requester_enable),
        .cfg_tph_st_mode(cfg_tph_st_mode),
        .cfg_vf_flr_done(cfg_vf_flr_done),
        .cfg_vf_flr_in_process(cfg_vf_flr_in_process),
        .cfg_vf_power_state(cfg_vf_power_state),
        .cfg_vf_status(cfg_vf_status),
        .cfg_vf_tph_requester_enable(cfg_vf_tph_requester_enable),
        .cfg_vf_tph_st_mode(cfg_vf_tph_st_mode),
        .m_axis_cq_tdata(m_axis_cq_tdata),
        .m_axis_cq_tkeep(m_axis_cq_tkeep),
        .m_axis_cq_tlast(m_axis_cq_tlast),
        .m_axis_cq_tready(m_axis_cq_tready),
        .m_axis_cq_tuser(m_axis_cq_tuser),
        .m_axis_cq_tvalid(m_axis_cq_tvalid),
        .m_axis_rc_tdata(m_axis_rc_tdata),
        .m_axis_rc_tkeep(m_axis_rc_tkeep),
        .m_axis_rc_tlast(m_axis_rc_tlast),
        .m_axis_rc_tready(m_axis_rc_tready),
        .m_axis_rc_tuser(m_axis_rc_tuser),
        .m_axis_rc_tvalid(m_axis_rc_tvalid),
        .pcie_cq_np_req(pcie_cq_np_req),
        .pcie_cq_np_req_count(pcie_cq_np_req_count),
        .pcie_perstn1_in(pcie_perstn1_in),
        .pcie_perstn1_out(pcie_perstn1_out),
        .pcie_rq_seq_num(pcie_rq_seq_num),
        .pcie_rq_seq_num_vld(pcie_rq_seq_num_vld),
        .pcie_rq_tag(pcie_rq_tag),
        .pcie_rq_tag_av(pcie_rq_tag_av),
        .pcie_rq_tag_vld(pcie_rq_tag_vld),
        .pcie_tfc_npd_av(pcie_tfc_npd_av),
        .pcie_tfc_nph_av(pcie_tfc_nph_av),
        .pipe_rx_eq_adapt_done(pipe_rx_eq_adapt_done),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs),
        .pipe_rx_eq_lffs_sel(pipe_rx_eq_lffs_sel),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol),
        .pipe_rx_eqdone(pipe_rx_eqdone),
        .pipe_rx_eqpreset(pipe_rx_eqpreset),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph),
        .pipe_tx_eqdone(pipe_tx_eqdone),
        .rxctrl0_out(rxctrl0_out),
        .s_axis_cc_tdata(s_axis_cc_tdata),
        .s_axis_cc_tkeep(s_axis_cc_tkeep),
        .s_axis_cc_tlast(s_axis_cc_tlast),
        .s_axis_cc_tready(s_axis_cc_tready),
        .s_axis_cc_tuser(s_axis_cc_tuser),
        .s_axis_cc_tvalid(s_axis_cc_tvalid),
        .s_axis_rq_tdata(s_axis_rq_tdata),
        .s_axis_rq_tkeep(s_axis_rq_tkeep),
        .s_axis_rq_tlast(s_axis_rq_tlast),
        .s_axis_rq_tready(s_axis_rq_tready),
        .s_axis_rq_tuser(s_axis_rq_tuser),
        .s_axis_rq_tvalid(s_axis_rq_tvalid),
        .src_arst(src_arst),
        .sys_reset(sys_reset),
        .txctrl0_in(txctrl0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_tph_tbl tph_tbl_inst
       (.ADDRARDADDR({cfg_tph_function_num,cfg_tph_stt_address}),
        .CFGTPHSTTREADDATA(cfg_tph_stt_read_data),
        .CFGTPHSTTREADDATAVALID(cfg_tph_stt_read_data_valid),
        .CFGTPHSTTREADENABLE(cfg_tph_stt_read_enable),
        .CFGTPHSTTWRITEBYTEVALID(cfg_tph_stt_write_byte_valid),
        .CFGTPHSTTWRITEDATA(cfg_tph_stt_write_data),
        .CFGTPHSTTWRITEENABLE(cfg_tph_stt_write_enable),
        .CLK(CLK),
        .reg_cfg_tph_stt_read_data_valid_o_reg_0(init_ctrl_inst_n_1));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_pcie3_uscale_wrapper
   (cfg_config_space_enable_0,
    PCIEPERST0B,
    cfg_config_space_enable_1,
    cfg_phy_link_status,
    SR,
    CFGEXTREADRECEIVED,
    src_arst,
    cfg_hot_reset_out,
    cfg_phy_link_down,
    cfg_config_space_enable_2,
    cfg_err_cor_out,
    cfg_err_fatal_out,
    cfg_err_nonfatal_out,
    cfg_interrupt_msi_fail,
    cfg_interrupt_msi_mask_update,
    cfg_interrupt_msi_sent,
    cfg_interrupt_sent,
    cfg_local_error,
    cfg_ltr_enable,
    cfg_mgmt_read_write_done,
    cfg_msg_received,
    cfg_msg_transmit_done,
    cfg_per_function_update_done,
    cfg_pl_status_change,
    cfg_power_state_change_interrupt,
    CFGTPHSTTREADENABLE,
    CFGTPHSTTWRITEENABLE,
    m_axis_cq_tlast,
    m_axis_cq_tvalid,
    m_axis_rc_tlast,
    m_axis_rc_tvalid,
    pcie_perstn1_out,
    pcie_rq_seq_num_vld,
    pcie_rq_tag_vld,
    GT_RXPOLARITY,
    GT_TXCOMPLIANCE,
    txctrl0_in,
    PIPETX0DEEMPH,
    GT_TXELECIDLE,
    PIPETX0RCVRDET,
    PIPETX0SWING,
    cfg_fc_cpld,
    cfg_fc_npd,
    cfg_fc_pd,
    cfg_function_power_state,
    cfg_interrupt_msi_mmenable,
    cfg_tph_st_mode,
    cfg_function_status,
    cfg_per_func_status_data,
    cfg_vf_status,
    cfg_link_power_state,
    cfg_obff_enable,
    pcie_rq_tag_av,
    pcie_tfc_npd_av,
    pcie_tfc_nph_av,
    pipe_rx_eqcontrol,
    GT_TXDATAK,
    PIPETX0EQCONTROL,
    PIPETX0POWERDOWN,
    PIPETX0RATE,
    PIPETX1EQCONTROL,
    PIPETX2EQCONTROL,
    PIPETX3EQCONTROL,
    PIPETX4EQCONTROL,
    PIPETX5EQCONTROL,
    PIPETX6EQCONTROL,
    PIPETX7EQCONTROL,
    cfg_vf_power_state,
    cfg_vf_tph_st_mode,
    m_axis_cq_tdata,
    m_axis_rc_tdata,
    cfg_current_speed,
    cfg_max_payload,
    cfg_max_read_req,
    pipe_rx_eqpreset,
    PIPETX0MARGIN,
    cfg_interrupt_msi_data,
    cfg_mgmt_read_data,
    CFGTPHSTTWRITEDATA,
    GT_TXDATA,
    cfg_dpa_substate_change,
    cfg_flr_in_process,
    cfg_interrupt_msi_enable,
    cfg_negotiated_width,
    cfg_rcb_status,
    ADDRARDADDR,
    cfg_tph_requester_enable,
    CFGTPHSTTWRITEBYTEVALID,
    pcie_rq_seq_num,
    pipe_rx_eq_txpreset,
    PIPETX0EQPRESET,
    PIPETX1EQPRESET,
    PIPETX2EQPRESET,
    PIPETX3EQPRESET,
    PIPETX4EQPRESET,
    PIPETX5EQPRESET,
    PIPETX6EQPRESET,
    PIPETX7EQPRESET,
    s_axis_cc_tready,
    s_axis_rq_tready,
    cfg_msg_received_type,
    cfg_ltssm_state,
    pcie_cq_np_req_count,
    pcie_rq_tag,
    pipe_rx_eq_lffs,
    pipe_tx_eqdeemph,
    m_axis_rc_tuser,
    cfg_fc_cplh,
    cfg_fc_nph,
    cfg_fc_ph,
    cfg_interrupt_msi_vf_enable,
    cfg_msg_received_data,
    cfg_vf_flr_in_process,
    cfg_vf_tph_requester_enable,
    m_axis_cq_tkeep,
    m_axis_rc_tkeep,
    m_axis_cq_tuser,
    cfg_ext_read_received_d1,
    CORECLKMIREQUESTRAM,
    cfg_config_space_enable,
    cfg_err_cor_in,
    cfg_err_uncor_in,
    CFGEXTREADDATAVALID,
    cfg_hot_reset_in,
    cfg_interrupt_msi_pending_status_data_enable,
    cfg_interrupt_msi_tph_present,
    cfg_link_training_enable,
    cfg_mgmt_read,
    cfg_mgmt_type1_cfg_reg_access,
    cfg_mgmt_write,
    cfg_msg_transmit,
    cfg_per_function_output_request,
    cfg_power_state_change_ack,
    cfg_req_pm_transition_l23_ready,
    CFGTPHSTTREADDATAVALID,
    MCAPCLK,
    sys_reset,
    pcie_perstn1_in,
    MGMTSTICKYRESETN,
    pcie_cq_np_req,
    CLK_PCLK,
    RESETN,
    rxctrl0_out,
    GT_RXELECIDLE,
    pipe_rx_eqdone,
    pipe_rx_eq_adapt_done,
    pipe_rx_eq_lffs_sel,
    GT_PHYSTATUS,
    GT_RXVALID,
    pipe_tx_eqdone,
    s_axis_cc_tlast,
    s_axis_cc_tvalid,
    s_axis_rq_tlast,
    s_axis_rq_tvalid,
    CLK,
    cfg_subsys_vend_id,
    PIPETX0EQCOEFF,
    PIPETX1EQCOEFF,
    PIPETX2EQCOEFF,
    PIPETX3EQCOEFF,
    PIPETX4EQCOEFF,
    PIPETX5EQCOEFF,
    PIPETX6EQCOEFF,
    PIPETX7EQCOEFF,
    cfg_mgmt_addr,
    cfg_interrupt_msi_tph_type,
    m_axis_cq_tready,
    m_axis_rc_tready,
    s_axis_cc_tdata,
    s_axis_rq_tdata,
    cfg_ds_function_number,
    cfg_fc_sel,
    cfg_interrupt_msi_attr,
    cfg_msg_transmit_type,
    cfg_per_func_status_control,
    GT_RXSTATUS,
    cfg_interrupt_msi_int,
    cfg_interrupt_msi_pending_status,
    cfg_mgmt_write_data,
    cfg_msg_transmit_data,
    CFGTPHSTTREADDATA,
    GT_RXDATA,
    s_axis_cc_tuser,
    cfg_flr_done,
    cfg_interrupt_int,
    cfg_interrupt_msi_function_number,
    cfg_interrupt_msi_pending_status_function_num,
    cfg_interrupt_msi_select,
    cfg_interrupt_pending,
    cfg_mgmt_byte_enable,
    cfg_per_function_number,
    cfg_ds_device_number,
    s_axis_rq_tuser,
    cfg_dsn,
    cfg_ds_bus_number,
    cfg_ds_port_number,
    cfg_vf_flr_done,
    s_axis_cc_tkeep,
    s_axis_rq_tkeep,
    cfg_interrupt_msi_tph_st_tag);
  output cfg_config_space_enable_0;
  output PCIEPERST0B;
  output cfg_config_space_enable_1;
  output [1:0]cfg_phy_link_status;
  output [0:0]SR;
  output CFGEXTREADRECEIVED;
  output src_arst;
  output cfg_hot_reset_out;
  output cfg_phy_link_down;
  output cfg_config_space_enable_2;
  output cfg_err_cor_out;
  output cfg_err_fatal_out;
  output cfg_err_nonfatal_out;
  output cfg_interrupt_msi_fail;
  output cfg_interrupt_msi_mask_update;
  output cfg_interrupt_msi_sent;
  output cfg_interrupt_sent;
  output cfg_local_error;
  output cfg_ltr_enable;
  output cfg_mgmt_read_write_done;
  output cfg_msg_received;
  output cfg_msg_transmit_done;
  output cfg_per_function_update_done;
  output cfg_pl_status_change;
  output cfg_power_state_change_interrupt;
  output CFGTPHSTTREADENABLE;
  output CFGTPHSTTWRITEENABLE;
  output m_axis_cq_tlast;
  output m_axis_cq_tvalid;
  output m_axis_rc_tlast;
  output m_axis_rc_tvalid;
  output pcie_perstn1_out;
  output pcie_rq_seq_num_vld;
  output pcie_rq_tag_vld;
  output [7:0]GT_RXPOLARITY;
  output [7:0]GT_TXCOMPLIANCE;
  output [31:0]txctrl0_in;
  output PIPETX0DEEMPH;
  output [7:0]GT_TXELECIDLE;
  output PIPETX0RCVRDET;
  output PIPETX0SWING;
  output [11:0]cfg_fc_cpld;
  output [11:0]cfg_fc_npd;
  output [11:0]cfg_fc_pd;
  output [11:0]cfg_function_power_state;
  output [11:0]cfg_interrupt_msi_mmenable;
  output [11:0]cfg_tph_st_mode;
  output [15:0]cfg_function_status;
  output [15:0]cfg_per_func_status_data;
  output [15:0]cfg_vf_status;
  output [1:0]cfg_link_power_state;
  output [1:0]cfg_obff_enable;
  output [1:0]pcie_rq_tag_av;
  output [1:0]pcie_tfc_npd_av;
  output [1:0]pcie_tfc_nph_av;
  output [15:0]pipe_rx_eqcontrol;
  output [15:0]GT_TXDATAK;
  output [1:0]PIPETX0EQCONTROL;
  output [1:0]PIPETX0POWERDOWN;
  output [1:0]PIPETX0RATE;
  output [1:0]PIPETX1EQCONTROL;
  output [1:0]PIPETX2EQCONTROL;
  output [1:0]PIPETX3EQCONTROL;
  output [1:0]PIPETX4EQCONTROL;
  output [1:0]PIPETX5EQCONTROL;
  output [1:0]PIPETX6EQCONTROL;
  output [1:0]PIPETX7EQCONTROL;
  output [23:0]cfg_vf_power_state;
  output [23:0]cfg_vf_tph_st_mode;
  output [63:0]m_axis_cq_tdata;
  output [63:0]m_axis_rc_tdata;
  output [2:0]cfg_current_speed;
  output [2:0]cfg_max_payload;
  output [2:0]cfg_max_read_req;
  output [23:0]pipe_rx_eqpreset;
  output [2:0]PIPETX0MARGIN;
  output [31:0]cfg_interrupt_msi_data;
  output [31:0]cfg_mgmt_read_data;
  output [31:0]CFGTPHSTTWRITEDATA;
  output [127:0]GT_TXDATA;
  output [3:0]cfg_dpa_substate_change;
  output [3:0]cfg_flr_in_process;
  output [3:0]cfg_interrupt_msi_enable;
  output [3:0]cfg_negotiated_width;
  output [3:0]cfg_rcb_status;
  output [8:0]ADDRARDADDR;
  output [3:0]cfg_tph_requester_enable;
  output [3:0]CFGTPHSTTWRITEBYTEVALID;
  output [3:0]pcie_rq_seq_num;
  output [31:0]pipe_rx_eq_txpreset;
  output [3:0]PIPETX0EQPRESET;
  output [3:0]PIPETX1EQPRESET;
  output [3:0]PIPETX2EQPRESET;
  output [3:0]PIPETX3EQPRESET;
  output [3:0]PIPETX4EQPRESET;
  output [3:0]PIPETX5EQPRESET;
  output [3:0]PIPETX6EQPRESET;
  output [3:0]PIPETX7EQPRESET;
  output [3:0]s_axis_cc_tready;
  output [3:0]s_axis_rq_tready;
  output [4:0]cfg_msg_received_type;
  output [5:0]cfg_ltssm_state;
  output [5:0]pcie_cq_np_req_count;
  output [5:0]pcie_rq_tag;
  output [47:0]pipe_rx_eq_lffs;
  output [47:0]pipe_tx_eqdeemph;
  output [74:0]m_axis_rc_tuser;
  output [7:0]cfg_fc_cplh;
  output [7:0]cfg_fc_nph;
  output [7:0]cfg_fc_ph;
  output [7:0]cfg_interrupt_msi_vf_enable;
  output [7:0]cfg_msg_received_data;
  output [7:0]cfg_vf_flr_in_process;
  output [7:0]cfg_vf_tph_requester_enable;
  output [1:0]m_axis_cq_tkeep;
  output [1:0]m_axis_rc_tkeep;
  output [84:0]m_axis_cq_tuser;
  input cfg_ext_read_received_d1;
  input CORECLKMIREQUESTRAM;
  input cfg_config_space_enable;
  input cfg_err_cor_in;
  input cfg_err_uncor_in;
  input CFGEXTREADDATAVALID;
  input cfg_hot_reset_in;
  input cfg_interrupt_msi_pending_status_data_enable;
  input cfg_interrupt_msi_tph_present;
  input cfg_link_training_enable;
  input cfg_mgmt_read;
  input cfg_mgmt_type1_cfg_reg_access;
  input cfg_mgmt_write;
  input cfg_msg_transmit;
  input cfg_per_function_output_request;
  input cfg_power_state_change_ack;
  input cfg_req_pm_transition_l23_ready;
  input CFGTPHSTTREADDATAVALID;
  input MCAPCLK;
  input sys_reset;
  input pcie_perstn1_in;
  input MGMTSTICKYRESETN;
  input pcie_cq_np_req;
  input CLK_PCLK;
  input RESETN;
  input [47:0]rxctrl0_out;
  input [7:0]GT_RXELECIDLE;
  input [7:0]pipe_rx_eqdone;
  input [7:0]pipe_rx_eq_adapt_done;
  input [7:0]pipe_rx_eq_lffs_sel;
  input [7:0]GT_PHYSTATUS;
  input [7:0]GT_RXVALID;
  input [7:0]pipe_tx_eqdone;
  input s_axis_cc_tlast;
  input s_axis_cc_tvalid;
  input s_axis_rq_tlast;
  input s_axis_rq_tvalid;
  input CLK;
  input [15:0]cfg_subsys_vend_id;
  input [15:0]PIPETX0EQCOEFF;
  input [15:0]PIPETX1EQCOEFF;
  input [15:0]PIPETX2EQCOEFF;
  input [15:0]PIPETX3EQCOEFF;
  input [15:0]PIPETX4EQCOEFF;
  input [15:0]PIPETX5EQCOEFF;
  input [15:0]PIPETX6EQCOEFF;
  input [15:0]PIPETX7EQCOEFF;
  input [18:0]cfg_mgmt_addr;
  input [1:0]cfg_interrupt_msi_tph_type;
  input m_axis_cq_tready;
  input m_axis_rc_tready;
  input [63:0]s_axis_cc_tdata;
  input [63:0]s_axis_rq_tdata;
  input [2:0]cfg_ds_function_number;
  input [2:0]cfg_fc_sel;
  input [2:0]cfg_interrupt_msi_attr;
  input [2:0]cfg_msg_transmit_type;
  input [2:0]cfg_per_func_status_control;
  input [23:0]GT_RXSTATUS;
  input [31:0]cfg_interrupt_msi_int;
  input [31:0]cfg_interrupt_msi_pending_status;
  input [31:0]cfg_mgmt_write_data;
  input [31:0]cfg_msg_transmit_data;
  input [31:0]CFGTPHSTTREADDATA;
  input [127:0]GT_RXDATA;
  input [32:0]s_axis_cc_tuser;
  input [3:0]cfg_flr_done;
  input [3:0]cfg_interrupt_int;
  input [3:0]cfg_interrupt_msi_function_number;
  input [3:0]cfg_interrupt_msi_pending_status_function_num;
  input [3:0]cfg_interrupt_msi_select;
  input [3:0]cfg_interrupt_pending;
  input [3:0]cfg_mgmt_byte_enable;
  input [3:0]cfg_per_function_number;
  input [4:0]cfg_ds_device_number;
  input [59:0]s_axis_rq_tuser;
  input [63:0]cfg_dsn;
  input [7:0]cfg_ds_bus_number;
  input [7:0]cfg_ds_port_number;
  input [7:0]cfg_vf_flr_done;
  input [1:0]s_axis_cc_tkeep;
  input [1:0]s_axis_rq_tkeep;
  input [8:0]cfg_interrupt_msi_tph_st_tag;

  wire [8:0]ADDRARDADDR;
  wire CFGEXTREADDATAVALID;
  wire CFGEXTREADRECEIVED;
  wire [31:0]CFGTPHSTTREADDATA;
  wire CFGTPHSTTREADDATAVALID;
  wire CFGTPHSTTREADENABLE;
  wire [3:0]CFGTPHSTTWRITEBYTEVALID;
  wire [31:0]CFGTPHSTTWRITEDATA;
  wire CFGTPHSTTWRITEENABLE;
  wire CLK;
  wire CLK_PCLK;
  wire CORECLKMIREQUESTRAM;
  wire [7:0]GT_PHYSTATUS;
  wire [127:0]GT_RXDATA;
  wire [7:0]GT_RXELECIDLE;
  wire [7:0]GT_RXPOLARITY;
  wire [23:0]GT_RXSTATUS;
  wire [7:0]GT_RXVALID;
  wire [7:0]GT_TXCOMPLIANCE;
  wire [127:0]GT_TXDATA;
  wire [15:0]GT_TXDATAK;
  wire [7:0]GT_TXELECIDLE;
  wire MCAPCLK;
  wire MGMTSTICKYRESETN;
  wire [9:0]MICOMPLETIONRAMREADADDRESSAL;
  wire [9:0]MICOMPLETIONRAMREADADDRESSAU;
  wire [9:0]MICOMPLETIONRAMREADADDRESSBL;
  wire [9:0]MICOMPLETIONRAMREADADDRESSBU;
  wire [143:0]MICOMPLETIONRAMREADDATA;
  wire [3:0]MICOMPLETIONRAMREADENABLEL;
  wire [3:0]MICOMPLETIONRAMREADENABLEU;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSAL;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSAU;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSBL;
  wire [9:0]MICOMPLETIONRAMWRITEADDRESSBU;
  wire [71:0]MICOMPLETIONRAMWRITEDATAL;
  wire [71:0]MICOMPLETIONRAMWRITEDATAU;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEL;
  wire [3:0]MICOMPLETIONRAMWRITEENABLEU;
  wire [8:0]MIREPLAYRAMADDRESS;
  wire [143:0]MIREPLAYRAMREADDATA;
  wire [1:0]MIREPLAYRAMREADENABLE;
  wire [143:0]MIREPLAYRAMWRITEDATA;
  wire [1:0]MIREPLAYRAMWRITEENABLE;
  wire [8:0]MIREQUESTRAMREADADDRESSA;
  wire [8:0]MIREQUESTRAMREADADDRESSB;
  wire [143:0]MIREQUESTRAMREADDATA;
  wire [3:0]MIREQUESTRAMREADENABLE;
  wire [8:0]MIREQUESTRAMWRITEADDRESSA;
  wire [8:0]MIREQUESTRAMWRITEADDRESSB;
  wire [143:0]MIREQUESTRAMWRITEDATA;
  wire [3:0]MIREQUESTRAMWRITEENABLE;
  wire PCIEPERST0B;
  wire PCIE_3_1_inst_n_10;
  wire PCIE_3_1_inst_n_1000;
  wire PCIE_3_1_inst_n_1001;
  wire PCIE_3_1_inst_n_1002;
  wire PCIE_3_1_inst_n_1003;
  wire PCIE_3_1_inst_n_1004;
  wire PCIE_3_1_inst_n_1005;
  wire PCIE_3_1_inst_n_1006;
  wire PCIE_3_1_inst_n_1007;
  wire PCIE_3_1_inst_n_1008;
  wire PCIE_3_1_inst_n_1009;
  wire PCIE_3_1_inst_n_101;
  wire PCIE_3_1_inst_n_1010;
  wire PCIE_3_1_inst_n_1011;
  wire PCIE_3_1_inst_n_1012;
  wire PCIE_3_1_inst_n_1013;
  wire PCIE_3_1_inst_n_1014;
  wire PCIE_3_1_inst_n_1015;
  wire PCIE_3_1_inst_n_1016;
  wire PCIE_3_1_inst_n_1017;
  wire PCIE_3_1_inst_n_1018;
  wire PCIE_3_1_inst_n_1019;
  wire PCIE_3_1_inst_n_102;
  wire PCIE_3_1_inst_n_1020;
  wire PCIE_3_1_inst_n_1021;
  wire PCIE_3_1_inst_n_1022;
  wire PCIE_3_1_inst_n_1023;
  wire PCIE_3_1_inst_n_1024;
  wire PCIE_3_1_inst_n_1025;
  wire PCIE_3_1_inst_n_1026;
  wire PCIE_3_1_inst_n_1027;
  wire PCIE_3_1_inst_n_1028;
  wire PCIE_3_1_inst_n_1029;
  wire PCIE_3_1_inst_n_1030;
  wire PCIE_3_1_inst_n_1031;
  wire PCIE_3_1_inst_n_1032;
  wire PCIE_3_1_inst_n_1033;
  wire PCIE_3_1_inst_n_1034;
  wire PCIE_3_1_inst_n_1035;
  wire PCIE_3_1_inst_n_1036;
  wire PCIE_3_1_inst_n_1037;
  wire PCIE_3_1_inst_n_1038;
  wire PCIE_3_1_inst_n_1039;
  wire PCIE_3_1_inst_n_104;
  wire PCIE_3_1_inst_n_1040;
  wire PCIE_3_1_inst_n_1041;
  wire PCIE_3_1_inst_n_1042;
  wire PCIE_3_1_inst_n_1043;
  wire PCIE_3_1_inst_n_1044;
  wire PCIE_3_1_inst_n_1045;
  wire PCIE_3_1_inst_n_1046;
  wire PCIE_3_1_inst_n_1047;
  wire PCIE_3_1_inst_n_1048;
  wire PCIE_3_1_inst_n_1049;
  wire PCIE_3_1_inst_n_1050;
  wire PCIE_3_1_inst_n_1051;
  wire PCIE_3_1_inst_n_1052;
  wire PCIE_3_1_inst_n_1053;
  wire PCIE_3_1_inst_n_1054;
  wire PCIE_3_1_inst_n_1055;
  wire PCIE_3_1_inst_n_1056;
  wire PCIE_3_1_inst_n_1057;
  wire PCIE_3_1_inst_n_1058;
  wire PCIE_3_1_inst_n_1059;
  wire PCIE_3_1_inst_n_1060;
  wire PCIE_3_1_inst_n_1061;
  wire PCIE_3_1_inst_n_1062;
  wire PCIE_3_1_inst_n_1063;
  wire PCIE_3_1_inst_n_1064;
  wire PCIE_3_1_inst_n_1065;
  wire PCIE_3_1_inst_n_1066;
  wire PCIE_3_1_inst_n_1067;
  wire PCIE_3_1_inst_n_1068;
  wire PCIE_3_1_inst_n_1069;
  wire PCIE_3_1_inst_n_107;
  wire PCIE_3_1_inst_n_1070;
  wire PCIE_3_1_inst_n_1071;
  wire PCIE_3_1_inst_n_1072;
  wire PCIE_3_1_inst_n_1073;
  wire PCIE_3_1_inst_n_1074;
  wire PCIE_3_1_inst_n_1075;
  wire PCIE_3_1_inst_n_1076;
  wire PCIE_3_1_inst_n_1077;
  wire PCIE_3_1_inst_n_1078;
  wire PCIE_3_1_inst_n_1079;
  wire PCIE_3_1_inst_n_1080;
  wire PCIE_3_1_inst_n_1081;
  wire PCIE_3_1_inst_n_1082;
  wire PCIE_3_1_inst_n_1083;
  wire PCIE_3_1_inst_n_1084;
  wire PCIE_3_1_inst_n_1085;
  wire PCIE_3_1_inst_n_1086;
  wire PCIE_3_1_inst_n_1087;
  wire PCIE_3_1_inst_n_1088;
  wire PCIE_3_1_inst_n_1089;
  wire PCIE_3_1_inst_n_109;
  wire PCIE_3_1_inst_n_1090;
  wire PCIE_3_1_inst_n_1091;
  wire PCIE_3_1_inst_n_1092;
  wire PCIE_3_1_inst_n_1093;
  wire PCIE_3_1_inst_n_1094;
  wire PCIE_3_1_inst_n_1095;
  wire PCIE_3_1_inst_n_1096;
  wire PCIE_3_1_inst_n_1097;
  wire PCIE_3_1_inst_n_1098;
  wire PCIE_3_1_inst_n_1099;
  wire PCIE_3_1_inst_n_110;
  wire PCIE_3_1_inst_n_1100;
  wire PCIE_3_1_inst_n_1101;
  wire PCIE_3_1_inst_n_1102;
  wire PCIE_3_1_inst_n_1103;
  wire PCIE_3_1_inst_n_1104;
  wire PCIE_3_1_inst_n_1105;
  wire PCIE_3_1_inst_n_1106;
  wire PCIE_3_1_inst_n_1107;
  wire PCIE_3_1_inst_n_1108;
  wire PCIE_3_1_inst_n_1109;
  wire PCIE_3_1_inst_n_1110;
  wire PCIE_3_1_inst_n_1111;
  wire PCIE_3_1_inst_n_1112;
  wire PCIE_3_1_inst_n_1113;
  wire PCIE_3_1_inst_n_1114;
  wire PCIE_3_1_inst_n_1115;
  wire PCIE_3_1_inst_n_1116;
  wire PCIE_3_1_inst_n_1117;
  wire PCIE_3_1_inst_n_1118;
  wire PCIE_3_1_inst_n_1119;
  wire PCIE_3_1_inst_n_112;
  wire PCIE_3_1_inst_n_1120;
  wire PCIE_3_1_inst_n_1121;
  wire PCIE_3_1_inst_n_1122;
  wire PCIE_3_1_inst_n_1123;
  wire PCIE_3_1_inst_n_1124;
  wire PCIE_3_1_inst_n_1125;
  wire PCIE_3_1_inst_n_1126;
  wire PCIE_3_1_inst_n_1127;
  wire PCIE_3_1_inst_n_1128;
  wire PCIE_3_1_inst_n_1129;
  wire PCIE_3_1_inst_n_1130;
  wire PCIE_3_1_inst_n_1131;
  wire PCIE_3_1_inst_n_1132;
  wire PCIE_3_1_inst_n_1133;
  wire PCIE_3_1_inst_n_1134;
  wire PCIE_3_1_inst_n_1135;
  wire PCIE_3_1_inst_n_1136;
  wire PCIE_3_1_inst_n_1137;
  wire PCIE_3_1_inst_n_1138;
  wire PCIE_3_1_inst_n_1139;
  wire PCIE_3_1_inst_n_1140;
  wire PCIE_3_1_inst_n_1141;
  wire PCIE_3_1_inst_n_1142;
  wire PCIE_3_1_inst_n_1143;
  wire PCIE_3_1_inst_n_1144;
  wire PCIE_3_1_inst_n_1145;
  wire PCIE_3_1_inst_n_1146;
  wire PCIE_3_1_inst_n_1147;
  wire PCIE_3_1_inst_n_1148;
  wire PCIE_3_1_inst_n_1149;
  wire PCIE_3_1_inst_n_115;
  wire PCIE_3_1_inst_n_1150;
  wire PCIE_3_1_inst_n_1151;
  wire PCIE_3_1_inst_n_1152;
  wire PCIE_3_1_inst_n_1153;
  wire PCIE_3_1_inst_n_1154;
  wire PCIE_3_1_inst_n_1155;
  wire PCIE_3_1_inst_n_1156;
  wire PCIE_3_1_inst_n_1157;
  wire PCIE_3_1_inst_n_1158;
  wire PCIE_3_1_inst_n_1159;
  wire PCIE_3_1_inst_n_1160;
  wire PCIE_3_1_inst_n_1161;
  wire PCIE_3_1_inst_n_1162;
  wire PCIE_3_1_inst_n_1163;
  wire PCIE_3_1_inst_n_1164;
  wire PCIE_3_1_inst_n_1165;
  wire PCIE_3_1_inst_n_1166;
  wire PCIE_3_1_inst_n_1167;
  wire PCIE_3_1_inst_n_1168;
  wire PCIE_3_1_inst_n_1169;
  wire PCIE_3_1_inst_n_117;
  wire PCIE_3_1_inst_n_1170;
  wire PCIE_3_1_inst_n_1171;
  wire PCIE_3_1_inst_n_1172;
  wire PCIE_3_1_inst_n_1173;
  wire PCIE_3_1_inst_n_1174;
  wire PCIE_3_1_inst_n_1175;
  wire PCIE_3_1_inst_n_1176;
  wire PCIE_3_1_inst_n_1177;
  wire PCIE_3_1_inst_n_1178;
  wire PCIE_3_1_inst_n_1179;
  wire PCIE_3_1_inst_n_118;
  wire PCIE_3_1_inst_n_1180;
  wire PCIE_3_1_inst_n_1181;
  wire PCIE_3_1_inst_n_1182;
  wire PCIE_3_1_inst_n_1183;
  wire PCIE_3_1_inst_n_1184;
  wire PCIE_3_1_inst_n_1185;
  wire PCIE_3_1_inst_n_1186;
  wire PCIE_3_1_inst_n_1187;
  wire PCIE_3_1_inst_n_1188;
  wire PCIE_3_1_inst_n_1189;
  wire PCIE_3_1_inst_n_120;
  wire PCIE_3_1_inst_n_121;
  wire PCIE_3_1_inst_n_1254;
  wire PCIE_3_1_inst_n_1255;
  wire PCIE_3_1_inst_n_1256;
  wire PCIE_3_1_inst_n_1257;
  wire PCIE_3_1_inst_n_1258;
  wire PCIE_3_1_inst_n_1259;
  wire PCIE_3_1_inst_n_1260;
  wire PCIE_3_1_inst_n_1261;
  wire PCIE_3_1_inst_n_1262;
  wire PCIE_3_1_inst_n_1263;
  wire PCIE_3_1_inst_n_1264;
  wire PCIE_3_1_inst_n_1265;
  wire PCIE_3_1_inst_n_1266;
  wire PCIE_3_1_inst_n_1267;
  wire PCIE_3_1_inst_n_1268;
  wire PCIE_3_1_inst_n_1269;
  wire PCIE_3_1_inst_n_1270;
  wire PCIE_3_1_inst_n_1271;
  wire PCIE_3_1_inst_n_1272;
  wire PCIE_3_1_inst_n_1273;
  wire PCIE_3_1_inst_n_1274;
  wire PCIE_3_1_inst_n_1275;
  wire PCIE_3_1_inst_n_1276;
  wire PCIE_3_1_inst_n_1277;
  wire PCIE_3_1_inst_n_1278;
  wire PCIE_3_1_inst_n_1279;
  wire PCIE_3_1_inst_n_1280;
  wire PCIE_3_1_inst_n_1281;
  wire PCIE_3_1_inst_n_1282;
  wire PCIE_3_1_inst_n_1283;
  wire PCIE_3_1_inst_n_1284;
  wire PCIE_3_1_inst_n_1285;
  wire PCIE_3_1_inst_n_1286;
  wire PCIE_3_1_inst_n_1287;
  wire PCIE_3_1_inst_n_1288;
  wire PCIE_3_1_inst_n_1289;
  wire PCIE_3_1_inst_n_1290;
  wire PCIE_3_1_inst_n_1291;
  wire PCIE_3_1_inst_n_1292;
  wire PCIE_3_1_inst_n_1293;
  wire PCIE_3_1_inst_n_1294;
  wire PCIE_3_1_inst_n_1295;
  wire PCIE_3_1_inst_n_1296;
  wire PCIE_3_1_inst_n_1297;
  wire PCIE_3_1_inst_n_1298;
  wire PCIE_3_1_inst_n_1299;
  wire PCIE_3_1_inst_n_1300;
  wire PCIE_3_1_inst_n_1301;
  wire PCIE_3_1_inst_n_1302;
  wire PCIE_3_1_inst_n_1303;
  wire PCIE_3_1_inst_n_1304;
  wire PCIE_3_1_inst_n_1305;
  wire PCIE_3_1_inst_n_1306;
  wire PCIE_3_1_inst_n_1307;
  wire PCIE_3_1_inst_n_1308;
  wire PCIE_3_1_inst_n_1309;
  wire PCIE_3_1_inst_n_1310;
  wire PCIE_3_1_inst_n_1311;
  wire PCIE_3_1_inst_n_1312;
  wire PCIE_3_1_inst_n_1313;
  wire PCIE_3_1_inst_n_1314;
  wire PCIE_3_1_inst_n_1315;
  wire PCIE_3_1_inst_n_1316;
  wire PCIE_3_1_inst_n_1317;
  wire PCIE_3_1_inst_n_1318;
  wire PCIE_3_1_inst_n_1319;
  wire PCIE_3_1_inst_n_1320;
  wire PCIE_3_1_inst_n_1321;
  wire PCIE_3_1_inst_n_1322;
  wire PCIE_3_1_inst_n_1323;
  wire PCIE_3_1_inst_n_1324;
  wire PCIE_3_1_inst_n_1325;
  wire PCIE_3_1_inst_n_1326;
  wire PCIE_3_1_inst_n_1327;
  wire PCIE_3_1_inst_n_1328;
  wire PCIE_3_1_inst_n_1329;
  wire PCIE_3_1_inst_n_1330;
  wire PCIE_3_1_inst_n_1331;
  wire PCIE_3_1_inst_n_1332;
  wire PCIE_3_1_inst_n_1333;
  wire PCIE_3_1_inst_n_1334;
  wire PCIE_3_1_inst_n_1335;
  wire PCIE_3_1_inst_n_1336;
  wire PCIE_3_1_inst_n_1337;
  wire PCIE_3_1_inst_n_1338;
  wire PCIE_3_1_inst_n_1339;
  wire PCIE_3_1_inst_n_1340;
  wire PCIE_3_1_inst_n_1341;
  wire PCIE_3_1_inst_n_1342;
  wire PCIE_3_1_inst_n_1343;
  wire PCIE_3_1_inst_n_1344;
  wire PCIE_3_1_inst_n_1345;
  wire PCIE_3_1_inst_n_1346;
  wire PCIE_3_1_inst_n_1347;
  wire PCIE_3_1_inst_n_1348;
  wire PCIE_3_1_inst_n_1349;
  wire PCIE_3_1_inst_n_1350;
  wire PCIE_3_1_inst_n_1351;
  wire PCIE_3_1_inst_n_1352;
  wire PCIE_3_1_inst_n_1353;
  wire PCIE_3_1_inst_n_1354;
  wire PCIE_3_1_inst_n_1355;
  wire PCIE_3_1_inst_n_1356;
  wire PCIE_3_1_inst_n_1357;
  wire PCIE_3_1_inst_n_1358;
  wire PCIE_3_1_inst_n_1359;
  wire PCIE_3_1_inst_n_1360;
  wire PCIE_3_1_inst_n_1361;
  wire PCIE_3_1_inst_n_1362;
  wire PCIE_3_1_inst_n_1363;
  wire PCIE_3_1_inst_n_1364;
  wire PCIE_3_1_inst_n_1365;
  wire PCIE_3_1_inst_n_1366;
  wire PCIE_3_1_inst_n_1367;
  wire PCIE_3_1_inst_n_1368;
  wire PCIE_3_1_inst_n_1369;
  wire PCIE_3_1_inst_n_1370;
  wire PCIE_3_1_inst_n_1371;
  wire PCIE_3_1_inst_n_1372;
  wire PCIE_3_1_inst_n_1373;
  wire PCIE_3_1_inst_n_1374;
  wire PCIE_3_1_inst_n_1375;
  wire PCIE_3_1_inst_n_1376;
  wire PCIE_3_1_inst_n_1377;
  wire PCIE_3_1_inst_n_1378;
  wire PCIE_3_1_inst_n_1379;
  wire PCIE_3_1_inst_n_1380;
  wire PCIE_3_1_inst_n_1381;
  wire PCIE_3_1_inst_n_1382;
  wire PCIE_3_1_inst_n_1383;
  wire PCIE_3_1_inst_n_1384;
  wire PCIE_3_1_inst_n_1385;
  wire PCIE_3_1_inst_n_1386;
  wire PCIE_3_1_inst_n_1387;
  wire PCIE_3_1_inst_n_1388;
  wire PCIE_3_1_inst_n_1389;
  wire PCIE_3_1_inst_n_1390;
  wire PCIE_3_1_inst_n_1391;
  wire PCIE_3_1_inst_n_1392;
  wire PCIE_3_1_inst_n_1393;
  wire PCIE_3_1_inst_n_1394;
  wire PCIE_3_1_inst_n_1395;
  wire PCIE_3_1_inst_n_1396;
  wire PCIE_3_1_inst_n_1397;
  wire PCIE_3_1_inst_n_1398;
  wire PCIE_3_1_inst_n_1399;
  wire PCIE_3_1_inst_n_1400;
  wire PCIE_3_1_inst_n_1401;
  wire PCIE_3_1_inst_n_1402;
  wire PCIE_3_1_inst_n_1403;
  wire PCIE_3_1_inst_n_1404;
  wire PCIE_3_1_inst_n_1405;
  wire PCIE_3_1_inst_n_1406;
  wire PCIE_3_1_inst_n_1407;
  wire PCIE_3_1_inst_n_1408;
  wire PCIE_3_1_inst_n_1409;
  wire PCIE_3_1_inst_n_1410;
  wire PCIE_3_1_inst_n_1411;
  wire PCIE_3_1_inst_n_1412;
  wire PCIE_3_1_inst_n_1413;
  wire PCIE_3_1_inst_n_1414;
  wire PCIE_3_1_inst_n_1415;
  wire PCIE_3_1_inst_n_1416;
  wire PCIE_3_1_inst_n_1417;
  wire PCIE_3_1_inst_n_1418;
  wire PCIE_3_1_inst_n_1419;
  wire PCIE_3_1_inst_n_1420;
  wire PCIE_3_1_inst_n_1421;
  wire PCIE_3_1_inst_n_1422;
  wire PCIE_3_1_inst_n_1423;
  wire PCIE_3_1_inst_n_1424;
  wire PCIE_3_1_inst_n_1425;
  wire PCIE_3_1_inst_n_1426;
  wire PCIE_3_1_inst_n_1427;
  wire PCIE_3_1_inst_n_1428;
  wire PCIE_3_1_inst_n_1429;
  wire PCIE_3_1_inst_n_1430;
  wire PCIE_3_1_inst_n_1431;
  wire PCIE_3_1_inst_n_1432;
  wire PCIE_3_1_inst_n_1433;
  wire PCIE_3_1_inst_n_1434;
  wire PCIE_3_1_inst_n_1435;
  wire PCIE_3_1_inst_n_1436;
  wire PCIE_3_1_inst_n_1437;
  wire PCIE_3_1_inst_n_1438;
  wire PCIE_3_1_inst_n_1439;
  wire PCIE_3_1_inst_n_1440;
  wire PCIE_3_1_inst_n_1441;
  wire PCIE_3_1_inst_n_1442;
  wire PCIE_3_1_inst_n_1443;
  wire PCIE_3_1_inst_n_1444;
  wire PCIE_3_1_inst_n_1445;
  wire PCIE_3_1_inst_n_1546;
  wire PCIE_3_1_inst_n_1547;
  wire PCIE_3_1_inst_n_1548;
  wire PCIE_3_1_inst_n_1549;
  wire PCIE_3_1_inst_n_1550;
  wire PCIE_3_1_inst_n_1551;
  wire PCIE_3_1_inst_n_1552;
  wire PCIE_3_1_inst_n_1553;
  wire PCIE_3_1_inst_n_1554;
  wire PCIE_3_1_inst_n_1555;
  wire PCIE_3_1_inst_n_1556;
  wire PCIE_3_1_inst_n_1557;
  wire PCIE_3_1_inst_n_1558;
  wire PCIE_3_1_inst_n_1559;
  wire PCIE_3_1_inst_n_1560;
  wire PCIE_3_1_inst_n_1561;
  wire PCIE_3_1_inst_n_1562;
  wire PCIE_3_1_inst_n_1563;
  wire PCIE_3_1_inst_n_1564;
  wire PCIE_3_1_inst_n_1565;
  wire PCIE_3_1_inst_n_1566;
  wire PCIE_3_1_inst_n_1567;
  wire PCIE_3_1_inst_n_1568;
  wire PCIE_3_1_inst_n_1569;
  wire PCIE_3_1_inst_n_1570;
  wire PCIE_3_1_inst_n_1571;
  wire PCIE_3_1_inst_n_1572;
  wire PCIE_3_1_inst_n_1573;
  wire PCIE_3_1_inst_n_1574;
  wire PCIE_3_1_inst_n_1575;
  wire PCIE_3_1_inst_n_1576;
  wire PCIE_3_1_inst_n_1577;
  wire PCIE_3_1_inst_n_1578;
  wire PCIE_3_1_inst_n_1579;
  wire PCIE_3_1_inst_n_1580;
  wire PCIE_3_1_inst_n_1581;
  wire PCIE_3_1_inst_n_1582;
  wire PCIE_3_1_inst_n_1583;
  wire PCIE_3_1_inst_n_1584;
  wire PCIE_3_1_inst_n_1585;
  wire PCIE_3_1_inst_n_1586;
  wire PCIE_3_1_inst_n_1587;
  wire PCIE_3_1_inst_n_1588;
  wire PCIE_3_1_inst_n_1589;
  wire PCIE_3_1_inst_n_1590;
  wire PCIE_3_1_inst_n_1591;
  wire PCIE_3_1_inst_n_1592;
  wire PCIE_3_1_inst_n_1593;
  wire PCIE_3_1_inst_n_1594;
  wire PCIE_3_1_inst_n_1595;
  wire PCIE_3_1_inst_n_1596;
  wire PCIE_3_1_inst_n_1597;
  wire PCIE_3_1_inst_n_1598;
  wire PCIE_3_1_inst_n_1695;
  wire PCIE_3_1_inst_n_1696;
  wire PCIE_3_1_inst_n_1697;
  wire PCIE_3_1_inst_n_1698;
  wire PCIE_3_1_inst_n_1699;
  wire PCIE_3_1_inst_n_1700;
  wire PCIE_3_1_inst_n_1701;
  wire PCIE_3_1_inst_n_1702;
  wire PCIE_3_1_inst_n_1703;
  wire PCIE_3_1_inst_n_1704;
  wire PCIE_3_1_inst_n_1705;
  wire PCIE_3_1_inst_n_1706;
  wire PCIE_3_1_inst_n_1707;
  wire PCIE_3_1_inst_n_1708;
  wire PCIE_3_1_inst_n_1709;
  wire PCIE_3_1_inst_n_1710;
  wire PCIE_3_1_inst_n_1711;
  wire PCIE_3_1_inst_n_1712;
  wire PCIE_3_1_inst_n_1713;
  wire PCIE_3_1_inst_n_1714;
  wire PCIE_3_1_inst_n_1715;
  wire PCIE_3_1_inst_n_1716;
  wire PCIE_3_1_inst_n_1717;
  wire PCIE_3_1_inst_n_1718;
  wire PCIE_3_1_inst_n_1719;
  wire PCIE_3_1_inst_n_1720;
  wire PCIE_3_1_inst_n_1721;
  wire PCIE_3_1_inst_n_1722;
  wire PCIE_3_1_inst_n_1723;
  wire PCIE_3_1_inst_n_1724;
  wire PCIE_3_1_inst_n_1725;
  wire PCIE_3_1_inst_n_1726;
  wire PCIE_3_1_inst_n_1727;
  wire PCIE_3_1_inst_n_1728;
  wire PCIE_3_1_inst_n_1729;
  wire PCIE_3_1_inst_n_1730;
  wire PCIE_3_1_inst_n_1731;
  wire PCIE_3_1_inst_n_1732;
  wire PCIE_3_1_inst_n_1733;
  wire PCIE_3_1_inst_n_1734;
  wire PCIE_3_1_inst_n_1735;
  wire PCIE_3_1_inst_n_1736;
  wire PCIE_3_1_inst_n_1737;
  wire PCIE_3_1_inst_n_1738;
  wire PCIE_3_1_inst_n_1739;
  wire PCIE_3_1_inst_n_1740;
  wire PCIE_3_1_inst_n_1741;
  wire PCIE_3_1_inst_n_1742;
  wire PCIE_3_1_inst_n_1743;
  wire PCIE_3_1_inst_n_1744;
  wire PCIE_3_1_inst_n_1745;
  wire PCIE_3_1_inst_n_1746;
  wire PCIE_3_1_inst_n_1747;
  wire PCIE_3_1_inst_n_1748;
  wire PCIE_3_1_inst_n_1749;
  wire PCIE_3_1_inst_n_1750;
  wire PCIE_3_1_inst_n_1751;
  wire PCIE_3_1_inst_n_1752;
  wire PCIE_3_1_inst_n_1753;
  wire PCIE_3_1_inst_n_1754;
  wire PCIE_3_1_inst_n_1755;
  wire PCIE_3_1_inst_n_1756;
  wire PCIE_3_1_inst_n_1757;
  wire PCIE_3_1_inst_n_1758;
  wire PCIE_3_1_inst_n_2015;
  wire PCIE_3_1_inst_n_2016;
  wire PCIE_3_1_inst_n_2017;
  wire PCIE_3_1_inst_n_2018;
  wire PCIE_3_1_inst_n_2019;
  wire PCIE_3_1_inst_n_2020;
  wire PCIE_3_1_inst_n_2021;
  wire PCIE_3_1_inst_n_2022;
  wire PCIE_3_1_inst_n_2023;
  wire PCIE_3_1_inst_n_2024;
  wire PCIE_3_1_inst_n_2025;
  wire PCIE_3_1_inst_n_2026;
  wire PCIE_3_1_inst_n_2027;
  wire PCIE_3_1_inst_n_2028;
  wire PCIE_3_1_inst_n_2029;
  wire PCIE_3_1_inst_n_2030;
  wire PCIE_3_1_inst_n_2031;
  wire PCIE_3_1_inst_n_2032;
  wire PCIE_3_1_inst_n_2033;
  wire PCIE_3_1_inst_n_2034;
  wire PCIE_3_1_inst_n_2035;
  wire PCIE_3_1_inst_n_2036;
  wire PCIE_3_1_inst_n_2037;
  wire PCIE_3_1_inst_n_2038;
  wire PCIE_3_1_inst_n_2039;
  wire PCIE_3_1_inst_n_2040;
  wire PCIE_3_1_inst_n_2041;
  wire PCIE_3_1_inst_n_2042;
  wire PCIE_3_1_inst_n_2043;
  wire PCIE_3_1_inst_n_2044;
  wire PCIE_3_1_inst_n_2045;
  wire PCIE_3_1_inst_n_2046;
  wire PCIE_3_1_inst_n_2051;
  wire PCIE_3_1_inst_n_2052;
  wire PCIE_3_1_inst_n_2053;
  wire PCIE_3_1_inst_n_2054;
  wire PCIE_3_1_inst_n_2063;
  wire PCIE_3_1_inst_n_2064;
  wire PCIE_3_1_inst_n_2065;
  wire PCIE_3_1_inst_n_2066;
  wire PCIE_3_1_inst_n_2067;
  wire PCIE_3_1_inst_n_2068;
  wire PCIE_3_1_inst_n_2069;
  wire PCIE_3_1_inst_n_2070;
  wire PCIE_3_1_inst_n_2091;
  wire PCIE_3_1_inst_n_2092;
  wire PCIE_3_1_inst_n_2093;
  wire PCIE_3_1_inst_n_2094;
  wire PCIE_3_1_inst_n_2095;
  wire PCIE_3_1_inst_n_2096;
  wire PCIE_3_1_inst_n_2097;
  wire PCIE_3_1_inst_n_2098;
  wire PCIE_3_1_inst_n_23;
  wire PCIE_3_1_inst_n_24;
  wire PCIE_3_1_inst_n_25;
  wire PCIE_3_1_inst_n_2542;
  wire PCIE_3_1_inst_n_2543;
  wire PCIE_3_1_inst_n_2544;
  wire PCIE_3_1_inst_n_2545;
  wire PCIE_3_1_inst_n_2546;
  wire PCIE_3_1_inst_n_2547;
  wire PCIE_3_1_inst_n_2548;
  wire PCIE_3_1_inst_n_2549;
  wire PCIE_3_1_inst_n_2582;
  wire PCIE_3_1_inst_n_2583;
  wire PCIE_3_1_inst_n_2584;
  wire PCIE_3_1_inst_n_2585;
  wire PCIE_3_1_inst_n_2586;
  wire PCIE_3_1_inst_n_2587;
  wire PCIE_3_1_inst_n_2588;
  wire PCIE_3_1_inst_n_2589;
  wire PCIE_3_1_inst_n_2590;
  wire PCIE_3_1_inst_n_2591;
  wire PCIE_3_1_inst_n_2592;
  wire PCIE_3_1_inst_n_2593;
  wire PCIE_3_1_inst_n_2594;
  wire PCIE_3_1_inst_n_2595;
  wire PCIE_3_1_inst_n_2596;
  wire PCIE_3_1_inst_n_2597;
  wire PCIE_3_1_inst_n_26;
  wire PCIE_3_1_inst_n_2622;
  wire PCIE_3_1_inst_n_2623;
  wire PCIE_3_1_inst_n_2624;
  wire PCIE_3_1_inst_n_2625;
  wire PCIE_3_1_inst_n_2626;
  wire PCIE_3_1_inst_n_2627;
  wire PCIE_3_1_inst_n_2628;
  wire PCIE_3_1_inst_n_2629;
  wire PCIE_3_1_inst_n_2630;
  wire PCIE_3_1_inst_n_2631;
  wire PCIE_3_1_inst_n_2632;
  wire PCIE_3_1_inst_n_2633;
  wire PCIE_3_1_inst_n_2634;
  wire PCIE_3_1_inst_n_2635;
  wire PCIE_3_1_inst_n_2636;
  wire PCIE_3_1_inst_n_2637;
  wire PCIE_3_1_inst_n_2638;
  wire PCIE_3_1_inst_n_2639;
  wire PCIE_3_1_inst_n_2640;
  wire PCIE_3_1_inst_n_2641;
  wire PCIE_3_1_inst_n_2642;
  wire PCIE_3_1_inst_n_2643;
  wire PCIE_3_1_inst_n_2644;
  wire PCIE_3_1_inst_n_2645;
  wire PCIE_3_1_inst_n_2646;
  wire PCIE_3_1_inst_n_2647;
  wire PCIE_3_1_inst_n_2648;
  wire PCIE_3_1_inst_n_2649;
  wire PCIE_3_1_inst_n_2650;
  wire PCIE_3_1_inst_n_2651;
  wire PCIE_3_1_inst_n_2654;
  wire PCIE_3_1_inst_n_2655;
  wire PCIE_3_1_inst_n_2656;
  wire PCIE_3_1_inst_n_2657;
  wire PCIE_3_1_inst_n_2658;
  wire PCIE_3_1_inst_n_2659;
  wire PCIE_3_1_inst_n_27;
  wire PCIE_3_1_inst_n_2792;
  wire PCIE_3_1_inst_n_2793;
  wire PCIE_3_1_inst_n_2794;
  wire PCIE_3_1_inst_n_2795;
  wire PCIE_3_1_inst_n_2796;
  wire PCIE_3_1_inst_n_2797;
  wire PCIE_3_1_inst_n_2798;
  wire PCIE_3_1_inst_n_2799;
  wire PCIE_3_1_inst_n_28;
  wire PCIE_3_1_inst_n_2800;
  wire PCIE_3_1_inst_n_2801;
  wire PCIE_3_1_inst_n_29;
  wire PCIE_3_1_inst_n_30;
  wire PCIE_3_1_inst_n_31;
  wire PCIE_3_1_inst_n_32;
  wire PCIE_3_1_inst_n_33;
  wire PCIE_3_1_inst_n_34;
  wire PCIE_3_1_inst_n_35;
  wire PCIE_3_1_inst_n_36;
  wire PCIE_3_1_inst_n_37;
  wire PCIE_3_1_inst_n_38;
  wire PCIE_3_1_inst_n_39;
  wire PCIE_3_1_inst_n_4;
  wire PCIE_3_1_inst_n_40;
  wire PCIE_3_1_inst_n_530;
  wire PCIE_3_1_inst_n_531;
  wire PCIE_3_1_inst_n_532;
  wire PCIE_3_1_inst_n_533;
  wire PCIE_3_1_inst_n_534;
  wire PCIE_3_1_inst_n_535;
  wire PCIE_3_1_inst_n_536;
  wire PCIE_3_1_inst_n_537;
  wire PCIE_3_1_inst_n_538;
  wire PCIE_3_1_inst_n_539;
  wire PCIE_3_1_inst_n_540;
  wire PCIE_3_1_inst_n_541;
  wire PCIE_3_1_inst_n_542;
  wire PCIE_3_1_inst_n_543;
  wire PCIE_3_1_inst_n_544;
  wire PCIE_3_1_inst_n_545;
  wire PCIE_3_1_inst_n_546;
  wire PCIE_3_1_inst_n_547;
  wire PCIE_3_1_inst_n_548;
  wire PCIE_3_1_inst_n_549;
  wire PCIE_3_1_inst_n_550;
  wire PCIE_3_1_inst_n_551;
  wire PCIE_3_1_inst_n_552;
  wire PCIE_3_1_inst_n_553;
  wire PCIE_3_1_inst_n_554;
  wire PCIE_3_1_inst_n_555;
  wire PCIE_3_1_inst_n_556;
  wire PCIE_3_1_inst_n_557;
  wire PCIE_3_1_inst_n_558;
  wire PCIE_3_1_inst_n_559;
  wire PCIE_3_1_inst_n_560;
  wire PCIE_3_1_inst_n_561;
  wire PCIE_3_1_inst_n_562;
  wire PCIE_3_1_inst_n_563;
  wire PCIE_3_1_inst_n_564;
  wire PCIE_3_1_inst_n_565;
  wire PCIE_3_1_inst_n_566;
  wire PCIE_3_1_inst_n_567;
  wire PCIE_3_1_inst_n_568;
  wire PCIE_3_1_inst_n_569;
  wire PCIE_3_1_inst_n_570;
  wire PCIE_3_1_inst_n_571;
  wire PCIE_3_1_inst_n_572;
  wire PCIE_3_1_inst_n_573;
  wire PCIE_3_1_inst_n_574;
  wire PCIE_3_1_inst_n_575;
  wire PCIE_3_1_inst_n_576;
  wire PCIE_3_1_inst_n_577;
  wire PCIE_3_1_inst_n_578;
  wire PCIE_3_1_inst_n_579;
  wire PCIE_3_1_inst_n_62;
  wire PCIE_3_1_inst_n_626;
  wire PCIE_3_1_inst_n_627;
  wire PCIE_3_1_inst_n_628;
  wire PCIE_3_1_inst_n_629;
  wire PCIE_3_1_inst_n_636;
  wire PCIE_3_1_inst_n_637;
  wire PCIE_3_1_inst_n_638;
  wire PCIE_3_1_inst_n_639;
  wire PCIE_3_1_inst_n_646;
  wire PCIE_3_1_inst_n_647;
  wire PCIE_3_1_inst_n_648;
  wire PCIE_3_1_inst_n_649;
  wire PCIE_3_1_inst_n_656;
  wire PCIE_3_1_inst_n_657;
  wire PCIE_3_1_inst_n_658;
  wire PCIE_3_1_inst_n_659;
  wire PCIE_3_1_inst_n_666;
  wire PCIE_3_1_inst_n_667;
  wire PCIE_3_1_inst_n_668;
  wire PCIE_3_1_inst_n_669;
  wire PCIE_3_1_inst_n_67;
  wire PCIE_3_1_inst_n_676;
  wire PCIE_3_1_inst_n_677;
  wire PCIE_3_1_inst_n_678;
  wire PCIE_3_1_inst_n_679;
  wire PCIE_3_1_inst_n_686;
  wire PCIE_3_1_inst_n_687;
  wire PCIE_3_1_inst_n_688;
  wire PCIE_3_1_inst_n_689;
  wire PCIE_3_1_inst_n_69;
  wire PCIE_3_1_inst_n_692;
  wire PCIE_3_1_inst_n_693;
  wire PCIE_3_1_inst_n_70;
  wire PCIE_3_1_inst_n_72;
  wire PCIE_3_1_inst_n_742;
  wire PCIE_3_1_inst_n_743;
  wire PCIE_3_1_inst_n_744;
  wire PCIE_3_1_inst_n_745;
  wire PCIE_3_1_inst_n_746;
  wire PCIE_3_1_inst_n_747;
  wire PCIE_3_1_inst_n_748;
  wire PCIE_3_1_inst_n_749;
  wire PCIE_3_1_inst_n_75;
  wire PCIE_3_1_inst_n_750;
  wire PCIE_3_1_inst_n_751;
  wire PCIE_3_1_inst_n_752;
  wire PCIE_3_1_inst_n_753;
  wire PCIE_3_1_inst_n_754;
  wire PCIE_3_1_inst_n_755;
  wire PCIE_3_1_inst_n_756;
  wire PCIE_3_1_inst_n_757;
  wire PCIE_3_1_inst_n_758;
  wire PCIE_3_1_inst_n_759;
  wire PCIE_3_1_inst_n_760;
  wire PCIE_3_1_inst_n_761;
  wire PCIE_3_1_inst_n_762;
  wire PCIE_3_1_inst_n_763;
  wire PCIE_3_1_inst_n_764;
  wire PCIE_3_1_inst_n_765;
  wire PCIE_3_1_inst_n_766;
  wire PCIE_3_1_inst_n_767;
  wire PCIE_3_1_inst_n_768;
  wire PCIE_3_1_inst_n_769;
  wire PCIE_3_1_inst_n_77;
  wire PCIE_3_1_inst_n_770;
  wire PCIE_3_1_inst_n_771;
  wire PCIE_3_1_inst_n_772;
  wire PCIE_3_1_inst_n_773;
  wire PCIE_3_1_inst_n_774;
  wire PCIE_3_1_inst_n_775;
  wire PCIE_3_1_inst_n_776;
  wire PCIE_3_1_inst_n_777;
  wire PCIE_3_1_inst_n_778;
  wire PCIE_3_1_inst_n_779;
  wire PCIE_3_1_inst_n_78;
  wire PCIE_3_1_inst_n_780;
  wire PCIE_3_1_inst_n_781;
  wire PCIE_3_1_inst_n_782;
  wire PCIE_3_1_inst_n_783;
  wire PCIE_3_1_inst_n_784;
  wire PCIE_3_1_inst_n_785;
  wire PCIE_3_1_inst_n_786;
  wire PCIE_3_1_inst_n_787;
  wire PCIE_3_1_inst_n_788;
  wire PCIE_3_1_inst_n_789;
  wire PCIE_3_1_inst_n_790;
  wire PCIE_3_1_inst_n_791;
  wire PCIE_3_1_inst_n_792;
  wire PCIE_3_1_inst_n_793;
  wire PCIE_3_1_inst_n_794;
  wire PCIE_3_1_inst_n_795;
  wire PCIE_3_1_inst_n_796;
  wire PCIE_3_1_inst_n_797;
  wire PCIE_3_1_inst_n_798;
  wire PCIE_3_1_inst_n_799;
  wire PCIE_3_1_inst_n_80;
  wire PCIE_3_1_inst_n_800;
  wire PCIE_3_1_inst_n_801;
  wire PCIE_3_1_inst_n_802;
  wire PCIE_3_1_inst_n_803;
  wire PCIE_3_1_inst_n_804;
  wire PCIE_3_1_inst_n_805;
  wire PCIE_3_1_inst_n_806;
  wire PCIE_3_1_inst_n_807;
  wire PCIE_3_1_inst_n_808;
  wire PCIE_3_1_inst_n_809;
  wire PCIE_3_1_inst_n_810;
  wire PCIE_3_1_inst_n_811;
  wire PCIE_3_1_inst_n_812;
  wire PCIE_3_1_inst_n_813;
  wire PCIE_3_1_inst_n_814;
  wire PCIE_3_1_inst_n_815;
  wire PCIE_3_1_inst_n_816;
  wire PCIE_3_1_inst_n_817;
  wire PCIE_3_1_inst_n_818;
  wire PCIE_3_1_inst_n_819;
  wire PCIE_3_1_inst_n_820;
  wire PCIE_3_1_inst_n_821;
  wire PCIE_3_1_inst_n_822;
  wire PCIE_3_1_inst_n_823;
  wire PCIE_3_1_inst_n_824;
  wire PCIE_3_1_inst_n_825;
  wire PCIE_3_1_inst_n_826;
  wire PCIE_3_1_inst_n_827;
  wire PCIE_3_1_inst_n_828;
  wire PCIE_3_1_inst_n_829;
  wire PCIE_3_1_inst_n_83;
  wire PCIE_3_1_inst_n_830;
  wire PCIE_3_1_inst_n_831;
  wire PCIE_3_1_inst_n_832;
  wire PCIE_3_1_inst_n_833;
  wire PCIE_3_1_inst_n_834;
  wire PCIE_3_1_inst_n_835;
  wire PCIE_3_1_inst_n_836;
  wire PCIE_3_1_inst_n_837;
  wire PCIE_3_1_inst_n_838;
  wire PCIE_3_1_inst_n_839;
  wire PCIE_3_1_inst_n_840;
  wire PCIE_3_1_inst_n_841;
  wire PCIE_3_1_inst_n_842;
  wire PCIE_3_1_inst_n_843;
  wire PCIE_3_1_inst_n_844;
  wire PCIE_3_1_inst_n_845;
  wire PCIE_3_1_inst_n_846;
  wire PCIE_3_1_inst_n_847;
  wire PCIE_3_1_inst_n_848;
  wire PCIE_3_1_inst_n_849;
  wire PCIE_3_1_inst_n_85;
  wire PCIE_3_1_inst_n_850;
  wire PCIE_3_1_inst_n_851;
  wire PCIE_3_1_inst_n_852;
  wire PCIE_3_1_inst_n_853;
  wire PCIE_3_1_inst_n_854;
  wire PCIE_3_1_inst_n_855;
  wire PCIE_3_1_inst_n_856;
  wire PCIE_3_1_inst_n_857;
  wire PCIE_3_1_inst_n_858;
  wire PCIE_3_1_inst_n_859;
  wire PCIE_3_1_inst_n_86;
  wire PCIE_3_1_inst_n_860;
  wire PCIE_3_1_inst_n_861;
  wire PCIE_3_1_inst_n_862;
  wire PCIE_3_1_inst_n_863;
  wire PCIE_3_1_inst_n_864;
  wire PCIE_3_1_inst_n_865;
  wire PCIE_3_1_inst_n_866;
  wire PCIE_3_1_inst_n_867;
  wire PCIE_3_1_inst_n_868;
  wire PCIE_3_1_inst_n_869;
  wire PCIE_3_1_inst_n_870;
  wire PCIE_3_1_inst_n_871;
  wire PCIE_3_1_inst_n_872;
  wire PCIE_3_1_inst_n_873;
  wire PCIE_3_1_inst_n_874;
  wire PCIE_3_1_inst_n_875;
  wire PCIE_3_1_inst_n_876;
  wire PCIE_3_1_inst_n_877;
  wire PCIE_3_1_inst_n_878;
  wire PCIE_3_1_inst_n_879;
  wire PCIE_3_1_inst_n_88;
  wire PCIE_3_1_inst_n_880;
  wire PCIE_3_1_inst_n_881;
  wire PCIE_3_1_inst_n_882;
  wire PCIE_3_1_inst_n_883;
  wire PCIE_3_1_inst_n_884;
  wire PCIE_3_1_inst_n_885;
  wire PCIE_3_1_inst_n_886;
  wire PCIE_3_1_inst_n_887;
  wire PCIE_3_1_inst_n_888;
  wire PCIE_3_1_inst_n_889;
  wire PCIE_3_1_inst_n_890;
  wire PCIE_3_1_inst_n_891;
  wire PCIE_3_1_inst_n_892;
  wire PCIE_3_1_inst_n_893;
  wire PCIE_3_1_inst_n_894;
  wire PCIE_3_1_inst_n_895;
  wire PCIE_3_1_inst_n_896;
  wire PCIE_3_1_inst_n_897;
  wire PCIE_3_1_inst_n_898;
  wire PCIE_3_1_inst_n_899;
  wire PCIE_3_1_inst_n_9;
  wire PCIE_3_1_inst_n_900;
  wire PCIE_3_1_inst_n_901;
  wire PCIE_3_1_inst_n_902;
  wire PCIE_3_1_inst_n_903;
  wire PCIE_3_1_inst_n_904;
  wire PCIE_3_1_inst_n_905;
  wire PCIE_3_1_inst_n_906;
  wire PCIE_3_1_inst_n_907;
  wire PCIE_3_1_inst_n_908;
  wire PCIE_3_1_inst_n_909;
  wire PCIE_3_1_inst_n_91;
  wire PCIE_3_1_inst_n_910;
  wire PCIE_3_1_inst_n_911;
  wire PCIE_3_1_inst_n_912;
  wire PCIE_3_1_inst_n_913;
  wire PCIE_3_1_inst_n_914;
  wire PCIE_3_1_inst_n_915;
  wire PCIE_3_1_inst_n_916;
  wire PCIE_3_1_inst_n_917;
  wire PCIE_3_1_inst_n_918;
  wire PCIE_3_1_inst_n_919;
  wire PCIE_3_1_inst_n_920;
  wire PCIE_3_1_inst_n_921;
  wire PCIE_3_1_inst_n_922;
  wire PCIE_3_1_inst_n_923;
  wire PCIE_3_1_inst_n_924;
  wire PCIE_3_1_inst_n_925;
  wire PCIE_3_1_inst_n_926;
  wire PCIE_3_1_inst_n_927;
  wire PCIE_3_1_inst_n_928;
  wire PCIE_3_1_inst_n_929;
  wire PCIE_3_1_inst_n_93;
  wire PCIE_3_1_inst_n_930;
  wire PCIE_3_1_inst_n_931;
  wire PCIE_3_1_inst_n_932;
  wire PCIE_3_1_inst_n_933;
  wire PCIE_3_1_inst_n_934;
  wire PCIE_3_1_inst_n_935;
  wire PCIE_3_1_inst_n_936;
  wire PCIE_3_1_inst_n_937;
  wire PCIE_3_1_inst_n_938;
  wire PCIE_3_1_inst_n_939;
  wire PCIE_3_1_inst_n_94;
  wire PCIE_3_1_inst_n_940;
  wire PCIE_3_1_inst_n_941;
  wire PCIE_3_1_inst_n_942;
  wire PCIE_3_1_inst_n_943;
  wire PCIE_3_1_inst_n_944;
  wire PCIE_3_1_inst_n_945;
  wire PCIE_3_1_inst_n_946;
  wire PCIE_3_1_inst_n_947;
  wire PCIE_3_1_inst_n_948;
  wire PCIE_3_1_inst_n_949;
  wire PCIE_3_1_inst_n_950;
  wire PCIE_3_1_inst_n_951;
  wire PCIE_3_1_inst_n_952;
  wire PCIE_3_1_inst_n_953;
  wire PCIE_3_1_inst_n_954;
  wire PCIE_3_1_inst_n_955;
  wire PCIE_3_1_inst_n_956;
  wire PCIE_3_1_inst_n_957;
  wire PCIE_3_1_inst_n_958;
  wire PCIE_3_1_inst_n_959;
  wire PCIE_3_1_inst_n_96;
  wire PCIE_3_1_inst_n_960;
  wire PCIE_3_1_inst_n_961;
  wire PCIE_3_1_inst_n_962;
  wire PCIE_3_1_inst_n_963;
  wire PCIE_3_1_inst_n_964;
  wire PCIE_3_1_inst_n_965;
  wire PCIE_3_1_inst_n_966;
  wire PCIE_3_1_inst_n_967;
  wire PCIE_3_1_inst_n_968;
  wire PCIE_3_1_inst_n_969;
  wire PCIE_3_1_inst_n_970;
  wire PCIE_3_1_inst_n_971;
  wire PCIE_3_1_inst_n_972;
  wire PCIE_3_1_inst_n_973;
  wire PCIE_3_1_inst_n_974;
  wire PCIE_3_1_inst_n_975;
  wire PCIE_3_1_inst_n_976;
  wire PCIE_3_1_inst_n_977;
  wire PCIE_3_1_inst_n_978;
  wire PCIE_3_1_inst_n_979;
  wire PCIE_3_1_inst_n_980;
  wire PCIE_3_1_inst_n_981;
  wire PCIE_3_1_inst_n_982;
  wire PCIE_3_1_inst_n_983;
  wire PCIE_3_1_inst_n_984;
  wire PCIE_3_1_inst_n_985;
  wire PCIE_3_1_inst_n_986;
  wire PCIE_3_1_inst_n_987;
  wire PCIE_3_1_inst_n_988;
  wire PCIE_3_1_inst_n_989;
  wire PCIE_3_1_inst_n_99;
  wire PCIE_3_1_inst_n_990;
  wire PCIE_3_1_inst_n_991;
  wire PCIE_3_1_inst_n_992;
  wire PCIE_3_1_inst_n_993;
  wire PCIE_3_1_inst_n_994;
  wire PCIE_3_1_inst_n_995;
  wire PCIE_3_1_inst_n_996;
  wire PCIE_3_1_inst_n_997;
  wire PCIE_3_1_inst_n_998;
  wire PCIE_3_1_inst_n_999;
  wire PIPETX0DEEMPH;
  wire [15:0]PIPETX0EQCOEFF;
  wire [1:0]PIPETX0EQCONTROL;
  wire [3:0]PIPETX0EQPRESET;
  wire [2:0]PIPETX0MARGIN;
  wire [1:0]PIPETX0POWERDOWN;
  wire [1:0]PIPETX0RATE;
  wire PIPETX0RCVRDET;
  wire PIPETX0SWING;
  wire [15:0]PIPETX1EQCOEFF;
  wire [1:0]PIPETX1EQCONTROL;
  wire [3:0]PIPETX1EQPRESET;
  wire [15:0]PIPETX2EQCOEFF;
  wire [1:0]PIPETX2EQCONTROL;
  wire [3:0]PIPETX2EQPRESET;
  wire [15:0]PIPETX3EQCOEFF;
  wire [1:0]PIPETX3EQCONTROL;
  wire [3:0]PIPETX3EQPRESET;
  wire [15:0]PIPETX4EQCOEFF;
  wire [1:0]PIPETX4EQCONTROL;
  wire [3:0]PIPETX4EQPRESET;
  wire [15:0]PIPETX5EQCOEFF;
  wire [1:0]PIPETX5EQCONTROL;
  wire [3:0]PIPETX5EQPRESET;
  wire [15:0]PIPETX6EQCOEFF;
  wire [1:0]PIPETX6EQCONTROL;
  wire [3:0]PIPETX6EQPRESET;
  wire [15:0]PIPETX7EQCOEFF;
  wire [1:0]PIPETX7EQCONTROL;
  wire [3:0]PIPETX7EQPRESET;
  wire RESETN;
  wire [0:0]SR;
  wire cfg_config_space_enable;
  wire cfg_config_space_enable_0;
  wire cfg_config_space_enable_1;
  wire cfg_config_space_enable_2;
  wire [2:0]cfg_current_speed;
  wire [3:0]cfg_dpa_substate_change;
  wire [7:0]cfg_ds_bus_number;
  wire [4:0]cfg_ds_device_number;
  wire [2:0]cfg_ds_function_number;
  wire [7:0]cfg_ds_port_number;
  wire [63:0]cfg_dsn;
  wire cfg_err_cor_in;
  wire cfg_err_cor_out;
  wire cfg_err_fatal_out;
  wire cfg_err_nonfatal_out;
  wire cfg_err_uncor_in;
  wire cfg_ext_read_received_d1;
  wire [11:0]cfg_fc_cpld;
  wire [7:0]cfg_fc_cplh;
  wire [11:0]cfg_fc_npd;
  wire [7:0]cfg_fc_nph;
  wire [11:0]cfg_fc_pd;
  wire [7:0]cfg_fc_ph;
  wire [2:0]cfg_fc_sel;
  wire [3:0]cfg_flr_done;
  wire [3:0]cfg_flr_in_process;
  wire [11:0]cfg_function_power_state;
  wire [15:0]cfg_function_status;
  wire cfg_hot_reset_in;
  wire cfg_hot_reset_out;
  wire [3:0]cfg_interrupt_int;
  wire [2:0]cfg_interrupt_msi_attr;
  wire [31:0]cfg_interrupt_msi_data;
  wire [3:0]cfg_interrupt_msi_enable;
  wire cfg_interrupt_msi_fail;
  wire [3:0]cfg_interrupt_msi_function_number;
  wire [31:0]cfg_interrupt_msi_int;
  wire cfg_interrupt_msi_mask_update;
  wire [11:0]cfg_interrupt_msi_mmenable;
  wire [31:0]cfg_interrupt_msi_pending_status;
  wire cfg_interrupt_msi_pending_status_data_enable;
  wire [3:0]cfg_interrupt_msi_pending_status_function_num;
  wire [3:0]cfg_interrupt_msi_select;
  wire cfg_interrupt_msi_sent;
  wire cfg_interrupt_msi_tph_present;
  wire [8:0]cfg_interrupt_msi_tph_st_tag;
  wire [1:0]cfg_interrupt_msi_tph_type;
  wire [7:0]cfg_interrupt_msi_vf_enable;
  wire [3:0]cfg_interrupt_pending;
  wire cfg_interrupt_sent;
  wire [1:0]cfg_link_power_state;
  wire cfg_link_training_enable;
  wire cfg_local_error;
  wire cfg_ltr_enable;
  wire [5:0]cfg_ltssm_state;
  wire [2:0]cfg_max_payload;
  wire [2:0]cfg_max_read_req;
  wire [18:0]cfg_mgmt_addr;
  wire [3:0]cfg_mgmt_byte_enable;
  wire cfg_mgmt_read;
  wire [31:0]cfg_mgmt_read_data;
  wire cfg_mgmt_read_write_done;
  wire cfg_mgmt_type1_cfg_reg_access;
  wire cfg_mgmt_write;
  wire [31:0]cfg_mgmt_write_data;
  wire cfg_msg_received;
  wire [7:0]cfg_msg_received_data;
  wire [4:0]cfg_msg_received_type;
  wire cfg_msg_transmit;
  wire [31:0]cfg_msg_transmit_data;
  wire cfg_msg_transmit_done;
  wire [2:0]cfg_msg_transmit_type;
  wire [3:0]cfg_negotiated_width;
  wire [1:0]cfg_obff_enable;
  wire [2:0]cfg_per_func_status_control;
  wire [15:0]cfg_per_func_status_data;
  wire [3:0]cfg_per_function_number;
  wire cfg_per_function_output_request;
  wire cfg_per_function_update_done;
  wire cfg_phy_link_down;
  wire [1:0]cfg_phy_link_status;
  wire cfg_pl_status_change;
  wire cfg_power_state_change_ack;
  wire cfg_power_state_change_interrupt;
  wire [3:0]cfg_rcb_status;
  wire cfg_req_pm_transition_l23_ready;
  wire [15:0]cfg_subsys_vend_id;
  wire [3:0]cfg_tph_requester_enable;
  wire [11:0]cfg_tph_st_mode;
  wire [7:0]cfg_vf_flr_done;
  wire [7:0]cfg_vf_flr_in_process;
  wire [23:0]cfg_vf_power_state;
  wire [15:0]cfg_vf_status;
  wire [7:0]cfg_vf_tph_requester_enable;
  wire [23:0]cfg_vf_tph_st_mode;
  wire is_reg_num_cfg_ext_space;
  wire [63:0]m_axis_cq_tdata;
  wire [1:0]m_axis_cq_tkeep;
  wire m_axis_cq_tlast;
  wire m_axis_cq_tready;
  wire [84:0]m_axis_cq_tuser;
  wire m_axis_cq_tvalid;
  wire [63:0]m_axis_rc_tdata;
  wire [1:0]m_axis_rc_tkeep;
  wire m_axis_rc_tlast;
  wire m_axis_rc_tready;
  wire [74:0]m_axis_rc_tuser;
  wire m_axis_rc_tvalid;
  wire pcie_cq_np_req;
  wire [5:0]pcie_cq_np_req_count;
  wire pcie_perstn1_in;
  wire pcie_perstn1_out;
  wire [3:0]pcie_rq_seq_num;
  wire pcie_rq_seq_num_vld;
  wire [5:0]pcie_rq_tag;
  wire [1:0]pcie_rq_tag_av;
  wire pcie_rq_tag_vld;
  wire [1:0]pcie_tfc_npd_av;
  wire [1:0]pcie_tfc_nph_av;
  wire [7:0]pipe_rx_eq_adapt_done;
  wire [47:0]pipe_rx_eq_lffs;
  wire [7:0]pipe_rx_eq_lffs_sel;
  wire [31:0]pipe_rx_eq_txpreset;
  wire [15:0]pipe_rx_eqcontrol;
  wire [7:0]pipe_rx_eqdone;
  wire [23:0]pipe_rx_eqpreset;
  wire [31:16]pipe_tx0_data;
  wire [31:16]pipe_tx1_data;
  wire [31:16]pipe_tx2_data;
  wire [31:16]pipe_tx3_data;
  wire [31:16]pipe_tx4_data;
  wire [31:16]pipe_tx5_data;
  wire [31:16]pipe_tx6_data;
  wire [31:16]pipe_tx7_data;
  wire [47:0]pipe_tx_eqdeemph;
  wire [7:0]pipe_tx_eqdone;
  wire [47:0]rxctrl0_out;
  wire [63:0]s_axis_cc_tdata;
  wire [1:0]s_axis_cc_tkeep;
  wire s_axis_cc_tlast;
  wire [3:0]s_axis_cc_tready;
  wire [32:0]s_axis_cc_tuser;
  wire s_axis_cc_tvalid;
  wire [63:0]s_axis_rq_tdata;
  wire [1:0]s_axis_rq_tkeep;
  wire s_axis_rq_tlast;
  wire [3:0]s_axis_rq_tready;
  wire [59:0]s_axis_rq_tuser;
  wire s_axis_rq_tvalid;
  wire src_arst;
  wire sys_reset;
  wire [31:0]txctrl0_in;

  (* BOX_TYPE = "PRIMITIVE" *) 
  PCIE_3_1 #(
    .ARI_CAP_ENABLE("FALSE"),
    .AXISTEN_IF_CC_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_CC_PARITY_CHK("FALSE"),
    .AXISTEN_IF_CQ_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_ENABLE_CLIENT_TAG("TRUE"),
    .AXISTEN_IF_ENABLE_MSG_ROUTE(18'h00000),
    .AXISTEN_IF_ENABLE_RX_MSG_INTFC("FALSE"),
    .AXISTEN_IF_RC_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_RC_STRADDLE("FALSE"),
    .AXISTEN_IF_RQ_ALIGNMENT_MODE("FALSE"),
    .AXISTEN_IF_RQ_PARITY_CHK("FALSE"),
    .AXISTEN_IF_WIDTH(2'h0),
    .CRM_CORE_CLK_FREQ_500("FALSE"),
    .CRM_USER_CLK_FREQ(2'h2),
    .DEBUG_CFG_LOCAL_MGMT_REG_ACCESS_OVERRIDE("FALSE"),
    .DEBUG_PL_DISABLE_EI_INFER_IN_L0("FALSE"),
    .DEBUG_TL_DISABLE_RX_TLP_ORDER_CHECKS("FALSE"),
    .DNSTREAM_LINK_NUM(8'h00),
    .LL_ACK_TIMEOUT(9'h000),
    .LL_ACK_TIMEOUT_EN("FALSE"),
    .LL_ACK_TIMEOUT_FUNC(0),
    .LL_CPL_FC_UPDATE_TIMER(16'h0000),
    .LL_CPL_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_FC_UPDATE_TIMER(16'h0000),
    .LL_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_NP_FC_UPDATE_TIMER(16'h0000),
    .LL_NP_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_P_FC_UPDATE_TIMER(16'h0000),
    .LL_P_FC_UPDATE_TIMER_OVERRIDE("FALSE"),
    .LL_REPLAY_TIMEOUT(9'h000),
    .LL_REPLAY_TIMEOUT_EN("FALSE"),
    .LL_REPLAY_TIMEOUT_FUNC(0),
    .LTR_TX_MESSAGE_MINIMUM_INTERVAL(10'h0FA),
    .LTR_TX_MESSAGE_ON_FUNC_POWER_STATE_CHANGE("FALSE"),
    .LTR_TX_MESSAGE_ON_LTR_ENABLE("FALSE"),
    .MCAP_CAP_NEXTPTR(12'h000),
    .MCAP_CONFIGURE_OVERRIDE("FALSE"),
    .MCAP_ENABLE("FALSE"),
    .MCAP_EOS_DESIGN_SWITCH("FALSE"),
    .MCAP_FPGA_BITSTREAM_VERSION(32'h00000000),
    .MCAP_GATE_IO_ENABLE_DESIGN_SWITCH("FALSE"),
    .MCAP_GATE_MEM_ENABLE_DESIGN_SWITCH("FALSE"),
    .MCAP_INPUT_GATE_DESIGN_SWITCH("FALSE"),
    .MCAP_INTERRUPT_ON_MCAP_EOS("FALSE"),
    .MCAP_INTERRUPT_ON_MCAP_ERROR("FALSE"),
    .MCAP_VSEC_ID(16'h0001),
    .MCAP_VSEC_LEN(12'h02C),
    .MCAP_VSEC_REV(4'h0),
    .PF0_AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .PF0_AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .PF0_AER_CAP_NEXTPTR(12'h000),
    .PF0_ARI_CAP_NEXTPTR(12'h000),
    .PF0_ARI_CAP_NEXT_FUNC(8'h00),
    .PF0_ARI_CAP_VER(4'h1),
    .PF0_BAR0_APERTURE_SIZE(6'h04),
    .PF0_BAR0_CONTROL(3'h4),
    .PF0_BAR1_APERTURE_SIZE(6'h00),
    .PF0_BAR1_CONTROL(3'h0),
    .PF0_BAR2_APERTURE_SIZE(5'h00),
    .PF0_BAR2_CONTROL(3'h0),
    .PF0_BAR3_APERTURE_SIZE(5'h00),
    .PF0_BAR3_CONTROL(3'h0),
    .PF0_BAR4_APERTURE_SIZE(5'h00),
    .PF0_BAR4_CONTROL(3'h0),
    .PF0_BAR5_APERTURE_SIZE(5'h00),
    .PF0_BAR5_CONTROL(3'h0),
    .PF0_BIST_REGISTER(8'h00),
    .PF0_CAPABILITY_POINTER(8'h80),
    .PF0_CLASS_CODE(24'h070000),
    .PF0_DEVICE_ID(16'h6018),
    .PF0_DEV_CAP2_128B_CAS_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_32B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_64B_ATOMIC_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_ARI_FORWARD_ENABLE("FALSE"),
    .PF0_DEV_CAP2_CPL_TIMEOUT_DISABLE("TRUE"),
    .PF0_DEV_CAP2_LTR_SUPPORT("FALSE"),
    .PF0_DEV_CAP2_OBFF_SUPPORT(2'h0),
    .PF0_DEV_CAP2_TPH_COMPLETER_SUPPORT("FALSE"),
    .PF0_DEV_CAP_ENDPOINT_L0S_LATENCY(0),
    .PF0_DEV_CAP_ENDPOINT_L1_LATENCY(0),
    .PF0_DEV_CAP_EXT_TAG_SUPPORTED("FALSE"),
    .PF0_DEV_CAP_FUNCTION_LEVEL_RESET_CAPABLE("FALSE"),
    .PF0_DEV_CAP_MAX_PAYLOAD_SIZE(3'h2),
    .PF0_DPA_CAP_NEXTPTR(12'h000),
    .PF0_DPA_CAP_SUB_STATE_CONTROL(5'h00),
    .PF0_DPA_CAP_SUB_STATE_CONTROL_EN("TRUE"),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION0(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION1(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION2(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION3(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION4(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION5(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION6(8'h00),
    .PF0_DPA_CAP_SUB_STATE_POWER_ALLOCATION7(8'h00),
    .PF0_DPA_CAP_VER(4'h1),
    .PF0_DSN_CAP_NEXTPTR(12'h000),
    .PF0_EXPANSION_ROM_APERTURE_SIZE(5'h00),
    .PF0_EXPANSION_ROM_ENABLE("FALSE"),
    .PF0_INTERRUPT_LINE(8'h00),
    .PF0_INTERRUPT_PIN(3'h1),
    .PF0_LINK_CAP_ASPM_SUPPORT(0),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN1(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN2(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_COMCLK_GEN3(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN1(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN2(7),
    .PF0_LINK_CAP_L0S_EXIT_LATENCY_GEN3(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN1(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN2(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_COMCLK_GEN3(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN1(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN2(7),
    .PF0_LINK_CAP_L1_EXIT_LATENCY_GEN3(7),
    .PF0_LINK_STATUS_SLOT_CLOCK_CONFIG("TRUE"),
    .PF0_LTR_CAP_MAX_NOSNOOP_LAT(10'h000),
    .PF0_LTR_CAP_MAX_SNOOP_LAT(10'h000),
    .PF0_LTR_CAP_NEXTPTR(12'h000),
    .PF0_LTR_CAP_VER(4'h1),
    .PF0_MSIX_CAP_NEXTPTR(8'h00),
    .PF0_MSIX_CAP_PBA_BIR(0),
    .PF0_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .PF0_MSIX_CAP_TABLE_BIR(0),
    .PF0_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .PF0_MSIX_CAP_TABLE_SIZE(11'h000),
    .PF0_MSI_CAP_MULTIMSGCAP(0),
    .PF0_MSI_CAP_NEXTPTR(8'hC0),
    .PF0_MSI_CAP_PERVECMASKCAP("FALSE"),
    .PF0_PB_CAP_DATA_REG_D0(32'h00000000),
    .PF0_PB_CAP_DATA_REG_D0_SUSTAINED(32'h00000000),
    .PF0_PB_CAP_DATA_REG_D1(32'h00000000),
    .PF0_PB_CAP_DATA_REG_D3HOT(32'h00000000),
    .PF0_PB_CAP_NEXTPTR(12'h000),
    .PF0_PB_CAP_SYSTEM_ALLOCATED("FALSE"),
    .PF0_PB_CAP_VER(4'h1),
    .PF0_PM_CAP_ID(8'h01),
    .PF0_PM_CAP_NEXTPTR(8'h90),
    .PF0_PM_CAP_PMESUPPORT_D0("FALSE"),
    .PF0_PM_CAP_PMESUPPORT_D1("FALSE"),
    .PF0_PM_CAP_PMESUPPORT_D3HOT("FALSE"),
    .PF0_PM_CAP_SUPP_D1_STATE("FALSE"),
    .PF0_PM_CAP_VER_ID(3'h3),
    .PF0_PM_CSR_NOSOFTRESET("TRUE"),
    .PF0_RBAR_CAP_ENABLE("FALSE"),
    .PF0_RBAR_CAP_NEXTPTR(12'h000),
    .PF0_RBAR_CAP_SIZE0(20'h00000),
    .PF0_RBAR_CAP_SIZE1(20'h00000),
    .PF0_RBAR_CAP_SIZE2(20'h00000),
    .PF0_RBAR_CAP_VER(4'h1),
    .PF0_RBAR_CONTROL_INDEX0(3'h0),
    .PF0_RBAR_CONTROL_INDEX1(3'h0),
    .PF0_RBAR_CONTROL_INDEX2(3'h0),
    .PF0_RBAR_CONTROL_SIZE0(5'h00),
    .PF0_RBAR_CONTROL_SIZE1(5'h00),
    .PF0_RBAR_CONTROL_SIZE2(5'h00),
    .PF0_RBAR_NUM(3'h1),
    .PF0_REVISION_ID(8'h00),
    .PF0_SECONDARY_PCIE_CAP_NEXTPTR(12'h000),
    .PF0_SRIOV_BAR0_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR0_CONTROL(3'h0),
    .PF0_SRIOV_BAR1_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR1_CONTROL(3'h0),
    .PF0_SRIOV_BAR2_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR2_CONTROL(3'h0),
    .PF0_SRIOV_BAR3_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR3_CONTROL(3'h0),
    .PF0_SRIOV_BAR4_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR4_CONTROL(3'h0),
    .PF0_SRIOV_BAR5_APERTURE_SIZE(5'h00),
    .PF0_SRIOV_BAR5_CONTROL(3'h0),
    .PF0_SRIOV_CAP_INITIAL_VF(16'h0000),
    .PF0_SRIOV_CAP_NEXTPTR(12'h000),
    .PF0_SRIOV_CAP_TOTAL_VF(16'h0000),
    .PF0_SRIOV_CAP_VER(4'h0),
    .PF0_SRIOV_FIRST_VF_OFFSET(16'h0000),
    .PF0_SRIOV_FUNC_DEP_LINK(16'h0000),
    .PF0_SRIOV_SUPPORTED_PAGE_SIZE(32'h00000553),
    .PF0_SRIOV_VF_DEVICE_ID(16'h0000),
    .PF0_SUBSYSTEM_ID(16'h0007),
    .PF0_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .PF0_TPHR_CAP_ENABLE("FALSE"),
    .PF0_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .PF0_TPHR_CAP_NEXTPTR(12'h000),
    .PF0_TPHR_CAP_ST_MODE_SEL(3'h0),
    .PF0_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .PF0_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .PF0_TPHR_CAP_VER(4'h1),
    .PF0_VC_CAP_ENABLE("FALSE"),
    .PF0_VC_CAP_NEXTPTR(12'h000),
    .PF0_VC_CAP_VER(4'h1),
    .PF1_AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .PF1_AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .PF1_AER_CAP_NEXTPTR(12'h000),
    .PF1_ARI_CAP_NEXTPTR(12'h000),
    .PF1_ARI_CAP_NEXT_FUNC(8'h00),
    .PF1_BAR0_APERTURE_SIZE(6'h00),
    .PF1_BAR0_CONTROL(3'h0),
    .PF1_BAR1_APERTURE_SIZE(6'h00),
    .PF1_BAR1_CONTROL(3'h0),
    .PF1_BAR2_APERTURE_SIZE(5'h00),
    .PF1_BAR2_CONTROL(3'h0),
    .PF1_BAR3_APERTURE_SIZE(5'h00),
    .PF1_BAR3_CONTROL(3'h0),
    .PF1_BAR4_APERTURE_SIZE(5'h00),
    .PF1_BAR4_CONTROL(3'h0),
    .PF1_BAR5_APERTURE_SIZE(5'h00),
    .PF1_BAR5_CONTROL(3'h0),
    .PF1_BIST_REGISTER(8'h00),
    .PF1_CAPABILITY_POINTER(8'h80),
    .PF1_CLASS_CODE(24'h058000),
    .PF1_DEVICE_ID(16'h8011),
    .PF1_DEV_CAP_MAX_PAYLOAD_SIZE(3'h2),
    .PF1_DPA_CAP_NEXTPTR(12'h000),
    .PF1_DPA_CAP_SUB_STATE_CONTROL(5'h00),
    .PF1_DPA_CAP_SUB_STATE_CONTROL_EN("TRUE"),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION0(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION1(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION2(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION3(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION4(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION5(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION6(8'h00),
    .PF1_DPA_CAP_SUB_STATE_POWER_ALLOCATION7(8'h00),
    .PF1_DPA_CAP_VER(4'h1),
    .PF1_DSN_CAP_NEXTPTR(12'h000),
    .PF1_EXPANSION_ROM_APERTURE_SIZE(5'h00),
    .PF1_EXPANSION_ROM_ENABLE("FALSE"),
    .PF1_INTERRUPT_LINE(8'h00),
    .PF1_INTERRUPT_PIN(3'h0),
    .PF1_MSIX_CAP_NEXTPTR(8'h00),
    .PF1_MSIX_CAP_PBA_BIR(0),
    .PF1_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .PF1_MSIX_CAP_TABLE_BIR(0),
    .PF1_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .PF1_MSIX_CAP_TABLE_SIZE(11'h000),
    .PF1_MSI_CAP_MULTIMSGCAP(0),
    .PF1_MSI_CAP_NEXTPTR(8'h00),
    .PF1_MSI_CAP_PERVECMASKCAP("FALSE"),
    .PF1_PB_CAP_DATA_REG_D0(32'h00000000),
    .PF1_PB_CAP_DATA_REG_D0_SUSTAINED(32'h00000000),
    .PF1_PB_CAP_DATA_REG_D1(32'h00000000),
    .PF1_PB_CAP_DATA_REG_D3HOT(32'h00000000),
    .PF1_PB_CAP_NEXTPTR(12'h000),
    .PF1_PB_CAP_SYSTEM_ALLOCATED("FALSE"),
    .PF1_PB_CAP_VER(4'h1),
    .PF1_PM_CAP_ID(8'h01),
    .PF1_PM_CAP_NEXTPTR(8'h00),
    .PF1_PM_CAP_VER_ID(3'h3),
    .PF1_RBAR_CAP_ENABLE("FALSE"),
    .PF1_RBAR_CAP_NEXTPTR(12'h000),
    .PF1_RBAR_CAP_SIZE0(20'h00000),
    .PF1_RBAR_CAP_SIZE1(20'h00000),
    .PF1_RBAR_CAP_SIZE2(20'h00000),
    .PF1_RBAR_CAP_VER(4'h1),
    .PF1_RBAR_CONTROL_INDEX0(3'h0),
    .PF1_RBAR_CONTROL_INDEX1(3'h0),
    .PF1_RBAR_CONTROL_INDEX2(3'h0),
    .PF1_RBAR_CONTROL_SIZE0(5'h00),
    .PF1_RBAR_CONTROL_SIZE1(5'h00),
    .PF1_RBAR_CONTROL_SIZE2(5'h00),
    .PF1_RBAR_NUM(3'h1),
    .PF1_REVISION_ID(8'h00),
    .PF1_SRIOV_BAR0_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR0_CONTROL(3'h0),
    .PF1_SRIOV_BAR1_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR1_CONTROL(3'h0),
    .PF1_SRIOV_BAR2_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR2_CONTROL(3'h0),
    .PF1_SRIOV_BAR3_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR3_CONTROL(3'h0),
    .PF1_SRIOV_BAR4_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR4_CONTROL(3'h0),
    .PF1_SRIOV_BAR5_APERTURE_SIZE(5'h00),
    .PF1_SRIOV_BAR5_CONTROL(3'h0),
    .PF1_SRIOV_CAP_INITIAL_VF(16'h0000),
    .PF1_SRIOV_CAP_NEXTPTR(12'h000),
    .PF1_SRIOV_CAP_TOTAL_VF(16'h0000),
    .PF1_SRIOV_CAP_VER(4'h0),
    .PF1_SRIOV_FIRST_VF_OFFSET(16'h0000),
    .PF1_SRIOV_FUNC_DEP_LINK(16'h0001),
    .PF1_SRIOV_SUPPORTED_PAGE_SIZE(32'h00000553),
    .PF1_SRIOV_VF_DEVICE_ID(16'h0000),
    .PF1_SUBSYSTEM_ID(16'h0007),
    .PF1_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .PF1_TPHR_CAP_ENABLE("FALSE"),
    .PF1_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .PF1_TPHR_CAP_NEXTPTR(12'h000),
    .PF1_TPHR_CAP_ST_MODE_SEL(3'h0),
    .PF1_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .PF1_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .PF1_TPHR_CAP_VER(4'h1),
    .PF2_AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .PF2_AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .PF2_AER_CAP_NEXTPTR(12'h000),
    .PF2_ARI_CAP_NEXTPTR(12'h000),
    .PF2_ARI_CAP_NEXT_FUNC(8'h00),
    .PF2_BAR0_APERTURE_SIZE(6'h03),
    .PF2_BAR0_CONTROL(3'h4),
    .PF2_BAR1_APERTURE_SIZE(6'h00),
    .PF2_BAR1_CONTROL(3'h0),
    .PF2_BAR2_APERTURE_SIZE(5'h03),
    .PF2_BAR2_CONTROL(3'h4),
    .PF2_BAR3_APERTURE_SIZE(5'h03),
    .PF2_BAR3_CONTROL(3'h0),
    .PF2_BAR4_APERTURE_SIZE(5'h03),
    .PF2_BAR4_CONTROL(3'h4),
    .PF2_BAR5_APERTURE_SIZE(5'h03),
    .PF2_BAR5_CONTROL(3'h0),
    .PF2_BIST_REGISTER(8'h00),
    .PF2_CAPABILITY_POINTER(8'h50),
    .PF2_CLASS_CODE(24'h000000),
    .PF2_DEVICE_ID(16'h0000),
    .PF2_DEV_CAP_MAX_PAYLOAD_SIZE(3'h3),
    .PF2_DPA_CAP_NEXTPTR(12'h000),
    .PF2_DPA_CAP_SUB_STATE_CONTROL(5'h00),
    .PF2_DPA_CAP_SUB_STATE_CONTROL_EN("TRUE"),
    .PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION0(8'h00),
    .PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION1(8'h00),
    .PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION2(8'h00),
    .PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION3(8'h00),
    .PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION4(8'h00),
    .PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION5(8'h00),
    .PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION6(8'h00),
    .PF2_DPA_CAP_SUB_STATE_POWER_ALLOCATION7(8'h00),
    .PF2_DPA_CAP_VER(4'h1),
    .PF2_DSN_CAP_NEXTPTR(12'h10C),
    .PF2_EXPANSION_ROM_APERTURE_SIZE(5'h03),
    .PF2_EXPANSION_ROM_ENABLE("FALSE"),
    .PF2_INTERRUPT_LINE(8'h00),
    .PF2_INTERRUPT_PIN(3'h1),
    .PF2_MSIX_CAP_NEXTPTR(8'h00),
    .PF2_MSIX_CAP_PBA_BIR(0),
    .PF2_MSIX_CAP_PBA_OFFSET(29'h0000000A),
    .PF2_MSIX_CAP_TABLE_BIR(0),
    .PF2_MSIX_CAP_TABLE_OFFSET(29'h00000008),
    .PF2_MSIX_CAP_TABLE_SIZE(11'h000),
    .PF2_MSI_CAP_MULTIMSGCAP(0),
    .PF2_MSI_CAP_NEXTPTR(8'h00),
    .PF2_MSI_CAP_PERVECMASKCAP("FALSE"),
    .PF2_PB_CAP_DATA_REG_D0(32'h00000000),
    .PF2_PB_CAP_DATA_REG_D0_SUSTAINED(32'h00000000),
    .PF2_PB_CAP_DATA_REG_D1(32'h00000000),
    .PF2_PB_CAP_DATA_REG_D3HOT(32'h00000000),
    .PF2_PB_CAP_NEXTPTR(12'h000),
    .PF2_PB_CAP_SYSTEM_ALLOCATED("FALSE"),
    .PF2_PB_CAP_VER(4'h1),
    .PF2_PM_CAP_ID(8'h01),
    .PF2_PM_CAP_NEXTPTR(8'h00),
    .PF2_PM_CAP_VER_ID(3'h3),
    .PF2_RBAR_CAP_ENABLE("FALSE"),
    .PF2_RBAR_CAP_NEXTPTR(12'h000),
    .PF2_RBAR_CAP_SIZE0(20'h00000),
    .PF2_RBAR_CAP_SIZE1(20'h00000),
    .PF2_RBAR_CAP_SIZE2(20'h00000),
    .PF2_RBAR_CAP_VER(4'h1),
    .PF2_RBAR_CONTROL_INDEX0(3'h0),
    .PF2_RBAR_CONTROL_INDEX1(3'h0),
    .PF2_RBAR_CONTROL_INDEX2(3'h0),
    .PF2_RBAR_CONTROL_SIZE0(5'h00),
    .PF2_RBAR_CONTROL_SIZE1(5'h00),
    .PF2_RBAR_CONTROL_SIZE2(5'h00),
    .PF2_RBAR_NUM(3'h1),
    .PF2_REVISION_ID(8'h00),
    .PF2_SRIOV_BAR0_APERTURE_SIZE(5'h03),
    .PF2_SRIOV_BAR0_CONTROL(3'h4),
    .PF2_SRIOV_BAR1_APERTURE_SIZE(5'h00),
    .PF2_SRIOV_BAR1_CONTROL(3'h0),
    .PF2_SRIOV_BAR2_APERTURE_SIZE(5'h03),
    .PF2_SRIOV_BAR2_CONTROL(3'h4),
    .PF2_SRIOV_BAR3_APERTURE_SIZE(5'h03),
    .PF2_SRIOV_BAR3_CONTROL(3'h0),
    .PF2_SRIOV_BAR4_APERTURE_SIZE(5'h03),
    .PF2_SRIOV_BAR4_CONTROL(3'h4),
    .PF2_SRIOV_BAR5_APERTURE_SIZE(5'h03),
    .PF2_SRIOV_BAR5_CONTROL(3'h0),
    .PF2_SRIOV_CAP_INITIAL_VF(16'h0000),
    .PF2_SRIOV_CAP_NEXTPTR(12'h000),
    .PF2_SRIOV_CAP_TOTAL_VF(16'h0000),
    .PF2_SRIOV_CAP_VER(4'h1),
    .PF2_SRIOV_FIRST_VF_OFFSET(16'h0000),
    .PF2_SRIOV_FUNC_DEP_LINK(16'h0000),
    .PF2_SRIOV_SUPPORTED_PAGE_SIZE(32'h00000000),
    .PF2_SRIOV_VF_DEVICE_ID(16'h0000),
    .PF2_SUBSYSTEM_ID(16'h0000),
    .PF2_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .PF2_TPHR_CAP_ENABLE("FALSE"),
    .PF2_TPHR_CAP_INT_VEC_MODE("TRUE"),
    .PF2_TPHR_CAP_NEXTPTR(12'h000),
    .PF2_TPHR_CAP_ST_MODE_SEL(3'h0),
    .PF2_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .PF2_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .PF2_TPHR_CAP_VER(4'h1),
    .PF3_AER_CAP_ECRC_CHECK_CAPABLE("FALSE"),
    .PF3_AER_CAP_ECRC_GEN_CAPABLE("FALSE"),
    .PF3_AER_CAP_NEXTPTR(12'h000),
    .PF3_ARI_CAP_NEXTPTR(12'h000),
    .PF3_ARI_CAP_NEXT_FUNC(8'h00),
    .PF3_BAR0_APERTURE_SIZE(6'h03),
    .PF3_BAR0_CONTROL(3'h4),
    .PF3_BAR1_APERTURE_SIZE(6'h00),
    .PF3_BAR1_CONTROL(3'h0),
    .PF3_BAR2_APERTURE_SIZE(5'h03),
    .PF3_BAR2_CONTROL(3'h4),
    .PF3_BAR3_APERTURE_SIZE(5'h03),
    .PF3_BAR3_CONTROL(3'h0),
    .PF3_BAR4_APERTURE_SIZE(5'h03),
    .PF3_BAR4_CONTROL(3'h4),
    .PF3_BAR5_APERTURE_SIZE(5'h03),
    .PF3_BAR5_CONTROL(3'h0),
    .PF3_BIST_REGISTER(8'h00),
    .PF3_CAPABILITY_POINTER(8'h50),
    .PF3_CLASS_CODE(24'h000000),
    .PF3_DEVICE_ID(16'h0000),
    .PF3_DEV_CAP_MAX_PAYLOAD_SIZE(3'h3),
    .PF3_DPA_CAP_NEXTPTR(12'h000),
    .PF3_DPA_CAP_SUB_STATE_CONTROL(5'h00),
    .PF3_DPA_CAP_SUB_STATE_CONTROL_EN("TRUE"),
    .PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION0(8'h00),
    .PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION1(8'h00),
    .PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION2(8'h00),
    .PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION3(8'h00),
    .PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION4(8'h00),
    .PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION5(8'h00),
    .PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION6(8'h00),
    .PF3_DPA_CAP_SUB_STATE_POWER_ALLOCATION7(8'h00),
    .PF3_DPA_CAP_VER(4'h1),
    .PF3_DSN_CAP_NEXTPTR(12'h10C),
    .PF3_EXPANSION_ROM_APERTURE_SIZE(5'h03),
    .PF3_EXPANSION_ROM_ENABLE("FALSE"),
    .PF3_INTERRUPT_LINE(8'h00),
    .PF3_INTERRUPT_PIN(3'h1),
    .PF3_MSIX_CAP_NEXTPTR(8'h00),
    .PF3_MSIX_CAP_PBA_BIR(0),
    .PF3_MSIX_CAP_PBA_OFFSET(29'h0000000A),
    .PF3_MSIX_CAP_TABLE_BIR(0),
    .PF3_MSIX_CAP_TABLE_OFFSET(29'h00000008),
    .PF3_MSIX_CAP_TABLE_SIZE(11'h000),
    .PF3_MSI_CAP_MULTIMSGCAP(0),
    .PF3_MSI_CAP_NEXTPTR(8'h00),
    .PF3_MSI_CAP_PERVECMASKCAP("FALSE"),
    .PF3_PB_CAP_DATA_REG_D0(32'h00000000),
    .PF3_PB_CAP_DATA_REG_D0_SUSTAINED(32'h00000000),
    .PF3_PB_CAP_DATA_REG_D1(32'h00000000),
    .PF3_PB_CAP_DATA_REG_D3HOT(32'h00000000),
    .PF3_PB_CAP_NEXTPTR(12'h000),
    .PF3_PB_CAP_SYSTEM_ALLOCATED("FALSE"),
    .PF3_PB_CAP_VER(4'h1),
    .PF3_PM_CAP_ID(8'h01),
    .PF3_PM_CAP_NEXTPTR(8'h00),
    .PF3_PM_CAP_VER_ID(3'h3),
    .PF3_RBAR_CAP_ENABLE("FALSE"),
    .PF3_RBAR_CAP_NEXTPTR(12'h000),
    .PF3_RBAR_CAP_SIZE0(20'h00000),
    .PF3_RBAR_CAP_SIZE1(20'h00000),
    .PF3_RBAR_CAP_SIZE2(20'h00000),
    .PF3_RBAR_CAP_VER(4'h1),
    .PF3_RBAR_CONTROL_INDEX0(3'h0),
    .PF3_RBAR_CONTROL_INDEX1(3'h0),
    .PF3_RBAR_CONTROL_INDEX2(3'h0),
    .PF3_RBAR_CONTROL_SIZE0(5'h00),
    .PF3_RBAR_CONTROL_SIZE1(5'h00),
    .PF3_RBAR_CONTROL_SIZE2(5'h00),
    .PF3_RBAR_NUM(3'h1),
    .PF3_REVISION_ID(8'h00),
    .PF3_SRIOV_BAR0_APERTURE_SIZE(5'h03),
    .PF3_SRIOV_BAR0_CONTROL(3'h4),
    .PF3_SRIOV_BAR1_APERTURE_SIZE(5'h00),
    .PF3_SRIOV_BAR1_CONTROL(3'h0),
    .PF3_SRIOV_BAR2_APERTURE_SIZE(5'h03),
    .PF3_SRIOV_BAR2_CONTROL(3'h4),
    .PF3_SRIOV_BAR3_APERTURE_SIZE(5'h03),
    .PF3_SRIOV_BAR3_CONTROL(3'h0),
    .PF3_SRIOV_BAR4_APERTURE_SIZE(5'h03),
    .PF3_SRIOV_BAR4_CONTROL(3'h4),
    .PF3_SRIOV_BAR5_APERTURE_SIZE(5'h03),
    .PF3_SRIOV_BAR5_CONTROL(3'h0),
    .PF3_SRIOV_CAP_INITIAL_VF(16'h0000),
    .PF3_SRIOV_CAP_NEXTPTR(12'h000),
    .PF3_SRIOV_CAP_TOTAL_VF(16'h0000),
    .PF3_SRIOV_CAP_VER(4'h1),
    .PF3_SRIOV_FIRST_VF_OFFSET(16'h0000),
    .PF3_SRIOV_FUNC_DEP_LINK(16'h0000),
    .PF3_SRIOV_SUPPORTED_PAGE_SIZE(32'h00000000),
    .PF3_SRIOV_VF_DEVICE_ID(16'h0000),
    .PF3_SUBSYSTEM_ID(16'h0000),
    .PF3_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .PF3_TPHR_CAP_ENABLE("FALSE"),
    .PF3_TPHR_CAP_INT_VEC_MODE("TRUE"),
    .PF3_TPHR_CAP_NEXTPTR(12'h000),
    .PF3_TPHR_CAP_ST_MODE_SEL(3'h0),
    .PF3_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .PF3_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .PF3_TPHR_CAP_VER(4'h1),
    .PL_DISABLE_AUTO_EQ_SPEED_CHANGE_TO_GEN3("FALSE"),
    .PL_DISABLE_AUTO_SPEED_CHANGE_TO_GEN2("FALSE"),
    .PL_DISABLE_EI_INFER_IN_L0("FALSE"),
    .PL_DISABLE_GEN3_DC_BALANCE("FALSE"),
    .PL_DISABLE_GEN3_LFSR_UPDATE_ON_SKP("TRUE"),
    .PL_DISABLE_RETRAIN_ON_FRAMING_ERROR("FALSE"),
    .PL_DISABLE_SCRAMBLING("FALSE"),
    .PL_DISABLE_SYNC_HEADER_FRAMING_ERROR("FALSE"),
    .PL_DISABLE_UPCONFIG_CAPABLE("FALSE"),
    .PL_EQ_ADAPT_DISABLE_COEFF_CHECK("FALSE"),
    .PL_EQ_ADAPT_DISABLE_PRESET_CHECK("FALSE"),
    .PL_EQ_ADAPT_ITER_COUNT(5'h02),
    .PL_EQ_ADAPT_REJECT_RETRY_COUNT(2'h1),
    .PL_EQ_BYPASS_PHASE23("FALSE"),
    .PL_EQ_DEFAULT_GEN3_RX_PRESET_HINT(3'h3),
    .PL_EQ_DEFAULT_GEN3_TX_PRESET(4'h4),
    .PL_EQ_PHASE01_RX_ADAPT("FALSE"),
    .PL_EQ_SHORT_ADAPT_PHASE("FALSE"),
    .PL_LANE0_EQ_CONTROL(16'h3400),
    .PL_LANE1_EQ_CONTROL(16'h3400),
    .PL_LANE2_EQ_CONTROL(16'h3400),
    .PL_LANE3_EQ_CONTROL(16'h3400),
    .PL_LANE4_EQ_CONTROL(16'h3400),
    .PL_LANE5_EQ_CONTROL(16'h3400),
    .PL_LANE6_EQ_CONTROL(16'h3400),
    .PL_LANE7_EQ_CONTROL(16'h3400),
    .PL_LINK_CAP_MAX_LINK_SPEED(3'h1),
    .PL_LINK_CAP_MAX_LINK_WIDTH(4'h8),
    .PL_N_FTS_COMCLK_GEN1(255),
    .PL_N_FTS_COMCLK_GEN2(255),
    .PL_N_FTS_COMCLK_GEN3(255),
    .PL_N_FTS_GEN1(255),
    .PL_N_FTS_GEN2(255),
    .PL_N_FTS_GEN3(255),
    .PL_REPORT_ALL_PHY_ERRORS("TRUE"),
    .PL_SIM_FAST_LINK_TRAINING("TRUE"),
    .PL_UPSTREAM_FACING("TRUE"),
    .PM_ASPML0S_TIMEOUT(16'h05DC),
    .PM_ASPML1_ENTRY_DELAY(20'h01D4C),
    .PM_ENABLE_L23_ENTRY("FALSE"),
    .PM_ENABLE_SLOT_POWER_CAPTURE("TRUE"),
    .PM_L1_REENTRY_DELAY(32'h000061A8),
    .PM_PME_SERVICE_TIMEOUT_DELAY(20'h186A0),
    .PM_PME_TURNOFF_ACK_DELAY(16'h0064),
    .SIM_JTAG_IDCODE(32'h00000000),
    .SIM_VERSION("1.0"),
    .SPARE_BIT0(0),
    .SPARE_BIT1(0),
    .SPARE_BIT2(0),
    .SPARE_BIT3(0),
    .SPARE_BIT4(0),
    .SPARE_BIT5(0),
    .SPARE_BIT6(0),
    .SPARE_BIT7(0),
    .SPARE_BIT8(0),
    .SPARE_BYTE0(8'h00),
    .SPARE_BYTE1(8'h00),
    .SPARE_BYTE2(8'h00),
    .SPARE_BYTE3(8'h00),
    .SPARE_WORD0(32'h00000000),
    .SPARE_WORD1(32'h00000000),
    .SPARE_WORD2(32'h00000000),
    .SPARE_WORD3(32'h00000000),
    .SRIOV_CAP_ENABLE("FALSE"),
    .TL_COMPLETION_RAM_SIZE_16K("TRUE"),
    .TL_COMPL_TIMEOUT_REG0(24'hBEBC20),
    .TL_COMPL_TIMEOUT_REG1(28'h2FAF080),
    .TL_CREDITS_CD(12'h000),
    .TL_CREDITS_CH(8'h00),
    .TL_CREDITS_NPD(12'h028),
    .TL_CREDITS_NPH(8'h20),
    .TL_CREDITS_PD(12'h198),
    .TL_CREDITS_PH(8'h20),
    .TL_ENABLE_MESSAGE_RID_CHECK_ENABLE("TRUE"),
    .TL_EXTENDED_CFG_EXTEND_INTERFACE_ENABLE("FALSE"),
    .TL_LEGACY_CFG_EXTEND_INTERFACE_ENABLE("FALSE"),
    .TL_LEGACY_MODE_ENABLE("FALSE"),
    .TL_PF_ENABLE_REG(2'h0),
    .TL_TX_MUX_STRICT_PRIORITY("TRUE"),
    .TWO_LAYER_MODE_DLCMSM_ENABLE("TRUE"),
    .TWO_LAYER_MODE_ENABLE("FALSE"),
    .TWO_LAYER_MODE_WIDTH_256("TRUE"),
    .VF0_ARI_CAP_NEXTPTR(12'h000),
    .VF0_CAPABILITY_POINTER(8'h80),
    .VF0_MSIX_CAP_PBA_BIR(0),
    .VF0_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF0_MSIX_CAP_TABLE_BIR(0),
    .VF0_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF0_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF0_MSI_CAP_MULTIMSGCAP(0),
    .VF0_PM_CAP_ID(8'h01),
    .VF0_PM_CAP_NEXTPTR(8'h00),
    .VF0_PM_CAP_VER_ID(3'h3),
    .VF0_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF0_TPHR_CAP_ENABLE("FALSE"),
    .VF0_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF0_TPHR_CAP_NEXTPTR(12'h000),
    .VF0_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF0_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF0_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF0_TPHR_CAP_VER(4'h1),
    .VF1_ARI_CAP_NEXTPTR(12'h000),
    .VF1_MSIX_CAP_PBA_BIR(0),
    .VF1_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF1_MSIX_CAP_TABLE_BIR(0),
    .VF1_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF1_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF1_MSI_CAP_MULTIMSGCAP(0),
    .VF1_PM_CAP_ID(8'h01),
    .VF1_PM_CAP_NEXTPTR(8'h00),
    .VF1_PM_CAP_VER_ID(3'h3),
    .VF1_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF1_TPHR_CAP_ENABLE("FALSE"),
    .VF1_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF1_TPHR_CAP_NEXTPTR(12'h000),
    .VF1_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF1_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF1_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF1_TPHR_CAP_VER(4'h1),
    .VF2_ARI_CAP_NEXTPTR(12'h000),
    .VF2_MSIX_CAP_PBA_BIR(0),
    .VF2_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF2_MSIX_CAP_TABLE_BIR(0),
    .VF2_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF2_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF2_MSI_CAP_MULTIMSGCAP(0),
    .VF2_PM_CAP_ID(8'h01),
    .VF2_PM_CAP_NEXTPTR(8'h00),
    .VF2_PM_CAP_VER_ID(3'h3),
    .VF2_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF2_TPHR_CAP_ENABLE("FALSE"),
    .VF2_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF2_TPHR_CAP_NEXTPTR(12'h000),
    .VF2_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF2_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF2_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF2_TPHR_CAP_VER(4'h1),
    .VF3_ARI_CAP_NEXTPTR(12'h000),
    .VF3_MSIX_CAP_PBA_BIR(0),
    .VF3_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF3_MSIX_CAP_TABLE_BIR(0),
    .VF3_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF3_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF3_MSI_CAP_MULTIMSGCAP(0),
    .VF3_PM_CAP_ID(8'h01),
    .VF3_PM_CAP_NEXTPTR(8'h00),
    .VF3_PM_CAP_VER_ID(3'h3),
    .VF3_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF3_TPHR_CAP_ENABLE("FALSE"),
    .VF3_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF3_TPHR_CAP_NEXTPTR(12'h000),
    .VF3_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF3_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF3_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF3_TPHR_CAP_VER(4'h1),
    .VF4_ARI_CAP_NEXTPTR(12'h000),
    .VF4_MSIX_CAP_PBA_BIR(0),
    .VF4_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF4_MSIX_CAP_TABLE_BIR(0),
    .VF4_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF4_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF4_MSI_CAP_MULTIMSGCAP(0),
    .VF4_PM_CAP_ID(8'h01),
    .VF4_PM_CAP_NEXTPTR(8'h00),
    .VF4_PM_CAP_VER_ID(3'h3),
    .VF4_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF4_TPHR_CAP_ENABLE("FALSE"),
    .VF4_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF4_TPHR_CAP_NEXTPTR(12'h000),
    .VF4_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF4_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF4_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF4_TPHR_CAP_VER(4'h1),
    .VF5_ARI_CAP_NEXTPTR(12'h000),
    .VF5_MSIX_CAP_PBA_BIR(0),
    .VF5_MSIX_CAP_PBA_OFFSET(29'h00000000),
    .VF5_MSIX_CAP_TABLE_BIR(0),
    .VF5_MSIX_CAP_TABLE_OFFSET(29'h00000000),
    .VF5_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF5_MSI_CAP_MULTIMSGCAP(0),
    .VF5_PM_CAP_ID(8'h01),
    .VF5_PM_CAP_NEXTPTR(8'h00),
    .VF5_PM_CAP_VER_ID(3'h3),
    .VF5_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF5_TPHR_CAP_ENABLE("FALSE"),
    .VF5_TPHR_CAP_INT_VEC_MODE("FALSE"),
    .VF5_TPHR_CAP_NEXTPTR(12'h000),
    .VF5_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF5_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF5_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF5_TPHR_CAP_VER(4'h1),
    .VF6_ARI_CAP_NEXTPTR(12'h000),
    .VF6_MSIX_CAP_PBA_BIR(0),
    .VF6_MSIX_CAP_PBA_OFFSET(29'h0000000A),
    .VF6_MSIX_CAP_TABLE_BIR(0),
    .VF6_MSIX_CAP_TABLE_OFFSET(29'h00000008),
    .VF6_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF6_MSI_CAP_MULTIMSGCAP(0),
    .VF6_PM_CAP_ID(8'h01),
    .VF6_PM_CAP_NEXTPTR(8'h00),
    .VF6_PM_CAP_VER_ID(3'h3),
    .VF6_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF6_TPHR_CAP_ENABLE("FALSE"),
    .VF6_TPHR_CAP_INT_VEC_MODE("TRUE"),
    .VF6_TPHR_CAP_NEXTPTR(12'h000),
    .VF6_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF6_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF6_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF6_TPHR_CAP_VER(4'h1),
    .VF7_ARI_CAP_NEXTPTR(12'h000),
    .VF7_MSIX_CAP_PBA_BIR(0),
    .VF7_MSIX_CAP_PBA_OFFSET(29'h0000000A),
    .VF7_MSIX_CAP_TABLE_BIR(0),
    .VF7_MSIX_CAP_TABLE_OFFSET(29'h00000008),
    .VF7_MSIX_CAP_TABLE_SIZE(11'h000),
    .VF7_MSI_CAP_MULTIMSGCAP(0),
    .VF7_PM_CAP_ID(8'h01),
    .VF7_PM_CAP_NEXTPTR(8'h00),
    .VF7_PM_CAP_VER_ID(3'h3),
    .VF7_TPHR_CAP_DEV_SPECIFIC_MODE("TRUE"),
    .VF7_TPHR_CAP_ENABLE("FALSE"),
    .VF7_TPHR_CAP_INT_VEC_MODE("TRUE"),
    .VF7_TPHR_CAP_NEXTPTR(12'h000),
    .VF7_TPHR_CAP_ST_MODE_SEL(3'h0),
    .VF7_TPHR_CAP_ST_TABLE_LOC(2'h0),
    .VF7_TPHR_CAP_ST_TABLE_SIZE(11'h000),
    .VF7_TPHR_CAP_VER(4'h1)) 
    PCIE_3_1_inst
       (.CFGCONFIGSPACEENABLE(cfg_config_space_enable),
        .CFGCURRENTSPEED(cfg_current_speed),
        .CFGDEVID({1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0}),
        .CFGDPASUBSTATECHANGE(cfg_dpa_substate_change),
        .CFGDSBUSNUMBER(cfg_ds_bus_number),
        .CFGDSDEVICENUMBER(cfg_ds_device_number),
        .CFGDSFUNCTIONNUMBER(cfg_ds_function_number),
        .CFGDSN(cfg_dsn),
        .CFGDSPORTNUMBER(cfg_ds_port_number),
        .CFGERRCORIN(cfg_err_cor_in),
        .CFGERRCOROUT(cfg_err_cor_out),
        .CFGERRFATALOUT(cfg_err_fatal_out),
        .CFGERRNONFATALOUT(cfg_err_nonfatal_out),
        .CFGERRUNCORIN(cfg_err_uncor_in),
        .CFGEXTFUNCTIONNUMBER({PCIE_3_1_inst_n_2542,PCIE_3_1_inst_n_2543,PCIE_3_1_inst_n_2544,PCIE_3_1_inst_n_2545,PCIE_3_1_inst_n_2546,PCIE_3_1_inst_n_2547,PCIE_3_1_inst_n_2548,PCIE_3_1_inst_n_2549}),
        .CFGEXTREADDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CFGEXTREADDATAVALID(CFGEXTREADDATAVALID),
        .CFGEXTREADRECEIVED(CFGEXTREADRECEIVED),
        .CFGEXTREGISTERNUMBER({PCIE_3_1_inst_n_2792,PCIE_3_1_inst_n_2793,PCIE_3_1_inst_n_2794,PCIE_3_1_inst_n_2795,PCIE_3_1_inst_n_2796,PCIE_3_1_inst_n_2797,PCIE_3_1_inst_n_2798,PCIE_3_1_inst_n_2799,PCIE_3_1_inst_n_2800,PCIE_3_1_inst_n_2801}),
        .CFGEXTWRITEBYTEENABLE({PCIE_3_1_inst_n_2051,PCIE_3_1_inst_n_2052,PCIE_3_1_inst_n_2053,PCIE_3_1_inst_n_2054}),
        .CFGEXTWRITEDATA({PCIE_3_1_inst_n_1567,PCIE_3_1_inst_n_1568,PCIE_3_1_inst_n_1569,PCIE_3_1_inst_n_1570,PCIE_3_1_inst_n_1571,PCIE_3_1_inst_n_1572,PCIE_3_1_inst_n_1573,PCIE_3_1_inst_n_1574,PCIE_3_1_inst_n_1575,PCIE_3_1_inst_n_1576,PCIE_3_1_inst_n_1577,PCIE_3_1_inst_n_1578,PCIE_3_1_inst_n_1579,PCIE_3_1_inst_n_1580,PCIE_3_1_inst_n_1581,PCIE_3_1_inst_n_1582,PCIE_3_1_inst_n_1583,PCIE_3_1_inst_n_1584,PCIE_3_1_inst_n_1585,PCIE_3_1_inst_n_1586,PCIE_3_1_inst_n_1587,PCIE_3_1_inst_n_1588,PCIE_3_1_inst_n_1589,PCIE_3_1_inst_n_1590,PCIE_3_1_inst_n_1591,PCIE_3_1_inst_n_1592,PCIE_3_1_inst_n_1593,PCIE_3_1_inst_n_1594,PCIE_3_1_inst_n_1595,PCIE_3_1_inst_n_1596,PCIE_3_1_inst_n_1597,PCIE_3_1_inst_n_1598}),
        .CFGEXTWRITERECEIVED(PCIE_3_1_inst_n_4),
        .CFGFCCPLD(cfg_fc_cpld),
        .CFGFCCPLH(cfg_fc_cplh),
        .CFGFCNPD(cfg_fc_npd),
        .CFGFCNPH(cfg_fc_nph),
        .CFGFCPD(cfg_fc_pd),
        .CFGFCPH(cfg_fc_ph),
        .CFGFCSEL(cfg_fc_sel),
        .CFGFLRDONE(cfg_flr_done),
        .CFGFLRINPROCESS(cfg_flr_in_process),
        .CFGFUNCTIONPOWERSTATE(cfg_function_power_state),
        .CFGFUNCTIONSTATUS(cfg_function_status),
        .CFGHOTRESETIN(cfg_hot_reset_in),
        .CFGHOTRESETOUT(cfg_hot_reset_out),
        .CFGINTERRUPTINT(cfg_interrupt_int),
        .CFGINTERRUPTMSIATTR(cfg_interrupt_msi_attr),
        .CFGINTERRUPTMSIDATA(cfg_interrupt_msi_data),
        .CFGINTERRUPTMSIENABLE(cfg_interrupt_msi_enable),
        .CFGINTERRUPTMSIFAIL(cfg_interrupt_msi_fail),
        .CFGINTERRUPTMSIFUNCTIONNUMBER(cfg_interrupt_msi_function_number),
        .CFGINTERRUPTMSIINT(cfg_interrupt_msi_int),
        .CFGINTERRUPTMSIMASKUPDATE(cfg_interrupt_msi_mask_update),
        .CFGINTERRUPTMSIMMENABLE(cfg_interrupt_msi_mmenable),
        .CFGINTERRUPTMSIPENDINGSTATUS(cfg_interrupt_msi_pending_status),
        .CFGINTERRUPTMSIPENDINGSTATUSDATAENABLE(cfg_interrupt_msi_pending_status_data_enable),
        .CFGINTERRUPTMSIPENDINGSTATUSFUNCTIONNUM(cfg_interrupt_msi_pending_status_function_num),
        .CFGINTERRUPTMSISELECT(cfg_interrupt_msi_select),
        .CFGINTERRUPTMSISENT(cfg_interrupt_msi_sent),
        .CFGINTERRUPTMSITPHPRESENT(cfg_interrupt_msi_tph_present),
        .CFGINTERRUPTMSITPHSTTAG(cfg_interrupt_msi_tph_st_tag),
        .CFGINTERRUPTMSITPHTYPE(cfg_interrupt_msi_tph_type),
        .CFGINTERRUPTMSIVFENABLE(cfg_interrupt_msi_vf_enable),
        .CFGINTERRUPTMSIXADDRESS({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CFGINTERRUPTMSIXDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CFGINTERRUPTMSIXENABLE({PCIE_3_1_inst_n_2063,PCIE_3_1_inst_n_2064,PCIE_3_1_inst_n_2065,PCIE_3_1_inst_n_2066}),
        .CFGINTERRUPTMSIXFAIL(PCIE_3_1_inst_n_9),
        .CFGINTERRUPTMSIXINT(1'b0),
        .CFGINTERRUPTMSIXMASK({PCIE_3_1_inst_n_2067,PCIE_3_1_inst_n_2068,PCIE_3_1_inst_n_2069,PCIE_3_1_inst_n_2070}),
        .CFGINTERRUPTMSIXSENT(PCIE_3_1_inst_n_10),
        .CFGINTERRUPTMSIXVFENABLE({PCIE_3_1_inst_n_2582,PCIE_3_1_inst_n_2583,PCIE_3_1_inst_n_2584,PCIE_3_1_inst_n_2585,PCIE_3_1_inst_n_2586,PCIE_3_1_inst_n_2587,PCIE_3_1_inst_n_2588,PCIE_3_1_inst_n_2589}),
        .CFGINTERRUPTMSIXVFMASK({PCIE_3_1_inst_n_2590,PCIE_3_1_inst_n_2591,PCIE_3_1_inst_n_2592,PCIE_3_1_inst_n_2593,PCIE_3_1_inst_n_2594,PCIE_3_1_inst_n_2595,PCIE_3_1_inst_n_2596,PCIE_3_1_inst_n_2597}),
        .CFGINTERRUPTPENDING(cfg_interrupt_pending),
        .CFGINTERRUPTSENT(cfg_interrupt_sent),
        .CFGLINKPOWERSTATE(cfg_link_power_state),
        .CFGLINKTRAININGENABLE(cfg_link_training_enable),
        .CFGLOCALERROR(cfg_local_error),
        .CFGLTRENABLE(cfg_ltr_enable),
        .CFGLTSSMSTATE(cfg_ltssm_state),
        .CFGMAXPAYLOAD(cfg_max_payload),
        .CFGMAXREADREQ(cfg_max_read_req),
        .CFGMGMTADDR(cfg_mgmt_addr),
        .CFGMGMTBYTEENABLE(cfg_mgmt_byte_enable),
        .CFGMGMTREAD(cfg_mgmt_read),
        .CFGMGMTREADDATA(cfg_mgmt_read_data),
        .CFGMGMTREADWRITEDONE(cfg_mgmt_read_write_done),
        .CFGMGMTTYPE1CFGREGACCESS(cfg_mgmt_type1_cfg_reg_access),
        .CFGMGMTWRITE(cfg_mgmt_write),
        .CFGMGMTWRITEDATA(cfg_mgmt_write_data),
        .CFGMSGRECEIVED(cfg_msg_received),
        .CFGMSGRECEIVEDDATA(cfg_msg_received_data),
        .CFGMSGRECEIVEDTYPE(cfg_msg_received_type),
        .CFGMSGTRANSMIT(cfg_msg_transmit),
        .CFGMSGTRANSMITDATA(cfg_msg_transmit_data),
        .CFGMSGTRANSMITDONE(cfg_msg_transmit_done),
        .CFGMSGTRANSMITTYPE(cfg_msg_transmit_type),
        .CFGNEGOTIATEDWIDTH(cfg_negotiated_width),
        .CFGOBFFENABLE(cfg_obff_enable),
        .CFGPERFUNCSTATUSCONTROL(cfg_per_func_status_control),
        .CFGPERFUNCSTATUSDATA(cfg_per_func_status_data),
        .CFGPERFUNCTIONNUMBER(cfg_per_function_number),
        .CFGPERFUNCTIONOUTPUTREQUEST(cfg_per_function_output_request),
        .CFGPERFUNCTIONUPDATEDONE(cfg_per_function_update_done),
        .CFGPHYLINKDOWN(cfg_phy_link_down),
        .CFGPHYLINKSTATUS(cfg_phy_link_status),
        .CFGPLSTATUSCHANGE(cfg_pl_status_change),
        .CFGPOWERSTATECHANGEACK(cfg_power_state_change_ack),
        .CFGPOWERSTATECHANGEINTERRUPT(cfg_power_state_change_interrupt),
        .CFGRCBSTATUS(cfg_rcb_status),
        .CFGREQPMTRANSITIONL23READY(cfg_req_pm_transition_l23_ready),
        .CFGREVID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CFGSUBSYSID({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1}),
        .CFGSUBSYSVENDID(cfg_subsys_vend_id),
        .CFGTPHFUNCTIONNUM(ADDRARDADDR[8:5]),
        .CFGTPHREQUESTERENABLE(cfg_tph_requester_enable),
        .CFGTPHSTMODE(cfg_tph_st_mode),
        .CFGTPHSTTADDRESS(ADDRARDADDR[4:0]),
        .CFGTPHSTTREADDATA(CFGTPHSTTREADDATA),
        .CFGTPHSTTREADDATAVALID(CFGTPHSTTREADDATAVALID),
        .CFGTPHSTTREADENABLE(CFGTPHSTTREADENABLE),
        .CFGTPHSTTWRITEBYTEVALID(CFGTPHSTTWRITEBYTEVALID),
        .CFGTPHSTTWRITEDATA(CFGTPHSTTWRITEDATA),
        .CFGTPHSTTWRITEENABLE(CFGTPHSTTWRITEENABLE),
        .CFGVENDID({1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b1,1'b0}),
        .CFGVFFLRDONE(cfg_vf_flr_done),
        .CFGVFFLRINPROCESS(cfg_vf_flr_in_process),
        .CFGVFPOWERSTATE(cfg_vf_power_state),
        .CFGVFSTATUS(cfg_vf_status),
        .CFGVFTPHREQUESTERENABLE(cfg_vf_tph_requester_enable),
        .CFGVFTPHSTMODE(cfg_vf_tph_st_mode),
        .CONFMCAPDESIGNSWITCH(PCIE_3_1_inst_n_23),
        .CONFMCAPEOS(PCIE_3_1_inst_n_24),
        .CONFMCAPINUSEBYPCIE(PCIE_3_1_inst_n_25),
        .CONFMCAPREQUESTBYCONF(1'b0),
        .CONFREQDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CONFREQREADY(PCIE_3_1_inst_n_26),
        .CONFREQREGNUM({1'b0,1'b0,1'b0,1'b0}),
        .CONFREQTYPE({1'b0,1'b0}),
        .CONFREQVALID(1'b0),
        .CONFRESPRDATA({PCIE_3_1_inst_n_1695,PCIE_3_1_inst_n_1696,PCIE_3_1_inst_n_1697,PCIE_3_1_inst_n_1698,PCIE_3_1_inst_n_1699,PCIE_3_1_inst_n_1700,PCIE_3_1_inst_n_1701,PCIE_3_1_inst_n_1702,PCIE_3_1_inst_n_1703,PCIE_3_1_inst_n_1704,PCIE_3_1_inst_n_1705,PCIE_3_1_inst_n_1706,PCIE_3_1_inst_n_1707,PCIE_3_1_inst_n_1708,PCIE_3_1_inst_n_1709,PCIE_3_1_inst_n_1710,PCIE_3_1_inst_n_1711,PCIE_3_1_inst_n_1712,PCIE_3_1_inst_n_1713,PCIE_3_1_inst_n_1714,PCIE_3_1_inst_n_1715,PCIE_3_1_inst_n_1716,PCIE_3_1_inst_n_1717,PCIE_3_1_inst_n_1718,PCIE_3_1_inst_n_1719,PCIE_3_1_inst_n_1720,PCIE_3_1_inst_n_1721,PCIE_3_1_inst_n_1722,PCIE_3_1_inst_n_1723,PCIE_3_1_inst_n_1724,PCIE_3_1_inst_n_1725,PCIE_3_1_inst_n_1726}),
        .CONFRESPVALID(PCIE_3_1_inst_n_27),
        .CORECLK(CORECLKMIREQUESTRAM),
        .CORECLKMICOMPLETIONRAML(CORECLKMIREQUESTRAM),
        .CORECLKMICOMPLETIONRAMU(CORECLKMIREQUESTRAM),
        .CORECLKMIREPLAYRAM(CORECLKMIREQUESTRAM),
        .CORECLKMIREQUESTRAM(CORECLKMIREQUESTRAM),
        .DBGCFGLOCALMGMTREGOVERRIDE(1'b0),
        .DBGDATAOUT({PCIE_3_1_inst_n_530,PCIE_3_1_inst_n_531,PCIE_3_1_inst_n_532,PCIE_3_1_inst_n_533,PCIE_3_1_inst_n_534,PCIE_3_1_inst_n_535,PCIE_3_1_inst_n_536,PCIE_3_1_inst_n_537,PCIE_3_1_inst_n_538,PCIE_3_1_inst_n_539,PCIE_3_1_inst_n_540,PCIE_3_1_inst_n_541,PCIE_3_1_inst_n_542,PCIE_3_1_inst_n_543,PCIE_3_1_inst_n_544,PCIE_3_1_inst_n_545}),
        .DBGDATASEL({1'b0,1'b0,1'b0,1'b0}),
        .DBGMCAPCSB(PCIE_3_1_inst_n_28),
        .DBGMCAPDATA({PCIE_3_1_inst_n_1727,PCIE_3_1_inst_n_1728,PCIE_3_1_inst_n_1729,PCIE_3_1_inst_n_1730,PCIE_3_1_inst_n_1731,PCIE_3_1_inst_n_1732,PCIE_3_1_inst_n_1733,PCIE_3_1_inst_n_1734,PCIE_3_1_inst_n_1735,PCIE_3_1_inst_n_1736,PCIE_3_1_inst_n_1737,PCIE_3_1_inst_n_1738,PCIE_3_1_inst_n_1739,PCIE_3_1_inst_n_1740,PCIE_3_1_inst_n_1741,PCIE_3_1_inst_n_1742,PCIE_3_1_inst_n_1743,PCIE_3_1_inst_n_1744,PCIE_3_1_inst_n_1745,PCIE_3_1_inst_n_1746,PCIE_3_1_inst_n_1747,PCIE_3_1_inst_n_1748,PCIE_3_1_inst_n_1749,PCIE_3_1_inst_n_1750,PCIE_3_1_inst_n_1751,PCIE_3_1_inst_n_1752,PCIE_3_1_inst_n_1753,PCIE_3_1_inst_n_1754,PCIE_3_1_inst_n_1755,PCIE_3_1_inst_n_1756,PCIE_3_1_inst_n_1757,PCIE_3_1_inst_n_1758}),
        .DBGMCAPEOS(PCIE_3_1_inst_n_29),
        .DBGMCAPERROR(PCIE_3_1_inst_n_30),
        .DBGMCAPMODE(PCIE_3_1_inst_n_31),
        .DBGMCAPRDATAVALID(PCIE_3_1_inst_n_32),
        .DBGMCAPRDWRB(PCIE_3_1_inst_n_33),
        .DBGMCAPRESET(PCIE_3_1_inst_n_34),
        .DBGPLDATABLOCKRECEIVEDAFTEREDS(PCIE_3_1_inst_n_35),
        .DBGPLGEN3FRAMINGERRORDETECTED(PCIE_3_1_inst_n_36),
        .DBGPLGEN3SYNCHEADERERRORDETECTED(PCIE_3_1_inst_n_37),
        .DBGPLINFERREDRXELECTRICALIDLE({PCIE_3_1_inst_n_2622,PCIE_3_1_inst_n_2623,PCIE_3_1_inst_n_2624,PCIE_3_1_inst_n_2625,PCIE_3_1_inst_n_2626,PCIE_3_1_inst_n_2627,PCIE_3_1_inst_n_2628,PCIE_3_1_inst_n_2629}),
        .DRPADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPCLK(1'b1),
        .DRPDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DRPDO({PCIE_3_1_inst_n_546,PCIE_3_1_inst_n_547,PCIE_3_1_inst_n_548,PCIE_3_1_inst_n_549,PCIE_3_1_inst_n_550,PCIE_3_1_inst_n_551,PCIE_3_1_inst_n_552,PCIE_3_1_inst_n_553,PCIE_3_1_inst_n_554,PCIE_3_1_inst_n_555,PCIE_3_1_inst_n_556,PCIE_3_1_inst_n_557,PCIE_3_1_inst_n_558,PCIE_3_1_inst_n_559,PCIE_3_1_inst_n_560,PCIE_3_1_inst_n_561}),
        .DRPEN(1'b0),
        .DRPRDY(PCIE_3_1_inst_n_38),
        .DRPWE(1'b0),
        .LL2LMMASTERTLPSENT0(PCIE_3_1_inst_n_39),
        .LL2LMMASTERTLPSENT1(PCIE_3_1_inst_n_40),
        .LL2LMMASTERTLPSENTTLPID0({PCIE_3_1_inst_n_2091,PCIE_3_1_inst_n_2092,PCIE_3_1_inst_n_2093,PCIE_3_1_inst_n_2094}),
        .LL2LMMASTERTLPSENTTLPID1({PCIE_3_1_inst_n_2095,PCIE_3_1_inst_n_2096,PCIE_3_1_inst_n_2097,PCIE_3_1_inst_n_2098}),
        .LL2LMMAXISRXTDATA({PCIE_3_1_inst_n_742,PCIE_3_1_inst_n_743,PCIE_3_1_inst_n_744,PCIE_3_1_inst_n_745,PCIE_3_1_inst_n_746,PCIE_3_1_inst_n_747,PCIE_3_1_inst_n_748,PCIE_3_1_inst_n_749,PCIE_3_1_inst_n_750,PCIE_3_1_inst_n_751,PCIE_3_1_inst_n_752,PCIE_3_1_inst_n_753,PCIE_3_1_inst_n_754,PCIE_3_1_inst_n_755,PCIE_3_1_inst_n_756,PCIE_3_1_inst_n_757,PCIE_3_1_inst_n_758,PCIE_3_1_inst_n_759,PCIE_3_1_inst_n_760,PCIE_3_1_inst_n_761,PCIE_3_1_inst_n_762,PCIE_3_1_inst_n_763,PCIE_3_1_inst_n_764,PCIE_3_1_inst_n_765,PCIE_3_1_inst_n_766,PCIE_3_1_inst_n_767,PCIE_3_1_inst_n_768,PCIE_3_1_inst_n_769,PCIE_3_1_inst_n_770,PCIE_3_1_inst_n_771,PCIE_3_1_inst_n_772,PCIE_3_1_inst_n_773,PCIE_3_1_inst_n_774,PCIE_3_1_inst_n_775,PCIE_3_1_inst_n_776,PCIE_3_1_inst_n_777,PCIE_3_1_inst_n_778,PCIE_3_1_inst_n_779,PCIE_3_1_inst_n_780,PCIE_3_1_inst_n_781,PCIE_3_1_inst_n_782,PCIE_3_1_inst_n_783,PCIE_3_1_inst_n_784,PCIE_3_1_inst_n_785,PCIE_3_1_inst_n_786,PCIE_3_1_inst_n_787,PCIE_3_1_inst_n_788,PCIE_3_1_inst_n_789,PCIE_3_1_inst_n_790,PCIE_3_1_inst_n_791,PCIE_3_1_inst_n_792,PCIE_3_1_inst_n_793,PCIE_3_1_inst_n_794,PCIE_3_1_inst_n_795,PCIE_3_1_inst_n_796,PCIE_3_1_inst_n_797,PCIE_3_1_inst_n_798,PCIE_3_1_inst_n_799,PCIE_3_1_inst_n_800,PCIE_3_1_inst_n_801,PCIE_3_1_inst_n_802,PCIE_3_1_inst_n_803,PCIE_3_1_inst_n_804,PCIE_3_1_inst_n_805,PCIE_3_1_inst_n_806,PCIE_3_1_inst_n_807,PCIE_3_1_inst_n_808,PCIE_3_1_inst_n_809,PCIE_3_1_inst_n_810,PCIE_3_1_inst_n_811,PCIE_3_1_inst_n_812,PCIE_3_1_inst_n_813,PCIE_3_1_inst_n_814,PCIE_3_1_inst_n_815,PCIE_3_1_inst_n_816,PCIE_3_1_inst_n_817,PCIE_3_1_inst_n_818,PCIE_3_1_inst_n_819,PCIE_3_1_inst_n_820,PCIE_3_1_inst_n_821,PCIE_3_1_inst_n_822,PCIE_3_1_inst_n_823,PCIE_3_1_inst_n_824,PCIE_3_1_inst_n_825,PCIE_3_1_inst_n_826,PCIE_3_1_inst_n_827,PCIE_3_1_inst_n_828,PCIE_3_1_inst_n_829,PCIE_3_1_inst_n_830,PCIE_3_1_inst_n_831,PCIE_3_1_inst_n_832,PCIE_3_1_inst_n_833,PCIE_3_1_inst_n_834,PCIE_3_1_inst_n_835,PCIE_3_1_inst_n_836,PCIE_3_1_inst_n_837,PCIE_3_1_inst_n_838,PCIE_3_1_inst_n_839,PCIE_3_1_inst_n_840,PCIE_3_1_inst_n_841,PCIE_3_1_inst_n_842,PCIE_3_1_inst_n_843,PCIE_3_1_inst_n_844,PCIE_3_1_inst_n_845,PCIE_3_1_inst_n_846,PCIE_3_1_inst_n_847,PCIE_3_1_inst_n_848,PCIE_3_1_inst_n_849,PCIE_3_1_inst_n_850,PCIE_3_1_inst_n_851,PCIE_3_1_inst_n_852,PCIE_3_1_inst_n_853,PCIE_3_1_inst_n_854,PCIE_3_1_inst_n_855,PCIE_3_1_inst_n_856,PCIE_3_1_inst_n_857,PCIE_3_1_inst_n_858,PCIE_3_1_inst_n_859,PCIE_3_1_inst_n_860,PCIE_3_1_inst_n_861,PCIE_3_1_inst_n_862,PCIE_3_1_inst_n_863,PCIE_3_1_inst_n_864,PCIE_3_1_inst_n_865,PCIE_3_1_inst_n_866,PCIE_3_1_inst_n_867,PCIE_3_1_inst_n_868,PCIE_3_1_inst_n_869,PCIE_3_1_inst_n_870,PCIE_3_1_inst_n_871,PCIE_3_1_inst_n_872,PCIE_3_1_inst_n_873,PCIE_3_1_inst_n_874,PCIE_3_1_inst_n_875,PCIE_3_1_inst_n_876,PCIE_3_1_inst_n_877,PCIE_3_1_inst_n_878,PCIE_3_1_inst_n_879,PCIE_3_1_inst_n_880,PCIE_3_1_inst_n_881,PCIE_3_1_inst_n_882,PCIE_3_1_inst_n_883,PCIE_3_1_inst_n_884,PCIE_3_1_inst_n_885,PCIE_3_1_inst_n_886,PCIE_3_1_inst_n_887,PCIE_3_1_inst_n_888,PCIE_3_1_inst_n_889,PCIE_3_1_inst_n_890,PCIE_3_1_inst_n_891,PCIE_3_1_inst_n_892,PCIE_3_1_inst_n_893,PCIE_3_1_inst_n_894,PCIE_3_1_inst_n_895,PCIE_3_1_inst_n_896,PCIE_3_1_inst_n_897,PCIE_3_1_inst_n_898,PCIE_3_1_inst_n_899,PCIE_3_1_inst_n_900,PCIE_3_1_inst_n_901,PCIE_3_1_inst_n_902,PCIE_3_1_inst_n_903,PCIE_3_1_inst_n_904,PCIE_3_1_inst_n_905,PCIE_3_1_inst_n_906,PCIE_3_1_inst_n_907,PCIE_3_1_inst_n_908,PCIE_3_1_inst_n_909,PCIE_3_1_inst_n_910,PCIE_3_1_inst_n_911,PCIE_3_1_inst_n_912,PCIE_3_1_inst_n_913,PCIE_3_1_inst_n_914,PCIE_3_1_inst_n_915,PCIE_3_1_inst_n_916,PCIE_3_1_inst_n_917,PCIE_3_1_inst_n_918,PCIE_3_1_inst_n_919,PCIE_3_1_inst_n_920,PCIE_3_1_inst_n_921,PCIE_3_1_inst_n_922,PCIE_3_1_inst_n_923,PCIE_3_1_inst_n_924,PCIE_3_1_inst_n_925,PCIE_3_1_inst_n_926,PCIE_3_1_inst_n_927,PCIE_3_1_inst_n_928,PCIE_3_1_inst_n_929,PCIE_3_1_inst_n_930,PCIE_3_1_inst_n_931,PCIE_3_1_inst_n_932,PCIE_3_1_inst_n_933,PCIE_3_1_inst_n_934,PCIE_3_1_inst_n_935,PCIE_3_1_inst_n_936,PCIE_3_1_inst_n_937,PCIE_3_1_inst_n_938,PCIE_3_1_inst_n_939,PCIE_3_1_inst_n_940,PCIE_3_1_inst_n_941,PCIE_3_1_inst_n_942,PCIE_3_1_inst_n_943,PCIE_3_1_inst_n_944,PCIE_3_1_inst_n_945,PCIE_3_1_inst_n_946,PCIE_3_1_inst_n_947,PCIE_3_1_inst_n_948,PCIE_3_1_inst_n_949,PCIE_3_1_inst_n_950,PCIE_3_1_inst_n_951,PCIE_3_1_inst_n_952,PCIE_3_1_inst_n_953,PCIE_3_1_inst_n_954,PCIE_3_1_inst_n_955,PCIE_3_1_inst_n_956,PCIE_3_1_inst_n_957,PCIE_3_1_inst_n_958,PCIE_3_1_inst_n_959,PCIE_3_1_inst_n_960,PCIE_3_1_inst_n_961,PCIE_3_1_inst_n_962,PCIE_3_1_inst_n_963,PCIE_3_1_inst_n_964,PCIE_3_1_inst_n_965,PCIE_3_1_inst_n_966,PCIE_3_1_inst_n_967,PCIE_3_1_inst_n_968,PCIE_3_1_inst_n_969,PCIE_3_1_inst_n_970,PCIE_3_1_inst_n_971,PCIE_3_1_inst_n_972,PCIE_3_1_inst_n_973,PCIE_3_1_inst_n_974,PCIE_3_1_inst_n_975,PCIE_3_1_inst_n_976,PCIE_3_1_inst_n_977,PCIE_3_1_inst_n_978,PCIE_3_1_inst_n_979,PCIE_3_1_inst_n_980,PCIE_3_1_inst_n_981,PCIE_3_1_inst_n_982,PCIE_3_1_inst_n_983,PCIE_3_1_inst_n_984,PCIE_3_1_inst_n_985,PCIE_3_1_inst_n_986,PCIE_3_1_inst_n_987,PCIE_3_1_inst_n_988,PCIE_3_1_inst_n_989,PCIE_3_1_inst_n_990,PCIE_3_1_inst_n_991,PCIE_3_1_inst_n_992,PCIE_3_1_inst_n_993,PCIE_3_1_inst_n_994,PCIE_3_1_inst_n_995,PCIE_3_1_inst_n_996,PCIE_3_1_inst_n_997}),
        .LL2LMMAXISRXTUSER({PCIE_3_1_inst_n_562,PCIE_3_1_inst_n_563,PCIE_3_1_inst_n_564,PCIE_3_1_inst_n_565,PCIE_3_1_inst_n_566,PCIE_3_1_inst_n_567,PCIE_3_1_inst_n_568,PCIE_3_1_inst_n_569,PCIE_3_1_inst_n_570,PCIE_3_1_inst_n_571,PCIE_3_1_inst_n_572,PCIE_3_1_inst_n_573,PCIE_3_1_inst_n_574,PCIE_3_1_inst_n_575,PCIE_3_1_inst_n_576,PCIE_3_1_inst_n_577,PCIE_3_1_inst_n_578,PCIE_3_1_inst_n_579}),
        .LL2LMMAXISRXTVALID({PCIE_3_1_inst_n_2630,PCIE_3_1_inst_n_2631,PCIE_3_1_inst_n_2632,PCIE_3_1_inst_n_2633,PCIE_3_1_inst_n_2634,PCIE_3_1_inst_n_2635,PCIE_3_1_inst_n_2636,PCIE_3_1_inst_n_2637}),
        .LL2LMSAXISTXTREADY({PCIE_3_1_inst_n_2638,PCIE_3_1_inst_n_2639,PCIE_3_1_inst_n_2640,PCIE_3_1_inst_n_2641,PCIE_3_1_inst_n_2642,PCIE_3_1_inst_n_2643,PCIE_3_1_inst_n_2644,PCIE_3_1_inst_n_2645}),
        .LL2LMSAXISTXTUSER({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .LL2LMSAXISTXTVALID(1'b0),
        .LL2LMTXTLPID0({1'b0,1'b0,1'b0,1'b0}),
        .LL2LMTXTLPID1({1'b0,1'b0,1'b0,1'b0}),
        .MAXISCQTDATA({PCIE_3_1_inst_n_998,PCIE_3_1_inst_n_999,PCIE_3_1_inst_n_1000,PCIE_3_1_inst_n_1001,PCIE_3_1_inst_n_1002,PCIE_3_1_inst_n_1003,PCIE_3_1_inst_n_1004,PCIE_3_1_inst_n_1005,PCIE_3_1_inst_n_1006,PCIE_3_1_inst_n_1007,PCIE_3_1_inst_n_1008,PCIE_3_1_inst_n_1009,PCIE_3_1_inst_n_1010,PCIE_3_1_inst_n_1011,PCIE_3_1_inst_n_1012,PCIE_3_1_inst_n_1013,PCIE_3_1_inst_n_1014,PCIE_3_1_inst_n_1015,PCIE_3_1_inst_n_1016,PCIE_3_1_inst_n_1017,PCIE_3_1_inst_n_1018,PCIE_3_1_inst_n_1019,PCIE_3_1_inst_n_1020,PCIE_3_1_inst_n_1021,PCIE_3_1_inst_n_1022,PCIE_3_1_inst_n_1023,PCIE_3_1_inst_n_1024,PCIE_3_1_inst_n_1025,PCIE_3_1_inst_n_1026,PCIE_3_1_inst_n_1027,PCIE_3_1_inst_n_1028,PCIE_3_1_inst_n_1029,PCIE_3_1_inst_n_1030,PCIE_3_1_inst_n_1031,PCIE_3_1_inst_n_1032,PCIE_3_1_inst_n_1033,PCIE_3_1_inst_n_1034,PCIE_3_1_inst_n_1035,PCIE_3_1_inst_n_1036,PCIE_3_1_inst_n_1037,PCIE_3_1_inst_n_1038,PCIE_3_1_inst_n_1039,PCIE_3_1_inst_n_1040,PCIE_3_1_inst_n_1041,PCIE_3_1_inst_n_1042,PCIE_3_1_inst_n_1043,PCIE_3_1_inst_n_1044,PCIE_3_1_inst_n_1045,PCIE_3_1_inst_n_1046,PCIE_3_1_inst_n_1047,PCIE_3_1_inst_n_1048,PCIE_3_1_inst_n_1049,PCIE_3_1_inst_n_1050,PCIE_3_1_inst_n_1051,PCIE_3_1_inst_n_1052,PCIE_3_1_inst_n_1053,PCIE_3_1_inst_n_1054,PCIE_3_1_inst_n_1055,PCIE_3_1_inst_n_1056,PCIE_3_1_inst_n_1057,PCIE_3_1_inst_n_1058,PCIE_3_1_inst_n_1059,PCIE_3_1_inst_n_1060,PCIE_3_1_inst_n_1061,PCIE_3_1_inst_n_1062,PCIE_3_1_inst_n_1063,PCIE_3_1_inst_n_1064,PCIE_3_1_inst_n_1065,PCIE_3_1_inst_n_1066,PCIE_3_1_inst_n_1067,PCIE_3_1_inst_n_1068,PCIE_3_1_inst_n_1069,PCIE_3_1_inst_n_1070,PCIE_3_1_inst_n_1071,PCIE_3_1_inst_n_1072,PCIE_3_1_inst_n_1073,PCIE_3_1_inst_n_1074,PCIE_3_1_inst_n_1075,PCIE_3_1_inst_n_1076,PCIE_3_1_inst_n_1077,PCIE_3_1_inst_n_1078,PCIE_3_1_inst_n_1079,PCIE_3_1_inst_n_1080,PCIE_3_1_inst_n_1081,PCIE_3_1_inst_n_1082,PCIE_3_1_inst_n_1083,PCIE_3_1_inst_n_1084,PCIE_3_1_inst_n_1085,PCIE_3_1_inst_n_1086,PCIE_3_1_inst_n_1087,PCIE_3_1_inst_n_1088,PCIE_3_1_inst_n_1089,PCIE_3_1_inst_n_1090,PCIE_3_1_inst_n_1091,PCIE_3_1_inst_n_1092,PCIE_3_1_inst_n_1093,PCIE_3_1_inst_n_1094,PCIE_3_1_inst_n_1095,PCIE_3_1_inst_n_1096,PCIE_3_1_inst_n_1097,PCIE_3_1_inst_n_1098,PCIE_3_1_inst_n_1099,PCIE_3_1_inst_n_1100,PCIE_3_1_inst_n_1101,PCIE_3_1_inst_n_1102,PCIE_3_1_inst_n_1103,PCIE_3_1_inst_n_1104,PCIE_3_1_inst_n_1105,PCIE_3_1_inst_n_1106,PCIE_3_1_inst_n_1107,PCIE_3_1_inst_n_1108,PCIE_3_1_inst_n_1109,PCIE_3_1_inst_n_1110,PCIE_3_1_inst_n_1111,PCIE_3_1_inst_n_1112,PCIE_3_1_inst_n_1113,PCIE_3_1_inst_n_1114,PCIE_3_1_inst_n_1115,PCIE_3_1_inst_n_1116,PCIE_3_1_inst_n_1117,PCIE_3_1_inst_n_1118,PCIE_3_1_inst_n_1119,PCIE_3_1_inst_n_1120,PCIE_3_1_inst_n_1121,PCIE_3_1_inst_n_1122,PCIE_3_1_inst_n_1123,PCIE_3_1_inst_n_1124,PCIE_3_1_inst_n_1125,PCIE_3_1_inst_n_1126,PCIE_3_1_inst_n_1127,PCIE_3_1_inst_n_1128,PCIE_3_1_inst_n_1129,PCIE_3_1_inst_n_1130,PCIE_3_1_inst_n_1131,PCIE_3_1_inst_n_1132,PCIE_3_1_inst_n_1133,PCIE_3_1_inst_n_1134,PCIE_3_1_inst_n_1135,PCIE_3_1_inst_n_1136,PCIE_3_1_inst_n_1137,PCIE_3_1_inst_n_1138,PCIE_3_1_inst_n_1139,PCIE_3_1_inst_n_1140,PCIE_3_1_inst_n_1141,PCIE_3_1_inst_n_1142,PCIE_3_1_inst_n_1143,PCIE_3_1_inst_n_1144,PCIE_3_1_inst_n_1145,PCIE_3_1_inst_n_1146,PCIE_3_1_inst_n_1147,PCIE_3_1_inst_n_1148,PCIE_3_1_inst_n_1149,PCIE_3_1_inst_n_1150,PCIE_3_1_inst_n_1151,PCIE_3_1_inst_n_1152,PCIE_3_1_inst_n_1153,PCIE_3_1_inst_n_1154,PCIE_3_1_inst_n_1155,PCIE_3_1_inst_n_1156,PCIE_3_1_inst_n_1157,PCIE_3_1_inst_n_1158,PCIE_3_1_inst_n_1159,PCIE_3_1_inst_n_1160,PCIE_3_1_inst_n_1161,PCIE_3_1_inst_n_1162,PCIE_3_1_inst_n_1163,PCIE_3_1_inst_n_1164,PCIE_3_1_inst_n_1165,PCIE_3_1_inst_n_1166,PCIE_3_1_inst_n_1167,PCIE_3_1_inst_n_1168,PCIE_3_1_inst_n_1169,PCIE_3_1_inst_n_1170,PCIE_3_1_inst_n_1171,PCIE_3_1_inst_n_1172,PCIE_3_1_inst_n_1173,PCIE_3_1_inst_n_1174,PCIE_3_1_inst_n_1175,PCIE_3_1_inst_n_1176,PCIE_3_1_inst_n_1177,PCIE_3_1_inst_n_1178,PCIE_3_1_inst_n_1179,PCIE_3_1_inst_n_1180,PCIE_3_1_inst_n_1181,PCIE_3_1_inst_n_1182,PCIE_3_1_inst_n_1183,PCIE_3_1_inst_n_1184,PCIE_3_1_inst_n_1185,PCIE_3_1_inst_n_1186,PCIE_3_1_inst_n_1187,PCIE_3_1_inst_n_1188,PCIE_3_1_inst_n_1189,m_axis_cq_tdata}),
        .MAXISCQTKEEP({PCIE_3_1_inst_n_2646,PCIE_3_1_inst_n_2647,PCIE_3_1_inst_n_2648,PCIE_3_1_inst_n_2649,PCIE_3_1_inst_n_2650,PCIE_3_1_inst_n_2651,m_axis_cq_tkeep}),
        .MAXISCQTLAST(m_axis_cq_tlast),
        .MAXISCQTREADY({m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready,m_axis_cq_tready}),
        .MAXISCQTUSER(m_axis_cq_tuser),
        .MAXISCQTVALID(m_axis_cq_tvalid),
        .MAXISRCTDATA({PCIE_3_1_inst_n_1254,PCIE_3_1_inst_n_1255,PCIE_3_1_inst_n_1256,PCIE_3_1_inst_n_1257,PCIE_3_1_inst_n_1258,PCIE_3_1_inst_n_1259,PCIE_3_1_inst_n_1260,PCIE_3_1_inst_n_1261,PCIE_3_1_inst_n_1262,PCIE_3_1_inst_n_1263,PCIE_3_1_inst_n_1264,PCIE_3_1_inst_n_1265,PCIE_3_1_inst_n_1266,PCIE_3_1_inst_n_1267,PCIE_3_1_inst_n_1268,PCIE_3_1_inst_n_1269,PCIE_3_1_inst_n_1270,PCIE_3_1_inst_n_1271,PCIE_3_1_inst_n_1272,PCIE_3_1_inst_n_1273,PCIE_3_1_inst_n_1274,PCIE_3_1_inst_n_1275,PCIE_3_1_inst_n_1276,PCIE_3_1_inst_n_1277,PCIE_3_1_inst_n_1278,PCIE_3_1_inst_n_1279,PCIE_3_1_inst_n_1280,PCIE_3_1_inst_n_1281,PCIE_3_1_inst_n_1282,PCIE_3_1_inst_n_1283,PCIE_3_1_inst_n_1284,PCIE_3_1_inst_n_1285,PCIE_3_1_inst_n_1286,PCIE_3_1_inst_n_1287,PCIE_3_1_inst_n_1288,PCIE_3_1_inst_n_1289,PCIE_3_1_inst_n_1290,PCIE_3_1_inst_n_1291,PCIE_3_1_inst_n_1292,PCIE_3_1_inst_n_1293,PCIE_3_1_inst_n_1294,PCIE_3_1_inst_n_1295,PCIE_3_1_inst_n_1296,PCIE_3_1_inst_n_1297,PCIE_3_1_inst_n_1298,PCIE_3_1_inst_n_1299,PCIE_3_1_inst_n_1300,PCIE_3_1_inst_n_1301,PCIE_3_1_inst_n_1302,PCIE_3_1_inst_n_1303,PCIE_3_1_inst_n_1304,PCIE_3_1_inst_n_1305,PCIE_3_1_inst_n_1306,PCIE_3_1_inst_n_1307,PCIE_3_1_inst_n_1308,PCIE_3_1_inst_n_1309,PCIE_3_1_inst_n_1310,PCIE_3_1_inst_n_1311,PCIE_3_1_inst_n_1312,PCIE_3_1_inst_n_1313,PCIE_3_1_inst_n_1314,PCIE_3_1_inst_n_1315,PCIE_3_1_inst_n_1316,PCIE_3_1_inst_n_1317,PCIE_3_1_inst_n_1318,PCIE_3_1_inst_n_1319,PCIE_3_1_inst_n_1320,PCIE_3_1_inst_n_1321,PCIE_3_1_inst_n_1322,PCIE_3_1_inst_n_1323,PCIE_3_1_inst_n_1324,PCIE_3_1_inst_n_1325,PCIE_3_1_inst_n_1326,PCIE_3_1_inst_n_1327,PCIE_3_1_inst_n_1328,PCIE_3_1_inst_n_1329,PCIE_3_1_inst_n_1330,PCIE_3_1_inst_n_1331,PCIE_3_1_inst_n_1332,PCIE_3_1_inst_n_1333,PCIE_3_1_inst_n_1334,PCIE_3_1_inst_n_1335,PCIE_3_1_inst_n_1336,PCIE_3_1_inst_n_1337,PCIE_3_1_inst_n_1338,PCIE_3_1_inst_n_1339,PCIE_3_1_inst_n_1340,PCIE_3_1_inst_n_1341,PCIE_3_1_inst_n_1342,PCIE_3_1_inst_n_1343,PCIE_3_1_inst_n_1344,PCIE_3_1_inst_n_1345,PCIE_3_1_inst_n_1346,PCIE_3_1_inst_n_1347,PCIE_3_1_inst_n_1348,PCIE_3_1_inst_n_1349,PCIE_3_1_inst_n_1350,PCIE_3_1_inst_n_1351,PCIE_3_1_inst_n_1352,PCIE_3_1_inst_n_1353,PCIE_3_1_inst_n_1354,PCIE_3_1_inst_n_1355,PCIE_3_1_inst_n_1356,PCIE_3_1_inst_n_1357,PCIE_3_1_inst_n_1358,PCIE_3_1_inst_n_1359,PCIE_3_1_inst_n_1360,PCIE_3_1_inst_n_1361,PCIE_3_1_inst_n_1362,PCIE_3_1_inst_n_1363,PCIE_3_1_inst_n_1364,PCIE_3_1_inst_n_1365,PCIE_3_1_inst_n_1366,PCIE_3_1_inst_n_1367,PCIE_3_1_inst_n_1368,PCIE_3_1_inst_n_1369,PCIE_3_1_inst_n_1370,PCIE_3_1_inst_n_1371,PCIE_3_1_inst_n_1372,PCIE_3_1_inst_n_1373,PCIE_3_1_inst_n_1374,PCIE_3_1_inst_n_1375,PCIE_3_1_inst_n_1376,PCIE_3_1_inst_n_1377,PCIE_3_1_inst_n_1378,PCIE_3_1_inst_n_1379,PCIE_3_1_inst_n_1380,PCIE_3_1_inst_n_1381,PCIE_3_1_inst_n_1382,PCIE_3_1_inst_n_1383,PCIE_3_1_inst_n_1384,PCIE_3_1_inst_n_1385,PCIE_3_1_inst_n_1386,PCIE_3_1_inst_n_1387,PCIE_3_1_inst_n_1388,PCIE_3_1_inst_n_1389,PCIE_3_1_inst_n_1390,PCIE_3_1_inst_n_1391,PCIE_3_1_inst_n_1392,PCIE_3_1_inst_n_1393,PCIE_3_1_inst_n_1394,PCIE_3_1_inst_n_1395,PCIE_3_1_inst_n_1396,PCIE_3_1_inst_n_1397,PCIE_3_1_inst_n_1398,PCIE_3_1_inst_n_1399,PCIE_3_1_inst_n_1400,PCIE_3_1_inst_n_1401,PCIE_3_1_inst_n_1402,PCIE_3_1_inst_n_1403,PCIE_3_1_inst_n_1404,PCIE_3_1_inst_n_1405,PCIE_3_1_inst_n_1406,PCIE_3_1_inst_n_1407,PCIE_3_1_inst_n_1408,PCIE_3_1_inst_n_1409,PCIE_3_1_inst_n_1410,PCIE_3_1_inst_n_1411,PCIE_3_1_inst_n_1412,PCIE_3_1_inst_n_1413,PCIE_3_1_inst_n_1414,PCIE_3_1_inst_n_1415,PCIE_3_1_inst_n_1416,PCIE_3_1_inst_n_1417,PCIE_3_1_inst_n_1418,PCIE_3_1_inst_n_1419,PCIE_3_1_inst_n_1420,PCIE_3_1_inst_n_1421,PCIE_3_1_inst_n_1422,PCIE_3_1_inst_n_1423,PCIE_3_1_inst_n_1424,PCIE_3_1_inst_n_1425,PCIE_3_1_inst_n_1426,PCIE_3_1_inst_n_1427,PCIE_3_1_inst_n_1428,PCIE_3_1_inst_n_1429,PCIE_3_1_inst_n_1430,PCIE_3_1_inst_n_1431,PCIE_3_1_inst_n_1432,PCIE_3_1_inst_n_1433,PCIE_3_1_inst_n_1434,PCIE_3_1_inst_n_1435,PCIE_3_1_inst_n_1436,PCIE_3_1_inst_n_1437,PCIE_3_1_inst_n_1438,PCIE_3_1_inst_n_1439,PCIE_3_1_inst_n_1440,PCIE_3_1_inst_n_1441,PCIE_3_1_inst_n_1442,PCIE_3_1_inst_n_1443,PCIE_3_1_inst_n_1444,PCIE_3_1_inst_n_1445,m_axis_rc_tdata}),
        .MAXISRCTKEEP({PCIE_3_1_inst_n_2654,PCIE_3_1_inst_n_2655,PCIE_3_1_inst_n_2656,PCIE_3_1_inst_n_2657,PCIE_3_1_inst_n_2658,PCIE_3_1_inst_n_2659,m_axis_rc_tkeep}),
        .MAXISRCTLAST(m_axis_rc_tlast),
        .MAXISRCTREADY({m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready,m_axis_rc_tready}),
        .MAXISRCTUSER(m_axis_rc_tuser),
        .MAXISRCTVALID(m_axis_rc_tvalid),
        .MCAPCLK(MCAPCLK),
        .MCAPPERST0B(sys_reset),
        .MCAPPERST1B(pcie_perstn1_in),
        .MGMTRESETN(MGMTSTICKYRESETN),
        .MGMTSTICKYRESETN(MGMTSTICKYRESETN),
        .MICOMPLETIONRAMREADADDRESSAL(MICOMPLETIONRAMREADADDRESSAL),
        .MICOMPLETIONRAMREADADDRESSAU(MICOMPLETIONRAMREADADDRESSAU),
        .MICOMPLETIONRAMREADADDRESSBL(MICOMPLETIONRAMREADADDRESSBL),
        .MICOMPLETIONRAMREADADDRESSBU(MICOMPLETIONRAMREADADDRESSBU),
        .MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .MICOMPLETIONRAMREADENABLEL(MICOMPLETIONRAMREADENABLEL),
        .MICOMPLETIONRAMREADENABLEU(MICOMPLETIONRAMREADENABLEU),
        .MICOMPLETIONRAMWRITEADDRESSAL(MICOMPLETIONRAMWRITEADDRESSAL),
        .MICOMPLETIONRAMWRITEADDRESSAU(MICOMPLETIONRAMWRITEADDRESSAU),
        .MICOMPLETIONRAMWRITEADDRESSBL(MICOMPLETIONRAMWRITEADDRESSBL),
        .MICOMPLETIONRAMWRITEADDRESSBU(MICOMPLETIONRAMWRITEADDRESSBU),
        .MICOMPLETIONRAMWRITEDATAL(MICOMPLETIONRAMWRITEDATAL),
        .MICOMPLETIONRAMWRITEDATAU(MICOMPLETIONRAMWRITEDATAU),
        .MICOMPLETIONRAMWRITEENABLEL(MICOMPLETIONRAMWRITEENABLEL),
        .MICOMPLETIONRAMWRITEENABLEU(MICOMPLETIONRAMWRITEENABLEU),
        .MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMREADENABLE(MIREPLAYRAMREADENABLE),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .MIREQUESTRAMREADADDRESSA(MIREQUESTRAMREADADDRESSA),
        .MIREQUESTRAMREADADDRESSB(MIREQUESTRAMREADADDRESSB),
        .MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEADDRESSA(MIREQUESTRAMWRITEADDRESSA),
        .MIREQUESTRAMWRITEADDRESSB(MIREQUESTRAMWRITEADDRESSB),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .PCIECQNPREQ(pcie_cq_np_req),
        .PCIECQNPREQCOUNT(pcie_cq_np_req_count),
        .PCIEPERST0B(PCIEPERST0B),
        .PCIEPERST1B(pcie_perstn1_out),
        .PCIERQSEQNUM(pcie_rq_seq_num),
        .PCIERQSEQNUMVLD(pcie_rq_seq_num_vld),
        .PCIERQTAG(pcie_rq_tag),
        .PCIERQTAGAV(pcie_rq_tag_av),
        .PCIERQTAGVLD(pcie_rq_tag_vld),
        .PCIETFCNPDAV(pcie_tfc_npd_av),
        .PCIETFCNPHAV(pcie_tfc_nph_av),
        .PIPECLK(CLK_PCLK),
        .PIPEEQFS({1'b1,1'b0,1'b1,1'b0,1'b0,1'b0}),
        .PIPEEQLF({1'b0,1'b0,1'b1,1'b1,1'b0,1'b0}),
        .PIPERESETN(RESETN),
        .PIPERX0CHARISK(rxctrl0_out[43:42]),
        .PIPERX0DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_RXDATA[15:0]}),
        .PIPERX0DATAVALID(rxctrl0_out[44]),
        .PIPERX0ELECIDLE(GT_RXELECIDLE[0]),
        .PIPERX0EQCONTROL(pipe_rx_eqcontrol[1:0]),
        .PIPERX0EQDONE(pipe_rx_eqdone[0]),
        .PIPERX0EQLPADAPTDONE(pipe_rx_eq_adapt_done[0]),
        .PIPERX0EQLPLFFS(pipe_rx_eq_lffs[5:0]),
        .PIPERX0EQLPLFFSSEL(pipe_rx_eq_lffs_sel[0]),
        .PIPERX0EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .PIPERX0EQLPTXPRESET(pipe_rx_eq_txpreset[3:0]),
        .PIPERX0EQPRESET(pipe_rx_eqpreset[2:0]),
        .PIPERX0PHYSTATUS(GT_PHYSTATUS[0]),
        .PIPERX0POLARITY(GT_RXPOLARITY[0]),
        .PIPERX0STARTBLOCK(rxctrl0_out[45]),
        .PIPERX0STATUS(GT_RXSTATUS[2:0]),
        .PIPERX0SYNCHEADER(rxctrl0_out[47:46]),
        .PIPERX0VALID(GT_RXVALID[0]),
        .PIPERX1CHARISK(rxctrl0_out[37:36]),
        .PIPERX1DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_RXDATA[31:16]}),
        .PIPERX1DATAVALID(rxctrl0_out[38]),
        .PIPERX1ELECIDLE(GT_RXELECIDLE[1]),
        .PIPERX1EQCONTROL(pipe_rx_eqcontrol[3:2]),
        .PIPERX1EQDONE(pipe_rx_eqdone[1]),
        .PIPERX1EQLPADAPTDONE(pipe_rx_eq_adapt_done[1]),
        .PIPERX1EQLPLFFS(pipe_rx_eq_lffs[11:6]),
        .PIPERX1EQLPLFFSSEL(pipe_rx_eq_lffs_sel[1]),
        .PIPERX1EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .PIPERX1EQLPTXPRESET(pipe_rx_eq_txpreset[7:4]),
        .PIPERX1EQPRESET(pipe_rx_eqpreset[5:3]),
        .PIPERX1PHYSTATUS(GT_PHYSTATUS[1]),
        .PIPERX1POLARITY(GT_RXPOLARITY[1]),
        .PIPERX1STARTBLOCK(rxctrl0_out[39]),
        .PIPERX1STATUS(GT_RXSTATUS[5:3]),
        .PIPERX1SYNCHEADER(rxctrl0_out[41:40]),
        .PIPERX1VALID(GT_RXVALID[1]),
        .PIPERX2CHARISK(rxctrl0_out[31:30]),
        .PIPERX2DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_RXDATA[47:32]}),
        .PIPERX2DATAVALID(rxctrl0_out[32]),
        .PIPERX2ELECIDLE(GT_RXELECIDLE[2]),
        .PIPERX2EQCONTROL(pipe_rx_eqcontrol[5:4]),
        .PIPERX2EQDONE(pipe_rx_eqdone[2]),
        .PIPERX2EQLPADAPTDONE(pipe_rx_eq_adapt_done[2]),
        .PIPERX2EQLPLFFS(pipe_rx_eq_lffs[17:12]),
        .PIPERX2EQLPLFFSSEL(pipe_rx_eq_lffs_sel[2]),
        .PIPERX2EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .PIPERX2EQLPTXPRESET(pipe_rx_eq_txpreset[11:8]),
        .PIPERX2EQPRESET(pipe_rx_eqpreset[8:6]),
        .PIPERX2PHYSTATUS(GT_PHYSTATUS[2]),
        .PIPERX2POLARITY(GT_RXPOLARITY[2]),
        .PIPERX2STARTBLOCK(rxctrl0_out[33]),
        .PIPERX2STATUS(GT_RXSTATUS[8:6]),
        .PIPERX2SYNCHEADER(rxctrl0_out[35:34]),
        .PIPERX2VALID(GT_RXVALID[2]),
        .PIPERX3CHARISK(rxctrl0_out[25:24]),
        .PIPERX3DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_RXDATA[63:48]}),
        .PIPERX3DATAVALID(rxctrl0_out[26]),
        .PIPERX3ELECIDLE(GT_RXELECIDLE[3]),
        .PIPERX3EQCONTROL(pipe_rx_eqcontrol[7:6]),
        .PIPERX3EQDONE(pipe_rx_eqdone[3]),
        .PIPERX3EQLPADAPTDONE(pipe_rx_eq_adapt_done[3]),
        .PIPERX3EQLPLFFS(pipe_rx_eq_lffs[23:18]),
        .PIPERX3EQLPLFFSSEL(pipe_rx_eq_lffs_sel[3]),
        .PIPERX3EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .PIPERX3EQLPTXPRESET(pipe_rx_eq_txpreset[15:12]),
        .PIPERX3EQPRESET(pipe_rx_eqpreset[11:9]),
        .PIPERX3PHYSTATUS(GT_PHYSTATUS[3]),
        .PIPERX3POLARITY(GT_RXPOLARITY[3]),
        .PIPERX3STARTBLOCK(rxctrl0_out[27]),
        .PIPERX3STATUS(GT_RXSTATUS[11:9]),
        .PIPERX3SYNCHEADER(rxctrl0_out[29:28]),
        .PIPERX3VALID(GT_RXVALID[3]),
        .PIPERX4CHARISK(rxctrl0_out[19:18]),
        .PIPERX4DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_RXDATA[79:64]}),
        .PIPERX4DATAVALID(rxctrl0_out[20]),
        .PIPERX4ELECIDLE(GT_RXELECIDLE[4]),
        .PIPERX4EQCONTROL(pipe_rx_eqcontrol[9:8]),
        .PIPERX4EQDONE(pipe_rx_eqdone[4]),
        .PIPERX4EQLPADAPTDONE(pipe_rx_eq_adapt_done[4]),
        .PIPERX4EQLPLFFS(pipe_rx_eq_lffs[29:24]),
        .PIPERX4EQLPLFFSSEL(pipe_rx_eq_lffs_sel[4]),
        .PIPERX4EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .PIPERX4EQLPTXPRESET(pipe_rx_eq_txpreset[19:16]),
        .PIPERX4EQPRESET(pipe_rx_eqpreset[14:12]),
        .PIPERX4PHYSTATUS(GT_PHYSTATUS[4]),
        .PIPERX4POLARITY(GT_RXPOLARITY[4]),
        .PIPERX4STARTBLOCK(rxctrl0_out[21]),
        .PIPERX4STATUS(GT_RXSTATUS[14:12]),
        .PIPERX4SYNCHEADER(rxctrl0_out[23:22]),
        .PIPERX4VALID(GT_RXVALID[4]),
        .PIPERX5CHARISK(rxctrl0_out[13:12]),
        .PIPERX5DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_RXDATA[95:80]}),
        .PIPERX5DATAVALID(rxctrl0_out[14]),
        .PIPERX5ELECIDLE(GT_RXELECIDLE[5]),
        .PIPERX5EQCONTROL(pipe_rx_eqcontrol[11:10]),
        .PIPERX5EQDONE(pipe_rx_eqdone[5]),
        .PIPERX5EQLPADAPTDONE(pipe_rx_eq_adapt_done[5]),
        .PIPERX5EQLPLFFS(pipe_rx_eq_lffs[35:30]),
        .PIPERX5EQLPLFFSSEL(pipe_rx_eq_lffs_sel[5]),
        .PIPERX5EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .PIPERX5EQLPTXPRESET(pipe_rx_eq_txpreset[23:20]),
        .PIPERX5EQPRESET(pipe_rx_eqpreset[17:15]),
        .PIPERX5PHYSTATUS(GT_PHYSTATUS[5]),
        .PIPERX5POLARITY(GT_RXPOLARITY[5]),
        .PIPERX5STARTBLOCK(rxctrl0_out[15]),
        .PIPERX5STATUS(GT_RXSTATUS[17:15]),
        .PIPERX5SYNCHEADER(rxctrl0_out[17:16]),
        .PIPERX5VALID(GT_RXVALID[5]),
        .PIPERX6CHARISK(rxctrl0_out[7:6]),
        .PIPERX6DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_RXDATA[111:96]}),
        .PIPERX6DATAVALID(rxctrl0_out[8]),
        .PIPERX6ELECIDLE(GT_RXELECIDLE[6]),
        .PIPERX6EQCONTROL(pipe_rx_eqcontrol[13:12]),
        .PIPERX6EQDONE(pipe_rx_eqdone[6]),
        .PIPERX6EQLPADAPTDONE(pipe_rx_eq_adapt_done[6]),
        .PIPERX6EQLPLFFS(pipe_rx_eq_lffs[41:36]),
        .PIPERX6EQLPLFFSSEL(pipe_rx_eq_lffs_sel[6]),
        .PIPERX6EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .PIPERX6EQLPTXPRESET(pipe_rx_eq_txpreset[27:24]),
        .PIPERX6EQPRESET(pipe_rx_eqpreset[20:18]),
        .PIPERX6PHYSTATUS(GT_PHYSTATUS[6]),
        .PIPERX6POLARITY(GT_RXPOLARITY[6]),
        .PIPERX6STARTBLOCK(rxctrl0_out[9]),
        .PIPERX6STATUS(GT_RXSTATUS[20:18]),
        .PIPERX6SYNCHEADER(rxctrl0_out[11:10]),
        .PIPERX6VALID(GT_RXVALID[6]),
        .PIPERX7CHARISK(rxctrl0_out[1:0]),
        .PIPERX7DATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,GT_RXDATA[127:112]}),
        .PIPERX7DATAVALID(rxctrl0_out[2]),
        .PIPERX7ELECIDLE(GT_RXELECIDLE[7]),
        .PIPERX7EQCONTROL(pipe_rx_eqcontrol[15:14]),
        .PIPERX7EQDONE(pipe_rx_eqdone[7]),
        .PIPERX7EQLPADAPTDONE(pipe_rx_eq_adapt_done[7]),
        .PIPERX7EQLPLFFS(pipe_rx_eq_lffs[47:42]),
        .PIPERX7EQLPLFFSSEL(pipe_rx_eq_lffs_sel[7]),
        .PIPERX7EQLPNEWTXCOEFFORPRESET({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0}),
        .PIPERX7EQLPTXPRESET(pipe_rx_eq_txpreset[31:28]),
        .PIPERX7EQPRESET(pipe_rx_eqpreset[23:21]),
        .PIPERX7PHYSTATUS(GT_PHYSTATUS[7]),
        .PIPERX7POLARITY(GT_RXPOLARITY[7]),
        .PIPERX7STARTBLOCK(rxctrl0_out[3]),
        .PIPERX7STATUS(GT_RXSTATUS[23:21]),
        .PIPERX7SYNCHEADER(rxctrl0_out[5:4]),
        .PIPERX7VALID(GT_RXVALID[7]),
        .PIPETX0CHARISK(GT_TXDATAK[1:0]),
        .PIPETX0COMPLIANCE(GT_TXCOMPLIANCE[0]),
        .PIPETX0DATA({pipe_tx0_data,GT_TXDATA[15:0]}),
        .PIPETX0DATAVALID(txctrl0_in[28]),
        .PIPETX0DEEMPH(PIPETX0DEEMPH),
        .PIPETX0ELECIDLE(GT_TXELECIDLE[0]),
        .PIPETX0EQCOEFF({1'b0,PIPETX0EQCOEFF[15:5],1'b0,PIPETX0EQCOEFF[4:0]}),
        .PIPETX0EQCONTROL(PIPETX0EQCONTROL),
        .PIPETX0EQDEEMPH(pipe_tx_eqdeemph[5:0]),
        .PIPETX0EQDONE(pipe_tx_eqdone[0]),
        .PIPETX0EQPRESET(PIPETX0EQPRESET),
        .PIPETX0MARGIN(PIPETX0MARGIN),
        .PIPETX0POWERDOWN(PIPETX0POWERDOWN),
        .PIPETX0RATE(PIPETX0RATE),
        .PIPETX0RCVRDET(PIPETX0RCVRDET),
        .PIPETX0RESET(PCIE_3_1_inst_n_62),
        .PIPETX0STARTBLOCK(txctrl0_in[29]),
        .PIPETX0SWING(PIPETX0SWING),
        .PIPETX0SYNCHEADER(txctrl0_in[31:30]),
        .PIPETX1CHARISK(GT_TXDATAK[3:2]),
        .PIPETX1COMPLIANCE(GT_TXCOMPLIANCE[1]),
        .PIPETX1DATA({pipe_tx1_data,GT_TXDATA[31:16]}),
        .PIPETX1DATAVALID(txctrl0_in[24]),
        .PIPETX1DEEMPH(PCIE_3_1_inst_n_67),
        .PIPETX1ELECIDLE(GT_TXELECIDLE[1]),
        .PIPETX1EQCOEFF({1'b0,PIPETX1EQCOEFF[15:5],1'b0,PIPETX1EQCOEFF[4:0]}),
        .PIPETX1EQCONTROL(PIPETX1EQCONTROL),
        .PIPETX1EQDEEMPH(pipe_tx_eqdeemph[11:6]),
        .PIPETX1EQDONE(pipe_tx_eqdone[1]),
        .PIPETX1EQPRESET(PIPETX1EQPRESET),
        .PIPETX1MARGIN({PCIE_3_1_inst_n_1546,PCIE_3_1_inst_n_1547,PCIE_3_1_inst_n_1548}),
        .PIPETX1POWERDOWN({PCIE_3_1_inst_n_626,PCIE_3_1_inst_n_627}),
        .PIPETX1RATE({PCIE_3_1_inst_n_628,PCIE_3_1_inst_n_629}),
        .PIPETX1RCVRDET(PCIE_3_1_inst_n_69),
        .PIPETX1RESET(PCIE_3_1_inst_n_70),
        .PIPETX1STARTBLOCK(txctrl0_in[25]),
        .PIPETX1SWING(PCIE_3_1_inst_n_72),
        .PIPETX1SYNCHEADER(txctrl0_in[27:26]),
        .PIPETX2CHARISK(GT_TXDATAK[5:4]),
        .PIPETX2COMPLIANCE(GT_TXCOMPLIANCE[2]),
        .PIPETX2DATA({pipe_tx2_data,GT_TXDATA[47:32]}),
        .PIPETX2DATAVALID(txctrl0_in[20]),
        .PIPETX2DEEMPH(PCIE_3_1_inst_n_75),
        .PIPETX2ELECIDLE(GT_TXELECIDLE[2]),
        .PIPETX2EQCOEFF({1'b0,PIPETX2EQCOEFF[15:5],1'b0,PIPETX2EQCOEFF[4:0]}),
        .PIPETX2EQCONTROL(PIPETX2EQCONTROL),
        .PIPETX2EQDEEMPH(pipe_tx_eqdeemph[17:12]),
        .PIPETX2EQDONE(pipe_tx_eqdone[2]),
        .PIPETX2EQPRESET(PIPETX2EQPRESET),
        .PIPETX2MARGIN({PCIE_3_1_inst_n_1549,PCIE_3_1_inst_n_1550,PCIE_3_1_inst_n_1551}),
        .PIPETX2POWERDOWN({PCIE_3_1_inst_n_636,PCIE_3_1_inst_n_637}),
        .PIPETX2RATE({PCIE_3_1_inst_n_638,PCIE_3_1_inst_n_639}),
        .PIPETX2RCVRDET(PCIE_3_1_inst_n_77),
        .PIPETX2RESET(PCIE_3_1_inst_n_78),
        .PIPETX2STARTBLOCK(txctrl0_in[21]),
        .PIPETX2SWING(PCIE_3_1_inst_n_80),
        .PIPETX2SYNCHEADER(txctrl0_in[23:22]),
        .PIPETX3CHARISK(GT_TXDATAK[7:6]),
        .PIPETX3COMPLIANCE(GT_TXCOMPLIANCE[3]),
        .PIPETX3DATA({pipe_tx3_data,GT_TXDATA[63:48]}),
        .PIPETX3DATAVALID(txctrl0_in[16]),
        .PIPETX3DEEMPH(PCIE_3_1_inst_n_83),
        .PIPETX3ELECIDLE(GT_TXELECIDLE[3]),
        .PIPETX3EQCOEFF({1'b0,PIPETX3EQCOEFF[15:5],1'b0,PIPETX3EQCOEFF[4:0]}),
        .PIPETX3EQCONTROL(PIPETX3EQCONTROL),
        .PIPETX3EQDEEMPH(pipe_tx_eqdeemph[23:18]),
        .PIPETX3EQDONE(pipe_tx_eqdone[3]),
        .PIPETX3EQPRESET(PIPETX3EQPRESET),
        .PIPETX3MARGIN({PCIE_3_1_inst_n_1552,PCIE_3_1_inst_n_1553,PCIE_3_1_inst_n_1554}),
        .PIPETX3POWERDOWN({PCIE_3_1_inst_n_646,PCIE_3_1_inst_n_647}),
        .PIPETX3RATE({PCIE_3_1_inst_n_648,PCIE_3_1_inst_n_649}),
        .PIPETX3RCVRDET(PCIE_3_1_inst_n_85),
        .PIPETX3RESET(PCIE_3_1_inst_n_86),
        .PIPETX3STARTBLOCK(txctrl0_in[17]),
        .PIPETX3SWING(PCIE_3_1_inst_n_88),
        .PIPETX3SYNCHEADER(txctrl0_in[19:18]),
        .PIPETX4CHARISK(GT_TXDATAK[9:8]),
        .PIPETX4COMPLIANCE(GT_TXCOMPLIANCE[4]),
        .PIPETX4DATA({pipe_tx4_data,GT_TXDATA[79:64]}),
        .PIPETX4DATAVALID(txctrl0_in[12]),
        .PIPETX4DEEMPH(PCIE_3_1_inst_n_91),
        .PIPETX4ELECIDLE(GT_TXELECIDLE[4]),
        .PIPETX4EQCOEFF({1'b0,PIPETX4EQCOEFF[15:5],1'b0,PIPETX4EQCOEFF[4:0]}),
        .PIPETX4EQCONTROL(PIPETX4EQCONTROL),
        .PIPETX4EQDEEMPH(pipe_tx_eqdeemph[29:24]),
        .PIPETX4EQDONE(pipe_tx_eqdone[4]),
        .PIPETX4EQPRESET(PIPETX4EQPRESET),
        .PIPETX4MARGIN({PCIE_3_1_inst_n_1555,PCIE_3_1_inst_n_1556,PCIE_3_1_inst_n_1557}),
        .PIPETX4POWERDOWN({PCIE_3_1_inst_n_656,PCIE_3_1_inst_n_657}),
        .PIPETX4RATE({PCIE_3_1_inst_n_658,PCIE_3_1_inst_n_659}),
        .PIPETX4RCVRDET(PCIE_3_1_inst_n_93),
        .PIPETX4RESET(PCIE_3_1_inst_n_94),
        .PIPETX4STARTBLOCK(txctrl0_in[13]),
        .PIPETX4SWING(PCIE_3_1_inst_n_96),
        .PIPETX4SYNCHEADER(txctrl0_in[15:14]),
        .PIPETX5CHARISK(GT_TXDATAK[11:10]),
        .PIPETX5COMPLIANCE(GT_TXCOMPLIANCE[5]),
        .PIPETX5DATA({pipe_tx5_data,GT_TXDATA[95:80]}),
        .PIPETX5DATAVALID(txctrl0_in[8]),
        .PIPETX5DEEMPH(PCIE_3_1_inst_n_99),
        .PIPETX5ELECIDLE(GT_TXELECIDLE[5]),
        .PIPETX5EQCOEFF({1'b0,PIPETX5EQCOEFF[15:5],1'b0,PIPETX5EQCOEFF[4:0]}),
        .PIPETX5EQCONTROL(PIPETX5EQCONTROL),
        .PIPETX5EQDEEMPH(pipe_tx_eqdeemph[35:30]),
        .PIPETX5EQDONE(pipe_tx_eqdone[5]),
        .PIPETX5EQPRESET(PIPETX5EQPRESET),
        .PIPETX5MARGIN({PCIE_3_1_inst_n_1558,PCIE_3_1_inst_n_1559,PCIE_3_1_inst_n_1560}),
        .PIPETX5POWERDOWN({PCIE_3_1_inst_n_666,PCIE_3_1_inst_n_667}),
        .PIPETX5RATE({PCIE_3_1_inst_n_668,PCIE_3_1_inst_n_669}),
        .PIPETX5RCVRDET(PCIE_3_1_inst_n_101),
        .PIPETX5RESET(PCIE_3_1_inst_n_102),
        .PIPETX5STARTBLOCK(txctrl0_in[9]),
        .PIPETX5SWING(PCIE_3_1_inst_n_104),
        .PIPETX5SYNCHEADER(txctrl0_in[11:10]),
        .PIPETX6CHARISK(GT_TXDATAK[13:12]),
        .PIPETX6COMPLIANCE(GT_TXCOMPLIANCE[6]),
        .PIPETX6DATA({pipe_tx6_data,GT_TXDATA[111:96]}),
        .PIPETX6DATAVALID(txctrl0_in[4]),
        .PIPETX6DEEMPH(PCIE_3_1_inst_n_107),
        .PIPETX6ELECIDLE(GT_TXELECIDLE[6]),
        .PIPETX6EQCOEFF({1'b0,PIPETX6EQCOEFF[15:5],1'b0,PIPETX6EQCOEFF[4:0]}),
        .PIPETX6EQCONTROL(PIPETX6EQCONTROL),
        .PIPETX6EQDEEMPH(pipe_tx_eqdeemph[41:36]),
        .PIPETX6EQDONE(pipe_tx_eqdone[6]),
        .PIPETX6EQPRESET(PIPETX6EQPRESET),
        .PIPETX6MARGIN({PCIE_3_1_inst_n_1561,PCIE_3_1_inst_n_1562,PCIE_3_1_inst_n_1563}),
        .PIPETX6POWERDOWN({PCIE_3_1_inst_n_676,PCIE_3_1_inst_n_677}),
        .PIPETX6RATE({PCIE_3_1_inst_n_678,PCIE_3_1_inst_n_679}),
        .PIPETX6RCVRDET(PCIE_3_1_inst_n_109),
        .PIPETX6RESET(PCIE_3_1_inst_n_110),
        .PIPETX6STARTBLOCK(txctrl0_in[5]),
        .PIPETX6SWING(PCIE_3_1_inst_n_112),
        .PIPETX6SYNCHEADER(txctrl0_in[7:6]),
        .PIPETX7CHARISK(GT_TXDATAK[15:14]),
        .PIPETX7COMPLIANCE(GT_TXCOMPLIANCE[7]),
        .PIPETX7DATA({pipe_tx7_data,GT_TXDATA[127:112]}),
        .PIPETX7DATAVALID(txctrl0_in[0]),
        .PIPETX7DEEMPH(PCIE_3_1_inst_n_115),
        .PIPETX7ELECIDLE(GT_TXELECIDLE[7]),
        .PIPETX7EQCOEFF({1'b0,PIPETX7EQCOEFF[15:5],1'b0,PIPETX7EQCOEFF[4:0]}),
        .PIPETX7EQCONTROL(PIPETX7EQCONTROL),
        .PIPETX7EQDEEMPH(pipe_tx_eqdeemph[47:42]),
        .PIPETX7EQDONE(pipe_tx_eqdone[7]),
        .PIPETX7EQPRESET(PIPETX7EQPRESET),
        .PIPETX7MARGIN({PCIE_3_1_inst_n_1564,PCIE_3_1_inst_n_1565,PCIE_3_1_inst_n_1566}),
        .PIPETX7POWERDOWN({PCIE_3_1_inst_n_686,PCIE_3_1_inst_n_687}),
        .PIPETX7RATE({PCIE_3_1_inst_n_688,PCIE_3_1_inst_n_689}),
        .PIPETX7RCVRDET(PCIE_3_1_inst_n_117),
        .PIPETX7RESET(PCIE_3_1_inst_n_118),
        .PIPETX7STARTBLOCK(txctrl0_in[1]),
        .PIPETX7SWING(PCIE_3_1_inst_n_120),
        .PIPETX7SYNCHEADER(txctrl0_in[3:2]),
        .PLEQINPROGRESS(PCIE_3_1_inst_n_121),
        .PLEQPHASE({PCIE_3_1_inst_n_692,PCIE_3_1_inst_n_693}),
        .PLEQRESETEIEOSCOUNT(1'b0),
        .PLGEN2UPSTREAMPREFERDEEMPH(1'b0),
        .RESETN(RESETN),
        .SAXISCCTDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_cc_tdata}),
        .SAXISCCTKEEP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_cc_tkeep}),
        .SAXISCCTLAST(s_axis_cc_tlast),
        .SAXISCCTREADY(s_axis_cc_tready),
        .SAXISCCTUSER(s_axis_cc_tuser),
        .SAXISCCTVALID(s_axis_cc_tvalid),
        .SAXISRQTDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_rq_tdata}),
        .SAXISRQTKEEP({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,s_axis_rq_tkeep}),
        .SAXISRQTLAST(s_axis_rq_tlast),
        .SAXISRQTREADY(s_axis_rq_tready),
        .SAXISRQTUSER(s_axis_rq_tuser),
        .SAXISRQTVALID(s_axis_rq_tvalid),
        .SPAREIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .SPAREOUT({PCIE_3_1_inst_n_2015,PCIE_3_1_inst_n_2016,PCIE_3_1_inst_n_2017,PCIE_3_1_inst_n_2018,PCIE_3_1_inst_n_2019,PCIE_3_1_inst_n_2020,PCIE_3_1_inst_n_2021,PCIE_3_1_inst_n_2022,PCIE_3_1_inst_n_2023,PCIE_3_1_inst_n_2024,PCIE_3_1_inst_n_2025,PCIE_3_1_inst_n_2026,PCIE_3_1_inst_n_2027,PCIE_3_1_inst_n_2028,PCIE_3_1_inst_n_2029,PCIE_3_1_inst_n_2030,PCIE_3_1_inst_n_2031,PCIE_3_1_inst_n_2032,PCIE_3_1_inst_n_2033,PCIE_3_1_inst_n_2034,PCIE_3_1_inst_n_2035,PCIE_3_1_inst_n_2036,PCIE_3_1_inst_n_2037,PCIE_3_1_inst_n_2038,PCIE_3_1_inst_n_2039,PCIE_3_1_inst_n_2040,PCIE_3_1_inst_n_2041,PCIE_3_1_inst_n_2042,PCIE_3_1_inst_n_2043,PCIE_3_1_inst_n_2044,PCIE_3_1_inst_n_2045,PCIE_3_1_inst_n_2046}),
        .USERCLK(CLK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_bram bram_inst
       (.CORECLKMIREQUESTRAM(CORECLKMIREQUESTRAM),
        .MICOMPLETIONRAMREADDATA(MICOMPLETIONRAMREADDATA),
        .MICOMPLETIONRAMREADENABLEL(MICOMPLETIONRAMREADENABLEL),
        .MICOMPLETIONRAMREADENABLEU(MICOMPLETIONRAMREADENABLEU),
        .MICOMPLETIONRAMWRITEENABLEL(MICOMPLETIONRAMWRITEENABLEL),
        .MICOMPLETIONRAMWRITEENABLEU(MICOMPLETIONRAMWRITEENABLEU),
        .MIREPLAYRAMADDRESS(MIREPLAYRAMADDRESS),
        .MIREPLAYRAMREADDATA(MIREPLAYRAMREADDATA),
        .MIREPLAYRAMWRITEDATA(MIREPLAYRAMWRITEDATA),
        .MIREPLAYRAMWRITEENABLE(MIREPLAYRAMWRITEENABLE),
        .MIREQUESTRAMREADDATA(MIREQUESTRAMREADDATA),
        .MIREQUESTRAMREADENABLE(MIREQUESTRAMREADENABLE),
        .MIREQUESTRAMWRITEDATA(MIREQUESTRAMWRITEDATA),
        .MIREQUESTRAMWRITEENABLE(MIREQUESTRAMWRITEENABLE),
        .mi_cpl_raddr0_i(MICOMPLETIONRAMREADADDRESSAL),
        .mi_cpl_raddr1_i(MICOMPLETIONRAMREADADDRESSBL),
        .mi_cpl_raddr2_i(MICOMPLETIONRAMREADADDRESSAU),
        .mi_cpl_raddr3_i(MICOMPLETIONRAMREADADDRESSBU),
        .mi_cpl_waddr0_i(MICOMPLETIONRAMWRITEADDRESSAL),
        .mi_cpl_waddr1_i(MICOMPLETIONRAMWRITEADDRESSBL),
        .mi_cpl_waddr2_i(MICOMPLETIONRAMWRITEADDRESSAU),
        .mi_cpl_waddr3_i(MICOMPLETIONRAMWRITEADDRESSBU),
        .mi_cpl_wdata_i({MICOMPLETIONRAMWRITEDATAU[70:63],MICOMPLETIONRAMWRITEDATAU[61:54],MICOMPLETIONRAMWRITEDATAU[52:45],MICOMPLETIONRAMWRITEDATAU[43:36],MICOMPLETIONRAMWRITEDATAU[34:27],MICOMPLETIONRAMWRITEDATAU[25:18],MICOMPLETIONRAMWRITEDATAU[16:9],MICOMPLETIONRAMWRITEDATAU[7:0],MICOMPLETIONRAMWRITEDATAL[70:63],MICOMPLETIONRAMWRITEDATAL[61:54],MICOMPLETIONRAMWRITEDATAL[52:45],MICOMPLETIONRAMWRITEDATAL[43:36],MICOMPLETIONRAMWRITEDATAL[34:27],MICOMPLETIONRAMWRITEDATAL[25:18],MICOMPLETIONRAMWRITEDATAL[16:9],MICOMPLETIONRAMWRITEDATAL[7:0]}),
        .mi_cpl_wdip_i({MICOMPLETIONRAMWRITEDATAU[71],MICOMPLETIONRAMWRITEDATAU[62],MICOMPLETIONRAMWRITEDATAU[53],MICOMPLETIONRAMWRITEDATAU[44],MICOMPLETIONRAMWRITEDATAU[35],MICOMPLETIONRAMWRITEDATAU[26],MICOMPLETIONRAMWRITEDATAU[17],MICOMPLETIONRAMWRITEDATAU[8],MICOMPLETIONRAMWRITEDATAL[71],MICOMPLETIONRAMWRITEDATAL[62],MICOMPLETIONRAMWRITEDATAL[53],MICOMPLETIONRAMWRITEDATAL[44],MICOMPLETIONRAMWRITEDATAL[35],MICOMPLETIONRAMWRITEDATAL[26],MICOMPLETIONRAMWRITEDATAL[17],MICOMPLETIONRAMWRITEDATAL[8]}),
        .mi_req_raddr0_i(MIREQUESTRAMREADADDRESSA),
        .mi_req_raddr1_i(MIREQUESTRAMREADADDRESSB),
        .mi_req_waddr0_i(MIREQUESTRAMWRITEADDRESSA),
        .mi_req_waddr1_i(MIREQUESTRAMWRITEADDRESSB));
  LUT3 #(
    .INIT(8'h20)) 
    \read_rcvd_watchDog_cnt[19]_i_1 
       (.I0(CFGEXTREADRECEIVED),
        .I1(cfg_ext_read_received_d1),
        .I2(is_reg_num_cfg_ext_space),
        .O(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0100)) 
    \read_rcvd_watchDog_cnt[19]_i_4 
       (.I0(PCIE_3_1_inst_n_2796),
        .I1(PCIE_3_1_inst_n_2795),
        .I2(PCIE_3_1_inst_n_2794),
        .I3(PCIE_3_1_inst_n_2797),
        .I4(PCIE_3_1_inst_n_2793),
        .I5(PCIE_3_1_inst_n_2792),
        .O(is_reg_num_cfg_ext_space));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \rrst_n_r[6]_i_1 
       (.I0(PCIEPERST0B),
        .O(cfg_config_space_enable_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'h80)) 
    user_lnk_up_cdc_i_1
       (.I0(cfg_phy_link_status[1]),
        .I1(cfg_phy_link_status[0]),
        .I2(PCIEPERST0B),
        .O(cfg_config_space_enable_2));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    user_lnk_up_i_1
       (.I0(PCIEPERST0B),
        .I1(cfg_phy_link_status[0]),
        .I2(cfg_phy_link_status[1]),
        .O(cfg_config_space_enable_1));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'hFFF7)) 
    user_reset_i_1
       (.I0(cfg_phy_link_status[1]),
        .I1(PCIEPERST0B),
        .I2(cfg_hot_reset_out),
        .I3(cfg_phy_link_down),
        .O(src_arst));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_clk
   (CLK_PCLK,
    CLK_USERCLK,
    CLK_CORECLK,
    CLK_PCLK_CE,
    CLK_PCLK_CEMASK,
    CLK_USERCLK_CLR,
    CLK_PCLK_MASK,
    CLK_USERCLK_IN,
    GT_BUFGTDIV,
    CLK_USERCLK_CEMASK,
    lopt,
    lopt_1);
  output CLK_PCLK;
  output CLK_USERCLK;
  output CLK_CORECLK;
  input CLK_PCLK_CE;
  input CLK_PCLK_CEMASK;
  input CLK_USERCLK_CLR;
  input CLK_PCLK_MASK;
  input CLK_USERCLK_IN;
  input [8:0]GT_BUFGTDIV;
  input CLK_USERCLK_CEMASK;
  input lopt;
  input lopt_1;

  wire CLK_CORECLK;
  wire CLK_PCLK;
  wire CLK_PCLK_CE;
  wire CLK_PCLK_CEMASK;
  wire CLK_PCLK_MASK;
  wire CLK_USERCLK;
  wire CLK_USERCLK_CEMASK;
  wire CLK_USERCLK_CLR;
  wire CLK_USERCLK_IN;
  wire [8:0]GT_BUFGTDIV;
  wire lopt;
  wire lopt_1;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_coreclk
       (.CE(lopt),
        .CEMASK(CLK_USERCLK_CEMASK),
        .CLR(lopt_1),
        .CLRMASK(CLK_USERCLK_CEMASK),
        .DIV(GT_BUFGTDIV[5:3]),
        .I(CLK_USERCLK_IN),
        .O(CLK_CORECLK));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_pclk
       (.CE(lopt),
        .CEMASK(CLK_PCLK_CEMASK),
        .CLR(lopt_1),
        .CLRMASK(CLK_PCLK_MASK),
        .DIV(GT_BUFGTDIV[2:0]),
        .I(CLK_USERCLK_IN),
        .O(CLK_PCLK));
  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_gt_userclk
       (.CE(lopt),
        .CEMASK(CLK_USERCLK_CEMASK),
        .CLR(lopt_1),
        .CLRMASK(CLK_USERCLK_CEMASK),
        .DIV(GT_BUFGTDIV[8:6]),
        .I(CLK_USERCLK_IN),
        .O(CLK_USERCLK));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rst
   (phy_rrst_n,
    in0,
    phy_prst_n,
    D,
    PHY_TXOUTCLKSEL,
    GT_RXPROGDIVRESET,
    GT_GTRXRESET,
    GT_RXUSERRDY,
    SR,
    prst_n_r_reg_reg_0,
    prst_n_r_reg_reg_1,
    prst_n_r_reg_reg_2,
    prst_n_r_reg_reg_3,
    prst_n_r_reg_reg_4,
    prst_n_r_reg_reg_5,
    prst_n_r_reg_reg_6,
    prst_n_r_reg_reg_7,
    GT_PCIERSTTXSYNCSTART,
    CLK_USERCLK_CEMASK,
    \sync_reg[3] ,
    prst_n_r_reg_reg_8,
    CLK_PCLK,
    Q,
    \adapt_cnt_reg[21] ,
    \adapt_cnt_reg[21]_0 ,
    \adapt_cnt_reg[21]_1 ,
    \adapt_cnt_reg[21]_2 ,
    \adapt_cnt_reg[21]_3 ,
    \adapt_cnt_reg[21]_4 ,
    \adapt_cnt_reg[21]_5 ,
    GT_GTPOWERGOOD,
    GT_CPLLLOCK,
    GT_TXPROGDIVRESETDONE,
    GT_TXRESETDONE,
    GT_RXRESETDONE,
    GT_PCIESYNCTXSYNCDONE,
    GT_PHYSTATUS);
  output phy_rrst_n;
  output in0;
  output phy_prst_n;
  output [0:0]D;
  output [1:0]PHY_TXOUTCLKSEL;
  output [0:0]GT_RXPROGDIVRESET;
  output [0:0]GT_GTRXRESET;
  output [0:0]GT_RXUSERRDY;
  output [0:0]SR;
  output prst_n_r_reg_reg_0;
  output prst_n_r_reg_reg_1;
  output prst_n_r_reg_reg_2;
  output prst_n_r_reg_reg_3;
  output prst_n_r_reg_reg_4;
  output prst_n_r_reg_reg_5;
  output prst_n_r_reg_reg_6;
  output prst_n_r_reg_reg_7;
  output [0:0]GT_PCIERSTTXSYNCSTART;
  output CLK_USERCLK_CEMASK;
  input \sync_reg[3] ;
  input prst_n_r_reg_reg_8;
  input CLK_PCLK;
  input [0:0]Q;
  input [0:0]\adapt_cnt_reg[21] ;
  input [0:0]\adapt_cnt_reg[21]_0 ;
  input [0:0]\adapt_cnt_reg[21]_1 ;
  input [0:0]\adapt_cnt_reg[21]_2 ;
  input [0:0]\adapt_cnt_reg[21]_3 ;
  input [0:0]\adapt_cnt_reg[21]_4 ;
  input [0:0]\adapt_cnt_reg[21]_5 ;
  input [7:0]GT_GTPOWERGOOD;
  input [7:0]GT_CPLLLOCK;
  input [7:0]GT_TXPROGDIVRESETDONE;
  input [7:0]GT_TXRESETDONE;
  input [7:0]GT_RXRESETDONE;
  input [7:0]GT_PCIESYNCTXSYNCDONE;
  input [7:0]GT_PHYSTATUS;

  wire CLK_PCLK;
  wire CLK_USERCLK_CEMASK;
  wire \FSM_onehot_fsm[1]_i_4_n_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[0] ;
  wire \FSM_onehot_fsm_reg_n_0_[5] ;
  wire \FSM_onehot_fsm_reg_n_0_[6] ;
  wire \FSM_onehot_fsm_reg_n_0_[7] ;
  wire [7:0]GT_CPLLLOCK;
  wire [7:0]GT_GTPOWERGOOD;
  wire [0:0]GT_GTRXRESET;
  wire [0:0]GT_PCIERSTTXSYNCSTART;
  wire [7:0]GT_PCIESYNCTXSYNCDONE;
  wire [7:0]GT_PHYSTATUS;
  wire [0:0]GT_RXPROGDIVRESET;
  wire [7:0]GT_RXRESETDONE;
  wire [0:0]GT_RXUSERRDY;
  wire [7:0]GT_TXPROGDIVRESETDONE;
  wire [7:0]GT_TXRESETDONE;
  wire [1:0]PHY_TXOUTCLKSEL;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]\adapt_cnt_reg[21] ;
  wire [0:0]\adapt_cnt_reg[21]_0 ;
  wire [0:0]\adapt_cnt_reg[21]_1 ;
  wire [0:0]\adapt_cnt_reg[21]_2 ;
  wire [0:0]\adapt_cnt_reg[21]_3 ;
  wire [0:0]\adapt_cnt_reg[21]_4 ;
  wire [0:0]\adapt_cnt_reg[21]_5 ;
  wire cplllock_a__6;
  wire cpllreset;
  wire [8:0]cpllreset_cnt;
  wire \cpllreset_cnt[5]_i_2_n_0 ;
  wire \cpllreset_cnt[8]_i_2_n_0 ;
  wire \cpllreset_cnt_reg_n_0_[0] ;
  wire \cpllreset_cnt_reg_n_0_[1] ;
  wire \cpllreset_cnt_reg_n_0_[2] ;
  wire \cpllreset_cnt_reg_n_0_[3] ;
  wire \cpllreset_cnt_reg_n_0_[4] ;
  wire \cpllreset_cnt_reg_n_0_[5] ;
  wire \cpllreset_cnt_reg_n_0_[6] ;
  wire \cpllreset_cnt_reg_n_0_[7] ;
  wire \cpllreset_cnt_reg_n_0_[8] ;
  wire cpllreset_i_1_n_0;
  wire \cpllreset_r_reg[2]_srl3_n_0 ;
  wire fsm2__0;
  wire gtreset;
  wire gtreset__0;
  wire \gtreset_r_reg[2]_srl3_n_0 ;
  wire idle_i_1_n_0;
  wire idle_i_2_n_0;
  wire [0:0]p_0_in;
  (* MAX_FANOUT = "500" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* SHIFT_EXTRACT = "NO" *) wire phy_prst_n;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) (* SHIFT_EXTRACT = "NO" *) wire phy_rrst_n;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [6:0]prst_n_r;
  wire prst_n_r_reg_reg_0;
  wire prst_n_r_reg_reg_1;
  wire prst_n_r_reg_reg_2;
  wire prst_n_r_reg_reg_3;
  wire prst_n_r_reg_reg_4;
  wire prst_n_r_reg_reg_5;
  wire prst_n_r_reg_reg_6;
  wire prst_n_r_reg_reg_7;
  wire prst_n_r_reg_reg_8;
  wire prst_n_rdy;
  wire resetdone_a__0;
  (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [6:0]rrst_n_r;
  wire sync_cplllock_n_0;
  wire sync_cplllock_n_1;
  wire sync_gtpowergood_n_0;
  wire sync_gtpowergood_n_1;
  wire sync_phystatus_n_0;
  wire sync_phystatus_n_1;
  wire \sync_reg[3] ;
  wire sync_rxresetdone_n_0;
  wire sync_rxresetdone_n_1;
  wire sync_txprogdivresetdone_n_0;
  wire sync_txresetdone_n_0;
  wire sync_txsync_done_n_0;
  wire sync_txsync_done_n_1;
  wire txprogdivreset;
  wire txprogdivreset__0;
  wire txprogdivreset_i_1_n_0;
  wire \txprogdivreset_r_reg[2]_srl3_n_0 ;
  wire txsync_done_a__6;
  wire txsync_start;
  wire [1:0]txsync_start_cnt;
  wire \txsync_start_cnt_reg_n_0_[0] ;
  wire \txsync_start_cnt_reg_n_0_[1] ;
  wire txsync_start_i_1_n_0;
  wire userrdy;
  wire \userrdy_r_reg[2]_srl3_n_0 ;

  assign D[0] = phy_prst_n;
  assign in0 = phy_rrst_n;
  LUT5 #(
    .INIT(32'h57FFFFFF)) 
    \FSM_onehot_fsm[1]_i_4 
       (.I0(\cpllreset_cnt_reg_n_0_[8] ),
        .I1(\cpllreset_cnt_reg_n_0_[3] ),
        .I2(\cpllreset_cnt_reg_n_0_[2] ),
        .I3(\cpllreset_cnt_reg_n_0_[7] ),
        .I4(\cpllreset_cnt_reg_n_0_[6] ),
        .O(\FSM_onehot_fsm[1]_i_4_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000" *) 
  FDPE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .D(sync_cplllock_n_1),
        .PRE(idle_i_2_n_0),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ));
  (* FSM_ENCODED_STATES = "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(sync_cplllock_n_0),
        .Q(cpllreset));
  (* FSM_ENCODED_STATES = "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(sync_txprogdivresetdone_n_0),
        .Q(txprogdivreset));
  (* FSM_ENCODED_STATES = "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(sync_txresetdone_n_0),
        .Q(gtreset));
  (* FSM_ENCODED_STATES = "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(sync_txsync_done_n_1),
        .Q(txsync_start));
  (* FSM_ENCODED_STATES = "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[5] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(sync_txsync_done_n_0),
        .Q(\FSM_onehot_fsm_reg_n_0_[5] ));
  (* FSM_ENCODED_STATES = "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[6] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(sync_phystatus_n_1),
        .Q(\FSM_onehot_fsm_reg_n_0_[6] ));
  (* FSM_ENCODED_STATES = "FSM_GTPOWERGOOD:00000001,FSM_PLLLOCK:00000010,FSM_TXPROGDIVRESETDONE:00000100,FSM_RESETDONE:00001000,FSM_TXSYNC_START:00010000,FSM_TXSYNC_DONE:00100000,FSM_IDLE:10000000,FSM_PHYSTATUS:01000000" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[7] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(sync_phystatus_n_0),
        .Q(\FSM_onehot_fsm_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \FSM_sequential_fsm[2]_i_1 
       (.I0(phy_prst_n),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    PHY_TXOUTCLKSEL_inferred_i_1
       (.I0(PHY_TXOUTCLKSEL[0]),
        .O(PHY_TXOUTCLKSEL[1]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adapt_cnt[0]_i_1 
       (.I0(phy_prst_n),
        .I1(Q),
        .O(prst_n_r_reg_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adapt_cnt[0]_i_1__0 
       (.I0(phy_prst_n),
        .I1(\adapt_cnt_reg[21] ),
        .O(prst_n_r_reg_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adapt_cnt[0]_i_1__1 
       (.I0(phy_prst_n),
        .I1(\adapt_cnt_reg[21]_0 ),
        .O(prst_n_r_reg_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adapt_cnt[0]_i_1__2 
       (.I0(phy_prst_n),
        .I1(\adapt_cnt_reg[21]_1 ),
        .O(prst_n_r_reg_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adapt_cnt[0]_i_1__3 
       (.I0(phy_prst_n),
        .I1(\adapt_cnt_reg[21]_2 ),
        .O(prst_n_r_reg_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adapt_cnt[0]_i_1__4 
       (.I0(phy_prst_n),
        .I1(\adapt_cnt_reg[21]_3 ),
        .O(prst_n_r_reg_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \adapt_cnt[0]_i_1__5 
       (.I0(phy_prst_n),
        .I1(\adapt_cnt_reg[21]_4 ),
        .O(prst_n_r_reg_reg_6));
  LUT2 #(
    .INIT(4'h7)) 
    \adapt_cnt[0]_i_1__6 
       (.I0(phy_prst_n),
        .I1(\adapt_cnt_reg[21]_5 ),
        .O(prst_n_r_reg_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \cpllreset_cnt[0]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I1(\cpllreset_cnt_reg_n_0_[0] ),
        .O(cpllreset_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \cpllreset_cnt[1]_i_1 
       (.I0(\cpllreset_cnt_reg_n_0_[0] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I2(\cpllreset_cnt_reg_n_0_[1] ),
        .O(cpllreset_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \cpllreset_cnt[2]_i_1 
       (.I0(\cpllreset_cnt_reg_n_0_[1] ),
        .I1(\cpllreset_cnt_reg_n_0_[0] ),
        .I2(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I3(\cpllreset_cnt_reg_n_0_[2] ),
        .O(cpllreset_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \cpllreset_cnt[3]_i_1 
       (.I0(\cpllreset_cnt_reg_n_0_[2] ),
        .I1(\cpllreset_cnt_reg_n_0_[0] ),
        .I2(\cpllreset_cnt_reg_n_0_[1] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I4(\cpllreset_cnt_reg_n_0_[3] ),
        .O(cpllreset_cnt[3]));
  LUT6 #(
    .INIT(64'h7FFF000080000000)) 
    \cpllreset_cnt[4]_i_1 
       (.I0(\cpllreset_cnt_reg_n_0_[3] ),
        .I1(\cpllreset_cnt_reg_n_0_[1] ),
        .I2(\cpllreset_cnt_reg_n_0_[0] ),
        .I3(\cpllreset_cnt_reg_n_0_[2] ),
        .I4(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I5(\cpllreset_cnt_reg_n_0_[4] ),
        .O(cpllreset_cnt[4]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \cpllreset_cnt[5]_i_1 
       (.I0(\cpllreset_cnt[5]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I2(\cpllreset_cnt_reg_n_0_[5] ),
        .O(cpllreset_cnt[5]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \cpllreset_cnt[5]_i_2 
       (.I0(\cpllreset_cnt_reg_n_0_[4] ),
        .I1(\cpllreset_cnt_reg_n_0_[2] ),
        .I2(\cpllreset_cnt_reg_n_0_[0] ),
        .I3(\cpllreset_cnt_reg_n_0_[1] ),
        .I4(\cpllreset_cnt_reg_n_0_[3] ),
        .O(\cpllreset_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'h84)) 
    \cpllreset_cnt[6]_i_1 
       (.I0(\cpllreset_cnt[8]_i_2_n_0 ),
        .I1(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I2(\cpllreset_cnt_reg_n_0_[6] ),
        .O(cpllreset_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hD020)) 
    \cpllreset_cnt[7]_i_1 
       (.I0(\cpllreset_cnt_reg_n_0_[6] ),
        .I1(\cpllreset_cnt[8]_i_2_n_0 ),
        .I2(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I3(\cpllreset_cnt_reg_n_0_[7] ),
        .O(cpllreset_cnt[7]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'hDF002000)) 
    \cpllreset_cnt[8]_i_1 
       (.I0(\cpllreset_cnt_reg_n_0_[7] ),
        .I1(\cpllreset_cnt[8]_i_2_n_0 ),
        .I2(\cpllreset_cnt_reg_n_0_[6] ),
        .I3(\FSM_onehot_fsm_reg_n_0_[0] ),
        .I4(\cpllreset_cnt_reg_n_0_[8] ),
        .O(cpllreset_cnt[8]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \cpllreset_cnt[8]_i_2 
       (.I0(\cpllreset_cnt_reg_n_0_[5] ),
        .I1(\cpllreset_cnt_reg_n_0_[3] ),
        .I2(\cpllreset_cnt_reg_n_0_[1] ),
        .I3(\cpllreset_cnt_reg_n_0_[0] ),
        .I4(\cpllreset_cnt_reg_n_0_[2] ),
        .I5(\cpllreset_cnt_reg_n_0_[4] ),
        .O(\cpllreset_cnt[8]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cpllreset_cnt_reg[0] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(cpllreset_cnt[0]),
        .Q(\cpllreset_cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cpllreset_cnt_reg[1] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(cpllreset_cnt[1]),
        .Q(\cpllreset_cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cpllreset_cnt_reg[2] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(cpllreset_cnt[2]),
        .Q(\cpllreset_cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cpllreset_cnt_reg[3] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(cpllreset_cnt[3]),
        .Q(\cpllreset_cnt_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cpllreset_cnt_reg[4] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(cpllreset_cnt[4]),
        .Q(\cpllreset_cnt_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \cpllreset_cnt_reg[5] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(cpllreset_cnt[5]),
        .Q(\cpllreset_cnt_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \cpllreset_cnt_reg[6] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(cpllreset_cnt[6]),
        .Q(\cpllreset_cnt_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \cpllreset_cnt_reg[7] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(cpllreset_cnt[7]),
        .Q(\cpllreset_cnt_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \cpllreset_cnt_reg[8] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(cpllreset_cnt[8]),
        .Q(\cpllreset_cnt_reg_n_0_[8] ));
  LUT2 #(
    .INIT(4'h2)) 
    cpllreset_i_1
       (.I0(p_0_in),
        .I1(cpllreset),
        .O(cpllreset_i_1_n_0));
  (* srl_bus_name = "inst/\pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_r_reg " *) 
  (* srl_name = "inst/\pcie3_ultrascale_0_gt_top_i/phy_rst_i/cpllreset_r_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0007)) 
    \cpllreset_r_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\sync_reg[3] ),
        .D(p_0_in),
        .Q(\cpllreset_r_reg[2]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \cpllreset_r_reg[3] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .D(\cpllreset_r_reg[2]_srl3_n_0 ),
        .Q(PHY_TXOUTCLKSEL[0]),
        .R(1'b0));
  FDPE #(
    .INIT(1'b1)) 
    cpllreset_reg
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .D(cpllreset_i_1_n_0),
        .PRE(idle_i_2_n_0),
        .Q(p_0_in));
  (* srl_bus_name = "inst/\pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_r_reg " *) 
  (* srl_name = "inst/\pcie3_ultrascale_0_gt_top_i/phy_rst_i/gtreset_r_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0007)) 
    \gtreset_r_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\sync_reg[3] ),
        .D(gtreset__0),
        .Q(\gtreset_r_reg[2]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \gtreset_r_reg[3] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .D(\gtreset_r_reg[2]_srl3_n_0 ),
        .Q(GT_GTRXRESET),
        .R(1'b0));
  FDPE #(
    .INIT(1'b1)) 
    gtreset_reg
       (.C(\sync_reg[3] ),
        .CE(gtreset),
        .D(1'b0),
        .PRE(idle_i_2_n_0),
        .Q(gtreset__0));
  LUT3 #(
    .INIT(8'hFE)) 
    idle_i_1
       (.I0(\FSM_onehot_fsm_reg_n_0_[7] ),
        .I1(\FSM_onehot_fsm_reg_n_0_[6] ),
        .I2(CLK_USERCLK_CEMASK),
        .O(idle_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    idle_i_2
       (.I0(phy_rrst_n),
        .O(idle_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(idle_i_1_n_0),
        .Q(CLK_USERCLK_CEMASK));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \prst_n_r_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(1'b1),
        .Q(prst_n_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \prst_n_r_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(prst_n_r[0]),
        .Q(prst_n_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \prst_n_r_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(prst_n_r[1]),
        .Q(prst_n_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \prst_n_r_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(prst_n_r[2]),
        .Q(prst_n_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \prst_n_r_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(prst_n_r[3]),
        .Q(prst_n_r[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \prst_n_r_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(prst_n_r[4]),
        .Q(prst_n_r[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \prst_n_r_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(prst_n_r[5]),
        .Q(prst_n_r[6]));
  (* KEEP = "yes" *) 
  (* RTL_MAX_FANOUT = "found" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE prst_n_r_reg_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(prst_n_r[6]),
        .Q(phy_prst_n));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rrst_n_r_reg[0] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(1'b1),
        .Q(rrst_n_r[0]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rrst_n_r_reg[1] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(rrst_n_r[0]),
        .Q(rrst_n_r[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rrst_n_r_reg[2] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(rrst_n_r[1]),
        .Q(rrst_n_r[2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rrst_n_r_reg[3] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(rrst_n_r[2]),
        .Q(rrst_n_r[3]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rrst_n_r_reg[4] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(rrst_n_r[3]),
        .Q(rrst_n_r[4]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rrst_n_r_reg[5] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(rrst_n_r[4]),
        .Q(rrst_n_r[5]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE #(
    .INIT(1'b0)) 
    \rrst_n_r_reg[6] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(rrst_n_r[5]),
        .Q(rrst_n_r[6]));
  (* RTL_MAX_FANOUT = "found" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDCE rrst_n_r_reg_reg
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(prst_n_r_reg_reg_8),
        .D(rrst_n_r[6]),
        .Q(phy_rrst_n));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3 sync_cplllock
       (.D({sync_cplllock_n_0,sync_cplllock_n_1}),
        .\FSM_onehot_fsm_reg[0] (\FSM_onehot_fsm[1]_i_4_n_0 ),
        .\FSM_onehot_fsm_reg[0]_0 (sync_gtpowergood_n_0),
        .\FSM_onehot_fsm_reg[0]_1 (sync_gtpowergood_n_1),
        .GT_CPLLLOCK(GT_CPLLLOCK),
        .Q({cpllreset,\FSM_onehot_fsm_reg_n_0_[0] }),
        .cplllock_a__6(cplllock_a__6),
        .\sync_reg[3] (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3_14 sync_gtpowergood
       (.GT_GTPOWERGOOD(GT_GTPOWERGOOD),
        .Q({\cpllreset_cnt_reg_n_0_[5] ,\cpllreset_cnt_reg_n_0_[4] }),
        .\sync_reg[3] (sync_gtpowergood_n_0),
        .\sync_reg[3]_0 (sync_gtpowergood_n_1),
        .\sync_reg[3]_1 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3_15 sync_phystatus
       (.D({sync_phystatus_n_0,sync_phystatus_n_1}),
        .GT_PHYSTATUS(GT_PHYSTATUS),
        .Q({\FSM_onehot_fsm_reg_n_0_[7] ,\FSM_onehot_fsm_reg_n_0_[6] ,\FSM_onehot_fsm_reg_n_0_[5] }),
        .\sync_reg[3] (\sync_reg[3] ),
        .txsync_done_a__6(txsync_done_a__6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized5_16 sync_prst_n
       (.in0(phy_prst_n),
        .out(prst_n_rdy),
        .\sync_reg[0] (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized4 sync_qpll0lock
       (.\sync_reg[3] (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized4_17 sync_qpll1lock
       (.\sync_reg[3] (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3_18 sync_rxresetdone
       (.GT_RXRESETDONE(GT_RXRESETDONE),
        .\sync_reg[3] (sync_rxresetdone_n_0),
        .\sync_reg[3]_0 (sync_rxresetdone_n_1),
        .\sync_reg[3]_1 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3_19 sync_txprogdivresetdone
       (.D(sync_txprogdivresetdone_n_0),
        .GT_TXPROGDIVRESETDONE(GT_TXPROGDIVRESETDONE),
        .Q({txprogdivreset,cpllreset}),
        .cplllock_a__6(cplllock_a__6),
        .fsm2__0(fsm2__0),
        .out(prst_n_rdy),
        .\sync_reg[3] (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3_20 sync_txresetdone
       (.D(sync_txresetdone_n_0),
        .\FSM_onehot_fsm_reg[3] (sync_rxresetdone_n_0),
        .\FSM_onehot_fsm_reg[3]_0 (sync_rxresetdone_n_1),
        .GT_TXRESETDONE(GT_TXRESETDONE),
        .Q({gtreset,txprogdivreset}),
        .fsm2__0(fsm2__0),
        .resetdone_a__0(resetdone_a__0),
        .\sync_reg[3] (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3_21 sync_txsync_done
       (.D({sync_txsync_done_n_0,sync_txsync_done_n_1}),
        .\FSM_onehot_fsm_reg[5] ({\txsync_start_cnt_reg_n_0_[1] ,\txsync_start_cnt_reg_n_0_[0] }),
        .GT_PCIESYNCTXSYNCDONE(GT_PCIESYNCTXSYNCDONE),
        .Q({\FSM_onehot_fsm_reg_n_0_[5] ,txsync_start,gtreset}),
        .resetdone_a__0(resetdone_a__0),
        .\sync_reg[3] (\sync_reg[3] ),
        .txsync_done_a__6(txsync_done_a__6));
  LUT2 #(
    .INIT(4'h2)) 
    txprogdivreset_i_1
       (.I0(txprogdivreset__0),
        .I1(txprogdivreset),
        .O(txprogdivreset_i_1_n_0));
  (* srl_bus_name = "inst/\pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_r_reg " *) 
  (* srl_name = "inst/\pcie3_ultrascale_0_gt_top_i/phy_rst_i/txprogdivreset_r_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0007)) 
    \txprogdivreset_r_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\sync_reg[3] ),
        .D(txprogdivreset__0),
        .Q(\txprogdivreset_r_reg[2]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b1)) 
    \txprogdivreset_r_reg[3] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .D(\txprogdivreset_r_reg[2]_srl3_n_0 ),
        .Q(GT_RXPROGDIVRESET),
        .R(1'b0));
  FDPE #(
    .INIT(1'b1)) 
    txprogdivreset_reg
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .D(txprogdivreset_i_1_n_0),
        .PRE(idle_i_2_n_0),
        .Q(txprogdivreset__0));
  LUT2 #(
    .INIT(4'h2)) 
    \txsync_start_cnt[0]_i_1 
       (.I0(txsync_start),
        .I1(\txsync_start_cnt_reg_n_0_[0] ),
        .O(txsync_start_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \txsync_start_cnt[1]_i_1 
       (.I0(\txsync_start_cnt_reg_n_0_[0] ),
        .I1(txsync_start),
        .I2(\txsync_start_cnt_reg_n_0_[1] ),
        .O(txsync_start_cnt[1]));
  FDCE #(
    .INIT(1'b0)) 
    \txsync_start_cnt_reg[0] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(txsync_start_cnt[0]),
        .Q(\txsync_start_cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \txsync_start_cnt_reg[1] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(txsync_start_cnt[1]),
        .Q(\txsync_start_cnt_reg_n_0_[1] ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    txsync_start_i_1
       (.I0(txsync_start),
        .I1(\FSM_onehot_fsm_reg_n_0_[5] ),
        .I2(GT_PCIERSTTXSYNCSTART),
        .O(txsync_start_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    txsync_start_reg
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .CLR(idle_i_2_n_0),
        .D(txsync_start_i_1_n_0),
        .Q(GT_PCIERSTTXSYNCSTART));
  (* srl_bus_name = "inst/\pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_r_reg " *) 
  (* srl_name = "inst/\pcie3_ultrascale_0_gt_top_i/phy_rst_i/userrdy_r_reg[2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \userrdy_r_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(\sync_reg[3] ),
        .D(userrdy),
        .Q(\userrdy_r_reg[2]_srl3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \userrdy_r_reg[3] 
       (.C(\sync_reg[3] ),
        .CE(1'b1),
        .D(\userrdy_r_reg[2]_srl3_n_0 ),
        .Q(GT_RXUSERRDY),
        .R(1'b0));
  FDCE #(
    .INIT(1'b0)) 
    userrdy_reg
       (.C(\sync_reg[3] ),
        .CE(gtreset),
        .CLR(idle_i_2_n_0),
        .D(1'b1),
        .Q(userrdy));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq
   (pipe_rx_eq_lffs_sel,
    pipe_rx_eq_adapt_done,
    pipe_rx_eqdone,
    Q,
    SR,
    CLK_PCLK,
    \adapt_cnt_reg[21]_0 ,
    pipe_rx_eqcontrol,
    pipe_rx_eqpreset,
    pipe_rx_eq_txpreset,
    pipe_tx_eqdeemph,
    pipe_rx_eq_lffs);
  output [0:0]pipe_rx_eq_lffs_sel;
  output [0:0]pipe_rx_eq_adapt_done;
  output [0:0]pipe_rx_eqdone;
  output [0:0]Q;
  input [0:0]SR;
  input CLK_PCLK;
  input \adapt_cnt_reg[21]_0 ;
  input [1:0]pipe_rx_eqcontrol;
  input [2:0]pipe_rx_eqpreset;
  input [3:0]pipe_rx_eq_txpreset;
  input [5:0]pipe_tx_eqdeemph;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire \FSM_onehot_fsm[3]_i_1__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__0_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7_n_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[0] ;
  wire \FSM_onehot_fsm_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_reg_n_0_[2] ;
  wire \FSM_onehot_fsm_reg_n_0_[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire adapt_2nd_reg_n_0;
  wire \adapt_cnt[0]_i_3_n_0 ;
  wire [21:0]adapt_cnt_reg;
  wire \adapt_cnt_reg[0]_i_2_n_0 ;
  wire \adapt_cnt_reg[0]_i_2_n_1 ;
  wire \adapt_cnt_reg[0]_i_2_n_10 ;
  wire \adapt_cnt_reg[0]_i_2_n_11 ;
  wire \adapt_cnt_reg[0]_i_2_n_12 ;
  wire \adapt_cnt_reg[0]_i_2_n_13 ;
  wire \adapt_cnt_reg[0]_i_2_n_14 ;
  wire \adapt_cnt_reg[0]_i_2_n_15 ;
  wire \adapt_cnt_reg[0]_i_2_n_2 ;
  wire \adapt_cnt_reg[0]_i_2_n_3 ;
  wire \adapt_cnt_reg[0]_i_2_n_4 ;
  wire \adapt_cnt_reg[0]_i_2_n_5 ;
  wire \adapt_cnt_reg[0]_i_2_n_6 ;
  wire \adapt_cnt_reg[0]_i_2_n_7 ;
  wire \adapt_cnt_reg[0]_i_2_n_8 ;
  wire \adapt_cnt_reg[0]_i_2_n_9 ;
  wire \adapt_cnt_reg[16]_i_1_n_10 ;
  wire \adapt_cnt_reg[16]_i_1_n_11 ;
  wire \adapt_cnt_reg[16]_i_1_n_12 ;
  wire \adapt_cnt_reg[16]_i_1_n_13 ;
  wire \adapt_cnt_reg[16]_i_1_n_14 ;
  wire \adapt_cnt_reg[16]_i_1_n_15 ;
  wire \adapt_cnt_reg[16]_i_1_n_3 ;
  wire \adapt_cnt_reg[16]_i_1_n_4 ;
  wire \adapt_cnt_reg[16]_i_1_n_5 ;
  wire \adapt_cnt_reg[16]_i_1_n_6 ;
  wire \adapt_cnt_reg[16]_i_1_n_7 ;
  wire \adapt_cnt_reg[21]_0 ;
  wire \adapt_cnt_reg[8]_i_1_n_0 ;
  wire \adapt_cnt_reg[8]_i_1_n_1 ;
  wire \adapt_cnt_reg[8]_i_1_n_10 ;
  wire \adapt_cnt_reg[8]_i_1_n_11 ;
  wire \adapt_cnt_reg[8]_i_1_n_12 ;
  wire \adapt_cnt_reg[8]_i_1_n_13 ;
  wire \adapt_cnt_reg[8]_i_1_n_14 ;
  wire \adapt_cnt_reg[8]_i_1_n_15 ;
  wire \adapt_cnt_reg[8]_i_1_n_2 ;
  wire \adapt_cnt_reg[8]_i_1_n_3 ;
  wire \adapt_cnt_reg[8]_i_1_n_4 ;
  wire \adapt_cnt_reg[8]_i_1_n_5 ;
  wire \adapt_cnt_reg[8]_i_1_n_6 ;
  wire \adapt_cnt_reg[8]_i_1_n_7 ;
  wire \adapt_cnt_reg[8]_i_1_n_8 ;
  wire \adapt_cnt_reg[8]_i_1_n_9 ;
  wire adapt_done;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eq_adapt_done;
  wire [5:0]pipe_rx_eq_lffs;
  wire [0:0]pipe_rx_eq_lffs_sel;
  wire [3:0]pipe_rx_eq_txpreset;
  wire [1:0]pipe_rx_eqcontrol;
  wire [0:0]pipe_rx_eqdone;
  wire [2:0]pipe_rx_eqpreset;
  wire [5:0]pipe_tx_eqdeemph;
  wire sync_ctrl_n_0;
  wire sync_ctrl_n_1;
  wire sync_ctrl_n_2;
  wire sync_ctrl_n_3;
  wire sync_ctrl_n_4;
  wire [1:0]txcoeff_cnt;
  wire [1:0]txcoeff_cnt__0;
  wire [7:5]\NLW_adapt_cnt_reg[16]_i_1_CO_UNCONNECTED ;
  wire [7:6]\NLW_adapt_cnt_reg[16]_i_1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \FSM_onehot_fsm[3]_i_1__0 
       (.I0(txcoeff_cnt__0[0]),
        .I1(txcoeff_cnt__0[1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I3(fsm2__21),
        .I4(Q),
        .O(\FSM_onehot_fsm[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    \FSM_onehot_fsm[4]_i_2__0 
       (.I0(\FSM_onehot_fsm[4]_i_3__0_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_4__0_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_5__0_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_6__0_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_7_n_0 ),
        .I5(adapt_2nd_reg_n_0),
        .O(fsm2__21));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_fsm[4]_i_3__0 
       (.I0(adapt_cnt_reg[6]),
        .I1(adapt_cnt_reg[21]),
        .I2(adapt_cnt_reg[0]),
        .I3(adapt_cnt_reg[1]),
        .I4(adapt_cnt_reg[16]),
        .I5(adapt_cnt_reg[2]),
        .O(\FSM_onehot_fsm[4]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_4__0 
       (.I0(adapt_cnt_reg[11]),
        .I1(adapt_cnt_reg[10]),
        .I2(adapt_cnt_reg[9]),
        .I3(adapt_cnt_reg[8]),
        .O(\FSM_onehot_fsm[4]_i_4__0_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \FSM_onehot_fsm[4]_i_5__0 
       (.I0(adapt_cnt_reg[4]),
        .I1(adapt_cnt_reg[3]),
        .I2(adapt_cnt_reg[5]),
        .I3(adapt_cnt_reg[7]),
        .O(\FSM_onehot_fsm[4]_i_5__0_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_6__0 
       (.I0(adapt_cnt_reg[14]),
        .I1(adapt_cnt_reg[15]),
        .I2(adapt_cnt_reg[13]),
        .I3(adapt_cnt_reg[12]),
        .O(\FSM_onehot_fsm[4]_i_6__0_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[4]_i_7 
       (.I0(adapt_cnt_reg[20]),
        .I1(adapt_cnt_reg[19]),
        .I2(adapt_cnt_reg[18]),
        .I3(adapt_cnt_reg[17]),
        .O(\FSM_onehot_fsm[4]_i_7_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_4),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_3),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_2),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__0_n_0 ),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_1),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(SR));
  FDSE adapt_2nd_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_0),
        .Q(adapt_2nd_reg_n_0),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \adapt_cnt[0]_i_3 
       (.I0(adapt_cnt_reg[0]),
        .O(\adapt_cnt[0]_i_3_n_0 ));
  FDRE \adapt_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2_n_15 ),
        .Q(adapt_cnt_reg[0]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[0]_i_2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[0]_i_2_n_0 ,\adapt_cnt_reg[0]_i_2_n_1 ,\adapt_cnt_reg[0]_i_2_n_2 ,\adapt_cnt_reg[0]_i_2_n_3 ,\adapt_cnt_reg[0]_i_2_n_4 ,\adapt_cnt_reg[0]_i_2_n_5 ,\adapt_cnt_reg[0]_i_2_n_6 ,\adapt_cnt_reg[0]_i_2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\adapt_cnt_reg[0]_i_2_n_8 ,\adapt_cnt_reg[0]_i_2_n_9 ,\adapt_cnt_reg[0]_i_2_n_10 ,\adapt_cnt_reg[0]_i_2_n_11 ,\adapt_cnt_reg[0]_i_2_n_12 ,\adapt_cnt_reg[0]_i_2_n_13 ,\adapt_cnt_reg[0]_i_2_n_14 ,\adapt_cnt_reg[0]_i_2_n_15 }),
        .S({adapt_cnt_reg[7:1],\adapt_cnt[0]_i_3_n_0 }));
  FDRE \adapt_cnt_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1_n_13 ),
        .Q(adapt_cnt_reg[10]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1_n_12 ),
        .Q(adapt_cnt_reg[11]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1_n_11 ),
        .Q(adapt_cnt_reg[12]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1_n_10 ),
        .Q(adapt_cnt_reg[13]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1_n_9 ),
        .Q(adapt_cnt_reg[14]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1_n_8 ),
        .Q(adapt_cnt_reg[15]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[16] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1_n_15 ),
        .Q(adapt_cnt_reg[16]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[16]_i_1 
       (.CI(\adapt_cnt_reg[8]_i_1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_adapt_cnt_reg[16]_i_1_CO_UNCONNECTED [7:5],\adapt_cnt_reg[16]_i_1_n_3 ,\adapt_cnt_reg[16]_i_1_n_4 ,\adapt_cnt_reg[16]_i_1_n_5 ,\adapt_cnt_reg[16]_i_1_n_6 ,\adapt_cnt_reg[16]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_cnt_reg[16]_i_1_O_UNCONNECTED [7:6],\adapt_cnt_reg[16]_i_1_n_10 ,\adapt_cnt_reg[16]_i_1_n_11 ,\adapt_cnt_reg[16]_i_1_n_12 ,\adapt_cnt_reg[16]_i_1_n_13 ,\adapt_cnt_reg[16]_i_1_n_14 ,\adapt_cnt_reg[16]_i_1_n_15 }),
        .S({1'b0,1'b0,adapt_cnt_reg[21:16]}));
  FDRE \adapt_cnt_reg[17] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1_n_14 ),
        .Q(adapt_cnt_reg[17]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[18] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1_n_13 ),
        .Q(adapt_cnt_reg[18]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[19] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1_n_12 ),
        .Q(adapt_cnt_reg[19]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2_n_14 ),
        .Q(adapt_cnt_reg[1]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[20] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1_n_11 ),
        .Q(adapt_cnt_reg[20]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[21] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1_n_10 ),
        .Q(adapt_cnt_reg[21]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2_n_13 ),
        .Q(adapt_cnt_reg[2]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2_n_12 ),
        .Q(adapt_cnt_reg[3]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2_n_11 ),
        .Q(adapt_cnt_reg[4]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2_n_10 ),
        .Q(adapt_cnt_reg[5]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2_n_9 ),
        .Q(adapt_cnt_reg[6]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2_n_8 ),
        .Q(adapt_cnt_reg[7]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1_n_15 ),
        .Q(adapt_cnt_reg[8]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[8]_i_1 
       (.CI(\adapt_cnt_reg[0]_i_2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[8]_i_1_n_0 ,\adapt_cnt_reg[8]_i_1_n_1 ,\adapt_cnt_reg[8]_i_1_n_2 ,\adapt_cnt_reg[8]_i_1_n_3 ,\adapt_cnt_reg[8]_i_1_n_4 ,\adapt_cnt_reg[8]_i_1_n_5 ,\adapt_cnt_reg[8]_i_1_n_6 ,\adapt_cnt_reg[8]_i_1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\adapt_cnt_reg[8]_i_1_n_8 ,\adapt_cnt_reg[8]_i_1_n_9 ,\adapt_cnt_reg[8]_i_1_n_10 ,\adapt_cnt_reg[8]_i_1_n_11 ,\adapt_cnt_reg[8]_i_1_n_12 ,\adapt_cnt_reg[8]_i_1_n_13 ,\adapt_cnt_reg[8]_i_1_n_14 ,\adapt_cnt_reg[8]_i_1_n_15 }),
        .S(adapt_cnt_reg[15:8]));
  FDRE \adapt_cnt_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1_n_14 ),
        .Q(adapt_cnt_reg[9]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE adapt_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(adapt_done),
        .Q(pipe_rx_eq_adapt_done),
        .R(SR));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(pipe_rx_eqdone),
        .R(SR));
  FDRE lffs_sel_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(lffs_sel),
        .Q(pipe_rx_eq_lffs_sel),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_380 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D({sync_ctrl_n_1,sync_ctrl_n_2,sync_ctrl_n_3,sync_ctrl_n_4}),
        .\FSM_onehot_fsm_reg[2] (txcoeff_cnt__0),
        .Q({\FSM_onehot_fsm_reg_n_0_[4] ,Q,\FSM_onehot_fsm_reg_n_0_[2] ,\FSM_onehot_fsm_reg_n_0_[1] ,\FSM_onehot_fsm_reg_n_0_[0] }),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_2nd_reg_n_0),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol),
        .\sync_reg[2] (sync_ctrl_n_0),
        .\txcoeff_cnt_reg[0] (txcoeff_cnt[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_381 sync_lffs
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_382 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_383 sync_txcoeff
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_384 sync_txpreset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \txcoeff_cnt[1]_i_1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(txcoeff_cnt__0[0]),
        .I2(txcoeff_cnt__0[1]),
        .O(txcoeff_cnt[1]));
  FDRE \txcoeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[0]),
        .Q(txcoeff_cnt__0[0]),
        .R(SR));
  FDRE \txcoeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[1]),
        .Q(txcoeff_cnt__0[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_rxeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_0
   (pipe_rx_eq_lffs_sel,
    pipe_rx_eq_adapt_done,
    pipe_rx_eqdone,
    Q,
    SR,
    CLK_PCLK,
    \adapt_cnt_reg[21]_0 ,
    pipe_rx_eqcontrol,
    pipe_rx_eqpreset,
    pipe_rx_eq_txpreset,
    pipe_tx_eqdeemph,
    pipe_rx_eq_lffs);
  output [0:0]pipe_rx_eq_lffs_sel;
  output [0:0]pipe_rx_eq_adapt_done;
  output [0:0]pipe_rx_eqdone;
  output [0:0]Q;
  input [0:0]SR;
  input CLK_PCLK;
  input \adapt_cnt_reg[21]_0 ;
  input [1:0]pipe_rx_eqcontrol;
  input [2:0]pipe_rx_eqpreset;
  input [3:0]pipe_rx_eq_txpreset;
  input [5:0]pipe_tx_eqdeemph;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire \FSM_onehot_fsm[3]_i_1__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__1_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__0_n_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[0] ;
  wire \FSM_onehot_fsm_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_reg_n_0_[2] ;
  wire \FSM_onehot_fsm_reg_n_0_[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire adapt_2nd_reg_n_0;
  wire \adapt_cnt[0]_i_3__0_n_0 ;
  wire [21:0]adapt_cnt_reg;
  wire \adapt_cnt_reg[0]_i_2__0_n_0 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_1 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_10 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_11 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_12 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_13 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_14 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_15 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_2 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_3 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_4 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_5 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_6 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_7 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_8 ;
  wire \adapt_cnt_reg[0]_i_2__0_n_9 ;
  wire \adapt_cnt_reg[16]_i_1__0_n_10 ;
  wire \adapt_cnt_reg[16]_i_1__0_n_11 ;
  wire \adapt_cnt_reg[16]_i_1__0_n_12 ;
  wire \adapt_cnt_reg[16]_i_1__0_n_13 ;
  wire \adapt_cnt_reg[16]_i_1__0_n_14 ;
  wire \adapt_cnt_reg[16]_i_1__0_n_15 ;
  wire \adapt_cnt_reg[16]_i_1__0_n_3 ;
  wire \adapt_cnt_reg[16]_i_1__0_n_4 ;
  wire \adapt_cnt_reg[16]_i_1__0_n_5 ;
  wire \adapt_cnt_reg[16]_i_1__0_n_6 ;
  wire \adapt_cnt_reg[16]_i_1__0_n_7 ;
  wire \adapt_cnt_reg[21]_0 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_0 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_1 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_10 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_11 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_12 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_13 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_14 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_15 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_2 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_3 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_4 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_5 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_6 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_7 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_8 ;
  wire \adapt_cnt_reg[8]_i_1__0_n_9 ;
  wire adapt_done;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eq_adapt_done;
  wire [5:0]pipe_rx_eq_lffs;
  wire [0:0]pipe_rx_eq_lffs_sel;
  wire [3:0]pipe_rx_eq_txpreset;
  wire [1:0]pipe_rx_eqcontrol;
  wire [0:0]pipe_rx_eqdone;
  wire [2:0]pipe_rx_eqpreset;
  wire [5:0]pipe_tx_eqdeemph;
  wire sync_ctrl_n_0;
  wire sync_ctrl_n_1;
  wire sync_ctrl_n_2;
  wire sync_ctrl_n_3;
  wire sync_ctrl_n_4;
  wire [1:0]txcoeff_cnt;
  wire [1:0]txcoeff_cnt__0;
  wire [7:5]\NLW_adapt_cnt_reg[16]_i_1__0_CO_UNCONNECTED ;
  wire [7:6]\NLW_adapt_cnt_reg[16]_i_1__0_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \FSM_onehot_fsm[3]_i_1__1 
       (.I0(txcoeff_cnt__0[0]),
        .I1(txcoeff_cnt__0[1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I3(fsm2__21),
        .I4(Q),
        .O(\FSM_onehot_fsm[3]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    \FSM_onehot_fsm[4]_i_2__1 
       (.I0(\FSM_onehot_fsm[4]_i_3__1_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_4__1_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_5__1_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_6__1_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_7__0_n_0 ),
        .I5(adapt_2nd_reg_n_0),
        .O(fsm2__21));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_fsm[4]_i_3__1 
       (.I0(adapt_cnt_reg[6]),
        .I1(adapt_cnt_reg[21]),
        .I2(adapt_cnt_reg[0]),
        .I3(adapt_cnt_reg[1]),
        .I4(adapt_cnt_reg[16]),
        .I5(adapt_cnt_reg[2]),
        .O(\FSM_onehot_fsm[4]_i_3__1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_4__1 
       (.I0(adapt_cnt_reg[11]),
        .I1(adapt_cnt_reg[10]),
        .I2(adapt_cnt_reg[9]),
        .I3(adapt_cnt_reg[8]),
        .O(\FSM_onehot_fsm[4]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \FSM_onehot_fsm[4]_i_5__1 
       (.I0(adapt_cnt_reg[4]),
        .I1(adapt_cnt_reg[3]),
        .I2(adapt_cnt_reg[5]),
        .I3(adapt_cnt_reg[7]),
        .O(\FSM_onehot_fsm[4]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_6__1 
       (.I0(adapt_cnt_reg[14]),
        .I1(adapt_cnt_reg[15]),
        .I2(adapt_cnt_reg[13]),
        .I3(adapt_cnt_reg[12]),
        .O(\FSM_onehot_fsm[4]_i_6__1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[4]_i_7__0 
       (.I0(adapt_cnt_reg[20]),
        .I1(adapt_cnt_reg[19]),
        .I2(adapt_cnt_reg[18]),
        .I3(adapt_cnt_reg[17]),
        .O(\FSM_onehot_fsm[4]_i_7__0_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_4),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_3),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_2),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__1_n_0 ),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_1),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(SR));
  FDSE adapt_2nd_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_0),
        .Q(adapt_2nd_reg_n_0),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \adapt_cnt[0]_i_3__0 
       (.I0(adapt_cnt_reg[0]),
        .O(\adapt_cnt[0]_i_3__0_n_0 ));
  FDRE \adapt_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__0_n_15 ),
        .Q(adapt_cnt_reg[0]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[0]_i_2__0 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[0]_i_2__0_n_0 ,\adapt_cnt_reg[0]_i_2__0_n_1 ,\adapt_cnt_reg[0]_i_2__0_n_2 ,\adapt_cnt_reg[0]_i_2__0_n_3 ,\adapt_cnt_reg[0]_i_2__0_n_4 ,\adapt_cnt_reg[0]_i_2__0_n_5 ,\adapt_cnt_reg[0]_i_2__0_n_6 ,\adapt_cnt_reg[0]_i_2__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\adapt_cnt_reg[0]_i_2__0_n_8 ,\adapt_cnt_reg[0]_i_2__0_n_9 ,\adapt_cnt_reg[0]_i_2__0_n_10 ,\adapt_cnt_reg[0]_i_2__0_n_11 ,\adapt_cnt_reg[0]_i_2__0_n_12 ,\adapt_cnt_reg[0]_i_2__0_n_13 ,\adapt_cnt_reg[0]_i_2__0_n_14 ,\adapt_cnt_reg[0]_i_2__0_n_15 }),
        .S({adapt_cnt_reg[7:1],\adapt_cnt[0]_i_3__0_n_0 }));
  FDRE \adapt_cnt_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__0_n_13 ),
        .Q(adapt_cnt_reg[10]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__0_n_12 ),
        .Q(adapt_cnt_reg[11]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__0_n_11 ),
        .Q(adapt_cnt_reg[12]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__0_n_10 ),
        .Q(adapt_cnt_reg[13]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__0_n_9 ),
        .Q(adapt_cnt_reg[14]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__0_n_8 ),
        .Q(adapt_cnt_reg[15]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[16] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__0_n_15 ),
        .Q(adapt_cnt_reg[16]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[16]_i_1__0 
       (.CI(\adapt_cnt_reg[8]_i_1__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_adapt_cnt_reg[16]_i_1__0_CO_UNCONNECTED [7:5],\adapt_cnt_reg[16]_i_1__0_n_3 ,\adapt_cnt_reg[16]_i_1__0_n_4 ,\adapt_cnt_reg[16]_i_1__0_n_5 ,\adapt_cnt_reg[16]_i_1__0_n_6 ,\adapt_cnt_reg[16]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_cnt_reg[16]_i_1__0_O_UNCONNECTED [7:6],\adapt_cnt_reg[16]_i_1__0_n_10 ,\adapt_cnt_reg[16]_i_1__0_n_11 ,\adapt_cnt_reg[16]_i_1__0_n_12 ,\adapt_cnt_reg[16]_i_1__0_n_13 ,\adapt_cnt_reg[16]_i_1__0_n_14 ,\adapt_cnt_reg[16]_i_1__0_n_15 }),
        .S({1'b0,1'b0,adapt_cnt_reg[21:16]}));
  FDRE \adapt_cnt_reg[17] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__0_n_14 ),
        .Q(adapt_cnt_reg[17]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[18] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__0_n_13 ),
        .Q(adapt_cnt_reg[18]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[19] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__0_n_12 ),
        .Q(adapt_cnt_reg[19]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__0_n_14 ),
        .Q(adapt_cnt_reg[1]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[20] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__0_n_11 ),
        .Q(adapt_cnt_reg[20]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[21] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__0_n_10 ),
        .Q(adapt_cnt_reg[21]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__0_n_13 ),
        .Q(adapt_cnt_reg[2]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__0_n_12 ),
        .Q(adapt_cnt_reg[3]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__0_n_11 ),
        .Q(adapt_cnt_reg[4]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__0_n_10 ),
        .Q(adapt_cnt_reg[5]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__0_n_9 ),
        .Q(adapt_cnt_reg[6]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__0_n_8 ),
        .Q(adapt_cnt_reg[7]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__0_n_15 ),
        .Q(adapt_cnt_reg[8]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[8]_i_1__0 
       (.CI(\adapt_cnt_reg[0]_i_2__0_n_0 ),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[8]_i_1__0_n_0 ,\adapt_cnt_reg[8]_i_1__0_n_1 ,\adapt_cnt_reg[8]_i_1__0_n_2 ,\adapt_cnt_reg[8]_i_1__0_n_3 ,\adapt_cnt_reg[8]_i_1__0_n_4 ,\adapt_cnt_reg[8]_i_1__0_n_5 ,\adapt_cnt_reg[8]_i_1__0_n_6 ,\adapt_cnt_reg[8]_i_1__0_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\adapt_cnt_reg[8]_i_1__0_n_8 ,\adapt_cnt_reg[8]_i_1__0_n_9 ,\adapt_cnt_reg[8]_i_1__0_n_10 ,\adapt_cnt_reg[8]_i_1__0_n_11 ,\adapt_cnt_reg[8]_i_1__0_n_12 ,\adapt_cnt_reg[8]_i_1__0_n_13 ,\adapt_cnt_reg[8]_i_1__0_n_14 ,\adapt_cnt_reg[8]_i_1__0_n_15 }),
        .S(adapt_cnt_reg[15:8]));
  FDRE \adapt_cnt_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__0_n_14 ),
        .Q(adapt_cnt_reg[9]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE adapt_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(adapt_done),
        .Q(pipe_rx_eq_adapt_done),
        .R(SR));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(pipe_rx_eqdone),
        .R(SR));
  FDRE lffs_sel_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(lffs_sel),
        .Q(pipe_rx_eq_lffs_sel),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_339 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D({sync_ctrl_n_1,sync_ctrl_n_2,sync_ctrl_n_3,sync_ctrl_n_4}),
        .\FSM_onehot_fsm_reg[2] (txcoeff_cnt__0),
        .Q({\FSM_onehot_fsm_reg_n_0_[4] ,Q,\FSM_onehot_fsm_reg_n_0_[2] ,\FSM_onehot_fsm_reg_n_0_[1] ,\FSM_onehot_fsm_reg_n_0_[0] }),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_2nd_reg_n_0),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol),
        .\sync_reg[2] (sync_ctrl_n_0),
        .\txcoeff_cnt_reg[0] (txcoeff_cnt[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_340 sync_lffs
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_341 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_342 sync_txcoeff
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_343 sync_txpreset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \txcoeff_cnt[1]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(txcoeff_cnt__0[0]),
        .I2(txcoeff_cnt__0[1]),
        .O(txcoeff_cnt[1]));
  FDRE \txcoeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[0]),
        .Q(txcoeff_cnt__0[0]),
        .R(SR));
  FDRE \txcoeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[1]),
        .Q(txcoeff_cnt__0[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_rxeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_10
   (pipe_rx_eq_lffs_sel,
    pipe_rx_eq_adapt_done,
    pipe_rx_eqdone,
    Q,
    SR,
    CLK_PCLK,
    \adapt_cnt_reg[21]_0 ,
    pipe_rx_eqcontrol,
    pipe_rx_eqpreset,
    pipe_rx_eq_txpreset,
    pipe_tx_eqdeemph,
    pipe_rx_eq_lffs);
  output [0:0]pipe_rx_eq_lffs_sel;
  output [0:0]pipe_rx_eq_adapt_done;
  output [0:0]pipe_rx_eqdone;
  output [0:0]Q;
  input [0:0]SR;
  input CLK_PCLK;
  input \adapt_cnt_reg[21]_0 ;
  input [1:0]pipe_rx_eqcontrol;
  input [2:0]pipe_rx_eqpreset;
  input [3:0]pipe_rx_eq_txpreset;
  input [5:0]pipe_tx_eqdeemph;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire \FSM_onehot_fsm[3]_i_1__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__6_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__5_n_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[0] ;
  wire \FSM_onehot_fsm_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_reg_n_0_[2] ;
  wire \FSM_onehot_fsm_reg_n_0_[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire adapt_2nd_reg_n_0;
  wire \adapt_cnt[0]_i_3__5_n_0 ;
  wire [21:0]adapt_cnt_reg;
  wire \adapt_cnt_reg[0]_i_2__5_n_0 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_1 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_10 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_11 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_12 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_13 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_14 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_15 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_2 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_3 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_4 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_5 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_6 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_7 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_8 ;
  wire \adapt_cnt_reg[0]_i_2__5_n_9 ;
  wire \adapt_cnt_reg[16]_i_1__5_n_10 ;
  wire \adapt_cnt_reg[16]_i_1__5_n_11 ;
  wire \adapt_cnt_reg[16]_i_1__5_n_12 ;
  wire \adapt_cnt_reg[16]_i_1__5_n_13 ;
  wire \adapt_cnt_reg[16]_i_1__5_n_14 ;
  wire \adapt_cnt_reg[16]_i_1__5_n_15 ;
  wire \adapt_cnt_reg[16]_i_1__5_n_3 ;
  wire \adapt_cnt_reg[16]_i_1__5_n_4 ;
  wire \adapt_cnt_reg[16]_i_1__5_n_5 ;
  wire \adapt_cnt_reg[16]_i_1__5_n_6 ;
  wire \adapt_cnt_reg[16]_i_1__5_n_7 ;
  wire \adapt_cnt_reg[21]_0 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_0 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_1 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_10 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_11 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_12 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_13 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_14 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_15 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_2 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_3 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_4 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_5 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_6 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_7 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_8 ;
  wire \adapt_cnt_reg[8]_i_1__5_n_9 ;
  wire adapt_done;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eq_adapt_done;
  wire [5:0]pipe_rx_eq_lffs;
  wire [0:0]pipe_rx_eq_lffs_sel;
  wire [3:0]pipe_rx_eq_txpreset;
  wire [1:0]pipe_rx_eqcontrol;
  wire [0:0]pipe_rx_eqdone;
  wire [2:0]pipe_rx_eqpreset;
  wire [5:0]pipe_tx_eqdeemph;
  wire sync_ctrl_n_0;
  wire sync_ctrl_n_1;
  wire sync_ctrl_n_2;
  wire sync_ctrl_n_3;
  wire sync_ctrl_n_4;
  wire [1:0]txcoeff_cnt;
  wire [1:0]txcoeff_cnt__0;
  wire [7:5]\NLW_adapt_cnt_reg[16]_i_1__5_CO_UNCONNECTED ;
  wire [7:6]\NLW_adapt_cnt_reg[16]_i_1__5_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \FSM_onehot_fsm[3]_i_1__6 
       (.I0(txcoeff_cnt__0[0]),
        .I1(txcoeff_cnt__0[1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I3(fsm2__21),
        .I4(Q),
        .O(\FSM_onehot_fsm[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    \FSM_onehot_fsm[4]_i_2__6 
       (.I0(\FSM_onehot_fsm[4]_i_3__6_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_4__6_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_5__6_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_6__6_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_7__5_n_0 ),
        .I5(adapt_2nd_reg_n_0),
        .O(fsm2__21));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_fsm[4]_i_3__6 
       (.I0(adapt_cnt_reg[6]),
        .I1(adapt_cnt_reg[21]),
        .I2(adapt_cnt_reg[0]),
        .I3(adapt_cnt_reg[1]),
        .I4(adapt_cnt_reg[16]),
        .I5(adapt_cnt_reg[2]),
        .O(\FSM_onehot_fsm[4]_i_3__6_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_4__6 
       (.I0(adapt_cnt_reg[11]),
        .I1(adapt_cnt_reg[10]),
        .I2(adapt_cnt_reg[9]),
        .I3(adapt_cnt_reg[8]),
        .O(\FSM_onehot_fsm[4]_i_4__6_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \FSM_onehot_fsm[4]_i_5__6 
       (.I0(adapt_cnt_reg[4]),
        .I1(adapt_cnt_reg[3]),
        .I2(adapt_cnt_reg[5]),
        .I3(adapt_cnt_reg[7]),
        .O(\FSM_onehot_fsm[4]_i_5__6_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_6__6 
       (.I0(adapt_cnt_reg[14]),
        .I1(adapt_cnt_reg[15]),
        .I2(adapt_cnt_reg[13]),
        .I3(adapt_cnt_reg[12]),
        .O(\FSM_onehot_fsm[4]_i_6__6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[4]_i_7__5 
       (.I0(adapt_cnt_reg[20]),
        .I1(adapt_cnt_reg[19]),
        .I2(adapt_cnt_reg[18]),
        .I3(adapt_cnt_reg[17]),
        .O(\FSM_onehot_fsm[4]_i_7__5_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_4),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_3),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_2),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__6_n_0 ),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_1),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(SR));
  FDSE adapt_2nd_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_0),
        .Q(adapt_2nd_reg_n_0),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \adapt_cnt[0]_i_3__5 
       (.I0(adapt_cnt_reg[0]),
        .O(\adapt_cnt[0]_i_3__5_n_0 ));
  FDRE \adapt_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__5_n_15 ),
        .Q(adapt_cnt_reg[0]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[0]_i_2__5 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[0]_i_2__5_n_0 ,\adapt_cnt_reg[0]_i_2__5_n_1 ,\adapt_cnt_reg[0]_i_2__5_n_2 ,\adapt_cnt_reg[0]_i_2__5_n_3 ,\adapt_cnt_reg[0]_i_2__5_n_4 ,\adapt_cnt_reg[0]_i_2__5_n_5 ,\adapt_cnt_reg[0]_i_2__5_n_6 ,\adapt_cnt_reg[0]_i_2__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\adapt_cnt_reg[0]_i_2__5_n_8 ,\adapt_cnt_reg[0]_i_2__5_n_9 ,\adapt_cnt_reg[0]_i_2__5_n_10 ,\adapt_cnt_reg[0]_i_2__5_n_11 ,\adapt_cnt_reg[0]_i_2__5_n_12 ,\adapt_cnt_reg[0]_i_2__5_n_13 ,\adapt_cnt_reg[0]_i_2__5_n_14 ,\adapt_cnt_reg[0]_i_2__5_n_15 }),
        .S({adapt_cnt_reg[7:1],\adapt_cnt[0]_i_3__5_n_0 }));
  FDRE \adapt_cnt_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__5_n_13 ),
        .Q(adapt_cnt_reg[10]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__5_n_12 ),
        .Q(adapt_cnt_reg[11]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__5_n_11 ),
        .Q(adapt_cnt_reg[12]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__5_n_10 ),
        .Q(adapt_cnt_reg[13]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__5_n_9 ),
        .Q(adapt_cnt_reg[14]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__5_n_8 ),
        .Q(adapt_cnt_reg[15]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[16] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__5_n_15 ),
        .Q(adapt_cnt_reg[16]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[16]_i_1__5 
       (.CI(\adapt_cnt_reg[8]_i_1__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_adapt_cnt_reg[16]_i_1__5_CO_UNCONNECTED [7:5],\adapt_cnt_reg[16]_i_1__5_n_3 ,\adapt_cnt_reg[16]_i_1__5_n_4 ,\adapt_cnt_reg[16]_i_1__5_n_5 ,\adapt_cnt_reg[16]_i_1__5_n_6 ,\adapt_cnt_reg[16]_i_1__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_cnt_reg[16]_i_1__5_O_UNCONNECTED [7:6],\adapt_cnt_reg[16]_i_1__5_n_10 ,\adapt_cnt_reg[16]_i_1__5_n_11 ,\adapt_cnt_reg[16]_i_1__5_n_12 ,\adapt_cnt_reg[16]_i_1__5_n_13 ,\adapt_cnt_reg[16]_i_1__5_n_14 ,\adapt_cnt_reg[16]_i_1__5_n_15 }),
        .S({1'b0,1'b0,adapt_cnt_reg[21:16]}));
  FDRE \adapt_cnt_reg[17] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__5_n_14 ),
        .Q(adapt_cnt_reg[17]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[18] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__5_n_13 ),
        .Q(adapt_cnt_reg[18]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[19] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__5_n_12 ),
        .Q(adapt_cnt_reg[19]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__5_n_14 ),
        .Q(adapt_cnt_reg[1]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[20] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__5_n_11 ),
        .Q(adapt_cnt_reg[20]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[21] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__5_n_10 ),
        .Q(adapt_cnt_reg[21]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__5_n_13 ),
        .Q(adapt_cnt_reg[2]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__5_n_12 ),
        .Q(adapt_cnt_reg[3]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__5_n_11 ),
        .Q(adapt_cnt_reg[4]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__5_n_10 ),
        .Q(adapt_cnt_reg[5]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__5_n_9 ),
        .Q(adapt_cnt_reg[6]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__5_n_8 ),
        .Q(adapt_cnt_reg[7]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__5_n_15 ),
        .Q(adapt_cnt_reg[8]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[8]_i_1__5 
       (.CI(\adapt_cnt_reg[0]_i_2__5_n_0 ),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[8]_i_1__5_n_0 ,\adapt_cnt_reg[8]_i_1__5_n_1 ,\adapt_cnt_reg[8]_i_1__5_n_2 ,\adapt_cnt_reg[8]_i_1__5_n_3 ,\adapt_cnt_reg[8]_i_1__5_n_4 ,\adapt_cnt_reg[8]_i_1__5_n_5 ,\adapt_cnt_reg[8]_i_1__5_n_6 ,\adapt_cnt_reg[8]_i_1__5_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\adapt_cnt_reg[8]_i_1__5_n_8 ,\adapt_cnt_reg[8]_i_1__5_n_9 ,\adapt_cnt_reg[8]_i_1__5_n_10 ,\adapt_cnt_reg[8]_i_1__5_n_11 ,\adapt_cnt_reg[8]_i_1__5_n_12 ,\adapt_cnt_reg[8]_i_1__5_n_13 ,\adapt_cnt_reg[8]_i_1__5_n_14 ,\adapt_cnt_reg[8]_i_1__5_n_15 }),
        .S(adapt_cnt_reg[15:8]));
  FDRE \adapt_cnt_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__5_n_14 ),
        .Q(adapt_cnt_reg[9]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE adapt_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(adapt_done),
        .Q(pipe_rx_eq_adapt_done),
        .R(SR));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(pipe_rx_eqdone),
        .R(SR));
  FDRE lffs_sel_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(lffs_sel),
        .Q(pipe_rx_eq_lffs_sel),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_134 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D({sync_ctrl_n_1,sync_ctrl_n_2,sync_ctrl_n_3,sync_ctrl_n_4}),
        .\FSM_onehot_fsm_reg[2] (txcoeff_cnt__0),
        .Q({\FSM_onehot_fsm_reg_n_0_[4] ,Q,\FSM_onehot_fsm_reg_n_0_[2] ,\FSM_onehot_fsm_reg_n_0_[1] ,\FSM_onehot_fsm_reg_n_0_[0] }),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_2nd_reg_n_0),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol),
        .\sync_reg[2] (sync_ctrl_n_0),
        .\txcoeff_cnt_reg[0] (txcoeff_cnt[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_135 sync_lffs
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_136 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_137 sync_txcoeff
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_138 sync_txpreset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \txcoeff_cnt[1]_i_1__5 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(txcoeff_cnt__0[0]),
        .I2(txcoeff_cnt__0[1]),
        .O(txcoeff_cnt[1]));
  FDRE \txcoeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[0]),
        .Q(txcoeff_cnt__0[0]),
        .R(SR));
  FDRE \txcoeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[1]),
        .Q(txcoeff_cnt__0[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_rxeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_12
   (pipe_rx_eq_lffs_sel,
    pipe_rx_eq_adapt_done,
    pipe_rx_eqdone,
    Q,
    SR,
    CLK_PCLK,
    \adapt_cnt_reg[21]_0 ,
    pipe_rx_eqcontrol,
    pipe_rx_eqpreset,
    pipe_rx_eq_txpreset,
    pipe_tx_eqdeemph,
    pipe_rx_eq_lffs);
  output [0:0]pipe_rx_eq_lffs_sel;
  output [0:0]pipe_rx_eq_adapt_done;
  output [0:0]pipe_rx_eqdone;
  output [0:0]Q;
  input [0:0]SR;
  input CLK_PCLK;
  input \adapt_cnt_reg[21]_0 ;
  input [1:0]pipe_rx_eqcontrol;
  input [2:0]pipe_rx_eqpreset;
  input [3:0]pipe_rx_eq_txpreset;
  input [5:0]pipe_tx_eqdeemph;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire \FSM_onehot_fsm[3]_i_1__7_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__7_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__7_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__7_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__7_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__6_n_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[0] ;
  wire \FSM_onehot_fsm_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_reg_n_0_[2] ;
  wire \FSM_onehot_fsm_reg_n_0_[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire adapt_2nd_reg_n_0;
  wire \adapt_cnt[0]_i_3__6_n_0 ;
  wire [21:0]adapt_cnt_reg;
  wire \adapt_cnt_reg[0]_i_2__6_n_0 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_1 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_10 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_11 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_12 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_13 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_14 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_15 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_2 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_3 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_4 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_5 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_6 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_7 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_8 ;
  wire \adapt_cnt_reg[0]_i_2__6_n_9 ;
  wire \adapt_cnt_reg[16]_i_1__6_n_10 ;
  wire \adapt_cnt_reg[16]_i_1__6_n_11 ;
  wire \adapt_cnt_reg[16]_i_1__6_n_12 ;
  wire \adapt_cnt_reg[16]_i_1__6_n_13 ;
  wire \adapt_cnt_reg[16]_i_1__6_n_14 ;
  wire \adapt_cnt_reg[16]_i_1__6_n_15 ;
  wire \adapt_cnt_reg[16]_i_1__6_n_3 ;
  wire \adapt_cnt_reg[16]_i_1__6_n_4 ;
  wire \adapt_cnt_reg[16]_i_1__6_n_5 ;
  wire \adapt_cnt_reg[16]_i_1__6_n_6 ;
  wire \adapt_cnt_reg[16]_i_1__6_n_7 ;
  wire \adapt_cnt_reg[21]_0 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_0 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_1 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_10 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_11 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_12 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_13 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_14 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_15 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_2 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_3 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_4 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_5 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_6 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_7 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_8 ;
  wire \adapt_cnt_reg[8]_i_1__6_n_9 ;
  wire adapt_done;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eq_adapt_done;
  wire [5:0]pipe_rx_eq_lffs;
  wire [0:0]pipe_rx_eq_lffs_sel;
  wire [3:0]pipe_rx_eq_txpreset;
  wire [1:0]pipe_rx_eqcontrol;
  wire [0:0]pipe_rx_eqdone;
  wire [2:0]pipe_rx_eqpreset;
  wire [5:0]pipe_tx_eqdeemph;
  wire sync_ctrl_n_0;
  wire sync_ctrl_n_1;
  wire sync_ctrl_n_2;
  wire sync_ctrl_n_3;
  wire sync_ctrl_n_4;
  wire [1:0]txcoeff_cnt;
  wire [1:0]txcoeff_cnt__0;
  wire [7:5]\NLW_adapt_cnt_reg[16]_i_1__6_CO_UNCONNECTED ;
  wire [7:6]\NLW_adapt_cnt_reg[16]_i_1__6_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \FSM_onehot_fsm[3]_i_1__7 
       (.I0(txcoeff_cnt__0[0]),
        .I1(txcoeff_cnt__0[1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I3(fsm2__21),
        .I4(Q),
        .O(\FSM_onehot_fsm[3]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    \FSM_onehot_fsm[4]_i_2__7 
       (.I0(\FSM_onehot_fsm[4]_i_3__7_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_4__7_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_5__7_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_6__7_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_7__6_n_0 ),
        .I5(adapt_2nd_reg_n_0),
        .O(fsm2__21));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_fsm[4]_i_3__7 
       (.I0(adapt_cnt_reg[6]),
        .I1(adapt_cnt_reg[21]),
        .I2(adapt_cnt_reg[0]),
        .I3(adapt_cnt_reg[1]),
        .I4(adapt_cnt_reg[16]),
        .I5(adapt_cnt_reg[2]),
        .O(\FSM_onehot_fsm[4]_i_3__7_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_4__7 
       (.I0(adapt_cnt_reg[11]),
        .I1(adapt_cnt_reg[10]),
        .I2(adapt_cnt_reg[9]),
        .I3(adapt_cnt_reg[8]),
        .O(\FSM_onehot_fsm[4]_i_4__7_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \FSM_onehot_fsm[4]_i_5__7 
       (.I0(adapt_cnt_reg[4]),
        .I1(adapt_cnt_reg[3]),
        .I2(adapt_cnt_reg[5]),
        .I3(adapt_cnt_reg[7]),
        .O(\FSM_onehot_fsm[4]_i_5__7_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_6__7 
       (.I0(adapt_cnt_reg[14]),
        .I1(adapt_cnt_reg[15]),
        .I2(adapt_cnt_reg[13]),
        .I3(adapt_cnt_reg[12]),
        .O(\FSM_onehot_fsm[4]_i_6__7_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[4]_i_7__6 
       (.I0(adapt_cnt_reg[20]),
        .I1(adapt_cnt_reg[19]),
        .I2(adapt_cnt_reg[18]),
        .I3(adapt_cnt_reg[17]),
        .O(\FSM_onehot_fsm[4]_i_7__6_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_4),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_3),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_2),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__7_n_0 ),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_1),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(SR));
  FDSE adapt_2nd_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_0),
        .Q(adapt_2nd_reg_n_0),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \adapt_cnt[0]_i_3__6 
       (.I0(adapt_cnt_reg[0]),
        .O(\adapt_cnt[0]_i_3__6_n_0 ));
  FDRE \adapt_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__6_n_15 ),
        .Q(adapt_cnt_reg[0]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[0]_i_2__6 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[0]_i_2__6_n_0 ,\adapt_cnt_reg[0]_i_2__6_n_1 ,\adapt_cnt_reg[0]_i_2__6_n_2 ,\adapt_cnt_reg[0]_i_2__6_n_3 ,\adapt_cnt_reg[0]_i_2__6_n_4 ,\adapt_cnt_reg[0]_i_2__6_n_5 ,\adapt_cnt_reg[0]_i_2__6_n_6 ,\adapt_cnt_reg[0]_i_2__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\adapt_cnt_reg[0]_i_2__6_n_8 ,\adapt_cnt_reg[0]_i_2__6_n_9 ,\adapt_cnt_reg[0]_i_2__6_n_10 ,\adapt_cnt_reg[0]_i_2__6_n_11 ,\adapt_cnt_reg[0]_i_2__6_n_12 ,\adapt_cnt_reg[0]_i_2__6_n_13 ,\adapt_cnt_reg[0]_i_2__6_n_14 ,\adapt_cnt_reg[0]_i_2__6_n_15 }),
        .S({adapt_cnt_reg[7:1],\adapt_cnt[0]_i_3__6_n_0 }));
  FDRE \adapt_cnt_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__6_n_13 ),
        .Q(adapt_cnt_reg[10]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__6_n_12 ),
        .Q(adapt_cnt_reg[11]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__6_n_11 ),
        .Q(adapt_cnt_reg[12]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__6_n_10 ),
        .Q(adapt_cnt_reg[13]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__6_n_9 ),
        .Q(adapt_cnt_reg[14]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__6_n_8 ),
        .Q(adapt_cnt_reg[15]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[16] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__6_n_15 ),
        .Q(adapt_cnt_reg[16]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[16]_i_1__6 
       (.CI(\adapt_cnt_reg[8]_i_1__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_adapt_cnt_reg[16]_i_1__6_CO_UNCONNECTED [7:5],\adapt_cnt_reg[16]_i_1__6_n_3 ,\adapt_cnt_reg[16]_i_1__6_n_4 ,\adapt_cnt_reg[16]_i_1__6_n_5 ,\adapt_cnt_reg[16]_i_1__6_n_6 ,\adapt_cnt_reg[16]_i_1__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_cnt_reg[16]_i_1__6_O_UNCONNECTED [7:6],\adapt_cnt_reg[16]_i_1__6_n_10 ,\adapt_cnt_reg[16]_i_1__6_n_11 ,\adapt_cnt_reg[16]_i_1__6_n_12 ,\adapt_cnt_reg[16]_i_1__6_n_13 ,\adapt_cnt_reg[16]_i_1__6_n_14 ,\adapt_cnt_reg[16]_i_1__6_n_15 }),
        .S({1'b0,1'b0,adapt_cnt_reg[21:16]}));
  FDRE \adapt_cnt_reg[17] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__6_n_14 ),
        .Q(adapt_cnt_reg[17]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[18] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__6_n_13 ),
        .Q(adapt_cnt_reg[18]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[19] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__6_n_12 ),
        .Q(adapt_cnt_reg[19]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__6_n_14 ),
        .Q(adapt_cnt_reg[1]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[20] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__6_n_11 ),
        .Q(adapt_cnt_reg[20]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[21] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__6_n_10 ),
        .Q(adapt_cnt_reg[21]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__6_n_13 ),
        .Q(adapt_cnt_reg[2]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__6_n_12 ),
        .Q(adapt_cnt_reg[3]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__6_n_11 ),
        .Q(adapt_cnt_reg[4]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__6_n_10 ),
        .Q(adapt_cnt_reg[5]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__6_n_9 ),
        .Q(adapt_cnt_reg[6]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__6_n_8 ),
        .Q(adapt_cnt_reg[7]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__6_n_15 ),
        .Q(adapt_cnt_reg[8]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[8]_i_1__6 
       (.CI(\adapt_cnt_reg[0]_i_2__6_n_0 ),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[8]_i_1__6_n_0 ,\adapt_cnt_reg[8]_i_1__6_n_1 ,\adapt_cnt_reg[8]_i_1__6_n_2 ,\adapt_cnt_reg[8]_i_1__6_n_3 ,\adapt_cnt_reg[8]_i_1__6_n_4 ,\adapt_cnt_reg[8]_i_1__6_n_5 ,\adapt_cnt_reg[8]_i_1__6_n_6 ,\adapt_cnt_reg[8]_i_1__6_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\adapt_cnt_reg[8]_i_1__6_n_8 ,\adapt_cnt_reg[8]_i_1__6_n_9 ,\adapt_cnt_reg[8]_i_1__6_n_10 ,\adapt_cnt_reg[8]_i_1__6_n_11 ,\adapt_cnt_reg[8]_i_1__6_n_12 ,\adapt_cnt_reg[8]_i_1__6_n_13 ,\adapt_cnt_reg[8]_i_1__6_n_14 ,\adapt_cnt_reg[8]_i_1__6_n_15 }),
        .S(adapt_cnt_reg[15:8]));
  FDRE \adapt_cnt_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__6_n_14 ),
        .Q(adapt_cnt_reg[9]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE adapt_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(adapt_done),
        .Q(pipe_rx_eq_adapt_done),
        .R(SR));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(pipe_rx_eqdone),
        .R(SR));
  FDRE lffs_sel_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(lffs_sel),
        .Q(pipe_rx_eq_lffs_sel),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_94 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D({sync_ctrl_n_1,sync_ctrl_n_2,sync_ctrl_n_3,sync_ctrl_n_4}),
        .\FSM_onehot_fsm_reg[2] (txcoeff_cnt__0),
        .Q({\FSM_onehot_fsm_reg_n_0_[4] ,Q,\FSM_onehot_fsm_reg_n_0_[2] ,\FSM_onehot_fsm_reg_n_0_[1] ,\FSM_onehot_fsm_reg_n_0_[0] }),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_2nd_reg_n_0),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol),
        .\sync_reg[2] (sync_ctrl_n_0),
        .\txcoeff_cnt_reg[0] (txcoeff_cnt[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_95 sync_lffs
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_96 sync_txcoeff
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_97 sync_txpreset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \txcoeff_cnt[1]_i_1__6 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(txcoeff_cnt__0[0]),
        .I2(txcoeff_cnt__0[1]),
        .O(txcoeff_cnt[1]));
  FDRE \txcoeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[0]),
        .Q(txcoeff_cnt__0[0]),
        .R(SR));
  FDRE \txcoeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[1]),
        .Q(txcoeff_cnt__0[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_rxeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_2
   (pipe_rx_eq_lffs_sel,
    pipe_rx_eq_adapt_done,
    pipe_rx_eqdone,
    Q,
    SR,
    CLK_PCLK,
    \adapt_cnt_reg[21]_0 ,
    pipe_rx_eqcontrol,
    pipe_rx_eqpreset,
    pipe_rx_eq_txpreset,
    pipe_tx_eqdeemph,
    pipe_rx_eq_lffs);
  output [0:0]pipe_rx_eq_lffs_sel;
  output [0:0]pipe_rx_eq_adapt_done;
  output [0:0]pipe_rx_eqdone;
  output [0:0]Q;
  input [0:0]SR;
  input CLK_PCLK;
  input \adapt_cnt_reg[21]_0 ;
  input [1:0]pipe_rx_eqcontrol;
  input [2:0]pipe_rx_eqpreset;
  input [3:0]pipe_rx_eq_txpreset;
  input [5:0]pipe_tx_eqdeemph;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire \FSM_onehot_fsm[3]_i_1__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__2_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__1_n_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[0] ;
  wire \FSM_onehot_fsm_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_reg_n_0_[2] ;
  wire \FSM_onehot_fsm_reg_n_0_[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire adapt_2nd_reg_n_0;
  wire \adapt_cnt[0]_i_3__1_n_0 ;
  wire [21:0]adapt_cnt_reg;
  wire \adapt_cnt_reg[0]_i_2__1_n_0 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_1 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_10 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_11 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_12 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_13 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_14 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_15 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_2 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_3 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_4 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_5 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_6 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_7 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_8 ;
  wire \adapt_cnt_reg[0]_i_2__1_n_9 ;
  wire \adapt_cnt_reg[16]_i_1__1_n_10 ;
  wire \adapt_cnt_reg[16]_i_1__1_n_11 ;
  wire \adapt_cnt_reg[16]_i_1__1_n_12 ;
  wire \adapt_cnt_reg[16]_i_1__1_n_13 ;
  wire \adapt_cnt_reg[16]_i_1__1_n_14 ;
  wire \adapt_cnt_reg[16]_i_1__1_n_15 ;
  wire \adapt_cnt_reg[16]_i_1__1_n_3 ;
  wire \adapt_cnt_reg[16]_i_1__1_n_4 ;
  wire \adapt_cnt_reg[16]_i_1__1_n_5 ;
  wire \adapt_cnt_reg[16]_i_1__1_n_6 ;
  wire \adapt_cnt_reg[16]_i_1__1_n_7 ;
  wire \adapt_cnt_reg[21]_0 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_0 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_1 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_10 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_11 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_12 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_13 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_14 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_15 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_2 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_3 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_4 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_5 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_6 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_7 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_8 ;
  wire \adapt_cnt_reg[8]_i_1__1_n_9 ;
  wire adapt_done;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eq_adapt_done;
  wire [5:0]pipe_rx_eq_lffs;
  wire [0:0]pipe_rx_eq_lffs_sel;
  wire [3:0]pipe_rx_eq_txpreset;
  wire [1:0]pipe_rx_eqcontrol;
  wire [0:0]pipe_rx_eqdone;
  wire [2:0]pipe_rx_eqpreset;
  wire [5:0]pipe_tx_eqdeemph;
  wire sync_ctrl_n_0;
  wire sync_ctrl_n_1;
  wire sync_ctrl_n_2;
  wire sync_ctrl_n_3;
  wire sync_ctrl_n_4;
  wire [1:0]txcoeff_cnt;
  wire [1:0]txcoeff_cnt__0;
  wire [7:5]\NLW_adapt_cnt_reg[16]_i_1__1_CO_UNCONNECTED ;
  wire [7:6]\NLW_adapt_cnt_reg[16]_i_1__1_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \FSM_onehot_fsm[3]_i_1__2 
       (.I0(txcoeff_cnt__0[0]),
        .I1(txcoeff_cnt__0[1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I3(fsm2__21),
        .I4(Q),
        .O(\FSM_onehot_fsm[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    \FSM_onehot_fsm[4]_i_2__2 
       (.I0(\FSM_onehot_fsm[4]_i_3__2_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_4__2_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_5__2_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_6__2_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_7__1_n_0 ),
        .I5(adapt_2nd_reg_n_0),
        .O(fsm2__21));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_fsm[4]_i_3__2 
       (.I0(adapt_cnt_reg[6]),
        .I1(adapt_cnt_reg[21]),
        .I2(adapt_cnt_reg[0]),
        .I3(adapt_cnt_reg[1]),
        .I4(adapt_cnt_reg[16]),
        .I5(adapt_cnt_reg[2]),
        .O(\FSM_onehot_fsm[4]_i_3__2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_4__2 
       (.I0(adapt_cnt_reg[11]),
        .I1(adapt_cnt_reg[10]),
        .I2(adapt_cnt_reg[9]),
        .I3(adapt_cnt_reg[8]),
        .O(\FSM_onehot_fsm[4]_i_4__2_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \FSM_onehot_fsm[4]_i_5__2 
       (.I0(adapt_cnt_reg[4]),
        .I1(adapt_cnt_reg[3]),
        .I2(adapt_cnt_reg[5]),
        .I3(adapt_cnt_reg[7]),
        .O(\FSM_onehot_fsm[4]_i_5__2_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_6__2 
       (.I0(adapt_cnt_reg[14]),
        .I1(adapt_cnt_reg[15]),
        .I2(adapt_cnt_reg[13]),
        .I3(adapt_cnt_reg[12]),
        .O(\FSM_onehot_fsm[4]_i_6__2_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[4]_i_7__1 
       (.I0(adapt_cnt_reg[20]),
        .I1(adapt_cnt_reg[19]),
        .I2(adapt_cnt_reg[18]),
        .I3(adapt_cnt_reg[17]),
        .O(\FSM_onehot_fsm[4]_i_7__1_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_4),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_3),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_2),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__2_n_0 ),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_1),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(SR));
  FDSE adapt_2nd_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_0),
        .Q(adapt_2nd_reg_n_0),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \adapt_cnt[0]_i_3__1 
       (.I0(adapt_cnt_reg[0]),
        .O(\adapt_cnt[0]_i_3__1_n_0 ));
  FDRE \adapt_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__1_n_15 ),
        .Q(adapt_cnt_reg[0]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[0]_i_2__1 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[0]_i_2__1_n_0 ,\adapt_cnt_reg[0]_i_2__1_n_1 ,\adapt_cnt_reg[0]_i_2__1_n_2 ,\adapt_cnt_reg[0]_i_2__1_n_3 ,\adapt_cnt_reg[0]_i_2__1_n_4 ,\adapt_cnt_reg[0]_i_2__1_n_5 ,\adapt_cnt_reg[0]_i_2__1_n_6 ,\adapt_cnt_reg[0]_i_2__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\adapt_cnt_reg[0]_i_2__1_n_8 ,\adapt_cnt_reg[0]_i_2__1_n_9 ,\adapt_cnt_reg[0]_i_2__1_n_10 ,\adapt_cnt_reg[0]_i_2__1_n_11 ,\adapt_cnt_reg[0]_i_2__1_n_12 ,\adapt_cnt_reg[0]_i_2__1_n_13 ,\adapt_cnt_reg[0]_i_2__1_n_14 ,\adapt_cnt_reg[0]_i_2__1_n_15 }),
        .S({adapt_cnt_reg[7:1],\adapt_cnt[0]_i_3__1_n_0 }));
  FDRE \adapt_cnt_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__1_n_13 ),
        .Q(adapt_cnt_reg[10]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__1_n_12 ),
        .Q(adapt_cnt_reg[11]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__1_n_11 ),
        .Q(adapt_cnt_reg[12]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__1_n_10 ),
        .Q(adapt_cnt_reg[13]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__1_n_9 ),
        .Q(adapt_cnt_reg[14]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__1_n_8 ),
        .Q(adapt_cnt_reg[15]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[16] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__1_n_15 ),
        .Q(adapt_cnt_reg[16]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[16]_i_1__1 
       (.CI(\adapt_cnt_reg[8]_i_1__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_adapt_cnt_reg[16]_i_1__1_CO_UNCONNECTED [7:5],\adapt_cnt_reg[16]_i_1__1_n_3 ,\adapt_cnt_reg[16]_i_1__1_n_4 ,\adapt_cnt_reg[16]_i_1__1_n_5 ,\adapt_cnt_reg[16]_i_1__1_n_6 ,\adapt_cnt_reg[16]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_cnt_reg[16]_i_1__1_O_UNCONNECTED [7:6],\adapt_cnt_reg[16]_i_1__1_n_10 ,\adapt_cnt_reg[16]_i_1__1_n_11 ,\adapt_cnt_reg[16]_i_1__1_n_12 ,\adapt_cnt_reg[16]_i_1__1_n_13 ,\adapt_cnt_reg[16]_i_1__1_n_14 ,\adapt_cnt_reg[16]_i_1__1_n_15 }),
        .S({1'b0,1'b0,adapt_cnt_reg[21:16]}));
  FDRE \adapt_cnt_reg[17] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__1_n_14 ),
        .Q(adapt_cnt_reg[17]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[18] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__1_n_13 ),
        .Q(adapt_cnt_reg[18]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[19] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__1_n_12 ),
        .Q(adapt_cnt_reg[19]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__1_n_14 ),
        .Q(adapt_cnt_reg[1]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[20] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__1_n_11 ),
        .Q(adapt_cnt_reg[20]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[21] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__1_n_10 ),
        .Q(adapt_cnt_reg[21]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__1_n_13 ),
        .Q(adapt_cnt_reg[2]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__1_n_12 ),
        .Q(adapt_cnt_reg[3]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__1_n_11 ),
        .Q(adapt_cnt_reg[4]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__1_n_10 ),
        .Q(adapt_cnt_reg[5]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__1_n_9 ),
        .Q(adapt_cnt_reg[6]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__1_n_8 ),
        .Q(adapt_cnt_reg[7]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__1_n_15 ),
        .Q(adapt_cnt_reg[8]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[8]_i_1__1 
       (.CI(\adapt_cnt_reg[0]_i_2__1_n_0 ),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[8]_i_1__1_n_0 ,\adapt_cnt_reg[8]_i_1__1_n_1 ,\adapt_cnt_reg[8]_i_1__1_n_2 ,\adapt_cnt_reg[8]_i_1__1_n_3 ,\adapt_cnt_reg[8]_i_1__1_n_4 ,\adapt_cnt_reg[8]_i_1__1_n_5 ,\adapt_cnt_reg[8]_i_1__1_n_6 ,\adapt_cnt_reg[8]_i_1__1_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\adapt_cnt_reg[8]_i_1__1_n_8 ,\adapt_cnt_reg[8]_i_1__1_n_9 ,\adapt_cnt_reg[8]_i_1__1_n_10 ,\adapt_cnt_reg[8]_i_1__1_n_11 ,\adapt_cnt_reg[8]_i_1__1_n_12 ,\adapt_cnt_reg[8]_i_1__1_n_13 ,\adapt_cnt_reg[8]_i_1__1_n_14 ,\adapt_cnt_reg[8]_i_1__1_n_15 }),
        .S(adapt_cnt_reg[15:8]));
  FDRE \adapt_cnt_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__1_n_14 ),
        .Q(adapt_cnt_reg[9]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE adapt_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(adapt_done),
        .Q(pipe_rx_eq_adapt_done),
        .R(SR));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(pipe_rx_eqdone),
        .R(SR));
  FDRE lffs_sel_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(lffs_sel),
        .Q(pipe_rx_eq_lffs_sel),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_298 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D({sync_ctrl_n_1,sync_ctrl_n_2,sync_ctrl_n_3,sync_ctrl_n_4}),
        .\FSM_onehot_fsm_reg[2] (txcoeff_cnt__0),
        .Q({\FSM_onehot_fsm_reg_n_0_[4] ,Q,\FSM_onehot_fsm_reg_n_0_[2] ,\FSM_onehot_fsm_reg_n_0_[1] ,\FSM_onehot_fsm_reg_n_0_[0] }),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_2nd_reg_n_0),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol),
        .\sync_reg[2] (sync_ctrl_n_0),
        .\txcoeff_cnt_reg[0] (txcoeff_cnt[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_299 sync_lffs
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_300 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_301 sync_txcoeff
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_302 sync_txpreset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \txcoeff_cnt[1]_i_1__1 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(txcoeff_cnt__0[0]),
        .I2(txcoeff_cnt__0[1]),
        .O(txcoeff_cnt[1]));
  FDRE \txcoeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[0]),
        .Q(txcoeff_cnt__0[0]),
        .R(SR));
  FDRE \txcoeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[1]),
        .Q(txcoeff_cnt__0[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_rxeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_4
   (pipe_rx_eq_lffs_sel,
    pipe_rx_eq_adapt_done,
    pipe_rx_eqdone,
    Q,
    SR,
    CLK_PCLK,
    \adapt_cnt_reg[21]_0 ,
    pipe_rx_eqcontrol,
    pipe_rx_eqpreset,
    pipe_rx_eq_txpreset,
    pipe_tx_eqdeemph,
    pipe_rx_eq_lffs);
  output [0:0]pipe_rx_eq_lffs_sel;
  output [0:0]pipe_rx_eq_adapt_done;
  output [0:0]pipe_rx_eqdone;
  output [0:0]Q;
  input [0:0]SR;
  input CLK_PCLK;
  input \adapt_cnt_reg[21]_0 ;
  input [1:0]pipe_rx_eqcontrol;
  input [2:0]pipe_rx_eqpreset;
  input [3:0]pipe_rx_eq_txpreset;
  input [5:0]pipe_tx_eqdeemph;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire \FSM_onehot_fsm[3]_i_1__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__3_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__2_n_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[0] ;
  wire \FSM_onehot_fsm_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_reg_n_0_[2] ;
  wire \FSM_onehot_fsm_reg_n_0_[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire adapt_2nd_reg_n_0;
  wire \adapt_cnt[0]_i_3__2_n_0 ;
  wire [21:0]adapt_cnt_reg;
  wire \adapt_cnt_reg[0]_i_2__2_n_0 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_1 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_10 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_11 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_12 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_13 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_14 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_15 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_2 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_3 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_4 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_5 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_6 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_7 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_8 ;
  wire \adapt_cnt_reg[0]_i_2__2_n_9 ;
  wire \adapt_cnt_reg[16]_i_1__2_n_10 ;
  wire \adapt_cnt_reg[16]_i_1__2_n_11 ;
  wire \adapt_cnt_reg[16]_i_1__2_n_12 ;
  wire \adapt_cnt_reg[16]_i_1__2_n_13 ;
  wire \adapt_cnt_reg[16]_i_1__2_n_14 ;
  wire \adapt_cnt_reg[16]_i_1__2_n_15 ;
  wire \adapt_cnt_reg[16]_i_1__2_n_3 ;
  wire \adapt_cnt_reg[16]_i_1__2_n_4 ;
  wire \adapt_cnt_reg[16]_i_1__2_n_5 ;
  wire \adapt_cnt_reg[16]_i_1__2_n_6 ;
  wire \adapt_cnt_reg[16]_i_1__2_n_7 ;
  wire \adapt_cnt_reg[21]_0 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_0 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_1 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_10 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_11 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_12 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_13 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_14 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_15 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_2 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_3 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_4 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_5 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_6 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_7 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_8 ;
  wire \adapt_cnt_reg[8]_i_1__2_n_9 ;
  wire adapt_done;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eq_adapt_done;
  wire [5:0]pipe_rx_eq_lffs;
  wire [0:0]pipe_rx_eq_lffs_sel;
  wire [3:0]pipe_rx_eq_txpreset;
  wire [1:0]pipe_rx_eqcontrol;
  wire [0:0]pipe_rx_eqdone;
  wire [2:0]pipe_rx_eqpreset;
  wire [5:0]pipe_tx_eqdeemph;
  wire sync_ctrl_n_0;
  wire sync_ctrl_n_1;
  wire sync_ctrl_n_2;
  wire sync_ctrl_n_3;
  wire sync_ctrl_n_4;
  wire [1:0]txcoeff_cnt;
  wire [1:0]txcoeff_cnt__0;
  wire [7:5]\NLW_adapt_cnt_reg[16]_i_1__2_CO_UNCONNECTED ;
  wire [7:6]\NLW_adapt_cnt_reg[16]_i_1__2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \FSM_onehot_fsm[3]_i_1__3 
       (.I0(txcoeff_cnt__0[0]),
        .I1(txcoeff_cnt__0[1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I3(fsm2__21),
        .I4(Q),
        .O(\FSM_onehot_fsm[3]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    \FSM_onehot_fsm[4]_i_2__3 
       (.I0(\FSM_onehot_fsm[4]_i_3__3_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_4__3_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_5__3_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_6__3_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_7__2_n_0 ),
        .I5(adapt_2nd_reg_n_0),
        .O(fsm2__21));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_fsm[4]_i_3__3 
       (.I0(adapt_cnt_reg[6]),
        .I1(adapt_cnt_reg[21]),
        .I2(adapt_cnt_reg[0]),
        .I3(adapt_cnt_reg[1]),
        .I4(adapt_cnt_reg[16]),
        .I5(adapt_cnt_reg[2]),
        .O(\FSM_onehot_fsm[4]_i_3__3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_4__3 
       (.I0(adapt_cnt_reg[11]),
        .I1(adapt_cnt_reg[10]),
        .I2(adapt_cnt_reg[9]),
        .I3(adapt_cnt_reg[8]),
        .O(\FSM_onehot_fsm[4]_i_4__3_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \FSM_onehot_fsm[4]_i_5__3 
       (.I0(adapt_cnt_reg[4]),
        .I1(adapt_cnt_reg[3]),
        .I2(adapt_cnt_reg[5]),
        .I3(adapt_cnt_reg[7]),
        .O(\FSM_onehot_fsm[4]_i_5__3_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_6__3 
       (.I0(adapt_cnt_reg[14]),
        .I1(adapt_cnt_reg[15]),
        .I2(adapt_cnt_reg[13]),
        .I3(adapt_cnt_reg[12]),
        .O(\FSM_onehot_fsm[4]_i_6__3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[4]_i_7__2 
       (.I0(adapt_cnt_reg[20]),
        .I1(adapt_cnt_reg[19]),
        .I2(adapt_cnt_reg[18]),
        .I3(adapt_cnt_reg[17]),
        .O(\FSM_onehot_fsm[4]_i_7__2_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_4),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_3),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_2),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__3_n_0 ),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_1),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(SR));
  FDSE adapt_2nd_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_0),
        .Q(adapt_2nd_reg_n_0),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \adapt_cnt[0]_i_3__2 
       (.I0(adapt_cnt_reg[0]),
        .O(\adapt_cnt[0]_i_3__2_n_0 ));
  FDRE \adapt_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__2_n_15 ),
        .Q(adapt_cnt_reg[0]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[0]_i_2__2 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[0]_i_2__2_n_0 ,\adapt_cnt_reg[0]_i_2__2_n_1 ,\adapt_cnt_reg[0]_i_2__2_n_2 ,\adapt_cnt_reg[0]_i_2__2_n_3 ,\adapt_cnt_reg[0]_i_2__2_n_4 ,\adapt_cnt_reg[0]_i_2__2_n_5 ,\adapt_cnt_reg[0]_i_2__2_n_6 ,\adapt_cnt_reg[0]_i_2__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\adapt_cnt_reg[0]_i_2__2_n_8 ,\adapt_cnt_reg[0]_i_2__2_n_9 ,\adapt_cnt_reg[0]_i_2__2_n_10 ,\adapt_cnt_reg[0]_i_2__2_n_11 ,\adapt_cnt_reg[0]_i_2__2_n_12 ,\adapt_cnt_reg[0]_i_2__2_n_13 ,\adapt_cnt_reg[0]_i_2__2_n_14 ,\adapt_cnt_reg[0]_i_2__2_n_15 }),
        .S({adapt_cnt_reg[7:1],\adapt_cnt[0]_i_3__2_n_0 }));
  FDRE \adapt_cnt_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__2_n_13 ),
        .Q(adapt_cnt_reg[10]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__2_n_12 ),
        .Q(adapt_cnt_reg[11]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__2_n_11 ),
        .Q(adapt_cnt_reg[12]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__2_n_10 ),
        .Q(adapt_cnt_reg[13]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__2_n_9 ),
        .Q(adapt_cnt_reg[14]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__2_n_8 ),
        .Q(adapt_cnt_reg[15]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[16] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__2_n_15 ),
        .Q(adapt_cnt_reg[16]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[16]_i_1__2 
       (.CI(\adapt_cnt_reg[8]_i_1__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_adapt_cnt_reg[16]_i_1__2_CO_UNCONNECTED [7:5],\adapt_cnt_reg[16]_i_1__2_n_3 ,\adapt_cnt_reg[16]_i_1__2_n_4 ,\adapt_cnt_reg[16]_i_1__2_n_5 ,\adapt_cnt_reg[16]_i_1__2_n_6 ,\adapt_cnt_reg[16]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_cnt_reg[16]_i_1__2_O_UNCONNECTED [7:6],\adapt_cnt_reg[16]_i_1__2_n_10 ,\adapt_cnt_reg[16]_i_1__2_n_11 ,\adapt_cnt_reg[16]_i_1__2_n_12 ,\adapt_cnt_reg[16]_i_1__2_n_13 ,\adapt_cnt_reg[16]_i_1__2_n_14 ,\adapt_cnt_reg[16]_i_1__2_n_15 }),
        .S({1'b0,1'b0,adapt_cnt_reg[21:16]}));
  FDRE \adapt_cnt_reg[17] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__2_n_14 ),
        .Q(adapt_cnt_reg[17]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[18] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__2_n_13 ),
        .Q(adapt_cnt_reg[18]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[19] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__2_n_12 ),
        .Q(adapt_cnt_reg[19]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__2_n_14 ),
        .Q(adapt_cnt_reg[1]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[20] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__2_n_11 ),
        .Q(adapt_cnt_reg[20]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[21] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__2_n_10 ),
        .Q(adapt_cnt_reg[21]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__2_n_13 ),
        .Q(adapt_cnt_reg[2]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__2_n_12 ),
        .Q(adapt_cnt_reg[3]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__2_n_11 ),
        .Q(adapt_cnt_reg[4]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__2_n_10 ),
        .Q(adapt_cnt_reg[5]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__2_n_9 ),
        .Q(adapt_cnt_reg[6]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__2_n_8 ),
        .Q(adapt_cnt_reg[7]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__2_n_15 ),
        .Q(adapt_cnt_reg[8]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[8]_i_1__2 
       (.CI(\adapt_cnt_reg[0]_i_2__2_n_0 ),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[8]_i_1__2_n_0 ,\adapt_cnt_reg[8]_i_1__2_n_1 ,\adapt_cnt_reg[8]_i_1__2_n_2 ,\adapt_cnt_reg[8]_i_1__2_n_3 ,\adapt_cnt_reg[8]_i_1__2_n_4 ,\adapt_cnt_reg[8]_i_1__2_n_5 ,\adapt_cnt_reg[8]_i_1__2_n_6 ,\adapt_cnt_reg[8]_i_1__2_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\adapt_cnt_reg[8]_i_1__2_n_8 ,\adapt_cnt_reg[8]_i_1__2_n_9 ,\adapt_cnt_reg[8]_i_1__2_n_10 ,\adapt_cnt_reg[8]_i_1__2_n_11 ,\adapt_cnt_reg[8]_i_1__2_n_12 ,\adapt_cnt_reg[8]_i_1__2_n_13 ,\adapt_cnt_reg[8]_i_1__2_n_14 ,\adapt_cnt_reg[8]_i_1__2_n_15 }),
        .S(adapt_cnt_reg[15:8]));
  FDRE \adapt_cnt_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__2_n_14 ),
        .Q(adapt_cnt_reg[9]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE adapt_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(adapt_done),
        .Q(pipe_rx_eq_adapt_done),
        .R(SR));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(pipe_rx_eqdone),
        .R(SR));
  FDRE lffs_sel_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(lffs_sel),
        .Q(pipe_rx_eq_lffs_sel),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_257 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D({sync_ctrl_n_1,sync_ctrl_n_2,sync_ctrl_n_3,sync_ctrl_n_4}),
        .\FSM_onehot_fsm_reg[2] (txcoeff_cnt__0),
        .Q({\FSM_onehot_fsm_reg_n_0_[4] ,Q,\FSM_onehot_fsm_reg_n_0_[2] ,\FSM_onehot_fsm_reg_n_0_[1] ,\FSM_onehot_fsm_reg_n_0_[0] }),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_2nd_reg_n_0),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol),
        .\sync_reg[2] (sync_ctrl_n_0),
        .\txcoeff_cnt_reg[0] (txcoeff_cnt[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_258 sync_lffs
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_259 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_260 sync_txcoeff
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_261 sync_txpreset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \txcoeff_cnt[1]_i_1__2 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(txcoeff_cnt__0[0]),
        .I2(txcoeff_cnt__0[1]),
        .O(txcoeff_cnt[1]));
  FDRE \txcoeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[0]),
        .Q(txcoeff_cnt__0[0]),
        .R(SR));
  FDRE \txcoeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[1]),
        .Q(txcoeff_cnt__0[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_rxeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_6
   (pipe_rx_eq_lffs_sel,
    pipe_rx_eq_adapt_done,
    pipe_rx_eqdone,
    Q,
    SR,
    CLK_PCLK,
    \adapt_cnt_reg[21]_0 ,
    pipe_rx_eqcontrol,
    pipe_rx_eqpreset,
    pipe_rx_eq_txpreset,
    pipe_tx_eqdeemph,
    pipe_rx_eq_lffs);
  output [0:0]pipe_rx_eq_lffs_sel;
  output [0:0]pipe_rx_eq_adapt_done;
  output [0:0]pipe_rx_eqdone;
  output [0:0]Q;
  input [0:0]SR;
  input CLK_PCLK;
  input \adapt_cnt_reg[21]_0 ;
  input [1:0]pipe_rx_eqcontrol;
  input [2:0]pipe_rx_eqpreset;
  input [3:0]pipe_rx_eq_txpreset;
  input [5:0]pipe_tx_eqdeemph;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire \FSM_onehot_fsm[3]_i_1__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__4_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__3_n_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[0] ;
  wire \FSM_onehot_fsm_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_reg_n_0_[2] ;
  wire \FSM_onehot_fsm_reg_n_0_[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire adapt_2nd_reg_n_0;
  wire \adapt_cnt[0]_i_3__3_n_0 ;
  wire [21:0]adapt_cnt_reg;
  wire \adapt_cnt_reg[0]_i_2__3_n_0 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_1 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_10 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_11 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_12 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_13 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_14 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_15 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_2 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_3 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_4 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_5 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_6 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_7 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_8 ;
  wire \adapt_cnt_reg[0]_i_2__3_n_9 ;
  wire \adapt_cnt_reg[16]_i_1__3_n_10 ;
  wire \adapt_cnt_reg[16]_i_1__3_n_11 ;
  wire \adapt_cnt_reg[16]_i_1__3_n_12 ;
  wire \adapt_cnt_reg[16]_i_1__3_n_13 ;
  wire \adapt_cnt_reg[16]_i_1__3_n_14 ;
  wire \adapt_cnt_reg[16]_i_1__3_n_15 ;
  wire \adapt_cnt_reg[16]_i_1__3_n_3 ;
  wire \adapt_cnt_reg[16]_i_1__3_n_4 ;
  wire \adapt_cnt_reg[16]_i_1__3_n_5 ;
  wire \adapt_cnt_reg[16]_i_1__3_n_6 ;
  wire \adapt_cnt_reg[16]_i_1__3_n_7 ;
  wire \adapt_cnt_reg[21]_0 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_0 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_1 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_10 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_11 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_12 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_13 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_14 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_15 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_2 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_3 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_4 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_5 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_6 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_7 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_8 ;
  wire \adapt_cnt_reg[8]_i_1__3_n_9 ;
  wire adapt_done;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eq_adapt_done;
  wire [5:0]pipe_rx_eq_lffs;
  wire [0:0]pipe_rx_eq_lffs_sel;
  wire [3:0]pipe_rx_eq_txpreset;
  wire [1:0]pipe_rx_eqcontrol;
  wire [0:0]pipe_rx_eqdone;
  wire [2:0]pipe_rx_eqpreset;
  wire [5:0]pipe_tx_eqdeemph;
  wire sync_ctrl_n_0;
  wire sync_ctrl_n_1;
  wire sync_ctrl_n_2;
  wire sync_ctrl_n_3;
  wire sync_ctrl_n_4;
  wire [1:0]txcoeff_cnt;
  wire [1:0]txcoeff_cnt__0;
  wire [7:5]\NLW_adapt_cnt_reg[16]_i_1__3_CO_UNCONNECTED ;
  wire [7:6]\NLW_adapt_cnt_reg[16]_i_1__3_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \FSM_onehot_fsm[3]_i_1__4 
       (.I0(txcoeff_cnt__0[0]),
        .I1(txcoeff_cnt__0[1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I3(fsm2__21),
        .I4(Q),
        .O(\FSM_onehot_fsm[3]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    \FSM_onehot_fsm[4]_i_2__4 
       (.I0(\FSM_onehot_fsm[4]_i_3__4_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_4__4_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_5__4_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_6__4_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_7__3_n_0 ),
        .I5(adapt_2nd_reg_n_0),
        .O(fsm2__21));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_fsm[4]_i_3__4 
       (.I0(adapt_cnt_reg[6]),
        .I1(adapt_cnt_reg[21]),
        .I2(adapt_cnt_reg[0]),
        .I3(adapt_cnt_reg[1]),
        .I4(adapt_cnt_reg[16]),
        .I5(adapt_cnt_reg[2]),
        .O(\FSM_onehot_fsm[4]_i_3__4_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_4__4 
       (.I0(adapt_cnt_reg[11]),
        .I1(adapt_cnt_reg[10]),
        .I2(adapt_cnt_reg[9]),
        .I3(adapt_cnt_reg[8]),
        .O(\FSM_onehot_fsm[4]_i_4__4_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \FSM_onehot_fsm[4]_i_5__4 
       (.I0(adapt_cnt_reg[4]),
        .I1(adapt_cnt_reg[3]),
        .I2(adapt_cnt_reg[5]),
        .I3(adapt_cnt_reg[7]),
        .O(\FSM_onehot_fsm[4]_i_5__4_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_6__4 
       (.I0(adapt_cnt_reg[14]),
        .I1(adapt_cnt_reg[15]),
        .I2(adapt_cnt_reg[13]),
        .I3(adapt_cnt_reg[12]),
        .O(\FSM_onehot_fsm[4]_i_6__4_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[4]_i_7__3 
       (.I0(adapt_cnt_reg[20]),
        .I1(adapt_cnt_reg[19]),
        .I2(adapt_cnt_reg[18]),
        .I3(adapt_cnt_reg[17]),
        .O(\FSM_onehot_fsm[4]_i_7__3_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_4),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_3),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_2),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__4_n_0 ),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_1),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(SR));
  FDSE adapt_2nd_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_0),
        .Q(adapt_2nd_reg_n_0),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \adapt_cnt[0]_i_3__3 
       (.I0(adapt_cnt_reg[0]),
        .O(\adapt_cnt[0]_i_3__3_n_0 ));
  FDRE \adapt_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__3_n_15 ),
        .Q(adapt_cnt_reg[0]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[0]_i_2__3 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[0]_i_2__3_n_0 ,\adapt_cnt_reg[0]_i_2__3_n_1 ,\adapt_cnt_reg[0]_i_2__3_n_2 ,\adapt_cnt_reg[0]_i_2__3_n_3 ,\adapt_cnt_reg[0]_i_2__3_n_4 ,\adapt_cnt_reg[0]_i_2__3_n_5 ,\adapt_cnt_reg[0]_i_2__3_n_6 ,\adapt_cnt_reg[0]_i_2__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\adapt_cnt_reg[0]_i_2__3_n_8 ,\adapt_cnt_reg[0]_i_2__3_n_9 ,\adapt_cnt_reg[0]_i_2__3_n_10 ,\adapt_cnt_reg[0]_i_2__3_n_11 ,\adapt_cnt_reg[0]_i_2__3_n_12 ,\adapt_cnt_reg[0]_i_2__3_n_13 ,\adapt_cnt_reg[0]_i_2__3_n_14 ,\adapt_cnt_reg[0]_i_2__3_n_15 }),
        .S({adapt_cnt_reg[7:1],\adapt_cnt[0]_i_3__3_n_0 }));
  FDRE \adapt_cnt_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__3_n_13 ),
        .Q(adapt_cnt_reg[10]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__3_n_12 ),
        .Q(adapt_cnt_reg[11]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__3_n_11 ),
        .Q(adapt_cnt_reg[12]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__3_n_10 ),
        .Q(adapt_cnt_reg[13]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__3_n_9 ),
        .Q(adapt_cnt_reg[14]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__3_n_8 ),
        .Q(adapt_cnt_reg[15]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[16] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__3_n_15 ),
        .Q(adapt_cnt_reg[16]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[16]_i_1__3 
       (.CI(\adapt_cnt_reg[8]_i_1__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_adapt_cnt_reg[16]_i_1__3_CO_UNCONNECTED [7:5],\adapt_cnt_reg[16]_i_1__3_n_3 ,\adapt_cnt_reg[16]_i_1__3_n_4 ,\adapt_cnt_reg[16]_i_1__3_n_5 ,\adapt_cnt_reg[16]_i_1__3_n_6 ,\adapt_cnt_reg[16]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_cnt_reg[16]_i_1__3_O_UNCONNECTED [7:6],\adapt_cnt_reg[16]_i_1__3_n_10 ,\adapt_cnt_reg[16]_i_1__3_n_11 ,\adapt_cnt_reg[16]_i_1__3_n_12 ,\adapt_cnt_reg[16]_i_1__3_n_13 ,\adapt_cnt_reg[16]_i_1__3_n_14 ,\adapt_cnt_reg[16]_i_1__3_n_15 }),
        .S({1'b0,1'b0,adapt_cnt_reg[21:16]}));
  FDRE \adapt_cnt_reg[17] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__3_n_14 ),
        .Q(adapt_cnt_reg[17]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[18] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__3_n_13 ),
        .Q(adapt_cnt_reg[18]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[19] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__3_n_12 ),
        .Q(adapt_cnt_reg[19]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__3_n_14 ),
        .Q(adapt_cnt_reg[1]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[20] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__3_n_11 ),
        .Q(adapt_cnt_reg[20]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[21] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__3_n_10 ),
        .Q(adapt_cnt_reg[21]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__3_n_13 ),
        .Q(adapt_cnt_reg[2]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__3_n_12 ),
        .Q(adapt_cnt_reg[3]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__3_n_11 ),
        .Q(adapt_cnt_reg[4]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__3_n_10 ),
        .Q(adapt_cnt_reg[5]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__3_n_9 ),
        .Q(adapt_cnt_reg[6]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__3_n_8 ),
        .Q(adapt_cnt_reg[7]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__3_n_15 ),
        .Q(adapt_cnt_reg[8]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[8]_i_1__3 
       (.CI(\adapt_cnt_reg[0]_i_2__3_n_0 ),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[8]_i_1__3_n_0 ,\adapt_cnt_reg[8]_i_1__3_n_1 ,\adapt_cnt_reg[8]_i_1__3_n_2 ,\adapt_cnt_reg[8]_i_1__3_n_3 ,\adapt_cnt_reg[8]_i_1__3_n_4 ,\adapt_cnt_reg[8]_i_1__3_n_5 ,\adapt_cnt_reg[8]_i_1__3_n_6 ,\adapt_cnt_reg[8]_i_1__3_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\adapt_cnt_reg[8]_i_1__3_n_8 ,\adapt_cnt_reg[8]_i_1__3_n_9 ,\adapt_cnt_reg[8]_i_1__3_n_10 ,\adapt_cnt_reg[8]_i_1__3_n_11 ,\adapt_cnt_reg[8]_i_1__3_n_12 ,\adapt_cnt_reg[8]_i_1__3_n_13 ,\adapt_cnt_reg[8]_i_1__3_n_14 ,\adapt_cnt_reg[8]_i_1__3_n_15 }),
        .S(adapt_cnt_reg[15:8]));
  FDRE \adapt_cnt_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__3_n_14 ),
        .Q(adapt_cnt_reg[9]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE adapt_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(adapt_done),
        .Q(pipe_rx_eq_adapt_done),
        .R(SR));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(pipe_rx_eqdone),
        .R(SR));
  FDRE lffs_sel_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(lffs_sel),
        .Q(pipe_rx_eq_lffs_sel),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_216 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D({sync_ctrl_n_1,sync_ctrl_n_2,sync_ctrl_n_3,sync_ctrl_n_4}),
        .\FSM_onehot_fsm_reg[2] (txcoeff_cnt__0),
        .Q({\FSM_onehot_fsm_reg_n_0_[4] ,Q,\FSM_onehot_fsm_reg_n_0_[2] ,\FSM_onehot_fsm_reg_n_0_[1] ,\FSM_onehot_fsm_reg_n_0_[0] }),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_2nd_reg_n_0),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol),
        .\sync_reg[2] (sync_ctrl_n_0),
        .\txcoeff_cnt_reg[0] (txcoeff_cnt[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_217 sync_lffs
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_218 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_219 sync_txcoeff
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_220 sync_txpreset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \txcoeff_cnt[1]_i_1__3 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(txcoeff_cnt__0[0]),
        .I2(txcoeff_cnt__0[1]),
        .O(txcoeff_cnt[1]));
  FDRE \txcoeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[0]),
        .Q(txcoeff_cnt__0[0]),
        .R(SR));
  FDRE \txcoeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[1]),
        .Q(txcoeff_cnt__0[1]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_rxeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_8
   (pipe_rx_eq_lffs_sel,
    pipe_rx_eq_adapt_done,
    pipe_rx_eqdone,
    Q,
    SR,
    CLK_PCLK,
    \adapt_cnt_reg[21]_0 ,
    pipe_rx_eqcontrol,
    pipe_rx_eqpreset,
    pipe_rx_eq_txpreset,
    pipe_tx_eqdeemph,
    pipe_rx_eq_lffs);
  output [0:0]pipe_rx_eq_lffs_sel;
  output [0:0]pipe_rx_eq_adapt_done;
  output [0:0]pipe_rx_eqdone;
  output [0:0]Q;
  input [0:0]SR;
  input CLK_PCLK;
  input \adapt_cnt_reg[21]_0 ;
  input [1:0]pipe_rx_eqcontrol;
  input [2:0]pipe_rx_eqpreset;
  input [3:0]pipe_rx_eq_txpreset;
  input [5:0]pipe_tx_eqdeemph;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire \FSM_onehot_fsm[3]_i_1__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_3__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_4__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_5__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_6__5_n_0 ;
  wire \FSM_onehot_fsm[4]_i_7__4_n_0 ;
  wire \FSM_onehot_fsm_reg_n_0_[0] ;
  wire \FSM_onehot_fsm_reg_n_0_[1] ;
  wire \FSM_onehot_fsm_reg_n_0_[2] ;
  wire \FSM_onehot_fsm_reg_n_0_[4] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire adapt_2nd_reg_n_0;
  wire \adapt_cnt[0]_i_3__4_n_0 ;
  wire [21:0]adapt_cnt_reg;
  wire \adapt_cnt_reg[0]_i_2__4_n_0 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_1 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_10 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_11 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_12 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_13 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_14 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_15 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_2 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_3 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_4 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_5 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_6 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_7 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_8 ;
  wire \adapt_cnt_reg[0]_i_2__4_n_9 ;
  wire \adapt_cnt_reg[16]_i_1__4_n_10 ;
  wire \adapt_cnt_reg[16]_i_1__4_n_11 ;
  wire \adapt_cnt_reg[16]_i_1__4_n_12 ;
  wire \adapt_cnt_reg[16]_i_1__4_n_13 ;
  wire \adapt_cnt_reg[16]_i_1__4_n_14 ;
  wire \adapt_cnt_reg[16]_i_1__4_n_15 ;
  wire \adapt_cnt_reg[16]_i_1__4_n_3 ;
  wire \adapt_cnt_reg[16]_i_1__4_n_4 ;
  wire \adapt_cnt_reg[16]_i_1__4_n_5 ;
  wire \adapt_cnt_reg[16]_i_1__4_n_6 ;
  wire \adapt_cnt_reg[16]_i_1__4_n_7 ;
  wire \adapt_cnt_reg[21]_0 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_0 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_1 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_10 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_11 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_12 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_13 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_14 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_15 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_2 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_3 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_4 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_5 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_6 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_7 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_8 ;
  wire \adapt_cnt_reg[8]_i_1__4_n_9 ;
  wire adapt_done;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eq_adapt_done;
  wire [5:0]pipe_rx_eq_lffs;
  wire [0:0]pipe_rx_eq_lffs_sel;
  wire [3:0]pipe_rx_eq_txpreset;
  wire [1:0]pipe_rx_eqcontrol;
  wire [0:0]pipe_rx_eqdone;
  wire [2:0]pipe_rx_eqpreset;
  wire [5:0]pipe_tx_eqdeemph;
  wire sync_ctrl_n_0;
  wire sync_ctrl_n_1;
  wire sync_ctrl_n_2;
  wire sync_ctrl_n_3;
  wire sync_ctrl_n_4;
  wire [1:0]txcoeff_cnt;
  wire [1:0]txcoeff_cnt__0;
  wire [7:5]\NLW_adapt_cnt_reg[16]_i_1__4_CO_UNCONNECTED ;
  wire [7:6]\NLW_adapt_cnt_reg[16]_i_1__4_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \FSM_onehot_fsm[3]_i_1__5 
       (.I0(txcoeff_cnt__0[0]),
        .I1(txcoeff_cnt__0[1]),
        .I2(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I3(fsm2__21),
        .I4(Q),
        .O(\FSM_onehot_fsm[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h40000000FFFFFFFF)) 
    \FSM_onehot_fsm[4]_i_2__5 
       (.I0(\FSM_onehot_fsm[4]_i_3__5_n_0 ),
        .I1(\FSM_onehot_fsm[4]_i_4__5_n_0 ),
        .I2(\FSM_onehot_fsm[4]_i_5__5_n_0 ),
        .I3(\FSM_onehot_fsm[4]_i_6__5_n_0 ),
        .I4(\FSM_onehot_fsm[4]_i_7__4_n_0 ),
        .I5(adapt_2nd_reg_n_0),
        .O(fsm2__21));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \FSM_onehot_fsm[4]_i_3__5 
       (.I0(adapt_cnt_reg[6]),
        .I1(adapt_cnt_reg[21]),
        .I2(adapt_cnt_reg[0]),
        .I3(adapt_cnt_reg[1]),
        .I4(adapt_cnt_reg[16]),
        .I5(adapt_cnt_reg[2]),
        .O(\FSM_onehot_fsm[4]_i_3__5_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_4__5 
       (.I0(adapt_cnt_reg[11]),
        .I1(adapt_cnt_reg[10]),
        .I2(adapt_cnt_reg[9]),
        .I3(adapt_cnt_reg[8]),
        .O(\FSM_onehot_fsm[4]_i_4__5_n_0 ));
  LUT4 #(
    .INIT(16'h0100)) 
    \FSM_onehot_fsm[4]_i_5__5 
       (.I0(adapt_cnt_reg[4]),
        .I1(adapt_cnt_reg[3]),
        .I2(adapt_cnt_reg[5]),
        .I3(adapt_cnt_reg[7]),
        .O(\FSM_onehot_fsm[4]_i_5__5_n_0 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \FSM_onehot_fsm[4]_i_6__5 
       (.I0(adapt_cnt_reg[14]),
        .I1(adapt_cnt_reg[15]),
        .I2(adapt_cnt_reg[13]),
        .I3(adapt_cnt_reg[12]),
        .O(\FSM_onehot_fsm[4]_i_6__5_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[4]_i_7__4 
       (.I0(adapt_cnt_reg[20]),
        .I1(adapt_cnt_reg[19]),
        .I2(adapt_cnt_reg[18]),
        .I3(adapt_cnt_reg[17]),
        .O(\FSM_onehot_fsm[4]_i_7__4_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDSE #(
    .INIT(1'b1)) 
    \FSM_onehot_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_4),
        .Q(\FSM_onehot_fsm_reg_n_0_[0] ),
        .S(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_3),
        .Q(\FSM_onehot_fsm_reg_n_0_[1] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_2),
        .Q(\FSM_onehot_fsm_reg_n_0_[2] ),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\FSM_onehot_fsm[3]_i_1__5_n_0 ),
        .Q(Q),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_PRESET:00010,FSM_TXCOEFF:00100,FSM_ADAPT:01000,FSM_DONE:10000,FSM_IDLE:00001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_fsm_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_1),
        .Q(\FSM_onehot_fsm_reg_n_0_[4] ),
        .R(SR));
  FDSE adapt_2nd_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_ctrl_n_0),
        .Q(adapt_2nd_reg_n_0),
        .S(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \adapt_cnt[0]_i_3__4 
       (.I0(adapt_cnt_reg[0]),
        .O(\adapt_cnt[0]_i_3__4_n_0 ));
  FDRE \adapt_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__4_n_15 ),
        .Q(adapt_cnt_reg[0]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[0]_i_2__4 
       (.CI(1'b0),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[0]_i_2__4_n_0 ,\adapt_cnt_reg[0]_i_2__4_n_1 ,\adapt_cnt_reg[0]_i_2__4_n_2 ,\adapt_cnt_reg[0]_i_2__4_n_3 ,\adapt_cnt_reg[0]_i_2__4_n_4 ,\adapt_cnt_reg[0]_i_2__4_n_5 ,\adapt_cnt_reg[0]_i_2__4_n_6 ,\adapt_cnt_reg[0]_i_2__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1}),
        .O({\adapt_cnt_reg[0]_i_2__4_n_8 ,\adapt_cnt_reg[0]_i_2__4_n_9 ,\adapt_cnt_reg[0]_i_2__4_n_10 ,\adapt_cnt_reg[0]_i_2__4_n_11 ,\adapt_cnt_reg[0]_i_2__4_n_12 ,\adapt_cnt_reg[0]_i_2__4_n_13 ,\adapt_cnt_reg[0]_i_2__4_n_14 ,\adapt_cnt_reg[0]_i_2__4_n_15 }),
        .S({adapt_cnt_reg[7:1],\adapt_cnt[0]_i_3__4_n_0 }));
  FDRE \adapt_cnt_reg[10] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__4_n_13 ),
        .Q(adapt_cnt_reg[10]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[11] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__4_n_12 ),
        .Q(adapt_cnt_reg[11]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[12] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__4_n_11 ),
        .Q(adapt_cnt_reg[12]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[13] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__4_n_10 ),
        .Q(adapt_cnt_reg[13]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[14] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__4_n_9 ),
        .Q(adapt_cnt_reg[14]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[15] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__4_n_8 ),
        .Q(adapt_cnt_reg[15]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[16] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__4_n_15 ),
        .Q(adapt_cnt_reg[16]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[16]_i_1__4 
       (.CI(\adapt_cnt_reg[8]_i_1__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\NLW_adapt_cnt_reg[16]_i_1__4_CO_UNCONNECTED [7:5],\adapt_cnt_reg[16]_i_1__4_n_3 ,\adapt_cnt_reg[16]_i_1__4_n_4 ,\adapt_cnt_reg[16]_i_1__4_n_5 ,\adapt_cnt_reg[16]_i_1__4_n_6 ,\adapt_cnt_reg[16]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_adapt_cnt_reg[16]_i_1__4_O_UNCONNECTED [7:6],\adapt_cnt_reg[16]_i_1__4_n_10 ,\adapt_cnt_reg[16]_i_1__4_n_11 ,\adapt_cnt_reg[16]_i_1__4_n_12 ,\adapt_cnt_reg[16]_i_1__4_n_13 ,\adapt_cnt_reg[16]_i_1__4_n_14 ,\adapt_cnt_reg[16]_i_1__4_n_15 }),
        .S({1'b0,1'b0,adapt_cnt_reg[21:16]}));
  FDRE \adapt_cnt_reg[17] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__4_n_14 ),
        .Q(adapt_cnt_reg[17]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[18] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__4_n_13 ),
        .Q(adapt_cnt_reg[18]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[19] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__4_n_12 ),
        .Q(adapt_cnt_reg[19]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__4_n_14 ),
        .Q(adapt_cnt_reg[1]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[20] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__4_n_11 ),
        .Q(adapt_cnt_reg[20]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[21] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[16]_i_1__4_n_10 ),
        .Q(adapt_cnt_reg[21]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__4_n_13 ),
        .Q(adapt_cnt_reg[2]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__4_n_12 ),
        .Q(adapt_cnt_reg[3]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[4] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__4_n_11 ),
        .Q(adapt_cnt_reg[4]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[5] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__4_n_10 ),
        .Q(adapt_cnt_reg[5]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[6] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__4_n_9 ),
        .Q(adapt_cnt_reg[6]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[7] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[0]_i_2__4_n_8 ),
        .Q(adapt_cnt_reg[7]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE \adapt_cnt_reg[8] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__4_n_15 ),
        .Q(adapt_cnt_reg[8]),
        .R(\adapt_cnt_reg[21]_0 ));
  (* ADDER_THRESHOLD = "16" *) 
  CARRY8 \adapt_cnt_reg[8]_i_1__4 
       (.CI(\adapt_cnt_reg[0]_i_2__4_n_0 ),
        .CI_TOP(1'b0),
        .CO({\adapt_cnt_reg[8]_i_1__4_n_0 ,\adapt_cnt_reg[8]_i_1__4_n_1 ,\adapt_cnt_reg[8]_i_1__4_n_2 ,\adapt_cnt_reg[8]_i_1__4_n_3 ,\adapt_cnt_reg[8]_i_1__4_n_4 ,\adapt_cnt_reg[8]_i_1__4_n_5 ,\adapt_cnt_reg[8]_i_1__4_n_6 ,\adapt_cnt_reg[8]_i_1__4_n_7 }),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .O({\adapt_cnt_reg[8]_i_1__4_n_8 ,\adapt_cnt_reg[8]_i_1__4_n_9 ,\adapt_cnt_reg[8]_i_1__4_n_10 ,\adapt_cnt_reg[8]_i_1__4_n_11 ,\adapt_cnt_reg[8]_i_1__4_n_12 ,\adapt_cnt_reg[8]_i_1__4_n_13 ,\adapt_cnt_reg[8]_i_1__4_n_14 ,\adapt_cnt_reg[8]_i_1__4_n_15 }),
        .S(adapt_cnt_reg[15:8]));
  FDRE \adapt_cnt_reg[9] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(\adapt_cnt_reg[8]_i_1__4_n_14 ),
        .Q(adapt_cnt_reg[9]),
        .R(\adapt_cnt_reg[21]_0 ));
  FDRE adapt_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(adapt_done),
        .Q(pipe_rx_eq_adapt_done),
        .R(SR));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(pipe_rx_eqdone),
        .R(SR));
  FDRE lffs_sel_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(lffs_sel),
        .Q(pipe_rx_eq_lffs_sel),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_175 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D({sync_ctrl_n_1,sync_ctrl_n_2,sync_ctrl_n_3,sync_ctrl_n_4}),
        .\FSM_onehot_fsm_reg[2] (txcoeff_cnt__0),
        .Q({\FSM_onehot_fsm_reg_n_0_[4] ,Q,\FSM_onehot_fsm_reg_n_0_[2] ,\FSM_onehot_fsm_reg_n_0_[1] ,\FSM_onehot_fsm_reg_n_0_[0] }),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_2nd_reg_n_0),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol),
        .\sync_reg[2] (sync_ctrl_n_0),
        .\txcoeff_cnt_reg[0] (txcoeff_cnt[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_176 sync_lffs
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_177 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_178 sync_txcoeff
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_179 sync_txpreset
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \txcoeff_cnt[1]_i_1__4 
       (.I0(\FSM_onehot_fsm_reg_n_0_[2] ),
        .I1(txcoeff_cnt__0[0]),
        .I2(txcoeff_cnt__0[1]),
        .O(txcoeff_cnt[1]));
  FDRE \txcoeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[0]),
        .Q(txcoeff_cnt__0[0]),
        .R(SR));
  FDRE \txcoeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(txcoeff_cnt[1]),
        .Q(txcoeff_cnt__0[1]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync
   (D,
    \FSM_sequential_fsm_reg[1] ,
    E,
    Q,
    \FSM_sequential_fsm_reg[2] ,
    \coeff_reg[0] ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX7EQCONTROL);
  output [0:0]D;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\coeff_reg[0] ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [1:0]PIPETX7EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [1:0]PIPETX7EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_reg[0] ;
  wire [1:0]ctrl_r;
  wire [0:0]data1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_86 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .E(E),
        .PIPETX7EQCONTROL(PIPETX7EQCONTROL[0]),
        .Q(Q),
        .\coeff_cnt_reg[0] (ctrl_r[1]),
        .\coeff_reg[0] (\FSM_sequential_fsm_reg[2] ),
        .\coeff_reg[0]_0 (\coeff_reg[0] ),
        .out(ctrl_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_87 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm_reg[0] ),
        .\FSM_sequential_fsm_reg[1] (\FSM_sequential_fsm_reg[1] ),
        .\FSM_sequential_fsm_reg[1]_0 (ctrl_r[0]),
        .\FSM_sequential_fsm_reg[2] (\FSM_sequential_fsm_reg[2] ),
        .PIPETX7EQCONTROL(PIPETX7EQCONTROL[1]),
        .data1(data1),
        .out(ctrl_r[1]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_120
   (D,
    \FSM_sequential_fsm_reg[1] ,
    E,
    Q,
    \FSM_sequential_fsm_reg[2] ,
    \coeff_reg[0] ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX6EQCONTROL);
  output [0:0]D;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\coeff_reg[0] ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [1:0]PIPETX6EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [1:0]PIPETX6EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_reg[0] ;
  wire [1:0]ctrl_r;
  wire [0:0]data1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_126 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .E(E),
        .PIPETX6EQCONTROL(PIPETX6EQCONTROL[0]),
        .Q(Q),
        .\coeff_cnt_reg[0] (ctrl_r[1]),
        .\coeff_reg[0] (\FSM_sequential_fsm_reg[2] ),
        .\coeff_reg[0]_0 (\coeff_reg[0] ),
        .out(ctrl_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_127 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm_reg[0] ),
        .\FSM_sequential_fsm_reg[1] (\FSM_sequential_fsm_reg[1] ),
        .\FSM_sequential_fsm_reg[1]_0 (ctrl_r[0]),
        .\FSM_sequential_fsm_reg[2] (\FSM_sequential_fsm_reg[2] ),
        .PIPETX6EQCONTROL(PIPETX6EQCONTROL[1]),
        .data1(data1),
        .out(ctrl_r[1]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_134
   (\sync_reg[2] ,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    adapt_done_reg,
    fsm2__21,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output \sync_reg[2] ;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input adapt_done_reg;
  input fsm2__21;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [1:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire [1:0]ctrl_r;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [1:0]pipe_rx_eqcontrol;
  wire \sync_reg[2] ;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_158 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(Q[0]),
        .adapt_2nd_reg(ctrl_r[1]),
        .adapt_2nd_reg_0(adapt_done_reg),
        .out(ctrl_r[0]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[0]),
        .\sync_reg[2]_0 (\sync_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_159 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .\FSM_onehot_fsm_reg[0] (ctrl_r[0]),
        .\FSM_onehot_fsm_reg[2] (\FSM_onehot_fsm_reg[2] ),
        .Q(Q),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_done_reg),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .out(ctrl_r[1]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[1]),
        .\txcoeff_cnt_reg[0] (\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_161
   (D,
    \FSM_sequential_fsm_reg[1] ,
    E,
    Q,
    \FSM_sequential_fsm_reg[2] ,
    \coeff_reg[0] ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX5EQCONTROL);
  output [0:0]D;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\coeff_reg[0] ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [1:0]PIPETX5EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [1:0]PIPETX5EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_reg[0] ;
  wire [1:0]ctrl_r;
  wire [0:0]data1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_167 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .E(E),
        .PIPETX5EQCONTROL(PIPETX5EQCONTROL[0]),
        .Q(Q),
        .\coeff_cnt_reg[0] (ctrl_r[1]),
        .\coeff_reg[0] (\FSM_sequential_fsm_reg[2] ),
        .\coeff_reg[0]_0 (\coeff_reg[0] ),
        .out(ctrl_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_168 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm_reg[0] ),
        .\FSM_sequential_fsm_reg[1] (\FSM_sequential_fsm_reg[1] ),
        .\FSM_sequential_fsm_reg[1]_0 (ctrl_r[0]),
        .\FSM_sequential_fsm_reg[2] (\FSM_sequential_fsm_reg[2] ),
        .PIPETX5EQCONTROL(PIPETX5EQCONTROL[1]),
        .data1(data1),
        .out(ctrl_r[1]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_175
   (\sync_reg[2] ,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    adapt_done_reg,
    fsm2__21,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output \sync_reg[2] ;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input adapt_done_reg;
  input fsm2__21;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [1:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire [1:0]ctrl_r;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [1:0]pipe_rx_eqcontrol;
  wire \sync_reg[2] ;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_199 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(Q[0]),
        .adapt_2nd_reg(ctrl_r[1]),
        .adapt_2nd_reg_0(adapt_done_reg),
        .out(ctrl_r[0]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[0]),
        .\sync_reg[2]_0 (\sync_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_200 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .\FSM_onehot_fsm_reg[0] (ctrl_r[0]),
        .\FSM_onehot_fsm_reg[2] (\FSM_onehot_fsm_reg[2] ),
        .Q(Q),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_done_reg),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .out(ctrl_r[1]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[1]),
        .\txcoeff_cnt_reg[0] (\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_202
   (D,
    \FSM_sequential_fsm_reg[1] ,
    E,
    Q,
    \FSM_sequential_fsm_reg[2] ,
    \coeff_reg[0] ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX4EQCONTROL);
  output [0:0]D;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\coeff_reg[0] ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [1:0]PIPETX4EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [1:0]PIPETX4EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_reg[0] ;
  wire [1:0]ctrl_r;
  wire [0:0]data1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_208 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .E(E),
        .PIPETX4EQCONTROL(PIPETX4EQCONTROL[0]),
        .Q(Q),
        .\coeff_cnt_reg[0] (ctrl_r[1]),
        .\coeff_reg[0] (\FSM_sequential_fsm_reg[2] ),
        .\coeff_reg[0]_0 (\coeff_reg[0] ),
        .out(ctrl_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_209 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm_reg[0] ),
        .\FSM_sequential_fsm_reg[1] (\FSM_sequential_fsm_reg[1] ),
        .\FSM_sequential_fsm_reg[1]_0 (ctrl_r[0]),
        .\FSM_sequential_fsm_reg[2] (\FSM_sequential_fsm_reg[2] ),
        .PIPETX4EQCONTROL(PIPETX4EQCONTROL[1]),
        .data1(data1),
        .out(ctrl_r[1]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_216
   (\sync_reg[2] ,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    adapt_done_reg,
    fsm2__21,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output \sync_reg[2] ;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input adapt_done_reg;
  input fsm2__21;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [1:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire [1:0]ctrl_r;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [1:0]pipe_rx_eqcontrol;
  wire \sync_reg[2] ;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_240 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(Q[0]),
        .adapt_2nd_reg(ctrl_r[1]),
        .adapt_2nd_reg_0(adapt_done_reg),
        .out(ctrl_r[0]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[0]),
        .\sync_reg[2]_0 (\sync_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_241 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .\FSM_onehot_fsm_reg[0] (ctrl_r[0]),
        .\FSM_onehot_fsm_reg[2] (\FSM_onehot_fsm_reg[2] ),
        .Q(Q),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_done_reg),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .out(ctrl_r[1]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[1]),
        .\txcoeff_cnt_reg[0] (\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_243
   (D,
    \FSM_sequential_fsm_reg[1] ,
    E,
    Q,
    \FSM_sequential_fsm_reg[2] ,
    \coeff_reg[0] ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX3EQCONTROL);
  output [0:0]D;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\coeff_reg[0] ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [1:0]PIPETX3EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [1:0]PIPETX3EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_reg[0] ;
  wire [1:0]ctrl_r;
  wire [0:0]data1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_249 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .E(E),
        .PIPETX3EQCONTROL(PIPETX3EQCONTROL[0]),
        .Q(Q),
        .\coeff_cnt_reg[0] (ctrl_r[1]),
        .\coeff_reg[0] (\FSM_sequential_fsm_reg[2] ),
        .\coeff_reg[0]_0 (\coeff_reg[0] ),
        .out(ctrl_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_250 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm_reg[0] ),
        .\FSM_sequential_fsm_reg[1] (\FSM_sequential_fsm_reg[1] ),
        .\FSM_sequential_fsm_reg[1]_0 (ctrl_r[0]),
        .\FSM_sequential_fsm_reg[2] (\FSM_sequential_fsm_reg[2] ),
        .PIPETX3EQCONTROL(PIPETX3EQCONTROL[1]),
        .data1(data1),
        .out(ctrl_r[1]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_257
   (\sync_reg[2] ,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    adapt_done_reg,
    fsm2__21,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output \sync_reg[2] ;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input adapt_done_reg;
  input fsm2__21;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [1:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire [1:0]ctrl_r;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [1:0]pipe_rx_eqcontrol;
  wire \sync_reg[2] ;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_281 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(Q[0]),
        .adapt_2nd_reg(ctrl_r[1]),
        .adapt_2nd_reg_0(adapt_done_reg),
        .out(ctrl_r[0]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[0]),
        .\sync_reg[2]_0 (\sync_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_282 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .\FSM_onehot_fsm_reg[0] (ctrl_r[0]),
        .\FSM_onehot_fsm_reg[2] (\FSM_onehot_fsm_reg[2] ),
        .Q(Q),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_done_reg),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .out(ctrl_r[1]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[1]),
        .\txcoeff_cnt_reg[0] (\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_284
   (D,
    \FSM_sequential_fsm_reg[1] ,
    E,
    Q,
    \FSM_sequential_fsm_reg[2] ,
    \coeff_reg[0] ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX2EQCONTROL);
  output [0:0]D;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\coeff_reg[0] ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [1:0]PIPETX2EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [1:0]PIPETX2EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_reg[0] ;
  wire [1:0]ctrl_r;
  wire [0:0]data1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_290 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .E(E),
        .PIPETX2EQCONTROL(PIPETX2EQCONTROL[0]),
        .Q(Q),
        .\coeff_cnt_reg[0] (ctrl_r[1]),
        .\coeff_reg[0] (\FSM_sequential_fsm_reg[2] ),
        .\coeff_reg[0]_0 (\coeff_reg[0] ),
        .out(ctrl_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_291 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm_reg[0] ),
        .\FSM_sequential_fsm_reg[1] (\FSM_sequential_fsm_reg[1] ),
        .\FSM_sequential_fsm_reg[1]_0 (ctrl_r[0]),
        .\FSM_sequential_fsm_reg[2] (\FSM_sequential_fsm_reg[2] ),
        .PIPETX2EQCONTROL(PIPETX2EQCONTROL[1]),
        .data1(data1),
        .out(ctrl_r[1]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_298
   (\sync_reg[2] ,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    adapt_done_reg,
    fsm2__21,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output \sync_reg[2] ;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input adapt_done_reg;
  input fsm2__21;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [1:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire [1:0]ctrl_r;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [1:0]pipe_rx_eqcontrol;
  wire \sync_reg[2] ;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_322 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(Q[0]),
        .adapt_2nd_reg(ctrl_r[1]),
        .adapt_2nd_reg_0(adapt_done_reg),
        .out(ctrl_r[0]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[0]),
        .\sync_reg[2]_0 (\sync_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_323 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .\FSM_onehot_fsm_reg[0] (ctrl_r[0]),
        .\FSM_onehot_fsm_reg[2] (\FSM_onehot_fsm_reg[2] ),
        .Q(Q),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_done_reg),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .out(ctrl_r[1]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[1]),
        .\txcoeff_cnt_reg[0] (\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_325
   (D,
    \FSM_sequential_fsm_reg[1] ,
    E,
    Q,
    \FSM_sequential_fsm_reg[2] ,
    \coeff_reg[0] ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX1EQCONTROL);
  output [0:0]D;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\coeff_reg[0] ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [1:0]PIPETX1EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [1:0]PIPETX1EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_reg[0] ;
  wire [1:0]ctrl_r;
  wire [0:0]data1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_331 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .E(E),
        .PIPETX1EQCONTROL(PIPETX1EQCONTROL[0]),
        .Q(Q),
        .\coeff_cnt_reg[0] (ctrl_r[1]),
        .\coeff_reg[0] (\FSM_sequential_fsm_reg[2] ),
        .\coeff_reg[0]_0 (\coeff_reg[0] ),
        .out(ctrl_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_332 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm_reg[0] ),
        .\FSM_sequential_fsm_reg[1] (\FSM_sequential_fsm_reg[1] ),
        .\FSM_sequential_fsm_reg[1]_0 (ctrl_r[0]),
        .\FSM_sequential_fsm_reg[2] (\FSM_sequential_fsm_reg[2] ),
        .PIPETX1EQCONTROL(PIPETX1EQCONTROL[1]),
        .data1(data1),
        .out(ctrl_r[1]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_339
   (\sync_reg[2] ,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    adapt_done_reg,
    fsm2__21,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output \sync_reg[2] ;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input adapt_done_reg;
  input fsm2__21;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [1:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire [1:0]ctrl_r;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [1:0]pipe_rx_eqcontrol;
  wire \sync_reg[2] ;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_363 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(Q[0]),
        .adapt_2nd_reg(ctrl_r[1]),
        .adapt_2nd_reg_0(adapt_done_reg),
        .out(ctrl_r[0]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[0]),
        .\sync_reg[2]_0 (\sync_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_364 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .\FSM_onehot_fsm_reg[0] (ctrl_r[0]),
        .\FSM_onehot_fsm_reg[2] (\FSM_onehot_fsm_reg[2] ),
        .Q(Q),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_done_reg),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .out(ctrl_r[1]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[1]),
        .\txcoeff_cnt_reg[0] (\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_366
   (D,
    \FSM_sequential_fsm_reg[1] ,
    E,
    Q,
    \FSM_sequential_fsm_reg[2] ,
    \coeff_reg[0] ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX0EQCONTROL);
  output [0:0]D;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\coeff_reg[0] ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [1:0]PIPETX0EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [1:0]PIPETX0EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_reg[0] ;
  wire [1:0]ctrl_r;
  wire [0:0]data1;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_372 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .E(E),
        .PIPETX0EQCONTROL(PIPETX0EQCONTROL[0]),
        .Q(Q),
        .\coeff_cnt_reg[0] (ctrl_r[1]),
        .\coeff_reg[0] (\FSM_sequential_fsm_reg[2] ),
        .\coeff_reg[0]_0 (\coeff_reg[0] ),
        .out(ctrl_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_373 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm_reg[0] ),
        .\FSM_sequential_fsm_reg[1] (\FSM_sequential_fsm_reg[1] ),
        .\FSM_sequential_fsm_reg[1]_0 (ctrl_r[0]),
        .\FSM_sequential_fsm_reg[2] (\FSM_sequential_fsm_reg[2] ),
        .PIPETX0EQCONTROL(PIPETX0EQCONTROL[1]),
        .data1(data1),
        .out(ctrl_r[1]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_380
   (\sync_reg[2] ,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    adapt_done_reg,
    fsm2__21,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output \sync_reg[2] ;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input adapt_done_reg;
  input fsm2__21;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [1:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire [1:0]ctrl_r;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [1:0]pipe_rx_eqcontrol;
  wire \sync_reg[2] ;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_404 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(Q[0]),
        .adapt_2nd_reg(ctrl_r[1]),
        .adapt_2nd_reg_0(adapt_done_reg),
        .out(ctrl_r[0]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[0]),
        .\sync_reg[2]_0 (\sync_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_405 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .\FSM_onehot_fsm_reg[0] (ctrl_r[0]),
        .\FSM_onehot_fsm_reg[2] (\FSM_onehot_fsm_reg[2] ),
        .Q(Q),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_done_reg),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .out(ctrl_r[1]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[1]),
        .\txcoeff_cnt_reg[0] (\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_94
   (\sync_reg[2] ,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    adapt_done_reg,
    fsm2__21,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output \sync_reg[2] ;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input adapt_done_reg;
  input fsm2__21;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [1:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire [1:0]ctrl_r;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [1:0]pipe_rx_eqcontrol;
  wire \sync_reg[2] ;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_117 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(Q[0]),
        .adapt_2nd_reg(ctrl_r[1]),
        .adapt_2nd_reg_0(adapt_done_reg),
        .out(ctrl_r[0]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[0]),
        .\sync_reg[2]_0 (\sync_reg[2] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_118 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .\FSM_onehot_fsm_reg[0] (ctrl_r[0]),
        .\FSM_onehot_fsm_reg[2] (\FSM_onehot_fsm_reg[2] ),
        .Q(Q),
        .adapt_done(adapt_done),
        .adapt_done_reg(adapt_done_reg),
        .done(done),
        .fsm2__21(fsm2__21),
        .lffs_sel(lffs_sel),
        .out(ctrl_r[1]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[1]),
        .\txcoeff_cnt_reg[0] (\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0
   (preset_r,
    CLK_PCLK,
    PIPETX7EQPRESET);
  output [3:0]preset_r;
  input CLK_PCLK;
  input [3:0]PIPETX7EQPRESET;

  wire CLK_PCLK;
  wire [3:0]PIPETX7EQPRESET;
  wire [3:0]preset_r;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX7EQPRESET(PIPETX7EQPRESET[0]),
        .preset_r(preset_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_83 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX7EQPRESET(PIPETX7EQPRESET[1]),
        .preset_r(preset_r[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_84 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX7EQPRESET(PIPETX7EQPRESET[2]),
        .preset_r(preset_r[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_85 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX7EQPRESET(PIPETX7EQPRESET[3]),
        .preset_r(preset_r[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_121
   (preset_r,
    CLK_PCLK,
    PIPETX6EQPRESET);
  output [3:0]preset_r;
  input CLK_PCLK;
  input [3:0]PIPETX6EQPRESET;

  wire CLK_PCLK;
  wire [3:0]PIPETX6EQPRESET;
  wire [3:0]preset_r;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_122 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX6EQPRESET(PIPETX6EQPRESET[0]),
        .preset_r(preset_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_123 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX6EQPRESET(PIPETX6EQPRESET[1]),
        .preset_r(preset_r[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_124 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX6EQPRESET(PIPETX6EQPRESET[2]),
        .preset_r(preset_r[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_125 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX6EQPRESET(PIPETX6EQPRESET[3]),
        .preset_r(preset_r[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_138
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [3:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [3:0]pipe_rx_eq_txpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_139 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_140 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_141 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_142 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_162
   (preset_r,
    CLK_PCLK,
    PIPETX5EQPRESET);
  output [3:0]preset_r;
  input CLK_PCLK;
  input [3:0]PIPETX5EQPRESET;

  wire CLK_PCLK;
  wire [3:0]PIPETX5EQPRESET;
  wire [3:0]preset_r;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_163 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX5EQPRESET(PIPETX5EQPRESET[0]),
        .preset_r(preset_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_164 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX5EQPRESET(PIPETX5EQPRESET[1]),
        .preset_r(preset_r[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_165 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX5EQPRESET(PIPETX5EQPRESET[2]),
        .preset_r(preset_r[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_166 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX5EQPRESET(PIPETX5EQPRESET[3]),
        .preset_r(preset_r[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_179
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [3:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [3:0]pipe_rx_eq_txpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_180 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_181 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_182 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_183 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_203
   (preset_r,
    CLK_PCLK,
    PIPETX4EQPRESET);
  output [3:0]preset_r;
  input CLK_PCLK;
  input [3:0]PIPETX4EQPRESET;

  wire CLK_PCLK;
  wire [3:0]PIPETX4EQPRESET;
  wire [3:0]preset_r;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_204 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX4EQPRESET(PIPETX4EQPRESET[0]),
        .preset_r(preset_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_205 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX4EQPRESET(PIPETX4EQPRESET[1]),
        .preset_r(preset_r[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_206 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX4EQPRESET(PIPETX4EQPRESET[2]),
        .preset_r(preset_r[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_207 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX4EQPRESET(PIPETX4EQPRESET[3]),
        .preset_r(preset_r[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_220
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [3:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [3:0]pipe_rx_eq_txpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_221 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_222 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_223 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_224 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_244
   (preset_r,
    CLK_PCLK,
    PIPETX3EQPRESET);
  output [3:0]preset_r;
  input CLK_PCLK;
  input [3:0]PIPETX3EQPRESET;

  wire CLK_PCLK;
  wire [3:0]PIPETX3EQPRESET;
  wire [3:0]preset_r;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_245 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX3EQPRESET(PIPETX3EQPRESET[0]),
        .preset_r(preset_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_246 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX3EQPRESET(PIPETX3EQPRESET[1]),
        .preset_r(preset_r[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_247 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX3EQPRESET(PIPETX3EQPRESET[2]),
        .preset_r(preset_r[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_248 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX3EQPRESET(PIPETX3EQPRESET[3]),
        .preset_r(preset_r[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_261
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [3:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [3:0]pipe_rx_eq_txpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_262 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_263 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_264 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_265 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_285
   (preset_r,
    CLK_PCLK,
    PIPETX2EQPRESET);
  output [3:0]preset_r;
  input CLK_PCLK;
  input [3:0]PIPETX2EQPRESET;

  wire CLK_PCLK;
  wire [3:0]PIPETX2EQPRESET;
  wire [3:0]preset_r;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_286 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX2EQPRESET(PIPETX2EQPRESET[0]),
        .preset_r(preset_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_287 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX2EQPRESET(PIPETX2EQPRESET[1]),
        .preset_r(preset_r[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_288 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX2EQPRESET(PIPETX2EQPRESET[2]),
        .preset_r(preset_r[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_289 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX2EQPRESET(PIPETX2EQPRESET[3]),
        .preset_r(preset_r[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_302
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [3:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [3:0]pipe_rx_eq_txpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_303 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_304 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_305 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_306 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_326
   (preset_r,
    CLK_PCLK,
    PIPETX1EQPRESET);
  output [3:0]preset_r;
  input CLK_PCLK;
  input [3:0]PIPETX1EQPRESET;

  wire CLK_PCLK;
  wire [3:0]PIPETX1EQPRESET;
  wire [3:0]preset_r;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_327 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX1EQPRESET(PIPETX1EQPRESET[0]),
        .preset_r(preset_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_328 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX1EQPRESET(PIPETX1EQPRESET[1]),
        .preset_r(preset_r[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_329 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX1EQPRESET(PIPETX1EQPRESET[2]),
        .preset_r(preset_r[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_330 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX1EQPRESET(PIPETX1EQPRESET[3]),
        .preset_r(preset_r[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_343
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [3:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [3:0]pipe_rx_eq_txpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_344 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_345 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_346 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_347 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_367
   (preset_r,
    CLK_PCLK,
    PIPETX0EQPRESET);
  output [3:0]preset_r;
  input CLK_PCLK;
  input [3:0]PIPETX0EQPRESET;

  wire CLK_PCLK;
  wire [3:0]PIPETX0EQPRESET;
  wire [3:0]preset_r;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_368 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX0EQPRESET(PIPETX0EQPRESET[0]),
        .preset_r(preset_r[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_369 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX0EQPRESET(PIPETX0EQPRESET[1]),
        .preset_r(preset_r[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_370 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX0EQPRESET(PIPETX0EQPRESET[2]),
        .preset_r(preset_r[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_371 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX0EQPRESET(PIPETX0EQPRESET[3]),
        .preset_r(preset_r[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_384
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [3:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [3:0]pipe_rx_eq_txpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_385 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_386 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_387 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_388 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_97
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [3:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [3:0]pipe_rx_eq_txpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_98 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_99 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_100 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_101 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[3]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1
   (D,
    \coeff_reg[18] ,
    Q,
    \coeff_reg[17] ,
    \coeff_reg[12] ,
    \coeff_reg[13] ,
    \coeff_reg[14] ,
    \coeff_reg[15] ,
    \coeff_reg[16] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [6:0]D;
  input \coeff_reg[18] ;
  input [2:0]Q;
  input \coeff_reg[17] ;
  input \coeff_reg[12] ;
  input \coeff_reg[13] ;
  input \coeff_reg[14] ;
  input \coeff_reg[15] ;
  input \coeff_reg[16] ;
  input \coeff_reg[17]_0 ;
  input [1:0]\coeff_reg[18]_0 ;
  input [0:0]\coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [6:0]D;
  wire [2:0]Q;
  wire [5:1]coeff_r;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[14] ;
  wire \coeff_reg[15] ;
  wire \coeff_reg[16] ;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire \coeff_reg[18] ;
  wire [1:0]\coeff_reg[18]_0 ;
  wire [0:0]\coeff_reg[18]_1 ;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_88 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[1:0]),
        .Q({Q[2],Q[0]}),
        .\coeff_reg[12] (\coeff_reg[12] ),
        .\coeff_reg[13] (\coeff_reg[18] ),
        .\coeff_reg[13]_0 (\coeff_reg[17] ),
        .\coeff_reg[13]_1 (\coeff_reg[13] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_89 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[2]),
        .\coeff_reg[14] (\coeff_reg[18] ),
        .\coeff_reg[14]_0 (\coeff_reg[17] ),
        .\coeff_reg[14]_1 (coeff_r[2]),
        .\coeff_reg[14]_2 (\coeff_reg[14] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_90 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[3]),
        .\coeff_reg[15] (\coeff_reg[18] ),
        .\coeff_reg[15]_0 (\coeff_reg[17] ),
        .\coeff_reg[15]_1 (coeff_r[3]),
        .\coeff_reg[15]_2 (\coeff_reg[15] ),
        .out(coeff_r[2]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_91 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[4]),
        .\coeff_reg[16] (\coeff_reg[18] ),
        .\coeff_reg[16]_0 (\coeff_reg[17] ),
        .\coeff_reg[16]_1 (coeff_r[4]),
        .\coeff_reg[16]_2 (\coeff_reg[16] ),
        .out(coeff_r[3]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_92 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[5]),
        .\coeff_reg[17] (\coeff_reg[18] ),
        .\coeff_reg[17]_0 (\coeff_reg[17] ),
        .\coeff_reg[17]_1 (coeff_r[5]),
        .\coeff_reg[17]_2 (\coeff_reg[17]_0 ),
        .out(coeff_r[4]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_93 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[6]),
        .Q(Q[1]),
        .\coeff_reg[18] (\coeff_reg[18]_0 ),
        .\coeff_reg[18]_0 (\coeff_reg[18]_1 ),
        .\coeff_reg[18]_1 (\coeff_reg[18] ),
        .out(coeff_r[5]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_119
   (D,
    \coeff_reg[18] ,
    Q,
    \coeff_reg[17] ,
    \coeff_reg[12] ,
    \coeff_reg[13] ,
    \coeff_reg[14] ,
    \coeff_reg[15] ,
    \coeff_reg[16] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [6:0]D;
  input \coeff_reg[18] ;
  input [2:0]Q;
  input \coeff_reg[17] ;
  input \coeff_reg[12] ;
  input \coeff_reg[13] ;
  input \coeff_reg[14] ;
  input \coeff_reg[15] ;
  input \coeff_reg[16] ;
  input \coeff_reg[17]_0 ;
  input [1:0]\coeff_reg[18]_0 ;
  input [0:0]\coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [6:0]D;
  wire [2:0]Q;
  wire [5:1]coeff_r;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[14] ;
  wire \coeff_reg[15] ;
  wire \coeff_reg[16] ;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire \coeff_reg[18] ;
  wire [1:0]\coeff_reg[18]_0 ;
  wire [0:0]\coeff_reg[18]_1 ;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_128 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[1:0]),
        .Q({Q[2],Q[0]}),
        .\coeff_reg[12] (\coeff_reg[12] ),
        .\coeff_reg[13] (\coeff_reg[18] ),
        .\coeff_reg[13]_0 (\coeff_reg[17] ),
        .\coeff_reg[13]_1 (\coeff_reg[13] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_129 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[2]),
        .\coeff_reg[14] (\coeff_reg[18] ),
        .\coeff_reg[14]_0 (\coeff_reg[17] ),
        .\coeff_reg[14]_1 (coeff_r[2]),
        .\coeff_reg[14]_2 (\coeff_reg[14] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_130 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[3]),
        .\coeff_reg[15] (\coeff_reg[18] ),
        .\coeff_reg[15]_0 (\coeff_reg[17] ),
        .\coeff_reg[15]_1 (coeff_r[3]),
        .\coeff_reg[15]_2 (\coeff_reg[15] ),
        .out(coeff_r[2]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_131 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[4]),
        .\coeff_reg[16] (\coeff_reg[18] ),
        .\coeff_reg[16]_0 (\coeff_reg[17] ),
        .\coeff_reg[16]_1 (coeff_r[4]),
        .\coeff_reg[16]_2 (\coeff_reg[16] ),
        .out(coeff_r[3]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_132 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[5]),
        .\coeff_reg[17] (\coeff_reg[18] ),
        .\coeff_reg[17]_0 (\coeff_reg[17] ),
        .\coeff_reg[17]_1 (coeff_r[5]),
        .\coeff_reg[17]_2 (\coeff_reg[17]_0 ),
        .out(coeff_r[4]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_133 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[6]),
        .Q(Q[1]),
        .\coeff_reg[18] (\coeff_reg[18]_0 ),
        .\coeff_reg[18]_0 (\coeff_reg[18]_1 ),
        .\coeff_reg[18]_1 (\coeff_reg[18] ),
        .out(coeff_r[5]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_135
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [5:0]pipe_rx_eq_lffs;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_152 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_153 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_154 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_155 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_156 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_157 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_137
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_143 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_144 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_145 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_146 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_147 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_148 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_160
   (D,
    \coeff_reg[18] ,
    Q,
    \coeff_reg[17] ,
    \coeff_reg[12] ,
    \coeff_reg[13] ,
    \coeff_reg[14] ,
    \coeff_reg[15] ,
    \coeff_reg[16] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [6:0]D;
  input \coeff_reg[18] ;
  input [2:0]Q;
  input \coeff_reg[17] ;
  input \coeff_reg[12] ;
  input \coeff_reg[13] ;
  input \coeff_reg[14] ;
  input \coeff_reg[15] ;
  input \coeff_reg[16] ;
  input \coeff_reg[17]_0 ;
  input [1:0]\coeff_reg[18]_0 ;
  input [0:0]\coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [6:0]D;
  wire [2:0]Q;
  wire [5:1]coeff_r;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[14] ;
  wire \coeff_reg[15] ;
  wire \coeff_reg[16] ;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire \coeff_reg[18] ;
  wire [1:0]\coeff_reg[18]_0 ;
  wire [0:0]\coeff_reg[18]_1 ;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_169 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[1:0]),
        .Q({Q[2],Q[0]}),
        .\coeff_reg[12] (\coeff_reg[12] ),
        .\coeff_reg[13] (\coeff_reg[18] ),
        .\coeff_reg[13]_0 (\coeff_reg[17] ),
        .\coeff_reg[13]_1 (\coeff_reg[13] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_170 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[2]),
        .\coeff_reg[14] (\coeff_reg[18] ),
        .\coeff_reg[14]_0 (\coeff_reg[17] ),
        .\coeff_reg[14]_1 (coeff_r[2]),
        .\coeff_reg[14]_2 (\coeff_reg[14] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_171 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[3]),
        .\coeff_reg[15] (\coeff_reg[18] ),
        .\coeff_reg[15]_0 (\coeff_reg[17] ),
        .\coeff_reg[15]_1 (coeff_r[3]),
        .\coeff_reg[15]_2 (\coeff_reg[15] ),
        .out(coeff_r[2]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_172 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[4]),
        .\coeff_reg[16] (\coeff_reg[18] ),
        .\coeff_reg[16]_0 (\coeff_reg[17] ),
        .\coeff_reg[16]_1 (coeff_r[4]),
        .\coeff_reg[16]_2 (\coeff_reg[16] ),
        .out(coeff_r[3]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_173 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[5]),
        .\coeff_reg[17] (\coeff_reg[18] ),
        .\coeff_reg[17]_0 (\coeff_reg[17] ),
        .\coeff_reg[17]_1 (coeff_r[5]),
        .\coeff_reg[17]_2 (\coeff_reg[17]_0 ),
        .out(coeff_r[4]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_174 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[6]),
        .Q(Q[1]),
        .\coeff_reg[18] (\coeff_reg[18]_0 ),
        .\coeff_reg[18]_0 (\coeff_reg[18]_1 ),
        .\coeff_reg[18]_1 (\coeff_reg[18] ),
        .out(coeff_r[5]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_176
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [5:0]pipe_rx_eq_lffs;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_193 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_194 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_195 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_196 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_197 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_198 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_178
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_184 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_185 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_186 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_187 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_188 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_189 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_201
   (D,
    \coeff_reg[18] ,
    Q,
    \coeff_reg[17] ,
    \coeff_reg[12] ,
    \coeff_reg[13] ,
    \coeff_reg[14] ,
    \coeff_reg[15] ,
    \coeff_reg[16] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [6:0]D;
  input \coeff_reg[18] ;
  input [2:0]Q;
  input \coeff_reg[17] ;
  input \coeff_reg[12] ;
  input \coeff_reg[13] ;
  input \coeff_reg[14] ;
  input \coeff_reg[15] ;
  input \coeff_reg[16] ;
  input \coeff_reg[17]_0 ;
  input [1:0]\coeff_reg[18]_0 ;
  input [0:0]\coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [6:0]D;
  wire [2:0]Q;
  wire [5:1]coeff_r;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[14] ;
  wire \coeff_reg[15] ;
  wire \coeff_reg[16] ;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire \coeff_reg[18] ;
  wire [1:0]\coeff_reg[18]_0 ;
  wire [0:0]\coeff_reg[18]_1 ;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_210 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[1:0]),
        .Q({Q[2],Q[0]}),
        .\coeff_reg[12] (\coeff_reg[12] ),
        .\coeff_reg[13] (\coeff_reg[18] ),
        .\coeff_reg[13]_0 (\coeff_reg[17] ),
        .\coeff_reg[13]_1 (\coeff_reg[13] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_211 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[2]),
        .\coeff_reg[14] (\coeff_reg[18] ),
        .\coeff_reg[14]_0 (\coeff_reg[17] ),
        .\coeff_reg[14]_1 (coeff_r[2]),
        .\coeff_reg[14]_2 (\coeff_reg[14] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_212 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[3]),
        .\coeff_reg[15] (\coeff_reg[18] ),
        .\coeff_reg[15]_0 (\coeff_reg[17] ),
        .\coeff_reg[15]_1 (coeff_r[3]),
        .\coeff_reg[15]_2 (\coeff_reg[15] ),
        .out(coeff_r[2]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_213 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[4]),
        .\coeff_reg[16] (\coeff_reg[18] ),
        .\coeff_reg[16]_0 (\coeff_reg[17] ),
        .\coeff_reg[16]_1 (coeff_r[4]),
        .\coeff_reg[16]_2 (\coeff_reg[16] ),
        .out(coeff_r[3]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_214 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[5]),
        .\coeff_reg[17] (\coeff_reg[18] ),
        .\coeff_reg[17]_0 (\coeff_reg[17] ),
        .\coeff_reg[17]_1 (coeff_r[5]),
        .\coeff_reg[17]_2 (\coeff_reg[17]_0 ),
        .out(coeff_r[4]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_215 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[6]),
        .Q(Q[1]),
        .\coeff_reg[18] (\coeff_reg[18]_0 ),
        .\coeff_reg[18]_0 (\coeff_reg[18]_1 ),
        .\coeff_reg[18]_1 (\coeff_reg[18] ),
        .out(coeff_r[5]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_217
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [5:0]pipe_rx_eq_lffs;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_234 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_235 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_236 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_237 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_238 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_239 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_219
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_225 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_226 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_227 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_228 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_229 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_230 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_242
   (D,
    \coeff_reg[18] ,
    Q,
    \coeff_reg[17] ,
    \coeff_reg[12] ,
    \coeff_reg[13] ,
    \coeff_reg[14] ,
    \coeff_reg[15] ,
    \coeff_reg[16] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [6:0]D;
  input \coeff_reg[18] ;
  input [2:0]Q;
  input \coeff_reg[17] ;
  input \coeff_reg[12] ;
  input \coeff_reg[13] ;
  input \coeff_reg[14] ;
  input \coeff_reg[15] ;
  input \coeff_reg[16] ;
  input \coeff_reg[17]_0 ;
  input [1:0]\coeff_reg[18]_0 ;
  input [0:0]\coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [6:0]D;
  wire [2:0]Q;
  wire [5:1]coeff_r;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[14] ;
  wire \coeff_reg[15] ;
  wire \coeff_reg[16] ;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire \coeff_reg[18] ;
  wire [1:0]\coeff_reg[18]_0 ;
  wire [0:0]\coeff_reg[18]_1 ;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_251 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[1:0]),
        .Q({Q[2],Q[0]}),
        .\coeff_reg[12] (\coeff_reg[12] ),
        .\coeff_reg[13] (\coeff_reg[18] ),
        .\coeff_reg[13]_0 (\coeff_reg[17] ),
        .\coeff_reg[13]_1 (\coeff_reg[13] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_252 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[2]),
        .\coeff_reg[14] (\coeff_reg[18] ),
        .\coeff_reg[14]_0 (\coeff_reg[17] ),
        .\coeff_reg[14]_1 (coeff_r[2]),
        .\coeff_reg[14]_2 (\coeff_reg[14] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_253 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[3]),
        .\coeff_reg[15] (\coeff_reg[18] ),
        .\coeff_reg[15]_0 (\coeff_reg[17] ),
        .\coeff_reg[15]_1 (coeff_r[3]),
        .\coeff_reg[15]_2 (\coeff_reg[15] ),
        .out(coeff_r[2]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_254 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[4]),
        .\coeff_reg[16] (\coeff_reg[18] ),
        .\coeff_reg[16]_0 (\coeff_reg[17] ),
        .\coeff_reg[16]_1 (coeff_r[4]),
        .\coeff_reg[16]_2 (\coeff_reg[16] ),
        .out(coeff_r[3]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_255 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[5]),
        .\coeff_reg[17] (\coeff_reg[18] ),
        .\coeff_reg[17]_0 (\coeff_reg[17] ),
        .\coeff_reg[17]_1 (coeff_r[5]),
        .\coeff_reg[17]_2 (\coeff_reg[17]_0 ),
        .out(coeff_r[4]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_256 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[6]),
        .Q(Q[1]),
        .\coeff_reg[18] (\coeff_reg[18]_0 ),
        .\coeff_reg[18]_0 (\coeff_reg[18]_1 ),
        .\coeff_reg[18]_1 (\coeff_reg[18] ),
        .out(coeff_r[5]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_258
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [5:0]pipe_rx_eq_lffs;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_275 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_276 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_277 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_278 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_279 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_280 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_260
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_266 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_267 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_268 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_269 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_270 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_271 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_283
   (D,
    \coeff_reg[18] ,
    Q,
    \coeff_reg[17] ,
    \coeff_reg[12] ,
    \coeff_reg[13] ,
    \coeff_reg[14] ,
    \coeff_reg[15] ,
    \coeff_reg[16] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [6:0]D;
  input \coeff_reg[18] ;
  input [2:0]Q;
  input \coeff_reg[17] ;
  input \coeff_reg[12] ;
  input \coeff_reg[13] ;
  input \coeff_reg[14] ;
  input \coeff_reg[15] ;
  input \coeff_reg[16] ;
  input \coeff_reg[17]_0 ;
  input [1:0]\coeff_reg[18]_0 ;
  input [0:0]\coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [6:0]D;
  wire [2:0]Q;
  wire [5:1]coeff_r;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[14] ;
  wire \coeff_reg[15] ;
  wire \coeff_reg[16] ;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire \coeff_reg[18] ;
  wire [1:0]\coeff_reg[18]_0 ;
  wire [0:0]\coeff_reg[18]_1 ;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_292 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[1:0]),
        .Q({Q[2],Q[0]}),
        .\coeff_reg[12] (\coeff_reg[12] ),
        .\coeff_reg[13] (\coeff_reg[18] ),
        .\coeff_reg[13]_0 (\coeff_reg[17] ),
        .\coeff_reg[13]_1 (\coeff_reg[13] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_293 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[2]),
        .\coeff_reg[14] (\coeff_reg[18] ),
        .\coeff_reg[14]_0 (\coeff_reg[17] ),
        .\coeff_reg[14]_1 (coeff_r[2]),
        .\coeff_reg[14]_2 (\coeff_reg[14] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_294 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[3]),
        .\coeff_reg[15] (\coeff_reg[18] ),
        .\coeff_reg[15]_0 (\coeff_reg[17] ),
        .\coeff_reg[15]_1 (coeff_r[3]),
        .\coeff_reg[15]_2 (\coeff_reg[15] ),
        .out(coeff_r[2]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_295 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[4]),
        .\coeff_reg[16] (\coeff_reg[18] ),
        .\coeff_reg[16]_0 (\coeff_reg[17] ),
        .\coeff_reg[16]_1 (coeff_r[4]),
        .\coeff_reg[16]_2 (\coeff_reg[16] ),
        .out(coeff_r[3]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_296 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[5]),
        .\coeff_reg[17] (\coeff_reg[18] ),
        .\coeff_reg[17]_0 (\coeff_reg[17] ),
        .\coeff_reg[17]_1 (coeff_r[5]),
        .\coeff_reg[17]_2 (\coeff_reg[17]_0 ),
        .out(coeff_r[4]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_297 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[6]),
        .Q(Q[1]),
        .\coeff_reg[18] (\coeff_reg[18]_0 ),
        .\coeff_reg[18]_0 (\coeff_reg[18]_1 ),
        .\coeff_reg[18]_1 (\coeff_reg[18] ),
        .out(coeff_r[5]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_299
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [5:0]pipe_rx_eq_lffs;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_316 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_317 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_318 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_319 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_320 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_321 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_301
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_307 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_308 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_309 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_310 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_311 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_312 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_324
   (D,
    \coeff_reg[18] ,
    Q,
    \coeff_reg[17] ,
    \coeff_reg[12] ,
    \coeff_reg[13] ,
    \coeff_reg[14] ,
    \coeff_reg[15] ,
    \coeff_reg[16] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [6:0]D;
  input \coeff_reg[18] ;
  input [2:0]Q;
  input \coeff_reg[17] ;
  input \coeff_reg[12] ;
  input \coeff_reg[13] ;
  input \coeff_reg[14] ;
  input \coeff_reg[15] ;
  input \coeff_reg[16] ;
  input \coeff_reg[17]_0 ;
  input [1:0]\coeff_reg[18]_0 ;
  input [0:0]\coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [6:0]D;
  wire [2:0]Q;
  wire [5:1]coeff_r;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[14] ;
  wire \coeff_reg[15] ;
  wire \coeff_reg[16] ;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire \coeff_reg[18] ;
  wire [1:0]\coeff_reg[18]_0 ;
  wire [0:0]\coeff_reg[18]_1 ;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_333 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[1:0]),
        .Q({Q[2],Q[0]}),
        .\coeff_reg[12] (\coeff_reg[12] ),
        .\coeff_reg[13] (\coeff_reg[18] ),
        .\coeff_reg[13]_0 (\coeff_reg[17] ),
        .\coeff_reg[13]_1 (\coeff_reg[13] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_334 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[2]),
        .\coeff_reg[14] (\coeff_reg[18] ),
        .\coeff_reg[14]_0 (\coeff_reg[17] ),
        .\coeff_reg[14]_1 (coeff_r[2]),
        .\coeff_reg[14]_2 (\coeff_reg[14] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_335 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[3]),
        .\coeff_reg[15] (\coeff_reg[18] ),
        .\coeff_reg[15]_0 (\coeff_reg[17] ),
        .\coeff_reg[15]_1 (coeff_r[3]),
        .\coeff_reg[15]_2 (\coeff_reg[15] ),
        .out(coeff_r[2]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_336 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[4]),
        .\coeff_reg[16] (\coeff_reg[18] ),
        .\coeff_reg[16]_0 (\coeff_reg[17] ),
        .\coeff_reg[16]_1 (coeff_r[4]),
        .\coeff_reg[16]_2 (\coeff_reg[16] ),
        .out(coeff_r[3]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_337 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[5]),
        .\coeff_reg[17] (\coeff_reg[18] ),
        .\coeff_reg[17]_0 (\coeff_reg[17] ),
        .\coeff_reg[17]_1 (coeff_r[5]),
        .\coeff_reg[17]_2 (\coeff_reg[17]_0 ),
        .out(coeff_r[4]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_338 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[6]),
        .Q(Q[1]),
        .\coeff_reg[18] (\coeff_reg[18]_0 ),
        .\coeff_reg[18]_0 (\coeff_reg[18]_1 ),
        .\coeff_reg[18]_1 (\coeff_reg[18] ),
        .out(coeff_r[5]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_340
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [5:0]pipe_rx_eq_lffs;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_357 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_358 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_359 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_360 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_361 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_362 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_342
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_348 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_349 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_350 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_351 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_352 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_353 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_365
   (D,
    \coeff_reg[18] ,
    Q,
    \coeff_reg[17] ,
    \coeff_reg[12] ,
    \coeff_reg[13] ,
    \coeff_reg[14] ,
    \coeff_reg[15] ,
    \coeff_reg[16] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [6:0]D;
  input \coeff_reg[18] ;
  input [2:0]Q;
  input \coeff_reg[17] ;
  input \coeff_reg[12] ;
  input \coeff_reg[13] ;
  input \coeff_reg[14] ;
  input \coeff_reg[15] ;
  input \coeff_reg[16] ;
  input \coeff_reg[17]_0 ;
  input [1:0]\coeff_reg[18]_0 ;
  input [0:0]\coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [6:0]D;
  wire [2:0]Q;
  wire [5:1]coeff_r;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[14] ;
  wire \coeff_reg[15] ;
  wire \coeff_reg[16] ;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire \coeff_reg[18] ;
  wire [1:0]\coeff_reg[18]_0 ;
  wire [0:0]\coeff_reg[18]_1 ;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_374 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[1:0]),
        .Q({Q[2],Q[0]}),
        .\coeff_reg[12] (\coeff_reg[12] ),
        .\coeff_reg[13] (\coeff_reg[18] ),
        .\coeff_reg[13]_0 (\coeff_reg[17] ),
        .\coeff_reg[13]_1 (\coeff_reg[13] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_375 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[2]),
        .\coeff_reg[14] (\coeff_reg[18] ),
        .\coeff_reg[14]_0 (\coeff_reg[17] ),
        .\coeff_reg[14]_1 (coeff_r[2]),
        .\coeff_reg[14]_2 (\coeff_reg[14] ),
        .out(coeff_r[1]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_376 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[3]),
        .\coeff_reg[15] (\coeff_reg[18] ),
        .\coeff_reg[15]_0 (\coeff_reg[17] ),
        .\coeff_reg[15]_1 (coeff_r[3]),
        .\coeff_reg[15]_2 (\coeff_reg[15] ),
        .out(coeff_r[2]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_377 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[4]),
        .\coeff_reg[16] (\coeff_reg[18] ),
        .\coeff_reg[16]_0 (\coeff_reg[17] ),
        .\coeff_reg[16]_1 (coeff_r[4]),
        .\coeff_reg[16]_2 (\coeff_reg[16] ),
        .out(coeff_r[3]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_378 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[5]),
        .\coeff_reg[17] (\coeff_reg[18] ),
        .\coeff_reg[17]_0 (\coeff_reg[17] ),
        .\coeff_reg[17]_1 (coeff_r[5]),
        .\coeff_reg[17]_2 (\coeff_reg[17]_0 ),
        .out(coeff_r[4]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_379 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D[6]),
        .Q(Q[1]),
        .\coeff_reg[18] (\coeff_reg[18]_0 ),
        .\coeff_reg[18]_0 (\coeff_reg[18]_1 ),
        .\coeff_reg[18]_1 (\coeff_reg[18] ),
        .out(coeff_r[5]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_381
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [5:0]pipe_rx_eq_lffs;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_398 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_399 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_400 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_401 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_402 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_403 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_383
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_389 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_390 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_391 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_392 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_393 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_394 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_95
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [5:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [5:0]pipe_rx_eq_lffs;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_111 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_112 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_113 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_114 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_115 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_116 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_96
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [5:0]pipe_tx_eqdeemph;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_102 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_103 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_104 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_105 \sync_vec[3].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_106 \sync_vec[4].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_107 \sync_vec[5].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [2:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [2:0]pipe_rx_eqpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_108 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_109 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_110 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[2]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_136
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [2:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [2:0]pipe_rx_eqpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_149 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_150 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_151 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[2]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_177
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [2:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [2:0]pipe_rx_eqpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_190 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_191 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_192 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[2]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_218
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [2:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [2:0]pipe_rx_eqpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_231 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_232 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_233 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[2]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_259
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [2:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [2:0]pipe_rx_eqpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_272 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_273 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_274 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[2]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_300
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [2:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [2:0]pipe_rx_eqpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_313 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_314 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_315 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[2]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_341
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [2:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [2:0]pipe_rx_eqpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_354 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_355 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_356 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[2]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized2_382
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [2:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [2:0]pipe_rx_eqpreset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_395 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_396 \sync_vec[1].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_397 \sync_vec[2].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[2]));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3
   (D,
    cplllock_a__6,
    Q,
    \FSM_onehot_fsm_reg[0] ,
    \FSM_onehot_fsm_reg[0]_0 ,
    \FSM_onehot_fsm_reg[0]_1 ,
    \sync_reg[3] ,
    GT_CPLLLOCK);
  output [1:0]D;
  output cplllock_a__6;
  input [1:0]Q;
  input \FSM_onehot_fsm_reg[0] ;
  input \FSM_onehot_fsm_reg[0]_0 ;
  input \FSM_onehot_fsm_reg[0]_1 ;
  input \sync_reg[3] ;
  input [7:0]GT_CPLLLOCK;

  wire [1:0]D;
  wire \FSM_onehot_fsm_reg[0] ;
  wire \FSM_onehot_fsm_reg[0]_0 ;
  wire \FSM_onehot_fsm_reg[0]_1 ;
  wire [7:0]GT_CPLLLOCK;
  wire [1:0]Q;
  wire cplllock_a__6;
  wire [7:0]cplllock_r;
  wire fsm24_out;
  wire \sync_reg[3] ;
  wire \sync_vec[1].sync_cell_i_n_0 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_75 \sync_vec[0].sync_cell_i 
       (.GT_CPLLLOCK(GT_CPLLLOCK[0]),
        .out(cplllock_r[0]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_76 \sync_vec[1].sync_cell_i 
       (.\FSM_onehot_fsm[2]_i_2 ({cplllock_r[3:2],cplllock_r[0]}),
        .GT_CPLLLOCK(GT_CPLLLOCK[1]),
        .\sync_reg[3]_0 (\sync_vec[1].sync_cell_i_n_0 ),
        .\sync_reg[3]_1 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_77 \sync_vec[2].sync_cell_i 
       (.GT_CPLLLOCK(GT_CPLLLOCK[2]),
        .out(cplllock_r[2]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_78 \sync_vec[3].sync_cell_i 
       (.GT_CPLLLOCK(GT_CPLLLOCK[3]),
        .out(cplllock_r[3]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_79 \sync_vec[4].sync_cell_i 
       (.D(D[1]),
        .\FSM_onehot_fsm_reg[1] (\sync_vec[1].sync_cell_i_n_0 ),
        .GT_CPLLLOCK(GT_CPLLLOCK[4]),
        .Q(Q),
        .cplllock_a__6(cplllock_a__6),
        .cplllock_r(cplllock_r[7:5]),
        .fsm24_out(fsm24_out),
        .out(cplllock_r[4]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_80 \sync_vec[5].sync_cell_i 
       (.GT_CPLLLOCK(GT_CPLLLOCK[5]),
        .out(cplllock_r[5]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_81 \sync_vec[6].sync_cell_i 
       (.GT_CPLLLOCK(GT_CPLLLOCK[6]),
        .out(cplllock_r[6]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_82 \sync_vec[7].sync_cell_i 
       (.D(D[0]),
        .\FSM_onehot_fsm_reg[0] (\sync_vec[1].sync_cell_i_n_0 ),
        .\FSM_onehot_fsm_reg[0]_0 (\FSM_onehot_fsm_reg[0] ),
        .\FSM_onehot_fsm_reg[0]_1 (\FSM_onehot_fsm_reg[0]_0 ),
        .\FSM_onehot_fsm_reg[0]_2 (\FSM_onehot_fsm_reg[0]_1 ),
        .GT_CPLLLOCK(GT_CPLLLOCK[7]),
        .Q(Q[0]),
        .cplllock_r(cplllock_r[6:4]),
        .fsm24_out(fsm24_out),
        .out(cplllock_r[7]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3_14
   (\sync_reg[3] ,
    \sync_reg[3]_0 ,
    Q,
    \sync_reg[3]_1 ,
    GT_GTPOWERGOOD);
  output \sync_reg[3] ;
  output \sync_reg[3]_0 ;
  input [1:0]Q;
  input \sync_reg[3]_1 ;
  input [7:0]GT_GTPOWERGOOD;

  wire [7:0]GT_GTPOWERGOOD;
  wire [1:0]Q;
  wire [7:0]gtpowergood_r;
  wire \sync_reg[3] ;
  wire \sync_reg[3]_0 ;
  wire \sync_reg[3]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_67 \sync_vec[0].sync_cell_i 
       (.GT_GTPOWERGOOD(GT_GTPOWERGOOD[0]),
        .out(gtpowergood_r[0]),
        .\sync_reg[0]_0 (\sync_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_68 \sync_vec[1].sync_cell_i 
       (.\FSM_onehot_fsm[1]_i_2 ({gtpowergood_r[3:2],gtpowergood_r[0]}),
        .GT_GTPOWERGOOD(GT_GTPOWERGOOD[1]),
        .\sync_reg[3]_0 (\sync_reg[3] ),
        .\sync_reg[3]_1 (\sync_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_69 \sync_vec[2].sync_cell_i 
       (.GT_GTPOWERGOOD(GT_GTPOWERGOOD[2]),
        .out(gtpowergood_r[2]),
        .\sync_reg[0]_0 (\sync_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_70 \sync_vec[3].sync_cell_i 
       (.GT_GTPOWERGOOD(GT_GTPOWERGOOD[3]),
        .out(gtpowergood_r[3]),
        .\sync_reg[3]_0 (\sync_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_71 \sync_vec[4].sync_cell_i 
       (.\FSM_onehot_fsm[1]_i_2 (gtpowergood_r[7:5]),
        .GT_GTPOWERGOOD(GT_GTPOWERGOOD[4]),
        .Q(Q),
        .\sync_reg[0]_0 (\sync_reg[3]_1 ),
        .\sync_reg[3]_0 (\sync_reg[3]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_72 \sync_vec[5].sync_cell_i 
       (.GT_GTPOWERGOOD(GT_GTPOWERGOOD[5]),
        .out(gtpowergood_r[5]),
        .\sync_reg[3]_0 (\sync_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_73 \sync_vec[6].sync_cell_i 
       (.GT_GTPOWERGOOD(GT_GTPOWERGOOD[6]),
        .out(gtpowergood_r[6]),
        .\sync_reg[0]_0 (\sync_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_74 \sync_vec[7].sync_cell_i 
       (.GT_GTPOWERGOOD(GT_GTPOWERGOOD[7]),
        .out(gtpowergood_r[7]),
        .\sync_reg[3]_0 (\sync_reg[3]_1 ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3_15
   (D,
    Q,
    txsync_done_a__6,
    \sync_reg[3] ,
    GT_PHYSTATUS);
  output [1:0]D;
  input [2:0]Q;
  input txsync_done_a__6;
  input \sync_reg[3] ;
  input [7:0]GT_PHYSTATUS;

  wire [1:0]D;
  wire [7:0]GT_PHYSTATUS;
  wire [2:0]Q;
  wire [7:0]phystatus_r;
  wire \sync_reg[3] ;
  wire \sync_vec[3].sync_cell_i_n_0 ;
  wire txsync_done_a__6;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_59 \sync_vec[0].sync_cell_i 
       (.GT_PHYSTATUS(GT_PHYSTATUS[0]),
        .out(phystatus_r[0]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_60 \sync_vec[1].sync_cell_i 
       (.GT_PHYSTATUS(GT_PHYSTATUS[1]),
        .out(phystatus_r[1]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_61 \sync_vec[2].sync_cell_i 
       (.GT_PHYSTATUS(GT_PHYSTATUS[2]),
        .out(phystatus_r[2]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_62 \sync_vec[3].sync_cell_i 
       (.\FSM_onehot_fsm[7]_i_2 (phystatus_r[2:0]),
        .GT_PHYSTATUS(GT_PHYSTATUS[3]),
        .\sync_reg[3]_0 (\sync_vec[3].sync_cell_i_n_0 ),
        .\sync_reg[3]_1 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_63 \sync_vec[4].sync_cell_i 
       (.D(D),
        .\FSM_onehot_fsm_reg[7] (phystatus_r[7:5]),
        .\FSM_onehot_fsm_reg[7]_0 (\sync_vec[3].sync_cell_i_n_0 ),
        .GT_PHYSTATUS(GT_PHYSTATUS[4]),
        .Q(Q),
        .\sync_reg[0]_0 (\sync_reg[3] ),
        .txsync_done_a__6(txsync_done_a__6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_64 \sync_vec[5].sync_cell_i 
       (.GT_PHYSTATUS(GT_PHYSTATUS[5]),
        .out(phystatus_r[5]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_65 \sync_vec[6].sync_cell_i 
       (.GT_PHYSTATUS(GT_PHYSTATUS[6]),
        .out(phystatus_r[6]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_66 \sync_vec[7].sync_cell_i 
       (.GT_PHYSTATUS(GT_PHYSTATUS[7]),
        .out(phystatus_r[7]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3_18
   (\sync_reg[3] ,
    \sync_reg[3]_0 ,
    \sync_reg[3]_1 ,
    GT_RXRESETDONE);
  output \sync_reg[3] ;
  output \sync_reg[3]_0 ;
  input \sync_reg[3]_1 ;
  input [7:0]GT_RXRESETDONE;

  wire [7:0]GT_RXRESETDONE;
  wire [6:0]rxresetdone_r;
  wire \sync_reg[3] ;
  wire \sync_reg[3]_0 ;
  wire \sync_reg[3]_1 ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_46 \sync_vec[0].sync_cell_i 
       (.GT_RXRESETDONE(GT_RXRESETDONE[0]),
        .out(rxresetdone_r[0]),
        .\sync_reg[0]_0 (\sync_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_47 \sync_vec[1].sync_cell_i 
       (.GT_RXRESETDONE(GT_RXRESETDONE[1]),
        .out(rxresetdone_r[1]),
        .\sync_reg[3]_0 (\sync_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_48 \sync_vec[2].sync_cell_i 
       (.GT_RXRESETDONE(GT_RXRESETDONE[2]),
        .out(rxresetdone_r[2]),
        .\sync_reg[0]_0 (\sync_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_49 \sync_vec[3].sync_cell_i 
       (.\FSM_onehot_fsm[4]_i_2 (rxresetdone_r[2:0]),
        .GT_RXRESETDONE(GT_RXRESETDONE[3]),
        .\sync_reg[3]_0 (\sync_reg[3] ),
        .\sync_reg[3]_1 (\sync_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_50 \sync_vec[4].sync_cell_i 
       (.GT_RXRESETDONE(GT_RXRESETDONE[4]),
        .out(rxresetdone_r[4]),
        .\sync_reg[0]_0 (\sync_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_51 \sync_vec[5].sync_cell_i 
       (.GT_RXRESETDONE(GT_RXRESETDONE[5]),
        .out(rxresetdone_r[5]),
        .\sync_reg[3]_0 (\sync_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_52 \sync_vec[6].sync_cell_i 
       (.GT_RXRESETDONE(GT_RXRESETDONE[6]),
        .out(rxresetdone_r[6]),
        .\sync_reg[0]_0 (\sync_reg[3]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_53 \sync_vec[7].sync_cell_i 
       (.\FSM_onehot_fsm[4]_i_2 (rxresetdone_r[6:4]),
        .GT_RXRESETDONE(GT_RXRESETDONE[7]),
        .\sync_reg[3]_0 (\sync_reg[3]_0 ),
        .\sync_reg[3]_1 (\sync_reg[3]_1 ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3_19
   (D,
    fsm2__0,
    Q,
    cplllock_a__6,
    out,
    \sync_reg[3] ,
    GT_TXPROGDIVRESETDONE);
  output [0:0]D;
  output fsm2__0;
  input [1:0]Q;
  input cplllock_a__6;
  input [0:0]out;
  input \sync_reg[3] ;
  input [7:0]GT_TXPROGDIVRESETDONE;

  wire [0:0]D;
  wire [7:0]GT_TXPROGDIVRESETDONE;
  wire [1:0]Q;
  wire cplllock_a__6;
  wire fsm2__0;
  wire [0:0]out;
  wire \sync_reg[3] ;
  wire [7:0]txprogdivresetdone_r;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_38 \sync_vec[0].sync_cell_i 
       (.GT_TXPROGDIVRESETDONE(GT_TXPROGDIVRESETDONE[0]),
        .out(txprogdivresetdone_r[0]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_39 \sync_vec[1].sync_cell_i 
       (.GT_TXPROGDIVRESETDONE(GT_TXPROGDIVRESETDONE[1]),
        .out(txprogdivresetdone_r[1]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_40 \sync_vec[2].sync_cell_i 
       (.GT_TXPROGDIVRESETDONE(GT_TXPROGDIVRESETDONE[2]),
        .out(txprogdivresetdone_r[2]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_41 \sync_vec[3].sync_cell_i 
       (.D(D),
        .\FSM_onehot_fsm[3]_i_2_0 ({txprogdivresetdone_r[7:4],txprogdivresetdone_r[2:0]}),
        .GT_TXPROGDIVRESETDONE(GT_TXPROGDIVRESETDONE[3]),
        .Q(Q),
        .cplllock_a__6(cplllock_a__6),
        .fsm2__0(fsm2__0),
        .out(out),
        .\sync_reg[3]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_42 \sync_vec[4].sync_cell_i 
       (.GT_TXPROGDIVRESETDONE(GT_TXPROGDIVRESETDONE[4]),
        .out(txprogdivresetdone_r[4]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_43 \sync_vec[5].sync_cell_i 
       (.GT_TXPROGDIVRESETDONE(GT_TXPROGDIVRESETDONE[5]),
        .out(txprogdivresetdone_r[5]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_44 \sync_vec[6].sync_cell_i 
       (.GT_TXPROGDIVRESETDONE(GT_TXPROGDIVRESETDONE[6]),
        .out(txprogdivresetdone_r[6]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_45 \sync_vec[7].sync_cell_i 
       (.GT_TXPROGDIVRESETDONE(GT_TXPROGDIVRESETDONE[7]),
        .out(txprogdivresetdone_r[7]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3_20
   (D,
    resetdone_a__0,
    Q,
    fsm2__0,
    \FSM_onehot_fsm_reg[3] ,
    \FSM_onehot_fsm_reg[3]_0 ,
    \sync_reg[3] ,
    GT_TXRESETDONE);
  output [0:0]D;
  output resetdone_a__0;
  input [1:0]Q;
  input fsm2__0;
  input \FSM_onehot_fsm_reg[3] ;
  input \FSM_onehot_fsm_reg[3]_0 ;
  input \sync_reg[3] ;
  input [7:0]GT_TXRESETDONE;

  wire [0:0]D;
  wire \FSM_onehot_fsm_reg[3] ;
  wire \FSM_onehot_fsm_reg[3]_0 ;
  wire [7:0]GT_TXRESETDONE;
  wire [1:0]Q;
  wire fsm2__0;
  wire resetdone_a__0;
  wire \sync_reg[3] ;
  wire \sync_vec[1].sync_cell_i_n_0 ;
  wire [6:0]txresetdone_r;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_30 \sync_vec[0].sync_cell_i 
       (.GT_TXRESETDONE(GT_TXRESETDONE[0]),
        .out(txresetdone_r[0]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_31 \sync_vec[1].sync_cell_i 
       (.\FSM_onehot_fsm[4]_i_2 ({txresetdone_r[3:2],txresetdone_r[0]}),
        .GT_TXRESETDONE(GT_TXRESETDONE[1]),
        .\sync_reg[3]_0 (\sync_vec[1].sync_cell_i_n_0 ),
        .\sync_reg[3]_1 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_32 \sync_vec[2].sync_cell_i 
       (.GT_TXRESETDONE(GT_TXRESETDONE[2]),
        .out(txresetdone_r[2]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_33 \sync_vec[3].sync_cell_i 
       (.GT_TXRESETDONE(GT_TXRESETDONE[3]),
        .out(txresetdone_r[3]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_34 \sync_vec[4].sync_cell_i 
       (.GT_TXRESETDONE(GT_TXRESETDONE[4]),
        .out(txresetdone_r[4]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_35 \sync_vec[5].sync_cell_i 
       (.GT_TXRESETDONE(GT_TXRESETDONE[5]),
        .out(txresetdone_r[5]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_36 \sync_vec[6].sync_cell_i 
       (.GT_TXRESETDONE(GT_TXRESETDONE[6]),
        .out(txresetdone_r[6]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_37 \sync_vec[7].sync_cell_i 
       (.D(D),
        .\FSM_onehot_fsm[4]_i_2_0 (txresetdone_r[6:4]),
        .\FSM_onehot_fsm_reg[3] (\sync_vec[1].sync_cell_i_n_0 ),
        .\FSM_onehot_fsm_reg[3]_0 (\FSM_onehot_fsm_reg[3] ),
        .\FSM_onehot_fsm_reg[3]_1 (\FSM_onehot_fsm_reg[3]_0 ),
        .GT_TXRESETDONE(GT_TXRESETDONE[7]),
        .Q(Q),
        .fsm2__0(fsm2__0),
        .resetdone_a__0(resetdone_a__0),
        .\sync_reg[3]_0 (\sync_reg[3] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized3_21
   (D,
    txsync_done_a__6,
    Q,
    \FSM_onehot_fsm_reg[5] ,
    resetdone_a__0,
    \sync_reg[3] ,
    GT_PCIESYNCTXSYNCDONE);
  output [1:0]D;
  output txsync_done_a__6;
  input [2:0]Q;
  input [1:0]\FSM_onehot_fsm_reg[5] ;
  input resetdone_a__0;
  input \sync_reg[3] ;
  input [7:0]GT_PCIESYNCTXSYNCDONE;

  wire [1:0]D;
  wire [1:0]\FSM_onehot_fsm_reg[5] ;
  wire [7:0]GT_PCIESYNCTXSYNCDONE;
  wire [2:0]Q;
  wire resetdone_a__0;
  wire \sync_reg[3] ;
  wire \sync_vec[1].sync_cell_i_n_0 ;
  wire txsync_done_a__6;
  wire [7:0]txsync_done_r;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_22 \sync_vec[0].sync_cell_i 
       (.GT_PCIESYNCTXSYNCDONE(GT_PCIESYNCTXSYNCDONE[0]),
        .out(txsync_done_r[0]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_23 \sync_vec[1].sync_cell_i 
       (.\FSM_onehot_fsm[6]_i_2 ({txsync_done_r[3:2],txsync_done_r[0]}),
        .GT_PCIESYNCTXSYNCDONE(GT_PCIESYNCTXSYNCDONE[1]),
        .\sync_reg[3]_0 (\sync_vec[1].sync_cell_i_n_0 ),
        .\sync_reg[3]_1 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_24 \sync_vec[2].sync_cell_i 
       (.GT_PCIESYNCTXSYNCDONE(GT_PCIESYNCTXSYNCDONE[2]),
        .out(txsync_done_r[2]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_25 \sync_vec[3].sync_cell_i 
       (.GT_PCIESYNCTXSYNCDONE(GT_PCIESYNCTXSYNCDONE[3]),
        .out(txsync_done_r[3]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_26 \sync_vec[4].sync_cell_i 
       (.D(D),
        .\FSM_onehot_fsm_reg[5] (txsync_done_r[7:5]),
        .\FSM_onehot_fsm_reg[5]_0 (\FSM_onehot_fsm_reg[5] ),
        .\FSM_onehot_fsm_reg[5]_1 (\sync_vec[1].sync_cell_i_n_0 ),
        .GT_PCIESYNCTXSYNCDONE(GT_PCIESYNCTXSYNCDONE[4]),
        .Q(Q),
        .resetdone_a__0(resetdone_a__0),
        .\sync_reg[0]_0 (\sync_reg[3] ),
        .txsync_done_a__6(txsync_done_a__6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_27 \sync_vec[5].sync_cell_i 
       (.GT_PCIESYNCTXSYNCDONE(GT_PCIESYNCTXSYNCDONE[5]),
        .out(txsync_done_r[5]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_28 \sync_vec[6].sync_cell_i 
       (.GT_PCIESYNCTXSYNCDONE(GT_PCIESYNCTXSYNCDONE[6]),
        .out(txsync_done_r[6]),
        .\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_29 \sync_vec[7].sync_cell_i 
       (.GT_PCIESYNCTXSYNCDONE(GT_PCIESYNCTXSYNCDONE[7]),
        .out(txsync_done_r[7]),
        .\sync_reg[3]_0 (\sync_reg[3] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized4
   (\sync_reg[3] );
  input \sync_reg[3] ;

  wire \sync_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_56 \sync_vec[0].sync_cell_i 
       (.\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_57 \sync_vec[1].sync_cell_i 
       (.\sync_reg[3]_0 (\sync_reg[3] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized4_17
   (\sync_reg[3] );
  input \sync_reg[3] ;

  wire \sync_reg[3] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_54 \sync_vec[0].sync_cell_i 
       (.\sync_reg[0]_0 (\sync_reg[3] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_55 \sync_vec[1].sync_cell_i 
       (.\sync_reg[3]_0 (\sync_reg[3] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized5
   (pipe_rx0_elec_idle_reg1_reg,
    pipe_rx0_elec_idle_reg1,
    rxcdrhold_in,
    GT_RXELECIDLE,
    CLK_PCLK,
    D);
  output pipe_rx0_elec_idle_reg1_reg;
  input pipe_rx0_elec_idle_reg1;
  input [0:0]rxcdrhold_in;
  input [0:0]GT_RXELECIDLE;
  input CLK_PCLK;
  input [0:0]D;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]GT_RXELECIDLE;
  wire pipe_rx0_elec_idle_reg1;
  wire pipe_rx0_elec_idle_reg1_reg;
  wire [0:0]rxcdrhold_in;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0 \sync_vec[0].sync_cell_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(D),
        .GT_RXELECIDLE(GT_RXELECIDLE),
        .pipe_rx0_elec_idle_reg1(pipe_rx0_elec_idle_reg1),
        .pipe_rx0_elec_idle_reg1_reg(pipe_rx0_elec_idle_reg1_reg),
        .rxcdrhold_in(rxcdrhold_in));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized5_16
   (out,
    \sync_reg[0] ,
    in0);
  output [0:0]out;
  input \sync_reg[0] ;
  input in0;

  wire in0;
  wire [0:0]out;
  wire \sync_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_58 \sync_vec[0].sync_cell_i 
       (.in0(in0),
        .out(out),
        .\sync_reg[0]_0 (\sync_reg[0] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell
   (preset_r,
    CLK_PCLK,
    PIPETX7EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX7EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX7EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX7EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_100
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_101
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_102
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_103
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_104
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_105
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_106
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_107
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_108
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_109
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_110
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_111
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_112
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_113
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_114
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_115
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_116
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_117
   (out,
    \sync_reg[2]_0 ,
    Q,
    adapt_2nd_reg,
    adapt_2nd_reg_0,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output \sync_reg[2]_0 ;
  input [0:0]Q;
  input [0:0]adapt_2nd_reg;
  input adapt_2nd_reg_0;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [0:0]Q;
  wire [0:0]adapt_2nd_reg;
  wire adapt_2nd_reg_0;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire \sync_reg[2]_0 ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'hBFC0)) 
    adapt_2nd_i_1__6
       (.I0(sync[2]),
        .I1(Q),
        .I2(adapt_2nd_reg),
        .I3(adapt_2nd_reg_0),
        .O(\sync_reg[2]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_118
   (out,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    \FSM_onehot_fsm_reg[0] ,
    fsm2__21,
    adapt_done_reg,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input [0:0]\FSM_onehot_fsm_reg[0] ;
  input fsm2__21;
  input adapt_done_reg;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [0:0]\FSM_onehot_fsm_reg[0] ;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'h000E)) 
    \FSM_onehot_fsm[0]_i_1__7 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .I3(\FSM_onehot_fsm_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_fsm[1]_i_1__7 
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \FSM_onehot_fsm[2]_i_1__7 
       (.I0(Q[2]),
        .I1(\FSM_onehot_fsm_reg[2] [0]),
        .I2(\FSM_onehot_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    \FSM_onehot_fsm[4]_i_1__7 
       (.I0(Q[1]),
        .I1(sync[2]),
        .I2(\FSM_onehot_fsm_reg[0] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(fsm2__21),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h80)) 
    adapt_done_i_1__6
       (.I0(adapt_done_reg),
        .I1(sync[2]),
        .I2(Q[4]),
        .O(adapt_done));
  LUT3 #(
    .INIT(8'hE0)) 
    done_i_1__6
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[4]),
        .O(done));
  LUT3 #(
    .INIT(8'hE0)) 
    lffs_sel_i_1__6
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .O(lffs_sel));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \txcoeff_cnt[0]_i_1__6 
       (.I0(\FSM_onehot_fsm_reg[2] [0]),
        .I1(Q[2]),
        .I2(sync[2]),
        .I3(Q[0]),
        .O(\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_122
   (preset_r,
    CLK_PCLK,
    PIPETX6EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX6EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX6EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX6EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_123
   (preset_r,
    CLK_PCLK,
    PIPETX6EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX6EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX6EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX6EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_124
   (preset_r,
    CLK_PCLK,
    PIPETX6EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX6EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX6EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX6EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_125
   (preset_r,
    CLK_PCLK,
    PIPETX6EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX6EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX6EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX6EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_126
   (out,
    D,
    E,
    Q,
    \coeff_reg[0] ,
    \coeff_cnt_reg[0] ,
    \coeff_reg[0]_0 ,
    CLK_PCLK,
    PIPETX6EQCONTROL);
  output [0:0]out;
  output [0:0]D;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\coeff_reg[0] ;
  input [0:0]\coeff_cnt_reg[0] ;
  input [0:0]\coeff_reg[0]_0 ;
  input CLK_PCLK;
  input [0:0]PIPETX6EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]PIPETX6EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_cnt_reg[0] ;
  wire [2:0]\coeff_reg[0] ;
  wire [0:0]\coeff_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'h5F5F5F5F5D5F5D5D)) 
    \coeff[18]_i_1__5 
       (.I0(\coeff_reg[0]_0 ),
        .I1(\coeff_reg[0] [0]),
        .I2(\coeff_reg[0] [2]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(E));
  LUT6 #(
    .INIT(64'h0101010100030000)) 
    \coeff_cnt[0]_i_1__5 
       (.I0(Q),
        .I1(\coeff_reg[0] [2]),
        .I2(\coeff_reg[0] [0]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX6EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_127
   (out,
    \FSM_sequential_fsm_reg[1] ,
    \FSM_sequential_fsm_reg[2] ,
    \FSM_sequential_fsm_reg[1]_0 ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX6EQCONTROL);
  output [0:0]out;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [0:0]PIPETX6EQCONTROL;

  wire CLK_PCLK;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [0:0]PIPETX6EQCONTROL;
  wire [0:0]data1;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFEFEFEBEFEFFFEBE)) 
    \FSM_sequential_fsm[0]_i_1__5 
       (.I0(\FSM_sequential_fsm_reg[0] ),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(\FSM_sequential_fsm_reg[2] [2]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .I5(\FSM_sequential_fsm_reg[2] [1]),
        .O(\FSM_sequential_fsm_reg[1] [0]));
  LUT5 #(
    .INIT(32'h10101110)) 
    \FSM_sequential_fsm[1]_i_1__5 
       (.I0(\FSM_sequential_fsm_reg[2] [0]),
        .I1(\FSM_sequential_fsm_reg[2] [2]),
        .I2(\FSM_sequential_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .O(\FSM_sequential_fsm_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFF3DCCCFFF39888)) 
    \FSM_sequential_fsm[2]_i_1__5 
       (.I0(\FSM_sequential_fsm_reg[2] [1]),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(sync[2]),
        .I3(\FSM_sequential_fsm_reg[1]_0 ),
        .I4(\FSM_sequential_fsm_reg[2] [2]),
        .I5(data1),
        .O(\FSM_sequential_fsm_reg[1] [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX6EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_128
   (D,
    out,
    \coeff_reg[13] ,
    Q,
    \coeff_reg[13]_0 ,
    \coeff_reg[12] ,
    \coeff_reg[13]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [1:0]D;
  input [0:0]out;
  input \coeff_reg[13] ;
  input [1:0]Q;
  input \coeff_reg[13]_0 ;
  input \coeff_reg[12] ;
  input \coeff_reg[13]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [1:0]D;
  wire [1:0]Q;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[13]_0 ;
  wire \coeff_reg[13]_1 ;
  wire [0:0]out;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[12]_i_1__5 
       (.I0(\coeff_reg[13] ),
        .I1(Q[1]),
        .I2(\coeff_reg[13]_0 ),
        .I3(sync[2]),
        .I4(\coeff_reg[12] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[13]_i_1__5 
       (.I0(\coeff_reg[13] ),
        .I1(sync[2]),
        .I2(\coeff_reg[13]_0 ),
        .I3(out),
        .I4(Q[0]),
        .I5(\coeff_reg[13]_1 ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_129
   (out,
    D,
    \coeff_reg[14] ,
    \coeff_reg[14]_0 ,
    \coeff_reg[14]_1 ,
    \coeff_reg[14]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[14] ;
  input \coeff_reg[14]_0 ;
  input [0:0]\coeff_reg[14]_1 ;
  input \coeff_reg[14]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[14] ;
  wire \coeff_reg[14]_0 ;
  wire [0:0]\coeff_reg[14]_1 ;
  wire \coeff_reg[14]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[14]_i_1__5 
       (.I0(\coeff_reg[14] ),
        .I1(sync[2]),
        .I2(\coeff_reg[14]_0 ),
        .I3(\coeff_reg[14]_1 ),
        .I4(\coeff_reg[14]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_130
   (out,
    D,
    \coeff_reg[15] ,
    \coeff_reg[15]_0 ,
    \coeff_reg[15]_1 ,
    \coeff_reg[15]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[15] ;
  input \coeff_reg[15]_0 ;
  input [0:0]\coeff_reg[15]_1 ;
  input \coeff_reg[15]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[15] ;
  wire \coeff_reg[15]_0 ;
  wire [0:0]\coeff_reg[15]_1 ;
  wire \coeff_reg[15]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[15]_i_1__5 
       (.I0(\coeff_reg[15] ),
        .I1(sync[2]),
        .I2(\coeff_reg[15]_0 ),
        .I3(\coeff_reg[15]_1 ),
        .I4(\coeff_reg[15]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_131
   (out,
    D,
    \coeff_reg[16] ,
    \coeff_reg[16]_0 ,
    \coeff_reg[16]_1 ,
    \coeff_reg[16]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[16] ;
  input \coeff_reg[16]_0 ;
  input [0:0]\coeff_reg[16]_1 ;
  input \coeff_reg[16]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[16] ;
  wire \coeff_reg[16]_0 ;
  wire [0:0]\coeff_reg[16]_1 ;
  wire \coeff_reg[16]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[16]_i_1__5 
       (.I0(\coeff_reg[16] ),
        .I1(sync[2]),
        .I2(\coeff_reg[16]_0 ),
        .I3(\coeff_reg[16]_1 ),
        .I4(\coeff_reg[16]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_132
   (out,
    D,
    \coeff_reg[17] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[17]_1 ,
    \coeff_reg[17]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[17] ;
  input \coeff_reg[17]_0 ;
  input [0:0]\coeff_reg[17]_1 ;
  input \coeff_reg[17]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire [0:0]\coeff_reg[17]_1 ;
  wire \coeff_reg[17]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[17]_i_1__5 
       (.I0(\coeff_reg[17] ),
        .I1(sync[2]),
        .I2(\coeff_reg[17]_0 ),
        .I3(\coeff_reg[17]_1 ),
        .I4(\coeff_reg[17]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_133
   (out,
    D,
    Q,
    \coeff_reg[18] ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input [0:0]Q;
  input [1:0]\coeff_reg[18] ;
  input [0:0]\coeff_reg[18]_0 ;
  input \coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]\coeff_reg[18] ;
  wire [0:0]\coeff_reg[18]_0 ;
  wire \coeff_reg[18]_1 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \coeff[18]_i_2__5 
       (.I0(Q),
        .I1(\coeff_reg[18] [0]),
        .I2(\coeff_reg[18] [1]),
        .I3(\coeff_reg[18]_0 ),
        .I4(sync[2]),
        .I5(\coeff_reg[18]_1 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_139
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_140
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_141
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_142
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_143
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_144
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_145
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_146
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_147
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_148
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_149
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_150
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_151
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_152
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_153
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_154
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_155
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_156
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_157
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_158
   (out,
    \sync_reg[2]_0 ,
    Q,
    adapt_2nd_reg,
    adapt_2nd_reg_0,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output \sync_reg[2]_0 ;
  input [0:0]Q;
  input [0:0]adapt_2nd_reg;
  input adapt_2nd_reg_0;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [0:0]Q;
  wire [0:0]adapt_2nd_reg;
  wire adapt_2nd_reg_0;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire \sync_reg[2]_0 ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'hBFC0)) 
    adapt_2nd_i_1__5
       (.I0(sync[2]),
        .I1(Q),
        .I2(adapt_2nd_reg),
        .I3(adapt_2nd_reg_0),
        .O(\sync_reg[2]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_159
   (out,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    \FSM_onehot_fsm_reg[0] ,
    fsm2__21,
    adapt_done_reg,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input [0:0]\FSM_onehot_fsm_reg[0] ;
  input fsm2__21;
  input adapt_done_reg;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [0:0]\FSM_onehot_fsm_reg[0] ;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'h000E)) 
    \FSM_onehot_fsm[0]_i_1__6 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .I3(\FSM_onehot_fsm_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_fsm[1]_i_1__6 
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \FSM_onehot_fsm[2]_i_1__6 
       (.I0(Q[2]),
        .I1(\FSM_onehot_fsm_reg[2] [0]),
        .I2(\FSM_onehot_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    \FSM_onehot_fsm[4]_i_1__6 
       (.I0(Q[1]),
        .I1(sync[2]),
        .I2(\FSM_onehot_fsm_reg[0] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(fsm2__21),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h80)) 
    adapt_done_i_1__5
       (.I0(adapt_done_reg),
        .I1(sync[2]),
        .I2(Q[4]),
        .O(adapt_done));
  LUT3 #(
    .INIT(8'hE0)) 
    done_i_1__5
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[4]),
        .O(done));
  LUT3 #(
    .INIT(8'hE0)) 
    lffs_sel_i_1__5
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .O(lffs_sel));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \txcoeff_cnt[0]_i_1__5 
       (.I0(\FSM_onehot_fsm_reg[2] [0]),
        .I1(Q[2]),
        .I2(sync[2]),
        .I3(Q[0]),
        .O(\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_163
   (preset_r,
    CLK_PCLK,
    PIPETX5EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX5EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX5EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX5EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_164
   (preset_r,
    CLK_PCLK,
    PIPETX5EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX5EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX5EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX5EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_165
   (preset_r,
    CLK_PCLK,
    PIPETX5EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX5EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX5EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX5EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_166
   (preset_r,
    CLK_PCLK,
    PIPETX5EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX5EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX5EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX5EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_167
   (out,
    D,
    E,
    Q,
    \coeff_reg[0] ,
    \coeff_cnt_reg[0] ,
    \coeff_reg[0]_0 ,
    CLK_PCLK,
    PIPETX5EQCONTROL);
  output [0:0]out;
  output [0:0]D;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\coeff_reg[0] ;
  input [0:0]\coeff_cnt_reg[0] ;
  input [0:0]\coeff_reg[0]_0 ;
  input CLK_PCLK;
  input [0:0]PIPETX5EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]PIPETX5EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_cnt_reg[0] ;
  wire [2:0]\coeff_reg[0] ;
  wire [0:0]\coeff_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'h5F5F5F5F5D5F5D5D)) 
    \coeff[18]_i_1__4 
       (.I0(\coeff_reg[0]_0 ),
        .I1(\coeff_reg[0] [0]),
        .I2(\coeff_reg[0] [2]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(E));
  LUT6 #(
    .INIT(64'h0101010100030000)) 
    \coeff_cnt[0]_i_1__4 
       (.I0(Q),
        .I1(\coeff_reg[0] [2]),
        .I2(\coeff_reg[0] [0]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX5EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_168
   (out,
    \FSM_sequential_fsm_reg[1] ,
    \FSM_sequential_fsm_reg[2] ,
    \FSM_sequential_fsm_reg[1]_0 ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX5EQCONTROL);
  output [0:0]out;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [0:0]PIPETX5EQCONTROL;

  wire CLK_PCLK;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [0:0]PIPETX5EQCONTROL;
  wire [0:0]data1;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFEFEFEBEFEFFFEBE)) 
    \FSM_sequential_fsm[0]_i_1__4 
       (.I0(\FSM_sequential_fsm_reg[0] ),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(\FSM_sequential_fsm_reg[2] [2]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .I5(\FSM_sequential_fsm_reg[2] [1]),
        .O(\FSM_sequential_fsm_reg[1] [0]));
  LUT5 #(
    .INIT(32'h10101110)) 
    \FSM_sequential_fsm[1]_i_1__4 
       (.I0(\FSM_sequential_fsm_reg[2] [0]),
        .I1(\FSM_sequential_fsm_reg[2] [2]),
        .I2(\FSM_sequential_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .O(\FSM_sequential_fsm_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFF3DCCCFFF39888)) 
    \FSM_sequential_fsm[2]_i_1__4 
       (.I0(\FSM_sequential_fsm_reg[2] [1]),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(sync[2]),
        .I3(\FSM_sequential_fsm_reg[1]_0 ),
        .I4(\FSM_sequential_fsm_reg[2] [2]),
        .I5(data1),
        .O(\FSM_sequential_fsm_reg[1] [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX5EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_169
   (D,
    out,
    \coeff_reg[13] ,
    Q,
    \coeff_reg[13]_0 ,
    \coeff_reg[12] ,
    \coeff_reg[13]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [1:0]D;
  input [0:0]out;
  input \coeff_reg[13] ;
  input [1:0]Q;
  input \coeff_reg[13]_0 ;
  input \coeff_reg[12] ;
  input \coeff_reg[13]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [1:0]D;
  wire [1:0]Q;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[13]_0 ;
  wire \coeff_reg[13]_1 ;
  wire [0:0]out;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[12]_i_1__4 
       (.I0(\coeff_reg[13] ),
        .I1(Q[1]),
        .I2(\coeff_reg[13]_0 ),
        .I3(sync[2]),
        .I4(\coeff_reg[12] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[13]_i_1__4 
       (.I0(\coeff_reg[13] ),
        .I1(sync[2]),
        .I2(\coeff_reg[13]_0 ),
        .I3(out),
        .I4(Q[0]),
        .I5(\coeff_reg[13]_1 ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_170
   (out,
    D,
    \coeff_reg[14] ,
    \coeff_reg[14]_0 ,
    \coeff_reg[14]_1 ,
    \coeff_reg[14]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[14] ;
  input \coeff_reg[14]_0 ;
  input [0:0]\coeff_reg[14]_1 ;
  input \coeff_reg[14]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[14] ;
  wire \coeff_reg[14]_0 ;
  wire [0:0]\coeff_reg[14]_1 ;
  wire \coeff_reg[14]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[14]_i_1__4 
       (.I0(\coeff_reg[14] ),
        .I1(sync[2]),
        .I2(\coeff_reg[14]_0 ),
        .I3(\coeff_reg[14]_1 ),
        .I4(\coeff_reg[14]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_171
   (out,
    D,
    \coeff_reg[15] ,
    \coeff_reg[15]_0 ,
    \coeff_reg[15]_1 ,
    \coeff_reg[15]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[15] ;
  input \coeff_reg[15]_0 ;
  input [0:0]\coeff_reg[15]_1 ;
  input \coeff_reg[15]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[15] ;
  wire \coeff_reg[15]_0 ;
  wire [0:0]\coeff_reg[15]_1 ;
  wire \coeff_reg[15]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[15]_i_1__4 
       (.I0(\coeff_reg[15] ),
        .I1(sync[2]),
        .I2(\coeff_reg[15]_0 ),
        .I3(\coeff_reg[15]_1 ),
        .I4(\coeff_reg[15]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_172
   (out,
    D,
    \coeff_reg[16] ,
    \coeff_reg[16]_0 ,
    \coeff_reg[16]_1 ,
    \coeff_reg[16]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[16] ;
  input \coeff_reg[16]_0 ;
  input [0:0]\coeff_reg[16]_1 ;
  input \coeff_reg[16]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[16] ;
  wire \coeff_reg[16]_0 ;
  wire [0:0]\coeff_reg[16]_1 ;
  wire \coeff_reg[16]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[16]_i_1__4 
       (.I0(\coeff_reg[16] ),
        .I1(sync[2]),
        .I2(\coeff_reg[16]_0 ),
        .I3(\coeff_reg[16]_1 ),
        .I4(\coeff_reg[16]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_173
   (out,
    D,
    \coeff_reg[17] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[17]_1 ,
    \coeff_reg[17]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[17] ;
  input \coeff_reg[17]_0 ;
  input [0:0]\coeff_reg[17]_1 ;
  input \coeff_reg[17]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire [0:0]\coeff_reg[17]_1 ;
  wire \coeff_reg[17]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[17]_i_1__4 
       (.I0(\coeff_reg[17] ),
        .I1(sync[2]),
        .I2(\coeff_reg[17]_0 ),
        .I3(\coeff_reg[17]_1 ),
        .I4(\coeff_reg[17]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_174
   (out,
    D,
    Q,
    \coeff_reg[18] ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input [0:0]Q;
  input [1:0]\coeff_reg[18] ;
  input [0:0]\coeff_reg[18]_0 ;
  input \coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]\coeff_reg[18] ;
  wire [0:0]\coeff_reg[18]_0 ;
  wire \coeff_reg[18]_1 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \coeff[18]_i_2__4 
       (.I0(Q),
        .I1(\coeff_reg[18] [0]),
        .I2(\coeff_reg[18] [1]),
        .I3(\coeff_reg[18]_0 ),
        .I4(sync[2]),
        .I5(\coeff_reg[18]_1 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_180
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_181
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_182
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_183
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_184
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_185
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_186
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_187
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_188
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_189
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_190
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_191
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_192
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_193
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_194
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_195
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_196
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_197
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_198
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_199
   (out,
    \sync_reg[2]_0 ,
    Q,
    adapt_2nd_reg,
    adapt_2nd_reg_0,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output \sync_reg[2]_0 ;
  input [0:0]Q;
  input [0:0]adapt_2nd_reg;
  input adapt_2nd_reg_0;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [0:0]Q;
  wire [0:0]adapt_2nd_reg;
  wire adapt_2nd_reg_0;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire \sync_reg[2]_0 ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'hBFC0)) 
    adapt_2nd_i_1__4
       (.I0(sync[2]),
        .I1(Q),
        .I2(adapt_2nd_reg),
        .I3(adapt_2nd_reg_0),
        .O(\sync_reg[2]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_200
   (out,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    \FSM_onehot_fsm_reg[0] ,
    fsm2__21,
    adapt_done_reg,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input [0:0]\FSM_onehot_fsm_reg[0] ;
  input fsm2__21;
  input adapt_done_reg;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [0:0]\FSM_onehot_fsm_reg[0] ;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'h000E)) 
    \FSM_onehot_fsm[0]_i_1__5 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .I3(\FSM_onehot_fsm_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_fsm[1]_i_1__5 
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \FSM_onehot_fsm[2]_i_1__5 
       (.I0(Q[2]),
        .I1(\FSM_onehot_fsm_reg[2] [0]),
        .I2(\FSM_onehot_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    \FSM_onehot_fsm[4]_i_1__5 
       (.I0(Q[1]),
        .I1(sync[2]),
        .I2(\FSM_onehot_fsm_reg[0] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(fsm2__21),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h80)) 
    adapt_done_i_1__4
       (.I0(adapt_done_reg),
        .I1(sync[2]),
        .I2(Q[4]),
        .O(adapt_done));
  LUT3 #(
    .INIT(8'hE0)) 
    done_i_1__4
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[4]),
        .O(done));
  LUT3 #(
    .INIT(8'hE0)) 
    lffs_sel_i_1__4
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .O(lffs_sel));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \txcoeff_cnt[0]_i_1__4 
       (.I0(\FSM_onehot_fsm_reg[2] [0]),
        .I1(Q[2]),
        .I2(sync[2]),
        .I3(Q[0]),
        .O(\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_204
   (preset_r,
    CLK_PCLK,
    PIPETX4EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX4EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX4EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX4EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_205
   (preset_r,
    CLK_PCLK,
    PIPETX4EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX4EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX4EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX4EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_206
   (preset_r,
    CLK_PCLK,
    PIPETX4EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX4EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX4EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX4EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_207
   (preset_r,
    CLK_PCLK,
    PIPETX4EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX4EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX4EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX4EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_208
   (out,
    D,
    E,
    Q,
    \coeff_reg[0] ,
    \coeff_cnt_reg[0] ,
    \coeff_reg[0]_0 ,
    CLK_PCLK,
    PIPETX4EQCONTROL);
  output [0:0]out;
  output [0:0]D;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\coeff_reg[0] ;
  input [0:0]\coeff_cnt_reg[0] ;
  input [0:0]\coeff_reg[0]_0 ;
  input CLK_PCLK;
  input [0:0]PIPETX4EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]PIPETX4EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_cnt_reg[0] ;
  wire [2:0]\coeff_reg[0] ;
  wire [0:0]\coeff_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'h5F5F5F5F5D5F5D5D)) 
    \coeff[18]_i_1__3 
       (.I0(\coeff_reg[0]_0 ),
        .I1(\coeff_reg[0] [0]),
        .I2(\coeff_reg[0] [2]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(E));
  LUT6 #(
    .INIT(64'h0101010100030000)) 
    \coeff_cnt[0]_i_1__3 
       (.I0(Q),
        .I1(\coeff_reg[0] [2]),
        .I2(\coeff_reg[0] [0]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX4EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_209
   (out,
    \FSM_sequential_fsm_reg[1] ,
    \FSM_sequential_fsm_reg[2] ,
    \FSM_sequential_fsm_reg[1]_0 ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX4EQCONTROL);
  output [0:0]out;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [0:0]PIPETX4EQCONTROL;

  wire CLK_PCLK;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [0:0]PIPETX4EQCONTROL;
  wire [0:0]data1;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFEFEFEBEFEFFFEBE)) 
    \FSM_sequential_fsm[0]_i_1__3 
       (.I0(\FSM_sequential_fsm_reg[0] ),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(\FSM_sequential_fsm_reg[2] [2]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .I5(\FSM_sequential_fsm_reg[2] [1]),
        .O(\FSM_sequential_fsm_reg[1] [0]));
  LUT5 #(
    .INIT(32'h10101110)) 
    \FSM_sequential_fsm[1]_i_1__3 
       (.I0(\FSM_sequential_fsm_reg[2] [0]),
        .I1(\FSM_sequential_fsm_reg[2] [2]),
        .I2(\FSM_sequential_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .O(\FSM_sequential_fsm_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFF3DCCCFFF39888)) 
    \FSM_sequential_fsm[2]_i_1__3 
       (.I0(\FSM_sequential_fsm_reg[2] [1]),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(sync[2]),
        .I3(\FSM_sequential_fsm_reg[1]_0 ),
        .I4(\FSM_sequential_fsm_reg[2] [2]),
        .I5(data1),
        .O(\FSM_sequential_fsm_reg[1] [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX4EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_210
   (D,
    out,
    \coeff_reg[13] ,
    Q,
    \coeff_reg[13]_0 ,
    \coeff_reg[12] ,
    \coeff_reg[13]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [1:0]D;
  input [0:0]out;
  input \coeff_reg[13] ;
  input [1:0]Q;
  input \coeff_reg[13]_0 ;
  input \coeff_reg[12] ;
  input \coeff_reg[13]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [1:0]D;
  wire [1:0]Q;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[13]_0 ;
  wire \coeff_reg[13]_1 ;
  wire [0:0]out;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[12]_i_1__3 
       (.I0(\coeff_reg[13] ),
        .I1(Q[1]),
        .I2(\coeff_reg[13]_0 ),
        .I3(sync[2]),
        .I4(\coeff_reg[12] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[13]_i_1__3 
       (.I0(\coeff_reg[13] ),
        .I1(sync[2]),
        .I2(\coeff_reg[13]_0 ),
        .I3(out),
        .I4(Q[0]),
        .I5(\coeff_reg[13]_1 ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_211
   (out,
    D,
    \coeff_reg[14] ,
    \coeff_reg[14]_0 ,
    \coeff_reg[14]_1 ,
    \coeff_reg[14]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[14] ;
  input \coeff_reg[14]_0 ;
  input [0:0]\coeff_reg[14]_1 ;
  input \coeff_reg[14]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[14] ;
  wire \coeff_reg[14]_0 ;
  wire [0:0]\coeff_reg[14]_1 ;
  wire \coeff_reg[14]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[14]_i_1__3 
       (.I0(\coeff_reg[14] ),
        .I1(sync[2]),
        .I2(\coeff_reg[14]_0 ),
        .I3(\coeff_reg[14]_1 ),
        .I4(\coeff_reg[14]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_212
   (out,
    D,
    \coeff_reg[15] ,
    \coeff_reg[15]_0 ,
    \coeff_reg[15]_1 ,
    \coeff_reg[15]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[15] ;
  input \coeff_reg[15]_0 ;
  input [0:0]\coeff_reg[15]_1 ;
  input \coeff_reg[15]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[15] ;
  wire \coeff_reg[15]_0 ;
  wire [0:0]\coeff_reg[15]_1 ;
  wire \coeff_reg[15]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[15]_i_1__3 
       (.I0(\coeff_reg[15] ),
        .I1(sync[2]),
        .I2(\coeff_reg[15]_0 ),
        .I3(\coeff_reg[15]_1 ),
        .I4(\coeff_reg[15]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_213
   (out,
    D,
    \coeff_reg[16] ,
    \coeff_reg[16]_0 ,
    \coeff_reg[16]_1 ,
    \coeff_reg[16]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[16] ;
  input \coeff_reg[16]_0 ;
  input [0:0]\coeff_reg[16]_1 ;
  input \coeff_reg[16]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[16] ;
  wire \coeff_reg[16]_0 ;
  wire [0:0]\coeff_reg[16]_1 ;
  wire \coeff_reg[16]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[16]_i_1__3 
       (.I0(\coeff_reg[16] ),
        .I1(sync[2]),
        .I2(\coeff_reg[16]_0 ),
        .I3(\coeff_reg[16]_1 ),
        .I4(\coeff_reg[16]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_214
   (out,
    D,
    \coeff_reg[17] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[17]_1 ,
    \coeff_reg[17]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[17] ;
  input \coeff_reg[17]_0 ;
  input [0:0]\coeff_reg[17]_1 ;
  input \coeff_reg[17]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire [0:0]\coeff_reg[17]_1 ;
  wire \coeff_reg[17]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[17]_i_1__3 
       (.I0(\coeff_reg[17] ),
        .I1(sync[2]),
        .I2(\coeff_reg[17]_0 ),
        .I3(\coeff_reg[17]_1 ),
        .I4(\coeff_reg[17]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_215
   (out,
    D,
    Q,
    \coeff_reg[18] ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input [0:0]Q;
  input [1:0]\coeff_reg[18] ;
  input [0:0]\coeff_reg[18]_0 ;
  input \coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]\coeff_reg[18] ;
  wire [0:0]\coeff_reg[18]_0 ;
  wire \coeff_reg[18]_1 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \coeff[18]_i_2__3 
       (.I0(Q),
        .I1(\coeff_reg[18] [0]),
        .I2(\coeff_reg[18] [1]),
        .I3(\coeff_reg[18]_0 ),
        .I4(sync[2]),
        .I5(\coeff_reg[18]_1 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_221
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_222
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_223
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_224
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_225
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_226
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_227
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_228
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_229
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_230
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_231
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_232
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_233
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_234
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_235
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_236
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_237
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_238
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_239
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_240
   (out,
    \sync_reg[2]_0 ,
    Q,
    adapt_2nd_reg,
    adapt_2nd_reg_0,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output \sync_reg[2]_0 ;
  input [0:0]Q;
  input [0:0]adapt_2nd_reg;
  input adapt_2nd_reg_0;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [0:0]Q;
  wire [0:0]adapt_2nd_reg;
  wire adapt_2nd_reg_0;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire \sync_reg[2]_0 ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'hBFC0)) 
    adapt_2nd_i_1__3
       (.I0(sync[2]),
        .I1(Q),
        .I2(adapt_2nd_reg),
        .I3(adapt_2nd_reg_0),
        .O(\sync_reg[2]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_241
   (out,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    \FSM_onehot_fsm_reg[0] ,
    fsm2__21,
    adapt_done_reg,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input [0:0]\FSM_onehot_fsm_reg[0] ;
  input fsm2__21;
  input adapt_done_reg;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [0:0]\FSM_onehot_fsm_reg[0] ;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'h000E)) 
    \FSM_onehot_fsm[0]_i_1__4 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .I3(\FSM_onehot_fsm_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_fsm[1]_i_1__4 
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \FSM_onehot_fsm[2]_i_1__4 
       (.I0(Q[2]),
        .I1(\FSM_onehot_fsm_reg[2] [0]),
        .I2(\FSM_onehot_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    \FSM_onehot_fsm[4]_i_1__4 
       (.I0(Q[1]),
        .I1(sync[2]),
        .I2(\FSM_onehot_fsm_reg[0] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(fsm2__21),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h80)) 
    adapt_done_i_1__3
       (.I0(adapt_done_reg),
        .I1(sync[2]),
        .I2(Q[4]),
        .O(adapt_done));
  LUT3 #(
    .INIT(8'hE0)) 
    done_i_1__3
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[4]),
        .O(done));
  LUT3 #(
    .INIT(8'hE0)) 
    lffs_sel_i_1__3
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .O(lffs_sel));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \txcoeff_cnt[0]_i_1__3 
       (.I0(\FSM_onehot_fsm_reg[2] [0]),
        .I1(Q[2]),
        .I2(sync[2]),
        .I3(Q[0]),
        .O(\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_245
   (preset_r,
    CLK_PCLK,
    PIPETX3EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX3EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX3EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX3EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_246
   (preset_r,
    CLK_PCLK,
    PIPETX3EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX3EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX3EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX3EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_247
   (preset_r,
    CLK_PCLK,
    PIPETX3EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX3EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX3EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX3EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_248
   (preset_r,
    CLK_PCLK,
    PIPETX3EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX3EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX3EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX3EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_249
   (out,
    D,
    E,
    Q,
    \coeff_reg[0] ,
    \coeff_cnt_reg[0] ,
    \coeff_reg[0]_0 ,
    CLK_PCLK,
    PIPETX3EQCONTROL);
  output [0:0]out;
  output [0:0]D;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\coeff_reg[0] ;
  input [0:0]\coeff_cnt_reg[0] ;
  input [0:0]\coeff_reg[0]_0 ;
  input CLK_PCLK;
  input [0:0]PIPETX3EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]PIPETX3EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_cnt_reg[0] ;
  wire [2:0]\coeff_reg[0] ;
  wire [0:0]\coeff_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'h5F5F5F5F5D5F5D5D)) 
    \coeff[18]_i_1__2 
       (.I0(\coeff_reg[0]_0 ),
        .I1(\coeff_reg[0] [0]),
        .I2(\coeff_reg[0] [2]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(E));
  LUT6 #(
    .INIT(64'h0101010100030000)) 
    \coeff_cnt[0]_i_1__2 
       (.I0(Q),
        .I1(\coeff_reg[0] [2]),
        .I2(\coeff_reg[0] [0]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX3EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_250
   (out,
    \FSM_sequential_fsm_reg[1] ,
    \FSM_sequential_fsm_reg[2] ,
    \FSM_sequential_fsm_reg[1]_0 ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX3EQCONTROL);
  output [0:0]out;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [0:0]PIPETX3EQCONTROL;

  wire CLK_PCLK;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [0:0]PIPETX3EQCONTROL;
  wire [0:0]data1;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFEFEFEBEFEFFFEBE)) 
    \FSM_sequential_fsm[0]_i_1__2 
       (.I0(\FSM_sequential_fsm_reg[0] ),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(\FSM_sequential_fsm_reg[2] [2]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .I5(\FSM_sequential_fsm_reg[2] [1]),
        .O(\FSM_sequential_fsm_reg[1] [0]));
  LUT5 #(
    .INIT(32'h10101110)) 
    \FSM_sequential_fsm[1]_i_1__2 
       (.I0(\FSM_sequential_fsm_reg[2] [0]),
        .I1(\FSM_sequential_fsm_reg[2] [2]),
        .I2(\FSM_sequential_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .O(\FSM_sequential_fsm_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFF3DCCCFFF39888)) 
    \FSM_sequential_fsm[2]_i_1__2 
       (.I0(\FSM_sequential_fsm_reg[2] [1]),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(sync[2]),
        .I3(\FSM_sequential_fsm_reg[1]_0 ),
        .I4(\FSM_sequential_fsm_reg[2] [2]),
        .I5(data1),
        .O(\FSM_sequential_fsm_reg[1] [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX3EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_251
   (D,
    out,
    \coeff_reg[13] ,
    Q,
    \coeff_reg[13]_0 ,
    \coeff_reg[12] ,
    \coeff_reg[13]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [1:0]D;
  input [0:0]out;
  input \coeff_reg[13] ;
  input [1:0]Q;
  input \coeff_reg[13]_0 ;
  input \coeff_reg[12] ;
  input \coeff_reg[13]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [1:0]D;
  wire [1:0]Q;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[13]_0 ;
  wire \coeff_reg[13]_1 ;
  wire [0:0]out;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[12]_i_1__2 
       (.I0(\coeff_reg[13] ),
        .I1(Q[1]),
        .I2(\coeff_reg[13]_0 ),
        .I3(sync[2]),
        .I4(\coeff_reg[12] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[13]_i_1__2 
       (.I0(\coeff_reg[13] ),
        .I1(sync[2]),
        .I2(\coeff_reg[13]_0 ),
        .I3(out),
        .I4(Q[0]),
        .I5(\coeff_reg[13]_1 ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_252
   (out,
    D,
    \coeff_reg[14] ,
    \coeff_reg[14]_0 ,
    \coeff_reg[14]_1 ,
    \coeff_reg[14]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[14] ;
  input \coeff_reg[14]_0 ;
  input [0:0]\coeff_reg[14]_1 ;
  input \coeff_reg[14]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[14] ;
  wire \coeff_reg[14]_0 ;
  wire [0:0]\coeff_reg[14]_1 ;
  wire \coeff_reg[14]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[14]_i_1__2 
       (.I0(\coeff_reg[14] ),
        .I1(sync[2]),
        .I2(\coeff_reg[14]_0 ),
        .I3(\coeff_reg[14]_1 ),
        .I4(\coeff_reg[14]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_253
   (out,
    D,
    \coeff_reg[15] ,
    \coeff_reg[15]_0 ,
    \coeff_reg[15]_1 ,
    \coeff_reg[15]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[15] ;
  input \coeff_reg[15]_0 ;
  input [0:0]\coeff_reg[15]_1 ;
  input \coeff_reg[15]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[15] ;
  wire \coeff_reg[15]_0 ;
  wire [0:0]\coeff_reg[15]_1 ;
  wire \coeff_reg[15]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[15]_i_1__2 
       (.I0(\coeff_reg[15] ),
        .I1(sync[2]),
        .I2(\coeff_reg[15]_0 ),
        .I3(\coeff_reg[15]_1 ),
        .I4(\coeff_reg[15]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_254
   (out,
    D,
    \coeff_reg[16] ,
    \coeff_reg[16]_0 ,
    \coeff_reg[16]_1 ,
    \coeff_reg[16]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[16] ;
  input \coeff_reg[16]_0 ;
  input [0:0]\coeff_reg[16]_1 ;
  input \coeff_reg[16]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[16] ;
  wire \coeff_reg[16]_0 ;
  wire [0:0]\coeff_reg[16]_1 ;
  wire \coeff_reg[16]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[16]_i_1__2 
       (.I0(\coeff_reg[16] ),
        .I1(sync[2]),
        .I2(\coeff_reg[16]_0 ),
        .I3(\coeff_reg[16]_1 ),
        .I4(\coeff_reg[16]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_255
   (out,
    D,
    \coeff_reg[17] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[17]_1 ,
    \coeff_reg[17]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[17] ;
  input \coeff_reg[17]_0 ;
  input [0:0]\coeff_reg[17]_1 ;
  input \coeff_reg[17]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire [0:0]\coeff_reg[17]_1 ;
  wire \coeff_reg[17]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[17]_i_1__2 
       (.I0(\coeff_reg[17] ),
        .I1(sync[2]),
        .I2(\coeff_reg[17]_0 ),
        .I3(\coeff_reg[17]_1 ),
        .I4(\coeff_reg[17]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_256
   (out,
    D,
    Q,
    \coeff_reg[18] ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input [0:0]Q;
  input [1:0]\coeff_reg[18] ;
  input [0:0]\coeff_reg[18]_0 ;
  input \coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]\coeff_reg[18] ;
  wire [0:0]\coeff_reg[18]_0 ;
  wire \coeff_reg[18]_1 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \coeff[18]_i_2__2 
       (.I0(Q),
        .I1(\coeff_reg[18] [0]),
        .I2(\coeff_reg[18] [1]),
        .I3(\coeff_reg[18]_0 ),
        .I4(sync[2]),
        .I5(\coeff_reg[18]_1 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_262
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_263
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_264
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_265
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_266
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_267
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_268
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_269
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_270
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_271
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_272
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_273
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_274
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_275
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_276
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_277
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_278
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_279
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_280
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_281
   (out,
    \sync_reg[2]_0 ,
    Q,
    adapt_2nd_reg,
    adapt_2nd_reg_0,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output \sync_reg[2]_0 ;
  input [0:0]Q;
  input [0:0]adapt_2nd_reg;
  input adapt_2nd_reg_0;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [0:0]Q;
  wire [0:0]adapt_2nd_reg;
  wire adapt_2nd_reg_0;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire \sync_reg[2]_0 ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'hBFC0)) 
    adapt_2nd_i_1__2
       (.I0(sync[2]),
        .I1(Q),
        .I2(adapt_2nd_reg),
        .I3(adapt_2nd_reg_0),
        .O(\sync_reg[2]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_282
   (out,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    \FSM_onehot_fsm_reg[0] ,
    fsm2__21,
    adapt_done_reg,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input [0:0]\FSM_onehot_fsm_reg[0] ;
  input fsm2__21;
  input adapt_done_reg;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [0:0]\FSM_onehot_fsm_reg[0] ;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'h000E)) 
    \FSM_onehot_fsm[0]_i_1__3 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .I3(\FSM_onehot_fsm_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_fsm[1]_i_1__3 
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \FSM_onehot_fsm[2]_i_1__3 
       (.I0(Q[2]),
        .I1(\FSM_onehot_fsm_reg[2] [0]),
        .I2(\FSM_onehot_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    \FSM_onehot_fsm[4]_i_1__3 
       (.I0(Q[1]),
        .I1(sync[2]),
        .I2(\FSM_onehot_fsm_reg[0] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(fsm2__21),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h80)) 
    adapt_done_i_1__2
       (.I0(adapt_done_reg),
        .I1(sync[2]),
        .I2(Q[4]),
        .O(adapt_done));
  LUT3 #(
    .INIT(8'hE0)) 
    done_i_1__2
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[4]),
        .O(done));
  LUT3 #(
    .INIT(8'hE0)) 
    lffs_sel_i_1__2
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .O(lffs_sel));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \txcoeff_cnt[0]_i_1__2 
       (.I0(\FSM_onehot_fsm_reg[2] [0]),
        .I1(Q[2]),
        .I2(sync[2]),
        .I3(Q[0]),
        .O(\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_286
   (preset_r,
    CLK_PCLK,
    PIPETX2EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX2EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX2EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX2EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_287
   (preset_r,
    CLK_PCLK,
    PIPETX2EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX2EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX2EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX2EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_288
   (preset_r,
    CLK_PCLK,
    PIPETX2EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX2EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX2EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX2EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_289
   (preset_r,
    CLK_PCLK,
    PIPETX2EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX2EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX2EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX2EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_290
   (out,
    D,
    E,
    Q,
    \coeff_reg[0] ,
    \coeff_cnt_reg[0] ,
    \coeff_reg[0]_0 ,
    CLK_PCLK,
    PIPETX2EQCONTROL);
  output [0:0]out;
  output [0:0]D;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\coeff_reg[0] ;
  input [0:0]\coeff_cnt_reg[0] ;
  input [0:0]\coeff_reg[0]_0 ;
  input CLK_PCLK;
  input [0:0]PIPETX2EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]PIPETX2EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_cnt_reg[0] ;
  wire [2:0]\coeff_reg[0] ;
  wire [0:0]\coeff_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'h5F5F5F5F5D5F5D5D)) 
    \coeff[18]_i_1__1 
       (.I0(\coeff_reg[0]_0 ),
        .I1(\coeff_reg[0] [0]),
        .I2(\coeff_reg[0] [2]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(E));
  LUT6 #(
    .INIT(64'h0101010100030000)) 
    \coeff_cnt[0]_i_1__1 
       (.I0(Q),
        .I1(\coeff_reg[0] [2]),
        .I2(\coeff_reg[0] [0]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX2EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_291
   (out,
    \FSM_sequential_fsm_reg[1] ,
    \FSM_sequential_fsm_reg[2] ,
    \FSM_sequential_fsm_reg[1]_0 ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX2EQCONTROL);
  output [0:0]out;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [0:0]PIPETX2EQCONTROL;

  wire CLK_PCLK;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [0:0]PIPETX2EQCONTROL;
  wire [0:0]data1;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFEFEFEBEFEFFFEBE)) 
    \FSM_sequential_fsm[0]_i_1__1 
       (.I0(\FSM_sequential_fsm_reg[0] ),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(\FSM_sequential_fsm_reg[2] [2]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .I5(\FSM_sequential_fsm_reg[2] [1]),
        .O(\FSM_sequential_fsm_reg[1] [0]));
  LUT5 #(
    .INIT(32'h10101110)) 
    \FSM_sequential_fsm[1]_i_1__1 
       (.I0(\FSM_sequential_fsm_reg[2] [0]),
        .I1(\FSM_sequential_fsm_reg[2] [2]),
        .I2(\FSM_sequential_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .O(\FSM_sequential_fsm_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFF3DCCCFFF39888)) 
    \FSM_sequential_fsm[2]_i_1__1 
       (.I0(\FSM_sequential_fsm_reg[2] [1]),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(sync[2]),
        .I3(\FSM_sequential_fsm_reg[1]_0 ),
        .I4(\FSM_sequential_fsm_reg[2] [2]),
        .I5(data1),
        .O(\FSM_sequential_fsm_reg[1] [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX2EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_292
   (D,
    out,
    \coeff_reg[13] ,
    Q,
    \coeff_reg[13]_0 ,
    \coeff_reg[12] ,
    \coeff_reg[13]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [1:0]D;
  input [0:0]out;
  input \coeff_reg[13] ;
  input [1:0]Q;
  input \coeff_reg[13]_0 ;
  input \coeff_reg[12] ;
  input \coeff_reg[13]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [1:0]D;
  wire [1:0]Q;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[13]_0 ;
  wire \coeff_reg[13]_1 ;
  wire [0:0]out;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[12]_i_1__1 
       (.I0(\coeff_reg[13] ),
        .I1(Q[1]),
        .I2(\coeff_reg[13]_0 ),
        .I3(sync[2]),
        .I4(\coeff_reg[12] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[13]_i_1__1 
       (.I0(\coeff_reg[13] ),
        .I1(sync[2]),
        .I2(\coeff_reg[13]_0 ),
        .I3(out),
        .I4(Q[0]),
        .I5(\coeff_reg[13]_1 ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_293
   (out,
    D,
    \coeff_reg[14] ,
    \coeff_reg[14]_0 ,
    \coeff_reg[14]_1 ,
    \coeff_reg[14]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[14] ;
  input \coeff_reg[14]_0 ;
  input [0:0]\coeff_reg[14]_1 ;
  input \coeff_reg[14]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[14] ;
  wire \coeff_reg[14]_0 ;
  wire [0:0]\coeff_reg[14]_1 ;
  wire \coeff_reg[14]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[14]_i_1__1 
       (.I0(\coeff_reg[14] ),
        .I1(sync[2]),
        .I2(\coeff_reg[14]_0 ),
        .I3(\coeff_reg[14]_1 ),
        .I4(\coeff_reg[14]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_294
   (out,
    D,
    \coeff_reg[15] ,
    \coeff_reg[15]_0 ,
    \coeff_reg[15]_1 ,
    \coeff_reg[15]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[15] ;
  input \coeff_reg[15]_0 ;
  input [0:0]\coeff_reg[15]_1 ;
  input \coeff_reg[15]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[15] ;
  wire \coeff_reg[15]_0 ;
  wire [0:0]\coeff_reg[15]_1 ;
  wire \coeff_reg[15]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[15]_i_1__1 
       (.I0(\coeff_reg[15] ),
        .I1(sync[2]),
        .I2(\coeff_reg[15]_0 ),
        .I3(\coeff_reg[15]_1 ),
        .I4(\coeff_reg[15]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_295
   (out,
    D,
    \coeff_reg[16] ,
    \coeff_reg[16]_0 ,
    \coeff_reg[16]_1 ,
    \coeff_reg[16]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[16] ;
  input \coeff_reg[16]_0 ;
  input [0:0]\coeff_reg[16]_1 ;
  input \coeff_reg[16]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[16] ;
  wire \coeff_reg[16]_0 ;
  wire [0:0]\coeff_reg[16]_1 ;
  wire \coeff_reg[16]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[16]_i_1__1 
       (.I0(\coeff_reg[16] ),
        .I1(sync[2]),
        .I2(\coeff_reg[16]_0 ),
        .I3(\coeff_reg[16]_1 ),
        .I4(\coeff_reg[16]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_296
   (out,
    D,
    \coeff_reg[17] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[17]_1 ,
    \coeff_reg[17]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[17] ;
  input \coeff_reg[17]_0 ;
  input [0:0]\coeff_reg[17]_1 ;
  input \coeff_reg[17]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire [0:0]\coeff_reg[17]_1 ;
  wire \coeff_reg[17]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[17]_i_1__1 
       (.I0(\coeff_reg[17] ),
        .I1(sync[2]),
        .I2(\coeff_reg[17]_0 ),
        .I3(\coeff_reg[17]_1 ),
        .I4(\coeff_reg[17]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_297
   (out,
    D,
    Q,
    \coeff_reg[18] ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input [0:0]Q;
  input [1:0]\coeff_reg[18] ;
  input [0:0]\coeff_reg[18]_0 ;
  input \coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]\coeff_reg[18] ;
  wire [0:0]\coeff_reg[18]_0 ;
  wire \coeff_reg[18]_1 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \coeff[18]_i_2__1 
       (.I0(Q),
        .I1(\coeff_reg[18] [0]),
        .I2(\coeff_reg[18] [1]),
        .I3(\coeff_reg[18]_0 ),
        .I4(sync[2]),
        .I5(\coeff_reg[18]_1 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_303
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_304
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_305
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_306
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_307
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_308
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_309
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_310
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_311
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_312
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_313
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_314
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_315
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_316
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_317
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_318
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_319
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_320
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_321
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_322
   (out,
    \sync_reg[2]_0 ,
    Q,
    adapt_2nd_reg,
    adapt_2nd_reg_0,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output \sync_reg[2]_0 ;
  input [0:0]Q;
  input [0:0]adapt_2nd_reg;
  input adapt_2nd_reg_0;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [0:0]Q;
  wire [0:0]adapt_2nd_reg;
  wire adapt_2nd_reg_0;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire \sync_reg[2]_0 ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'hBFC0)) 
    adapt_2nd_i_1__1
       (.I0(sync[2]),
        .I1(Q),
        .I2(adapt_2nd_reg),
        .I3(adapt_2nd_reg_0),
        .O(\sync_reg[2]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_323
   (out,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    \FSM_onehot_fsm_reg[0] ,
    fsm2__21,
    adapt_done_reg,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input [0:0]\FSM_onehot_fsm_reg[0] ;
  input fsm2__21;
  input adapt_done_reg;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [0:0]\FSM_onehot_fsm_reg[0] ;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'h000E)) 
    \FSM_onehot_fsm[0]_i_1__2 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .I3(\FSM_onehot_fsm_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_fsm[1]_i_1__2 
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \FSM_onehot_fsm[2]_i_1__2 
       (.I0(Q[2]),
        .I1(\FSM_onehot_fsm_reg[2] [0]),
        .I2(\FSM_onehot_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    \FSM_onehot_fsm[4]_i_1__2 
       (.I0(Q[1]),
        .I1(sync[2]),
        .I2(\FSM_onehot_fsm_reg[0] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(fsm2__21),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h80)) 
    adapt_done_i_1__1
       (.I0(adapt_done_reg),
        .I1(sync[2]),
        .I2(Q[4]),
        .O(adapt_done));
  LUT3 #(
    .INIT(8'hE0)) 
    done_i_1__1
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[4]),
        .O(done));
  LUT3 #(
    .INIT(8'hE0)) 
    lffs_sel_i_1__1
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .O(lffs_sel));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \txcoeff_cnt[0]_i_1__1 
       (.I0(\FSM_onehot_fsm_reg[2] [0]),
        .I1(Q[2]),
        .I2(sync[2]),
        .I3(Q[0]),
        .O(\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_327
   (preset_r,
    CLK_PCLK,
    PIPETX1EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX1EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX1EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX1EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_328
   (preset_r,
    CLK_PCLK,
    PIPETX1EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX1EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX1EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX1EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_329
   (preset_r,
    CLK_PCLK,
    PIPETX1EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX1EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX1EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX1EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_330
   (preset_r,
    CLK_PCLK,
    PIPETX1EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX1EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX1EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX1EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_331
   (out,
    D,
    E,
    Q,
    \coeff_reg[0] ,
    \coeff_cnt_reg[0] ,
    \coeff_reg[0]_0 ,
    CLK_PCLK,
    PIPETX1EQCONTROL);
  output [0:0]out;
  output [0:0]D;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\coeff_reg[0] ;
  input [0:0]\coeff_cnt_reg[0] ;
  input [0:0]\coeff_reg[0]_0 ;
  input CLK_PCLK;
  input [0:0]PIPETX1EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]PIPETX1EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_cnt_reg[0] ;
  wire [2:0]\coeff_reg[0] ;
  wire [0:0]\coeff_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'h5F5F5F5F5D5F5D5D)) 
    \coeff[18]_i_1__0 
       (.I0(\coeff_reg[0]_0 ),
        .I1(\coeff_reg[0] [0]),
        .I2(\coeff_reg[0] [2]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(E));
  LUT6 #(
    .INIT(64'h0101010100030000)) 
    \coeff_cnt[0]_i_1__0 
       (.I0(Q),
        .I1(\coeff_reg[0] [2]),
        .I2(\coeff_reg[0] [0]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX1EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_332
   (out,
    \FSM_sequential_fsm_reg[1] ,
    \FSM_sequential_fsm_reg[2] ,
    \FSM_sequential_fsm_reg[1]_0 ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX1EQCONTROL);
  output [0:0]out;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [0:0]PIPETX1EQCONTROL;

  wire CLK_PCLK;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [0:0]PIPETX1EQCONTROL;
  wire [0:0]data1;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFEFEFEBEFEFFFEBE)) 
    \FSM_sequential_fsm[0]_i_1__0 
       (.I0(\FSM_sequential_fsm_reg[0] ),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(\FSM_sequential_fsm_reg[2] [2]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .I5(\FSM_sequential_fsm_reg[2] [1]),
        .O(\FSM_sequential_fsm_reg[1] [0]));
  LUT5 #(
    .INIT(32'h10101110)) 
    \FSM_sequential_fsm[1]_i_1__0 
       (.I0(\FSM_sequential_fsm_reg[2] [0]),
        .I1(\FSM_sequential_fsm_reg[2] [2]),
        .I2(\FSM_sequential_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .O(\FSM_sequential_fsm_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFF3DCCCFFF39888)) 
    \FSM_sequential_fsm[2]_i_1__0 
       (.I0(\FSM_sequential_fsm_reg[2] [1]),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(sync[2]),
        .I3(\FSM_sequential_fsm_reg[1]_0 ),
        .I4(\FSM_sequential_fsm_reg[2] [2]),
        .I5(data1),
        .O(\FSM_sequential_fsm_reg[1] [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX1EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_333
   (D,
    out,
    \coeff_reg[13] ,
    Q,
    \coeff_reg[13]_0 ,
    \coeff_reg[12] ,
    \coeff_reg[13]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [1:0]D;
  input [0:0]out;
  input \coeff_reg[13] ;
  input [1:0]Q;
  input \coeff_reg[13]_0 ;
  input \coeff_reg[12] ;
  input \coeff_reg[13]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [1:0]D;
  wire [1:0]Q;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[13]_0 ;
  wire \coeff_reg[13]_1 ;
  wire [0:0]out;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[12]_i_1__0 
       (.I0(\coeff_reg[13] ),
        .I1(Q[1]),
        .I2(\coeff_reg[13]_0 ),
        .I3(sync[2]),
        .I4(\coeff_reg[12] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[13]_i_1__0 
       (.I0(\coeff_reg[13] ),
        .I1(sync[2]),
        .I2(\coeff_reg[13]_0 ),
        .I3(out),
        .I4(Q[0]),
        .I5(\coeff_reg[13]_1 ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_334
   (out,
    D,
    \coeff_reg[14] ,
    \coeff_reg[14]_0 ,
    \coeff_reg[14]_1 ,
    \coeff_reg[14]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[14] ;
  input \coeff_reg[14]_0 ;
  input [0:0]\coeff_reg[14]_1 ;
  input \coeff_reg[14]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[14] ;
  wire \coeff_reg[14]_0 ;
  wire [0:0]\coeff_reg[14]_1 ;
  wire \coeff_reg[14]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[14]_i_1__0 
       (.I0(\coeff_reg[14] ),
        .I1(sync[2]),
        .I2(\coeff_reg[14]_0 ),
        .I3(\coeff_reg[14]_1 ),
        .I4(\coeff_reg[14]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_335
   (out,
    D,
    \coeff_reg[15] ,
    \coeff_reg[15]_0 ,
    \coeff_reg[15]_1 ,
    \coeff_reg[15]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[15] ;
  input \coeff_reg[15]_0 ;
  input [0:0]\coeff_reg[15]_1 ;
  input \coeff_reg[15]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[15] ;
  wire \coeff_reg[15]_0 ;
  wire [0:0]\coeff_reg[15]_1 ;
  wire \coeff_reg[15]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[15]_i_1__0 
       (.I0(\coeff_reg[15] ),
        .I1(sync[2]),
        .I2(\coeff_reg[15]_0 ),
        .I3(\coeff_reg[15]_1 ),
        .I4(\coeff_reg[15]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_336
   (out,
    D,
    \coeff_reg[16] ,
    \coeff_reg[16]_0 ,
    \coeff_reg[16]_1 ,
    \coeff_reg[16]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[16] ;
  input \coeff_reg[16]_0 ;
  input [0:0]\coeff_reg[16]_1 ;
  input \coeff_reg[16]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[16] ;
  wire \coeff_reg[16]_0 ;
  wire [0:0]\coeff_reg[16]_1 ;
  wire \coeff_reg[16]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[16]_i_1__0 
       (.I0(\coeff_reg[16] ),
        .I1(sync[2]),
        .I2(\coeff_reg[16]_0 ),
        .I3(\coeff_reg[16]_1 ),
        .I4(\coeff_reg[16]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_337
   (out,
    D,
    \coeff_reg[17] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[17]_1 ,
    \coeff_reg[17]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[17] ;
  input \coeff_reg[17]_0 ;
  input [0:0]\coeff_reg[17]_1 ;
  input \coeff_reg[17]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire [0:0]\coeff_reg[17]_1 ;
  wire \coeff_reg[17]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[17]_i_1__0 
       (.I0(\coeff_reg[17] ),
        .I1(sync[2]),
        .I2(\coeff_reg[17]_0 ),
        .I3(\coeff_reg[17]_1 ),
        .I4(\coeff_reg[17]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_338
   (out,
    D,
    Q,
    \coeff_reg[18] ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input [0:0]Q;
  input [1:0]\coeff_reg[18] ;
  input [0:0]\coeff_reg[18]_0 ;
  input \coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]\coeff_reg[18] ;
  wire [0:0]\coeff_reg[18]_0 ;
  wire \coeff_reg[18]_1 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \coeff[18]_i_2__0 
       (.I0(Q),
        .I1(\coeff_reg[18] [0]),
        .I2(\coeff_reg[18] [1]),
        .I3(\coeff_reg[18]_0 ),
        .I4(sync[2]),
        .I5(\coeff_reg[18]_1 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_344
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_345
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_346
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_347
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_348
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_349
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_350
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_351
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_352
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_353
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_354
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_355
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_356
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_357
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_358
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_359
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_360
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_361
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_362
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_363
   (out,
    \sync_reg[2]_0 ,
    Q,
    adapt_2nd_reg,
    adapt_2nd_reg_0,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output \sync_reg[2]_0 ;
  input [0:0]Q;
  input [0:0]adapt_2nd_reg;
  input adapt_2nd_reg_0;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [0:0]Q;
  wire [0:0]adapt_2nd_reg;
  wire adapt_2nd_reg_0;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire \sync_reg[2]_0 ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'hBFC0)) 
    adapt_2nd_i_1__0
       (.I0(sync[2]),
        .I1(Q),
        .I2(adapt_2nd_reg),
        .I3(adapt_2nd_reg_0),
        .O(\sync_reg[2]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_364
   (out,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    \FSM_onehot_fsm_reg[0] ,
    fsm2__21,
    adapt_done_reg,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input [0:0]\FSM_onehot_fsm_reg[0] ;
  input fsm2__21;
  input adapt_done_reg;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [0:0]\FSM_onehot_fsm_reg[0] ;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'h000E)) 
    \FSM_onehot_fsm[0]_i_1__1 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .I3(\FSM_onehot_fsm_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_fsm[1]_i_1__1 
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \FSM_onehot_fsm[2]_i_1__1 
       (.I0(Q[2]),
        .I1(\FSM_onehot_fsm_reg[2] [0]),
        .I2(\FSM_onehot_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    \FSM_onehot_fsm[4]_i_1__1 
       (.I0(Q[1]),
        .I1(sync[2]),
        .I2(\FSM_onehot_fsm_reg[0] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(fsm2__21),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h80)) 
    adapt_done_i_1__0
       (.I0(adapt_done_reg),
        .I1(sync[2]),
        .I2(Q[4]),
        .O(adapt_done));
  LUT3 #(
    .INIT(8'hE0)) 
    done_i_1__0
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[4]),
        .O(done));
  LUT3 #(
    .INIT(8'hE0)) 
    lffs_sel_i_1__0
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .O(lffs_sel));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \txcoeff_cnt[0]_i_1__0 
       (.I0(\FSM_onehot_fsm_reg[2] [0]),
        .I1(Q[2]),
        .I2(sync[2]),
        .I3(Q[0]),
        .O(\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_368
   (preset_r,
    CLK_PCLK,
    PIPETX0EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX0EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX0EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX0EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_369
   (preset_r,
    CLK_PCLK,
    PIPETX0EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX0EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX0EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX0EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_370
   (preset_r,
    CLK_PCLK,
    PIPETX0EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX0EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX0EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX0EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_371
   (preset_r,
    CLK_PCLK,
    PIPETX0EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX0EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX0EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX0EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_372
   (out,
    D,
    E,
    Q,
    \coeff_reg[0] ,
    \coeff_cnt_reg[0] ,
    \coeff_reg[0]_0 ,
    CLK_PCLK,
    PIPETX0EQCONTROL);
  output [0:0]out;
  output [0:0]D;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\coeff_reg[0] ;
  input [0:0]\coeff_cnt_reg[0] ;
  input [0:0]\coeff_reg[0]_0 ;
  input CLK_PCLK;
  input [0:0]PIPETX0EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]PIPETX0EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_cnt_reg[0] ;
  wire [2:0]\coeff_reg[0] ;
  wire [0:0]\coeff_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'h5F5F5F5F5D5F5D5D)) 
    \coeff[18]_i_1 
       (.I0(\coeff_reg[0]_0 ),
        .I1(\coeff_reg[0] [0]),
        .I2(\coeff_reg[0] [2]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(E));
  LUT6 #(
    .INIT(64'h0101010100030000)) 
    \coeff_cnt[0]_i_1 
       (.I0(Q),
        .I1(\coeff_reg[0] [2]),
        .I2(\coeff_reg[0] [0]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX0EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_373
   (out,
    \FSM_sequential_fsm_reg[1] ,
    \FSM_sequential_fsm_reg[2] ,
    \FSM_sequential_fsm_reg[1]_0 ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX0EQCONTROL);
  output [0:0]out;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [0:0]PIPETX0EQCONTROL;

  wire CLK_PCLK;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [0:0]PIPETX0EQCONTROL;
  wire [0:0]data1;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFEFEFEBEFEFFFEBE)) 
    \FSM_sequential_fsm[0]_i_1 
       (.I0(\FSM_sequential_fsm_reg[0] ),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(\FSM_sequential_fsm_reg[2] [2]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .I5(\FSM_sequential_fsm_reg[2] [1]),
        .O(\FSM_sequential_fsm_reg[1] [0]));
  LUT5 #(
    .INIT(32'h10101110)) 
    \FSM_sequential_fsm[1]_i_1 
       (.I0(\FSM_sequential_fsm_reg[2] [0]),
        .I1(\FSM_sequential_fsm_reg[2] [2]),
        .I2(\FSM_sequential_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .O(\FSM_sequential_fsm_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFF3DCCCFFF39888)) 
    \FSM_sequential_fsm[2]_i_2 
       (.I0(\FSM_sequential_fsm_reg[2] [1]),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(sync[2]),
        .I3(\FSM_sequential_fsm_reg[1]_0 ),
        .I4(\FSM_sequential_fsm_reg[2] [2]),
        .I5(data1),
        .O(\FSM_sequential_fsm_reg[1] [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX0EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_374
   (D,
    out,
    \coeff_reg[13] ,
    Q,
    \coeff_reg[13]_0 ,
    \coeff_reg[12] ,
    \coeff_reg[13]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [1:0]D;
  input [0:0]out;
  input \coeff_reg[13] ;
  input [1:0]Q;
  input \coeff_reg[13]_0 ;
  input \coeff_reg[12] ;
  input \coeff_reg[13]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [1:0]D;
  wire [1:0]Q;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[13]_0 ;
  wire \coeff_reg[13]_1 ;
  wire [0:0]out;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[12]_i_1 
       (.I0(\coeff_reg[13] ),
        .I1(Q[1]),
        .I2(\coeff_reg[13]_0 ),
        .I3(sync[2]),
        .I4(\coeff_reg[12] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[13]_i_1 
       (.I0(\coeff_reg[13] ),
        .I1(sync[2]),
        .I2(\coeff_reg[13]_0 ),
        .I3(out),
        .I4(Q[0]),
        .I5(\coeff_reg[13]_1 ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_375
   (out,
    D,
    \coeff_reg[14] ,
    \coeff_reg[14]_0 ,
    \coeff_reg[14]_1 ,
    \coeff_reg[14]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[14] ;
  input \coeff_reg[14]_0 ;
  input [0:0]\coeff_reg[14]_1 ;
  input \coeff_reg[14]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[14] ;
  wire \coeff_reg[14]_0 ;
  wire [0:0]\coeff_reg[14]_1 ;
  wire \coeff_reg[14]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[14]_i_1 
       (.I0(\coeff_reg[14] ),
        .I1(sync[2]),
        .I2(\coeff_reg[14]_0 ),
        .I3(\coeff_reg[14]_1 ),
        .I4(\coeff_reg[14]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_376
   (out,
    D,
    \coeff_reg[15] ,
    \coeff_reg[15]_0 ,
    \coeff_reg[15]_1 ,
    \coeff_reg[15]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[15] ;
  input \coeff_reg[15]_0 ;
  input [0:0]\coeff_reg[15]_1 ;
  input \coeff_reg[15]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[15] ;
  wire \coeff_reg[15]_0 ;
  wire [0:0]\coeff_reg[15]_1 ;
  wire \coeff_reg[15]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[15]_i_1 
       (.I0(\coeff_reg[15] ),
        .I1(sync[2]),
        .I2(\coeff_reg[15]_0 ),
        .I3(\coeff_reg[15]_1 ),
        .I4(\coeff_reg[15]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_377
   (out,
    D,
    \coeff_reg[16] ,
    \coeff_reg[16]_0 ,
    \coeff_reg[16]_1 ,
    \coeff_reg[16]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[16] ;
  input \coeff_reg[16]_0 ;
  input [0:0]\coeff_reg[16]_1 ;
  input \coeff_reg[16]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[16] ;
  wire \coeff_reg[16]_0 ;
  wire [0:0]\coeff_reg[16]_1 ;
  wire \coeff_reg[16]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[16]_i_1 
       (.I0(\coeff_reg[16] ),
        .I1(sync[2]),
        .I2(\coeff_reg[16]_0 ),
        .I3(\coeff_reg[16]_1 ),
        .I4(\coeff_reg[16]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_378
   (out,
    D,
    \coeff_reg[17] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[17]_1 ,
    \coeff_reg[17]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[17] ;
  input \coeff_reg[17]_0 ;
  input [0:0]\coeff_reg[17]_1 ;
  input \coeff_reg[17]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire [0:0]\coeff_reg[17]_1 ;
  wire \coeff_reg[17]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[17]_i_1 
       (.I0(\coeff_reg[17] ),
        .I1(sync[2]),
        .I2(\coeff_reg[17]_0 ),
        .I3(\coeff_reg[17]_1 ),
        .I4(\coeff_reg[17]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_379
   (out,
    D,
    Q,
    \coeff_reg[18] ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input [0:0]Q;
  input [1:0]\coeff_reg[18] ;
  input [0:0]\coeff_reg[18]_0 ;
  input \coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]\coeff_reg[18] ;
  wire [0:0]\coeff_reg[18]_0 ;
  wire \coeff_reg[18]_1 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \coeff[18]_i_2 
       (.I0(Q),
        .I1(\coeff_reg[18] [0]),
        .I2(\coeff_reg[18] [1]),
        .I3(\coeff_reg[18]_0 ),
        .I4(sync[2]),
        .I5(\coeff_reg[18]_1 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_385
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_386
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_387
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_388
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_389
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_390
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_391
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_392
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_393
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_394
   (CLK_PCLK,
    pipe_tx_eqdeemph);
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_395
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_396
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_397
   (CLK_PCLK,
    pipe_rx_eqpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eqpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eqpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_398
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_399
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_400
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_401
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_402
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_403
   (CLK_PCLK,
    pipe_rx_eq_lffs);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_lffs;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_lffs;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_lffs),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_404
   (out,
    \sync_reg[2]_0 ,
    Q,
    adapt_2nd_reg,
    adapt_2nd_reg_0,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output \sync_reg[2]_0 ;
  input [0:0]Q;
  input [0:0]adapt_2nd_reg;
  input adapt_2nd_reg_0;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [0:0]Q;
  wire [0:0]adapt_2nd_reg;
  wire adapt_2nd_reg_0;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire \sync_reg[2]_0 ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'hBFC0)) 
    adapt_2nd_i_1
       (.I0(sync[2]),
        .I1(Q),
        .I2(adapt_2nd_reg),
        .I3(adapt_2nd_reg_0),
        .O(\sync_reg[2]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_405
   (out,
    D,
    done,
    adapt_done,
    \txcoeff_cnt_reg[0] ,
    lffs_sel,
    Q,
    \FSM_onehot_fsm_reg[0] ,
    fsm2__21,
    adapt_done_reg,
    \FSM_onehot_fsm_reg[2] ,
    CLK_PCLK,
    pipe_rx_eqcontrol);
  output [0:0]out;
  output [3:0]D;
  output done;
  output adapt_done;
  output [0:0]\txcoeff_cnt_reg[0] ;
  output lffs_sel;
  input [4:0]Q;
  input [0:0]\FSM_onehot_fsm_reg[0] ;
  input fsm2__21;
  input adapt_done_reg;
  input [1:0]\FSM_onehot_fsm_reg[2] ;
  input CLK_PCLK;
  input [0:0]pipe_rx_eqcontrol;

  wire CLK_PCLK;
  wire [3:0]D;
  wire [0:0]\FSM_onehot_fsm_reg[0] ;
  wire [1:0]\FSM_onehot_fsm_reg[2] ;
  wire [4:0]Q;
  wire adapt_done;
  wire adapt_done_reg;
  wire done;
  wire fsm2__21;
  wire lffs_sel;
  wire [0:0]pipe_rx_eqcontrol;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;
  wire [0:0]\txcoeff_cnt_reg[0] ;

  assign out[0] = sync[2];
  LUT4 #(
    .INIT(16'h000E)) 
    \FSM_onehot_fsm[0]_i_1__0 
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .I3(\FSM_onehot_fsm_reg[0] ),
        .O(D[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \FSM_onehot_fsm[1]_i_1__0 
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFF8A8A8A)) 
    \FSM_onehot_fsm[2]_i_1__0 
       (.I0(Q[2]),
        .I1(\FSM_onehot_fsm_reg[2] [0]),
        .I2(\FSM_onehot_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(Q[0]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFFEAAFEAAFEAA)) 
    \FSM_onehot_fsm[4]_i_1__0 
       (.I0(Q[1]),
        .I1(sync[2]),
        .I2(\FSM_onehot_fsm_reg[0] ),
        .I3(Q[4]),
        .I4(Q[3]),
        .I5(fsm2__21),
        .O(D[3]));
  LUT3 #(
    .INIT(8'h80)) 
    adapt_done_i_1
       (.I0(adapt_done_reg),
        .I1(sync[2]),
        .I2(Q[4]),
        .O(adapt_done));
  LUT3 #(
    .INIT(8'hE0)) 
    done_i_1
       (.I0(sync[2]),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(Q[4]),
        .O(done));
  LUT3 #(
    .INIT(8'hE0)) 
    lffs_sel_i_1
       (.I0(Q[4]),
        .I1(Q[0]),
        .I2(sync[2]),
        .O(lffs_sel));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eqcontrol),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF444)) 
    \txcoeff_cnt[0]_i_1 
       (.I0(\FSM_onehot_fsm_reg[2] [0]),
        .I1(Q[2]),
        .I2(sync[2]),
        .I3(Q[0]),
        .O(\txcoeff_cnt_reg[0] ));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_83
   (preset_r,
    CLK_PCLK,
    PIPETX7EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX7EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX7EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX7EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_84
   (preset_r,
    CLK_PCLK,
    PIPETX7EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX7EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX7EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX7EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_85
   (preset_r,
    CLK_PCLK,
    PIPETX7EQPRESET);
  output [0:0]preset_r;
  input CLK_PCLK;
  input [0:0]PIPETX7EQPRESET;

  wire CLK_PCLK;
  wire [0:0]PIPETX7EQPRESET;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign preset_r[0] = sync[2];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX7EQPRESET),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_86
   (out,
    D,
    E,
    Q,
    \coeff_reg[0] ,
    \coeff_cnt_reg[0] ,
    \coeff_reg[0]_0 ,
    CLK_PCLK,
    PIPETX7EQCONTROL);
  output [0:0]out;
  output [0:0]D;
  output [0:0]E;
  input [0:0]Q;
  input [2:0]\coeff_reg[0] ;
  input [0:0]\coeff_cnt_reg[0] ;
  input [0:0]\coeff_reg[0]_0 ;
  input CLK_PCLK;
  input [0:0]PIPETX7EQCONTROL;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]E;
  wire [0:0]PIPETX7EQCONTROL;
  wire [0:0]Q;
  wire [0:0]\coeff_cnt_reg[0] ;
  wire [2:0]\coeff_reg[0] ;
  wire [0:0]\coeff_reg[0]_0 ;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'h5F5F5F5F5D5F5D5D)) 
    \coeff[18]_i_1__6 
       (.I0(\coeff_reg[0]_0 ),
        .I1(\coeff_reg[0] [0]),
        .I2(\coeff_reg[0] [2]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(E));
  LUT6 #(
    .INIT(64'h0101010100030000)) 
    \coeff_cnt[0]_i_1__6 
       (.I0(Q),
        .I1(\coeff_reg[0] [2]),
        .I2(\coeff_reg[0] [0]),
        .I3(sync[2]),
        .I4(\coeff_cnt_reg[0] ),
        .I5(\coeff_reg[0] [1]),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX7EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_87
   (out,
    \FSM_sequential_fsm_reg[1] ,
    \FSM_sequential_fsm_reg[2] ,
    \FSM_sequential_fsm_reg[1]_0 ,
    \FSM_sequential_fsm_reg[0] ,
    data1,
    CLK_PCLK,
    PIPETX7EQCONTROL);
  output [0:0]out;
  output [2:0]\FSM_sequential_fsm_reg[1] ;
  input [2:0]\FSM_sequential_fsm_reg[2] ;
  input [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  input \FSM_sequential_fsm_reg[0] ;
  input [0:0]data1;
  input CLK_PCLK;
  input [0:0]PIPETX7EQCONTROL;

  wire CLK_PCLK;
  wire \FSM_sequential_fsm_reg[0] ;
  wire [2:0]\FSM_sequential_fsm_reg[1] ;
  wire [0:0]\FSM_sequential_fsm_reg[1]_0 ;
  wire [2:0]\FSM_sequential_fsm_reg[2] ;
  wire [0:0]PIPETX7EQCONTROL;
  wire [0:0]data1;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFEFEFEBEFEFFFEBE)) 
    \FSM_sequential_fsm[0]_i_1__6 
       (.I0(\FSM_sequential_fsm_reg[0] ),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(\FSM_sequential_fsm_reg[2] [2]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .I5(\FSM_sequential_fsm_reg[2] [1]),
        .O(\FSM_sequential_fsm_reg[1] [0]));
  LUT5 #(
    .INIT(32'h10101110)) 
    \FSM_sequential_fsm[1]_i_1__6 
       (.I0(\FSM_sequential_fsm_reg[2] [0]),
        .I1(\FSM_sequential_fsm_reg[2] [2]),
        .I2(\FSM_sequential_fsm_reg[2] [1]),
        .I3(sync[2]),
        .I4(\FSM_sequential_fsm_reg[1]_0 ),
        .O(\FSM_sequential_fsm_reg[1] [1]));
  LUT6 #(
    .INIT(64'hFFF3DCCCFFF39888)) 
    \FSM_sequential_fsm[2]_i_1__6 
       (.I0(\FSM_sequential_fsm_reg[2] [1]),
        .I1(\FSM_sequential_fsm_reg[2] [0]),
        .I2(sync[2]),
        .I3(\FSM_sequential_fsm_reg[1]_0 ),
        .I4(\FSM_sequential_fsm_reg[2] [2]),
        .I5(data1),
        .O(\FSM_sequential_fsm_reg[1] [2]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(PIPETX7EQCONTROL),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_88
   (D,
    out,
    \coeff_reg[13] ,
    Q,
    \coeff_reg[13]_0 ,
    \coeff_reg[12] ,
    \coeff_reg[13]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [1:0]D;
  input [0:0]out;
  input \coeff_reg[13] ;
  input [1:0]Q;
  input \coeff_reg[13]_0 ;
  input \coeff_reg[12] ;
  input \coeff_reg[13]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [1:0]D;
  wire [1:0]Q;
  wire \coeff_reg[12] ;
  wire \coeff_reg[13] ;
  wire \coeff_reg[13]_0 ;
  wire \coeff_reg[13]_1 ;
  wire [0:0]out;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[12]_i_1__6 
       (.I0(\coeff_reg[13] ),
        .I1(Q[1]),
        .I2(\coeff_reg[13]_0 ),
        .I3(sync[2]),
        .I4(\coeff_reg[12] ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[13]_i_1__6 
       (.I0(\coeff_reg[13] ),
        .I1(sync[2]),
        .I2(\coeff_reg[13]_0 ),
        .I3(out),
        .I4(Q[0]),
        .I5(\coeff_reg[13]_1 ),
        .O(D[1]));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_89
   (out,
    D,
    \coeff_reg[14] ,
    \coeff_reg[14]_0 ,
    \coeff_reg[14]_1 ,
    \coeff_reg[14]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[14] ;
  input \coeff_reg[14]_0 ;
  input [0:0]\coeff_reg[14]_1 ;
  input \coeff_reg[14]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[14] ;
  wire \coeff_reg[14]_0 ;
  wire [0:0]\coeff_reg[14]_1 ;
  wire \coeff_reg[14]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[14]_i_1__6 
       (.I0(\coeff_reg[14] ),
        .I1(sync[2]),
        .I2(\coeff_reg[14]_0 ),
        .I3(\coeff_reg[14]_1 ),
        .I4(\coeff_reg[14]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_90
   (out,
    D,
    \coeff_reg[15] ,
    \coeff_reg[15]_0 ,
    \coeff_reg[15]_1 ,
    \coeff_reg[15]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[15] ;
  input \coeff_reg[15]_0 ;
  input [0:0]\coeff_reg[15]_1 ;
  input \coeff_reg[15]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[15] ;
  wire \coeff_reg[15]_0 ;
  wire [0:0]\coeff_reg[15]_1 ;
  wire \coeff_reg[15]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[15]_i_1__6 
       (.I0(\coeff_reg[15] ),
        .I1(sync[2]),
        .I2(\coeff_reg[15]_0 ),
        .I3(\coeff_reg[15]_1 ),
        .I4(\coeff_reg[15]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_91
   (out,
    D,
    \coeff_reg[16] ,
    \coeff_reg[16]_0 ,
    \coeff_reg[16]_1 ,
    \coeff_reg[16]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[16] ;
  input \coeff_reg[16]_0 ;
  input [0:0]\coeff_reg[16]_1 ;
  input \coeff_reg[16]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[16] ;
  wire \coeff_reg[16]_0 ;
  wire [0:0]\coeff_reg[16]_1 ;
  wire \coeff_reg[16]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[16]_i_1__6 
       (.I0(\coeff_reg[16] ),
        .I1(sync[2]),
        .I2(\coeff_reg[16]_0 ),
        .I3(\coeff_reg[16]_1 ),
        .I4(\coeff_reg[16]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_92
   (out,
    D,
    \coeff_reg[17] ,
    \coeff_reg[17]_0 ,
    \coeff_reg[17]_1 ,
    \coeff_reg[17]_2 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input \coeff_reg[17] ;
  input \coeff_reg[17]_0 ;
  input [0:0]\coeff_reg[17]_1 ;
  input \coeff_reg[17]_2 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \coeff_reg[17] ;
  wire \coeff_reg[17]_0 ;
  wire [0:0]\coeff_reg[17]_1 ;
  wire \coeff_reg[17]_2 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[17]_i_1__6 
       (.I0(\coeff_reg[17] ),
        .I1(sync[2]),
        .I2(\coeff_reg[17]_0 ),
        .I3(\coeff_reg[17]_1 ),
        .I4(\coeff_reg[17]_2 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_93
   (out,
    D,
    Q,
    \coeff_reg[18] ,
    \coeff_reg[18]_0 ,
    \coeff_reg[18]_1 ,
    CLK_PCLK,
    pipe_tx_eqdeemph);
  output [0:0]out;
  output [0:0]D;
  input [0:0]Q;
  input [1:0]\coeff_reg[18] ;
  input [0:0]\coeff_reg[18]_0 ;
  input \coeff_reg[18]_1 ;
  input CLK_PCLK;
  input [0:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]Q;
  wire [1:0]\coeff_reg[18] ;
  wire [0:0]\coeff_reg[18]_0 ;
  wire \coeff_reg[18]_1 ;
  wire [0:0]pipe_tx_eqdeemph;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  assign out[0] = sync[2];
  LUT6 #(
    .INIT(64'hFFFF800080008000)) 
    \coeff[18]_i_2__6 
       (.I0(Q),
        .I1(\coeff_reg[18] [0]),
        .I2(\coeff_reg[18] [1]),
        .I3(\coeff_reg[18]_0 ),
        .I4(sync[2]),
        .I5(\coeff_reg[18]_1 ),
        .O(D));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_tx_eqdeemph),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_98
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell_99
   (CLK_PCLK,
    pipe_rx_eq_txpreset);
  input CLK_PCLK;
  input [0:0]pipe_rx_eq_txpreset;

  wire CLK_PCLK;
  wire [0:0]pipe_rx_eq_txpreset;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [2:0]sync;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx_eq_txpreset),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0
   (pipe_rx0_elec_idle_reg1_reg,
    pipe_rx0_elec_idle_reg1,
    rxcdrhold_in,
    GT_RXELECIDLE,
    CLK_PCLK,
    D);
  output pipe_rx0_elec_idle_reg1_reg;
  input pipe_rx0_elec_idle_reg1;
  input [0:0]rxcdrhold_in;
  input [0:0]GT_RXELECIDLE;
  input CLK_PCLK;
  input [0:0]D;

  wire CLK_PCLK;
  wire [0:0]D;
  wire [0:0]GT_RXELECIDLE;
  wire pipe_rx0_elec_idle_reg1;
  wire pipe_rx0_elec_idle_reg1_reg;
  wire [0:0]rxcdrhold_in;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;

  LUT4 #(
    .INIT(16'hF4C4)) 
    phy_rxcdrhold_i_1
       (.I0(pipe_rx0_elec_idle_reg1),
        .I1(rxcdrhold_in),
        .I2(GT_RXELECIDLE),
        .I3(sync[3]),
        .O(pipe_rx0_elec_idle_reg1_reg));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(D),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_22
   (out,
    \sync_reg[0]_0 ,
    GT_PCIESYNCTXSYNCDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_PCIESYNCTXSYNCDONE;

  wire [0:0]GT_PCIESYNCTXSYNCDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_PCIESYNCTXSYNCDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_23
   (\sync_reg[3]_0 ,
    \FSM_onehot_fsm[6]_i_2 ,
    \sync_reg[3]_1 ,
    GT_PCIESYNCTXSYNCDONE);
  output \sync_reg[3]_0 ;
  input [2:0]\FSM_onehot_fsm[6]_i_2 ;
  input \sync_reg[3]_1 ;
  input [0:0]GT_PCIESYNCTXSYNCDONE;

  wire [2:0]\FSM_onehot_fsm[6]_i_2 ;
  wire [0:0]GT_PCIESYNCTXSYNCDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;
  wire \sync_reg[3]_1 ;

  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[6]_i_3 
       (.I0(sync[3]),
        .I1(\FSM_onehot_fsm[6]_i_2 [0]),
        .I2(\FSM_onehot_fsm[6]_i_2 [2]),
        .I3(\FSM_onehot_fsm[6]_i_2 [1]),
        .O(\sync_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(GT_PCIESYNCTXSYNCDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_24
   (out,
    \sync_reg[0]_0 ,
    GT_PCIESYNCTXSYNCDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_PCIESYNCTXSYNCDONE;

  wire [0:0]GT_PCIESYNCTXSYNCDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_PCIESYNCTXSYNCDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_25
   (out,
    \sync_reg[3]_0 ,
    GT_PCIESYNCTXSYNCDONE);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_PCIESYNCTXSYNCDONE;

  wire [0:0]GT_PCIESYNCTXSYNCDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_PCIESYNCTXSYNCDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_26
   (D,
    txsync_done_a__6,
    \FSM_onehot_fsm_reg[5] ,
    Q,
    \FSM_onehot_fsm_reg[5]_0 ,
    resetdone_a__0,
    \FSM_onehot_fsm_reg[5]_1 ,
    \sync_reg[0]_0 ,
    GT_PCIESYNCTXSYNCDONE);
  output [1:0]D;
  output txsync_done_a__6;
  input [2:0]\FSM_onehot_fsm_reg[5] ;
  input [2:0]Q;
  input [1:0]\FSM_onehot_fsm_reg[5]_0 ;
  input resetdone_a__0;
  input \FSM_onehot_fsm_reg[5]_1 ;
  input \sync_reg[0]_0 ;
  input [0:0]GT_PCIESYNCTXSYNCDONE;

  wire [1:0]D;
  wire [2:0]\FSM_onehot_fsm_reg[5] ;
  wire [1:0]\FSM_onehot_fsm_reg[5]_0 ;
  wire \FSM_onehot_fsm_reg[5]_1 ;
  wire [0:0]GT_PCIESYNCTXSYNCDONE;
  wire [2:0]Q;
  wire resetdone_a__0;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;
  wire txsync_done_a__6;

  LUT6 #(
    .INIT(64'hFFFFAA2AAA2AAA2A)) 
    \FSM_onehot_fsm[4]_i_1 
       (.I0(Q[1]),
        .I1(\FSM_onehot_fsm_reg[5]_0 [1]),
        .I2(\FSM_onehot_fsm_reg[5]_0 [0]),
        .I3(txsync_done_a__6),
        .I4(resetdone_a__0),
        .I5(Q[0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h00FF0080)) 
    \FSM_onehot_fsm[5]_i_1 
       (.I0(\FSM_onehot_fsm_reg[5]_0 [1]),
        .I1(\FSM_onehot_fsm_reg[5]_0 [0]),
        .I2(Q[1]),
        .I3(txsync_done_a__6),
        .I4(Q[2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_onehot_fsm[6]_i_2 
       (.I0(sync[3]),
        .I1(\FSM_onehot_fsm_reg[5] [0]),
        .I2(\FSM_onehot_fsm_reg[5] [1]),
        .I3(\FSM_onehot_fsm_reg[5] [2]),
        .I4(\FSM_onehot_fsm_reg[5]_1 ),
        .O(txsync_done_a__6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_PCIESYNCTXSYNCDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_27
   (out,
    \sync_reg[3]_0 ,
    GT_PCIESYNCTXSYNCDONE);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_PCIESYNCTXSYNCDONE;

  wire [0:0]GT_PCIESYNCTXSYNCDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_PCIESYNCTXSYNCDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_28
   (out,
    \sync_reg[0]_0 ,
    GT_PCIESYNCTXSYNCDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_PCIESYNCTXSYNCDONE;

  wire [0:0]GT_PCIESYNCTXSYNCDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_PCIESYNCTXSYNCDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_29
   (out,
    \sync_reg[3]_0 ,
    GT_PCIESYNCTXSYNCDONE);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_PCIESYNCTXSYNCDONE;

  wire [0:0]GT_PCIESYNCTXSYNCDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_PCIESYNCTXSYNCDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_30
   (out,
    \sync_reg[0]_0 ,
    GT_TXRESETDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_TXRESETDONE;

  wire [0:0]GT_TXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_TXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_31
   (\sync_reg[3]_0 ,
    \FSM_onehot_fsm[4]_i_2 ,
    \sync_reg[3]_1 ,
    GT_TXRESETDONE);
  output \sync_reg[3]_0 ;
  input [2:0]\FSM_onehot_fsm[4]_i_2 ;
  input \sync_reg[3]_1 ;
  input [0:0]GT_TXRESETDONE;

  wire [2:0]\FSM_onehot_fsm[4]_i_2 ;
  wire [0:0]GT_TXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;
  wire \sync_reg[3]_1 ;

  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[4]_i_4 
       (.I0(sync[3]),
        .I1(\FSM_onehot_fsm[4]_i_2 [0]),
        .I2(\FSM_onehot_fsm[4]_i_2 [2]),
        .I3(\FSM_onehot_fsm[4]_i_2 [1]),
        .O(\sync_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(GT_TXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_32
   (out,
    \sync_reg[0]_0 ,
    GT_TXRESETDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_TXRESETDONE;

  wire [0:0]GT_TXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_TXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_33
   (out,
    \sync_reg[3]_0 ,
    GT_TXRESETDONE);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_TXRESETDONE;

  wire [0:0]GT_TXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_TXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_34
   (out,
    \sync_reg[0]_0 ,
    GT_TXRESETDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_TXRESETDONE;

  wire [0:0]GT_TXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_TXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_35
   (out,
    \sync_reg[3]_0 ,
    GT_TXRESETDONE);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_TXRESETDONE;

  wire [0:0]GT_TXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_TXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_36
   (out,
    \sync_reg[0]_0 ,
    GT_TXRESETDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_TXRESETDONE;

  wire [0:0]GT_TXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_TXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_37
   (D,
    resetdone_a__0,
    \FSM_onehot_fsm[4]_i_2_0 ,
    Q,
    fsm2__0,
    \FSM_onehot_fsm_reg[3] ,
    \FSM_onehot_fsm_reg[3]_0 ,
    \FSM_onehot_fsm_reg[3]_1 ,
    \sync_reg[3]_0 ,
    GT_TXRESETDONE);
  output [0:0]D;
  output resetdone_a__0;
  input [2:0]\FSM_onehot_fsm[4]_i_2_0 ;
  input [1:0]Q;
  input fsm2__0;
  input \FSM_onehot_fsm_reg[3] ;
  input \FSM_onehot_fsm_reg[3]_0 ;
  input \FSM_onehot_fsm_reg[3]_1 ;
  input \sync_reg[3]_0 ;
  input [0:0]GT_TXRESETDONE;

  wire [0:0]D;
  wire [2:0]\FSM_onehot_fsm[4]_i_2_0 ;
  wire \FSM_onehot_fsm[4]_i_3_n_0 ;
  wire \FSM_onehot_fsm_reg[3] ;
  wire \FSM_onehot_fsm_reg[3]_0 ;
  wire \FSM_onehot_fsm_reg[3]_1 ;
  wire [0:0]GT_TXRESETDONE;
  wire [1:0]Q;
  wire fsm2__0;
  wire resetdone_a__0;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_fsm[3]_i_1 
       (.I0(resetdone_a__0),
        .I1(Q[1]),
        .I2(fsm2__0),
        .I3(Q[0]),
        .O(D));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[4]_i_2 
       (.I0(\FSM_onehot_fsm[4]_i_3_n_0 ),
        .I1(\FSM_onehot_fsm_reg[3] ),
        .I2(\FSM_onehot_fsm_reg[3]_0 ),
        .I3(\FSM_onehot_fsm_reg[3]_1 ),
        .O(resetdone_a__0));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[4]_i_3 
       (.I0(sync[3]),
        .I1(\FSM_onehot_fsm[4]_i_2_0 [2]),
        .I2(\FSM_onehot_fsm[4]_i_2_0 [1]),
        .I3(\FSM_onehot_fsm[4]_i_2_0 [0]),
        .O(\FSM_onehot_fsm[4]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_TXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_38
   (out,
    \sync_reg[0]_0 ,
    GT_TXPROGDIVRESETDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_TXPROGDIVRESETDONE;

  wire [0:0]GT_TXPROGDIVRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_TXPROGDIVRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_39
   (out,
    \sync_reg[3]_0 ,
    GT_TXPROGDIVRESETDONE);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_TXPROGDIVRESETDONE;

  wire [0:0]GT_TXPROGDIVRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_TXPROGDIVRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_40
   (out,
    \sync_reg[0]_0 ,
    GT_TXPROGDIVRESETDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_TXPROGDIVRESETDONE;

  wire [0:0]GT_TXPROGDIVRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_TXPROGDIVRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_41
   (D,
    fsm2__0,
    \FSM_onehot_fsm[3]_i_2_0 ,
    Q,
    cplllock_a__6,
    out,
    \sync_reg[3]_0 ,
    GT_TXPROGDIVRESETDONE);
  output [0:0]D;
  output fsm2__0;
  input [6:0]\FSM_onehot_fsm[3]_i_2_0 ;
  input [1:0]Q;
  input cplllock_a__6;
  input [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_TXPROGDIVRESETDONE;

  wire [0:0]D;
  wire [6:0]\FSM_onehot_fsm[3]_i_2_0 ;
  wire \FSM_onehot_fsm[3]_i_3_n_0 ;
  wire [0:0]GT_TXPROGDIVRESETDONE;
  wire [1:0]Q;
  wire cplllock_a__6;
  wire fsm2__0;
  wire [0:0]out;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_fsm[2]_i_1 
       (.I0(fsm2__0),
        .I1(Q[1]),
        .I2(cplllock_a__6),
        .I3(Q[0]),
        .O(D));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[3]_i_2 
       (.I0(\FSM_onehot_fsm[3]_i_3_n_0 ),
        .I1(\FSM_onehot_fsm[3]_i_2_0 [0]),
        .I2(\FSM_onehot_fsm[3]_i_2_0 [1]),
        .I3(\FSM_onehot_fsm[3]_i_2_0 [2]),
        .O(fsm2__0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_onehot_fsm[3]_i_3 
       (.I0(sync[3]),
        .I1(\FSM_onehot_fsm[3]_i_2_0 [3]),
        .I2(\FSM_onehot_fsm[3]_i_2_0 [4]),
        .I3(\FSM_onehot_fsm[3]_i_2_0 [5]),
        .I4(out),
        .I5(\FSM_onehot_fsm[3]_i_2_0 [6]),
        .O(\FSM_onehot_fsm[3]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_TXPROGDIVRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_42
   (out,
    \sync_reg[0]_0 ,
    GT_TXPROGDIVRESETDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_TXPROGDIVRESETDONE;

  wire [0:0]GT_TXPROGDIVRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_TXPROGDIVRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_43
   (out,
    \sync_reg[3]_0 ,
    GT_TXPROGDIVRESETDONE);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_TXPROGDIVRESETDONE;

  wire [0:0]GT_TXPROGDIVRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_TXPROGDIVRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_44
   (out,
    \sync_reg[0]_0 ,
    GT_TXPROGDIVRESETDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_TXPROGDIVRESETDONE;

  wire [0:0]GT_TXPROGDIVRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_TXPROGDIVRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_45
   (out,
    \sync_reg[3]_0 ,
    GT_TXPROGDIVRESETDONE);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_TXPROGDIVRESETDONE;

  wire [0:0]GT_TXPROGDIVRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_TXPROGDIVRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_46
   (out,
    \sync_reg[0]_0 ,
    GT_RXRESETDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_RXRESETDONE;

  wire [0:0]GT_RXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_RXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_47
   (out,
    \sync_reg[3]_0 ,
    GT_RXRESETDONE);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_RXRESETDONE;

  wire [0:0]GT_RXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_RXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_48
   (out,
    \sync_reg[0]_0 ,
    GT_RXRESETDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_RXRESETDONE;

  wire [0:0]GT_RXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_RXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_49
   (\sync_reg[3]_0 ,
    \FSM_onehot_fsm[4]_i_2 ,
    \sync_reg[3]_1 ,
    GT_RXRESETDONE);
  output \sync_reg[3]_0 ;
  input [2:0]\FSM_onehot_fsm[4]_i_2 ;
  input \sync_reg[3]_1 ;
  input [0:0]GT_RXRESETDONE;

  wire [2:0]\FSM_onehot_fsm[4]_i_2 ;
  wire [0:0]GT_RXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;
  wire \sync_reg[3]_1 ;

  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[4]_i_5 
       (.I0(sync[3]),
        .I1(\FSM_onehot_fsm[4]_i_2 [2]),
        .I2(\FSM_onehot_fsm[4]_i_2 [1]),
        .I3(\FSM_onehot_fsm[4]_i_2 [0]),
        .O(\sync_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(GT_RXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_50
   (out,
    \sync_reg[0]_0 ,
    GT_RXRESETDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_RXRESETDONE;

  wire [0:0]GT_RXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_RXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_51
   (out,
    \sync_reg[3]_0 ,
    GT_RXRESETDONE);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_RXRESETDONE;

  wire [0:0]GT_RXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_RXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_52
   (out,
    \sync_reg[0]_0 ,
    GT_RXRESETDONE);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_RXRESETDONE;

  wire [0:0]GT_RXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_RXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_53
   (\sync_reg[3]_0 ,
    \FSM_onehot_fsm[4]_i_2 ,
    \sync_reg[3]_1 ,
    GT_RXRESETDONE);
  output \sync_reg[3]_0 ;
  input [2:0]\FSM_onehot_fsm[4]_i_2 ;
  input \sync_reg[3]_1 ;
  input [0:0]GT_RXRESETDONE;

  wire [2:0]\FSM_onehot_fsm[4]_i_2 ;
  wire [0:0]GT_RXRESETDONE;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;
  wire \sync_reg[3]_1 ;

  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[4]_i_6 
       (.I0(sync[3]),
        .I1(\FSM_onehot_fsm[4]_i_2 [2]),
        .I2(\FSM_onehot_fsm[4]_i_2 [1]),
        .I3(\FSM_onehot_fsm[4]_i_2 [0]),
        .O(\sync_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(GT_RXRESETDONE),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_54
   (\sync_reg[0]_0 );
  input \sync_reg[0]_0 ;

  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_55
   (\sync_reg[3]_0 );
  input \sync_reg[3]_0 ;

  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_56
   (\sync_reg[0]_0 );
  input \sync_reg[0]_0 ;

  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_57
   (\sync_reg[3]_0 );
  input \sync_reg[3]_0 ;

  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(1'b0),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_58
   (out,
    \sync_reg[0]_0 ,
    in0);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input in0;

  wire in0;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(in0),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_59
   (out,
    \sync_reg[0]_0 ,
    GT_PHYSTATUS);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_PHYSTATUS;

  wire [0:0]GT_PHYSTATUS;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_PHYSTATUS),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_60
   (out,
    \sync_reg[3]_0 ,
    GT_PHYSTATUS);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_PHYSTATUS;

  wire [0:0]GT_PHYSTATUS;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_PHYSTATUS),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_61
   (out,
    \sync_reg[0]_0 ,
    GT_PHYSTATUS);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_PHYSTATUS;

  wire [0:0]GT_PHYSTATUS;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_PHYSTATUS),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_62
   (\sync_reg[3]_0 ,
    \FSM_onehot_fsm[7]_i_2 ,
    \sync_reg[3]_1 ,
    GT_PHYSTATUS);
  output \sync_reg[3]_0 ;
  input [2:0]\FSM_onehot_fsm[7]_i_2 ;
  input \sync_reg[3]_1 ;
  input [0:0]GT_PHYSTATUS;

  wire [2:0]\FSM_onehot_fsm[7]_i_2 ;
  wire [0:0]GT_PHYSTATUS;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;
  wire \sync_reg[3]_1 ;

  LUT4 #(
    .INIT(16'hFFFE)) 
    \FSM_onehot_fsm[7]_i_3 
       (.I0(sync[3]),
        .I1(\FSM_onehot_fsm[7]_i_2 [2]),
        .I2(\FSM_onehot_fsm[7]_i_2 [1]),
        .I3(\FSM_onehot_fsm[7]_i_2 [0]),
        .O(\sync_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(GT_PHYSTATUS),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_63
   (D,
    \FSM_onehot_fsm_reg[7] ,
    Q,
    txsync_done_a__6,
    \FSM_onehot_fsm_reg[7]_0 ,
    \sync_reg[0]_0 ,
    GT_PHYSTATUS);
  output [1:0]D;
  input [2:0]\FSM_onehot_fsm_reg[7] ;
  input [2:0]Q;
  input txsync_done_a__6;
  input \FSM_onehot_fsm_reg[7]_0 ;
  input \sync_reg[0]_0 ;
  input [0:0]GT_PHYSTATUS;

  wire [1:0]D;
  wire [2:0]\FSM_onehot_fsm_reg[7] ;
  wire \FSM_onehot_fsm_reg[7]_0 ;
  wire [0:0]GT_PHYSTATUS;
  wire [2:0]Q;
  wire in8;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;
  wire txsync_done_a__6;

  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \FSM_onehot_fsm[6]_i_1 
       (.I0(in8),
        .I1(Q[1]),
        .I2(txsync_done_a__6),
        .I3(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hF4)) 
    \FSM_onehot_fsm[7]_i_1 
       (.I0(in8),
        .I1(Q[1]),
        .I2(Q[2]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \FSM_onehot_fsm[7]_i_2 
       (.I0(sync[3]),
        .I1(\FSM_onehot_fsm_reg[7] [0]),
        .I2(\FSM_onehot_fsm_reg[7] [1]),
        .I3(\FSM_onehot_fsm_reg[7] [2]),
        .I4(\FSM_onehot_fsm_reg[7]_0 ),
        .O(in8));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_PHYSTATUS),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_64
   (out,
    \sync_reg[3]_0 ,
    GT_PHYSTATUS);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_PHYSTATUS;

  wire [0:0]GT_PHYSTATUS;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_PHYSTATUS),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_65
   (out,
    \sync_reg[0]_0 ,
    GT_PHYSTATUS);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_PHYSTATUS;

  wire [0:0]GT_PHYSTATUS;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_PHYSTATUS),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_66
   (out,
    \sync_reg[3]_0 ,
    GT_PHYSTATUS);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_PHYSTATUS;

  wire [0:0]GT_PHYSTATUS;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_PHYSTATUS),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_67
   (out,
    \sync_reg[0]_0 ,
    GT_GTPOWERGOOD);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_GTPOWERGOOD;

  wire [0:0]GT_GTPOWERGOOD;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_GTPOWERGOOD),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_68
   (\sync_reg[3]_0 ,
    \FSM_onehot_fsm[1]_i_2 ,
    \sync_reg[3]_1 ,
    GT_GTPOWERGOOD);
  output \sync_reg[3]_0 ;
  input [2:0]\FSM_onehot_fsm[1]_i_2 ;
  input \sync_reg[3]_1 ;
  input [0:0]GT_GTPOWERGOOD;

  wire [2:0]\FSM_onehot_fsm[1]_i_2 ;
  wire [0:0]GT_GTPOWERGOOD;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;
  wire \sync_reg[3]_1 ;

  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[1]_i_5 
       (.I0(sync[3]),
        .I1(\FSM_onehot_fsm[1]_i_2 [0]),
        .I2(\FSM_onehot_fsm[1]_i_2 [2]),
        .I3(\FSM_onehot_fsm[1]_i_2 [1]),
        .O(\sync_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(GT_GTPOWERGOOD),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_69
   (out,
    \sync_reg[0]_0 ,
    GT_GTPOWERGOOD);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_GTPOWERGOOD;

  wire [0:0]GT_GTPOWERGOOD;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_GTPOWERGOOD),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_70
   (out,
    \sync_reg[3]_0 ,
    GT_GTPOWERGOOD);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_GTPOWERGOOD;

  wire [0:0]GT_GTPOWERGOOD;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_GTPOWERGOOD),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_71
   (\sync_reg[3]_0 ,
    \FSM_onehot_fsm[1]_i_2 ,
    Q,
    \sync_reg[0]_0 ,
    GT_GTPOWERGOOD);
  output \sync_reg[3]_0 ;
  input [2:0]\FSM_onehot_fsm[1]_i_2 ;
  input [1:0]Q;
  input \sync_reg[0]_0 ;
  input [0:0]GT_GTPOWERGOOD;

  wire [2:0]\FSM_onehot_fsm[1]_i_2 ;
  wire [0:0]GT_GTPOWERGOOD;
  wire [1:0]Q;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;
  wire \sync_reg[3]_0 ;

  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \FSM_onehot_fsm[1]_i_6 
       (.I0(sync[3]),
        .I1(\FSM_onehot_fsm[1]_i_2 [0]),
        .I2(\FSM_onehot_fsm[1]_i_2 [1]),
        .I3(\FSM_onehot_fsm[1]_i_2 [2]),
        .I4(Q[1]),
        .I5(Q[0]),
        .O(\sync_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_GTPOWERGOOD),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_72
   (out,
    \sync_reg[3]_0 ,
    GT_GTPOWERGOOD);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_GTPOWERGOOD;

  wire [0:0]GT_GTPOWERGOOD;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_GTPOWERGOOD),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_73
   (out,
    \sync_reg[0]_0 ,
    GT_GTPOWERGOOD);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_GTPOWERGOOD;

  wire [0:0]GT_GTPOWERGOOD;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_GTPOWERGOOD),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_74
   (out,
    \sync_reg[3]_0 ,
    GT_GTPOWERGOOD);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_GTPOWERGOOD;

  wire [0:0]GT_GTPOWERGOOD;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_GTPOWERGOOD),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_75
   (out,
    \sync_reg[0]_0 ,
    GT_CPLLLOCK);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_CPLLLOCK;

  wire [0:0]GT_CPLLLOCK;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_CPLLLOCK),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_76
   (\sync_reg[3]_0 ,
    \FSM_onehot_fsm[2]_i_2 ,
    \sync_reg[3]_1 ,
    GT_CPLLLOCK);
  output \sync_reg[3]_0 ;
  input [2:0]\FSM_onehot_fsm[2]_i_2 ;
  input \sync_reg[3]_1 ;
  input [0:0]GT_CPLLLOCK;

  wire [2:0]\FSM_onehot_fsm[2]_i_2 ;
  wire [0:0]GT_CPLLLOCK;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;
  wire \sync_reg[3]_1 ;

  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[2]_i_3 
       (.I0(sync[3]),
        .I1(\FSM_onehot_fsm[2]_i_2 [0]),
        .I2(\FSM_onehot_fsm[2]_i_2 [2]),
        .I3(\FSM_onehot_fsm[2]_i_2 [1]),
        .O(\sync_reg[3]_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(GT_CPLLLOCK),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_1 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_77
   (out,
    \sync_reg[0]_0 ,
    GT_CPLLLOCK);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_CPLLLOCK;

  wire [0:0]GT_CPLLLOCK;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_CPLLLOCK),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_78
   (out,
    \sync_reg[3]_0 ,
    GT_CPLLLOCK);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_CPLLLOCK;

  wire [0:0]GT_CPLLLOCK;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_CPLLLOCK),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_79
   (out,
    D,
    cplllock_a__6,
    Q,
    fsm24_out,
    cplllock_r,
    \FSM_onehot_fsm_reg[1] ,
    \sync_reg[0]_0 ,
    GT_CPLLLOCK);
  output [0:0]out;
  output [0:0]D;
  output cplllock_a__6;
  input [1:0]Q;
  input fsm24_out;
  input [2:0]cplllock_r;
  input \FSM_onehot_fsm_reg[1] ;
  input \sync_reg[0]_0 ;
  input [0:0]GT_CPLLLOCK;

  wire [0:0]D;
  wire \FSM_onehot_fsm_reg[1] ;
  wire [0:0]GT_CPLLLOCK;
  wire [1:0]Q;
  wire cplllock_a__6;
  wire [2:0]cplllock_r;
  wire fsm24_out;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  LUT4 #(
    .INIT(16'hF444)) 
    \FSM_onehot_fsm[1]_i_1 
       (.I0(cplllock_a__6),
        .I1(Q[1]),
        .I2(fsm24_out),
        .I3(Q[0]),
        .O(D));
  LUT5 #(
    .INIT(32'h80000000)) 
    \FSM_onehot_fsm[2]_i_2 
       (.I0(sync[3]),
        .I1(cplllock_r[0]),
        .I2(cplllock_r[1]),
        .I3(cplllock_r[2]),
        .I4(\FSM_onehot_fsm_reg[1] ),
        .O(cplllock_a__6));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_CPLLLOCK),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_80
   (out,
    \sync_reg[3]_0 ,
    GT_CPLLLOCK);
  output [0:0]out;
  input \sync_reg[3]_0 ;
  input [0:0]GT_CPLLLOCK;

  wire [0:0]GT_CPLLLOCK;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_CPLLLOCK),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_81
   (out,
    \sync_reg[0]_0 ,
    GT_CPLLLOCK);
  output [0:0]out;
  input \sync_reg[0]_0 ;
  input [0:0]GT_CPLLLOCK;

  wire [0:0]GT_CPLLLOCK;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[0]_0 ;

  assign out[0] = sync[3];
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(GT_CPLLLOCK),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[0]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_sync_cell" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_cell__parameterized0_82
   (out,
    D,
    fsm24_out,
    Q,
    \FSM_onehot_fsm_reg[0] ,
    \FSM_onehot_fsm_reg[0]_0 ,
    \FSM_onehot_fsm_reg[0]_1 ,
    \FSM_onehot_fsm_reg[0]_2 ,
    cplllock_r,
    \sync_reg[3]_0 ,
    GT_CPLLLOCK);
  output [0:0]out;
  output [0:0]D;
  output fsm24_out;
  input [0:0]Q;
  input \FSM_onehot_fsm_reg[0] ;
  input \FSM_onehot_fsm_reg[0]_0 ;
  input \FSM_onehot_fsm_reg[0]_1 ;
  input \FSM_onehot_fsm_reg[0]_2 ;
  input [2:0]cplllock_r;
  input \sync_reg[3]_0 ;
  input [0:0]GT_CPLLLOCK;

  wire [0:0]D;
  wire \FSM_onehot_fsm[1]_i_3_n_0 ;
  wire \FSM_onehot_fsm_reg[0] ;
  wire \FSM_onehot_fsm_reg[0]_0 ;
  wire \FSM_onehot_fsm_reg[0]_1 ;
  wire \FSM_onehot_fsm_reg[0]_2 ;
  wire [0:0]GT_CPLLLOCK;
  wire [0:0]Q;
  wire [2:0]cplllock_r;
  wire fsm24_out;
  (* RTL_KEEP = "true" *) (* SHIFT_EXTRACT = "NO" *) (* async_reg = "true" *) wire [3:0]sync;
  wire \sync_reg[3]_0 ;

  assign out[0] = sync[3];
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_onehot_fsm[0]_i_1 
       (.I0(Q),
        .I1(fsm24_out),
        .O(D));
  LUT5 #(
    .INIT(32'h07000000)) 
    \FSM_onehot_fsm[1]_i_2 
       (.I0(\FSM_onehot_fsm[1]_i_3_n_0 ),
        .I1(\FSM_onehot_fsm_reg[0] ),
        .I2(\FSM_onehot_fsm_reg[0]_0 ),
        .I3(\FSM_onehot_fsm_reg[0]_1 ),
        .I4(\FSM_onehot_fsm_reg[0]_2 ),
        .O(fsm24_out));
  LUT4 #(
    .INIT(16'h8000)) 
    \FSM_onehot_fsm[1]_i_3 
       (.I0(sync[3]),
        .I1(cplllock_r[2]),
        .I2(cplllock_r[1]),
        .I3(cplllock_r[0]),
        .O(\FSM_onehot_fsm[1]_i_3_n_0 ));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[0] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(GT_CPLLLOCK),
        .Q(sync[0]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[1] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[0]),
        .Q(sync[1]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[2] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[1]),
        .Q(sync[2]),
        .R(1'b0));
  (* ASYNC_REG *) 
  (* KEEP = "yes" *) 
  (* SHIFT_EXTRACT = "NO" *) 
  FDRE \sync_reg[3] 
       (.C(\sync_reg[3]_0 ),
        .CE(1'b1),
        .D(sync[2]),
        .Q(sync[3]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq
   (GT_TXPRECURSOR,
    GT_TXMAINCURSOR,
    GT_TXPOSTCURSOR,
    pipe_tx_eqdone,
    pipe_tx_eqcoeff,
    SR,
    CLK_PCLK,
    D,
    PIPETX0EQCONTROL,
    PIPETX0EQPRESET,
    pipe_tx_eqdeemph);
  output [4:0]GT_TXPRECURSOR;
  output [6:0]GT_TXMAINCURSOR;
  output [4:0]GT_TXPOSTCURSOR;
  output [0:0]pipe_tx_eqdone;
  output [1:0]pipe_tx_eqcoeff;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]D;
  input [1:0]PIPETX0EQCONTROL;
  input [3:0]PIPETX0EQPRESET;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \FSM_sequential_fsm[0]_i_2_n_0 ;
  wire [6:0]GT_TXMAINCURSOR;
  wire [4:0]GT_TXPOSTCURSOR;
  wire [4:0]GT_TXPRECURSOR;
  wire [1:0]PIPETX0EQCONTROL;
  wire [3:0]PIPETX0EQPRESET;
  wire [0:0]SR;
  wire \TXEQ_PRECURSOR[0]_i_1_n_0 ;
  wire \coeff[10]_i_2_n_0 ;
  wire \coeff[11]_i_2_n_0 ;
  wire \coeff[12]_i_2_n_0 ;
  wire \coeff[13]_i_2_n_0 ;
  wire \coeff[14]_i_2_n_0 ;
  wire \coeff[15]_i_2_n_0 ;
  wire \coeff[16]_i_2_n_0 ;
  wire \coeff[17]_i_2_n_0 ;
  wire \coeff[17]_i_3_n_0 ;
  wire \coeff[18]_i_3_n_0 ;
  wire \coeff[1]_i_2_n_0 ;
  wire \coeff[2]_i_2_n_0 ;
  wire \coeff[3]_i_2_n_0 ;
  wire \coeff[7]_i_2_n_0 ;
  wire \coeff[8]_i_2_n_0 ;
  wire \coeff[9]_i_2_n_0 ;
  wire [1:0]coeff_cnt;
  wire \coeff_cnt_reg_n_0_[0] ;
  wire \coeff_cnt_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[0] ;
  wire \coeff_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[2] ;
  wire \coeff_reg_n_0_[3] ;
  wire \coeff_reg_n_0_[4] ;
  wire \coeff_reg_n_0_[5] ;
  wire [12:0]data0;
  wire [2:2]data1;
  wire done;
  wire done_reg_n_0;
  wire [2:0]fsm;
  wire [2:0]fsm__0;
  wire [18:0]p_1_in;
  wire [1:0]pipe_tx_eqcoeff;
  wire [5:0]pipe_tx_eqdeemph;
  wire [0:0]pipe_tx_eqdone;
  wire preset;
  wire \preset[10]_i_1_n_0 ;
  wire \preset[11]_i_1_n_0 ;
  wire \preset[12]_i_1_n_0 ;
  wire \preset[15]_i_1_n_0 ;
  wire \preset[16]_i_1_n_0 ;
  wire \preset[17]_i_1_n_0 ;
  wire \preset[1]_i_1_n_0 ;
  wire \preset[2]_i_1_n_0 ;
  wire \preset[3]_i_1_n_0 ;
  wire \preset[7]_i_1_n_0 ;
  wire \preset[8]_i_1_n_0 ;
  wire \preset[9]_i_1_n_0 ;
  wire [3:0]preset_r;
  wire \preset_reg_n_0_[10] ;
  wire \preset_reg_n_0_[11] ;
  wire \preset_reg_n_0_[12] ;
  wire \preset_reg_n_0_[15] ;
  wire \preset_reg_n_0_[16] ;
  wire \preset_reg_n_0_[17] ;
  wire \preset_reg_n_0_[1] ;
  wire \preset_reg_n_0_[2] ;
  wire \preset_reg_n_0_[3] ;
  wire \preset_reg_n_0_[7] ;
  wire \preset_reg_n_0_[8] ;
  wire \preset_reg_n_0_[9] ;
  wire sync_ctrl_n_4;

  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_sequential_fsm[0]_i_2 
       (.I0(fsm[2]),
        .I1(fsm[1]),
        .I2(\coeff_cnt_reg_n_0_[0] ),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm[0]_i_2_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[0]),
        .Q(fsm[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[1]),
        .Q(fsm[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[2]),
        .Q(fsm[2]),
        .R(SR));
  FDRE TXEQ_DONE_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done_reg_n_0),
        .Q(pipe_tx_eqdone),
        .R(SR));
  FDRE \TXEQ_MAINCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(data0[0]),
        .Q(GT_TXMAINCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(data0[1]),
        .Q(GT_TXMAINCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(data0[2]),
        .Q(GT_TXMAINCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(data0[3]),
        .Q(GT_TXMAINCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(data0[4]),
        .Q(GT_TXMAINCURSOR[4]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[5] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(data0[5]),
        .Q(GT_TXMAINCURSOR[5]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[6] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(data0[6]),
        .Q(GT_TXMAINCURSOR[6]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[16] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(data0[12]),
        .Q(pipe_tx_eqcoeff[1]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(\coeff_reg_n_0_[5] ),
        .Q(pipe_tx_eqcoeff[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(data0[7]),
        .Q(GT_TXPOSTCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(data0[8]),
        .Q(GT_TXPOSTCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(data0[9]),
        .Q(GT_TXPOSTCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(data0[10]),
        .Q(GT_TXPOSTCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(data0[11]),
        .Q(GT_TXPOSTCURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \TXEQ_PRECURSOR[0]_i_1 
       (.I0(fsm[0]),
        .I1(fsm[2]),
        .I2(fsm[1]),
        .I3(D),
        .O(\TXEQ_PRECURSOR[0]_i_1_n_0 ));
  FDRE \TXEQ_PRECURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(\coeff_reg_n_0_[0] ),
        .Q(GT_TXPRECURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(\coeff_reg_n_0_[1] ),
        .Q(GT_TXPRECURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(\coeff_reg_n_0_[2] ),
        .Q(GT_TXPRECURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(\coeff_reg_n_0_[3] ),
        .Q(GT_TXPRECURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1_n_0 ),
        .D(\coeff_reg_n_0_[4] ),
        .Q(GT_TXPRECURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \coeff[0]_i_1 
       (.I0(data0[1]),
        .I1(\coeff[17]_i_2_n_0 ),
        .I2(data0[0]),
        .I3(\coeff[18]_i_3_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[10]_i_1 
       (.I0(\coeff[18]_i_3_n_0 ),
        .I1(data0[10]),
        .I2(\coeff[17]_i_2_n_0 ),
        .I3(data0[11]),
        .I4(\coeff[10]_i_2_n_0 ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[10]_i_2 
       (.I0(data0[3]),
        .I1(\preset_reg_n_0_[10] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[11]_i_1 
       (.I0(\coeff[18]_i_3_n_0 ),
        .I1(data0[11]),
        .I2(\coeff[17]_i_2_n_0 ),
        .I3(data0[12]),
        .I4(\coeff[11]_i_2_n_0 ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[11]_i_2 
       (.I0(data0[4]),
        .I1(\preset_reg_n_0_[11] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[12]_i_2 
       (.I0(data0[5]),
        .I1(\preset_reg_n_0_[12] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[12]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \coeff[13]_i_2 
       (.I0(fsm[0]),
        .I1(fsm[1]),
        .I2(D),
        .O(\coeff[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[14]_i_2 
       (.I0(data0[7]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[15]_i_2 
       (.I0(data0[8]),
        .I1(\preset_reg_n_0_[15] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[16]_i_2 
       (.I0(data0[9]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[16]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \coeff[17]_i_2 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[17]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[17]_i_3 
       (.I0(data0[10]),
        .I1(\preset_reg_n_0_[17] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[17]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h44440444)) 
    \coeff[18]_i_3 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[18]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[1]_i_1 
       (.I0(\coeff[18]_i_3_n_0 ),
        .I1(data0[1]),
        .I2(\coeff[17]_i_2_n_0 ),
        .I3(data0[2]),
        .I4(\coeff[1]_i_2_n_0 ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[1]_i_2 
       (.I0(\coeff_reg_n_0_[0] ),
        .I1(\preset_reg_n_0_[1] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[2]_i_1 
       (.I0(\coeff[18]_i_3_n_0 ),
        .I1(data0[2]),
        .I2(\coeff[17]_i_2_n_0 ),
        .I3(data0[3]),
        .I4(\coeff[2]_i_2_n_0 ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[2]_i_2 
       (.I0(\coeff_reg_n_0_[1] ),
        .I1(\preset_reg_n_0_[2] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[2]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[3]_i_1 
       (.I0(\coeff[18]_i_3_n_0 ),
        .I1(data0[3]),
        .I2(\coeff[17]_i_2_n_0 ),
        .I3(data0[4]),
        .I4(\coeff[3]_i_2_n_0 ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[3]_i_2 
       (.I0(\coeff_reg_n_0_[2] ),
        .I1(\preset_reg_n_0_[3] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[4]_i_1 
       (.I0(\coeff[18]_i_3_n_0 ),
        .I1(data0[4]),
        .I2(\coeff[17]_i_2_n_0 ),
        .I3(data0[5]),
        .I4(\coeff_reg_n_0_[3] ),
        .I5(\coeff[13]_i_2_n_0 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[5]_i_1 
       (.I0(\coeff[18]_i_3_n_0 ),
        .I1(data0[5]),
        .I2(\coeff[17]_i_2_n_0 ),
        .I3(data0[6]),
        .I4(\coeff_reg_n_0_[4] ),
        .I5(\coeff[13]_i_2_n_0 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[6]_i_1 
       (.I0(\coeff[18]_i_3_n_0 ),
        .I1(data0[6]),
        .I2(\coeff[17]_i_2_n_0 ),
        .I3(data0[7]),
        .I4(\coeff_reg_n_0_[5] ),
        .I5(\coeff[13]_i_2_n_0 ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[7]_i_1 
       (.I0(\coeff[18]_i_3_n_0 ),
        .I1(data0[7]),
        .I2(\coeff[17]_i_2_n_0 ),
        .I3(data0[8]),
        .I4(\coeff[7]_i_2_n_0 ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[7]_i_2 
       (.I0(data0[0]),
        .I1(\preset_reg_n_0_[7] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[7]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[8]_i_1 
       (.I0(\coeff[18]_i_3_n_0 ),
        .I1(data0[8]),
        .I2(\coeff[17]_i_2_n_0 ),
        .I3(data0[9]),
        .I4(\coeff[8]_i_2_n_0 ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[8]_i_2 
       (.I0(data0[1]),
        .I1(\preset_reg_n_0_[8] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[9]_i_1 
       (.I0(\coeff[18]_i_3_n_0 ),
        .I1(data0[9]),
        .I2(\coeff[17]_i_2_n_0 ),
        .I3(data0[10]),
        .I4(\coeff[9]_i_2_n_0 ),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[9]_i_2 
       (.I0(data0[2]),
        .I1(\preset_reg_n_0_[9] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'h00020200)) 
    \coeff_cnt[1]_i_1 
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .I4(\coeff_cnt_reg_n_0_[0] ),
        .O(coeff_cnt[1]));
  FDRE \coeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[0]),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \coeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[1]),
        .Q(\coeff_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \coeff_reg[0] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[0]),
        .Q(\coeff_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \coeff_reg[10] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[10]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \coeff_reg[11] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[11]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \coeff_reg[12] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[12]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \coeff_reg[13] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[13]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \coeff_reg[14] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[14]),
        .Q(data0[8]),
        .R(1'b0));
  FDRE \coeff_reg[15] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[15]),
        .Q(data0[9]),
        .R(1'b0));
  FDRE \coeff_reg[16] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[16]),
        .Q(data0[10]),
        .R(1'b0));
  FDRE \coeff_reg[17] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[17]),
        .Q(data0[11]),
        .R(1'b0));
  FDRE \coeff_reg[18] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[18]),
        .Q(data0[12]),
        .R(1'b0));
  FDRE \coeff_reg[1] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[1]),
        .Q(\coeff_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \coeff_reg[2] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[2]),
        .Q(\coeff_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \coeff_reg[3] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[3]),
        .Q(\coeff_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \coeff_reg[4] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[4]),
        .Q(\coeff_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \coeff_reg[5] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[5]),
        .Q(\coeff_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \coeff_reg[6] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[6]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \coeff_reg[7] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[7]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \coeff_reg[8] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[8]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \coeff_reg[9] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[9]),
        .Q(data0[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    done_i_1__7
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .O(done));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(done_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEA8F)) 
    \preset[10]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hEA8B)) 
    \preset[11]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h1754)) 
    \preset[12]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[1]),
        .I3(preset_r[0]),
        .O(\preset[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hCC83)) 
    \preset[15]_i_1 
       (.I0(preset_r[0]),
        .I1(preset_r[3]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \preset[16]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[2]),
        .O(\preset[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hE8AD)) 
    \preset[17]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h0402)) 
    \preset[1]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \preset[2]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'h4462)) 
    \preset[3]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT4 #(
    .INIT(16'h0548)) 
    \preset[7]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hBAEB)) 
    \preset[8]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'hE8CB)) 
    \preset[9]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    preset_done_i_1
       (.I0(fsm[2]),
        .I1(fsm[0]),
        .I2(fsm[1]),
        .O(preset));
  FDRE preset_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(preset),
        .Q(data1),
        .R(SR));
  FDSE \preset_reg[10] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[10]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[10] ),
        .S(SR));
  FDSE \preset_reg[11] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[11]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[11] ),
        .S(SR));
  FDRE \preset_reg[12] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[12]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[12] ),
        .R(SR));
  FDSE \preset_reg[15] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[15]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[15] ),
        .S(SR));
  FDRE \preset_reg[16] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[16]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[16] ),
        .R(SR));
  FDSE \preset_reg[17] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[17]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[17] ),
        .S(SR));
  FDRE \preset_reg[1] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[1]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[1] ),
        .R(SR));
  FDRE \preset_reg[2] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[2]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[2] ),
        .R(SR));
  FDRE \preset_reg[3] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[3]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[3] ),
        .R(SR));
  FDRE \preset_reg[7] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[7]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[7] ),
        .R(SR));
  FDSE \preset_reg[8] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[8]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[8] ),
        .S(SR));
  FDSE \preset_reg[9] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[9]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[9] ),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_365 sync_coeff
       (.CLK_PCLK(CLK_PCLK),
        .D(p_1_in[18:12]),
        .Q({data0[12:11],data0[6]}),
        .\coeff_reg[12] (\coeff[12]_i_2_n_0 ),
        .\coeff_reg[13] (\coeff[13]_i_2_n_0 ),
        .\coeff_reg[14] (\coeff[14]_i_2_n_0 ),
        .\coeff_reg[15] (\coeff[15]_i_2_n_0 ),
        .\coeff_reg[16] (\coeff[16]_i_2_n_0 ),
        .\coeff_reg[17] (\coeff[17]_i_2_n_0 ),
        .\coeff_reg[17]_0 (\coeff[17]_i_3_n_0 ),
        .\coeff_reg[18] (\coeff[18]_i_3_n_0 ),
        .\coeff_reg[18]_0 (fsm[1:0]),
        .\coeff_reg[18]_1 (D),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_366 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D(coeff_cnt[0]),
        .E(sync_ctrl_n_4),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm[0]_i_2_n_0 ),
        .\FSM_sequential_fsm_reg[1] (fsm__0),
        .\FSM_sequential_fsm_reg[2] (fsm),
        .PIPETX0EQCONTROL(PIPETX0EQCONTROL),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .\coeff_reg[0] (D),
        .data1(data1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_367 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX0EQPRESET(PIPETX0EQPRESET),
        .preset_r(preset_r));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_txeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_1
   (GT_TXPRECURSOR,
    GT_TXMAINCURSOR,
    GT_TXPOSTCURSOR,
    pipe_tx_eqdone,
    pipe_tx_eqcoeff,
    SR,
    CLK_PCLK,
    D,
    PIPETX1EQCONTROL,
    PIPETX1EQPRESET,
    pipe_tx_eqdeemph);
  output [4:0]GT_TXPRECURSOR;
  output [6:0]GT_TXMAINCURSOR;
  output [4:0]GT_TXPOSTCURSOR;
  output [0:0]pipe_tx_eqdone;
  output [1:0]pipe_tx_eqcoeff;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]D;
  input [1:0]PIPETX1EQCONTROL;
  input [3:0]PIPETX1EQPRESET;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \FSM_sequential_fsm[0]_i_2__0_n_0 ;
  wire [6:0]GT_TXMAINCURSOR;
  wire [4:0]GT_TXPOSTCURSOR;
  wire [4:0]GT_TXPRECURSOR;
  wire [1:0]PIPETX1EQCONTROL;
  wire [3:0]PIPETX1EQPRESET;
  wire [0:0]SR;
  wire \TXEQ_PRECURSOR[0]_i_1__0_n_0 ;
  wire \coeff[10]_i_2__0_n_0 ;
  wire \coeff[11]_i_2__0_n_0 ;
  wire \coeff[12]_i_2__0_n_0 ;
  wire \coeff[13]_i_2__0_n_0 ;
  wire \coeff[14]_i_2__0_n_0 ;
  wire \coeff[15]_i_2__0_n_0 ;
  wire \coeff[16]_i_2__0_n_0 ;
  wire \coeff[17]_i_2__0_n_0 ;
  wire \coeff[17]_i_3__0_n_0 ;
  wire \coeff[18]_i_3__0_n_0 ;
  wire \coeff[1]_i_2__0_n_0 ;
  wire \coeff[2]_i_2__0_n_0 ;
  wire \coeff[3]_i_2__0_n_0 ;
  wire \coeff[7]_i_2__0_n_0 ;
  wire \coeff[8]_i_2__0_n_0 ;
  wire \coeff[9]_i_2__0_n_0 ;
  wire [1:0]coeff_cnt;
  wire \coeff_cnt_reg_n_0_[0] ;
  wire \coeff_cnt_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[0] ;
  wire \coeff_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[2] ;
  wire \coeff_reg_n_0_[3] ;
  wire \coeff_reg_n_0_[4] ;
  wire \coeff_reg_n_0_[5] ;
  wire [12:0]data0;
  wire [2:2]data1;
  wire done;
  wire done_reg_n_0;
  wire [2:0]fsm;
  wire [2:0]fsm__0;
  wire [18:0]p_1_in;
  wire [1:0]pipe_tx_eqcoeff;
  wire [5:0]pipe_tx_eqdeemph;
  wire [0:0]pipe_tx_eqdone;
  wire preset;
  wire \preset[10]_i_1_n_0 ;
  wire \preset[11]_i_1_n_0 ;
  wire \preset[12]_i_1_n_0 ;
  wire \preset[15]_i_1_n_0 ;
  wire \preset[16]_i_1_n_0 ;
  wire \preset[17]_i_1_n_0 ;
  wire \preset[1]_i_1_n_0 ;
  wire \preset[2]_i_1_n_0 ;
  wire \preset[3]_i_1_n_0 ;
  wire \preset[7]_i_1_n_0 ;
  wire \preset[8]_i_1_n_0 ;
  wire \preset[9]_i_1_n_0 ;
  wire [3:0]preset_r;
  wire \preset_reg_n_0_[10] ;
  wire \preset_reg_n_0_[11] ;
  wire \preset_reg_n_0_[12] ;
  wire \preset_reg_n_0_[15] ;
  wire \preset_reg_n_0_[16] ;
  wire \preset_reg_n_0_[17] ;
  wire \preset_reg_n_0_[1] ;
  wire \preset_reg_n_0_[2] ;
  wire \preset_reg_n_0_[3] ;
  wire \preset_reg_n_0_[7] ;
  wire \preset_reg_n_0_[8] ;
  wire \preset_reg_n_0_[9] ;
  wire sync_ctrl_n_4;

  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_sequential_fsm[0]_i_2__0 
       (.I0(fsm[2]),
        .I1(fsm[1]),
        .I2(\coeff_cnt_reg_n_0_[0] ),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm[0]_i_2__0_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[0]),
        .Q(fsm[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[1]),
        .Q(fsm[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[2]),
        .Q(fsm[2]),
        .R(SR));
  FDRE TXEQ_DONE_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done_reg_n_0),
        .Q(pipe_tx_eqdone),
        .R(SR));
  FDRE \TXEQ_MAINCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(data0[0]),
        .Q(GT_TXMAINCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(data0[1]),
        .Q(GT_TXMAINCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(data0[2]),
        .Q(GT_TXMAINCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(data0[3]),
        .Q(GT_TXMAINCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(data0[4]),
        .Q(GT_TXMAINCURSOR[4]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[5] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(data0[5]),
        .Q(GT_TXMAINCURSOR[5]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[6] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(data0[6]),
        .Q(GT_TXMAINCURSOR[6]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[16] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(data0[12]),
        .Q(pipe_tx_eqcoeff[1]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(\coeff_reg_n_0_[5] ),
        .Q(pipe_tx_eqcoeff[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(data0[7]),
        .Q(GT_TXPOSTCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(data0[8]),
        .Q(GT_TXPOSTCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(data0[9]),
        .Q(GT_TXPOSTCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(data0[10]),
        .Q(GT_TXPOSTCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(data0[11]),
        .Q(GT_TXPOSTCURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \TXEQ_PRECURSOR[0]_i_1__0 
       (.I0(fsm[0]),
        .I1(fsm[2]),
        .I2(fsm[1]),
        .I3(D),
        .O(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ));
  FDRE \TXEQ_PRECURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(\coeff_reg_n_0_[0] ),
        .Q(GT_TXPRECURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(\coeff_reg_n_0_[1] ),
        .Q(GT_TXPRECURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(\coeff_reg_n_0_[2] ),
        .Q(GT_TXPRECURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(\coeff_reg_n_0_[3] ),
        .Q(GT_TXPRECURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__0_n_0 ),
        .D(\coeff_reg_n_0_[4] ),
        .Q(GT_TXPRECURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \coeff[0]_i_1__0 
       (.I0(data0[1]),
        .I1(\coeff[17]_i_2__0_n_0 ),
        .I2(data0[0]),
        .I3(\coeff[18]_i_3__0_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[10]_i_1__0 
       (.I0(\coeff[18]_i_3__0_n_0 ),
        .I1(data0[10]),
        .I2(\coeff[17]_i_2__0_n_0 ),
        .I3(data0[11]),
        .I4(\coeff[10]_i_2__0_n_0 ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[10]_i_2__0 
       (.I0(data0[3]),
        .I1(\preset_reg_n_0_[10] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[10]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[11]_i_1__0 
       (.I0(\coeff[18]_i_3__0_n_0 ),
        .I1(data0[11]),
        .I2(\coeff[17]_i_2__0_n_0 ),
        .I3(data0[12]),
        .I4(\coeff[11]_i_2__0_n_0 ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[11]_i_2__0 
       (.I0(data0[4]),
        .I1(\preset_reg_n_0_[11] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[11]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[12]_i_2__0 
       (.I0(data0[5]),
        .I1(\preset_reg_n_0_[12] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[12]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \coeff[13]_i_2__0 
       (.I0(fsm[0]),
        .I1(fsm[1]),
        .I2(D),
        .O(\coeff[13]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[14]_i_2__0 
       (.I0(data0[7]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[14]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[15]_i_2__0 
       (.I0(data0[8]),
        .I1(\preset_reg_n_0_[15] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[15]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[16]_i_2__0 
       (.I0(data0[9]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[16]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \coeff[17]_i_2__0 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[17]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[17]_i_3__0 
       (.I0(data0[10]),
        .I1(\preset_reg_n_0_[17] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[17]_i_3__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h44440444)) 
    \coeff[18]_i_3__0 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[18]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[1]_i_1__0 
       (.I0(\coeff[18]_i_3__0_n_0 ),
        .I1(data0[1]),
        .I2(\coeff[17]_i_2__0_n_0 ),
        .I3(data0[2]),
        .I4(\coeff[1]_i_2__0_n_0 ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[1]_i_2__0 
       (.I0(\coeff_reg_n_0_[0] ),
        .I1(\preset_reg_n_0_[1] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[2]_i_1__0 
       (.I0(\coeff[18]_i_3__0_n_0 ),
        .I1(data0[2]),
        .I2(\coeff[17]_i_2__0_n_0 ),
        .I3(data0[3]),
        .I4(\coeff[2]_i_2__0_n_0 ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[2]_i_2__0 
       (.I0(\coeff_reg_n_0_[1] ),
        .I1(\preset_reg_n_0_[2] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[2]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[3]_i_1__0 
       (.I0(\coeff[18]_i_3__0_n_0 ),
        .I1(data0[3]),
        .I2(\coeff[17]_i_2__0_n_0 ),
        .I3(data0[4]),
        .I4(\coeff[3]_i_2__0_n_0 ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[3]_i_2__0 
       (.I0(\coeff_reg_n_0_[2] ),
        .I1(\preset_reg_n_0_[3] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[3]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[4]_i_1__0 
       (.I0(\coeff[18]_i_3__0_n_0 ),
        .I1(data0[4]),
        .I2(\coeff[17]_i_2__0_n_0 ),
        .I3(data0[5]),
        .I4(\coeff_reg_n_0_[3] ),
        .I5(\coeff[13]_i_2__0_n_0 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[5]_i_1__0 
       (.I0(\coeff[18]_i_3__0_n_0 ),
        .I1(data0[5]),
        .I2(\coeff[17]_i_2__0_n_0 ),
        .I3(data0[6]),
        .I4(\coeff_reg_n_0_[4] ),
        .I5(\coeff[13]_i_2__0_n_0 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[6]_i_1__0 
       (.I0(\coeff[18]_i_3__0_n_0 ),
        .I1(data0[6]),
        .I2(\coeff[17]_i_2__0_n_0 ),
        .I3(data0[7]),
        .I4(\coeff_reg_n_0_[5] ),
        .I5(\coeff[13]_i_2__0_n_0 ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[7]_i_1__0 
       (.I0(\coeff[18]_i_3__0_n_0 ),
        .I1(data0[7]),
        .I2(\coeff[17]_i_2__0_n_0 ),
        .I3(data0[8]),
        .I4(\coeff[7]_i_2__0_n_0 ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[7]_i_2__0 
       (.I0(data0[0]),
        .I1(\preset_reg_n_0_[7] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[7]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[8]_i_1__0 
       (.I0(\coeff[18]_i_3__0_n_0 ),
        .I1(data0[8]),
        .I2(\coeff[17]_i_2__0_n_0 ),
        .I3(data0[9]),
        .I4(\coeff[8]_i_2__0_n_0 ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[8]_i_2__0 
       (.I0(data0[1]),
        .I1(\preset_reg_n_0_[8] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[8]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[9]_i_1__0 
       (.I0(\coeff[18]_i_3__0_n_0 ),
        .I1(data0[9]),
        .I2(\coeff[17]_i_2__0_n_0 ),
        .I3(data0[10]),
        .I4(\coeff[9]_i_2__0_n_0 ),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[9]_i_2__0 
       (.I0(data0[2]),
        .I1(\preset_reg_n_0_[9] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[9]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'h00020200)) 
    \coeff_cnt[1]_i_1__0 
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .I4(\coeff_cnt_reg_n_0_[0] ),
        .O(coeff_cnt[1]));
  FDRE \coeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[0]),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \coeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[1]),
        .Q(\coeff_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \coeff_reg[0] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[0]),
        .Q(\coeff_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \coeff_reg[10] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[10]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \coeff_reg[11] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[11]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \coeff_reg[12] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[12]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \coeff_reg[13] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[13]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \coeff_reg[14] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[14]),
        .Q(data0[8]),
        .R(1'b0));
  FDRE \coeff_reg[15] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[15]),
        .Q(data0[9]),
        .R(1'b0));
  FDRE \coeff_reg[16] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[16]),
        .Q(data0[10]),
        .R(1'b0));
  FDRE \coeff_reg[17] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[17]),
        .Q(data0[11]),
        .R(1'b0));
  FDRE \coeff_reg[18] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[18]),
        .Q(data0[12]),
        .R(1'b0));
  FDRE \coeff_reg[1] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[1]),
        .Q(\coeff_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \coeff_reg[2] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[2]),
        .Q(\coeff_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \coeff_reg[3] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[3]),
        .Q(\coeff_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \coeff_reg[4] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[4]),
        .Q(\coeff_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \coeff_reg[5] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[5]),
        .Q(\coeff_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \coeff_reg[6] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[6]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \coeff_reg[7] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[7]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \coeff_reg[8] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[8]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \coeff_reg[9] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[9]),
        .Q(data0[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    done_i_1__8
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .O(done));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(done_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEA8F)) 
    \preset[10]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hEA8B)) 
    \preset[11]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h1754)) 
    \preset[12]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[1]),
        .I3(preset_r[0]),
        .O(\preset[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hCC83)) 
    \preset[15]_i_1 
       (.I0(preset_r[0]),
        .I1(preset_r[3]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \preset[16]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[2]),
        .O(\preset[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'hE8AD)) 
    \preset[17]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0402)) 
    \preset[1]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \preset[2]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h4462)) 
    \preset[3]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0548)) 
    \preset[7]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hBAEB)) 
    \preset[8]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hE8CB)) 
    \preset[9]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    preset_done_i_1__0
       (.I0(fsm[2]),
        .I1(fsm[0]),
        .I2(fsm[1]),
        .O(preset));
  FDRE preset_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(preset),
        .Q(data1),
        .R(SR));
  FDSE \preset_reg[10] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[10]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[10] ),
        .S(SR));
  FDSE \preset_reg[11] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[11]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[11] ),
        .S(SR));
  FDRE \preset_reg[12] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[12]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[12] ),
        .R(SR));
  FDSE \preset_reg[15] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[15]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[15] ),
        .S(SR));
  FDRE \preset_reg[16] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[16]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[16] ),
        .R(SR));
  FDSE \preset_reg[17] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[17]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[17] ),
        .S(SR));
  FDRE \preset_reg[1] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[1]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[1] ),
        .R(SR));
  FDRE \preset_reg[2] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[2]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[2] ),
        .R(SR));
  FDRE \preset_reg[3] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[3]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[3] ),
        .R(SR));
  FDRE \preset_reg[7] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[7]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[7] ),
        .R(SR));
  FDSE \preset_reg[8] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[8]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[8] ),
        .S(SR));
  FDSE \preset_reg[9] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[9]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[9] ),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_324 sync_coeff
       (.CLK_PCLK(CLK_PCLK),
        .D(p_1_in[18:12]),
        .Q({data0[12:11],data0[6]}),
        .\coeff_reg[12] (\coeff[12]_i_2__0_n_0 ),
        .\coeff_reg[13] (\coeff[13]_i_2__0_n_0 ),
        .\coeff_reg[14] (\coeff[14]_i_2__0_n_0 ),
        .\coeff_reg[15] (\coeff[15]_i_2__0_n_0 ),
        .\coeff_reg[16] (\coeff[16]_i_2__0_n_0 ),
        .\coeff_reg[17] (\coeff[17]_i_2__0_n_0 ),
        .\coeff_reg[17]_0 (\coeff[17]_i_3__0_n_0 ),
        .\coeff_reg[18] (\coeff[18]_i_3__0_n_0 ),
        .\coeff_reg[18]_0 (fsm[1:0]),
        .\coeff_reg[18]_1 (D),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_325 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D(coeff_cnt[0]),
        .E(sync_ctrl_n_4),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm[0]_i_2__0_n_0 ),
        .\FSM_sequential_fsm_reg[1] (fsm__0),
        .\FSM_sequential_fsm_reg[2] (fsm),
        .PIPETX1EQCONTROL(PIPETX1EQCONTROL),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .\coeff_reg[0] (D),
        .data1(data1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_326 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX1EQPRESET(PIPETX1EQPRESET),
        .preset_r(preset_r));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_txeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_11
   (GT_TXPRECURSOR,
    GT_TXMAINCURSOR,
    GT_TXPOSTCURSOR,
    pipe_tx_eqdone,
    pipe_tx_eqcoeff,
    SR,
    CLK_PCLK,
    D,
    PIPETX6EQCONTROL,
    PIPETX6EQPRESET,
    pipe_tx_eqdeemph);
  output [4:0]GT_TXPRECURSOR;
  output [6:0]GT_TXMAINCURSOR;
  output [4:0]GT_TXPOSTCURSOR;
  output [0:0]pipe_tx_eqdone;
  output [1:0]pipe_tx_eqcoeff;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]D;
  input [1:0]PIPETX6EQCONTROL;
  input [3:0]PIPETX6EQPRESET;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \FSM_sequential_fsm[0]_i_2__5_n_0 ;
  wire [6:0]GT_TXMAINCURSOR;
  wire [4:0]GT_TXPOSTCURSOR;
  wire [4:0]GT_TXPRECURSOR;
  wire [1:0]PIPETX6EQCONTROL;
  wire [3:0]PIPETX6EQPRESET;
  wire [0:0]SR;
  wire \TXEQ_PRECURSOR[0]_i_1__5_n_0 ;
  wire \coeff[10]_i_2__5_n_0 ;
  wire \coeff[11]_i_2__5_n_0 ;
  wire \coeff[12]_i_2__5_n_0 ;
  wire \coeff[13]_i_2__5_n_0 ;
  wire \coeff[14]_i_2__5_n_0 ;
  wire \coeff[15]_i_2__5_n_0 ;
  wire \coeff[16]_i_2__5_n_0 ;
  wire \coeff[17]_i_2__5_n_0 ;
  wire \coeff[17]_i_3__5_n_0 ;
  wire \coeff[18]_i_3__5_n_0 ;
  wire \coeff[1]_i_2__5_n_0 ;
  wire \coeff[2]_i_2__5_n_0 ;
  wire \coeff[3]_i_2__5_n_0 ;
  wire \coeff[7]_i_2__5_n_0 ;
  wire \coeff[8]_i_2__5_n_0 ;
  wire \coeff[9]_i_2__5_n_0 ;
  wire [1:0]coeff_cnt;
  wire \coeff_cnt_reg_n_0_[0] ;
  wire \coeff_cnt_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[0] ;
  wire \coeff_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[2] ;
  wire \coeff_reg_n_0_[3] ;
  wire \coeff_reg_n_0_[4] ;
  wire \coeff_reg_n_0_[5] ;
  wire [12:0]data0;
  wire [2:2]data1;
  wire done;
  wire done_reg_n_0;
  wire [2:0]fsm;
  wire [2:0]fsm__0;
  wire [18:0]p_1_in;
  wire [1:0]pipe_tx_eqcoeff;
  wire [5:0]pipe_tx_eqdeemph;
  wire [0:0]pipe_tx_eqdone;
  wire preset;
  wire \preset[10]_i_1_n_0 ;
  wire \preset[11]_i_1_n_0 ;
  wire \preset[12]_i_1_n_0 ;
  wire \preset[15]_i_1_n_0 ;
  wire \preset[16]_i_1_n_0 ;
  wire \preset[17]_i_1_n_0 ;
  wire \preset[1]_i_1_n_0 ;
  wire \preset[2]_i_1_n_0 ;
  wire \preset[3]_i_1_n_0 ;
  wire \preset[7]_i_1_n_0 ;
  wire \preset[8]_i_1_n_0 ;
  wire \preset[9]_i_1_n_0 ;
  wire [3:0]preset_r;
  wire \preset_reg_n_0_[10] ;
  wire \preset_reg_n_0_[11] ;
  wire \preset_reg_n_0_[12] ;
  wire \preset_reg_n_0_[15] ;
  wire \preset_reg_n_0_[16] ;
  wire \preset_reg_n_0_[17] ;
  wire \preset_reg_n_0_[1] ;
  wire \preset_reg_n_0_[2] ;
  wire \preset_reg_n_0_[3] ;
  wire \preset_reg_n_0_[7] ;
  wire \preset_reg_n_0_[8] ;
  wire \preset_reg_n_0_[9] ;
  wire sync_ctrl_n_4;

  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_sequential_fsm[0]_i_2__5 
       (.I0(fsm[2]),
        .I1(fsm[1]),
        .I2(\coeff_cnt_reg_n_0_[0] ),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm[0]_i_2__5_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[0]),
        .Q(fsm[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[1]),
        .Q(fsm[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[2]),
        .Q(fsm[2]),
        .R(SR));
  FDRE TXEQ_DONE_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done_reg_n_0),
        .Q(pipe_tx_eqdone),
        .R(SR));
  FDRE \TXEQ_MAINCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(data0[0]),
        .Q(GT_TXMAINCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(data0[1]),
        .Q(GT_TXMAINCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(data0[2]),
        .Q(GT_TXMAINCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(data0[3]),
        .Q(GT_TXMAINCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(data0[4]),
        .Q(GT_TXMAINCURSOR[4]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[5] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(data0[5]),
        .Q(GT_TXMAINCURSOR[5]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[6] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(data0[6]),
        .Q(GT_TXMAINCURSOR[6]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[16] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(data0[12]),
        .Q(pipe_tx_eqcoeff[1]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(\coeff_reg_n_0_[5] ),
        .Q(pipe_tx_eqcoeff[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(data0[7]),
        .Q(GT_TXPOSTCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(data0[8]),
        .Q(GT_TXPOSTCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(data0[9]),
        .Q(GT_TXPOSTCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(data0[10]),
        .Q(GT_TXPOSTCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(data0[11]),
        .Q(GT_TXPOSTCURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \TXEQ_PRECURSOR[0]_i_1__5 
       (.I0(fsm[0]),
        .I1(fsm[2]),
        .I2(fsm[1]),
        .I3(D),
        .O(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ));
  FDRE \TXEQ_PRECURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(\coeff_reg_n_0_[0] ),
        .Q(GT_TXPRECURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(\coeff_reg_n_0_[1] ),
        .Q(GT_TXPRECURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(\coeff_reg_n_0_[2] ),
        .Q(GT_TXPRECURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(\coeff_reg_n_0_[3] ),
        .Q(GT_TXPRECURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__5_n_0 ),
        .D(\coeff_reg_n_0_[4] ),
        .Q(GT_TXPRECURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \coeff[0]_i_1__5 
       (.I0(data0[1]),
        .I1(\coeff[17]_i_2__5_n_0 ),
        .I2(data0[0]),
        .I3(\coeff[18]_i_3__5_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[10]_i_1__5 
       (.I0(\coeff[18]_i_3__5_n_0 ),
        .I1(data0[10]),
        .I2(\coeff[17]_i_2__5_n_0 ),
        .I3(data0[11]),
        .I4(\coeff[10]_i_2__5_n_0 ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[10]_i_2__5 
       (.I0(data0[3]),
        .I1(\preset_reg_n_0_[10] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[10]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[11]_i_1__5 
       (.I0(\coeff[18]_i_3__5_n_0 ),
        .I1(data0[11]),
        .I2(\coeff[17]_i_2__5_n_0 ),
        .I3(data0[12]),
        .I4(\coeff[11]_i_2__5_n_0 ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[11]_i_2__5 
       (.I0(data0[4]),
        .I1(\preset_reg_n_0_[11] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[11]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[12]_i_2__5 
       (.I0(data0[5]),
        .I1(\preset_reg_n_0_[12] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[12]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \coeff[13]_i_2__5 
       (.I0(fsm[0]),
        .I1(fsm[1]),
        .I2(D),
        .O(\coeff[13]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[14]_i_2__5 
       (.I0(data0[7]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[14]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[15]_i_2__5 
       (.I0(data0[8]),
        .I1(\preset_reg_n_0_[15] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[15]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[16]_i_2__5 
       (.I0(data0[9]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[16]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \coeff[17]_i_2__5 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[17]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[17]_i_3__5 
       (.I0(data0[10]),
        .I1(\preset_reg_n_0_[17] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[17]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'h44440444)) 
    \coeff[18]_i_3__5 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[18]_i_3__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[1]_i_1__5 
       (.I0(\coeff[18]_i_3__5_n_0 ),
        .I1(data0[1]),
        .I2(\coeff[17]_i_2__5_n_0 ),
        .I3(data0[2]),
        .I4(\coeff[1]_i_2__5_n_0 ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[1]_i_2__5 
       (.I0(\coeff_reg_n_0_[0] ),
        .I1(\preset_reg_n_0_[1] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[1]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[2]_i_1__5 
       (.I0(\coeff[18]_i_3__5_n_0 ),
        .I1(data0[2]),
        .I2(\coeff[17]_i_2__5_n_0 ),
        .I3(data0[3]),
        .I4(\coeff[2]_i_2__5_n_0 ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[2]_i_2__5 
       (.I0(\coeff_reg_n_0_[1] ),
        .I1(\preset_reg_n_0_[2] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[2]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[3]_i_1__5 
       (.I0(\coeff[18]_i_3__5_n_0 ),
        .I1(data0[3]),
        .I2(\coeff[17]_i_2__5_n_0 ),
        .I3(data0[4]),
        .I4(\coeff[3]_i_2__5_n_0 ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[3]_i_2__5 
       (.I0(\coeff_reg_n_0_[2] ),
        .I1(\preset_reg_n_0_[3] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[3]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[4]_i_1__5 
       (.I0(\coeff[18]_i_3__5_n_0 ),
        .I1(data0[4]),
        .I2(\coeff[17]_i_2__5_n_0 ),
        .I3(data0[5]),
        .I4(\coeff_reg_n_0_[3] ),
        .I5(\coeff[13]_i_2__5_n_0 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[5]_i_1__5 
       (.I0(\coeff[18]_i_3__5_n_0 ),
        .I1(data0[5]),
        .I2(\coeff[17]_i_2__5_n_0 ),
        .I3(data0[6]),
        .I4(\coeff_reg_n_0_[4] ),
        .I5(\coeff[13]_i_2__5_n_0 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[6]_i_1__5 
       (.I0(\coeff[18]_i_3__5_n_0 ),
        .I1(data0[6]),
        .I2(\coeff[17]_i_2__5_n_0 ),
        .I3(data0[7]),
        .I4(\coeff_reg_n_0_[5] ),
        .I5(\coeff[13]_i_2__5_n_0 ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[7]_i_1__5 
       (.I0(\coeff[18]_i_3__5_n_0 ),
        .I1(data0[7]),
        .I2(\coeff[17]_i_2__5_n_0 ),
        .I3(data0[8]),
        .I4(\coeff[7]_i_2__5_n_0 ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[7]_i_2__5 
       (.I0(data0[0]),
        .I1(\preset_reg_n_0_[7] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[7]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[8]_i_1__5 
       (.I0(\coeff[18]_i_3__5_n_0 ),
        .I1(data0[8]),
        .I2(\coeff[17]_i_2__5_n_0 ),
        .I3(data0[9]),
        .I4(\coeff[8]_i_2__5_n_0 ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[8]_i_2__5 
       (.I0(data0[1]),
        .I1(\preset_reg_n_0_[8] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[8]_i_2__5_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[9]_i_1__5 
       (.I0(\coeff[18]_i_3__5_n_0 ),
        .I1(data0[9]),
        .I2(\coeff[17]_i_2__5_n_0 ),
        .I3(data0[10]),
        .I4(\coeff[9]_i_2__5_n_0 ),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[9]_i_2__5 
       (.I0(data0[2]),
        .I1(\preset_reg_n_0_[9] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[9]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'h00020200)) 
    \coeff_cnt[1]_i_1__5 
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .I4(\coeff_cnt_reg_n_0_[0] ),
        .O(coeff_cnt[1]));
  FDRE \coeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[0]),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \coeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[1]),
        .Q(\coeff_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \coeff_reg[0] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[0]),
        .Q(\coeff_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \coeff_reg[10] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[10]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \coeff_reg[11] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[11]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \coeff_reg[12] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[12]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \coeff_reg[13] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[13]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \coeff_reg[14] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[14]),
        .Q(data0[8]),
        .R(1'b0));
  FDRE \coeff_reg[15] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[15]),
        .Q(data0[9]),
        .R(1'b0));
  FDRE \coeff_reg[16] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[16]),
        .Q(data0[10]),
        .R(1'b0));
  FDRE \coeff_reg[17] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[17]),
        .Q(data0[11]),
        .R(1'b0));
  FDRE \coeff_reg[18] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[18]),
        .Q(data0[12]),
        .R(1'b0));
  FDRE \coeff_reg[1] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[1]),
        .Q(\coeff_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \coeff_reg[2] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[2]),
        .Q(\coeff_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \coeff_reg[3] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[3]),
        .Q(\coeff_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \coeff_reg[4] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[4]),
        .Q(\coeff_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \coeff_reg[5] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[5]),
        .Q(\coeff_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \coeff_reg[6] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[6]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \coeff_reg[7] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[7]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \coeff_reg[8] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[8]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \coeff_reg[9] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[9]),
        .Q(data0[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    done_i_1__13
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .O(done));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(done_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hEA8F)) 
    \preset[10]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'hEA8B)) 
    \preset[11]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h1754)) 
    \preset[12]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[1]),
        .I3(preset_r[0]),
        .O(\preset[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hCC83)) 
    \preset[15]_i_1 
       (.I0(preset_r[0]),
        .I1(preset_r[3]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \preset[16]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[2]),
        .O(\preset[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'hE8AD)) 
    \preset[17]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0402)) 
    \preset[1]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \preset[2]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h4462)) 
    \preset[3]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h0548)) 
    \preset[7]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hBAEB)) 
    \preset[8]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hE8CB)) 
    \preset[9]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    preset_done_i_1__5
       (.I0(fsm[2]),
        .I1(fsm[0]),
        .I2(fsm[1]),
        .O(preset));
  FDRE preset_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(preset),
        .Q(data1),
        .R(SR));
  FDSE \preset_reg[10] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[10]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[10] ),
        .S(SR));
  FDSE \preset_reg[11] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[11]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[11] ),
        .S(SR));
  FDRE \preset_reg[12] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[12]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[12] ),
        .R(SR));
  FDSE \preset_reg[15] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[15]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[15] ),
        .S(SR));
  FDRE \preset_reg[16] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[16]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[16] ),
        .R(SR));
  FDSE \preset_reg[17] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[17]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[17] ),
        .S(SR));
  FDRE \preset_reg[1] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[1]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[1] ),
        .R(SR));
  FDRE \preset_reg[2] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[2]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[2] ),
        .R(SR));
  FDRE \preset_reg[3] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[3]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[3] ),
        .R(SR));
  FDRE \preset_reg[7] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[7]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[7] ),
        .R(SR));
  FDSE \preset_reg[8] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[8]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[8] ),
        .S(SR));
  FDSE \preset_reg[9] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[9]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[9] ),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_119 sync_coeff
       (.CLK_PCLK(CLK_PCLK),
        .D(p_1_in[18:12]),
        .Q({data0[12:11],data0[6]}),
        .\coeff_reg[12] (\coeff[12]_i_2__5_n_0 ),
        .\coeff_reg[13] (\coeff[13]_i_2__5_n_0 ),
        .\coeff_reg[14] (\coeff[14]_i_2__5_n_0 ),
        .\coeff_reg[15] (\coeff[15]_i_2__5_n_0 ),
        .\coeff_reg[16] (\coeff[16]_i_2__5_n_0 ),
        .\coeff_reg[17] (\coeff[17]_i_2__5_n_0 ),
        .\coeff_reg[17]_0 (\coeff[17]_i_3__5_n_0 ),
        .\coeff_reg[18] (\coeff[18]_i_3__5_n_0 ),
        .\coeff_reg[18]_0 (fsm[1:0]),
        .\coeff_reg[18]_1 (D),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_120 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D(coeff_cnt[0]),
        .E(sync_ctrl_n_4),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm[0]_i_2__5_n_0 ),
        .\FSM_sequential_fsm_reg[1] (fsm__0),
        .\FSM_sequential_fsm_reg[2] (fsm),
        .PIPETX6EQCONTROL(PIPETX6EQCONTROL),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .\coeff_reg[0] (D),
        .data1(data1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_121 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX6EQPRESET(PIPETX6EQPRESET),
        .preset_r(preset_r));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_txeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_13
   (GT_TXPRECURSOR,
    GT_TXMAINCURSOR,
    GT_TXPOSTCURSOR,
    pipe_tx_eqdone,
    pipe_tx_eqcoeff,
    SR,
    CLK_PCLK,
    D,
    PIPETX7EQCONTROL,
    PIPETX7EQPRESET,
    pipe_tx_eqdeemph);
  output [4:0]GT_TXPRECURSOR;
  output [6:0]GT_TXMAINCURSOR;
  output [4:0]GT_TXPOSTCURSOR;
  output [0:0]pipe_tx_eqdone;
  output [1:0]pipe_tx_eqcoeff;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]D;
  input [1:0]PIPETX7EQCONTROL;
  input [3:0]PIPETX7EQPRESET;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \FSM_sequential_fsm[0]_i_2__6_n_0 ;
  wire [6:0]GT_TXMAINCURSOR;
  wire [4:0]GT_TXPOSTCURSOR;
  wire [4:0]GT_TXPRECURSOR;
  wire [1:0]PIPETX7EQCONTROL;
  wire [3:0]PIPETX7EQPRESET;
  wire [0:0]SR;
  wire \TXEQ_PRECURSOR[0]_i_1__6_n_0 ;
  wire \coeff[10]_i_2__6_n_0 ;
  wire \coeff[11]_i_2__6_n_0 ;
  wire \coeff[12]_i_2__6_n_0 ;
  wire \coeff[13]_i_2__6_n_0 ;
  wire \coeff[14]_i_2__6_n_0 ;
  wire \coeff[15]_i_2__6_n_0 ;
  wire \coeff[16]_i_2__6_n_0 ;
  wire \coeff[17]_i_2__6_n_0 ;
  wire \coeff[17]_i_3__6_n_0 ;
  wire \coeff[18]_i_3__6_n_0 ;
  wire \coeff[1]_i_2__6_n_0 ;
  wire \coeff[2]_i_2__6_n_0 ;
  wire \coeff[3]_i_2__6_n_0 ;
  wire \coeff[7]_i_2__6_n_0 ;
  wire \coeff[8]_i_2__6_n_0 ;
  wire \coeff[9]_i_2__6_n_0 ;
  wire [1:0]coeff_cnt;
  wire \coeff_cnt_reg_n_0_[0] ;
  wire \coeff_cnt_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[0] ;
  wire \coeff_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[2] ;
  wire \coeff_reg_n_0_[3] ;
  wire \coeff_reg_n_0_[4] ;
  wire \coeff_reg_n_0_[5] ;
  wire [12:0]data0;
  wire [2:2]data1;
  wire done;
  wire done_reg_n_0;
  wire [2:0]fsm;
  wire [2:0]fsm__0;
  wire [18:0]p_1_in;
  wire [1:0]pipe_tx_eqcoeff;
  wire [5:0]pipe_tx_eqdeemph;
  wire [0:0]pipe_tx_eqdone;
  wire preset;
  wire \preset[10]_i_1_n_0 ;
  wire \preset[11]_i_1_n_0 ;
  wire \preset[12]_i_1_n_0 ;
  wire \preset[15]_i_1_n_0 ;
  wire \preset[16]_i_1_n_0 ;
  wire \preset[17]_i_1_n_0 ;
  wire \preset[1]_i_1_n_0 ;
  wire \preset[2]_i_1_n_0 ;
  wire \preset[3]_i_1_n_0 ;
  wire \preset[7]_i_1_n_0 ;
  wire \preset[8]_i_1_n_0 ;
  wire \preset[9]_i_1_n_0 ;
  wire [3:0]preset_r;
  wire \preset_reg_n_0_[10] ;
  wire \preset_reg_n_0_[11] ;
  wire \preset_reg_n_0_[12] ;
  wire \preset_reg_n_0_[15] ;
  wire \preset_reg_n_0_[16] ;
  wire \preset_reg_n_0_[17] ;
  wire \preset_reg_n_0_[1] ;
  wire \preset_reg_n_0_[2] ;
  wire \preset_reg_n_0_[3] ;
  wire \preset_reg_n_0_[7] ;
  wire \preset_reg_n_0_[8] ;
  wire \preset_reg_n_0_[9] ;
  wire sync_ctrl_n_4;

  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_sequential_fsm[0]_i_2__6 
       (.I0(fsm[2]),
        .I1(fsm[1]),
        .I2(\coeff_cnt_reg_n_0_[0] ),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm[0]_i_2__6_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[0]),
        .Q(fsm[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[1]),
        .Q(fsm[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[2]),
        .Q(fsm[2]),
        .R(SR));
  FDRE TXEQ_DONE_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done_reg_n_0),
        .Q(pipe_tx_eqdone),
        .R(SR));
  FDRE \TXEQ_MAINCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(data0[0]),
        .Q(GT_TXMAINCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(data0[1]),
        .Q(GT_TXMAINCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(data0[2]),
        .Q(GT_TXMAINCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(data0[3]),
        .Q(GT_TXMAINCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(data0[4]),
        .Q(GT_TXMAINCURSOR[4]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[5] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(data0[5]),
        .Q(GT_TXMAINCURSOR[5]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[6] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(data0[6]),
        .Q(GT_TXMAINCURSOR[6]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[16] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(data0[12]),
        .Q(pipe_tx_eqcoeff[1]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(\coeff_reg_n_0_[5] ),
        .Q(pipe_tx_eqcoeff[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(data0[7]),
        .Q(GT_TXPOSTCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(data0[8]),
        .Q(GT_TXPOSTCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(data0[9]),
        .Q(GT_TXPOSTCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(data0[10]),
        .Q(GT_TXPOSTCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(data0[11]),
        .Q(GT_TXPOSTCURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \TXEQ_PRECURSOR[0]_i_1__6 
       (.I0(fsm[0]),
        .I1(fsm[2]),
        .I2(fsm[1]),
        .I3(D),
        .O(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ));
  FDRE \TXEQ_PRECURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(\coeff_reg_n_0_[0] ),
        .Q(GT_TXPRECURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(\coeff_reg_n_0_[1] ),
        .Q(GT_TXPRECURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(\coeff_reg_n_0_[2] ),
        .Q(GT_TXPRECURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(\coeff_reg_n_0_[3] ),
        .Q(GT_TXPRECURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__6_n_0 ),
        .D(\coeff_reg_n_0_[4] ),
        .Q(GT_TXPRECURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \coeff[0]_i_1__6 
       (.I0(data0[1]),
        .I1(\coeff[17]_i_2__6_n_0 ),
        .I2(data0[0]),
        .I3(\coeff[18]_i_3__6_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[10]_i_1__6 
       (.I0(\coeff[18]_i_3__6_n_0 ),
        .I1(data0[10]),
        .I2(\coeff[17]_i_2__6_n_0 ),
        .I3(data0[11]),
        .I4(\coeff[10]_i_2__6_n_0 ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[10]_i_2__6 
       (.I0(data0[3]),
        .I1(\preset_reg_n_0_[10] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[10]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[11]_i_1__6 
       (.I0(\coeff[18]_i_3__6_n_0 ),
        .I1(data0[11]),
        .I2(\coeff[17]_i_2__6_n_0 ),
        .I3(data0[12]),
        .I4(\coeff[11]_i_2__6_n_0 ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[11]_i_2__6 
       (.I0(data0[4]),
        .I1(\preset_reg_n_0_[11] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[11]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[12]_i_2__6 
       (.I0(data0[5]),
        .I1(\preset_reg_n_0_[12] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[12]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \coeff[13]_i_2__6 
       (.I0(fsm[0]),
        .I1(fsm[1]),
        .I2(D),
        .O(\coeff[13]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[14]_i_2__6 
       (.I0(data0[7]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[14]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[15]_i_2__6 
       (.I0(data0[8]),
        .I1(\preset_reg_n_0_[15] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[15]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[16]_i_2__6 
       (.I0(data0[9]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[16]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \coeff[17]_i_2__6 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[17]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[17]_i_3__6 
       (.I0(data0[10]),
        .I1(\preset_reg_n_0_[17] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[17]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'h44440444)) 
    \coeff[18]_i_3__6 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[18]_i_3__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[1]_i_1__6 
       (.I0(\coeff[18]_i_3__6_n_0 ),
        .I1(data0[1]),
        .I2(\coeff[17]_i_2__6_n_0 ),
        .I3(data0[2]),
        .I4(\coeff[1]_i_2__6_n_0 ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[1]_i_2__6 
       (.I0(\coeff_reg_n_0_[0] ),
        .I1(\preset_reg_n_0_[1] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[1]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[2]_i_1__6 
       (.I0(\coeff[18]_i_3__6_n_0 ),
        .I1(data0[2]),
        .I2(\coeff[17]_i_2__6_n_0 ),
        .I3(data0[3]),
        .I4(\coeff[2]_i_2__6_n_0 ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[2]_i_2__6 
       (.I0(\coeff_reg_n_0_[1] ),
        .I1(\preset_reg_n_0_[2] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[2]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[3]_i_1__6 
       (.I0(\coeff[18]_i_3__6_n_0 ),
        .I1(data0[3]),
        .I2(\coeff[17]_i_2__6_n_0 ),
        .I3(data0[4]),
        .I4(\coeff[3]_i_2__6_n_0 ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[3]_i_2__6 
       (.I0(\coeff_reg_n_0_[2] ),
        .I1(\preset_reg_n_0_[3] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[3]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[4]_i_1__6 
       (.I0(\coeff[18]_i_3__6_n_0 ),
        .I1(data0[4]),
        .I2(\coeff[17]_i_2__6_n_0 ),
        .I3(data0[5]),
        .I4(\coeff_reg_n_0_[3] ),
        .I5(\coeff[13]_i_2__6_n_0 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[5]_i_1__6 
       (.I0(\coeff[18]_i_3__6_n_0 ),
        .I1(data0[5]),
        .I2(\coeff[17]_i_2__6_n_0 ),
        .I3(data0[6]),
        .I4(\coeff_reg_n_0_[4] ),
        .I5(\coeff[13]_i_2__6_n_0 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[6]_i_1__6 
       (.I0(\coeff[18]_i_3__6_n_0 ),
        .I1(data0[6]),
        .I2(\coeff[17]_i_2__6_n_0 ),
        .I3(data0[7]),
        .I4(\coeff_reg_n_0_[5] ),
        .I5(\coeff[13]_i_2__6_n_0 ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[7]_i_1__6 
       (.I0(\coeff[18]_i_3__6_n_0 ),
        .I1(data0[7]),
        .I2(\coeff[17]_i_2__6_n_0 ),
        .I3(data0[8]),
        .I4(\coeff[7]_i_2__6_n_0 ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[7]_i_2__6 
       (.I0(data0[0]),
        .I1(\preset_reg_n_0_[7] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[7]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[8]_i_1__6 
       (.I0(\coeff[18]_i_3__6_n_0 ),
        .I1(data0[8]),
        .I2(\coeff[17]_i_2__6_n_0 ),
        .I3(data0[9]),
        .I4(\coeff[8]_i_2__6_n_0 ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[8]_i_2__6 
       (.I0(data0[1]),
        .I1(\preset_reg_n_0_[8] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[8]_i_2__6_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[9]_i_1__6 
       (.I0(\coeff[18]_i_3__6_n_0 ),
        .I1(data0[9]),
        .I2(\coeff[17]_i_2__6_n_0 ),
        .I3(data0[10]),
        .I4(\coeff[9]_i_2__6_n_0 ),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[9]_i_2__6 
       (.I0(data0[2]),
        .I1(\preset_reg_n_0_[9] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[9]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00020200)) 
    \coeff_cnt[1]_i_1__6 
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .I4(\coeff_cnt_reg_n_0_[0] ),
        .O(coeff_cnt[1]));
  FDRE \coeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[0]),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \coeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[1]),
        .Q(\coeff_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \coeff_reg[0] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[0]),
        .Q(\coeff_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \coeff_reg[10] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[10]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \coeff_reg[11] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[11]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \coeff_reg[12] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[12]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \coeff_reg[13] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[13]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \coeff_reg[14] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[14]),
        .Q(data0[8]),
        .R(1'b0));
  FDRE \coeff_reg[15] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[15]),
        .Q(data0[9]),
        .R(1'b0));
  FDRE \coeff_reg[16] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[16]),
        .Q(data0[10]),
        .R(1'b0));
  FDRE \coeff_reg[17] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[17]),
        .Q(data0[11]),
        .R(1'b0));
  FDRE \coeff_reg[18] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[18]),
        .Q(data0[12]),
        .R(1'b0));
  FDRE \coeff_reg[1] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[1]),
        .Q(\coeff_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \coeff_reg[2] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[2]),
        .Q(\coeff_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \coeff_reg[3] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[3]),
        .Q(\coeff_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \coeff_reg[4] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[4]),
        .Q(\coeff_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \coeff_reg[5] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[5]),
        .Q(\coeff_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \coeff_reg[6] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[6]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \coeff_reg[7] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[7]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \coeff_reg[8] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[8]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \coeff_reg[9] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[9]),
        .Q(data0[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    done_i_1__14
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .O(done));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(done_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hEA8F)) 
    \preset[10]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT4 #(
    .INIT(16'hEA8B)) 
    \preset[11]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h1754)) 
    \preset[12]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[1]),
        .I3(preset_r[0]),
        .O(\preset[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hCC83)) 
    \preset[15]_i_1 
       (.I0(preset_r[0]),
        .I1(preset_r[3]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \preset[16]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[2]),
        .O(\preset[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT4 #(
    .INIT(16'hE8AD)) 
    \preset[17]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h0402)) 
    \preset[1]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \preset[2]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT4 #(
    .INIT(16'h4462)) 
    \preset[3]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0548)) 
    \preset[7]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hBAEB)) 
    \preset[8]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT4 #(
    .INIT(16'hE8CB)) 
    \preset[9]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    preset_done_i_1__6
       (.I0(fsm[2]),
        .I1(fsm[0]),
        .I2(fsm[1]),
        .O(preset));
  FDRE preset_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(preset),
        .Q(data1),
        .R(SR));
  FDSE \preset_reg[10] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[10]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[10] ),
        .S(SR));
  FDSE \preset_reg[11] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[11]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[11] ),
        .S(SR));
  FDRE \preset_reg[12] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[12]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[12] ),
        .R(SR));
  FDSE \preset_reg[15] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[15]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[15] ),
        .S(SR));
  FDRE \preset_reg[16] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[16]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[16] ),
        .R(SR));
  FDSE \preset_reg[17] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[17]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[17] ),
        .S(SR));
  FDRE \preset_reg[1] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[1]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[1] ),
        .R(SR));
  FDRE \preset_reg[2] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[2]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[2] ),
        .R(SR));
  FDRE \preset_reg[3] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[3]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[3] ),
        .R(SR));
  FDRE \preset_reg[7] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[7]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[7] ),
        .R(SR));
  FDSE \preset_reg[8] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[8]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[8] ),
        .S(SR));
  FDSE \preset_reg[9] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[9]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[9] ),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1 sync_coeff
       (.CLK_PCLK(CLK_PCLK),
        .D(p_1_in[18:12]),
        .Q({data0[12:11],data0[6]}),
        .\coeff_reg[12] (\coeff[12]_i_2__6_n_0 ),
        .\coeff_reg[13] (\coeff[13]_i_2__6_n_0 ),
        .\coeff_reg[14] (\coeff[14]_i_2__6_n_0 ),
        .\coeff_reg[15] (\coeff[15]_i_2__6_n_0 ),
        .\coeff_reg[16] (\coeff[16]_i_2__6_n_0 ),
        .\coeff_reg[17] (\coeff[17]_i_2__6_n_0 ),
        .\coeff_reg[17]_0 (\coeff[17]_i_3__6_n_0 ),
        .\coeff_reg[18] (\coeff[18]_i_3__6_n_0 ),
        .\coeff_reg[18]_0 (fsm[1:0]),
        .\coeff_reg[18]_1 (D),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D(coeff_cnt[0]),
        .E(sync_ctrl_n_4),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm[0]_i_2__6_n_0 ),
        .\FSM_sequential_fsm_reg[1] (fsm__0),
        .\FSM_sequential_fsm_reg[2] (fsm),
        .PIPETX7EQCONTROL(PIPETX7EQCONTROL),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .\coeff_reg[0] (D),
        .data1(data1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX7EQPRESET(PIPETX7EQPRESET),
        .preset_r(preset_r));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_txeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_3
   (GT_TXPRECURSOR,
    GT_TXMAINCURSOR,
    GT_TXPOSTCURSOR,
    pipe_tx_eqdone,
    pipe_tx_eqcoeff,
    SR,
    CLK_PCLK,
    D,
    PIPETX2EQCONTROL,
    PIPETX2EQPRESET,
    pipe_tx_eqdeemph);
  output [4:0]GT_TXPRECURSOR;
  output [6:0]GT_TXMAINCURSOR;
  output [4:0]GT_TXPOSTCURSOR;
  output [0:0]pipe_tx_eqdone;
  output [1:0]pipe_tx_eqcoeff;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]D;
  input [1:0]PIPETX2EQCONTROL;
  input [3:0]PIPETX2EQPRESET;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \FSM_sequential_fsm[0]_i_2__1_n_0 ;
  wire [6:0]GT_TXMAINCURSOR;
  wire [4:0]GT_TXPOSTCURSOR;
  wire [4:0]GT_TXPRECURSOR;
  wire [1:0]PIPETX2EQCONTROL;
  wire [3:0]PIPETX2EQPRESET;
  wire [0:0]SR;
  wire \TXEQ_PRECURSOR[0]_i_1__1_n_0 ;
  wire \coeff[10]_i_2__1_n_0 ;
  wire \coeff[11]_i_2__1_n_0 ;
  wire \coeff[12]_i_2__1_n_0 ;
  wire \coeff[13]_i_2__1_n_0 ;
  wire \coeff[14]_i_2__1_n_0 ;
  wire \coeff[15]_i_2__1_n_0 ;
  wire \coeff[16]_i_2__1_n_0 ;
  wire \coeff[17]_i_2__1_n_0 ;
  wire \coeff[17]_i_3__1_n_0 ;
  wire \coeff[18]_i_3__1_n_0 ;
  wire \coeff[1]_i_2__1_n_0 ;
  wire \coeff[2]_i_2__1_n_0 ;
  wire \coeff[3]_i_2__1_n_0 ;
  wire \coeff[7]_i_2__1_n_0 ;
  wire \coeff[8]_i_2__1_n_0 ;
  wire \coeff[9]_i_2__1_n_0 ;
  wire [1:0]coeff_cnt;
  wire \coeff_cnt_reg_n_0_[0] ;
  wire \coeff_cnt_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[0] ;
  wire \coeff_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[2] ;
  wire \coeff_reg_n_0_[3] ;
  wire \coeff_reg_n_0_[4] ;
  wire \coeff_reg_n_0_[5] ;
  wire [12:0]data0;
  wire [2:2]data1;
  wire done;
  wire done_reg_n_0;
  wire [2:0]fsm;
  wire [2:0]fsm__0;
  wire [18:0]p_1_in;
  wire [1:0]pipe_tx_eqcoeff;
  wire [5:0]pipe_tx_eqdeemph;
  wire [0:0]pipe_tx_eqdone;
  wire preset;
  wire \preset[10]_i_1_n_0 ;
  wire \preset[11]_i_1_n_0 ;
  wire \preset[12]_i_1_n_0 ;
  wire \preset[15]_i_1_n_0 ;
  wire \preset[16]_i_1_n_0 ;
  wire \preset[17]_i_1_n_0 ;
  wire \preset[1]_i_1_n_0 ;
  wire \preset[2]_i_1_n_0 ;
  wire \preset[3]_i_1_n_0 ;
  wire \preset[7]_i_1_n_0 ;
  wire \preset[8]_i_1_n_0 ;
  wire \preset[9]_i_1_n_0 ;
  wire [3:0]preset_r;
  wire \preset_reg_n_0_[10] ;
  wire \preset_reg_n_0_[11] ;
  wire \preset_reg_n_0_[12] ;
  wire \preset_reg_n_0_[15] ;
  wire \preset_reg_n_0_[16] ;
  wire \preset_reg_n_0_[17] ;
  wire \preset_reg_n_0_[1] ;
  wire \preset_reg_n_0_[2] ;
  wire \preset_reg_n_0_[3] ;
  wire \preset_reg_n_0_[7] ;
  wire \preset_reg_n_0_[8] ;
  wire \preset_reg_n_0_[9] ;
  wire sync_ctrl_n_4;

  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_sequential_fsm[0]_i_2__1 
       (.I0(fsm[2]),
        .I1(fsm[1]),
        .I2(\coeff_cnt_reg_n_0_[0] ),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm[0]_i_2__1_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[0]),
        .Q(fsm[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[1]),
        .Q(fsm[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[2]),
        .Q(fsm[2]),
        .R(SR));
  FDRE TXEQ_DONE_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done_reg_n_0),
        .Q(pipe_tx_eqdone),
        .R(SR));
  FDRE \TXEQ_MAINCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(data0[0]),
        .Q(GT_TXMAINCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(data0[1]),
        .Q(GT_TXMAINCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(data0[2]),
        .Q(GT_TXMAINCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(data0[3]),
        .Q(GT_TXMAINCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(data0[4]),
        .Q(GT_TXMAINCURSOR[4]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[5] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(data0[5]),
        .Q(GT_TXMAINCURSOR[5]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[6] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(data0[6]),
        .Q(GT_TXMAINCURSOR[6]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[16] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(data0[12]),
        .Q(pipe_tx_eqcoeff[1]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(\coeff_reg_n_0_[5] ),
        .Q(pipe_tx_eqcoeff[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(data0[7]),
        .Q(GT_TXPOSTCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(data0[8]),
        .Q(GT_TXPOSTCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(data0[9]),
        .Q(GT_TXPOSTCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(data0[10]),
        .Q(GT_TXPOSTCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(data0[11]),
        .Q(GT_TXPOSTCURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \TXEQ_PRECURSOR[0]_i_1__1 
       (.I0(fsm[0]),
        .I1(fsm[2]),
        .I2(fsm[1]),
        .I3(D),
        .O(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ));
  FDRE \TXEQ_PRECURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(\coeff_reg_n_0_[0] ),
        .Q(GT_TXPRECURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(\coeff_reg_n_0_[1] ),
        .Q(GT_TXPRECURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(\coeff_reg_n_0_[2] ),
        .Q(GT_TXPRECURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(\coeff_reg_n_0_[3] ),
        .Q(GT_TXPRECURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__1_n_0 ),
        .D(\coeff_reg_n_0_[4] ),
        .Q(GT_TXPRECURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \coeff[0]_i_1__1 
       (.I0(data0[1]),
        .I1(\coeff[17]_i_2__1_n_0 ),
        .I2(data0[0]),
        .I3(\coeff[18]_i_3__1_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[10]_i_1__1 
       (.I0(\coeff[18]_i_3__1_n_0 ),
        .I1(data0[10]),
        .I2(\coeff[17]_i_2__1_n_0 ),
        .I3(data0[11]),
        .I4(\coeff[10]_i_2__1_n_0 ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[10]_i_2__1 
       (.I0(data0[3]),
        .I1(\preset_reg_n_0_[10] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[10]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[11]_i_1__1 
       (.I0(\coeff[18]_i_3__1_n_0 ),
        .I1(data0[11]),
        .I2(\coeff[17]_i_2__1_n_0 ),
        .I3(data0[12]),
        .I4(\coeff[11]_i_2__1_n_0 ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[11]_i_2__1 
       (.I0(data0[4]),
        .I1(\preset_reg_n_0_[11] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[11]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[12]_i_2__1 
       (.I0(data0[5]),
        .I1(\preset_reg_n_0_[12] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[12]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \coeff[13]_i_2__1 
       (.I0(fsm[0]),
        .I1(fsm[1]),
        .I2(D),
        .O(\coeff[13]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[14]_i_2__1 
       (.I0(data0[7]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[14]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[15]_i_2__1 
       (.I0(data0[8]),
        .I1(\preset_reg_n_0_[15] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[15]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[16]_i_2__1 
       (.I0(data0[9]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[16]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \coeff[17]_i_2__1 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[17]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[17]_i_3__1 
       (.I0(data0[10]),
        .I1(\preset_reg_n_0_[17] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[17]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT5 #(
    .INIT(32'h44440444)) 
    \coeff[18]_i_3__1 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[18]_i_3__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[1]_i_1__1 
       (.I0(\coeff[18]_i_3__1_n_0 ),
        .I1(data0[1]),
        .I2(\coeff[17]_i_2__1_n_0 ),
        .I3(data0[2]),
        .I4(\coeff[1]_i_2__1_n_0 ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[1]_i_2__1 
       (.I0(\coeff_reg_n_0_[0] ),
        .I1(\preset_reg_n_0_[1] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[1]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[2]_i_1__1 
       (.I0(\coeff[18]_i_3__1_n_0 ),
        .I1(data0[2]),
        .I2(\coeff[17]_i_2__1_n_0 ),
        .I3(data0[3]),
        .I4(\coeff[2]_i_2__1_n_0 ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[2]_i_2__1 
       (.I0(\coeff_reg_n_0_[1] ),
        .I1(\preset_reg_n_0_[2] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[2]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[3]_i_1__1 
       (.I0(\coeff[18]_i_3__1_n_0 ),
        .I1(data0[3]),
        .I2(\coeff[17]_i_2__1_n_0 ),
        .I3(data0[4]),
        .I4(\coeff[3]_i_2__1_n_0 ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[3]_i_2__1 
       (.I0(\coeff_reg_n_0_[2] ),
        .I1(\preset_reg_n_0_[3] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[3]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[4]_i_1__1 
       (.I0(\coeff[18]_i_3__1_n_0 ),
        .I1(data0[4]),
        .I2(\coeff[17]_i_2__1_n_0 ),
        .I3(data0[5]),
        .I4(\coeff_reg_n_0_[3] ),
        .I5(\coeff[13]_i_2__1_n_0 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[5]_i_1__1 
       (.I0(\coeff[18]_i_3__1_n_0 ),
        .I1(data0[5]),
        .I2(\coeff[17]_i_2__1_n_0 ),
        .I3(data0[6]),
        .I4(\coeff_reg_n_0_[4] ),
        .I5(\coeff[13]_i_2__1_n_0 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[6]_i_1__1 
       (.I0(\coeff[18]_i_3__1_n_0 ),
        .I1(data0[6]),
        .I2(\coeff[17]_i_2__1_n_0 ),
        .I3(data0[7]),
        .I4(\coeff_reg_n_0_[5] ),
        .I5(\coeff[13]_i_2__1_n_0 ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[7]_i_1__1 
       (.I0(\coeff[18]_i_3__1_n_0 ),
        .I1(data0[7]),
        .I2(\coeff[17]_i_2__1_n_0 ),
        .I3(data0[8]),
        .I4(\coeff[7]_i_2__1_n_0 ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[7]_i_2__1 
       (.I0(data0[0]),
        .I1(\preset_reg_n_0_[7] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[7]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[8]_i_1__1 
       (.I0(\coeff[18]_i_3__1_n_0 ),
        .I1(data0[8]),
        .I2(\coeff[17]_i_2__1_n_0 ),
        .I3(data0[9]),
        .I4(\coeff[8]_i_2__1_n_0 ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[8]_i_2__1 
       (.I0(data0[1]),
        .I1(\preset_reg_n_0_[8] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[8]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[9]_i_1__1 
       (.I0(\coeff[18]_i_3__1_n_0 ),
        .I1(data0[9]),
        .I2(\coeff[17]_i_2__1_n_0 ),
        .I3(data0[10]),
        .I4(\coeff[9]_i_2__1_n_0 ),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[9]_i_2__1 
       (.I0(data0[2]),
        .I1(\preset_reg_n_0_[9] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[9]_i_2__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT5 #(
    .INIT(32'h00020200)) 
    \coeff_cnt[1]_i_1__1 
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .I4(\coeff_cnt_reg_n_0_[0] ),
        .O(coeff_cnt[1]));
  FDRE \coeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[0]),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \coeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[1]),
        .Q(\coeff_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \coeff_reg[0] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[0]),
        .Q(\coeff_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \coeff_reg[10] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[10]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \coeff_reg[11] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[11]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \coeff_reg[12] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[12]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \coeff_reg[13] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[13]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \coeff_reg[14] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[14]),
        .Q(data0[8]),
        .R(1'b0));
  FDRE \coeff_reg[15] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[15]),
        .Q(data0[9]),
        .R(1'b0));
  FDRE \coeff_reg[16] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[16]),
        .Q(data0[10]),
        .R(1'b0));
  FDRE \coeff_reg[17] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[17]),
        .Q(data0[11]),
        .R(1'b0));
  FDRE \coeff_reg[18] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[18]),
        .Q(data0[12]),
        .R(1'b0));
  FDRE \coeff_reg[1] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[1]),
        .Q(\coeff_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \coeff_reg[2] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[2]),
        .Q(\coeff_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \coeff_reg[3] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[3]),
        .Q(\coeff_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \coeff_reg[4] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[4]),
        .Q(\coeff_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \coeff_reg[5] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[5]),
        .Q(\coeff_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \coeff_reg[6] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[6]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \coeff_reg[7] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[7]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \coeff_reg[8] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[8]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \coeff_reg[9] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[9]),
        .Q(data0[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    done_i_1__9
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .O(done));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(done_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEA8F)) 
    \preset[10]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT4 #(
    .INIT(16'hEA8B)) 
    \preset[11]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h1754)) 
    \preset[12]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[1]),
        .I3(preset_r[0]),
        .O(\preset[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hCC83)) 
    \preset[15]_i_1 
       (.I0(preset_r[0]),
        .I1(preset_r[3]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \preset[16]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[2]),
        .O(\preset[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT4 #(
    .INIT(16'hE8AD)) 
    \preset[17]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h0402)) 
    \preset[1]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \preset[2]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT4 #(
    .INIT(16'h4462)) 
    \preset[3]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT4 #(
    .INIT(16'h0548)) 
    \preset[7]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hBAEB)) 
    \preset[8]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT4 #(
    .INIT(16'hE8CB)) 
    \preset[9]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    preset_done_i_1__1
       (.I0(fsm[2]),
        .I1(fsm[0]),
        .I2(fsm[1]),
        .O(preset));
  FDRE preset_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(preset),
        .Q(data1),
        .R(SR));
  FDSE \preset_reg[10] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[10]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[10] ),
        .S(SR));
  FDSE \preset_reg[11] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[11]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[11] ),
        .S(SR));
  FDRE \preset_reg[12] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[12]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[12] ),
        .R(SR));
  FDSE \preset_reg[15] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[15]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[15] ),
        .S(SR));
  FDRE \preset_reg[16] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[16]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[16] ),
        .R(SR));
  FDSE \preset_reg[17] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[17]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[17] ),
        .S(SR));
  FDRE \preset_reg[1] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[1]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[1] ),
        .R(SR));
  FDRE \preset_reg[2] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[2]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[2] ),
        .R(SR));
  FDRE \preset_reg[3] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[3]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[3] ),
        .R(SR));
  FDRE \preset_reg[7] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[7]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[7] ),
        .R(SR));
  FDSE \preset_reg[8] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[8]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[8] ),
        .S(SR));
  FDSE \preset_reg[9] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[9]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[9] ),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_283 sync_coeff
       (.CLK_PCLK(CLK_PCLK),
        .D(p_1_in[18:12]),
        .Q({data0[12:11],data0[6]}),
        .\coeff_reg[12] (\coeff[12]_i_2__1_n_0 ),
        .\coeff_reg[13] (\coeff[13]_i_2__1_n_0 ),
        .\coeff_reg[14] (\coeff[14]_i_2__1_n_0 ),
        .\coeff_reg[15] (\coeff[15]_i_2__1_n_0 ),
        .\coeff_reg[16] (\coeff[16]_i_2__1_n_0 ),
        .\coeff_reg[17] (\coeff[17]_i_2__1_n_0 ),
        .\coeff_reg[17]_0 (\coeff[17]_i_3__1_n_0 ),
        .\coeff_reg[18] (\coeff[18]_i_3__1_n_0 ),
        .\coeff_reg[18]_0 (fsm[1:0]),
        .\coeff_reg[18]_1 (D),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_284 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D(coeff_cnt[0]),
        .E(sync_ctrl_n_4),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm[0]_i_2__1_n_0 ),
        .\FSM_sequential_fsm_reg[1] (fsm__0),
        .\FSM_sequential_fsm_reg[2] (fsm),
        .PIPETX2EQCONTROL(PIPETX2EQCONTROL),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .\coeff_reg[0] (D),
        .data1(data1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_285 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX2EQPRESET(PIPETX2EQPRESET),
        .preset_r(preset_r));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_txeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_5
   (GT_TXPRECURSOR,
    GT_TXMAINCURSOR,
    GT_TXPOSTCURSOR,
    pipe_tx_eqdone,
    pipe_tx_eqcoeff,
    SR,
    CLK_PCLK,
    D,
    PIPETX3EQCONTROL,
    PIPETX3EQPRESET,
    pipe_tx_eqdeemph);
  output [4:0]GT_TXPRECURSOR;
  output [6:0]GT_TXMAINCURSOR;
  output [4:0]GT_TXPOSTCURSOR;
  output [0:0]pipe_tx_eqdone;
  output [1:0]pipe_tx_eqcoeff;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]D;
  input [1:0]PIPETX3EQCONTROL;
  input [3:0]PIPETX3EQPRESET;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \FSM_sequential_fsm[0]_i_2__2_n_0 ;
  wire [6:0]GT_TXMAINCURSOR;
  wire [4:0]GT_TXPOSTCURSOR;
  wire [4:0]GT_TXPRECURSOR;
  wire [1:0]PIPETX3EQCONTROL;
  wire [3:0]PIPETX3EQPRESET;
  wire [0:0]SR;
  wire \TXEQ_PRECURSOR[0]_i_1__2_n_0 ;
  wire \coeff[10]_i_2__2_n_0 ;
  wire \coeff[11]_i_2__2_n_0 ;
  wire \coeff[12]_i_2__2_n_0 ;
  wire \coeff[13]_i_2__2_n_0 ;
  wire \coeff[14]_i_2__2_n_0 ;
  wire \coeff[15]_i_2__2_n_0 ;
  wire \coeff[16]_i_2__2_n_0 ;
  wire \coeff[17]_i_2__2_n_0 ;
  wire \coeff[17]_i_3__2_n_0 ;
  wire \coeff[18]_i_3__2_n_0 ;
  wire \coeff[1]_i_2__2_n_0 ;
  wire \coeff[2]_i_2__2_n_0 ;
  wire \coeff[3]_i_2__2_n_0 ;
  wire \coeff[7]_i_2__2_n_0 ;
  wire \coeff[8]_i_2__2_n_0 ;
  wire \coeff[9]_i_2__2_n_0 ;
  wire [1:0]coeff_cnt;
  wire \coeff_cnt_reg_n_0_[0] ;
  wire \coeff_cnt_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[0] ;
  wire \coeff_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[2] ;
  wire \coeff_reg_n_0_[3] ;
  wire \coeff_reg_n_0_[4] ;
  wire \coeff_reg_n_0_[5] ;
  wire [12:0]data0;
  wire [2:2]data1;
  wire done;
  wire done_reg_n_0;
  wire [2:0]fsm;
  wire [2:0]fsm__0;
  wire [18:0]p_1_in;
  wire [1:0]pipe_tx_eqcoeff;
  wire [5:0]pipe_tx_eqdeemph;
  wire [0:0]pipe_tx_eqdone;
  wire preset;
  wire \preset[10]_i_1_n_0 ;
  wire \preset[11]_i_1_n_0 ;
  wire \preset[12]_i_1_n_0 ;
  wire \preset[15]_i_1_n_0 ;
  wire \preset[16]_i_1_n_0 ;
  wire \preset[17]_i_1_n_0 ;
  wire \preset[1]_i_1_n_0 ;
  wire \preset[2]_i_1_n_0 ;
  wire \preset[3]_i_1_n_0 ;
  wire \preset[7]_i_1_n_0 ;
  wire \preset[8]_i_1_n_0 ;
  wire \preset[9]_i_1_n_0 ;
  wire [3:0]preset_r;
  wire \preset_reg_n_0_[10] ;
  wire \preset_reg_n_0_[11] ;
  wire \preset_reg_n_0_[12] ;
  wire \preset_reg_n_0_[15] ;
  wire \preset_reg_n_0_[16] ;
  wire \preset_reg_n_0_[17] ;
  wire \preset_reg_n_0_[1] ;
  wire \preset_reg_n_0_[2] ;
  wire \preset_reg_n_0_[3] ;
  wire \preset_reg_n_0_[7] ;
  wire \preset_reg_n_0_[8] ;
  wire \preset_reg_n_0_[9] ;
  wire sync_ctrl_n_4;

  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_sequential_fsm[0]_i_2__2 
       (.I0(fsm[2]),
        .I1(fsm[1]),
        .I2(\coeff_cnt_reg_n_0_[0] ),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm[0]_i_2__2_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[0]),
        .Q(fsm[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[1]),
        .Q(fsm[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[2]),
        .Q(fsm[2]),
        .R(SR));
  FDRE TXEQ_DONE_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done_reg_n_0),
        .Q(pipe_tx_eqdone),
        .R(SR));
  FDRE \TXEQ_MAINCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(data0[0]),
        .Q(GT_TXMAINCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(data0[1]),
        .Q(GT_TXMAINCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(data0[2]),
        .Q(GT_TXMAINCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(data0[3]),
        .Q(GT_TXMAINCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(data0[4]),
        .Q(GT_TXMAINCURSOR[4]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[5] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(data0[5]),
        .Q(GT_TXMAINCURSOR[5]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[6] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(data0[6]),
        .Q(GT_TXMAINCURSOR[6]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[16] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(data0[12]),
        .Q(pipe_tx_eqcoeff[1]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(\coeff_reg_n_0_[5] ),
        .Q(pipe_tx_eqcoeff[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(data0[7]),
        .Q(GT_TXPOSTCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(data0[8]),
        .Q(GT_TXPOSTCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(data0[9]),
        .Q(GT_TXPOSTCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(data0[10]),
        .Q(GT_TXPOSTCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(data0[11]),
        .Q(GT_TXPOSTCURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \TXEQ_PRECURSOR[0]_i_1__2 
       (.I0(fsm[0]),
        .I1(fsm[2]),
        .I2(fsm[1]),
        .I3(D),
        .O(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ));
  FDRE \TXEQ_PRECURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(\coeff_reg_n_0_[0] ),
        .Q(GT_TXPRECURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(\coeff_reg_n_0_[1] ),
        .Q(GT_TXPRECURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(\coeff_reg_n_0_[2] ),
        .Q(GT_TXPRECURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(\coeff_reg_n_0_[3] ),
        .Q(GT_TXPRECURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__2_n_0 ),
        .D(\coeff_reg_n_0_[4] ),
        .Q(GT_TXPRECURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \coeff[0]_i_1__2 
       (.I0(data0[1]),
        .I1(\coeff[17]_i_2__2_n_0 ),
        .I2(data0[0]),
        .I3(\coeff[18]_i_3__2_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[10]_i_1__2 
       (.I0(\coeff[18]_i_3__2_n_0 ),
        .I1(data0[10]),
        .I2(\coeff[17]_i_2__2_n_0 ),
        .I3(data0[11]),
        .I4(\coeff[10]_i_2__2_n_0 ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[10]_i_2__2 
       (.I0(data0[3]),
        .I1(\preset_reg_n_0_[10] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[10]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[11]_i_1__2 
       (.I0(\coeff[18]_i_3__2_n_0 ),
        .I1(data0[11]),
        .I2(\coeff[17]_i_2__2_n_0 ),
        .I3(data0[12]),
        .I4(\coeff[11]_i_2__2_n_0 ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[11]_i_2__2 
       (.I0(data0[4]),
        .I1(\preset_reg_n_0_[11] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[11]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[12]_i_2__2 
       (.I0(data0[5]),
        .I1(\preset_reg_n_0_[12] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[12]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \coeff[13]_i_2__2 
       (.I0(fsm[0]),
        .I1(fsm[1]),
        .I2(D),
        .O(\coeff[13]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[14]_i_2__2 
       (.I0(data0[7]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[14]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[15]_i_2__2 
       (.I0(data0[8]),
        .I1(\preset_reg_n_0_[15] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[15]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[16]_i_2__2 
       (.I0(data0[9]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[16]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \coeff[17]_i_2__2 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[17]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[17]_i_3__2 
       (.I0(data0[10]),
        .I1(\preset_reg_n_0_[17] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[17]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT5 #(
    .INIT(32'h44440444)) 
    \coeff[18]_i_3__2 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[18]_i_3__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[1]_i_1__2 
       (.I0(\coeff[18]_i_3__2_n_0 ),
        .I1(data0[1]),
        .I2(\coeff[17]_i_2__2_n_0 ),
        .I3(data0[2]),
        .I4(\coeff[1]_i_2__2_n_0 ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[1]_i_2__2 
       (.I0(\coeff_reg_n_0_[0] ),
        .I1(\preset_reg_n_0_[1] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[1]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[2]_i_1__2 
       (.I0(\coeff[18]_i_3__2_n_0 ),
        .I1(data0[2]),
        .I2(\coeff[17]_i_2__2_n_0 ),
        .I3(data0[3]),
        .I4(\coeff[2]_i_2__2_n_0 ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[2]_i_2__2 
       (.I0(\coeff_reg_n_0_[1] ),
        .I1(\preset_reg_n_0_[2] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[2]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[3]_i_1__2 
       (.I0(\coeff[18]_i_3__2_n_0 ),
        .I1(data0[3]),
        .I2(\coeff[17]_i_2__2_n_0 ),
        .I3(data0[4]),
        .I4(\coeff[3]_i_2__2_n_0 ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[3]_i_2__2 
       (.I0(\coeff_reg_n_0_[2] ),
        .I1(\preset_reg_n_0_[3] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[3]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[4]_i_1__2 
       (.I0(\coeff[18]_i_3__2_n_0 ),
        .I1(data0[4]),
        .I2(\coeff[17]_i_2__2_n_0 ),
        .I3(data0[5]),
        .I4(\coeff_reg_n_0_[3] ),
        .I5(\coeff[13]_i_2__2_n_0 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[5]_i_1__2 
       (.I0(\coeff[18]_i_3__2_n_0 ),
        .I1(data0[5]),
        .I2(\coeff[17]_i_2__2_n_0 ),
        .I3(data0[6]),
        .I4(\coeff_reg_n_0_[4] ),
        .I5(\coeff[13]_i_2__2_n_0 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[6]_i_1__2 
       (.I0(\coeff[18]_i_3__2_n_0 ),
        .I1(data0[6]),
        .I2(\coeff[17]_i_2__2_n_0 ),
        .I3(data0[7]),
        .I4(\coeff_reg_n_0_[5] ),
        .I5(\coeff[13]_i_2__2_n_0 ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[7]_i_1__2 
       (.I0(\coeff[18]_i_3__2_n_0 ),
        .I1(data0[7]),
        .I2(\coeff[17]_i_2__2_n_0 ),
        .I3(data0[8]),
        .I4(\coeff[7]_i_2__2_n_0 ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[7]_i_2__2 
       (.I0(data0[0]),
        .I1(\preset_reg_n_0_[7] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[7]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[8]_i_1__2 
       (.I0(\coeff[18]_i_3__2_n_0 ),
        .I1(data0[8]),
        .I2(\coeff[17]_i_2__2_n_0 ),
        .I3(data0[9]),
        .I4(\coeff[8]_i_2__2_n_0 ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[8]_i_2__2 
       (.I0(data0[1]),
        .I1(\preset_reg_n_0_[8] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[8]_i_2__2_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[9]_i_1__2 
       (.I0(\coeff[18]_i_3__2_n_0 ),
        .I1(data0[9]),
        .I2(\coeff[17]_i_2__2_n_0 ),
        .I3(data0[10]),
        .I4(\coeff[9]_i_2__2_n_0 ),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[9]_i_2__2 
       (.I0(data0[2]),
        .I1(\preset_reg_n_0_[9] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[9]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT5 #(
    .INIT(32'h00020200)) 
    \coeff_cnt[1]_i_1__2 
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .I4(\coeff_cnt_reg_n_0_[0] ),
        .O(coeff_cnt[1]));
  FDRE \coeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[0]),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \coeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[1]),
        .Q(\coeff_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \coeff_reg[0] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[0]),
        .Q(\coeff_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \coeff_reg[10] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[10]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \coeff_reg[11] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[11]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \coeff_reg[12] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[12]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \coeff_reg[13] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[13]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \coeff_reg[14] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[14]),
        .Q(data0[8]),
        .R(1'b0));
  FDRE \coeff_reg[15] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[15]),
        .Q(data0[9]),
        .R(1'b0));
  FDRE \coeff_reg[16] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[16]),
        .Q(data0[10]),
        .R(1'b0));
  FDRE \coeff_reg[17] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[17]),
        .Q(data0[11]),
        .R(1'b0));
  FDRE \coeff_reg[18] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[18]),
        .Q(data0[12]),
        .R(1'b0));
  FDRE \coeff_reg[1] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[1]),
        .Q(\coeff_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \coeff_reg[2] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[2]),
        .Q(\coeff_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \coeff_reg[3] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[3]),
        .Q(\coeff_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \coeff_reg[4] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[4]),
        .Q(\coeff_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \coeff_reg[5] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[5]),
        .Q(\coeff_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \coeff_reg[6] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[6]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \coeff_reg[7] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[7]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \coeff_reg[8] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[8]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \coeff_reg[9] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[9]),
        .Q(data0[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    done_i_1__10
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .O(done));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(done_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEA8F)) 
    \preset[10]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT4 #(
    .INIT(16'hEA8B)) 
    \preset[11]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h1754)) 
    \preset[12]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[1]),
        .I3(preset_r[0]),
        .O(\preset[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hCC83)) 
    \preset[15]_i_1 
       (.I0(preset_r[0]),
        .I1(preset_r[3]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \preset[16]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[2]),
        .O(\preset[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT4 #(
    .INIT(16'hE8AD)) 
    \preset[17]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h0402)) 
    \preset[1]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \preset[2]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT4 #(
    .INIT(16'h4462)) 
    \preset[3]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT4 #(
    .INIT(16'h0548)) 
    \preset[7]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hBAEB)) 
    \preset[8]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT4 #(
    .INIT(16'hE8CB)) 
    \preset[9]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    preset_done_i_1__2
       (.I0(fsm[2]),
        .I1(fsm[0]),
        .I2(fsm[1]),
        .O(preset));
  FDRE preset_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(preset),
        .Q(data1),
        .R(SR));
  FDSE \preset_reg[10] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[10]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[10] ),
        .S(SR));
  FDSE \preset_reg[11] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[11]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[11] ),
        .S(SR));
  FDRE \preset_reg[12] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[12]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[12] ),
        .R(SR));
  FDSE \preset_reg[15] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[15]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[15] ),
        .S(SR));
  FDRE \preset_reg[16] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[16]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[16] ),
        .R(SR));
  FDSE \preset_reg[17] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[17]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[17] ),
        .S(SR));
  FDRE \preset_reg[1] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[1]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[1] ),
        .R(SR));
  FDRE \preset_reg[2] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[2]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[2] ),
        .R(SR));
  FDRE \preset_reg[3] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[3]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[3] ),
        .R(SR));
  FDRE \preset_reg[7] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[7]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[7] ),
        .R(SR));
  FDSE \preset_reg[8] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[8]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[8] ),
        .S(SR));
  FDSE \preset_reg[9] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[9]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[9] ),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_242 sync_coeff
       (.CLK_PCLK(CLK_PCLK),
        .D(p_1_in[18:12]),
        .Q({data0[12:11],data0[6]}),
        .\coeff_reg[12] (\coeff[12]_i_2__2_n_0 ),
        .\coeff_reg[13] (\coeff[13]_i_2__2_n_0 ),
        .\coeff_reg[14] (\coeff[14]_i_2__2_n_0 ),
        .\coeff_reg[15] (\coeff[15]_i_2__2_n_0 ),
        .\coeff_reg[16] (\coeff[16]_i_2__2_n_0 ),
        .\coeff_reg[17] (\coeff[17]_i_2__2_n_0 ),
        .\coeff_reg[17]_0 (\coeff[17]_i_3__2_n_0 ),
        .\coeff_reg[18] (\coeff[18]_i_3__2_n_0 ),
        .\coeff_reg[18]_0 (fsm[1:0]),
        .\coeff_reg[18]_1 (D),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_243 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D(coeff_cnt[0]),
        .E(sync_ctrl_n_4),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm[0]_i_2__2_n_0 ),
        .\FSM_sequential_fsm_reg[1] (fsm__0),
        .\FSM_sequential_fsm_reg[2] (fsm),
        .PIPETX3EQCONTROL(PIPETX3EQCONTROL),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .\coeff_reg[0] (D),
        .data1(data1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_244 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX3EQPRESET(PIPETX3EQPRESET),
        .preset_r(preset_r));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_txeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_7
   (GT_TXPRECURSOR,
    GT_TXMAINCURSOR,
    GT_TXPOSTCURSOR,
    pipe_tx_eqdone,
    pipe_tx_eqcoeff,
    SR,
    CLK_PCLK,
    D,
    PIPETX4EQCONTROL,
    PIPETX4EQPRESET,
    pipe_tx_eqdeemph);
  output [4:0]GT_TXPRECURSOR;
  output [6:0]GT_TXMAINCURSOR;
  output [4:0]GT_TXPOSTCURSOR;
  output [0:0]pipe_tx_eqdone;
  output [1:0]pipe_tx_eqcoeff;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]D;
  input [1:0]PIPETX4EQCONTROL;
  input [3:0]PIPETX4EQPRESET;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \FSM_sequential_fsm[0]_i_2__3_n_0 ;
  wire [6:0]GT_TXMAINCURSOR;
  wire [4:0]GT_TXPOSTCURSOR;
  wire [4:0]GT_TXPRECURSOR;
  wire [1:0]PIPETX4EQCONTROL;
  wire [3:0]PIPETX4EQPRESET;
  wire [0:0]SR;
  wire \TXEQ_PRECURSOR[0]_i_1__3_n_0 ;
  wire \coeff[10]_i_2__3_n_0 ;
  wire \coeff[11]_i_2__3_n_0 ;
  wire \coeff[12]_i_2__3_n_0 ;
  wire \coeff[13]_i_2__3_n_0 ;
  wire \coeff[14]_i_2__3_n_0 ;
  wire \coeff[15]_i_2__3_n_0 ;
  wire \coeff[16]_i_2__3_n_0 ;
  wire \coeff[17]_i_2__3_n_0 ;
  wire \coeff[17]_i_3__3_n_0 ;
  wire \coeff[18]_i_3__3_n_0 ;
  wire \coeff[1]_i_2__3_n_0 ;
  wire \coeff[2]_i_2__3_n_0 ;
  wire \coeff[3]_i_2__3_n_0 ;
  wire \coeff[7]_i_2__3_n_0 ;
  wire \coeff[8]_i_2__3_n_0 ;
  wire \coeff[9]_i_2__3_n_0 ;
  wire [1:0]coeff_cnt;
  wire \coeff_cnt_reg_n_0_[0] ;
  wire \coeff_cnt_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[0] ;
  wire \coeff_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[2] ;
  wire \coeff_reg_n_0_[3] ;
  wire \coeff_reg_n_0_[4] ;
  wire \coeff_reg_n_0_[5] ;
  wire [12:0]data0;
  wire [2:2]data1;
  wire done;
  wire done_reg_n_0;
  wire [2:0]fsm;
  wire [2:0]fsm__0;
  wire [18:0]p_1_in;
  wire [1:0]pipe_tx_eqcoeff;
  wire [5:0]pipe_tx_eqdeemph;
  wire [0:0]pipe_tx_eqdone;
  wire preset;
  wire \preset[10]_i_1_n_0 ;
  wire \preset[11]_i_1_n_0 ;
  wire \preset[12]_i_1_n_0 ;
  wire \preset[15]_i_1_n_0 ;
  wire \preset[16]_i_1_n_0 ;
  wire \preset[17]_i_1_n_0 ;
  wire \preset[1]_i_1_n_0 ;
  wire \preset[2]_i_1_n_0 ;
  wire \preset[3]_i_1_n_0 ;
  wire \preset[7]_i_1_n_0 ;
  wire \preset[8]_i_1_n_0 ;
  wire \preset[9]_i_1_n_0 ;
  wire [3:0]preset_r;
  wire \preset_reg_n_0_[10] ;
  wire \preset_reg_n_0_[11] ;
  wire \preset_reg_n_0_[12] ;
  wire \preset_reg_n_0_[15] ;
  wire \preset_reg_n_0_[16] ;
  wire \preset_reg_n_0_[17] ;
  wire \preset_reg_n_0_[1] ;
  wire \preset_reg_n_0_[2] ;
  wire \preset_reg_n_0_[3] ;
  wire \preset_reg_n_0_[7] ;
  wire \preset_reg_n_0_[8] ;
  wire \preset_reg_n_0_[9] ;
  wire sync_ctrl_n_4;

  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_sequential_fsm[0]_i_2__3 
       (.I0(fsm[2]),
        .I1(fsm[1]),
        .I2(\coeff_cnt_reg_n_0_[0] ),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm[0]_i_2__3_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[0]),
        .Q(fsm[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[1]),
        .Q(fsm[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[2]),
        .Q(fsm[2]),
        .R(SR));
  FDRE TXEQ_DONE_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done_reg_n_0),
        .Q(pipe_tx_eqdone),
        .R(SR));
  FDRE \TXEQ_MAINCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(data0[0]),
        .Q(GT_TXMAINCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(data0[1]),
        .Q(GT_TXMAINCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(data0[2]),
        .Q(GT_TXMAINCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(data0[3]),
        .Q(GT_TXMAINCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(data0[4]),
        .Q(GT_TXMAINCURSOR[4]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[5] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(data0[5]),
        .Q(GT_TXMAINCURSOR[5]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[6] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(data0[6]),
        .Q(GT_TXMAINCURSOR[6]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[16] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(data0[12]),
        .Q(pipe_tx_eqcoeff[1]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(\coeff_reg_n_0_[5] ),
        .Q(pipe_tx_eqcoeff[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(data0[7]),
        .Q(GT_TXPOSTCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(data0[8]),
        .Q(GT_TXPOSTCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(data0[9]),
        .Q(GT_TXPOSTCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(data0[10]),
        .Q(GT_TXPOSTCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(data0[11]),
        .Q(GT_TXPOSTCURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \TXEQ_PRECURSOR[0]_i_1__3 
       (.I0(fsm[0]),
        .I1(fsm[2]),
        .I2(fsm[1]),
        .I3(D),
        .O(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ));
  FDRE \TXEQ_PRECURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(\coeff_reg_n_0_[0] ),
        .Q(GT_TXPRECURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(\coeff_reg_n_0_[1] ),
        .Q(GT_TXPRECURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(\coeff_reg_n_0_[2] ),
        .Q(GT_TXPRECURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(\coeff_reg_n_0_[3] ),
        .Q(GT_TXPRECURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__3_n_0 ),
        .D(\coeff_reg_n_0_[4] ),
        .Q(GT_TXPRECURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \coeff[0]_i_1__3 
       (.I0(data0[1]),
        .I1(\coeff[17]_i_2__3_n_0 ),
        .I2(data0[0]),
        .I3(\coeff[18]_i_3__3_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[10]_i_1__3 
       (.I0(\coeff[18]_i_3__3_n_0 ),
        .I1(data0[10]),
        .I2(\coeff[17]_i_2__3_n_0 ),
        .I3(data0[11]),
        .I4(\coeff[10]_i_2__3_n_0 ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[10]_i_2__3 
       (.I0(data0[3]),
        .I1(\preset_reg_n_0_[10] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[10]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[11]_i_1__3 
       (.I0(\coeff[18]_i_3__3_n_0 ),
        .I1(data0[11]),
        .I2(\coeff[17]_i_2__3_n_0 ),
        .I3(data0[12]),
        .I4(\coeff[11]_i_2__3_n_0 ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[11]_i_2__3 
       (.I0(data0[4]),
        .I1(\preset_reg_n_0_[11] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[11]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[12]_i_2__3 
       (.I0(data0[5]),
        .I1(\preset_reg_n_0_[12] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[12]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \coeff[13]_i_2__3 
       (.I0(fsm[0]),
        .I1(fsm[1]),
        .I2(D),
        .O(\coeff[13]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[14]_i_2__3 
       (.I0(data0[7]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[14]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[15]_i_2__3 
       (.I0(data0[8]),
        .I1(\preset_reg_n_0_[15] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[15]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[16]_i_2__3 
       (.I0(data0[9]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[16]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \coeff[17]_i_2__3 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[17]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[17]_i_3__3 
       (.I0(data0[10]),
        .I1(\preset_reg_n_0_[17] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[17]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'h44440444)) 
    \coeff[18]_i_3__3 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[18]_i_3__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[1]_i_1__3 
       (.I0(\coeff[18]_i_3__3_n_0 ),
        .I1(data0[1]),
        .I2(\coeff[17]_i_2__3_n_0 ),
        .I3(data0[2]),
        .I4(\coeff[1]_i_2__3_n_0 ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[1]_i_2__3 
       (.I0(\coeff_reg_n_0_[0] ),
        .I1(\preset_reg_n_0_[1] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[1]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[2]_i_1__3 
       (.I0(\coeff[18]_i_3__3_n_0 ),
        .I1(data0[2]),
        .I2(\coeff[17]_i_2__3_n_0 ),
        .I3(data0[3]),
        .I4(\coeff[2]_i_2__3_n_0 ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[2]_i_2__3 
       (.I0(\coeff_reg_n_0_[1] ),
        .I1(\preset_reg_n_0_[2] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[2]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[3]_i_1__3 
       (.I0(\coeff[18]_i_3__3_n_0 ),
        .I1(data0[3]),
        .I2(\coeff[17]_i_2__3_n_0 ),
        .I3(data0[4]),
        .I4(\coeff[3]_i_2__3_n_0 ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[3]_i_2__3 
       (.I0(\coeff_reg_n_0_[2] ),
        .I1(\preset_reg_n_0_[3] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[3]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[4]_i_1__3 
       (.I0(\coeff[18]_i_3__3_n_0 ),
        .I1(data0[4]),
        .I2(\coeff[17]_i_2__3_n_0 ),
        .I3(data0[5]),
        .I4(\coeff_reg_n_0_[3] ),
        .I5(\coeff[13]_i_2__3_n_0 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[5]_i_1__3 
       (.I0(\coeff[18]_i_3__3_n_0 ),
        .I1(data0[5]),
        .I2(\coeff[17]_i_2__3_n_0 ),
        .I3(data0[6]),
        .I4(\coeff_reg_n_0_[4] ),
        .I5(\coeff[13]_i_2__3_n_0 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[6]_i_1__3 
       (.I0(\coeff[18]_i_3__3_n_0 ),
        .I1(data0[6]),
        .I2(\coeff[17]_i_2__3_n_0 ),
        .I3(data0[7]),
        .I4(\coeff_reg_n_0_[5] ),
        .I5(\coeff[13]_i_2__3_n_0 ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[7]_i_1__3 
       (.I0(\coeff[18]_i_3__3_n_0 ),
        .I1(data0[7]),
        .I2(\coeff[17]_i_2__3_n_0 ),
        .I3(data0[8]),
        .I4(\coeff[7]_i_2__3_n_0 ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[7]_i_2__3 
       (.I0(data0[0]),
        .I1(\preset_reg_n_0_[7] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[7]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[8]_i_1__3 
       (.I0(\coeff[18]_i_3__3_n_0 ),
        .I1(data0[8]),
        .I2(\coeff[17]_i_2__3_n_0 ),
        .I3(data0[9]),
        .I4(\coeff[8]_i_2__3_n_0 ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[8]_i_2__3 
       (.I0(data0[1]),
        .I1(\preset_reg_n_0_[8] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[8]_i_2__3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[9]_i_1__3 
       (.I0(\coeff[18]_i_3__3_n_0 ),
        .I1(data0[9]),
        .I2(\coeff[17]_i_2__3_n_0 ),
        .I3(data0[10]),
        .I4(\coeff[9]_i_2__3_n_0 ),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[9]_i_2__3 
       (.I0(data0[2]),
        .I1(\preset_reg_n_0_[9] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[9]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT5 #(
    .INIT(32'h00020200)) 
    \coeff_cnt[1]_i_1__3 
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .I4(\coeff_cnt_reg_n_0_[0] ),
        .O(coeff_cnt[1]));
  FDRE \coeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[0]),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \coeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[1]),
        .Q(\coeff_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \coeff_reg[0] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[0]),
        .Q(\coeff_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \coeff_reg[10] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[10]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \coeff_reg[11] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[11]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \coeff_reg[12] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[12]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \coeff_reg[13] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[13]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \coeff_reg[14] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[14]),
        .Q(data0[8]),
        .R(1'b0));
  FDRE \coeff_reg[15] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[15]),
        .Q(data0[9]),
        .R(1'b0));
  FDRE \coeff_reg[16] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[16]),
        .Q(data0[10]),
        .R(1'b0));
  FDRE \coeff_reg[17] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[17]),
        .Q(data0[11]),
        .R(1'b0));
  FDRE \coeff_reg[18] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[18]),
        .Q(data0[12]),
        .R(1'b0));
  FDRE \coeff_reg[1] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[1]),
        .Q(\coeff_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \coeff_reg[2] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[2]),
        .Q(\coeff_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \coeff_reg[3] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[3]),
        .Q(\coeff_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \coeff_reg[4] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[4]),
        .Q(\coeff_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \coeff_reg[5] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[5]),
        .Q(\coeff_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \coeff_reg[6] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[6]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \coeff_reg[7] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[7]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \coeff_reg[8] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[8]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \coeff_reg[9] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[9]),
        .Q(data0[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    done_i_1__11
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .O(done));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(done_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hEA8F)) 
    \preset[10]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT4 #(
    .INIT(16'hEA8B)) 
    \preset[11]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h1754)) 
    \preset[12]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[1]),
        .I3(preset_r[0]),
        .O(\preset[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hCC83)) 
    \preset[15]_i_1 
       (.I0(preset_r[0]),
        .I1(preset_r[3]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \preset[16]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[2]),
        .O(\preset[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'hE8AD)) 
    \preset[17]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h0402)) 
    \preset[1]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \preset[2]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT4 #(
    .INIT(16'h4462)) 
    \preset[3]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'h0548)) 
    \preset[7]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hBAEB)) 
    \preset[8]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT4 #(
    .INIT(16'hE8CB)) 
    \preset[9]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    preset_done_i_1__3
       (.I0(fsm[2]),
        .I1(fsm[0]),
        .I2(fsm[1]),
        .O(preset));
  FDRE preset_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(preset),
        .Q(data1),
        .R(SR));
  FDSE \preset_reg[10] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[10]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[10] ),
        .S(SR));
  FDSE \preset_reg[11] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[11]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[11] ),
        .S(SR));
  FDRE \preset_reg[12] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[12]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[12] ),
        .R(SR));
  FDSE \preset_reg[15] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[15]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[15] ),
        .S(SR));
  FDRE \preset_reg[16] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[16]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[16] ),
        .R(SR));
  FDSE \preset_reg[17] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[17]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[17] ),
        .S(SR));
  FDRE \preset_reg[1] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[1]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[1] ),
        .R(SR));
  FDRE \preset_reg[2] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[2]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[2] ),
        .R(SR));
  FDRE \preset_reg[3] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[3]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[3] ),
        .R(SR));
  FDRE \preset_reg[7] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[7]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[7] ),
        .R(SR));
  FDSE \preset_reg[8] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[8]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[8] ),
        .S(SR));
  FDSE \preset_reg[9] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[9]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[9] ),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_201 sync_coeff
       (.CLK_PCLK(CLK_PCLK),
        .D(p_1_in[18:12]),
        .Q({data0[12:11],data0[6]}),
        .\coeff_reg[12] (\coeff[12]_i_2__3_n_0 ),
        .\coeff_reg[13] (\coeff[13]_i_2__3_n_0 ),
        .\coeff_reg[14] (\coeff[14]_i_2__3_n_0 ),
        .\coeff_reg[15] (\coeff[15]_i_2__3_n_0 ),
        .\coeff_reg[16] (\coeff[16]_i_2__3_n_0 ),
        .\coeff_reg[17] (\coeff[17]_i_2__3_n_0 ),
        .\coeff_reg[17]_0 (\coeff[17]_i_3__3_n_0 ),
        .\coeff_reg[18] (\coeff[18]_i_3__3_n_0 ),
        .\coeff_reg[18]_0 (fsm[1:0]),
        .\coeff_reg[18]_1 (D),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_202 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D(coeff_cnt[0]),
        .E(sync_ctrl_n_4),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm[0]_i_2__3_n_0 ),
        .\FSM_sequential_fsm_reg[1] (fsm__0),
        .\FSM_sequential_fsm_reg[2] (fsm),
        .PIPETX4EQCONTROL(PIPETX4EQCONTROL),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .\coeff_reg[0] (D),
        .data1(data1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_203 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX4EQPRESET(PIPETX4EQPRESET),
        .preset_r(preset_r));
endmodule

(* ORIG_REF_NAME = "pcie3_ultrascale_0_phy_txeq" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_9
   (GT_TXPRECURSOR,
    GT_TXMAINCURSOR,
    GT_TXPOSTCURSOR,
    pipe_tx_eqdone,
    pipe_tx_eqcoeff,
    SR,
    CLK_PCLK,
    D,
    PIPETX5EQCONTROL,
    PIPETX5EQPRESET,
    pipe_tx_eqdeemph);
  output [4:0]GT_TXPRECURSOR;
  output [6:0]GT_TXMAINCURSOR;
  output [4:0]GT_TXPOSTCURSOR;
  output [0:0]pipe_tx_eqdone;
  output [1:0]pipe_tx_eqcoeff;
  input [0:0]SR;
  input CLK_PCLK;
  input [0:0]D;
  input [1:0]PIPETX5EQCONTROL;
  input [3:0]PIPETX5EQPRESET;
  input [5:0]pipe_tx_eqdeemph;

  wire CLK_PCLK;
  wire [0:0]D;
  wire \FSM_sequential_fsm[0]_i_2__4_n_0 ;
  wire [6:0]GT_TXMAINCURSOR;
  wire [4:0]GT_TXPOSTCURSOR;
  wire [4:0]GT_TXPRECURSOR;
  wire [1:0]PIPETX5EQCONTROL;
  wire [3:0]PIPETX5EQPRESET;
  wire [0:0]SR;
  wire \TXEQ_PRECURSOR[0]_i_1__4_n_0 ;
  wire \coeff[10]_i_2__4_n_0 ;
  wire \coeff[11]_i_2__4_n_0 ;
  wire \coeff[12]_i_2__4_n_0 ;
  wire \coeff[13]_i_2__4_n_0 ;
  wire \coeff[14]_i_2__4_n_0 ;
  wire \coeff[15]_i_2__4_n_0 ;
  wire \coeff[16]_i_2__4_n_0 ;
  wire \coeff[17]_i_2__4_n_0 ;
  wire \coeff[17]_i_3__4_n_0 ;
  wire \coeff[18]_i_3__4_n_0 ;
  wire \coeff[1]_i_2__4_n_0 ;
  wire \coeff[2]_i_2__4_n_0 ;
  wire \coeff[3]_i_2__4_n_0 ;
  wire \coeff[7]_i_2__4_n_0 ;
  wire \coeff[8]_i_2__4_n_0 ;
  wire \coeff[9]_i_2__4_n_0 ;
  wire [1:0]coeff_cnt;
  wire \coeff_cnt_reg_n_0_[0] ;
  wire \coeff_cnt_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[0] ;
  wire \coeff_reg_n_0_[1] ;
  wire \coeff_reg_n_0_[2] ;
  wire \coeff_reg_n_0_[3] ;
  wire \coeff_reg_n_0_[4] ;
  wire \coeff_reg_n_0_[5] ;
  wire [12:0]data0;
  wire [2:2]data1;
  wire done;
  wire done_reg_n_0;
  wire [2:0]fsm;
  wire [2:0]fsm__0;
  wire [18:0]p_1_in;
  wire [1:0]pipe_tx_eqcoeff;
  wire [5:0]pipe_tx_eqdeemph;
  wire [0:0]pipe_tx_eqdone;
  wire preset;
  wire \preset[10]_i_1_n_0 ;
  wire \preset[11]_i_1_n_0 ;
  wire \preset[12]_i_1_n_0 ;
  wire \preset[15]_i_1_n_0 ;
  wire \preset[16]_i_1_n_0 ;
  wire \preset[17]_i_1_n_0 ;
  wire \preset[1]_i_1_n_0 ;
  wire \preset[2]_i_1_n_0 ;
  wire \preset[3]_i_1_n_0 ;
  wire \preset[7]_i_1_n_0 ;
  wire \preset[8]_i_1_n_0 ;
  wire \preset[9]_i_1_n_0 ;
  wire [3:0]preset_r;
  wire \preset_reg_n_0_[10] ;
  wire \preset_reg_n_0_[11] ;
  wire \preset_reg_n_0_[12] ;
  wire \preset_reg_n_0_[15] ;
  wire \preset_reg_n_0_[16] ;
  wire \preset_reg_n_0_[17] ;
  wire \preset_reg_n_0_[1] ;
  wire \preset_reg_n_0_[2] ;
  wire \preset_reg_n_0_[3] ;
  wire \preset_reg_n_0_[7] ;
  wire \preset_reg_n_0_[8] ;
  wire \preset_reg_n_0_[9] ;
  wire sync_ctrl_n_4;

  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \FSM_sequential_fsm[0]_i_2__4 
       (.I0(fsm[2]),
        .I1(fsm[1]),
        .I2(\coeff_cnt_reg_n_0_[0] ),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .O(\FSM_sequential_fsm[0]_i_2__4_n_0 ));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[0]),
        .Q(fsm[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[1]),
        .Q(fsm[1]),
        .R(SR));
  (* FSM_ENCODED_STATES = "FSM_QUERY:100,FSM_PRESET:001,FSM_COEFF:010,FSM_REMAP:011,FSM_DONE:101,FSM_IDLE:000" *) 
  FDRE \FSM_sequential_fsm_reg[2] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(fsm__0[2]),
        .Q(fsm[2]),
        .R(SR));
  FDRE TXEQ_DONE_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done_reg_n_0),
        .Q(pipe_tx_eqdone),
        .R(SR));
  FDRE \TXEQ_MAINCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(data0[0]),
        .Q(GT_TXMAINCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(data0[1]),
        .Q(GT_TXMAINCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(data0[2]),
        .Q(GT_TXMAINCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(data0[3]),
        .Q(GT_TXMAINCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(data0[4]),
        .Q(GT_TXMAINCURSOR[4]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[5] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(data0[5]),
        .Q(GT_TXMAINCURSOR[5]),
        .R(1'b0));
  FDRE \TXEQ_MAINCURSOR_reg[6] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(data0[6]),
        .Q(GT_TXMAINCURSOR[6]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[16] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(data0[12]),
        .Q(pipe_tx_eqcoeff[1]),
        .R(1'b0));
  FDRE \TXEQ_NEW_COEFF_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(\coeff_reg_n_0_[5] ),
        .Q(pipe_tx_eqcoeff[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(data0[7]),
        .Q(GT_TXPOSTCURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(data0[8]),
        .Q(GT_TXPOSTCURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(data0[9]),
        .Q(GT_TXPOSTCURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(data0[10]),
        .Q(GT_TXPOSTCURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_POSTCURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(data0[11]),
        .Q(GT_TXPOSTCURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h08FF)) 
    \TXEQ_PRECURSOR[0]_i_1__4 
       (.I0(fsm[0]),
        .I1(fsm[2]),
        .I2(fsm[1]),
        .I3(D),
        .O(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ));
  FDRE \TXEQ_PRECURSOR_reg[0] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(\coeff_reg_n_0_[0] ),
        .Q(GT_TXPRECURSOR[0]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[1] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(\coeff_reg_n_0_[1] ),
        .Q(GT_TXPRECURSOR[1]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[2] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(\coeff_reg_n_0_[2] ),
        .Q(GT_TXPRECURSOR[2]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[3] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(\coeff_reg_n_0_[3] ),
        .Q(GT_TXPRECURSOR[3]),
        .R(1'b0));
  FDRE \TXEQ_PRECURSOR_reg[4] 
       (.C(CLK_PCLK),
        .CE(\TXEQ_PRECURSOR[0]_i_1__4_n_0 ),
        .D(\coeff_reg_n_0_[4] ),
        .Q(GT_TXPRECURSOR[4]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hF888)) 
    \coeff[0]_i_1__4 
       (.I0(data0[1]),
        .I1(\coeff[17]_i_2__4_n_0 ),
        .I2(data0[0]),
        .I3(\coeff[18]_i_3__4_n_0 ),
        .O(p_1_in[0]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[10]_i_1__4 
       (.I0(\coeff[18]_i_3__4_n_0 ),
        .I1(data0[10]),
        .I2(\coeff[17]_i_2__4_n_0 ),
        .I3(data0[11]),
        .I4(\coeff[10]_i_2__4_n_0 ),
        .O(p_1_in[10]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[10]_i_2__4 
       (.I0(data0[3]),
        .I1(\preset_reg_n_0_[10] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[10]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[11]_i_1__4 
       (.I0(\coeff[18]_i_3__4_n_0 ),
        .I1(data0[11]),
        .I2(\coeff[17]_i_2__4_n_0 ),
        .I3(data0[12]),
        .I4(\coeff[11]_i_2__4_n_0 ),
        .O(p_1_in[11]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[11]_i_2__4 
       (.I0(data0[4]),
        .I1(\preset_reg_n_0_[11] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[11]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[12]_i_2__4 
       (.I0(data0[5]),
        .I1(\preset_reg_n_0_[12] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[12]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \coeff[13]_i_2__4 
       (.I0(fsm[0]),
        .I1(fsm[1]),
        .I2(D),
        .O(\coeff[13]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[14]_i_2__4 
       (.I0(data0[7]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[14]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[15]_i_2__4 
       (.I0(data0[8]),
        .I1(\preset_reg_n_0_[15] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[15]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[16]_i_2__4 
       (.I0(data0[9]),
        .I1(\preset_reg_n_0_[16] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[16]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    \coeff[17]_i_2__4 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[17]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[17]_i_3__4 
       (.I0(data0[10]),
        .I1(\preset_reg_n_0_[17] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[17]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'h44440444)) 
    \coeff[18]_i_3__4 
       (.I0(fsm[0]),
        .I1(D),
        .I2(fsm[1]),
        .I3(\coeff_cnt_reg_n_0_[0] ),
        .I4(\coeff_cnt_reg_n_0_[1] ),
        .O(\coeff[18]_i_3__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[1]_i_1__4 
       (.I0(\coeff[18]_i_3__4_n_0 ),
        .I1(data0[1]),
        .I2(\coeff[17]_i_2__4_n_0 ),
        .I3(data0[2]),
        .I4(\coeff[1]_i_2__4_n_0 ),
        .O(p_1_in[1]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[1]_i_2__4 
       (.I0(\coeff_reg_n_0_[0] ),
        .I1(\preset_reg_n_0_[1] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[1]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[2]_i_1__4 
       (.I0(\coeff[18]_i_3__4_n_0 ),
        .I1(data0[2]),
        .I2(\coeff[17]_i_2__4_n_0 ),
        .I3(data0[3]),
        .I4(\coeff[2]_i_2__4_n_0 ),
        .O(p_1_in[2]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[2]_i_2__4 
       (.I0(\coeff_reg_n_0_[1] ),
        .I1(\preset_reg_n_0_[2] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[2]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[3]_i_1__4 
       (.I0(\coeff[18]_i_3__4_n_0 ),
        .I1(data0[3]),
        .I2(\coeff[17]_i_2__4_n_0 ),
        .I3(data0[4]),
        .I4(\coeff[3]_i_2__4_n_0 ),
        .O(p_1_in[3]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[3]_i_2__4 
       (.I0(\coeff_reg_n_0_[2] ),
        .I1(\preset_reg_n_0_[3] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[3]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[4]_i_1__4 
       (.I0(\coeff[18]_i_3__4_n_0 ),
        .I1(data0[4]),
        .I2(\coeff[17]_i_2__4_n_0 ),
        .I3(data0[5]),
        .I4(\coeff_reg_n_0_[3] ),
        .I5(\coeff[13]_i_2__4_n_0 ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[5]_i_1__4 
       (.I0(\coeff[18]_i_3__4_n_0 ),
        .I1(data0[5]),
        .I2(\coeff[17]_i_2__4_n_0 ),
        .I3(data0[6]),
        .I4(\coeff_reg_n_0_[4] ),
        .I5(\coeff[13]_i_2__4_n_0 ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \coeff[6]_i_1__4 
       (.I0(\coeff[18]_i_3__4_n_0 ),
        .I1(data0[6]),
        .I2(\coeff[17]_i_2__4_n_0 ),
        .I3(data0[7]),
        .I4(\coeff_reg_n_0_[5] ),
        .I5(\coeff[13]_i_2__4_n_0 ),
        .O(p_1_in[6]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[7]_i_1__4 
       (.I0(\coeff[18]_i_3__4_n_0 ),
        .I1(data0[7]),
        .I2(\coeff[17]_i_2__4_n_0 ),
        .I3(data0[8]),
        .I4(\coeff[7]_i_2__4_n_0 ),
        .O(p_1_in[7]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[7]_i_2__4 
       (.I0(data0[0]),
        .I1(\preset_reg_n_0_[7] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[7]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[8]_i_1__4 
       (.I0(\coeff[18]_i_3__4_n_0 ),
        .I1(data0[8]),
        .I2(\coeff[17]_i_2__4_n_0 ),
        .I3(data0[9]),
        .I4(\coeff[8]_i_2__4_n_0 ),
        .O(p_1_in[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[8]_i_2__4 
       (.I0(data0[1]),
        .I1(\preset_reg_n_0_[8] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[8]_i_2__4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \coeff[9]_i_1__4 
       (.I0(\coeff[18]_i_3__4_n_0 ),
        .I1(data0[9]),
        .I2(\coeff[17]_i_2__4_n_0 ),
        .I3(data0[10]),
        .I4(\coeff[9]_i_2__4_n_0 ),
        .O(p_1_in[9]));
  LUT5 #(
    .INIT(32'hAC00CCCC)) 
    \coeff[9]_i_2__4 
       (.I0(data0[2]),
        .I1(\preset_reg_n_0_[9] ),
        .I2(fsm[1]),
        .I3(fsm[0]),
        .I4(D),
        .O(\coeff[9]_i_2__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h00020200)) 
    \coeff_cnt[1]_i_1__4 
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .I3(\coeff_cnt_reg_n_0_[1] ),
        .I4(\coeff_cnt_reg_n_0_[0] ),
        .O(coeff_cnt[1]));
  FDRE \coeff_cnt_reg[0] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[0]),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \coeff_cnt_reg[1] 
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(coeff_cnt[1]),
        .Q(\coeff_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \coeff_reg[0] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[0]),
        .Q(\coeff_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \coeff_reg[10] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[10]),
        .Q(data0[4]),
        .R(1'b0));
  FDRE \coeff_reg[11] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[11]),
        .Q(data0[5]),
        .R(1'b0));
  FDRE \coeff_reg[12] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[12]),
        .Q(data0[6]),
        .R(1'b0));
  FDRE \coeff_reg[13] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[13]),
        .Q(data0[7]),
        .R(1'b0));
  FDRE \coeff_reg[14] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[14]),
        .Q(data0[8]),
        .R(1'b0));
  FDRE \coeff_reg[15] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[15]),
        .Q(data0[9]),
        .R(1'b0));
  FDRE \coeff_reg[16] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[16]),
        .Q(data0[10]),
        .R(1'b0));
  FDRE \coeff_reg[17] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[17]),
        .Q(data0[11]),
        .R(1'b0));
  FDRE \coeff_reg[18] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[18]),
        .Q(data0[12]),
        .R(1'b0));
  FDRE \coeff_reg[1] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[1]),
        .Q(\coeff_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \coeff_reg[2] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[2]),
        .Q(\coeff_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \coeff_reg[3] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[3]),
        .Q(\coeff_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \coeff_reg[4] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[4]),
        .Q(\coeff_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \coeff_reg[5] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[5]),
        .Q(\coeff_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \coeff_reg[6] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[6]),
        .Q(data0[0]),
        .R(1'b0));
  FDRE \coeff_reg[7] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[7]),
        .Q(data0[1]),
        .R(1'b0));
  FDRE \coeff_reg[8] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[8]),
        .Q(data0[2]),
        .R(1'b0));
  FDRE \coeff_reg[9] 
       (.C(CLK_PCLK),
        .CE(sync_ctrl_n_4),
        .D(p_1_in[9]),
        .Q(data0[3]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h40)) 
    done_i_1__12
       (.I0(fsm[1]),
        .I1(fsm[2]),
        .I2(fsm[0]),
        .O(done));
  FDRE done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(done),
        .Q(done_reg_n_0),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEA8F)) 
    \preset[10]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'hEA8B)) 
    \preset[11]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h1754)) 
    \preset[12]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[1]),
        .I3(preset_r[0]),
        .O(\preset[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hCC83)) 
    \preset[15]_i_1 
       (.I0(preset_r[0]),
        .I1(preset_r[3]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \preset[16]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[2]),
        .O(\preset[16]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT4 #(
    .INIT(16'hE8AD)) 
    \preset[17]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[17]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h0402)) 
    \preset[1]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT4 #(
    .INIT(16'h0020)) 
    \preset[2]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h4462)) 
    \preset[3]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'h0548)) 
    \preset[7]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[1]),
        .I2(preset_r[2]),
        .I3(preset_r[0]),
        .O(\preset[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hBAEB)) 
    \preset[8]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[0]),
        .I2(preset_r[1]),
        .I3(preset_r[2]),
        .O(\preset[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'hE8CB)) 
    \preset[9]_i_1 
       (.I0(preset_r[3]),
        .I1(preset_r[2]),
        .I2(preset_r[0]),
        .I3(preset_r[1]),
        .O(\preset[9]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h04)) 
    preset_done_i_1__4
       (.I0(fsm[2]),
        .I1(fsm[0]),
        .I2(fsm[1]),
        .O(preset));
  FDRE preset_done_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(preset),
        .Q(data1),
        .R(SR));
  FDSE \preset_reg[10] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[10]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[10] ),
        .S(SR));
  FDSE \preset_reg[11] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[11]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[11] ),
        .S(SR));
  FDRE \preset_reg[12] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[12]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[12] ),
        .R(SR));
  FDSE \preset_reg[15] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[15]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[15] ),
        .S(SR));
  FDRE \preset_reg[16] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[16]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[16] ),
        .R(SR));
  FDSE \preset_reg[17] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[17]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[17] ),
        .S(SR));
  FDRE \preset_reg[1] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[1]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[1] ),
        .R(SR));
  FDRE \preset_reg[2] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[2]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[2] ),
        .R(SR));
  FDRE \preset_reg[3] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[3]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[3] ),
        .R(SR));
  FDRE \preset_reg[7] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[7]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[7] ),
        .R(SR));
  FDSE \preset_reg[8] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[8]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[8] ),
        .S(SR));
  FDSE \preset_reg[9] 
       (.C(CLK_PCLK),
        .CE(preset),
        .D(\preset[9]_i_1_n_0 ),
        .Q(\preset_reg_n_0_[9] ),
        .S(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized1_160 sync_coeff
       (.CLK_PCLK(CLK_PCLK),
        .D(p_1_in[18:12]),
        .Q({data0[12:11],data0[6]}),
        .\coeff_reg[12] (\coeff[12]_i_2__4_n_0 ),
        .\coeff_reg[13] (\coeff[13]_i_2__4_n_0 ),
        .\coeff_reg[14] (\coeff[14]_i_2__4_n_0 ),
        .\coeff_reg[15] (\coeff[15]_i_2__4_n_0 ),
        .\coeff_reg[16] (\coeff[16]_i_2__4_n_0 ),
        .\coeff_reg[17] (\coeff[17]_i_2__4_n_0 ),
        .\coeff_reg[17]_0 (\coeff[17]_i_3__4_n_0 ),
        .\coeff_reg[18] (\coeff[18]_i_3__4_n_0 ),
        .\coeff_reg[18]_0 (fsm[1:0]),
        .\coeff_reg[18]_1 (D),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync_161 sync_ctrl
       (.CLK_PCLK(CLK_PCLK),
        .D(coeff_cnt[0]),
        .E(sync_ctrl_n_4),
        .\FSM_sequential_fsm_reg[0] (\FSM_sequential_fsm[0]_i_2__4_n_0 ),
        .\FSM_sequential_fsm_reg[1] (fsm__0),
        .\FSM_sequential_fsm_reg[2] (fsm),
        .PIPETX5EQCONTROL(PIPETX5EQCONTROL),
        .Q(\coeff_cnt_reg_n_0_[0] ),
        .\coeff_reg[0] (D),
        .data1(data1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized0_162 sync_preset
       (.CLK_PCLK(CLK_PCLK),
        .PIPETX5EQPRESET(PIPETX5EQPRESET),
        .preset_r(preset_r));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_wrapper
   (CLK_PCLK,
    GT_TXPRECURSOR,
    GT_TXMAINCURSOR,
    GT_TXPOSTCURSOR,
    pipe_tx_eqdone,
    pipe_rx_eq_lffs_sel,
    pipe_rx_eq_adapt_done,
    pipe_rx_eqdone,
    phy_rrst_n,
    phy_prst_n,
    MCAPCLK,
    pipe_tx_eqcoeff,
    CLK_USERCLK,
    phy_rdy_out,
    CLK_CORECLK,
    GT_PHYSTATUS,
    pci_exp_txn,
    pci_exp_txp,
    rxctrl0_out,
    GT_RXDATA,
    GT_RXELECIDLE,
    GT_RXSTATUS,
    GT_RXVALID,
    \sync_reg[3] ,
    prst_n_r_reg_reg,
    PIPETX0EQCONTROL,
    PIPETX0EQPRESET,
    pipe_tx_eqdeemph,
    pipe_rx_eqcontrol,
    pipe_rx_eqpreset,
    pipe_rx_eq_txpreset,
    pipe_rx_eq_lffs,
    PIPETX1EQCONTROL,
    PIPETX1EQPRESET,
    PIPETX2EQCONTROL,
    PIPETX2EQPRESET,
    PIPETX3EQCONTROL,
    PIPETX3EQPRESET,
    PIPETX4EQCONTROL,
    PIPETX4EQPRESET,
    PIPETX5EQCONTROL,
    PIPETX5EQPRESET,
    PIPETX6EQCONTROL,
    PIPETX6EQPRESET,
    PIPETX7EQCONTROL,
    PIPETX7EQPRESET,
    pci_exp_rxn,
    pci_exp_rxp,
    sys_clk_gt,
    rxcdrhold_in,
    PIPETX0POWERDOWN,
    GT_RXPOLARITY,
    PIPETX0RATE,
    txctrl0_in,
    GT_TXCOMPLIANCE,
    GT_TXDATAK,
    GT_TXDATA,
    PIPETX0DEEMPH,
    PIPETX0RCVRDET,
    GT_TXELECIDLE,
    PIPETX0MARGIN,
    PIPETX0SWING);
  output CLK_PCLK;
  output [31:0]GT_TXPRECURSOR;
  output [47:0]GT_TXMAINCURSOR;
  output [31:0]GT_TXPOSTCURSOR;
  output [7:0]pipe_tx_eqdone;
  output [7:0]pipe_rx_eq_lffs_sel;
  output [7:0]pipe_rx_eq_adapt_done;
  output [7:0]pipe_rx_eqdone;
  output phy_rrst_n;
  output phy_prst_n;
  output MCAPCLK;
  output [15:0]pipe_tx_eqcoeff;
  output CLK_USERCLK;
  output phy_rdy_out;
  output CLK_CORECLK;
  output [7:0]GT_PHYSTATUS;
  output [7:0]pci_exp_txn;
  output [7:0]pci_exp_txp;
  output [47:0]rxctrl0_out;
  output [127:0]GT_RXDATA;
  output [7:0]GT_RXELECIDLE;
  output [23:0]GT_RXSTATUS;
  output [7:0]GT_RXVALID;
  input \sync_reg[3] ;
  input prst_n_r_reg_reg;
  input [1:0]PIPETX0EQCONTROL;
  input [3:0]PIPETX0EQPRESET;
  input [47:0]pipe_tx_eqdeemph;
  input [15:0]pipe_rx_eqcontrol;
  input [23:0]pipe_rx_eqpreset;
  input [31:0]pipe_rx_eq_txpreset;
  input [47:0]pipe_rx_eq_lffs;
  input [1:0]PIPETX1EQCONTROL;
  input [3:0]PIPETX1EQPRESET;
  input [1:0]PIPETX2EQCONTROL;
  input [3:0]PIPETX2EQPRESET;
  input [1:0]PIPETX3EQCONTROL;
  input [3:0]PIPETX3EQPRESET;
  input [1:0]PIPETX4EQCONTROL;
  input [3:0]PIPETX4EQPRESET;
  input [1:0]PIPETX5EQCONTROL;
  input [3:0]PIPETX5EQPRESET;
  input [1:0]PIPETX6EQCONTROL;
  input [3:0]PIPETX6EQPRESET;
  input [1:0]PIPETX7EQCONTROL;
  input [3:0]PIPETX7EQPRESET;
  input [7:0]pci_exp_rxn;
  input [7:0]pci_exp_rxp;
  input sys_clk_gt;
  input [0:0]rxcdrhold_in;
  input [1:0]PIPETX0POWERDOWN;
  input [7:0]GT_RXPOLARITY;
  input [1:0]PIPETX0RATE;
  input [31:0]txctrl0_in;
  input [7:0]GT_TXCOMPLIANCE;
  input [15:0]GT_TXDATAK;
  input [127:0]GT_TXDATA;
  input PIPETX0DEEMPH;
  input PIPETX0RCVRDET;
  input [7:0]GT_TXELECIDLE;
  input [2:0]PIPETX0MARGIN;
  input PIPETX0SWING;

  wire CLK_CORECLK;
  wire CLK_PCLK;
  wire CLK_USERCLK;
  wire [7:0]GT_PHYSTATUS;
  wire [127:0]GT_RXDATA;
  wire [7:0]GT_RXELECIDLE;
  wire [7:0]GT_RXPOLARITY;
  wire [23:0]GT_RXSTATUS;
  wire [7:0]GT_RXVALID;
  wire [7:0]GT_TXCOMPLIANCE;
  wire [127:0]GT_TXDATA;
  wire [15:0]GT_TXDATAK;
  wire [7:0]GT_TXELECIDLE;
  wire [47:0]GT_TXMAINCURSOR;
  wire [31:0]GT_TXPOSTCURSOR;
  wire [31:0]GT_TXPRECURSOR;
  wire MCAPCLK;
  (* RTL_KEEP = "true" *) wire [2:0]PHY_TXOUTCLKSEL;
  wire PIPETX0DEEMPH;
  wire [1:0]PIPETX0EQCONTROL;
  wire [3:0]PIPETX0EQPRESET;
  wire [2:0]PIPETX0MARGIN;
  wire [1:0]PIPETX0POWERDOWN;
  wire [1:0]PIPETX0RATE;
  wire PIPETX0RCVRDET;
  wire PIPETX0SWING;
  wire [1:0]PIPETX1EQCONTROL;
  wire [3:0]PIPETX1EQPRESET;
  wire [1:0]PIPETX2EQCONTROL;
  wire [3:0]PIPETX2EQPRESET;
  wire [1:0]PIPETX3EQCONTROL;
  wire [3:0]PIPETX3EQPRESET;
  wire [1:0]PIPETX4EQCONTROL;
  wire [3:0]PIPETX4EQPRESET;
  wire [1:0]PIPETX5EQCONTROL;
  wire [3:0]PIPETX5EQPRESET;
  wire [1:0]PIPETX6EQCONTROL;
  wire [3:0]PIPETX6EQPRESET;
  wire [1:0]PIPETX7EQCONTROL;
  wire [3:0]PIPETX7EQPRESET;
  wire bufg_gt_clr;
  wire gt_bufgtcemask;
  wire gt_bufgtrstmask;
  wire [7:0]gt_pciesynctxsyncdone;
  wire gt_txoutclk;
  wire [7:0]gt_txprogdivresetdone;
  wire \gt_wizard.gtwizard_top_i_n_0 ;
  wire \gt_wizard.gtwizard_top_i_n_10 ;
  wire \gt_wizard.gtwizard_top_i_n_11 ;
  wire \gt_wizard.gtwizard_top_i_n_13 ;
  wire \gt_wizard.gtwizard_top_i_n_14 ;
  wire \gt_wizard.gtwizard_top_i_n_15 ;
  wire \gt_wizard.gtwizard_top_i_n_16 ;
  wire \gt_wizard.gtwizard_top_i_n_17 ;
  wire \gt_wizard.gtwizard_top_i_n_18 ;
  wire \gt_wizard.gtwizard_top_i_n_19 ;
  wire \gt_wizard.gtwizard_top_i_n_20 ;
  wire \gt_wizard.gtwizard_top_i_n_245 ;
  wire \gt_wizard.gtwizard_top_i_n_246 ;
  wire \gt_wizard.gtwizard_top_i_n_247 ;
  wire \gt_wizard.gtwizard_top_i_n_248 ;
  wire \gt_wizard.gtwizard_top_i_n_249 ;
  wire \gt_wizard.gtwizard_top_i_n_250 ;
  wire \gt_wizard.gtwizard_top_i_n_251 ;
  wire \gt_wizard.gtwizard_top_i_n_252 ;
  wire \gt_wizard.gtwizard_top_i_n_294 ;
  wire \gt_wizard.gtwizard_top_i_n_295 ;
  wire \gt_wizard.gtwizard_top_i_n_296 ;
  wire \gt_wizard.gtwizard_top_i_n_297 ;
  wire \gt_wizard.gtwizard_top_i_n_298 ;
  wire \gt_wizard.gtwizard_top_i_n_299 ;
  wire \gt_wizard.gtwizard_top_i_n_3 ;
  wire \gt_wizard.gtwizard_top_i_n_300 ;
  wire \gt_wizard.gtwizard_top_i_n_301 ;
  wire \gt_wizard.gtwizard_top_i_n_37 ;
  wire \gt_wizard.gtwizard_top_i_n_38 ;
  wire \gt_wizard.gtwizard_top_i_n_39 ;
  wire \gt_wizard.gtwizard_top_i_n_4 ;
  wire \gt_wizard.gtwizard_top_i_n_40 ;
  wire \gt_wizard.gtwizard_top_i_n_41 ;
  wire \gt_wizard.gtwizard_top_i_n_42 ;
  wire \gt_wizard.gtwizard_top_i_n_43 ;
  wire \gt_wizard.gtwizard_top_i_n_44 ;
  wire \gt_wizard.gtwizard_top_i_n_5 ;
  wire \gt_wizard.gtwizard_top_i_n_6 ;
  wire \gt_wizard.gtwizard_top_i_n_7 ;
  wire \gt_wizard.gtwizard_top_i_n_8 ;
  wire \gt_wizard.gtwizard_top_i_n_9 ;
  wire lopt;
  wire lopt_1;
  wire [7:0]pci_exp_rxn;
  wire [7:0]pci_exp_rxp;
  wire [7:0]pci_exp_txn;
  wire [7:0]pci_exp_txp;
  wire \phy_lane[0].phy_rxeq_i_n_3 ;
  wire \phy_lane[1].phy_rxeq_i_n_3 ;
  wire \phy_lane[2].phy_rxeq_i_n_3 ;
  wire \phy_lane[3].phy_rxeq_i_n_3 ;
  wire \phy_lane[4].phy_rxeq_i_n_3 ;
  wire \phy_lane[5].phy_rxeq_i_n_3 ;
  wire \phy_lane[6].phy_rxeq_i_n_3 ;
  wire \phy_lane[7].phy_rxeq_i_n_3 ;
  wire phy_prst_n;
  wire phy_rdy_out;
  wire phy_rrst_n;
  wire phy_rst_i_n_10;
  wire phy_rst_i_n_11;
  wire phy_rst_i_n_12;
  wire phy_rst_i_n_13;
  wire phy_rst_i_n_14;
  wire phy_rst_i_n_15;
  wire phy_rst_i_n_16;
  wire phy_rst_i_n_17;
  wire phy_rst_i_n_9;
  wire [7:0]pipe_rx_eq_adapt_done;
  wire [47:0]pipe_rx_eq_lffs;
  wire [7:0]pipe_rx_eq_lffs_sel;
  wire [31:0]pipe_rx_eq_txpreset;
  wire [15:0]pipe_rx_eqcontrol;
  wire [7:0]pipe_rx_eqdone;
  wire [23:0]pipe_rx_eqpreset;
  wire [15:0]pipe_tx_eqcoeff;
  wire [47:0]pipe_tx_eqdeemph;
  wire [7:0]pipe_tx_eqdone;
  (* MAX_FANOUT = "500" *) (* RTL_KEEP = "true" *) (* RTL_MAX_FANOUT = "found" *) 
  (* SHIFT_EXTRACT = "NO" *) wire prst_n_r_reg;
  wire prst_n_r_reg_reg;
  (* MAX_FANOUT = "500" *) (* RTL_MAX_FANOUT = "found" *) (* SHIFT_EXTRACT = "NO" *) wire rrst_n_r_reg;
  wire rst_gtreset;
  wire rst_progdivreset;
  wire rst_txsync_start;
  wire rst_userrdy;
  wire [0:0]rxcdrhold_in;
  wire [47:0]rxctrl0_out;
  wire \sync_reg[3] ;
  wire sys_clk_gt;
  wire [31:0]txctrl0_in;
  wire [49:0]txeq_maincursor;
  wire [35:0]txeq_postcursor_o;
  wire [35:0]txeq_precursor_o;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  BUFG_GT #(
    .SIM_DEVICE("ULTRASCALE"),
    .STARTUP_SYNC("FALSE")) 
    bufg_mcap_clk
       (.CE(lopt),
        .CEMASK(1'b0),
        .CLR(lopt_1),
        .CLRMASK(1'b0),
        .DIV({1'b0,1'b0,1'b1}),
        .I(gt_txoutclk),
        .O(MCAPCLK));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_gtwizard_top \gt_wizard.gtwizard_top_i 
       (.CLK_PCLK(CLK_PCLK),
        .CLK_PCLK_CE(\gt_wizard.gtwizard_top_i_n_0 ),
        .CLK_USERCLK_CEMASK(phy_rdy_out),
        .CLK_USERCLK_CLR(bufg_gt_clr),
        .GT_BUFGTCEMASK(gt_bufgtcemask),
        .GT_BUFGTDIV({\gt_wizard.gtwizard_top_i_n_3 ,\gt_wizard.gtwizard_top_i_n_4 ,\gt_wizard.gtwizard_top_i_n_5 ,\gt_wizard.gtwizard_top_i_n_6 ,\gt_wizard.gtwizard_top_i_n_7 ,\gt_wizard.gtwizard_top_i_n_8 ,\gt_wizard.gtwizard_top_i_n_9 ,\gt_wizard.gtwizard_top_i_n_10 ,\gt_wizard.gtwizard_top_i_n_11 }),
        .GT_BUFGTRSTMASK(gt_bufgtrstmask),
        .GT_CPLLLOCK({\gt_wizard.gtwizard_top_i_n_13 ,\gt_wizard.gtwizard_top_i_n_14 ,\gt_wizard.gtwizard_top_i_n_15 ,\gt_wizard.gtwizard_top_i_n_16 ,\gt_wizard.gtwizard_top_i_n_17 ,\gt_wizard.gtwizard_top_i_n_18 ,\gt_wizard.gtwizard_top_i_n_19 ,\gt_wizard.gtwizard_top_i_n_20 }),
        .GT_GTPOWERGOOD({\gt_wizard.gtwizard_top_i_n_37 ,\gt_wizard.gtwizard_top_i_n_38 ,\gt_wizard.gtwizard_top_i_n_39 ,\gt_wizard.gtwizard_top_i_n_40 ,\gt_wizard.gtwizard_top_i_n_41 ,\gt_wizard.gtwizard_top_i_n_42 ,\gt_wizard.gtwizard_top_i_n_43 ,\gt_wizard.gtwizard_top_i_n_44 }),
        .GT_GTRXRESET(rst_gtreset),
        .GT_PCIERSTTXSYNCSTART(rst_txsync_start),
        .GT_PCIESYNCTXSYNCDONE(gt_pciesynctxsyncdone),
        .GT_PHYSTATUS(GT_PHYSTATUS),
        .GT_RXDATA(GT_RXDATA),
        .GT_RXELECIDLE(GT_RXELECIDLE),
        .GT_RXPOLARITY(GT_RXPOLARITY),
        .GT_RXPROGDIVRESET(rst_progdivreset),
        .GT_RXRESETDONE({\gt_wizard.gtwizard_top_i_n_245 ,\gt_wizard.gtwizard_top_i_n_246 ,\gt_wizard.gtwizard_top_i_n_247 ,\gt_wizard.gtwizard_top_i_n_248 ,\gt_wizard.gtwizard_top_i_n_249 ,\gt_wizard.gtwizard_top_i_n_250 ,\gt_wizard.gtwizard_top_i_n_251 ,\gt_wizard.gtwizard_top_i_n_252 }),
        .GT_RXSTATUS(GT_RXSTATUS),
        .GT_RXUSERRDY(rst_userrdy),
        .GT_RXVALID(GT_RXVALID),
        .GT_TXCOMPLIANCE(GT_TXCOMPLIANCE),
        .GT_TXDATA(GT_TXDATA),
        .GT_TXDATAK(GT_TXDATAK),
        .GT_TXELECIDLE(GT_TXELECIDLE),
        .GT_TXMAINCURSOR({GT_TXMAINCURSOR[47:42],txeq_maincursor[49],GT_TXMAINCURSOR[41:36],txeq_maincursor[42],GT_TXMAINCURSOR[35:30],txeq_maincursor[35],GT_TXMAINCURSOR[29:24],txeq_maincursor[28],GT_TXMAINCURSOR[23:18],txeq_maincursor[21],GT_TXMAINCURSOR[17:12],txeq_maincursor[14],GT_TXMAINCURSOR[11:6],txeq_maincursor[7],GT_TXMAINCURSOR[5:0],txeq_maincursor[0]}),
        .GT_TXOUTCLK(gt_txoutclk),
        .GT_TXOUTCLKSEL({PHY_TXOUTCLKSEL[2:1],1'b1}),
        .GT_TXPOSTCURSOR({GT_TXPOSTCURSOR[31:28],txeq_postcursor_o[35],GT_TXPOSTCURSOR[27:24],txeq_postcursor_o[30],GT_TXPOSTCURSOR[23:20],txeq_postcursor_o[25],GT_TXPOSTCURSOR[19:16],txeq_postcursor_o[20],GT_TXPOSTCURSOR[15:12],txeq_postcursor_o[15],GT_TXPOSTCURSOR[11:8],txeq_postcursor_o[10],GT_TXPOSTCURSOR[7:4],txeq_postcursor_o[5],GT_TXPOSTCURSOR[3:0],txeq_postcursor_o[0]}),
        .GT_TXPRECURSOR({GT_TXPRECURSOR[31:28],txeq_precursor_o[35],GT_TXPRECURSOR[27:24],txeq_precursor_o[30],GT_TXPRECURSOR[23:20],txeq_precursor_o[25],GT_TXPRECURSOR[19:16],txeq_precursor_o[20],GT_TXPRECURSOR[15:12],txeq_precursor_o[15],GT_TXPRECURSOR[11:8],txeq_precursor_o[10],GT_TXPRECURSOR[7:4],txeq_precursor_o[5],GT_TXPRECURSOR[3:0],txeq_precursor_o[0]}),
        .GT_TXPROGDIVRESETDONE(gt_txprogdivresetdone),
        .GT_TXRESETDONE({\gt_wizard.gtwizard_top_i_n_294 ,\gt_wizard.gtwizard_top_i_n_295 ,\gt_wizard.gtwizard_top_i_n_296 ,\gt_wizard.gtwizard_top_i_n_297 ,\gt_wizard.gtwizard_top_i_n_298 ,\gt_wizard.gtwizard_top_i_n_299 ,\gt_wizard.gtwizard_top_i_n_300 ,\gt_wizard.gtwizard_top_i_n_301 }),
        .PIPETX0DEEMPH(PIPETX0DEEMPH),
        .PIPETX0MARGIN(PIPETX0MARGIN),
        .PIPETX0POWERDOWN(PIPETX0POWERDOWN),
        .PIPETX0RATE(PIPETX0RATE),
        .PIPETX0RCVRDET(PIPETX0RCVRDET),
        .PIPETX0SWING(PIPETX0SWING),
        .in0(rrst_n_r_reg),
        .lopt(\gt_wizard.gtwizard_top_i_n_0 ),
        .lopt_1(bufg_gt_clr),
        .lopt_2(lopt),
        .lopt_3(lopt_1),
        .pci_exp_rxn(pci_exp_rxn),
        .pci_exp_rxp(pci_exp_rxp),
        .pci_exp_txn(pci_exp_txn),
        .pci_exp_txp(pci_exp_txp),
        .rxcdrhold_in(rxcdrhold_in),
        .rxctrl0_out(rxctrl0_out),
        .\sync_reg[0] (PHY_TXOUTCLKSEL[1]),
        .\sync_reg[0]_0 (\sync_reg[3] ),
        .sys_clk_gt(sys_clk_gt),
        .txctrl0_in(txctrl0_in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_clk phy_clk_i
       (.CLK_CORECLK(CLK_CORECLK),
        .CLK_PCLK(CLK_PCLK),
        .CLK_PCLK_CE(\gt_wizard.gtwizard_top_i_n_0 ),
        .CLK_PCLK_CEMASK(gt_bufgtcemask),
        .CLK_PCLK_MASK(gt_bufgtrstmask),
        .CLK_USERCLK(CLK_USERCLK),
        .CLK_USERCLK_CEMASK(phy_rdy_out),
        .CLK_USERCLK_CLR(bufg_gt_clr),
        .CLK_USERCLK_IN(gt_txoutclk),
        .GT_BUFGTDIV({\gt_wizard.gtwizard_top_i_n_3 ,\gt_wizard.gtwizard_top_i_n_4 ,\gt_wizard.gtwizard_top_i_n_5 ,\gt_wizard.gtwizard_top_i_n_6 ,\gt_wizard.gtwizard_top_i_n_7 ,\gt_wizard.gtwizard_top_i_n_8 ,\gt_wizard.gtwizard_top_i_n_9 ,\gt_wizard.gtwizard_top_i_n_10 ,\gt_wizard.gtwizard_top_i_n_11 }),
        .lopt(lopt),
        .lopt_1(lopt_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq \phy_lane[0].phy_rxeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(\phy_lane[0].phy_rxeq_i_n_3 ),
        .SR(phy_rst_i_n_9),
        .\adapt_cnt_reg[21]_0 (phy_rst_i_n_10),
        .pipe_rx_eq_adapt_done(pipe_rx_eq_adapt_done[0]),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[5:0]),
        .pipe_rx_eq_lffs_sel(pipe_rx_eq_lffs_sel[0]),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[3:0]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[1:0]),
        .pipe_rx_eqdone(pipe_rx_eqdone[0]),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[2:0]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5:0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq \phy_lane[0].phy_txeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(prst_n_r_reg),
        .GT_TXMAINCURSOR({GT_TXMAINCURSOR[5:0],txeq_maincursor[0]}),
        .GT_TXPOSTCURSOR({GT_TXPOSTCURSOR[3:0],txeq_postcursor_o[0]}),
        .GT_TXPRECURSOR({GT_TXPRECURSOR[3:0],txeq_precursor_o[0]}),
        .PIPETX0EQCONTROL(PIPETX0EQCONTROL),
        .PIPETX0EQPRESET(PIPETX0EQPRESET),
        .SR(phy_rst_i_n_9),
        .pipe_tx_eqcoeff(pipe_tx_eqcoeff[1:0]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[5:0]),
        .pipe_tx_eqdone(pipe_tx_eqdone[0]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_0 \phy_lane[1].phy_rxeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(\phy_lane[1].phy_rxeq_i_n_3 ),
        .SR(phy_rst_i_n_9),
        .\adapt_cnt_reg[21]_0 (phy_rst_i_n_11),
        .pipe_rx_eq_adapt_done(pipe_rx_eq_adapt_done[1]),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[11:6]),
        .pipe_rx_eq_lffs_sel(pipe_rx_eq_lffs_sel[1]),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[7:4]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[3:2]),
        .pipe_rx_eqdone(pipe_rx_eqdone[1]),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[5:3]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[11:6]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_1 \phy_lane[1].phy_txeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(prst_n_r_reg),
        .GT_TXMAINCURSOR({GT_TXMAINCURSOR[11:6],txeq_maincursor[7]}),
        .GT_TXPOSTCURSOR({GT_TXPOSTCURSOR[7:4],txeq_postcursor_o[5]}),
        .GT_TXPRECURSOR({GT_TXPRECURSOR[7:4],txeq_precursor_o[5]}),
        .PIPETX1EQCONTROL(PIPETX1EQCONTROL),
        .PIPETX1EQPRESET(PIPETX1EQPRESET),
        .SR(phy_rst_i_n_9),
        .pipe_tx_eqcoeff(pipe_tx_eqcoeff[3:2]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[11:6]),
        .pipe_tx_eqdone(pipe_tx_eqdone[1]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_2 \phy_lane[2].phy_rxeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(\phy_lane[2].phy_rxeq_i_n_3 ),
        .SR(phy_rst_i_n_9),
        .\adapt_cnt_reg[21]_0 (phy_rst_i_n_12),
        .pipe_rx_eq_adapt_done(pipe_rx_eq_adapt_done[2]),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[17:12]),
        .pipe_rx_eq_lffs_sel(pipe_rx_eq_lffs_sel[2]),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[11:8]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[5:4]),
        .pipe_rx_eqdone(pipe_rx_eqdone[2]),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[8:6]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[17:12]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_3 \phy_lane[2].phy_txeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(prst_n_r_reg),
        .GT_TXMAINCURSOR({GT_TXMAINCURSOR[17:12],txeq_maincursor[14]}),
        .GT_TXPOSTCURSOR({GT_TXPOSTCURSOR[11:8],txeq_postcursor_o[10]}),
        .GT_TXPRECURSOR({GT_TXPRECURSOR[11:8],txeq_precursor_o[10]}),
        .PIPETX2EQCONTROL(PIPETX2EQCONTROL),
        .PIPETX2EQPRESET(PIPETX2EQPRESET),
        .SR(phy_rst_i_n_9),
        .pipe_tx_eqcoeff(pipe_tx_eqcoeff[5:4]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[17:12]),
        .pipe_tx_eqdone(pipe_tx_eqdone[2]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_4 \phy_lane[3].phy_rxeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(\phy_lane[3].phy_rxeq_i_n_3 ),
        .SR(phy_rst_i_n_9),
        .\adapt_cnt_reg[21]_0 (phy_rst_i_n_13),
        .pipe_rx_eq_adapt_done(pipe_rx_eq_adapt_done[3]),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[23:18]),
        .pipe_rx_eq_lffs_sel(pipe_rx_eq_lffs_sel[3]),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[15:12]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[7:6]),
        .pipe_rx_eqdone(pipe_rx_eqdone[3]),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[11:9]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[23:18]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_5 \phy_lane[3].phy_txeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(prst_n_r_reg),
        .GT_TXMAINCURSOR({GT_TXMAINCURSOR[23:18],txeq_maincursor[21]}),
        .GT_TXPOSTCURSOR({GT_TXPOSTCURSOR[15:12],txeq_postcursor_o[15]}),
        .GT_TXPRECURSOR({GT_TXPRECURSOR[15:12],txeq_precursor_o[15]}),
        .PIPETX3EQCONTROL(PIPETX3EQCONTROL),
        .PIPETX3EQPRESET(PIPETX3EQPRESET),
        .SR(phy_rst_i_n_9),
        .pipe_tx_eqcoeff(pipe_tx_eqcoeff[7:6]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[23:18]),
        .pipe_tx_eqdone(pipe_tx_eqdone[3]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_6 \phy_lane[4].phy_rxeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(\phy_lane[4].phy_rxeq_i_n_3 ),
        .SR(phy_rst_i_n_9),
        .\adapt_cnt_reg[21]_0 (phy_rst_i_n_14),
        .pipe_rx_eq_adapt_done(pipe_rx_eq_adapt_done[4]),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[29:24]),
        .pipe_rx_eq_lffs_sel(pipe_rx_eq_lffs_sel[4]),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[19:16]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[9:8]),
        .pipe_rx_eqdone(pipe_rx_eqdone[4]),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[14:12]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[29:24]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_7 \phy_lane[4].phy_txeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(prst_n_r_reg),
        .GT_TXMAINCURSOR({GT_TXMAINCURSOR[29:24],txeq_maincursor[28]}),
        .GT_TXPOSTCURSOR({GT_TXPOSTCURSOR[19:16],txeq_postcursor_o[20]}),
        .GT_TXPRECURSOR({GT_TXPRECURSOR[19:16],txeq_precursor_o[20]}),
        .PIPETX4EQCONTROL(PIPETX4EQCONTROL),
        .PIPETX4EQPRESET(PIPETX4EQPRESET),
        .SR(phy_rst_i_n_9),
        .pipe_tx_eqcoeff(pipe_tx_eqcoeff[9:8]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[29:24]),
        .pipe_tx_eqdone(pipe_tx_eqdone[4]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_8 \phy_lane[5].phy_rxeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(\phy_lane[5].phy_rxeq_i_n_3 ),
        .SR(phy_rst_i_n_9),
        .\adapt_cnt_reg[21]_0 (phy_rst_i_n_15),
        .pipe_rx_eq_adapt_done(pipe_rx_eq_adapt_done[5]),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[35:30]),
        .pipe_rx_eq_lffs_sel(pipe_rx_eq_lffs_sel[5]),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[23:20]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[11:10]),
        .pipe_rx_eqdone(pipe_rx_eqdone[5]),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[17:15]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[35:30]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_9 \phy_lane[5].phy_txeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(prst_n_r_reg),
        .GT_TXMAINCURSOR({GT_TXMAINCURSOR[35:30],txeq_maincursor[35]}),
        .GT_TXPOSTCURSOR({GT_TXPOSTCURSOR[23:20],txeq_postcursor_o[25]}),
        .GT_TXPRECURSOR({GT_TXPRECURSOR[23:20],txeq_precursor_o[25]}),
        .PIPETX5EQCONTROL(PIPETX5EQCONTROL),
        .PIPETX5EQPRESET(PIPETX5EQPRESET),
        .SR(phy_rst_i_n_9),
        .pipe_tx_eqcoeff(pipe_tx_eqcoeff[11:10]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[35:30]),
        .pipe_tx_eqdone(pipe_tx_eqdone[5]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_10 \phy_lane[6].phy_rxeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(\phy_lane[6].phy_rxeq_i_n_3 ),
        .SR(phy_rst_i_n_9),
        .\adapt_cnt_reg[21]_0 (phy_rst_i_n_16),
        .pipe_rx_eq_adapt_done(pipe_rx_eq_adapt_done[6]),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[41:36]),
        .pipe_rx_eq_lffs_sel(pipe_rx_eq_lffs_sel[6]),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[27:24]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[13:12]),
        .pipe_rx_eqdone(pipe_rx_eqdone[6]),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[20:18]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[41:36]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_11 \phy_lane[6].phy_txeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(prst_n_r_reg),
        .GT_TXMAINCURSOR({GT_TXMAINCURSOR[41:36],txeq_maincursor[42]}),
        .GT_TXPOSTCURSOR({GT_TXPOSTCURSOR[27:24],txeq_postcursor_o[30]}),
        .GT_TXPRECURSOR({GT_TXPRECURSOR[27:24],txeq_precursor_o[30]}),
        .PIPETX6EQCONTROL(PIPETX6EQCONTROL),
        .PIPETX6EQPRESET(PIPETX6EQPRESET),
        .SR(phy_rst_i_n_9),
        .pipe_tx_eqcoeff(pipe_tx_eqcoeff[13:12]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[41:36]),
        .pipe_tx_eqdone(pipe_tx_eqdone[6]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rxeq_12 \phy_lane[7].phy_rxeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .Q(\phy_lane[7].phy_rxeq_i_n_3 ),
        .SR(phy_rst_i_n_9),
        .\adapt_cnt_reg[21]_0 (phy_rst_i_n_17),
        .pipe_rx_eq_adapt_done(pipe_rx_eq_adapt_done[7]),
        .pipe_rx_eq_lffs(pipe_rx_eq_lffs[47:42]),
        .pipe_rx_eq_lffs_sel(pipe_rx_eq_lffs_sel[7]),
        .pipe_rx_eq_txpreset(pipe_rx_eq_txpreset[31:28]),
        .pipe_rx_eqcontrol(pipe_rx_eqcontrol[15:14]),
        .pipe_rx_eqdone(pipe_rx_eqdone[7]),
        .pipe_rx_eqpreset(pipe_rx_eqpreset[23:21]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[47:42]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_txeq_13 \phy_lane[7].phy_txeq_i 
       (.CLK_PCLK(CLK_PCLK),
        .D(prst_n_r_reg),
        .GT_TXMAINCURSOR({GT_TXMAINCURSOR[47:42],txeq_maincursor[49]}),
        .GT_TXPOSTCURSOR({GT_TXPOSTCURSOR[31:28],txeq_postcursor_o[35]}),
        .GT_TXPRECURSOR({GT_TXPRECURSOR[31:28],txeq_precursor_o[35]}),
        .PIPETX7EQCONTROL(PIPETX7EQCONTROL),
        .PIPETX7EQPRESET(PIPETX7EQPRESET),
        .SR(phy_rst_i_n_9),
        .pipe_tx_eqcoeff(pipe_tx_eqcoeff[15:14]),
        .pipe_tx_eqdeemph(pipe_tx_eqdeemph[47:42]),
        .pipe_tx_eqdone(pipe_tx_eqdone[7]));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_rst phy_rst_i
       (.CLK_PCLK(CLK_PCLK),
        .CLK_USERCLK_CEMASK(phy_rdy_out),
        .D(prst_n_r_reg),
        .GT_CPLLLOCK({\gt_wizard.gtwizard_top_i_n_13 ,\gt_wizard.gtwizard_top_i_n_14 ,\gt_wizard.gtwizard_top_i_n_15 ,\gt_wizard.gtwizard_top_i_n_16 ,\gt_wizard.gtwizard_top_i_n_17 ,\gt_wizard.gtwizard_top_i_n_18 ,\gt_wizard.gtwizard_top_i_n_19 ,\gt_wizard.gtwizard_top_i_n_20 }),
        .GT_GTPOWERGOOD({\gt_wizard.gtwizard_top_i_n_37 ,\gt_wizard.gtwizard_top_i_n_38 ,\gt_wizard.gtwizard_top_i_n_39 ,\gt_wizard.gtwizard_top_i_n_40 ,\gt_wizard.gtwizard_top_i_n_41 ,\gt_wizard.gtwizard_top_i_n_42 ,\gt_wizard.gtwizard_top_i_n_43 ,\gt_wizard.gtwizard_top_i_n_44 }),
        .GT_GTRXRESET(rst_gtreset),
        .GT_PCIERSTTXSYNCSTART(rst_txsync_start),
        .GT_PCIESYNCTXSYNCDONE(gt_pciesynctxsyncdone),
        .GT_PHYSTATUS(GT_PHYSTATUS),
        .GT_RXPROGDIVRESET(rst_progdivreset),
        .GT_RXRESETDONE({\gt_wizard.gtwizard_top_i_n_245 ,\gt_wizard.gtwizard_top_i_n_246 ,\gt_wizard.gtwizard_top_i_n_247 ,\gt_wizard.gtwizard_top_i_n_248 ,\gt_wizard.gtwizard_top_i_n_249 ,\gt_wizard.gtwizard_top_i_n_250 ,\gt_wizard.gtwizard_top_i_n_251 ,\gt_wizard.gtwizard_top_i_n_252 }),
        .GT_RXUSERRDY(rst_userrdy),
        .GT_TXPROGDIVRESETDONE(gt_txprogdivresetdone),
        .GT_TXRESETDONE({\gt_wizard.gtwizard_top_i_n_294 ,\gt_wizard.gtwizard_top_i_n_295 ,\gt_wizard.gtwizard_top_i_n_296 ,\gt_wizard.gtwizard_top_i_n_297 ,\gt_wizard.gtwizard_top_i_n_298 ,\gt_wizard.gtwizard_top_i_n_299 ,\gt_wizard.gtwizard_top_i_n_300 ,\gt_wizard.gtwizard_top_i_n_301 }),
        .PHY_TXOUTCLKSEL(PHY_TXOUTCLKSEL[2:1]),
        .Q(\phy_lane[0].phy_rxeq_i_n_3 ),
        .SR(phy_rst_i_n_9),
        .\adapt_cnt_reg[21] (\phy_lane[1].phy_rxeq_i_n_3 ),
        .\adapt_cnt_reg[21]_0 (\phy_lane[2].phy_rxeq_i_n_3 ),
        .\adapt_cnt_reg[21]_1 (\phy_lane[3].phy_rxeq_i_n_3 ),
        .\adapt_cnt_reg[21]_2 (\phy_lane[4].phy_rxeq_i_n_3 ),
        .\adapt_cnt_reg[21]_3 (\phy_lane[5].phy_rxeq_i_n_3 ),
        .\adapt_cnt_reg[21]_4 (\phy_lane[6].phy_rxeq_i_n_3 ),
        .\adapt_cnt_reg[21]_5 (\phy_lane[7].phy_rxeq_i_n_3 ),
        .in0(rrst_n_r_reg),
        .phy_prst_n(phy_prst_n),
        .phy_rrst_n(phy_rrst_n),
        .prst_n_r_reg_reg_0(phy_rst_i_n_10),
        .prst_n_r_reg_reg_1(phy_rst_i_n_11),
        .prst_n_r_reg_reg_2(phy_rst_i_n_12),
        .prst_n_r_reg_reg_3(phy_rst_i_n_13),
        .prst_n_r_reg_reg_4(phy_rst_i_n_14),
        .prst_n_r_reg_reg_5(phy_rst_i_n_15),
        .prst_n_r_reg_reg_6(phy_rst_i_n_16),
        .prst_n_r_reg_reg_7(phy_rst_i_n_17),
        .prst_n_r_reg_reg_8(prst_n_r_reg_reg),
        .\sync_reg[3] (\sync_reg[3] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_rxcdrhold
   (rxcdrhold_in,
    CLK,
    GT_RXELECIDLE,
    CLK_PCLK,
    cfg_ltssm_state);
  output [0:0]rxcdrhold_in;
  input CLK;
  input [0:0]GT_RXELECIDLE;
  input CLK_PCLK;
  input [5:0]cfg_ltssm_state;

  wire CLK;
  wire CLK_PCLK;
  wire [0:0]GT_RXELECIDLE;
  wire [5:0]cfg_ltssm_state;
  wire pipe_rx0_elec_idle_reg0;
  wire pipe_rx0_elec_idle_reg1;
  wire [0:0]rxcdrhold_in;
  wire rxcdrhold_req;
  wire rxcdrhold_req0_n_0;
  wire sync_rxcdrhold_req_n_0;

  FDRE #(
    .INIT(1'b0)) 
    phy_rxcdrhold_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(sync_rxcdrhold_req_n_0),
        .Q(rxcdrhold_in),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pipe_rx0_elec_idle_reg0_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(GT_RXELECIDLE),
        .Q(pipe_rx0_elec_idle_reg0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    pipe_rx0_elec_idle_reg1_reg
       (.C(CLK_PCLK),
        .CE(1'b1),
        .D(pipe_rx0_elec_idle_reg0),
        .Q(pipe_rx0_elec_idle_reg1),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h1000000600000040)) 
    rxcdrhold_req0
       (.I0(cfg_ltssm_state[5]),
        .I1(cfg_ltssm_state[3]),
        .I2(cfg_ltssm_state[4]),
        .I3(cfg_ltssm_state[1]),
        .I4(cfg_ltssm_state[0]),
        .I5(cfg_ltssm_state[2]),
        .O(rxcdrhold_req0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rxcdrhold_req_reg
       (.C(CLK),
        .CE(1'b1),
        .D(rxcdrhold_req0_n_0),
        .Q(rxcdrhold_req),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_phy_sync__parameterized5 sync_rxcdrhold_req
       (.CLK_PCLK(CLK_PCLK),
        .D(rxcdrhold_req),
        .GT_RXELECIDLE(GT_RXELECIDLE),
        .pipe_rx0_elec_idle_reg1(pipe_rx0_elec_idle_reg1),
        .pipe_rx0_elec_idle_reg1_reg(sync_rxcdrhold_req_n_0),
        .rxcdrhold_in(rxcdrhold_in));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_pcie3_ultrascale_0_tph_tbl
   (CFGTPHSTTREADDATA,
    CFGTPHSTTREADDATAVALID,
    CLK,
    ADDRARDADDR,
    CFGTPHSTTWRITEDATA,
    CFGTPHSTTREADENABLE,
    reg_cfg_tph_stt_read_data_valid_o_reg_0,
    CFGTPHSTTWRITEENABLE,
    CFGTPHSTTWRITEBYTEVALID);
  output [31:0]CFGTPHSTTREADDATA;
  output CFGTPHSTTREADDATAVALID;
  input CLK;
  input [8:0]ADDRARDADDR;
  input [31:0]CFGTPHSTTWRITEDATA;
  input CFGTPHSTTREADENABLE;
  input reg_cfg_tph_stt_read_data_valid_o_reg_0;
  input CFGTPHSTTWRITEENABLE;
  input [3:0]CFGTPHSTTWRITEBYTEVALID;

  wire [8:0]ADDRARDADDR;
  wire [31:0]CFGTPHSTTREADDATA;
  wire CFGTPHSTTREADDATAVALID;
  wire CFGTPHSTTREADENABLE;
  wire [3:0]CFGTPHSTTWRITEBYTEVALID;
  wire [31:0]CFGTPHSTTWRITEDATA;
  wire CFGTPHSTTWRITEENABLE;
  wire CLK;
  wire [8:0]p_0_in;
  wire [13:5]p_1_out;
  wire ramb36e2_inst_i_15_n_0;
  wire ramb36e2_inst_n_100;
  wire ramb36e2_inst_n_101;
  wire ramb36e2_inst_n_102;
  wire ramb36e2_inst_n_103;
  wire ramb36e2_inst_n_104;
  wire ramb36e2_inst_n_105;
  wire ramb36e2_inst_n_106;
  wire ramb36e2_inst_n_107;
  wire ramb36e2_inst_n_108;
  wire ramb36e2_inst_n_109;
  wire ramb36e2_inst_n_110;
  wire ramb36e2_inst_n_111;
  wire ramb36e2_inst_n_112;
  wire ramb36e2_inst_n_113;
  wire ramb36e2_inst_n_114;
  wire ramb36e2_inst_n_115;
  wire ramb36e2_inst_n_116;
  wire ramb36e2_inst_n_117;
  wire ramb36e2_inst_n_118;
  wire ramb36e2_inst_n_119;
  wire ramb36e2_inst_n_120;
  wire ramb36e2_inst_n_121;
  wire ramb36e2_inst_n_122;
  wire ramb36e2_inst_n_123;
  wire ramb36e2_inst_n_124;
  wire ramb36e2_inst_n_125;
  wire ramb36e2_inst_n_126;
  wire ramb36e2_inst_n_127;
  wire ramb36e2_inst_n_128;
  wire ramb36e2_inst_n_129;
  wire ramb36e2_inst_n_130;
  wire ramb36e2_inst_n_131;
  wire reg_cfg_tph_stt_read_data_valid_o0;
  wire reg_cfg_tph_stt_read_data_valid_o1;
  wire reg_cfg_tph_stt_read_data_valid_o_reg_0;
  wire reg_cfg_tph_stt_read_enable_i;
  wire [8:0]reg_count_reg;
  wire reg_next_state__0;
  wire reg_state;
  wire [3:0]wea;
  wire NLW_ramb36e2_inst_CASOUTDBITERR_UNCONNECTED;
  wire NLW_ramb36e2_inst_CASOUTSBITERR_UNCONNECTED;
  wire NLW_ramb36e2_inst_DBITERR_UNCONNECTED;
  wire NLW_ramb36e2_inst_SBITERR_UNCONNECTED;
  wire [31:0]NLW_ramb36e2_inst_CASDOUTA_UNCONNECTED;
  wire [31:0]NLW_ramb36e2_inst_CASDOUTB_UNCONNECTED;
  wire [3:0]NLW_ramb36e2_inst_CASDOUTPA_UNCONNECTED;
  wire [3:0]NLW_ramb36e2_inst_CASDOUTPB_UNCONNECTED;
  wire [3:0]NLW_ramb36e2_inst_DOUTPADOUTP_UNCONNECTED;
  wire [3:0]NLW_ramb36e2_inst_DOUTPBDOUTP_UNCONNECTED;
  wire [7:0]NLW_ramb36e2_inst_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_ramb36e2_inst_RDADDRECC_UNCONNECTED;

  (* BOX_TYPE = "PRIMITIVE" *) 
  (* OPT_MODIFIED = "MLO" *) 
  RAMB36E2 #(
    .CASCADE_ORDER_A("NONE"),
    .CASCADE_ORDER_B("NONE"),
    .CLOCK_DOMAINS("COMMON"),
    .DOA_REG(1),
    .DOB_REG(0),
    .ENADDRENA("FALSE"),
    .ENADDRENB("FALSE"),
    .EN_ECC_PIPE("FALSE"),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RDADDRCHANGEA("FALSE"),
    .RDADDRCHANGEB("FALSE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(36),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("GENERATE_X_ONLY"),
    .SLEEP_ASYNC("FALSE"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(36),
    .WRITE_WIDTH_B(36)) 
    ramb36e2_inst
       (.ADDRARDADDR({1'b0,ADDRARDADDR,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,p_1_out,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ADDRENA(1'b1),
        .ADDRENB(1'b1),
        .CASDIMUXA(1'b0),
        .CASDIMUXB(1'b0),
        .CASDINA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINB({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASDINPA({1'b0,1'b0,1'b0,1'b0}),
        .CASDINPB({1'b0,1'b0,1'b0,1'b0}),
        .CASDOMUXA(1'b0),
        .CASDOMUXB(1'b0),
        .CASDOMUXEN_A(1'b0),
        .CASDOMUXEN_B(1'b0),
        .CASDOUTA(NLW_ramb36e2_inst_CASDOUTA_UNCONNECTED[31:0]),
        .CASDOUTB(NLW_ramb36e2_inst_CASDOUTB_UNCONNECTED[31:0]),
        .CASDOUTPA(NLW_ramb36e2_inst_CASDOUTPA_UNCONNECTED[3:0]),
        .CASDOUTPB(NLW_ramb36e2_inst_CASDOUTPB_UNCONNECTED[3:0]),
        .CASINDBITERR(1'b0),
        .CASINSBITERR(1'b0),
        .CASOREGIMUXA(1'b0),
        .CASOREGIMUXB(1'b0),
        .CASOREGIMUXEN_A(1'b0),
        .CASOREGIMUXEN_B(1'b0),
        .CASOUTDBITERR(NLW_ramb36e2_inst_CASOUTDBITERR_UNCONNECTED),
        .CASOUTSBITERR(NLW_ramb36e2_inst_CASOUTSBITERR_UNCONNECTED),
        .CLKARDCLK(CLK),
        .CLKBWRCLK(CLK),
        .DBITERR(NLW_ramb36e2_inst_DBITERR_UNCONNECTED),
        .DINADIN(CFGTPHSTTWRITEDATA),
        .DINBDIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DINPADINP({1'b0,1'b0,1'b0,1'b0}),
        .DINPBDINP({1'b0,1'b0,1'b0,1'b0}),
        .DOUTADOUT(CFGTPHSTTREADDATA),
        .DOUTBDOUT({ramb36e2_inst_n_100,ramb36e2_inst_n_101,ramb36e2_inst_n_102,ramb36e2_inst_n_103,ramb36e2_inst_n_104,ramb36e2_inst_n_105,ramb36e2_inst_n_106,ramb36e2_inst_n_107,ramb36e2_inst_n_108,ramb36e2_inst_n_109,ramb36e2_inst_n_110,ramb36e2_inst_n_111,ramb36e2_inst_n_112,ramb36e2_inst_n_113,ramb36e2_inst_n_114,ramb36e2_inst_n_115,ramb36e2_inst_n_116,ramb36e2_inst_n_117,ramb36e2_inst_n_118,ramb36e2_inst_n_119,ramb36e2_inst_n_120,ramb36e2_inst_n_121,ramb36e2_inst_n_122,ramb36e2_inst_n_123,ramb36e2_inst_n_124,ramb36e2_inst_n_125,ramb36e2_inst_n_126,ramb36e2_inst_n_127,ramb36e2_inst_n_128,ramb36e2_inst_n_129,ramb36e2_inst_n_130,ramb36e2_inst_n_131}),
        .DOUTPADOUTP(NLW_ramb36e2_inst_DOUTPADOUTP_UNCONNECTED[3:0]),
        .DOUTPBDOUTP(NLW_ramb36e2_inst_DOUTPBDOUTP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_ramb36e2_inst_ECCPARITY_UNCONNECTED[7:0]),
        .ECCPIPECE(1'b0),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(NLW_ramb36e2_inst_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b1),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_ramb36e2_inst_SBITERR_UNCONNECTED),
        .SLEEP(1'b0),
        .WEA(wea),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,reg_next_state__0,reg_next_state__0,reg_next_state__0,reg_next_state__0}));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramb36e2_inst_i_1
       (.I0(reg_state),
        .I1(reg_count_reg[8]),
        .O(p_1_out[13]));
  LUT2 #(
    .INIT(4'h8)) 
    ramb36e2_inst_i_10
       (.I0(CFGTPHSTTWRITEENABLE),
        .I1(CFGTPHSTTWRITEBYTEVALID[3]),
        .O(wea[3]));
  LUT2 #(
    .INIT(4'h8)) 
    ramb36e2_inst_i_11
       (.I0(CFGTPHSTTWRITEENABLE),
        .I1(CFGTPHSTTWRITEBYTEVALID[2]),
        .O(wea[2]));
  LUT2 #(
    .INIT(4'h8)) 
    ramb36e2_inst_i_12
       (.I0(CFGTPHSTTWRITEENABLE),
        .I1(CFGTPHSTTWRITEBYTEVALID[1]),
        .O(wea[1]));
  LUT2 #(
    .INIT(4'h8)) 
    ramb36e2_inst_i_13
       (.I0(CFGTPHSTTWRITEENABLE),
        .I1(CFGTPHSTTWRITEBYTEVALID[0]),
        .O(wea[0]));
  LUT6 #(
    .INIT(64'hFCFC5CFCFCFCFCFC)) 
    ramb36e2_inst_i_14
       (.I0(reg_count_reg[8]),
        .I1(reg_cfg_tph_stt_read_data_valid_o_reg_0),
        .I2(reg_state),
        .I3(reg_count_reg[6]),
        .I4(ramb36e2_inst_i_15_n_0),
        .I5(reg_count_reg[7]),
        .O(reg_next_state__0));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    ramb36e2_inst_i_15
       (.I0(reg_count_reg[4]),
        .I1(reg_count_reg[2]),
        .I2(reg_count_reg[0]),
        .I3(reg_count_reg[1]),
        .I4(reg_count_reg[3]),
        .I5(reg_count_reg[5]),
        .O(ramb36e2_inst_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramb36e2_inst_i_2
       (.I0(reg_state),
        .I1(reg_count_reg[7]),
        .O(p_1_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramb36e2_inst_i_3
       (.I0(reg_state),
        .I1(reg_count_reg[6]),
        .O(p_1_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramb36e2_inst_i_4
       (.I0(reg_state),
        .I1(reg_count_reg[5]),
        .O(p_1_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramb36e2_inst_i_5
       (.I0(reg_state),
        .I1(reg_count_reg[4]),
        .O(p_1_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramb36e2_inst_i_6
       (.I0(reg_state),
        .I1(reg_count_reg[3]),
        .O(p_1_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramb36e2_inst_i_7
       (.I0(reg_state),
        .I1(reg_count_reg[2]),
        .O(p_1_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramb36e2_inst_i_8
       (.I0(reg_state),
        .I1(reg_count_reg[1]),
        .O(p_1_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ramb36e2_inst_i_9
       (.I0(reg_state),
        .I1(reg_count_reg[0]),
        .O(p_1_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    reg_cfg_tph_stt_read_data_valid_o_i_1
       (.I0(CFGTPHSTTREADDATAVALID),
        .I1(reg_cfg_tph_stt_read_enable_i),
        .I2(reg_state),
        .I3(CFGTPHSTTREADENABLE),
        .O(reg_cfg_tph_stt_read_data_valid_o0));
  FDCE reg_cfg_tph_stt_read_data_valid_o_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(reg_cfg_tph_stt_read_data_valid_o_reg_0),
        .D(reg_cfg_tph_stt_read_data_valid_o0),
        .Q(CFGTPHSTTREADDATAVALID));
  FDCE reg_cfg_tph_stt_read_enable_i_reg
       (.C(CLK),
        .CE(1'b1),
        .CLR(reg_cfg_tph_stt_read_data_valid_o_reg_0),
        .D(CFGTPHSTTREADENABLE),
        .Q(reg_cfg_tph_stt_read_enable_i));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_count[0]_i_1 
       (.I0(reg_count_reg[0]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \reg_count[1]_i_1 
       (.I0(reg_count_reg[0]),
        .I1(reg_count_reg[1]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \reg_count[2]_i_1 
       (.I0(reg_count_reg[1]),
        .I1(reg_count_reg[0]),
        .I2(reg_count_reg[2]),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \reg_count[3]_i_1 
       (.I0(reg_count_reg[2]),
        .I1(reg_count_reg[0]),
        .I2(reg_count_reg[1]),
        .I3(reg_count_reg[3]),
        .O(p_0_in[3]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \reg_count[4]_i_1 
       (.I0(reg_count_reg[3]),
        .I1(reg_count_reg[1]),
        .I2(reg_count_reg[0]),
        .I3(reg_count_reg[2]),
        .I4(reg_count_reg[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'h7FFFFFFF80000000)) 
    \reg_count[5]_i_1 
       (.I0(reg_count_reg[4]),
        .I1(reg_count_reg[2]),
        .I2(reg_count_reg[0]),
        .I3(reg_count_reg[1]),
        .I4(reg_count_reg[3]),
        .I5(reg_count_reg[5]),
        .O(p_0_in[5]));
  LUT2 #(
    .INIT(4'h9)) 
    \reg_count[6]_i_1 
       (.I0(ramb36e2_inst_i_15_n_0),
        .I1(reg_count_reg[6]),
        .O(p_0_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \reg_count[7]_i_1 
       (.I0(reg_count_reg[6]),
        .I1(ramb36e2_inst_i_15_n_0),
        .I2(reg_count_reg[7]),
        .O(p_0_in[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \reg_count[8]_i_1 
       (.I0(reg_state),
        .O(reg_cfg_tph_stt_read_data_valid_o1));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hDF20)) 
    \reg_count[8]_i_2 
       (.I0(reg_count_reg[7]),
        .I1(ramb36e2_inst_i_15_n_0),
        .I2(reg_count_reg[6]),
        .I3(reg_count_reg[8]),
        .O(p_0_in[8]));
  FDRE \reg_count_reg[0] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[0]),
        .Q(reg_count_reg[0]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[1] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[1]),
        .Q(reg_count_reg[1]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[2] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[2]),
        .Q(reg_count_reg[2]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[3] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[3]),
        .Q(reg_count_reg[3]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[4] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[4]),
        .Q(reg_count_reg[4]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[5] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[5]),
        .Q(reg_count_reg[5]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[6] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[6]),
        .Q(reg_count_reg[6]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[7] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[7]),
        .Q(reg_count_reg[7]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE \reg_count_reg[8] 
       (.C(CLK),
        .CE(1'b1),
        .D(p_0_in[8]),
        .Q(reg_count_reg[8]),
        .R(reg_cfg_tph_stt_read_data_valid_o1));
  FDRE #(
    .INIT(1'b0)) 
    reg_state_reg
       (.C(CLK),
        .CE(1'b1),
        .D(reg_next_state__0),
        .Q(reg_state),
        .R(1'b0));
endmodule

(* DEF_VAL = "1'b1" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b0" *) (* RST_ACTIVE_HIGH = "0" *) (* VERSION = "0" *) 
(* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) (* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire reset_pol;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  LUT1 #(
    .INIT(2'h1)) 
    \arststages_ff[1]_i_1 
       (.I0(src_arst),
        .O(reset_pol));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(1'b1),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDCE #(
    .INIT(1'b1)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .CLR(reset_pol),
        .D(arststages_ff[0]),
        .Q(arststages_ff[1]));
endmodule

(* DEF_VAL = "1'b0" *) (* DEST_SYNC_FF = "2" *) (* INIT_SYNC_FF = "0" *) 
(* INV_DEF_VAL = "1'b1" *) (* ORIG_REF_NAME = "xpm_cdc_async_rst" *) (* RST_ACTIVE_HIGH = "1" *) 
(* VERSION = "0" *) (* XPM_MODULE = "TRUE" *) (* keep_hierarchy = "true" *) 
(* xpm_cdc = "ASYNC_RST" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_xpm_cdc_async_rst__parameterized0
   (src_arst,
    dest_clk,
    dest_arst);
  input src_arst;
  input dest_clk;
  output dest_arst;

  (* RTL_KEEP = "true" *) (* async_reg = "true" *) (* xpm_cdc = "ASYNC_RST" *) wire [1:0]arststages_ff;
  wire dest_clk;
  wire src_arst;

  assign dest_arst = arststages_ff[1];
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[0] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(1'b0),
        .PRE(src_arst),
        .Q(arststages_ff[0]));
  (* ASYNC_REG *) 
  (* KEEP = "true" *) 
  (* XPM_CDC = "ASYNC_RST" *) 
  FDPE #(
    .INIT(1'b0)) 
    \arststages_ff_reg[1] 
       (.C(dest_clk),
        .CE(1'b1),
        .D(arststages_ff[0]),
        .PRE(src_arst),
        .Q(arststages_ff[1]));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
