// Seed: 146502797
module module_0;
  logic id_1;
  ;
  assign id_1 = id_1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire module_1 = id_21#(
      .id_21(1),
      .id_1 (1),
      .id_13(-1),
      .id_21(1)
  );
  module_0 modCall_1 ();
  wire id_22 = id_13;
  initial begin : LABEL_0
    assert (id_1);
  end
  assign id_16 = id_7;
endmodule
