#    This file is part of JTCORES.
#    JTCORES program is free software: you can redistribute it and/or modify
#    it under the terms of the GNU General Public License as published by
#    the Free Software Foundation, either version 3 of the License, or
#    (at your option) any later version.
#
#    JTCORES program is distributed in the hope that it will be useful,
#    but WITHOUT ANY WARRANTY; without even the implied warranty of
#    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#    GNU General Public License for more details.
#
#    You should have received a copy of the GNU General Public License
#    along with JTCORES.  If not, see <http://www.gnu.org/licenses/>.
#
#    Author: Jose Tejada Gomez. Twitter: @topapate
#    Version: 1.0
#    Date: 22-11-2023

config:
  implicit: true
include:
  - 680x.yaml
ops:
  # 2^8  op entries
  # 2^12 ucode entries -> 16 entries/instruction
  # uCode clock @ 4x E pin clock (uCode clock = crystal frequency)
  - { name: ABA,  op: 0x1b, ctl: { alu: ADD, op0: a, op1: b,            ld: a,    cc: hnzvc }, cycles: 1 }
  - { name: ABX,  op: 0x3a, ctl: { alu: ADD, op0: b, op1: x, alu16: 1,  ld: x               }, cycles: 1 }

  - { name: ADCA, op: 0x89, ctl: { alu: ADD, op0: a,  op1: md,  addr: imm, ld: a, carry: cin, cc: hnzvc }, cycles: 2 }
  - { name: ADCA, op: 0x99, ctl: { alu: ADD, op0: a,  op1: md,  addr: dir, ld: a, carry: cin, cc: hnzvc }, cycles: 3 }
  - { name: ADCA, op: 0xa9, ctl: { alu: ADD, op0: a,  op1: md,  addr: idx, ld: a, carry: cin, cc: hnzvc }, cycles: 4 }
  - { name: ADCA, op: 0xb9, ctl: { alu: ADD, op0: a,  op1: md,  addr: ext, ld: a, carry: cin, cc: hnzvc }, cycles: 4 }
  - { name: ADCB, op: 0xc9, ctl: { alu: ADD, op0: b,  op1: md,  addr: imm, ld: b, carry: cin, cc: hnzvc }, cycles: 2 }
  - { name: ADCB, op: 0xd9, ctl: { alu: ADD, op0: b,  op1: md,  addr: dir, ld: b, carry: cin, cc: hnzvc }, cycles: 3 }
  - { name: ADCB, op: 0xe9, ctl: { alu: ADD, op0: b,  op1: md,  addr: idx, ld: b, carry: cin, cc: hnzvc }, cycles: 4 }
  - { name: ADCB, op: 0xf9, ctl: { alu: ADD, op0: b,  op1: md,  addr: ext, ld: b, carry: cin, cc: hnzvc }, cycles: 4 }

  - { name: ADDA, op: 0x8b, ctl: { alu: ADD, op0: a,  op1: md,  addr: imm, ld: a, cc: hnzvc }, cycles: 2 }
  - { name: ADDA, op: 0x9b, ctl: { alu: ADD, op0: a,  op1: md,  addr: dir, ld: a, cc: hnzvc }, cycles: 3 }
  - { name: ADDA, op: 0xab, ctl: { alu: ADD, op0: a,  op1: md,  addr: idx, ld: a, cc: hnzvc }, cycles: 4 }
  - { name: ADDA, op: 0xbb, ctl: { alu: ADD, op0: a,  op1: md,  addr: ext, ld: a, cc: hnzvc }, cycles: 4 }
  - { name: ADDB, op: 0xcb, ctl: { alu: ADD, op0: b,  op1: md,  addr: imm, ld: b, cc: hnzvc }, cycles: 2 }
  - { name: ADDB, op: 0xdb, ctl: { alu: ADD, op0: b,  op1: md,  addr: dir, ld: b, cc: hnzvc }, cycles: 3 }
  - { name: ADDB, op: 0xeb, ctl: { alu: ADD, op0: b,  op1: md,  addr: idx, ld: b, cc: hnzvc }, cycles: 4 }
  - { name: ADDB, op: 0xfb, ctl: { alu: ADD, op0: b,  op1: md,  addr: ext, ld: b, cc: hnzvc }, cycles: 4 }

  - { name: ADDD, op: 0xc3, ctl: { alu: ADD, op0: d,  op1: md,  addr: imm16, ld: d, alu16: 1, cc: nzvc }, cycles: 3 }
  - { name: ADDD, op: 0xd3, ctl: { alu: ADD, op0: d,  op1: md,  addr: dir16, ld: d, alu16: 1, cc: nzvc }, cycles: 4 }
  - { name: ADDD, op: 0xe3, ctl: { alu: ADD, op0: d,  op1: md,  addr: idx16, ld: d, alu16: 1, cc: nzvc }, cycles: 5 }
  - { name: ADDD, op: 0xf3, ctl: { alu: ADD, op0: d,  op1: md,  addr: ext16, ld: d, alu16: 1, cc: nzvc }, cycles: 5 }

  - { name: ANDA, op: 0x84, ctl: { alu: AND, op0: a,  op1: md,  addr: imm, ld: a, cc: nzv0 }, cycles: 2 }
  - { name: ANDA, op: 0x94, ctl: { alu: AND, op0: a,  op1: md,  addr: dir, ld: a, cc: nzv0 }, cycles: 3 }
  - { name: ANDA, op: 0xa4, ctl: { alu: AND, op0: a,  op1: md,  addr: idx, ld: a, cc: nzv0 }, cycles: 4 }
  - { name: ANDA, op: 0xb4, ctl: { alu: AND, op0: a,  op1: md,  addr: ext, ld: a, cc: nzv0 }, cycles: 4 }
  - { name: ANDB, op: 0xc4, ctl: { alu: AND, op0: b,  op1: md,  addr: imm, ld: b, cc: nzv0 }, cycles: 2 }
  - { name: ANDB, op: 0xd4, ctl: { alu: AND, op0: b,  op1: md,  addr: dir, ld: b, cc: nzv0 }, cycles: 3 }
  - { name: ANDB, op: 0xe4, ctl: { alu: AND, op0: b,  op1: md,  addr: idx, ld: b, cc: nzv0 }, cycles: 4 }
  - { name: ANDB, op: 0xf4, ctl: { alu: AND, op0: b,  op1: md,  addr: ext, ld: b, cc: nzv0 }, cycles: 4 }

  - { name: ASR,  op: 0x67, ctl: { alu: ASR, op0: md, op1: md, carry: shl,  addr: idx, wr: wr, cc: nzvc }, cycles: 6 }
  - { name: ASR,  op: 0x77, ctl: { alu: ASR, op0: md, op1: md, carry: shl,  addr: ext, wr: wr, cc: nzvc }, cycles: 6 }
  - { name: ASRA, op: 0x47, ctl: { alu: ASR, op0: a,  op1: a,  carry: shl, ld: a,  cc: nzvc }, cycles: 1 }
  - { name: ASRB, op: 0x57, ctl: { alu: ASR, op0: b,  op1: b,  carry: shl, ld: b,  cc: nzvc }, cycles: 1 }

  - { name: BITA, op: 0x85, ctl: { alu: AND, op0: a,  op1: md,  addr: imm, cc: nzv0 }, cycles: 2 }
  - { name: BITA, op: 0x95, ctl: { alu: AND, op0: a,  op1: md,  addr: dir, cc: nzv0 }, cycles: 3 }
  - { name: BITA, op: 0xa5, ctl: { alu: AND, op0: a,  op1: md,  addr: idx, cc: nzv0 }, cycles: 4 }
  - { name: BITA, op: 0xb5, ctl: { alu: AND, op0: a,  op1: md,  addr: ext, cc: nzv0 }, cycles: 4 }
  - { name: BITB, op: 0xc5, ctl: { alu: AND, op0: b,  op1: md,  addr: imm, cc: nzv0 }, cycles: 2 }
  - { name: BITB, op: 0xd5, ctl: { alu: AND, op0: b,  op1: md,  addr: dir, cc: nzv0 }, cycles: 3 }
  - { name: BITB, op: 0xe5, ctl: { alu: AND, op0: b,  op1: md,  addr: idx, cc: nzv0 }, cycles: 4 }
  - { name: BITB, op: 0xf5, ctl: { alu: AND, op0: b,  op1: md,  addr: ext, cc: nzv0 }, cycles: 4 }

  # Branches
  - { name: BRA,  op: 0x20, cycles: 3 }
  - { name: BRN,  op: 0x21, cycles: 3 }
  - { name: BHI,  op: 0x22, cycles: 3 }
  - { name: BLS,  op: 0x23, cycles: 3 }
  - { name: BCC,  op: 0x24, cycles: 3 }
  - { name: BCS,  op: 0x25, cycles: 3 }
  - { name: BNE,  op: 0x26, cycles: 3 }
  - { name: BEQ,  op: 0x27, cycles: 3 }
  - { name: BVC,  op: 0x28, cycles: 3 }
  - { name: BVS,  op: 0x29, cycles: 3 }
  - { name: BPL,  op: 0x2a, cycles: 3 }
  - { name: BMI,  op: 0x2b, cycles: 3 }
  - { name: BGE,  op: 0x2c, cycles: 3 }
  - { name: BLT,  op: 0x2d, cycles: 3 }
  - { name: BGT,  op: 0x2e, cycles: 3 }
  - { name: BLE,  op: 0x2f, cycles: 3 }
  - { name: BSR,  op: 0x8d, cycles: 5 }

  - { name: CBA,  op: 0x11, ctl: { alu: SUB, op0: a, op1: b, cc: nzvc}, cycles: 1 }

  - { name: CLR,  op: 0x6F, ctl: { op0: zero, addr: idx, wr: wr, cc: n0z1v0c0 }, cycles: 5 }
  - { name: CLR,  op: 0x7F, ctl: { op0: zero, addr: ext, wr: wr, cc: n0z1v0c0 }, cycles: 5 }
  - { name: CLRA, op: 0x4F, ctl: { op0: zero,            ld: a,  cc: n0z1v0c0 }, cycles: 1 }
  - { name: CLRB, op: 0x5F, ctl: { op0: zero,            ld: b,  cc: n0z1v0c0 }, cycles: 1 }

  - { name: CMPA, op: 0x81, ctl: { alu: SUB, op0: a,  op1: md,  addr: imm, cc: nzvc }, cycles: 2 }
  - { name: CMPA, op: 0x91, ctl: { alu: SUB, op0: a,  op1: md,  addr: dir, cc: nzvc }, cycles: 3 }
  - { name: CMPA, op: 0xa1, ctl: { alu: SUB, op0: a,  op1: md,  addr: idx, cc: nzvc }, cycles: 4 }
  - { name: CMPA, op: 0xb1, ctl: { alu: SUB, op0: a,  op1: md,  addr: ext, cc: nzvc }, cycles: 4 }
  - { name: CMPB, op: 0xc1, ctl: { alu: SUB, op0: b,  op1: md,  addr: imm, cc: nzvc }, cycles: 2 }
  - { name: CMPB, op: 0xd1, ctl: { alu: SUB, op0: b,  op1: md,  addr: dir, cc: nzvc }, cycles: 3 }
  - { name: CMPB, op: 0xe1, ctl: { alu: SUB, op0: b,  op1: md,  addr: idx, cc: nzvc }, cycles: 4 }
  - { name: CMPB, op: 0xf1, ctl: { alu: SUB, op0: b,  op1: md,  addr: ext, cc: nzvc }, cycles: 4 }

  - { name: COM,  op: 0x63, ctl: { op0inv: 1, op0: md, addr: idx, wr: wr, cc: nzv0c1 }, cycles: 6 }
  - { name: COM,  op: 0x73, ctl: { op0inv: 1, op0: md, addr: ext, wr: wr, cc: nzv0c1 }, cycles: 6 }
  - { name: COMA, op: 0x43, ctl: { op0inv: 1, op0: a,             ld: a,  cc: nzv0c1 }, cycles: 1 }
  - { name: COMB, op: 0x53, ctl: { op0inv: 1, op0: b,             ld: b,  cc: nzv0c1 }, cycles: 1 }

  - { name: DAA,  op: 0x19, ctl: { alu: DAA, op0: a,                       ld: a,  cc: nzvc }, cycles: 2 }
  - { name: DEC,  op: 0x6A, ctl: { alu: SUB, op0: md, op1: one, addr: idx, wr: wr, cc: nzv  }, cycles: 6 }
  - { name: DEC,  op: 0x7A, ctl: { alu: SUB, op0: md, op1: one, addr: ext, wr: wr, cc: nzv  }, cycles: 6 }
  - { name: DECA, op: 0x4A, ctl: { alu: SUB, op0: a,  op1: one,            ld: a,  cc: nzv  }, cycles: 1 }
  - { name: DECB, op: 0x5A, ctl: { alu: SUB, op0: b,  op1: one,            ld: b,  cc: nzv  }, cycles: 1 }
  - { name: DEX,  op: 0x09, ctl: { alu: SUB, op0: x,  op1: one,  alu16: 1, ld: x,  cc:  z,  }, cycles: 1 }
  - { name: DES,  op: 0x34, ctl: { alu: SUB, op0: s,  op1: one,            ld: s,           }, cycles: 1 }

  - { name: CPX,  op: 0x8c, ctl: { alu: SUB, op0: x,  op1: md,  addr: imm16, alu16: 1, cc: nzvc }, cycles: 3 }
  - { name: CPX,  op: 0x9c, ctl: { alu: SUB, op0: x,  op1: md,  addr: dir16, alu16: 1, cc: nzvc }, cycles: 4 }
  - { name: CPX,  op: 0xac, ctl: { alu: SUB, op0: x,  op1: md,  addr: idx16, alu16: 1, cc: nzvc }, cycles: 5 }
  - { name: CPX,  op: 0xbc, ctl: { alu: SUB, op0: x,  op1: md,  addr: ext16, alu16: 1, cc: nzvc }, cycles: 5 }

  - { name: CLC,  op: 0x0c, ctl: { cc: c0 },  cycles: 1 }
  - { name: CLI,  op: 0x0e, ctl: { cc: i0 },  cycles: 1 }
  - { name: CLV,  op: 0x0a, ctl: { cc: v0 },  cycles: 1 }

  - { name: EORA, op: 0x88, ctl: { alu: EOR, op0: a,  op1: md,  addr: imm, ld: a, cc: nzv0 }, cycles: 2 }
  - { name: EORA, op: 0x98, ctl: { alu: EOR, op0: a,  op1: md,  addr: dir, ld: a, cc: nzv0 }, cycles: 3 }
  - { name: EORA, op: 0xa8, ctl: { alu: EOR, op0: a,  op1: md,  addr: idx, ld: a, cc: nzv0 }, cycles: 4 }
  - { name: EORA, op: 0xb8, ctl: { alu: EOR, op0: a,  op1: md,  addr: ext, ld: a, cc: nzv0 }, cycles: 4 }
  - { name: EORB, op: 0xc8, ctl: { alu: EOR, op0: b,  op1: md,  addr: imm, ld: b, cc: nzv0 }, cycles: 2 }
  - { name: EORB, op: 0xd8, ctl: { alu: EOR, op0: b,  op1: md,  addr: dir, ld: b, cc: nzv0 }, cycles: 3 }
  - { name: EORB, op: 0xe8, ctl: { alu: EOR, op0: b,  op1: md,  addr: idx, ld: b, cc: nzv0 }, cycles: 4 }
  - { name: EORB, op: 0xf8, ctl: { alu: EOR, op0: b,  op1: md,  addr: ext, ld: b, cc: nzv0 }, cycles: 4 }

  - { name: INC,  op: 0x6c, ctl: { alu: ADD, op0: md, op1: one, addr: idx, wr: wr, cc: nzv }, cycles: 6 }
  - { name: INC,  op: 0x7c, ctl: { alu: ADD, op0: md, op1: one, addr: ext, wr: wr, cc: nzv }, cycles: 6 }
  - { name: INCA, op: 0x4c, ctl: { alu: ADD, op0: a,  op1: one,            ld: a,  cc: nzv }, cycles: 1 }
  - { name: INCB, op: 0x5c, ctl: { alu: ADD, op0: b,  op1: one,            ld: b,  cc: nzv }, cycles: 1 }
  - { name: INX,  op: 0x08, ctl: { alu: ADD, op0: x,  op1: one, alu16: 1,  ld: x,  cc:  z  }, cycles: 1 }
  - { name: INS,  op: 0x31, ctl: { alu: ADD, op0: s,  op1: one,            ld: s,          }, cycles: 1 }

  - { name: JMP,  op: 0x6e, ctl: {            op0: ea,         addr: idxa  }, cycles: 3 }
  - { name: JMP,  op: 0x7e, ctl: {            op0: md,         addr: imm16 }, cycles: 3 }
  - { name: JSR,  op: 0x9d, ctl: {                             addr: dira  }, cycles: 5 }
  - { name: JSR,  op: 0xad, ctl: {                             addr: idxa  }, cycles: 5 }
  - { name: JSR,  op: 0xbd, ctl: {                             addr: exta  }, cycles: 6 }
  - { name: LDAA, op: 0x86, ctl: {            op0: md,         addr: imm,   ld: a,   cc: nzv0 }, cycles: 2 }
  - { name: LDAA, op: 0x96, ctl: {            op0: md,         addr: dir,   ld: a,   cc: nzv0 }, cycles: 3 }
  - { name: LDAA, op: 0xa6, ctl: {            op0: md,         addr: idx,   ld: a,   cc: nzv0 }, cycles: 4 }
  - { name: LDAA, op: 0xb6, ctl: {            op0: md,         addr: ext,   ld: a,   cc: nzv0 }, cycles: 4 }
  - { name: LDAB, op: 0xc6, ctl: {            op0: md,         addr: imm,   ld: b,   cc: nzv0 }, cycles: 2 }
  - { name: LDAB, op: 0xd6, ctl: {            op0: md,         addr: dir,   ld: b,   cc: nzv0 }, cycles: 3 }
  - { name: LDAB, op: 0xe6, ctl: {            op0: md,         addr: idx,   ld: b,   cc: nzv0 }, cycles: 4 }
  - { name: LDAB, op: 0xf6, ctl: {            op0: md,         addr: ext,   ld: b,   cc: nzv0 }, cycles: 4 }
  - { name: LDD,  op: 0xcc, ctl: {  alu16: 1, op0: md,         addr: imm16, ld: d,   cc: nzv0 }, cycles: 3 }
  - { name: LDD,  op: 0xdc, ctl: {  alu16: 1, op0: md,         addr: dir16, ld: d,   cc: nzv0 }, cycles: 4 }
  - { name: LDD,  op: 0xec, ctl: {  alu16: 1, op0: md,         addr: idx16, ld: d,   cc: nzv0 }, cycles: 5 }
  - { name: LDD,  op: 0xfc, ctl: {  alu16: 1, op0: md,         addr: ext16, ld: d,   cc: nzv0 }, cycles: 5 }
  - { name: LDX,  op: 0xce, ctl: {  alu16: 1, op0: md,         addr: imm16, ld: x,   cc: nzv0 }, cycles: 3 }
  - { name: LDX,  op: 0xde, ctl: {  alu16: 1, op0: md,         addr: dir16, ld: x,   cc: nzv0 }, cycles: 4 }
  - { name: LDX,  op: 0xee, ctl: {  alu16: 1, op0: md,         addr: idx16, ld: x,   cc: nzv0 }, cycles: 5 }
  - { name: LDX,  op: 0xfe, ctl: {  alu16: 1, op0: md,         addr: ext16, ld: x,   cc: nzv0 }, cycles: 5 }
  - { name: LDS,  op: 0x8e, ctl: {  alu16: 1, op0: md,         addr: imm16, ld: s,   cc: nzv0 }, cycles: 3 }
  - { name: LDS,  op: 0x9e, ctl: {  alu16: 1, op0: md,         addr: dir16, ld: s,   cc: nzv0 }, cycles: 4 }
  - { name: LDS,  op: 0xae, ctl: {  alu16: 1, op0: md,         addr: idx16, ld: s,   cc: nzv0 }, cycles: 5 }
  - { name: LDS,  op: 0xbe, ctl: {  alu16: 1, op0: md,         addr: ext16, ld: s,   cc: nzv0 }, cycles: 5 }
  - { name: LSL,  op: 0x68, ctl: {  alu: LSL, op0: md, op1: md, addr: idx, wr: wr,   cc: nzvc }, cycles: 6 }
  - { name: LSL,  op: 0x78, ctl: {  alu: LSL, op0: md, op1: md, addr: ext, wr: wr,   cc: nzvc }, cycles: 6 }
  - { name: LSLA, op: 0x48, ctl: {  alu: LSL, op0: a, op1: a,              ld: a,    cc: nzvc }, cycles: 1 }
  - { name: LSLB, op: 0x58, ctl: {  alu: LSL, op0: b, op1: b,              ld: b,    cc: nzvc }, cycles: 1 }
  - { name: LSLD, op: 0x05, ctl: {  alu: LSL, op0: a, op1: b, alu16: 1,    ld: d, cc: nzvc }, cycles: 1 }
  - { name: LSR,  op: 0x64, ctl: {  alu: LSR, op0: md, op1: md, addr: idx, wr: wr,  cc: n0zvc }, cycles: 6 }
  - { name: LSR,  op: 0x74, ctl: {  alu: LSR, op0: md, op1: md, addr: ext, wr: wr,  cc: n0zvc }, cycles: 6 }
  - { name: LSRA, op: 0x44, ctl: {  alu: LSR, op0: a, op1: a,              ld: a,   cc: n0zvc }, cycles: 1 }
  - { name: LSRB, op: 0x54, ctl: {  alu: LSR, op0: b, op1: b,              ld: b,   cc: n0zvc }, cycles: 1 }
  - { name: LSRD, op: 0x04, ctl: {  alu: LSR, op0: a, op1: b, alu16: 1, carry: shr, ld: d,   cc: n0zvc }, cycles: 1 }
  - { name: MUL,  op: 0x3d, ctl: {  alu: MUL, op0: a, op1: b,               ld: d,  cc:     c }, cycles: 7 }

  - { name: NEG,  op: 0x60, ctl: { alu: SUB, op0: zero, op1: md, addr: idx, wr: wr, cc: nzvc }, cycles: 6 }
  - { name: NEG,  op: 0x70, ctl: { alu: SUB, op0: zero, op1: md, addr: ext, wr: wr, cc: nzvc }, cycles: 6 }
  - { name: NEGA, op: 0x40, ctl: { alu: SUB, op0: zero, op1: a,             ld: a,  cc: nzvc }, cycles: 1 }
  - { name: NEGB, op: 0x50, ctl: { alu: SUB, op0: zero, op1: b,             ld: b,  cc: nzvc }, cycles: 1 }

  - { name: NOP,  op: 0x01, ctl: {                                                            }, cycles: 1 }
  - { name: ORAA, op: 0x8a, ctl: { alu: OR,  op0: a,  op1: md,  addr: imm,   ld: a,  cc: nzv0 }, cycles: 2 }
  - { name: ORAA, op: 0x9a, ctl: { alu: OR,  op0: a,  op1: md,  addr: dir,   ld: a,  cc: nzv0 }, cycles: 3 }
  - { name: ORAA, op: 0xaa, ctl: { alu: OR,  op0: a,  op1: md,  addr: idx,   ld: a,  cc: nzv0 }, cycles: 4 }
  - { name: ORAA, op: 0xba, ctl: { alu: OR,  op0: a,  op1: md,  addr: ext,   ld: a,  cc: nzv0 }, cycles: 4 }
  - { name: ORAB, op: 0xca, ctl: { alu: OR,  op0: b,  op1: md,  addr: imm,   ld: b,  cc: nzv0 }, cycles: 2 }
  - { name: ORAB, op: 0xda, ctl: { alu: OR,  op0: b,  op1: md,  addr: dir,   ld: b,  cc: nzv0 }, cycles: 3 }
  - { name: ORAB, op: 0xea, ctl: { alu: OR,  op0: b,  op1: md,  addr: idx,   ld: b,  cc: nzv0 }, cycles: 4 }
  - { name: ORAB, op: 0xfa, ctl: { alu: OR,  op0: b,  op1: md,  addr: ext,   ld: b,  cc: nzv0 }, cycles: 4 }
  - { name: PSHA, op: 0x36, ctl: {           op0: a,            addr: psh8,                   }, cycles: 4 }
  - { name: PSHB, op: 0x37, ctl: {           op0: b,            addr: psh8,                   }, cycles: 4 }
  - { name: PSHX, op: 0x3c, ctl: {           op0: x,            addr: psh16,                  }, cycles: 5 }
  - { name: PULA, op: 0x32, ctl: {                              addr: pul8,  ld: a,           }, cycles: 3 }
  - { name: PULB, op: 0x33, ctl: {                              addr: pul8,  ld: b,           }, cycles: 3 }
  - { name: PULX, op: 0x38, ctl: {                              addr: pul16, ld: x,           }, cycles: 4 }
  - { name: ROL,  op: 0x69, ctl: { alu: LSL, op1: md, wr: wr,   addr: idx,          carry: cin, cc: nzvc }, cycles: 6 }
  - { name: ROL,  op: 0x79, ctl: { alu: LSL, op1: md, wr: wr,   addr: ext,          carry: cin, cc: nzvc }, cycles: 6 }
  - { name: ROLA, op: 0x49, ctl: { alu: LSL, op1: a,                         ld: a, carry: cin, cc: nzvc }, cycles: 1 }
  - { name: ROLB, op: 0x59, ctl: { alu: LSL, op1: b,                         ld: b, carry: cin, cc: nzvc }, cycles: 1 }
  - { name: ROR,  op: 0x66, ctl: { alu: LSR, op1: md, wr: wr,   addr: idx,          carry: cin, cc: nzvc }, cycles: 6 }
  - { name: ROR,  op: 0x76, ctl: { alu: LSR, op1: md, wr: wr,   addr: ext,          carry: cin, cc: nzvc }, cycles: 6 }
  - { name: RORA, op: 0x46, ctl: { alu: LSR, op1: a,                         ld: a, carry: cin, cc: nzvc }, cycles: 1 }
  - { name: RORB, op: 0x56, ctl: { alu: LSR, op1: b,                         ld: b, carry: cin, cc: nzvc }, cycles: 1 }
  - { name: SBA,  op: 0x10, ctl: { alu: SUB, op0: a, op1: b,                 ld: a,  cc: nzvc }, cycles: 1 }

  - { name: SBCA, op: 0x82, ctl: { alu: SUB, op0: a,  op1: md,  addr: imm, ld: a, carry: cin, cc: nzvc }, cycles: 2 }
  - { name: SBCA, op: 0x92, ctl: { alu: SUB, op0: a,  op1: md,  addr: dir, ld: a, carry: cin, cc: nzvc }, cycles: 3 }
  - { name: SBCA, op: 0xa2, ctl: { alu: SUB, op0: a,  op1: md,  addr: idx, ld: a, carry: cin, cc: nzvc }, cycles: 4 }
  - { name: SBCA, op: 0xb2, ctl: { alu: SUB, op0: a,  op1: md,  addr: ext, ld: a, carry: cin, cc: nzvc }, cycles: 4 }
  - { name: SBCB, op: 0xc2, ctl: { alu: SUB, op0: b,  op1: md,  addr: imm, ld: b, carry: cin, cc: nzvc }, cycles: 2 }
  - { name: SBCB, op: 0xd2, ctl: { alu: SUB, op0: b,  op1: md,  addr: dir, ld: b, carry: cin, cc: nzvc }, cycles: 3 }
  - { name: SBCB, op: 0xe2, ctl: { alu: SUB, op0: b,  op1: md,  addr: idx, ld: b, carry: cin, cc: nzvc }, cycles: 4 }
  - { name: SBCB, op: 0xf2, ctl: { alu: SUB, op0: b,  op1: md,  addr: ext, ld: b, carry: cin, cc: nzvc }, cycles: 4 }

  - { name: SEC,  op: 0x0d, ctl: {                                                 cc:   c1 }, cycles: 1 }
  - { name: SEI,  op: 0x0f, ctl: {                                                 cc:   i1 }, cycles: 1 }
  - { name: SEV,  op: 0x0b, ctl: {                                                 cc:   v1 }, cycles: 1 }
  - { name: STAA, op: 0x97, ctl: {           op0: a,           addr: dira,         cc: nzv0 }, cycles: 3 }
  - { name: STAA, op: 0xa7, ctl: {           op0: a,           addr: idxa,         cc: nzv0 }, cycles: 4 }
  - { name: STAA, op: 0xb7, ctl: {           op0: a,           addr: exta,         cc: nzv0 }, cycles: 4 }
  - { name: STAB, op: 0xd7, ctl: {           op0: b,           addr: dira,         cc: nzv0 }, cycles: 3 }
  - { name: STAB, op: 0xe7, ctl: {           op0: b,           addr: idxa,         cc: nzv0 }, cycles: 4 }
  - { name: STAB, op: 0xf7, ctl: {           op0: b,           addr: exta,         cc: nzv0 }, cycles: 4 }
  - { name: STD,  op: 0xdd, ctl: {           op0: d,           addr: dira,         cc: nzv0 }, cycles: 4 }
  - { name: STD,  op: 0xed, ctl: {           op0: d,           addr: idxa,         cc: nzv0 }, cycles: 5 }
  - { name: STD,  op: 0xfd, ctl: {           op0: d,           addr: exta,         cc: nzv0 }, cycles: 5 }
  - { name: STS,  op: 0x9f, ctl: {           op0: s,           addr: dira,         cc: nzv0 }, cycles: 4 }
  - { name: STS,  op: 0xaf, ctl: {           op0: s,           addr: idxa,         cc: nzv0 }, cycles: 5 }
  - { name: STS,  op: 0xbf, ctl: {           op0: s,           addr: exta,         cc: nzv0 }, cycles: 5 }
  - { name: STX,  op: 0xdf, ctl: {           op0: x,           addr: dira,         cc: nzv0 }, cycles: 4 }
  - { name: STX,  op: 0xef, ctl: {           op0: x,           addr: idxa,         cc: nzv0 }, cycles: 5 }
  - { name: STX,  op: 0xff, ctl: {           op0: x,           addr: exta,         cc: nzv0 }, cycles: 5 }
  - { name: SUBA, op: 0x80, ctl: { alu: SUB, op0: a,  op1: md,  addr: imm, ld: a,  cc: nzvc }, cycles: 2 }
  - { name: SUBA, op: 0x90, ctl: { alu: SUB, op0: a,  op1: md,  addr: dir, ld: a,  cc: nzvc }, cycles: 3 }
  - { name: SUBA, op: 0xa0, ctl: { alu: SUB, op0: a,  op1: md,  addr: idx, ld: a,  cc: nzvc }, cycles: 4 }
  - { name: SUBA, op: 0xb0, ctl: { alu: SUB, op0: a,  op1: md,  addr: ext, ld: a,  cc: nzvc }, cycles: 4 }
  - { name: SUBB, op: 0xc0, ctl: { alu: SUB, op0: b,  op1: md,  addr: imm, ld: b,  cc: nzvc }, cycles: 2 }
  - { name: SUBB, op: 0xd0, ctl: { alu: SUB, op0: b,  op1: md,  addr: dir, ld: b,  cc: nzvc }, cycles: 3 }
  - { name: SUBB, op: 0xe0, ctl: { alu: SUB, op0: b,  op1: md,  addr: idx, ld: b,  cc: nzvc }, cycles: 4 }
  - { name: SUBB, op: 0xf0, ctl: { alu: SUB, op0: b,  op1: md,  addr: ext, ld: b,  cc: nzvc }, cycles: 4 }

  - { name: SUBD, op: 0x83, ctl: { alu: SUB, op0: d,  op1: md,  addr: imm16, ld: d, alu16: 1, cc: nzvc }, cycles: 3 }
  - { name: SUBD, op: 0x93, ctl: { alu: SUB, op0: d,  op1: md,  addr: dir16, ld: d, alu16: 1, cc: nzvc }, cycles: 4 }
  - { name: SUBD, op: 0xa3, ctl: { alu: SUB, op0: d,  op1: md,  addr: idx16, ld: d, alu16: 1, cc: nzvc }, cycles: 5 }
  - { name: SUBD, op: 0xb3, ctl: { alu: SUB, op0: d,  op1: md,  addr: ext16, ld: d, alu16: 1, cc: nzvc }, cycles: 5 }

  - { name: SWI,  op: 0x3f, ctl: {                                                 cc: i1    }, cycles: 12 }
  - { name: TAB,  op: 0x16, ctl: {           op0: a,                       ld: b,  cc: nzv0  }, cycles: 1 }
  - { name: TAP,  op: 0x06, ctl: {           op0: a,                       ld: cc            }, cycles: 1 }
  - { name: TBA,  op: 0x17, ctl: {           op0: b,                       ld: a,  cc: nzv0  }, cycles: 1 }
  - { name: TPA,  op: 0x07, ctl: {           op0: cc,                      ld: a             }, cycles: 1 }
  - { name: TXS,  op: 0x35, ctl: { alu: SUB, op0: x,  op1: one,            ld: s             }, cycles: 1 }
  - { name: TSX,  op: 0x30, ctl: { alu: ADD, op0: s,  op1: one,            ld: x             }, cycles: 1 }
  - { name: TST,  op: 0x6d, ctl: { alu: SUB, op0: md, op1: zero, addr: idx,       cc: nzv0c0 }, cycles: 4 }
  - { name: TST,  op: 0x7d, ctl: { alu: SUB, op0: md, op1: zero, addr: ext,       cc: nzv0c0 }, cycles: 4 }
  - { name: TSTA, op: 0x4d, ctl: { alu: SUB, op0: a,  op1: zero,                  cc: nzv0c0 }, cycles: 1 }
  - { name: TSTB, op: 0x5d, ctl: { alu: SUB, op0: b,  op1: zero,                  cc: nzv0c0 }, cycles: 1 }
  - { name: RTI,  op: 0x3b,                                                                     cycles: 10 }
  - { name: RTS,  op: 0x39,                                                                     cycles: 5  }
  - { name: WAI,  op: 0x3e,                                                                     cycles: 9  }

  # New instructions, not present in 6801
  - { name: AIM,  op: 0x71, ctl: { alu: AND, addr: dir, wr: wr, cc: nzv0 }, cycles: 6 }
  - { name: AIM,  op: 0x61, ctl: { alu: AND, addr: idx, wr: wr, cc: nzv0 }, cycles: 7 }
  - { name: OIM,  op: 0x72, ctl: { alu: OR,  addr: dir, wr: wr, cc: nzv0 }, cycles: 6 }
  - { name: OIM,  op: 0x62, ctl: { alu: OR,  addr: idx, wr: wr, cc: nzv0 }, cycles: 7 }
  - { name: EIM,  op: 0x75, ctl: { alu: EOR, addr: dir, wr: wr, cc: nzv0 }, cycles: 6 }
  - { name: EIM,  op: 0x65, ctl: { alu: EOR, addr: idx, wr: wr, cc: nzv0 }, cycles: 7 }
  - { name: TIM,  op: 0x7b, ctl: { alu: AND, addr: dir,         cc: nzv0 }, cycles: 6 }
  - { name: TIM,  op: 0x6b, ctl: { alu: AND, addr: idx,         cc: nzv0 }, cycles: 7 }
  - { name: XGDX, op: 0x18,                                                 cycles: 2 }
  - { name: SLP,  op: 0x1a,                                                 cycles: 4 }
ucode:
  - mnemo: [ MUL ]
    seq:
      - idle6_jsr
      - idle6_jsr
      - idle6_jsr
      - ${addr}_jsr, inc_pc
      - ${op0}_rmux, ld0_opnd
      - ${op1}_rmux, ld1_opnd, fetch
      - ${alu}_alu, ${carry}_carry, alu16=${alu16}, ${ld}_ld, ${cc}_cc, ni
  - mnemo: [ XGDX ]
    seq:
      - inc_pc, x_rmux, ld0_opnd
      - d_rmux, ld0_opnd, d_ld
      - x_ld
      - fetch
      -
      - ni
  # 1st operand as immediate, then read operand and write result to memory, 6/7 cycles
  - mnemo: [ AIM, OIM, EIM, TIM ]
    seq:
      - idle6_jsr, inc_pc
      - fetch, alt
      - ${addr}_jsr inc_pc
      - ld0_opnd
      - ld1_opnd, alt
      - ${alu}_alu, md_ld, ${cc}_cc
      - m_ea, ${wr}
      - # bus cycle
      - fetch
      - # wait for the fetch
      - ni
  - mnemo: [ SLP ]  # incomplete implementation. Won't exit this state if bit I was set (but it should exit)
    seq:
      - idle6_jsr
      - idle6_jsr
      - halt