#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf06340 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf064d0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xef82d0 .functor NOT 1, L_0xf5a230, C4<0>, C4<0>, C4<0>;
L_0xf5a010 .functor XOR 2, L_0xf59ed0, L_0xf59f70, C4<00>, C4<00>;
L_0xf5a120 .functor XOR 2, L_0xf5a010, L_0xf5a080, C4<00>, C4<00>;
v0xf53ff0_0 .net *"_ivl_10", 1 0, L_0xf5a080;  1 drivers
v0xf540f0_0 .net *"_ivl_12", 1 0, L_0xf5a120;  1 drivers
v0xf541d0_0 .net *"_ivl_2", 1 0, L_0xf59e30;  1 drivers
v0xf54290_0 .net *"_ivl_4", 1 0, L_0xf59ed0;  1 drivers
v0xf54370_0 .net *"_ivl_6", 1 0, L_0xf59f70;  1 drivers
v0xf544a0_0 .net *"_ivl_8", 1 0, L_0xf5a010;  1 drivers
v0xf54580_0 .net "a", 0 0, v0xf50680_0;  1 drivers
v0xf54620_0 .net "b", 0 0, v0xf50720_0;  1 drivers
v0xf546c0_0 .net "c", 0 0, v0xf507c0_0;  1 drivers
v0xf54760_0 .var "clk", 0 0;
v0xf54800_0 .net "d", 0 0, v0xf50900_0;  1 drivers
v0xf548a0_0 .net "out_pos_dut", 0 0, L_0xf59bb0;  1 drivers
v0xf54940_0 .net "out_pos_ref", 0 0, L_0xf55e70;  1 drivers
v0xf549e0_0 .net "out_sop_dut", 0 0, L_0xf57380;  1 drivers
v0xf54a80_0 .net "out_sop_ref", 0 0, L_0xf2adf0;  1 drivers
v0xf54b20_0 .var/2u "stats1", 223 0;
v0xf54bc0_0 .var/2u "strobe", 0 0;
v0xf54c60_0 .net "tb_match", 0 0, L_0xf5a230;  1 drivers
v0xf54d30_0 .net "tb_mismatch", 0 0, L_0xef82d0;  1 drivers
v0xf54dd0_0 .net "wavedrom_enable", 0 0, v0xf50bd0_0;  1 drivers
v0xf54ea0_0 .net "wavedrom_title", 511 0, v0xf50c70_0;  1 drivers
L_0xf59e30 .concat [ 1 1 0 0], L_0xf55e70, L_0xf2adf0;
L_0xf59ed0 .concat [ 1 1 0 0], L_0xf55e70, L_0xf2adf0;
L_0xf59f70 .concat [ 1 1 0 0], L_0xf59bb0, L_0xf57380;
L_0xf5a080 .concat [ 1 1 0 0], L_0xf55e70, L_0xf2adf0;
L_0xf5a230 .cmp/eeq 2, L_0xf59e30, L_0xf5a120;
S_0xf06660 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xf064d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xef86b0 .functor AND 1, v0xf507c0_0, v0xf50900_0, C4<1>, C4<1>;
L_0xef8a90 .functor NOT 1, v0xf50680_0, C4<0>, C4<0>, C4<0>;
L_0xef8e70 .functor NOT 1, v0xf50720_0, C4<0>, C4<0>, C4<0>;
L_0xef90f0 .functor AND 1, L_0xef8a90, L_0xef8e70, C4<1>, C4<1>;
L_0xf10fe0 .functor AND 1, L_0xef90f0, v0xf507c0_0, C4<1>, C4<1>;
L_0xf2adf0 .functor OR 1, L_0xef86b0, L_0xf10fe0, C4<0>, C4<0>;
L_0xf552f0 .functor NOT 1, v0xf50720_0, C4<0>, C4<0>, C4<0>;
L_0xf55360 .functor OR 1, L_0xf552f0, v0xf50900_0, C4<0>, C4<0>;
L_0xf55470 .functor AND 1, v0xf507c0_0, L_0xf55360, C4<1>, C4<1>;
L_0xf55530 .functor NOT 1, v0xf50680_0, C4<0>, C4<0>, C4<0>;
L_0xf55600 .functor OR 1, L_0xf55530, v0xf50720_0, C4<0>, C4<0>;
L_0xf55670 .functor AND 1, L_0xf55470, L_0xf55600, C4<1>, C4<1>;
L_0xf557f0 .functor NOT 1, v0xf50720_0, C4<0>, C4<0>, C4<0>;
L_0xf55860 .functor OR 1, L_0xf557f0, v0xf50900_0, C4<0>, C4<0>;
L_0xf55780 .functor AND 1, v0xf507c0_0, L_0xf55860, C4<1>, C4<1>;
L_0xf559f0 .functor NOT 1, v0xf50680_0, C4<0>, C4<0>, C4<0>;
L_0xf55af0 .functor OR 1, L_0xf559f0, v0xf50900_0, C4<0>, C4<0>;
L_0xf55bb0 .functor AND 1, L_0xf55780, L_0xf55af0, C4<1>, C4<1>;
L_0xf55d60 .functor XNOR 1, L_0xf55670, L_0xf55bb0, C4<0>, C4<0>;
v0xef7c00_0 .net *"_ivl_0", 0 0, L_0xef86b0;  1 drivers
v0xef8000_0 .net *"_ivl_12", 0 0, L_0xf552f0;  1 drivers
v0xef83e0_0 .net *"_ivl_14", 0 0, L_0xf55360;  1 drivers
v0xef87c0_0 .net *"_ivl_16", 0 0, L_0xf55470;  1 drivers
v0xef8ba0_0 .net *"_ivl_18", 0 0, L_0xf55530;  1 drivers
v0xef8f80_0 .net *"_ivl_2", 0 0, L_0xef8a90;  1 drivers
v0xef9200_0 .net *"_ivl_20", 0 0, L_0xf55600;  1 drivers
v0xf4ebf0_0 .net *"_ivl_24", 0 0, L_0xf557f0;  1 drivers
v0xf4ecd0_0 .net *"_ivl_26", 0 0, L_0xf55860;  1 drivers
v0xf4edb0_0 .net *"_ivl_28", 0 0, L_0xf55780;  1 drivers
v0xf4ee90_0 .net *"_ivl_30", 0 0, L_0xf559f0;  1 drivers
v0xf4ef70_0 .net *"_ivl_32", 0 0, L_0xf55af0;  1 drivers
v0xf4f050_0 .net *"_ivl_36", 0 0, L_0xf55d60;  1 drivers
L_0x7f380f031018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf4f110_0 .net *"_ivl_38", 0 0, L_0x7f380f031018;  1 drivers
v0xf4f1f0_0 .net *"_ivl_4", 0 0, L_0xef8e70;  1 drivers
v0xf4f2d0_0 .net *"_ivl_6", 0 0, L_0xef90f0;  1 drivers
v0xf4f3b0_0 .net *"_ivl_8", 0 0, L_0xf10fe0;  1 drivers
v0xf4f490_0 .net "a", 0 0, v0xf50680_0;  alias, 1 drivers
v0xf4f550_0 .net "b", 0 0, v0xf50720_0;  alias, 1 drivers
v0xf4f610_0 .net "c", 0 0, v0xf507c0_0;  alias, 1 drivers
v0xf4f6d0_0 .net "d", 0 0, v0xf50900_0;  alias, 1 drivers
v0xf4f790_0 .net "out_pos", 0 0, L_0xf55e70;  alias, 1 drivers
v0xf4f850_0 .net "out_sop", 0 0, L_0xf2adf0;  alias, 1 drivers
v0xf4f910_0 .net "pos0", 0 0, L_0xf55670;  1 drivers
v0xf4f9d0_0 .net "pos1", 0 0, L_0xf55bb0;  1 drivers
L_0xf55e70 .functor MUXZ 1, L_0x7f380f031018, L_0xf55670, L_0xf55d60, C4<>;
S_0xf4fb50 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xf064d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xf50680_0 .var "a", 0 0;
v0xf50720_0 .var "b", 0 0;
v0xf507c0_0 .var "c", 0 0;
v0xf50860_0 .net "clk", 0 0, v0xf54760_0;  1 drivers
v0xf50900_0 .var "d", 0 0;
v0xf509f0_0 .var/2u "fail", 0 0;
v0xf50a90_0 .var/2u "fail1", 0 0;
v0xf50b30_0 .net "tb_match", 0 0, L_0xf5a230;  alias, 1 drivers
v0xf50bd0_0 .var "wavedrom_enable", 0 0;
v0xf50c70_0 .var "wavedrom_title", 511 0;
E_0xf04cb0/0 .event negedge, v0xf50860_0;
E_0xf04cb0/1 .event posedge, v0xf50860_0;
E_0xf04cb0 .event/or E_0xf04cb0/0, E_0xf04cb0/1;
S_0xf4fe80 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xf4fb50;
 .timescale -12 -12;
v0xf500c0_0 .var/2s "i", 31 0;
E_0xf04b50 .event posedge, v0xf50860_0;
S_0xf501c0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xf4fb50;
 .timescale -12 -12;
v0xf503c0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf504a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xf4fb50;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf50e50 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xf064d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf56270 .functor AND 1, L_0xf56020, L_0xf560c0, C4<1>, C4<1>;
L_0xf56380 .functor AND 1, L_0xf56270, v0xf507c0_0, C4<1>, C4<1>;
L_0xf56720 .functor AND 1, L_0xf56380, L_0xf56570, C4<1>, C4<1>;
L_0xf56a10 .functor AND 1, L_0xf56830, v0xf50720_0, C4<1>, C4<1>;
L_0xf56ba0 .functor AND 1, L_0xf56a10, L_0xf56b00, C4<1>, C4<1>;
L_0xf56cb0 .functor AND 1, L_0xf56ba0, v0xf50900_0, C4<1>, C4<1>;
L_0xf56db0 .functor OR 1, L_0xf56720, L_0xf56cb0, C4<0>, C4<0>;
L_0xf56fa0 .functor AND 1, L_0xf56ec0, v0xf50720_0, C4<1>, C4<1>;
L_0xf570b0 .functor AND 1, L_0xf56fa0, v0xf507c0_0, C4<1>, C4<1>;
L_0xf57210 .functor AND 1, L_0xf570b0, L_0xf57170, C4<1>, C4<1>;
L_0xf57380 .functor OR 1, L_0xf56db0, L_0xf57210, C4<0>, C4<0>;
L_0xf57490 .functor OR 1, v0xf50680_0, v0xf50720_0, C4<0>, C4<0>;
L_0xf57660 .functor OR 1, L_0xf57490, L_0xf57570, C4<0>, C4<0>;
L_0xf57770 .functor OR 1, L_0xf57660, v0xf50900_0, C4<0>, C4<0>;
L_0xf57500 .functor OR 1, v0xf50680_0, L_0xf578b0, C4<0>, C4<0>;
L_0xf579a0 .functor OR 1, L_0xf57500, v0xf507c0_0, C4<0>, C4<0>;
L_0xf57af0 .functor OR 1, L_0xf579a0, v0xf50900_0, C4<0>, C4<0>;
L_0xf57bb0 .functor AND 1, L_0xf57770, L_0xf57af0, C4<1>, C4<1>;
L_0xf57e60 .functor OR 1, v0xf50680_0, L_0xf57d60, C4<0>, C4<0>;
L_0xf57ed0 .functor OR 1, L_0xf57e60, v0xf507c0_0, C4<0>, C4<0>;
L_0xf58040 .functor OR 1, L_0xf57ed0, L_0xf57cc0, C4<0>, C4<0>;
L_0xf58150 .functor AND 1, L_0xf57bb0, L_0xf58040, C4<1>, C4<1>;
L_0xf58430 .functor OR 1, L_0xf58320, v0xf50720_0, C4<0>, C4<0>;
L_0xf584f0 .functor OR 1, L_0xf58430, v0xf507c0_0, C4<0>, C4<0>;
L_0xf58680 .functor OR 1, L_0xf584f0, v0xf50900_0, C4<0>, C4<0>;
L_0xf58740 .functor AND 1, L_0xf58150, L_0xf58680, C4<1>, C4<1>;
L_0xf589d0 .functor OR 1, L_0xf58930, v0xf50720_0, C4<0>, C4<0>;
L_0xf58a90 .functor OR 1, L_0xf589d0, v0xf507c0_0, C4<0>, C4<0>;
L_0xf583c0 .functor OR 1, L_0xf58a90, L_0xf58c40, C4<0>, C4<0>;
L_0xf58e00 .functor AND 1, L_0xf58740, L_0xf583c0, C4<1>, C4<1>;
L_0xf590b0 .functor OR 1, L_0xf59010, v0xf50720_0, C4<0>, C4<0>;
L_0xf596c0 .functor OR 1, L_0xf590b0, L_0xf59380, C4<0>, C4<0>;
L_0xf598e0 .functor OR 1, L_0xf596c0, v0xf50900_0, C4<0>, C4<0>;
L_0xf59bb0 .functor AND 1, L_0xf58e00, L_0xf598e0, C4<1>, C4<1>;
v0xf51010_0 .net *"_ivl_1", 0 0, L_0xf56020;  1 drivers
v0xf510d0_0 .net *"_ivl_11", 0 0, L_0xf56720;  1 drivers
v0xf51190_0 .net *"_ivl_13", 0 0, L_0xf56830;  1 drivers
v0xf51260_0 .net *"_ivl_15", 0 0, L_0xf56a10;  1 drivers
v0xf51320_0 .net *"_ivl_17", 0 0, L_0xf56b00;  1 drivers
v0xf51430_0 .net *"_ivl_19", 0 0, L_0xf56ba0;  1 drivers
v0xf514f0_0 .net *"_ivl_21", 0 0, L_0xf56cb0;  1 drivers
v0xf515b0_0 .net *"_ivl_23", 0 0, L_0xf56db0;  1 drivers
v0xf51670_0 .net *"_ivl_25", 0 0, L_0xf56ec0;  1 drivers
v0xf517c0_0 .net *"_ivl_27", 0 0, L_0xf56fa0;  1 drivers
v0xf51880_0 .net *"_ivl_29", 0 0, L_0xf570b0;  1 drivers
v0xf51940_0 .net *"_ivl_3", 0 0, L_0xf560c0;  1 drivers
v0xf51a00_0 .net *"_ivl_31", 0 0, L_0xf57170;  1 drivers
v0xf51ac0_0 .net *"_ivl_33", 0 0, L_0xf57210;  1 drivers
v0xf51b80_0 .net *"_ivl_37", 0 0, L_0xf57490;  1 drivers
v0xf51c40_0 .net *"_ivl_39", 0 0, L_0xf57570;  1 drivers
v0xf51d00_0 .net *"_ivl_41", 0 0, L_0xf57660;  1 drivers
v0xf51ed0_0 .net *"_ivl_43", 0 0, L_0xf57770;  1 drivers
v0xf51f90_0 .net *"_ivl_45", 0 0, L_0xf578b0;  1 drivers
v0xf52050_0 .net *"_ivl_47", 0 0, L_0xf57500;  1 drivers
v0xf52110_0 .net *"_ivl_49", 0 0, L_0xf579a0;  1 drivers
v0xf521d0_0 .net *"_ivl_5", 0 0, L_0xf56270;  1 drivers
v0xf52290_0 .net *"_ivl_51", 0 0, L_0xf57af0;  1 drivers
v0xf52350_0 .net *"_ivl_53", 0 0, L_0xf57bb0;  1 drivers
v0xf52410_0 .net *"_ivl_55", 0 0, L_0xf57d60;  1 drivers
v0xf524d0_0 .net *"_ivl_57", 0 0, L_0xf57e60;  1 drivers
v0xf52590_0 .net *"_ivl_59", 0 0, L_0xf57ed0;  1 drivers
v0xf52650_0 .net *"_ivl_61", 0 0, L_0xf57cc0;  1 drivers
v0xf52710_0 .net *"_ivl_63", 0 0, L_0xf58040;  1 drivers
v0xf527d0_0 .net *"_ivl_65", 0 0, L_0xf58150;  1 drivers
v0xf52890_0 .net *"_ivl_67", 0 0, L_0xf58320;  1 drivers
v0xf52950_0 .net *"_ivl_69", 0 0, L_0xf58430;  1 drivers
v0xf52a10_0 .net *"_ivl_7", 0 0, L_0xf56380;  1 drivers
v0xf52ce0_0 .net *"_ivl_71", 0 0, L_0xf584f0;  1 drivers
v0xf52da0_0 .net *"_ivl_73", 0 0, L_0xf58680;  1 drivers
v0xf52e60_0 .net *"_ivl_75", 0 0, L_0xf58740;  1 drivers
v0xf52f20_0 .net *"_ivl_77", 0 0, L_0xf58930;  1 drivers
v0xf52fe0_0 .net *"_ivl_79", 0 0, L_0xf589d0;  1 drivers
v0xf530a0_0 .net *"_ivl_81", 0 0, L_0xf58a90;  1 drivers
v0xf53160_0 .net *"_ivl_83", 0 0, L_0xf58c40;  1 drivers
v0xf53220_0 .net *"_ivl_85", 0 0, L_0xf583c0;  1 drivers
v0xf532e0_0 .net *"_ivl_87", 0 0, L_0xf58e00;  1 drivers
v0xf533a0_0 .net *"_ivl_89", 0 0, L_0xf59010;  1 drivers
v0xf53460_0 .net *"_ivl_9", 0 0, L_0xf56570;  1 drivers
v0xf53520_0 .net *"_ivl_91", 0 0, L_0xf590b0;  1 drivers
v0xf535e0_0 .net *"_ivl_93", 0 0, L_0xf59380;  1 drivers
v0xf536a0_0 .net *"_ivl_95", 0 0, L_0xf596c0;  1 drivers
v0xf53760_0 .net *"_ivl_97", 0 0, L_0xf598e0;  1 drivers
v0xf53820_0 .net "a", 0 0, v0xf50680_0;  alias, 1 drivers
v0xf538c0_0 .net "b", 0 0, v0xf50720_0;  alias, 1 drivers
v0xf539b0_0 .net "c", 0 0, v0xf507c0_0;  alias, 1 drivers
v0xf53aa0_0 .net "d", 0 0, v0xf50900_0;  alias, 1 drivers
v0xf53b90_0 .net "out_pos", 0 0, L_0xf59bb0;  alias, 1 drivers
v0xf53c50_0 .net "out_sop", 0 0, L_0xf57380;  alias, 1 drivers
L_0xf56020 .reduce/nor v0xf50680_0;
L_0xf560c0 .reduce/nor v0xf50720_0;
L_0xf56570 .reduce/nor v0xf50900_0;
L_0xf56830 .reduce/nor v0xf50680_0;
L_0xf56b00 .reduce/nor v0xf507c0_0;
L_0xf56ec0 .reduce/nor v0xf50680_0;
L_0xf57170 .reduce/nor v0xf50900_0;
L_0xf57570 .reduce/nor v0xf507c0_0;
L_0xf578b0 .reduce/nor v0xf50720_0;
L_0xf57d60 .reduce/nor v0xf50720_0;
L_0xf57cc0 .reduce/nor v0xf50900_0;
L_0xf58320 .reduce/nor v0xf50680_0;
L_0xf58930 .reduce/nor v0xf50680_0;
L_0xf58c40 .reduce/nor v0xf50900_0;
L_0xf59010 .reduce/nor v0xf50680_0;
L_0xf59380 .reduce/nor v0xf507c0_0;
S_0xf53dd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xf064d0;
 .timescale -12 -12;
E_0xeed9f0 .event anyedge, v0xf54bc0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf54bc0_0;
    %nor/r;
    %assign/vec4 v0xf54bc0_0, 0;
    %wait E_0xeed9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf4fb50;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf509f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf50a90_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xf4fb50;
T_4 ;
    %wait E_0xf04cb0;
    %load/vec4 v0xf50b30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf509f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf4fb50;
T_5 ;
    %wait E_0xf04b50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
    %wait E_0xf04b50;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
    %wait E_0xf04b50;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
    %wait E_0xf04b50;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
    %wait E_0xf04b50;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
    %wait E_0xf04b50;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
    %wait E_0xf04b50;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
    %wait E_0xf04b50;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
    %wait E_0xf04b50;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
    %wait E_0xf04b50;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
    %wait E_0xf04b50;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
    %wait E_0xf04b50;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
    %wait E_0xf04b50;
    %load/vec4 v0xf509f0_0;
    %store/vec4 v0xf50a90_0, 0, 1;
    %fork t_1, S_0xf4fe80;
    %jmp t_0;
    .scope S_0xf4fe80;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf500c0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xf500c0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xf04b50;
    %load/vec4 v0xf500c0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf500c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf500c0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xf4fb50;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf04cb0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf50900_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf507c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf50720_0, 0;
    %assign/vec4 v0xf50680_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xf509f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xf50a90_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xf064d0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf54760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf54bc0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xf064d0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xf54760_0;
    %inv;
    %store/vec4 v0xf54760_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xf064d0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf50860_0, v0xf54d30_0, v0xf54580_0, v0xf54620_0, v0xf546c0_0, v0xf54800_0, v0xf54a80_0, v0xf549e0_0, v0xf54940_0, v0xf548a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xf064d0;
T_9 ;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xf064d0;
T_10 ;
    %wait E_0xf04cb0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf54b20_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf54b20_0, 4, 32;
    %load/vec4 v0xf54c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf54b20_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf54b20_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf54b20_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xf54a80_0;
    %load/vec4 v0xf54a80_0;
    %load/vec4 v0xf549e0_0;
    %xor;
    %load/vec4 v0xf54a80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf54b20_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf54b20_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xf54940_0;
    %load/vec4 v0xf54940_0;
    %load/vec4 v0xf548a0_0;
    %xor;
    %load/vec4 v0xf54940_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf54b20_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xf54b20_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf54b20_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth1/human/ece241_2013_q2/iter0/response1/top_module.sv";
