-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Intel Program License
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

WIDTH=32;
DEPTH=64;
ADDRESS_RADIX=DEC;
DATA_RADIX=HEX;

CONTENT BEGIN
    0  :   0000CAFE;
    1  :   00000000;
    2  :   0000BABA;
    3  :   00000003;
    4  :   00000004;
    5  :   00000005;
    6  :   00000006;
    7  :   00000007;
    8  :   00000008;
    9  :   0000CAFE;
    10 :   0000BABE;
    11 :   0000000B;
    12 :   0000000C;
    13 :   0000000D;
    14 :   0000000E;
    15 :   00000000;
    16 :   00000011;
    17 :   00000012;
    18 :   00000013;
    19 :   00000014;
    20 :   00000015;
    21 :   00000016; 
   [22..63]: 00000000;

END;