

================================================================
== Vitis HLS Report for 'quad_frame_remapper_Pipeline_2'
================================================================
* Date:           Wed Feb 25 19:26:56 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      363|      363|  3.630 us|  3.630 us|  361|  361|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      361|      361|         3|          1|          1|   360|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     32|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|     142|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     142|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_fu_103_p2            |         +|   0|  0|  14|           9|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond2915_fu_97_p2      |      icmp|   0|  0|  14|           9|           9|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  32|          20|          13|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index8_load  |   9|          2|    9|         18|
    |gmem1_blk_n_W                      |   9|          2|    1|          2|
    |loop_index8_fu_54                  |   9|          2|    9|         18|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  45|         10|   21|         42|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |line_buf_out_load_reg_146         |  128|   0|  128|          0|
    |loop_index8_fu_54                 |    9|   0|    9|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  142|   0|  142|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  quad_frame_remapper_Pipeline_2|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  quad_frame_remapper_Pipeline_2|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  quad_frame_remapper_Pipeline_2|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  quad_frame_remapper_Pipeline_2|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  quad_frame_remapper_Pipeline_2|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  quad_frame_remapper_Pipeline_2|  return value|
|m_axi_gmem1_0_AWVALID   |  out|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_AWREADY   |   in|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_AWADDR    |  out|   64|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_AWID      |  out|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_AWLEN     |  out|   32|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_AWSIZE    |  out|    3|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_AWBURST   |  out|    2|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_AWLOCK    |  out|    2|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_AWCACHE   |  out|    4|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_AWPROT    |  out|    3|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_AWQOS     |  out|    4|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_AWREGION  |  out|    4|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_AWUSER    |  out|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_WVALID    |  out|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_WREADY    |   in|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_WDATA     |  out|  128|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_WSTRB     |  out|   16|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_WLAST     |  out|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_WID       |  out|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_WUSER     |  out|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_ARVALID   |  out|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_ARREADY   |   in|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_ARADDR    |  out|   64|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_ARID      |  out|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_ARLEN     |  out|   32|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_ARSIZE    |  out|    3|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_ARBURST   |  out|    2|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_ARLOCK    |  out|    2|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_ARCACHE   |  out|    4|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_ARPROT    |  out|    3|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_ARQOS     |  out|    4|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_ARREGION  |  out|    4|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_ARUSER    |  out|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_RVALID    |   in|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_RREADY    |  out|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_RDATA     |   in|  128|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_RLAST     |   in|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_RID       |   in|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_RFIFONUM  |   in|    9|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_RUSER     |   in|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_RRESP     |   in|    2|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_BVALID    |   in|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_BREADY    |  out|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_BRESP     |   in|    2|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_BID       |   in|    1|       m_axi|                           gmem1|       pointer|
|m_axi_gmem1_0_BUSER     |   in|    1|       m_axi|                           gmem1|       pointer|
|sext_ln107              |   in|   60|     ap_none|                      sext_ln107|        scalar|
|line_buf_out_address0   |  out|    9|   ap_memory|                    line_buf_out|         array|
|line_buf_out_ce0        |  out|    1|   ap_memory|                    line_buf_out|         array|
|line_buf_out_q0         |   in|  128|   ap_memory|                    line_buf_out|         array|
+------------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.99>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index8 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %line_buf_out"   --->   Operation 7 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln107_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %sext_ln107"   --->   Operation 8 'read' 'sext_ln107_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln107_cast = sext i60 %sext_ln107_read"   --->   Operation 9 'sext' 'sext_ln107_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 388800, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 2, i32 16, i32 32, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %loop_index8"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop7"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%loop_index8_load = load i9 %loop_index8"   --->   Operation 13 'load' 'loop_index8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %gmem1"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.82ns)   --->   "%exitcond2915 = icmp_eq  i9 %loop_index8_load, i9 360"   --->   Operation 15 'icmp' 'exitcond2915' <Predicate = true> <Delay = 1.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.82ns)   --->   "%empty = add i9 %loop_index8_load, i9 1"   --->   Operation 16 'add' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond2915, void %load-store-loop7.split, void %cleanup.loopexit.exitStub"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%loop_index8_cast = zext i9 %loop_index8_load"   --->   Operation 18 'zext' 'loop_index8_cast' <Predicate = (!exitcond2915)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%line_buf_out_addr_1 = getelementptr i128 %line_buf_out, i64 0, i64 %loop_index8_cast"   --->   Operation 19 'getelementptr' 'line_buf_out_addr_1' <Predicate = (!exitcond2915)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%line_buf_out_load = load i9 %line_buf_out_addr_1"   --->   Operation 20 'load' 'line_buf_out_load' <Predicate = (!exitcond2915)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 360> <RAM>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 %empty, i9 %loop_index8"   --->   Operation 21 'store' 'store_ln0' <Predicate = (!exitcond2915)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 22 [1/2] ( I:3.25ns O:3.25ns )   --->   "%line_buf_out_load = load i9 %line_buf_out_addr_1"   --->   Operation 22 'load' 'line_buf_out_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 360> <RAM>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (exitcond2915)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i128 %gmem1, i64 %sext_ln107_cast" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 23 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360"   --->   Operation 25 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (7.30ns)   --->   "%write_ln107 = write void @_ssdm_op_Write.m_axi.p1i128, i64 %gmem1_addr, i128 %line_buf_out_load, i16 65535" [C:/quad_frame_remapper/quad_frame_remapper.cpp:107]   --->   Operation 26 'write' 'write_ln107' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop7"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln107]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ line_buf_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index8                (alloca                ) [ 0100]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 0000]
sext_ln107_read            (read                  ) [ 0000]
sext_ln107_cast            (sext                  ) [ 0111]
specinterface_ln0          (specinterface         ) [ 0000]
store_ln0                  (store                 ) [ 0000]
br_ln0                     (br                    ) [ 0000]
loop_index8_load           (load                  ) [ 0000]
specbitsmap_ln0            (specbitsmap           ) [ 0000]
exitcond2915               (icmp                  ) [ 0110]
empty                      (add                   ) [ 0000]
br_ln0                     (br                    ) [ 0000]
loop_index8_cast           (zext                  ) [ 0000]
line_buf_out_addr_1        (getelementptr         ) [ 0110]
store_ln0                  (store                 ) [ 0000]
line_buf_out_load          (load                  ) [ 0101]
gmem1_addr                 (getelementptr         ) [ 0000]
specpipeline_ln0           (specpipeline          ) [ 0000]
speclooptripcount_ln0      (speclooptripcount     ) [ 0000]
write_ln107                (write                 ) [ 0000]
br_ln0                     (br                    ) [ 0000]
ret_ln0                    (ret                   ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln107">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln107"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="line_buf_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buf_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="loop_index8_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index8/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="sext_ln107_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="60" slack="0"/>
<pin id="60" dir="0" index="1" bw="60" slack="0"/>
<pin id="61" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln107_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="line_buf_out_addr_1_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="128" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="9" slack="0"/>
<pin id="68" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="line_buf_out_addr_1/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="9" slack="0"/>
<pin id="73" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_buf_out_load/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="write_ln107_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="128" slack="0"/>
<pin id="80" dir="0" index="2" bw="128" slack="1"/>
<pin id="81" dir="0" index="3" bw="1" slack="0"/>
<pin id="82" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln107/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="sext_ln107_cast_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="60" slack="0"/>
<pin id="87" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln107_cast/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln0_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="0"/>
<pin id="91" dir="0" index="1" bw="9" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="loop_index8_load_load_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="9" slack="0"/>
<pin id="96" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index8_load/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="exitcond2915_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="9" slack="0"/>
<pin id="99" dir="0" index="1" bw="9" slack="0"/>
<pin id="100" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2915/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="empty_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="9" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="loop_index8_cast_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="9" slack="0"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index8_cast/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="9" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="gmem1_addr_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="0" index="1" bw="64" slack="2"/>
<pin id="122" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="loop_index8_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="loop_index8 "/>
</bind>
</comp>

<comp id="132" class="1005" name="sext_ln107_cast_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="2"/>
<pin id="134" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln107_cast "/>
</bind>
</comp>

<comp id="137" class="1005" name="exitcond2915_reg_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="1" slack="1"/>
<pin id="139" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2915 "/>
</bind>
</comp>

<comp id="141" class="1005" name="line_buf_out_addr_1_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="1"/>
<pin id="143" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_out_addr_1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="line_buf_out_load_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="128" slack="1"/>
<pin id="148" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="line_buf_out_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="42" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="83"><net_src comp="50" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="52" pin="0"/><net_sink comp="77" pin=3"/></net>

<net id="88"><net_src comp="58" pin="2"/><net_sink comp="85" pin=0"/></net>

<net id="93"><net_src comp="34" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="101"><net_src comp="94" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="38" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="107"><net_src comp="94" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="112"><net_src comp="94" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="118"><net_src comp="103" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="119" pin="2"/><net_sink comp="77" pin=1"/></net>

<net id="128"><net_src comp="54" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="130"><net_src comp="125" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="131"><net_src comp="125" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="135"><net_src comp="85" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="140"><net_src comp="97" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="64" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="149"><net_src comp="71" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="77" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {3 }
 - Input state : 
	Port: quad_frame_remapper_Pipeline_2 : gmem1 | {}
	Port: quad_frame_remapper_Pipeline_2 : sext_ln107 | {1 }
	Port: quad_frame_remapper_Pipeline_2 : line_buf_out | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index8_load : 1
		exitcond2915 : 2
		empty : 2
		br_ln0 : 3
		loop_index8_cast : 2
		line_buf_out_addr_1 : 3
		line_buf_out_load : 4
		store_ln0 : 3
	State 2
	State 3
		write_ln107 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|   icmp   |     exitcond2915_fu_97     |    0    |    14   |
|----------|----------------------------|---------|---------|
|    add   |        empty_fu_103        |    0    |    14   |
|----------|----------------------------|---------|---------|
|   read   | sext_ln107_read_read_fu_58 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln107_write_fu_77  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln107_cast_fu_85   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |   loop_index8_cast_fu_109  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |    28   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    exitcond2915_reg_137   |    1   |
|line_buf_out_addr_1_reg_141|    9   |
| line_buf_out_load_reg_146 |   128  |
|    loop_index8_reg_125    |    9   |
|  sext_ln107_cast_reg_132  |   64   |
+---------------------------+--------+
|           Total           |   211  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_71 |  p0  |   2  |   9  |   18   ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|
|       Total      |      |      |      |   18   ||  1.588  ||    0    ||    9    |
|------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   28   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |    9   |
|  Register |    -   |   211  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   211  |   37   |
+-----------+--------+--------+--------+
