<stg><name>Cipher</name>


<trans_list>

<trans id="152" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="160" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="16" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="33" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %round = alloca i32 1

]]></Node>
<StgValue><ssdm name="round"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
entry:1 %storemerge = alloca i32 1

]]></Node>
<StgValue><ssdm name="storemerge"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
entry:2 %storemerge1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1536" op_0_bw="1536" op_1_bw="1536">
<![CDATA[
entry:3 %RoundKey_val_read = read i1536 @_ssdm_op_Read.ap_auto.i1536, i1536 %RoundKey_val

]]></Node>
<StgValue><ssdm name="RoundKey_val_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1536">
<![CDATA[
entry:17 %call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2, i8 %buf_r, i1536 %RoundKey_val_read

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:43 %store_ln415 = store i4 1, i4 %round

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1536">
<![CDATA[
entry:17 %call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2, i8 %buf_r, i1536 %RoundKey_val_read

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:18 %call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2, i8 %buf_r, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="44" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0">
<![CDATA[
entry:18 %call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2, i8 %buf_r, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %buf_r_addr = getelementptr i8 %buf_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="buf_r_addr"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %buf_r_addr_1 = getelementptr i8 %buf_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="buf_r_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:19 %temp = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:20 %buf_r_load = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="49" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %buf_r_addr_2 = getelementptr i8 %buf_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="buf_r_addr_2"/></StgValue>
</operation>

<operation id="50" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %buf_r_addr_3 = getelementptr i8 %buf_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="buf_r_addr_3"/></StgValue>
</operation>

<operation id="51" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:19 %temp = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="temp"/></StgValue>
</operation>

<operation id="52" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:20 %buf_r_load = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:22 %buf_r_load_1 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_1"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:24 %buf_r_load_2 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="55" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %buf_r_addr_4 = getelementptr i8 %buf_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="buf_r_addr_4"/></StgValue>
</operation>

<operation id="56" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %buf_r_addr_5 = getelementptr i8 %buf_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="buf_r_addr_5"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:22 %buf_r_load_1 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_1"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:24 %buf_r_load_2 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_2"/></StgValue>
</operation>

<operation id="59" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:27 %temp_1 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="60" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:28 %buf_r_load_4 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %buf_r_addr_6 = getelementptr i8 %buf_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="buf_r_addr_6"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %buf_r_addr_7 = getelementptr i8 %buf_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="buf_r_addr_7"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:27 %temp_1 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="temp_1"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:28 %buf_r_load_4 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_4"/></StgValue>
</operation>

<operation id="65" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:31 %temp_2 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:32 %buf_r_load_6 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_6"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %buf_r_addr_8 = getelementptr i8 %buf_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="buf_r_addr_8"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %buf_r_addr_9 = getelementptr i8 %buf_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="buf_r_addr_9"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:31 %temp_2 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="temp_2"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:32 %buf_r_load_6 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_6"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:35 %temp_3 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:36 %buf_r_load_8 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %buf_r_addr_10 = getelementptr i8 %buf_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="buf_r_addr_10"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %buf_r_addr_11 = getelementptr i8 %buf_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="buf_r_addr_11"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:35 %temp_3 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="temp_3"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:36 %buf_r_load_8 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_8"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:38 %buf_r_load_9 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="buf_r_load_9"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:40 %buf_r_load_10 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_10"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:42 %store_ln287 = store i8 %temp_3, i8 %storemerge

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="80" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:21 %store_ln272 = store i8 %buf_r_load, i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:23 %store_ln273 = store i8 %buf_r_load_1, i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="82" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:38 %buf_r_load_9 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="buf_r_load_9"/></StgValue>
</operation>

<operation id="83" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
entry:40 %buf_r_load_10 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_10"/></StgValue>
</operation>

<operation id="84" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:41 %store_ln290 = store i8 %buf_r_load_10, i8 %storemerge1

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="85" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:25 %store_ln274 = store i8 %buf_r_load_2, i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:26 %store_ln275 = store i8 %temp, i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="87" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:29 %store_ln279 = store i8 %buf_r_load_4, i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="store_ln279"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:30 %store_ln280 = store i8 %temp_1, i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="89" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:33 %store_ln283 = store i8 %buf_r_load_6, i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:34 %store_ln284 = store i8 %temp_2, i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="91" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %buf_r, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:37 %store_ln288 = store i8 %buf_r_load_8, i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="93" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
entry:39 %store_ln289 = store i8 %buf_r_load_9, i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="94" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
entry:44 %br_ln428 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="95" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc:0 %round_1 = load i4 %round

]]></Node>
<StgValue><ssdm name="round_1"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:1 %storemerge_load = load i8 %storemerge

]]></Node>
<StgValue><ssdm name="storemerge_load"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc:2 %storemerge1_load = load i8 %storemerge1

]]></Node>
<StgValue><ssdm name="storemerge1_load"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc:3 %store_ln290 = store i8 %storemerge1_load, i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="8" op_1_bw="4">
<![CDATA[
for.inc:4 %store_ln291 = store i8 %storemerge_load, i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="100" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc:5 %icmp_ln428 = icmp_eq  i4 %round_1, i4 10

]]></Node>
<StgValue><ssdm name="icmp_ln428"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:6 %br_ln428 = br i1 %icmp_ln428, void %for.inc.split, void %for.inc.i64.preheader

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc.split:5 %add_ln424 = add i4 %round_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln424"/></StgValue>
</operation>

<operation id="103" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln428" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:30 %store_ln415 = store i4 %add_ln424, i4 %round

]]></Node>
<StgValue><ssdm name="store_ln415"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="104" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:2 %call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_304_1, i8 %buf_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="105" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.inc.split:2 %call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_304_1, i8 %buf_r

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="106" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="1536" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc.split:3 %call_ln424 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22, i8 %buf_r, i4 %round_1, i1536 %RoundKey_val_read

]]></Node>
<StgValue><ssdm name="call_ln424"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="107" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="4" op_3_bw="1536" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
for.inc.split:3 %call_ln424 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22, i8 %buf_r, i4 %round_1, i1536 %RoundKey_val_read

]]></Node>
<StgValue><ssdm name="call_ln424"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="108" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.split:4 %call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23, i8 %buf_r, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="109" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.split:4 %call_ln0 = call void @Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23, i8 %buf_r, i8 %sbox

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="110" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:6 %temp_4 = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="111" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:7 %buf_r_load_13 = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load_13"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="112" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:6 %temp_4 = load i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="temp_4"/></StgValue>
</operation>

<operation id="113" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:7 %buf_r_load_13 = load i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="buf_r_load_13"/></StgValue>
</operation>

<operation id="114" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:9 %buf_r_load_14 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_14"/></StgValue>
</operation>

<operation id="115" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:11 %buf_r_load_15 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_15"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="116" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:9 %buf_r_load_14 = load i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="buf_r_load_14"/></StgValue>
</operation>

<operation id="117" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:11 %buf_r_load_15 = load i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="buf_r_load_15"/></StgValue>
</operation>

<operation id="118" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:14 %temp_5 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="119" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:15 %buf_r_load_17 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_17"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="120" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:14 %temp_5 = load i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="temp_5"/></StgValue>
</operation>

<operation id="121" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:15 %buf_r_load_17 = load i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="buf_r_load_17"/></StgValue>
</operation>

<operation id="122" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:18 %temp_6 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="123" st_id="26" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:19 %buf_r_load_19 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_19"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="124" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:18 %temp_6 = load i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="temp_6"/></StgValue>
</operation>

<operation id="125" st_id="27" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:19 %buf_r_load_19 = load i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="buf_r_load_19"/></StgValue>
</operation>

<operation id="126" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:22 %temp_7 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="127" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:23 %buf_r_load_21 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_21"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="128" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:22 %temp_7 = load i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="temp_7"/></StgValue>
</operation>

<operation id="129" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:23 %buf_r_load_21 = load i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="buf_r_load_21"/></StgValue>
</operation>

<operation id="130" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:25 %buf_r_load_22 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="buf_r_load_22"/></StgValue>
</operation>

<operation id="131" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:27 %buf_r_load_23 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_23"/></StgValue>
</operation>

<operation id="132" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:29 %store_ln287 = store i8 %temp_7, i8 %storemerge

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="133" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:8 %store_ln272 = store i8 %buf_r_load_13, i4 %buf_r_addr

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>

<operation id="134" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:10 %store_ln273 = store i8 %buf_r_load_14, i4 %buf_r_addr_1

]]></Node>
<StgValue><ssdm name="store_ln273"/></StgValue>
</operation>

<operation id="135" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:25 %buf_r_load_22 = load i4 %buf_r_addr_10

]]></Node>
<StgValue><ssdm name="buf_r_load_22"/></StgValue>
</operation>

<operation id="136" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.split:27 %buf_r_load_23 = load i4 %buf_r_addr_11

]]></Node>
<StgValue><ssdm name="buf_r_load_23"/></StgValue>
</operation>

<operation id="137" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:28 %store_ln290 = store i8 %buf_r_load_23, i8 %storemerge1

]]></Node>
<StgValue><ssdm name="store_ln290"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="138" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:12 %store_ln274 = store i8 %buf_r_load_15, i4 %buf_r_addr_2

]]></Node>
<StgValue><ssdm name="store_ln274"/></StgValue>
</operation>

<operation id="139" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:13 %store_ln275 = store i8 %temp_4, i4 %buf_r_addr_3

]]></Node>
<StgValue><ssdm name="store_ln275"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="140" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:16 %store_ln279 = store i8 %buf_r_load_17, i4 %buf_r_addr_4

]]></Node>
<StgValue><ssdm name="store_ln279"/></StgValue>
</operation>

<operation id="141" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:17 %store_ln280 = store i8 %temp_5, i4 %buf_r_addr_5

]]></Node>
<StgValue><ssdm name="store_ln280"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="142" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:20 %store_ln283 = store i8 %buf_r_load_19, i4 %buf_r_addr_6

]]></Node>
<StgValue><ssdm name="store_ln283"/></StgValue>
</operation>

<operation id="143" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:21 %store_ln284 = store i8 %temp_6, i4 %buf_r_addr_7

]]></Node>
<StgValue><ssdm name="store_ln284"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="144" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:0 %speclooptripcount_ln415 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln415"/></StgValue>
</operation>

<operation id="145" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:1 %specloopname_ln424 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln424"/></StgValue>
</operation>

<operation id="146" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:24 %store_ln288 = store i8 %buf_r_load_21, i4 %buf_r_addr_8

]]></Node>
<StgValue><ssdm name="store_ln288"/></StgValue>
</operation>

<operation id="147" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.split:26 %store_ln289 = store i8 %buf_r_load_22, i4 %buf_r_addr_9

]]></Node>
<StgValue><ssdm name="store_ln289"/></StgValue>
</operation>

<operation id="148" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:31 %br_ln428 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln428"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="149" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1536" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i64.preheader:0 %call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24, i8 %buf_r, i1536 %RoundKey_val_read

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="150" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1536" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
for.inc.i64.preheader:0 %call_ln271 = call void @Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24, i8 %buf_r, i1536 %RoundKey_val_read

]]></Node>
<StgValue><ssdm name="call_ln271"/></StgValue>
</operation>

<operation id="151" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0">
<![CDATA[
for.inc.i64.preheader:1 %ret_ln436 = ret

]]></Node>
<StgValue><ssdm name="ret_ln436"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="189" name="buf_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
<port id="190" name="RoundKey_val" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="RoundKey_val"/></StgValue>
</port>
<port id="191" name="sbox" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="193" from="StgValue_192" to="round" fromId="192" toId="36">
</dataflow>
<dataflow id="194" from="StgValue_192" to="storemerge" fromId="192" toId="37">
</dataflow>
<dataflow id="195" from="StgValue_192" to="storemerge1" fromId="192" toId="38">
</dataflow>
<dataflow id="197" from="_ssdm_op_Read.ap_auto.i1536" to="RoundKey_val_read" fromId="196" toId="39">
</dataflow>
<dataflow id="198" from="RoundKey_val" to="RoundKey_val_read" fromId="190" toId="39">
</dataflow>
<dataflow id="200" from="Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2" to="call_ln271" fromId="199" toId="40">
</dataflow>
<dataflow id="201" from="buf_r" to="call_ln271" fromId="189" toId="40">
</dataflow>
<dataflow id="202" from="RoundKey_val_read" to="call_ln271" fromId="39" toId="40">
</dataflow>
<dataflow id="204" from="StgValue_203" to="store_ln415" fromId="203" toId="41">
</dataflow>
<dataflow id="205" from="round" to="store_ln415" fromId="36" toId="41">
</dataflow>
<dataflow id="206" from="Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_2" to="call_ln271" fromId="199" toId="42">
</dataflow>
<dataflow id="207" from="buf_r" to="call_ln271" fromId="189" toId="42">
</dataflow>
<dataflow id="208" from="RoundKey_val_read" to="call_ln271" fromId="39" toId="42">
</dataflow>
<dataflow id="210" from="Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2" to="call_ln0" fromId="209" toId="43">
</dataflow>
<dataflow id="211" from="buf_r" to="call_ln0" fromId="189" toId="43">
</dataflow>
<dataflow id="212" from="sbox" to="call_ln0" fromId="191" toId="43">
</dataflow>
<dataflow id="213" from="Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_2" to="call_ln0" fromId="209" toId="44">
</dataflow>
<dataflow id="214" from="buf_r" to="call_ln0" fromId="189" toId="44">
</dataflow>
<dataflow id="215" from="sbox" to="call_ln0" fromId="191" toId="44">
</dataflow>
<dataflow id="216" from="buf_r" to="buf_r_addr" fromId="189" toId="45">
</dataflow>
<dataflow id="218" from="StgValue_217" to="buf_r_addr" fromId="217" toId="45">
</dataflow>
<dataflow id="220" from="StgValue_219" to="buf_r_addr" fromId="219" toId="45">
</dataflow>
<dataflow id="221" from="buf_r" to="buf_r_addr_1" fromId="189" toId="46">
</dataflow>
<dataflow id="222" from="StgValue_217" to="buf_r_addr_1" fromId="217" toId="46">
</dataflow>
<dataflow id="224" from="StgValue_223" to="buf_r_addr_1" fromId="223" toId="46">
</dataflow>
<dataflow id="225" from="buf_r_addr" to="temp" fromId="45" toId="47">
</dataflow>
<dataflow id="226" from="buf_r_addr_1" to="buf_r_load" fromId="46" toId="48">
</dataflow>
<dataflow id="227" from="buf_r" to="buf_r_addr_2" fromId="189" toId="49">
</dataflow>
<dataflow id="228" from="StgValue_217" to="buf_r_addr_2" fromId="217" toId="49">
</dataflow>
<dataflow id="230" from="StgValue_229" to="buf_r_addr_2" fromId="229" toId="49">
</dataflow>
<dataflow id="231" from="buf_r" to="buf_r_addr_3" fromId="189" toId="50">
</dataflow>
<dataflow id="232" from="StgValue_217" to="buf_r_addr_3" fromId="217" toId="50">
</dataflow>
<dataflow id="234" from="StgValue_233" to="buf_r_addr_3" fromId="233" toId="50">
</dataflow>
<dataflow id="235" from="buf_r_addr" to="temp" fromId="45" toId="51">
</dataflow>
<dataflow id="236" from="buf_r_addr_1" to="buf_r_load" fromId="46" toId="52">
</dataflow>
<dataflow id="237" from="buf_r_addr_2" to="buf_r_load_1" fromId="49" toId="53">
</dataflow>
<dataflow id="238" from="buf_r_addr_3" to="buf_r_load_2" fromId="50" toId="54">
</dataflow>
<dataflow id="239" from="buf_r" to="buf_r_addr_4" fromId="189" toId="55">
</dataflow>
<dataflow id="240" from="StgValue_217" to="buf_r_addr_4" fromId="217" toId="55">
</dataflow>
<dataflow id="242" from="StgValue_241" to="buf_r_addr_4" fromId="241" toId="55">
</dataflow>
<dataflow id="243" from="buf_r" to="buf_r_addr_5" fromId="189" toId="56">
</dataflow>
<dataflow id="244" from="StgValue_217" to="buf_r_addr_5" fromId="217" toId="56">
</dataflow>
<dataflow id="246" from="StgValue_245" to="buf_r_addr_5" fromId="245" toId="56">
</dataflow>
<dataflow id="247" from="buf_r_addr_2" to="buf_r_load_1" fromId="49" toId="57">
</dataflow>
<dataflow id="248" from="buf_r_addr_3" to="buf_r_load_2" fromId="50" toId="58">
</dataflow>
<dataflow id="249" from="buf_r_addr_4" to="temp_1" fromId="55" toId="59">
</dataflow>
<dataflow id="250" from="buf_r_addr_5" to="buf_r_load_4" fromId="56" toId="60">
</dataflow>
<dataflow id="251" from="buf_r" to="buf_r_addr_6" fromId="189" toId="61">
</dataflow>
<dataflow id="252" from="StgValue_217" to="buf_r_addr_6" fromId="217" toId="61">
</dataflow>
<dataflow id="254" from="StgValue_253" to="buf_r_addr_6" fromId="253" toId="61">
</dataflow>
<dataflow id="255" from="buf_r" to="buf_r_addr_7" fromId="189" toId="62">
</dataflow>
<dataflow id="256" from="StgValue_217" to="buf_r_addr_7" fromId="217" toId="62">
</dataflow>
<dataflow id="258" from="StgValue_257" to="buf_r_addr_7" fromId="257" toId="62">
</dataflow>
<dataflow id="259" from="buf_r_addr_4" to="temp_1" fromId="55" toId="63">
</dataflow>
<dataflow id="260" from="buf_r_addr_5" to="buf_r_load_4" fromId="56" toId="64">
</dataflow>
<dataflow id="261" from="buf_r_addr_6" to="temp_2" fromId="61" toId="65">
</dataflow>
<dataflow id="262" from="buf_r_addr_7" to="buf_r_load_6" fromId="62" toId="66">
</dataflow>
<dataflow id="263" from="buf_r" to="buf_r_addr_8" fromId="189" toId="67">
</dataflow>
<dataflow id="264" from="StgValue_217" to="buf_r_addr_8" fromId="217" toId="67">
</dataflow>
<dataflow id="266" from="StgValue_265" to="buf_r_addr_8" fromId="265" toId="67">
</dataflow>
<dataflow id="267" from="buf_r" to="buf_r_addr_9" fromId="189" toId="68">
</dataflow>
<dataflow id="268" from="StgValue_217" to="buf_r_addr_9" fromId="217" toId="68">
</dataflow>
<dataflow id="270" from="StgValue_269" to="buf_r_addr_9" fromId="269" toId="68">
</dataflow>
<dataflow id="271" from="buf_r_addr_6" to="temp_2" fromId="61" toId="69">
</dataflow>
<dataflow id="272" from="buf_r_addr_7" to="buf_r_load_6" fromId="62" toId="70">
</dataflow>
<dataflow id="273" from="buf_r_addr_8" to="temp_3" fromId="67" toId="71">
</dataflow>
<dataflow id="274" from="buf_r_addr_9" to="buf_r_load_8" fromId="68" toId="72">
</dataflow>
<dataflow id="275" from="buf_r" to="buf_r_addr_10" fromId="189" toId="73">
</dataflow>
<dataflow id="276" from="StgValue_217" to="buf_r_addr_10" fromId="217" toId="73">
</dataflow>
<dataflow id="278" from="StgValue_277" to="buf_r_addr_10" fromId="277" toId="73">
</dataflow>
<dataflow id="279" from="buf_r" to="buf_r_addr_11" fromId="189" toId="74">
</dataflow>
<dataflow id="280" from="StgValue_217" to="buf_r_addr_11" fromId="217" toId="74">
</dataflow>
<dataflow id="282" from="StgValue_281" to="buf_r_addr_11" fromId="281" toId="74">
</dataflow>
<dataflow id="283" from="buf_r_addr_8" to="temp_3" fromId="67" toId="75">
</dataflow>
<dataflow id="284" from="buf_r_addr_9" to="buf_r_load_8" fromId="68" toId="76">
</dataflow>
<dataflow id="285" from="buf_r_addr_10" to="buf_r_load_9" fromId="73" toId="77">
</dataflow>
<dataflow id="286" from="buf_r_addr_11" to="buf_r_load_10" fromId="74" toId="78">
</dataflow>
<dataflow id="287" from="temp_3" to="store_ln287" fromId="75" toId="79">
</dataflow>
<dataflow id="288" from="storemerge" to="store_ln287" fromId="37" toId="79">
</dataflow>
<dataflow id="289" from="buf_r_load" to="store_ln272" fromId="52" toId="80">
</dataflow>
<dataflow id="290" from="buf_r_addr" to="store_ln272" fromId="45" toId="80">
</dataflow>
<dataflow id="291" from="buf_r_load_1" to="store_ln273" fromId="57" toId="81">
</dataflow>
<dataflow id="292" from="buf_r_addr_1" to="store_ln273" fromId="46" toId="81">
</dataflow>
<dataflow id="293" from="buf_r_addr_10" to="buf_r_load_9" fromId="73" toId="82">
</dataflow>
<dataflow id="294" from="buf_r_addr_11" to="buf_r_load_10" fromId="74" toId="83">
</dataflow>
<dataflow id="295" from="buf_r_load_10" to="store_ln290" fromId="83" toId="84">
</dataflow>
<dataflow id="296" from="storemerge1" to="store_ln290" fromId="38" toId="84">
</dataflow>
<dataflow id="297" from="buf_r_load_2" to="store_ln274" fromId="58" toId="85">
</dataflow>
<dataflow id="298" from="buf_r_addr_2" to="store_ln274" fromId="49" toId="85">
</dataflow>
<dataflow id="299" from="temp" to="store_ln275" fromId="51" toId="86">
</dataflow>
<dataflow id="300" from="buf_r_addr_3" to="store_ln275" fromId="50" toId="86">
</dataflow>
<dataflow id="301" from="buf_r_load_4" to="store_ln279" fromId="64" toId="87">
</dataflow>
<dataflow id="302" from="buf_r_addr_4" to="store_ln279" fromId="55" toId="87">
</dataflow>
<dataflow id="303" from="temp_1" to="store_ln280" fromId="63" toId="88">
</dataflow>
<dataflow id="304" from="buf_r_addr_5" to="store_ln280" fromId="56" toId="88">
</dataflow>
<dataflow id="305" from="buf_r_load_6" to="store_ln283" fromId="70" toId="89">
</dataflow>
<dataflow id="306" from="buf_r_addr_6" to="store_ln283" fromId="61" toId="89">
</dataflow>
<dataflow id="307" from="temp_2" to="store_ln284" fromId="69" toId="90">
</dataflow>
<dataflow id="308" from="buf_r_addr_7" to="store_ln284" fromId="62" toId="90">
</dataflow>
<dataflow id="310" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="309" toId="91">
</dataflow>
<dataflow id="311" from="buf_r" to="specinterface_ln0" fromId="189" toId="91">
</dataflow>
<dataflow id="313" from="empty_1" to="specinterface_ln0" fromId="312" toId="91">
</dataflow>
<dataflow id="315" from="StgValue_314" to="specinterface_ln0" fromId="314" toId="91">
</dataflow>
<dataflow id="316" from="StgValue_314" to="specinterface_ln0" fromId="314" toId="91">
</dataflow>
<dataflow id="318" from="empty_0" to="specinterface_ln0" fromId="317" toId="91">
</dataflow>
<dataflow id="320" from="StgValue_319" to="specinterface_ln0" fromId="319" toId="91">
</dataflow>
<dataflow id="321" from="StgValue_314" to="specinterface_ln0" fromId="314" toId="91">
</dataflow>
<dataflow id="322" from="empty_0" to="specinterface_ln0" fromId="317" toId="91">
</dataflow>
<dataflow id="323" from="empty_0" to="specinterface_ln0" fromId="317" toId="91">
</dataflow>
<dataflow id="324" from="empty_0" to="specinterface_ln0" fromId="317" toId="91">
</dataflow>
<dataflow id="325" from="StgValue_314" to="specinterface_ln0" fromId="314" toId="91">
</dataflow>
<dataflow id="326" from="StgValue_314" to="specinterface_ln0" fromId="314" toId="91">
</dataflow>
<dataflow id="327" from="StgValue_314" to="specinterface_ln0" fromId="314" toId="91">
</dataflow>
<dataflow id="328" from="StgValue_314" to="specinterface_ln0" fromId="314" toId="91">
</dataflow>
<dataflow id="329" from="empty_0" to="specinterface_ln0" fromId="317" toId="91">
</dataflow>
<dataflow id="330" from="empty_0" to="specinterface_ln0" fromId="317" toId="91">
</dataflow>
<dataflow id="331" from="StgValue_319" to="specinterface_ln0" fromId="319" toId="91">
</dataflow>
<dataflow id="332" from="StgValue_314" to="specinterface_ln0" fromId="314" toId="91">
</dataflow>
<dataflow id="333" from="StgValue_314" to="specinterface_ln0" fromId="314" toId="91">
</dataflow>
<dataflow id="334" from="buf_r_load_8" to="store_ln288" fromId="76" toId="92">
</dataflow>
<dataflow id="335" from="buf_r_addr_8" to="store_ln288" fromId="67" toId="92">
</dataflow>
<dataflow id="336" from="buf_r_load_9" to="store_ln289" fromId="82" toId="93">
</dataflow>
<dataflow id="337" from="buf_r_addr_9" to="store_ln289" fromId="68" toId="93">
</dataflow>
<dataflow id="338" from="round" to="round_1" fromId="36" toId="95">
</dataflow>
<dataflow id="339" from="storemerge" to="storemerge_load" fromId="37" toId="96">
</dataflow>
<dataflow id="340" from="storemerge1" to="storemerge1_load" fromId="38" toId="97">
</dataflow>
<dataflow id="341" from="storemerge1_load" to="store_ln290" fromId="97" toId="98">
</dataflow>
<dataflow id="342" from="buf_r_addr_10" to="store_ln290" fromId="73" toId="98">
</dataflow>
<dataflow id="343" from="storemerge_load" to="store_ln291" fromId="96" toId="99">
</dataflow>
<dataflow id="344" from="buf_r_addr_11" to="store_ln291" fromId="74" toId="99">
</dataflow>
<dataflow id="345" from="round_1" to="icmp_ln428" fromId="95" toId="100">
</dataflow>
<dataflow id="347" from="StgValue_346" to="icmp_ln428" fromId="346" toId="100">
</dataflow>
<dataflow id="348" from="icmp_ln428" to="br_ln428" fromId="100" toId="101">
</dataflow>
<dataflow id="349" from="round_1" to="add_ln424" fromId="95" toId="102">
</dataflow>
<dataflow id="350" from="StgValue_203" to="add_ln424" fromId="203" toId="102">
</dataflow>
<dataflow id="351" from="add_ln424" to="store_ln415" fromId="102" toId="103">
</dataflow>
<dataflow id="352" from="round" to="store_ln415" fromId="36" toId="103">
</dataflow>
<dataflow id="354" from="Cipher_Pipeline_VITIS_LOOP_304_1" to="call_ln0" fromId="353" toId="104">
</dataflow>
<dataflow id="355" from="buf_r" to="call_ln0" fromId="189" toId="104">
</dataflow>
<dataflow id="356" from="Cipher_Pipeline_VITIS_LOOP_304_1" to="call_ln0" fromId="353" toId="105">
</dataflow>
<dataflow id="357" from="buf_r" to="call_ln0" fromId="189" toId="105">
</dataflow>
<dataflow id="359" from="Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22" to="call_ln424" fromId="358" toId="106">
</dataflow>
<dataflow id="360" from="buf_r" to="call_ln424" fromId="189" toId="106">
</dataflow>
<dataflow id="361" from="round_1" to="call_ln424" fromId="95" toId="106">
</dataflow>
<dataflow id="362" from="RoundKey_val_read" to="call_ln424" fromId="39" toId="106">
</dataflow>
<dataflow id="363" from="Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_22" to="call_ln424" fromId="358" toId="107">
</dataflow>
<dataflow id="364" from="buf_r" to="call_ln424" fromId="189" toId="107">
</dataflow>
<dataflow id="365" from="round_1" to="call_ln424" fromId="95" toId="107">
</dataflow>
<dataflow id="366" from="RoundKey_val_read" to="call_ln424" fromId="39" toId="107">
</dataflow>
<dataflow id="368" from="Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23" to="call_ln0" fromId="367" toId="108">
</dataflow>
<dataflow id="369" from="buf_r" to="call_ln0" fromId="189" toId="108">
</dataflow>
<dataflow id="370" from="sbox" to="call_ln0" fromId="191" toId="108">
</dataflow>
<dataflow id="371" from="Cipher_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_256_23" to="call_ln0" fromId="367" toId="109">
</dataflow>
<dataflow id="372" from="buf_r" to="call_ln0" fromId="189" toId="109">
</dataflow>
<dataflow id="373" from="sbox" to="call_ln0" fromId="191" toId="109">
</dataflow>
<dataflow id="374" from="buf_r_addr" to="temp_4" fromId="45" toId="110">
</dataflow>
<dataflow id="375" from="buf_r_addr_1" to="buf_r_load_13" fromId="46" toId="111">
</dataflow>
<dataflow id="376" from="buf_r_addr" to="temp_4" fromId="45" toId="112">
</dataflow>
<dataflow id="377" from="buf_r_addr_1" to="buf_r_load_13" fromId="46" toId="113">
</dataflow>
<dataflow id="378" from="buf_r_addr_2" to="buf_r_load_14" fromId="49" toId="114">
</dataflow>
<dataflow id="379" from="buf_r_addr_3" to="buf_r_load_15" fromId="50" toId="115">
</dataflow>
<dataflow id="380" from="buf_r_addr_2" to="buf_r_load_14" fromId="49" toId="116">
</dataflow>
<dataflow id="381" from="buf_r_addr_3" to="buf_r_load_15" fromId="50" toId="117">
</dataflow>
<dataflow id="382" from="buf_r_addr_4" to="temp_5" fromId="55" toId="118">
</dataflow>
<dataflow id="383" from="buf_r_addr_5" to="buf_r_load_17" fromId="56" toId="119">
</dataflow>
<dataflow id="384" from="buf_r_addr_4" to="temp_5" fromId="55" toId="120">
</dataflow>
<dataflow id="385" from="buf_r_addr_5" to="buf_r_load_17" fromId="56" toId="121">
</dataflow>
<dataflow id="386" from="buf_r_addr_6" to="temp_6" fromId="61" toId="122">
</dataflow>
<dataflow id="387" from="buf_r_addr_7" to="buf_r_load_19" fromId="62" toId="123">
</dataflow>
<dataflow id="388" from="buf_r_addr_6" to="temp_6" fromId="61" toId="124">
</dataflow>
<dataflow id="389" from="buf_r_addr_7" to="buf_r_load_19" fromId="62" toId="125">
</dataflow>
<dataflow id="390" from="buf_r_addr_8" to="temp_7" fromId="67" toId="126">
</dataflow>
<dataflow id="391" from="buf_r_addr_9" to="buf_r_load_21" fromId="68" toId="127">
</dataflow>
<dataflow id="392" from="buf_r_addr_8" to="temp_7" fromId="67" toId="128">
</dataflow>
<dataflow id="393" from="buf_r_addr_9" to="buf_r_load_21" fromId="68" toId="129">
</dataflow>
<dataflow id="394" from="buf_r_addr_10" to="buf_r_load_22" fromId="73" toId="130">
</dataflow>
<dataflow id="395" from="buf_r_addr_11" to="buf_r_load_23" fromId="74" toId="131">
</dataflow>
<dataflow id="396" from="temp_7" to="store_ln287" fromId="128" toId="132">
</dataflow>
<dataflow id="397" from="storemerge" to="store_ln287" fromId="37" toId="132">
</dataflow>
<dataflow id="398" from="buf_r_load_13" to="store_ln272" fromId="113" toId="133">
</dataflow>
<dataflow id="399" from="buf_r_addr" to="store_ln272" fromId="45" toId="133">
</dataflow>
<dataflow id="400" from="buf_r_load_14" to="store_ln273" fromId="116" toId="134">
</dataflow>
<dataflow id="401" from="buf_r_addr_1" to="store_ln273" fromId="46" toId="134">
</dataflow>
<dataflow id="402" from="buf_r_addr_10" to="buf_r_load_22" fromId="73" toId="135">
</dataflow>
<dataflow id="403" from="buf_r_addr_11" to="buf_r_load_23" fromId="74" toId="136">
</dataflow>
<dataflow id="404" from="buf_r_load_23" to="store_ln290" fromId="136" toId="137">
</dataflow>
<dataflow id="405" from="storemerge1" to="store_ln290" fromId="38" toId="137">
</dataflow>
<dataflow id="406" from="buf_r_load_15" to="store_ln274" fromId="117" toId="138">
</dataflow>
<dataflow id="407" from="buf_r_addr_2" to="store_ln274" fromId="49" toId="138">
</dataflow>
<dataflow id="408" from="temp_4" to="store_ln275" fromId="112" toId="139">
</dataflow>
<dataflow id="409" from="buf_r_addr_3" to="store_ln275" fromId="50" toId="139">
</dataflow>
<dataflow id="410" from="buf_r_load_17" to="store_ln279" fromId="121" toId="140">
</dataflow>
<dataflow id="411" from="buf_r_addr_4" to="store_ln279" fromId="55" toId="140">
</dataflow>
<dataflow id="412" from="temp_5" to="store_ln280" fromId="120" toId="141">
</dataflow>
<dataflow id="413" from="buf_r_addr_5" to="store_ln280" fromId="56" toId="141">
</dataflow>
<dataflow id="414" from="buf_r_load_19" to="store_ln283" fromId="125" toId="142">
</dataflow>
<dataflow id="415" from="buf_r_addr_6" to="store_ln283" fromId="61" toId="142">
</dataflow>
<dataflow id="416" from="temp_6" to="store_ln284" fromId="124" toId="143">
</dataflow>
<dataflow id="417" from="buf_r_addr_7" to="store_ln284" fromId="62" toId="143">
</dataflow>
<dataflow id="419" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln415" fromId="418" toId="144">
</dataflow>
<dataflow id="420" from="StgValue_229" to="speclooptripcount_ln415" fromId="229" toId="144">
</dataflow>
<dataflow id="421" from="StgValue_229" to="speclooptripcount_ln415" fromId="229" toId="144">
</dataflow>
<dataflow id="422" from="StgValue_229" to="speclooptripcount_ln415" fromId="229" toId="144">
</dataflow>
<dataflow id="424" from="_ssdm_op_SpecLoopName" to="specloopname_ln424" fromId="423" toId="145">
</dataflow>
<dataflow id="426" from="empty_4" to="specloopname_ln424" fromId="425" toId="145">
</dataflow>
<dataflow id="427" from="buf_r_load_21" to="store_ln288" fromId="129" toId="146">
</dataflow>
<dataflow id="428" from="buf_r_addr_8" to="store_ln288" fromId="67" toId="146">
</dataflow>
<dataflow id="429" from="buf_r_load_22" to="store_ln289" fromId="135" toId="147">
</dataflow>
<dataflow id="430" from="buf_r_addr_9" to="store_ln289" fromId="68" toId="147">
</dataflow>
<dataflow id="432" from="Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24" to="call_ln271" fromId="431" toId="149">
</dataflow>
<dataflow id="433" from="buf_r" to="call_ln271" fromId="189" toId="149">
</dataflow>
<dataflow id="434" from="RoundKey_val_read" to="call_ln271" fromId="39" toId="149">
</dataflow>
<dataflow id="435" from="Cipher_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_242_24" to="call_ln271" fromId="431" toId="150">
</dataflow>
<dataflow id="436" from="buf_r" to="call_ln271" fromId="189" toId="150">
</dataflow>
<dataflow id="437" from="RoundKey_val_read" to="call_ln271" fromId="39" toId="150">
</dataflow>
<dataflow id="438" from="icmp_ln428" to="StgValue_16" fromId="100" toId="16">
</dataflow>
</dataflows>


</stg>
