Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab7/MSFlipFlop_test_isim_beh.exe -prj /home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab7/MSFlipFlop_test_beh.prj work.MSFlipFlop_test work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 3
Turning on mult-threading, number of parallel sub-compilation jobs: 6 
Determining compilation order of HDL files
Analyzing Verilog file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab7/RSLatch.v" into library work
Analyzing Verilog file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab7/GatedRSLatch.v" into library work
Analyzing Verilog file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab7/MSFlipFlop.v" into library work
Analyzing Verilog file "/home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab7/MSFlipFlop_test.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95484 KB
Fuse CPU Usage: 470 ms
Compiling module RSLatch
Compiling module GatedRSLatch
Compiling module MSFlipFlop
Compiling module MSFlipFlop_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /home/peacesong/Documents/Workspace/2019-1/Logic_Design/Lab7/MSFlipFlop_test_isim_beh.exe
Fuse Memory Usage: 524600 KB
Fuse CPU Usage: 490 ms
GCC CPU Usage: 300 ms
