// Seed: 1442377058
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_8(
      -1
  );
  assign id_1 = id_2;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_3,
      id_2,
      id_1,
      id_4,
      id_2
  );
  inout wire id_1;
  assign id_6 = id_2;
  wire  id_7;
  logic id_8 [1 : 1];
endmodule
