# CA-Project-Fall-23
This is the repo for our CA Project for Fall 23 in which we are implementing the pipelining for RISC V Processor in Verilog on Vivado
