 ****** HSPICE -- Q-2020.03-2 linux64 (Apr 27 2020) ******                      
  Copyright (c) 1986 - 2022 by Synopsys, Inc. All Rights Reserved.              
  This software and the associated documentation are proprietary
  to Synopsys, Inc. This software may only be used in accordance
  with the terms and conditions of a written license agreement with
  Synopsys, Inc. All other use, reproduction, or distribution of
  this software is strictly prohibited.
  Input File: smart_toilet.sp                                                   
  Command line options: /uusoc/facility/cad_tools/Synopsys/hspice_Q-2020.03-2/hspice/linux64/hspice smart_toilet.sp -o smart_toilet/smart_toilet_o
  Start time: Thu Sep  8 14:19:37 2022
 lic:  
 lic: FLEXlm: SDK_12.6 
 lic: USER:   u1146591             HOSTNAME: lab2-15.eng.utah.edu 
 lic: HOSTID: 18c04d8cd537         PID:      880660 
 lic: Using FLEXlm license file: 
 lic: 27000@chickasaw.eng.utah.edu 
 lic: Checkout 1 hspice 
 lic: License/Maintenance for hspice will expire on 14-mar-2024/2021.09 
 lic: 1(in_use)/50(total) FLOATING license(s) on SERVER 27000@chickasaw.eng.utah.edu 
 lic:   
 **info** *pvaI* current limit stacksize=8388608, set new limit stacksize=62914560

 **info** *pvaI* module valve_20px_1 has no statments and no instances.

 **info** *pvaI* Module (valve_20px_1): 1 unexpanded port, 0 init, 0 behav, 0 contrib, 4/0 expr(s)

 **info** *pvaI*        No DIS, 0/0 afCount, 0 MT, dlg, IO(0/0/0/0)

 **info** *pvaI*        0 gmdIsThreadSafe 

 **info** *pvaI*        0 const-G and 0 const-C, No switchBranch, 22 bypassOpt, 0 bus2scalar, 0 vwb

 **info** *pvaI*        set_va_exp = 80 [80.0, 704.0] set by default

 **info** *pvaI*        generated 0 flow node(s) during compilation.

 **info** *pvaI* Module (serpentine_25px_0): 4 unexpanded port, 10 init, 2 behav, 2 contrib, 25/0 expr(s)

 **info** *pvaI* set default discipline 'electrical' for port 'fl_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_25px_0.va:36)

 **info** *pvaI* set default discipline 'electrical' for port 'c_out' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_25px_0.va:37)

 **info** *pvaI* set default discipline 'electrical' for port 'c_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_25px_0.va:37)

 **info** *pvaI*        Has DIS(AE ST IB SB), 0/0 afCount, 0 MT, dlg, IO(0/1/1/1)

 **info** *pvaI*        0 gmdIsThreadSafe (AE ST IB SB)

 **info** *pvaI*        0 const-G and 0 const-C, No switchBranch, 22 bypassOpt, 0 bus2scalar, 0 vwb

 **info** *pvaI*        set_va_exp = 80 [80.0, 704.0] set by default

 **info** *pvaI*        Port direction <unknown> of 'fl_in' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'fl_out' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_in' is coerced to input (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_out' is coerced to inout (NULL:0)

 **info** *pvaI*        generated 1 flow node(s) during compilation.

 **info** *pvaI* Module (serpentine_50px_0): 4 unexpanded port, 10 init, 2 behav, 2 contrib, 25/0 expr(s)

 **info** *pvaI* set default discipline 'electrical' for port 'fl_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_50px_0.va:36)

 **info** *pvaI* set default discipline 'electrical' for port 'c_out' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_50px_0.va:37)

 **info** *pvaI* set default discipline 'electrical' for port 'c_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_50px_0.va:37)

 **info** *pvaI*        Has DIS(AE ST IB SB), 0/0 afCount, 0 MT, dlg, IO(0/1/1/1)

 **info** *pvaI*        0 gmdIsThreadSafe (AE ST IB SB)

 **info** *pvaI*        0 const-G and 0 const-C, No switchBranch, 22 bypassOpt, 0 bus2scalar, 0 vwb

 **info** *pvaI*        set_va_exp = 80 [80.0, 704.0] set by default

 **info** *pvaI*        Port direction <unknown> of 'fl_in' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'fl_out' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_in' is coerced to input (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_out' is coerced to inout (NULL:0)

 **info** *pvaI*        generated 1 flow node(s) during compilation.

 **info** *pvaI* Module (serpentine_75px_0): 4 unexpanded port, 10 init, 2 behav, 2 contrib, 25/0 expr(s)

 **info** *pvaI* set default discipline 'electrical' for port 'fl_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_75px_0.va:36)

 **info** *pvaI* set default discipline 'electrical' for port 'c_out' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_75px_0.va:37)

 **info** *pvaI* set default discipline 'electrical' for port 'c_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_75px_0.va:37)

 **info** *pvaI*        Has DIS(AE ST IB SB), 0/0 afCount, 0 MT, dlg, IO(0/1/1/1)

 **info** *pvaI*        0 gmdIsThreadSafe (AE ST IB SB)

 **info** *pvaI*        0 const-G and 0 const-C, No switchBranch, 22 bypassOpt, 0 bus2scalar, 0 vwb

 **info** *pvaI*        set_va_exp = 80 [80.0, 704.0] set by default

 **info** *pvaI*        Port direction <unknown> of 'fl_in' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'fl_out' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_in' is coerced to input (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_out' is coerced to inout (NULL:0)

 **info** *pvaI*        generated 1 flow node(s) during compilation.

 **info** *pvaI* Module (serpentine_100px_0): 4 unexpanded port, 10 init, 2 behav, 2 contrib, 25/0 expr(s)

 **info** *pvaI* set default discipline 'electrical' for port 'fl_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_100px_0.va:36)

 **info** *pvaI* set default discipline 'electrical' for port 'c_out' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_100px_0.va:37)

 **info** *pvaI* set default discipline 'electrical' for port 'c_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_100px_0.va:37)

 **info** *pvaI*        Has DIS(AE ST IB SB), 0/0 afCount, 0 MT, dlg, IO(0/1/1/1)

 **info** *pvaI*        0 gmdIsThreadSafe (AE ST IB SB)

 **info** *pvaI*        0 const-G and 0 const-C, No switchBranch, 22 bypassOpt, 0 bus2scalar, 0 vwb

 **info** *pvaI*        set_va_exp = 80 [80.0, 704.0] set by default

 **info** *pvaI*        Port direction <unknown> of 'fl_in' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'fl_out' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_in' is coerced to input (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_out' is coerced to inout (NULL:0)

 **info** *pvaI*        generated 1 flow node(s) during compilation.

 **info** *pvaI* Module (serpentine_150px_0): 4 unexpanded port, 10 init, 2 behav, 2 contrib, 25/0 expr(s)

 **info** *pvaI* set default discipline 'electrical' for port 'fl_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_150px_0.va:36)

 **info** *pvaI* set default discipline 'electrical' for port 'c_out' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_150px_0.va:37)

 **info** *pvaI* set default discipline 'electrical' for port 'c_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_150px_0.va:37)

 **info** *pvaI*        Has DIS(AE ST IB SB), 0/0 afCount, 0 MT, dlg, IO(0/1/1/1)

 **info** *pvaI*        0 gmdIsThreadSafe (AE ST IB SB)

 **info** *pvaI*        0 const-G and 0 const-C, No switchBranch, 22 bypassOpt, 0 bus2scalar, 0 vwb

 **info** *pvaI*        set_va_exp = 80 [80.0, 704.0] set by default

 **info** *pvaI*        Port direction <unknown> of 'fl_in' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'fl_out' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_in' is coerced to input (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_out' is coerced to inout (NULL:0)

 **info** *pvaI*        generated 1 flow node(s) during compilation.

 **info** *pvaI* Module (serpentine_200px_0): 4 unexpanded port, 10 init, 2 behav, 2 contrib, 25/0 expr(s)

 **info** *pvaI* set default discipline 'electrical' for port 'fl_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_200px_0.va:36)

 **info** *pvaI* set default discipline 'electrical' for port 'c_out' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_200px_0.va:37)

 **info** *pvaI* set default discipline 'electrical' for port 'c_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_200px_0.va:37)

 **info** *pvaI*        Has DIS(AE ST IB SB), 0/0 afCount, 0 MT, dlg, IO(0/1/1/1)

 **info** *pvaI*        0 gmdIsThreadSafe (AE ST IB SB)

 **info** *pvaI*        0 const-G and 0 const-C, No switchBranch, 22 bypassOpt, 0 bus2scalar, 0 vwb

 **info** *pvaI*        set_va_exp = 80 [80.0, 704.0] set by default

 **info** *pvaI*        Port direction <unknown> of 'fl_in' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'fl_out' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_in' is coerced to input (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_out' is coerced to inout (NULL:0)

 **info** *pvaI*        generated 1 flow node(s) during compilation.

 **info** *pvaI* Module (serpentine_300px_0): 4 unexpanded port, 10 init, 2 behav, 2 contrib, 25/0 expr(s)

 **info** *pvaI* set default discipline 'electrical' for port 'fl_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_300px_0.va:36)

 **info** *pvaI* set default discipline 'electrical' for port 'c_out' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_300px_0.va:37)

 **info** *pvaI* set default discipline 'electrical' for port 'c_in' (../component_library/VerilogA/Elibrary/standardCells/Eserpentine_300px_0.va:37)

 **info** *pvaI*        Has DIS(AE ST IB SB), 0/0 afCount, 0 MT, dlg, IO(0/1/1/1)

 **info** *pvaI*        0 gmdIsThreadSafe (AE ST IB SB)

 **info** *pvaI*        0 const-G and 0 const-C, No switchBranch, 22 bypassOpt, 0 bus2scalar, 0 vwb

 **info** *pvaI*        set_va_exp = 80 [80.0, 704.0] set by default

 **info** *pvaI*        Port direction <unknown> of 'fl_in' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'fl_out' is coerced to inout (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_in' is coerced to input (NULL:0)

 **info** *pvaI*        Port direction <unknown> of 'c_out' is coerced to inout (NULL:0)

 **info** *pvaI*        generated 1 flow node(s) during compilation.

 **info** *pvaI* Module (diffmix_25px_0): 6 unexpanded port, 21 init, 5 behav, 5 contrib, 25/0 expr(s)

 **info** *pvaI*        Has DIS(AE ST IB SB), 0/0 afCount, 0 MT, dlg, IO(0/1/1/1)

 **info** *pvaI*        0 gmdIsThreadSafe (AE ST IB SB)

 **info** *pvaI*        0 const-G and 0 const-C, No switchBranch, 22 bypassOpt, 0 bus2scalar, 0 vwb

 **info** *pvaI*        set_va_exp = 80 [80.0, 704.0] set by default

 **info** *pvaI*        Port direction input of 'fl_i1' is coerced to inout (../component_library/VerilogA/Elibrary/standardCells/Ediffmix_25px_0.va:11)

 **info** *pvaI*        Port direction input of 'fl_i2' is coerced to inout (../component_library/VerilogA/Elibrary/standardCells/Ediffmix_25px_0.va:11)

 **info** *pvaI*        Port direction <unknown> of 'fl_out' is coerced to inout (../component_library/VerilogA/Elibrary/standardCells/Ediffmix_25px_0.va:11)

 **info** *pvaI*        Port direction output of 'c_i1' is coerced to inout (../component_library/VerilogA/Elibrary/standardCells/Ediffmix_25px_0.va:11)

 **info** *pvaI*        Port direction output of 'c_i2' is coerced to inout (../component_library/VerilogA/Elibrary/standardCells/Ediffmix_25px_0.va:11)

 **info** *pvaI*        Port direction output of 'c_out' is coerced to inout (../component_library/VerilogA/Elibrary/standardCells/Ediffmix_25px_0.va:11)

 **info** *pvaI*        generated 3 flow node(s) during compilation.

 **info** *pvaI* Module (Channel): 4 unexpanded port, 10 init, 2 behav, 2 contrib, 25/0 expr(s)

 **info** *pvaI*        Has DIS(AE ST IB SB), 0/0 afCount, 0 MT, dlg, IO(0/1/1/1)

 **info** *pvaI*        0 gmdIsThreadSafe (AE ST IB SB)

 **info** *pvaI*        0 const-G and 0 const-C, No switchBranch, 22 bypassOpt, 0 bus2scalar, 0 vwb

 **info** *pvaI*        set_va_exp = 80 [80.0, 704.0] set by default

 **info** *pvaI*        generated 1 flow node(s) during compilation.

 **info** *pvaI* Module (PressurePump): 2 unexpanded port, 0 init, 2 behav, 2 contrib, 6/0 expr(s)

 **info** *pvaI*        No DIS, 0/0 afCount, 0 MT, dlg, IO(0/0/0/0)

 **info** *pvaI*        0 gmdIsThreadSafe 

 **info** *pvaI*        0 const-G and 0 const-C, No switchBranch, 22 bypassOpt, 0 bus2scalar, 0 vwb

 **info** *pvaI*        set_va_exp = 80 [80.0, 704.0] set by default

 **info** *pvaI*        Port direction output of 'fl_out' is coerced to inout (../component_library/VerilogA/Elibrary/EPrPump.va:8)

 **info** *pvaI*        Port direction output of 'c_out' is coerced to inout (../component_library/VerilogA/Elibrary/EPrPump.va:8)

 **info** *pvaI*        generated 2 flow node(s) during compilation.

 **info** *pvaI* #### Total 1572 line-size(s), 235/0 expr(s), 23 contr(s), 101 init(s), 23 behav(s), 41 port(s)

 Loading pVA library smart_toilet/smart_toilet_o.pvadir/pvaRTL_linux64.so...
1****** HSPICE -- Q-2020.03-2 linux64 (Apr 27 2020) ******                      
 ******  
 * converted from verilog for microfluidic simulation

 ****** circuit name directory
 circuit number to circuit name directory
   number circuitname                     definition         multiplier
        0 main circuit
        1 x0.                             PressurePump(va)   1.00 
        2 x1.                             PressurePump(va)   1.00 
        3 x2.                             PressurePump(va)   1.00 
        4 x3.                             Channel(va)        1.00 
        5 x4.                             Channel(va)        1.00 
        6 x5.                             Channel(va)        1.00 
        7 x6.                             Channel(va)        1.00 
        8 x7.                             Channel(va)        1.00 
        9 x8.                             Channel(va)        1.00 
       10 x9.                             Channel(va)        1.00 
       11 x10.                            serpentine_50px_0(va)
                                                                 1.00 
       12 x11.                            serpentine_150px_0(va)
                                                                 1.00 
       13 x12.                            diffmix_25px_0(va)
                                                                 1.00 
       14 x13.                            serpentine_300px_0(va)
                                                                 1.00 
       15 x14.                            serpentine_300px_0(va)
                                                                 1.00 
       16 x15.                            serpentine_300px_0(va)
                                                                 1.00 
       17 x16.                            diffmix_25px_0(va)
                                                                 1.00 
       18 x17.                            serpentine_300px_0(va)
                                                                 1.00 
 **info** *pvaI* Creating VA module (serpentine_300px_0) for instance X17 with gmd reduction

 **info** *pvaI*        termCount=5 diwSize=14 probeSize=17 Qsize=0 Isize=3

 End of GMD creation on Thu Sep  8 14:19:39 2022	GTM/In-use: 13.6250/1.9531 MB


 **info** *pvaI* Creating VA module (diffmix_25px_0) for instance X16 with gmd reduction

 **info** *pvaI*        termCount=11 diwSize=42 probeSize=34 Qsize=0 Isize=8

 End of GMD creation on Thu Sep  8 14:19:39 2022	GTM/In-use: 13.6250/1.9995 MB


 **warning** *pvaW* (31) FPE: Encountered numerical NaN with node (c_i1,c_in1) (../component_library/VerilogA/Elibrary/standardCells/Ediffmix_25px_0.va:72)

 **warning** *pvaW*           in N/A-instname(diffmix_25px_0)

 **warning** *pvaW* (31)      For a complete list of FPE warnings, please setenv PVA_ENABLE_FPE3 2

 **warning** *pvaW* (31)      For debugging, please use $strobe to print the value of signal.


 **info** *pvaI* Creating VA module (serpentine_150px_0) for instance X11 with gmd reduction

 **info** *pvaI*        termCount=5 diwSize=14 probeSize=17 Qsize=0 Isize=3

 End of GMD creation on Thu Sep  8 14:19:39 2022	GTM/In-use: 13.6250/2.0085 MB


 **info** *pvaI* Creating VA module (serpentine_50px_0) for instance X10 with gmd reduction

 **info** *pvaI*        termCount=5 diwSize=14 probeSize=17 Qsize=0 Isize=3

 End of GMD creation on Thu Sep  8 14:19:39 2022	GTM/In-use: 13.6250/2.0161 MB


 **info** *pvaI* Creating VA module (Channel) for instance X9 with gmd reduction

 **info** *pvaI*        termCount=5 diwSize=14 probeSize=17 Qsize=0 Isize=3

 End of GMD creation on Thu Sep  8 14:19:39 2022	GTM/In-use: 13.6250/2.0236 MB


 **info** *pvaI* Creating VA module (Channel) for instance X8 with gmd reduction

 **info** *pvaI*        termCount=5 diwSize=14 probeSize=17 Qsize=0 Isize=3

 End of GMD creation on Thu Sep  8 14:19:39 2022	GTM/In-use: 13.6250/2.0260 MB


 **info** *pvaI* Creating VA module (Channel) for instance X7 with gmd reduction

 **info** *pvaI*        termCount=5 diwSize=14 probeSize=17 Qsize=0 Isize=3

 End of GMD creation on Thu Sep  8 14:19:39 2022	GTM/In-use: 13.6250/2.0284 MB


 **info** *pvaI* Creating VA module (Channel) for instance X6 with gmd reduction

 **info** *pvaI*        termCount=5 diwSize=14 probeSize=17 Qsize=0 Isize=3

 End of GMD creation on Thu Sep  8 14:19:39 2022	GTM/In-use: 13.6250/2.0308 MB


 **info** *pvaI* Creating VA module (Channel) for instance X5 with gmd reduction

 **info** *pvaI*        termCount=5 diwSize=14 probeSize=17 Qsize=0 Isize=3

 End of GMD creation on Thu Sep  8 14:19:39 2022	GTM/In-use: 13.6250/2.0331 MB


 **info** *pvaI* Creating VA module (Channel) for instance X4 with gmd reduction

 **info** *pvaI*        termCount=5 diwSize=14 probeSize=17 Qsize=0 Isize=3

 End of GMD creation on Thu Sep  8 14:19:39 2022	GTM/In-use: 13.6250/2.0355 MB


 **info** *pvaI* Creating VA module (PressurePump) for instance X2 with gmd reduction

 **info** *pvaI*        termCount=4 diwSize=14 probeSize=7 Qsize=0 Isize=4

 End of GMD creation on Thu Sep  8 14:19:39 2022	GTM/In-use: 13.6250/2.0424 MB


  
      
 *****************************************************************
 ******  option summary
 ******
 runlvl  = 3         bypass  = 2.0000    
  Opening plot unit= 15
 file=smart_toilet/smart_toilet_o.pa0

 End of pVA setup    on Thu Sep  8 14:19:39 2022	GTM/In-use: 13.6250/2.0404 MB


 Begin of pVA simulation on Thu Sep  8 14:19:39 2022	GTM/In-use: 13.6250/2.0404 MB


 **info** dc convergence successful at Newton-Raphson method 
 ******  
 * converted from verilog for microfluidic simulation

 ****** operating point information tnom=  25.000 temp=  25.000 ******
 ****** operating point status is voltage   simulation time is     0.     
     node    =voltage       node    =voltage       node    =voltage

 + 0:connect1= 100.0000k  0:connect1=   0.       0:connect1= 100.0000k
 + 0:connect1=   0.       0:connect2= 100.0000k  0:connect2=   0.     
 + 0:connect2= 100.0000k  0:connect2=   0.       0:connect3= 100.0000k
 + 0:connect3=   0.       0:connect3= 100.0000k  0:connect3=   0.     
 + 0:connect4= 100.0000k  0:connect4=   0.       0:connect4= 100.0000k
 + 0:connect4=   0.       0:connect5= 100.0000k  0:connect5=   0.     
 + 0:connect5= 100.0000k  0:connect5=   0.       0:connect6= 100.0000k
 + 0:connect6=   0.       0:connect6= 100.0000k  0:connect6=   0.     
 + 0:connect7= 100.0000k  0:connect7=   0.       0:connect7= 100.0000k
 + 0:connect7=   0.       0:out     = 100.0000k  0:outc    =   0.     
 + 0:soln1   = 100.0000k  0:soln1c  =   0.       0:soln2   = 100.0000k
 + 0:soln2c  =   0.       0:soln3   = 100.0000k  0:soln3c  =   0.     

 resistance:
3.26789e+14

 resistance:
3.26789e+14

 resistance:
5.95421e+14

 resistance:
9.05594e+14

 resistance:
4.16795e+15

 resistance:
1.22131e+15

 resistance:
7.42199e+14

 resistance:
3.15712e+11

 resistance:
2.20998e+12

 resistance Mixer:
5.28498e+10
7.48241e+10
5.28498e+10
 
1.057e+11
1.27674e+11

 resistance:
8.2085e+12

 resistance:
8.2085e+12

 resistance:
8.2085e+12

 resistance Mixer:
5.28498e+10
7.48241e+10
5.28498e+10
 
1.057e+11
1.27674e+11

 resistance:
8.2085e+12

 **info** *pvaI* minimum timestep = 1e-14


          ***** job concluded
 ******  
 * converted from verilog for microfluidic simulation

 ****** job statistics summary tnom=  25.000 temp=  25.000 ******
  
 ******  Machine Information  ******
 CPU:
 model name	: Intel(R) Core(TM) i7-10700 CPU @ 2.90GHz
 cpu MHz	: 2900.000
  
 OS:
 Linux version 4.18.0-372.19.1.el8_6.x86_64 (mockbuild@x86-vm-07.build.eng.bos.redhat.com) (gcc version 8.5.0 20210514 (Red Hat 8.5.0-10) (GCC)) #1 SMP Mon Jul 18 11:14:02 EDT 2022


  ******  HSPICE Threads Information  ******

  Command Line Threads Count :     1
  Available CPU Count        :    16
  Actual Threads Count       :     1


  ******  Circuit Statistics  ******
  # nodes       =      41 # elements   =      18
  # resistors   =       0 # capacitors =       0 # inductors   =       0
  # mutual_inds =       0 # vccs       =       0 # vcvs        =       0
  # cccs        =       0 # ccvs       =       0 # volt_srcs   =       0
  # curr_srcs   =       0 # diodes     =       0 # bjts        =       0
  # jfets       =       0 # mosfets    =       0 # U elements  =       0
  # T elements  =       0 # W elements =       0 # B elements  =       0
  # S elements  =       0 # P elements =       0 # va device   =      18
  # vector_srcs =       0 # N elements =       0


  ******  Runtime Statistics (seconds)  ******

  analysis           time    # points   tot. iter  conv.iter
  op point           0.03           1         103
  transient          0.00         101          48          24 rev=         0
  readin             1.77
  errchk             0.01
  setup              0.01
  output             0.00


           peak memory used        438.55 megabytes
           total cpu time            1.81 seconds
           total elapsed time        1.96 seconds
           job started at     14:19:37 09/08/2022
           job ended   at     14:19:39 09/08/2022
           job total runtime         1.96 seconds


 lic: Release hspice token(s) 
 lic: total license checkout elapse time:        0.11(s)
