/* Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition */
JedecChain;
	FileRevision(JESD32A);
	DefaultMfr(6E);

	P ActionCode(Cfg)
		Device PartName(EP3C5) Path("C:/Users/Joey/ownCloud/WorkSpace/FPGA/SimpleSkinDemo/FPGA_portable 2.5 UART/output_files/") File("output_file.jic") MfrSpec(OpMask(1) SEC_Device(EPCQ16) Child_OpMask(1 7));

ChainEnd;

AlteraBegin;
	ChainType(JTAG);
AlteraEnd;
