// Seed: 1535391257
module module_0 (
    input  wire  id_0,
    output uwire id_1
);
  logic [7:0] id_3 = id_3[1];
  assign module_1.type_15 = 0;
  id_4(
      .id_0(id_3), .id_1(id_1), .id_2(1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output wand id_1,
    input wor id_2,
    output uwire id_3,
    input logic id_4,
    input supply1 id_5,
    output logic id_6
);
  always #0 begin : LABEL_0
    id_6 <= id_4;
  end
  uwire id_8;
  wire  id_9;
  tri1  id_10 = id_10 <= 1;
  wire  id_11;
  wire  id_12;
  wire  id_13;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  assign id_8 = 1;
endmodule
