#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed May 31 02:21:18 2017
# Process ID: 5221
# Log file: /home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/planAhead_run_2/planAhead.log
# Journal file: /home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
INFO: [Common 17-81] Feature available: PartialReconfiguration
source /home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/pa.fromNcd.tcl
# create_project -name pdp_ISE -dir "/home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/planAhead_run_2" -part xc4vfx60ff1152-11
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "/home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/top_ml410.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE} }
# set_property target_constrs_file "ml410.ucf" [current_fileset -constrset]
Adding file '/home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/ml410.ucf' to fileset 'constrs_1'
# add_files [list {ml410.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc4vfx60ff1152-11
Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top_ml410.ngc ...
WARNING:NetListWriters:298 - No output is written to top_ml410.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus u1_plasma_top/u1_plasma/address_next<31
   : 2> on block top_ml410 is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   u1_plasma_top/u1_plasma/opt_cache2.u_cache/state<2 : 0> on block top_ml410 is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   u1_plasma_top/u1_plasma/u1_cpu/pc_plus4<29 : 5> on block top_ml410 is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg<31 : 2> on block
   top_ml410 is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   u1_plasma_top/u1_plasma/u1_cpu/u3_control/c_source_mux0001<2 : 0> on block
   top_ml410 is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   u1_plasma_top/u1_plasma/u1_cpu/u6_alu/bb_mux0000<30 : 1> on block top_ml410
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   u1_plasma_top/u1_plasma/u3_uart/Madd_delay_write_reg_addsub0000_cy<6 : 3> on
   block top_ml410 is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   u1_plasma_top/u1_plasma/u3_uart/Mcount_read_value_reg_cy<3 : 1> on block
   top_ml410 is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   u1_plasma_top/u2_ddr/u1_ddr_init/Madd_wait_cnt_addsub0000_cy<5 : 3> on block
   top_ml410 is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top_ml410.edif ...
ngc2edif: Total memory usage is 113940 kilobytes

Parsing EDIF File [./planAhead_run_2/pdp_ISE.data/cache/top_ml410_ngc_5508a926.edif]
Finished Parsing EDIF File [./planAhead_run_2/pdp_ISE.data/cache/top_ml410_ngc_5508a926.edif]
INFO: [Designutils 20-910] Reading macro library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex4/hd_int_macros.edn
Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex4/hd_int_macros.edn]
Finished Parsing EDIF File [/opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex4/hd_int_macros.edn]
WARNING: [Netlist 29-43] Netlist 'top_ml410' is not ideal for floorplanning, since the cellview 'top_ml410' defined in file 'top_ml410.ngc' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Device 21-21] Reading bus macro file /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex4/pr_bus_macros.xml
Loading clock regions from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex4/virtex4fx/xc4vfx60/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex4/virtex4fx/xc4vfx60/ClockBuffers.xml
Loading package from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex4/virtex4fx/xc4vfx60/ff1152/Package.xml
Loading io standards from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex4/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex4/virtex4fx/xc4vfx60/ff1152/SSORules.xml
Loading list of drcs for the architecture : /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/./parts/xilinx/virtex4/drc.xml
INFO: [Timing 38-77] Reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex4/virtex4fx/virtex4fx-11.lib.
INFO: [Timing 38-34] Done reading timing library /opt/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/virtex4/virtex4fx/virtex4fx-11.lib.
Parsing UCF File [/home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/ml410.ucf]
CRITICAL WARNING: [Constraints 18-11] Could not find net 'fpga_0_DDR_CLK_FB' [/home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/ml410.ucf:34]
Finished Parsing UCF File [/home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/ml410.ucf]
CRITICAL WARNING: [Constraints 18-329] No definition for timespec 'TS_u1_plasma_top_u0_clk_clk_2x_bufg_in', timing constraint is ignored [/home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/ml410.ucf:28]
CRITICAL WARNING: [Constraints 18-330] No definition for timespec 'TS_clk, timing constraint is ignored' [/home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/ml410.ucf:31]
INFO: [Designutils 20-20] Invalid constraints found, use command 'write_ucf -constraints invalid <file>' to save all the invalid constraints to a file
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 305f88db
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2854.980 ; gain = 182.457
# read_xdl -file "/home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/top_ml410.xdl"
INFO: [Designutils 20-669] Parsing Placement File : /home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/top_ml410.xdl
WARNING: [Designutils 20-665] Net Name: fpga_0_RS232_Uart_1_ctsN_pin. Found in file: /home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/top_ml410.xdl. Not Recognizable in the Context
WARNING: [Designutils 20-665] Net Name: fpga_0_DDR_CLK_FB. Found in file: /home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/top_ml410.xdl. Not Recognizable in the Context
INFO: [Designutils 20-658] Finished Parsing Placement File : /home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/top_ml410.xdl
INFO: [Designutils 20-671] Placed 4987 instances
read_xdl: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2855.105 ; gain = 0.125
# if {[catch {read_twx -name results_1 -file "/home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/top_ml410.twx"} eInfo]} {
#    puts "WARNING: there was a problem importing \"/home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/top_ml410.twx\": $eInfo"
# }
exit
ERROR: [#UNDEF] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
 (See /home/pdp/New_Repository/PLASMABRANDAH/pdp_ISE/planAhead_pid5221.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Wed May 31 03:07:54 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
