/**************************************************
 * Generated include file for gree,f6721b-evb-176pin
 *               DO NOT MODIFY
 */

#ifndef _F6721B_EVB_176PIN_BOARD_H
#define _F6721B_EVB_176PIN_BOARD_H

/* memory@20000000 */
#define CONFIG_SRAM_BASE_ADDRESS    0x20000000
#define CONFIG_SRAM_SIZE        128

/* sdram@c0000000 */
#define CONFIG_SDRAM_BASE_ADDRESS   0xc0000000
#ifdef LQFP176_DEMO_BOARD
    #define CONFIG_SDRAM_SIZE       131072
#else
    #define CONFIG_SDRAM_SIZE       16384
#endif

/* dcmi0 interface setting, include powerdown, reset, scl and sda*/
#if defined (LQFP176_DEMO_BOARD)
    #define GREE_CAMERA_0_GPIO_PWDN_PORT "GPIOH"
    #define GREE_CAMERA_0_GPIO_PWDN_PIN  2
    #define GREE_CAMERA_0_GPIO_RST_PORT  "GPIOH"
    #define GREE_CAMERA_0_GPIO_RST_PIN   3
#else
    #define GREE_CAMERA_0_GPIO_PWDN_PORT "GPIOG"
    #define GREE_CAMERA_0_GPIO_PWDN_PIN  14
    #define GREE_CAMERA_0_GPIO_RST_PORT  "GPIOG"
    #define GREE_CAMERA_0_GPIO_RST_PIN   15
#endif
#define GREE_CAMERA_0_GPIO_SCL_PORT  "GPIOI"
#define GREE_CAMERA_0_GPIO_SCL_PIN   2
#define GREE_CAMERA_0_GPIO_SDA_PORT  "GPIOI"
#define GREE_CAMERA_0_GPIO_SDA_PIN   3

/* dcmi1 interface setting, include powerdown, reset, scl and sda*/
#if defined (LQFP176_DEMO_BOARD)
    #define GREE_CAMERA_1_GPIO_PWDN_PORT "GPIOD"
    #define GREE_CAMERA_1_GPIO_PWDN_PIN  5
    #define GREE_CAMERA_1_GPIO_RST_PORT  "GPIOD"
    #define GREE_CAMERA_1_GPIO_RST_PIN   12
#else
    #define GREE_CAMERA_1_GPIO_PWDN_PORT "GPIOC"
    #define GREE_CAMERA_1_GPIO_PWDN_PIN  5
    #define GREE_CAMERA_1_GPIO_RST_PORT  "GPIOD"
    #define GREE_CAMERA_1_GPIO_RST_PIN   5
#endif
#define GREE_CAMERA_1_GPIO_SCL_PORT  "GPIOC"
#define GREE_CAMERA_1_GPIO_SCL_PIN   9
#define GREE_CAMERA_1_GPIO_SDA_PORT  "GPIOC"
#define GREE_CAMERA_1_GPIO_SDA_PIN   8

/* camera polarity set*/
/* camera_ov5640 */
#define GREE_CAMERA_OV5640_0_LABEL            "CAMERA_OV5640_0"
#define GREE_CAMERA_OV5640_1_LABEL            "CAMERA_OV5640_1"
#define GREE_CAMERA_OV5640_PCLK_POLARITY    1
#define GREE_CAMERA_OV5640_HSYNC_POLARITY   0
#define GREE_CAMERA_OV5640_VSYNC_POLARITY   0
/* camera_ov7725 */
#define GREE_CAMERA_OV7725_0_LABEL            "CAMERA_OV7725_0"
#define GREE_CAMERA_OV7725_1_LABEL            "CAMERA_OV7725_1"
#define GREE_CAMERA_OV7725_PCLK_POLARITY    1
#define GREE_CAMERA_OV7725_HSYNC_POLARITY   0
#define GREE_CAMERA_OV7725_VSYNC_POLARITY   0
/* camera_gc0308 */
#define GREE_CAMERA_GC0308_0_LABEL            "CAMERA_GC0308_0"
#define GREE_CAMERA_GC0308_1_LABEL            "CAMERA_GC0308_1"
#define GREE_CAMERA_GC0308_PCLK_POLARITY    1
#define GREE_CAMERA_GC0308_HSYNC_POLARITY   0
#define GREE_CAMERA_GC0308_VSYNC_POLARITY   1
/* camera_bf3007 */
#define GREE_CAMERA_BF3007_0_LABEL            "CAMERA_BF3007_0"
#define GREE_CAMERA_BF3007_1_LABEL            "CAMERA_BF3007_1"
#define GREE_CAMERA_BF3007_PCLK_POLARITY    1
#define GREE_CAMERA_BF3007_HSYNC_POLARITY   0
#define GREE_CAMERA_BF3007_VSYNC_POLARITY   0
/* camera_gc2145 */
#define GREE_CAMERA_GC2145_0_LABEL            "CAMERA_GC2145_0"
#define GREE_CAMERA_GC2145_1_LABEL            "CAMERA_GC2145_1"
#define GREE_CAMERA_GC2145_PCLK_POLARITY    0
#define GREE_CAMERA_GC2145_HSYNC_POLARITY   0
#define GREE_CAMERA_GC2145_VSYNC_POLARITY   1

/*lcd and touch screen config pins*/
#if defined(CHIP_F6721B)
    #if defined (LQFP176_DEMO_BOARD)
        /*LQFP176 all function board, demo board*/
        #define GREE_LCD_BACKGROUND_LIGHT_PORT      "GPIOG"
        #define GREE_LCD_BACKGROUND_LIGHT_PIN       13      /*PG13*/
    #else
        /*LQFP176 estest board*/
        #define GREE_LCD_BACKGROUND_LIGHT_PORT     "GPIOD"
        #define GREE_LCD_BACKGROUND_LIGHT_PIN       12      /*PD12*/
    #endif
#else
    /*GM6721*/
    #define GREE_LCD_BACKGROUND_LIGHT_PORT      "GPIOB"
    #define GREE_LCD_BACKGROUND_LIGHT_PIN       "GPIO13"
#endif
#define GREE_LCD_TOUCHSCREEN_RST_PORT       "GPIOG"
#define GREE_LCD_TOUCHSCREEN_RST_PIN        14
#define GREE_LCD_TOUCHSCREEN_INT_PORT       "GPIOG"
#define GREE_LCD_TOUCHSCREEN_INT_PIN        15
#define GREE_LCD_TOUCHSCREEN_SCL_PORT       "GPIOD"
#define GREE_LCD_TOUCHSCREEN_SCL_PIN        6
#define GREE_LCD_TOUCHSCREEN_SDA_PORT       "GPIOD"
#define GREE_LCD_TOUCHSCREEN_SDA_PIN        7
#define LCD_BL_PORT         GREE_LCD_BACKGROUND_LIGHT_PORT
#define LCD_BL_PIN          GREE_LCD_BACKGROUND_LIGHT_PIN
#define LCD_TS_RST_PORT     GREE_LCD_TOUCHSCREEN_RST_PORT
#define LCD_TS_RST_PIN      GREE_LCD_TOUCHSCREEN_RST_PIN
#define LCD_TS_INT_PORT     GREE_LCD_TOUCHSCREEN_INT_PORT
#define LCD_TS_INT_PIN      GREE_LCD_TOUCHSCREEN_INT_PIN
#define LCD_TS_SCL_PORT     GREE_LCD_TOUCHSCREEN_SCL_PORT
#define LCD_TS_SCL_PIN      GREE_LCD_TOUCHSCREEN_SCL_PIN
#define LCD_TS_SDA_PORT     GREE_LCD_TOUCHSCREEN_SDA_PORT
#define LCD_TS_SDA_PIN      GREE_LCD_TOUCHSCREEN_SDA_PIN
#define GREE_LCD_GT9147_LABEL               "GT9147"
#define GREE_LCD_FT5426_LABEL               "FT5426"
#define GT9147_DEV_NAME                     GREE_LCD_GT9147_LABEL
#define FT5426_DEV_NAME                     GREE_LCD_FT5426_LABEL

/* can@40030000 */
#define GREE_GM_CAN_40030000_BASE_ADDRESS   0x40030000
#define GREE_GM_CAN_40030000_BAUDRATE       20000
#define GREE_GM_CAN_40030000_BS1        6
#define GREE_GM_CAN_40030000_BS2        3
#define GREE_GM_CAN_40030000_ERRWARNTHRESHOLD   120
#define GREE_GM_CAN_40030000_IRQ_0      51
#define GREE_GM_CAN_40030000_IRQ_0_PRIORITY 3
#define GREE_GM_CAN_40030000_LABEL      "CAN_0"
#define GREE_GM_CAN_40030000_SAMPLE     1
#define GREE_GM_CAN_40030000_SIZE       4096
#define GREE_GM_CAN_40030000_SJW        0
#define GREE_GM_CAN_40030000_WORKMODE       1
#define CAN0_BASE_ADDRESS           GREE_GM_CAN_40030000_BASE_ADDRESS
#define CAN0_BAUDRATE               GREE_GM_CAN_40030000_BAUDRATE
#define CAN0_BS1                GREE_GM_CAN_40030000_BS1
#define CAN0_BS2                GREE_GM_CAN_40030000_BS2
#define CAN0_ERRWARNTHRESHOLD           GREE_GM_CAN_40030000_ERRWARNTHRESHOLD
#define CAN0_IRQ                GREE_GM_CAN_40030000_IRQ_0
#define CAN0_IRQ_PRIORITY           GREE_GM_CAN_40030000_IRQ_0_PRIORITY
#define CAN0_LABEL              GREE_GM_CAN_40030000_LABEL
#define CAN0_SAMPLE             GREE_GM_CAN_40030000_SAMPLE
#define CAN0_SIZE               GREE_GM_CAN_40030000_SIZE
#define CAN0_SJW                GREE_GM_CAN_40030000_SJW
#define CAN0_WORKMODE               GREE_GM_CAN_40030000_WORKMODE

/* flash@10000000 */
#define CONFIG_FLASH_BASE_ADDRESS       0x10000000
#define CONFIG_FLASH_LOAD_OFFSET        0
#define CONFIG_FLASH_LOAD_SIZE          0
#define CONFIG_FLASH_SIZE           1024
#define FLASH_FLASH_GM_LABEL            "FLASH_GM"
#define FLASH_FLASH_GM_WRITE_BLOCK_SIZE     1
#define FLASH_LABEL             "FLASH_GM"
#define FLASH_WRITE_BLOCK_SIZE          1

/* imp@40024000 */
#define GREE_GM_IMP_40024000_BASE_ADDRESS   0x40024000
#define GREE_GM_IMP_40024000_IRQ_0      46
#define GREE_GM_IMP_40024000_IRQ_0_PRIORITY 3
#define GREE_GM_IMP_40024000_SIZE       3072

/* interrupt-controller@e000e100 */
#define ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS     3
#define ARM_V7M_NVIC_E000E100_BASE_ADDRESS          0xe000e100
#define ARM_V7M_NVIC_E000E100_SIZE              3072

/* iwdg@40008000 */
#define GREE_GM_IWDG_40008000_BASE_ADDRESS  0x40008000
#define GREE_GM_IWDG_40008000_LABEL     "IWDG"
#define GREE_GM_IWDG_40008000_SIZE      4096
#define IWDG_BASE_ADDRESS           GREE_GM_IWDG_40008000_BASE_ADDRESS
#define IWDG_LABEL              GREE_GM_IWDG_40008000_LABEL
#define IWDG_SIZE               GREE_GM_IWDG_40008000_SIZE

/* lvd@40000138 */
#define GREE_GM_LVD_40000138_BASE_ADDRESS   0x40000138
#define GREE_GM_LVD_40000138_IRQ_0      1
#define GREE_GM_LVD_40000138_IRQ_0_PRIORITY 3
#define GREE_GM_LVD_40000138_LABEL      "GMLVD"
#define GREE_GM_LVD_40000138_SIZE       256
#define LVD_BASE_ADDRESS            GREE_GM_LVD_40000138_BASE_ADDRESS
#define LVD_IRQ                 GREE_GM_LVD_40000138_IRQ_0
#define LVD_IRQ_PRIORITY            GREE_GM_LVD_40000138_IRQ_0_PRIORITY
#define LVD_LABEL               GREE_GM_LVD_40000138_LABEL
#define LVD_SIZE                GREE_GM_LVD_40000138_SIZE

/* mmc@4003b000 */
#define GREE_GM_MMC_4003B000_BASE_ADDRESS       0x4003b000
#define GREE_GM_MMC_4003B000_BUSWITCH           1
#define GREE_GM_MMC_4003B000_IRQ_0          79
#define GREE_GM_MMC_4003B000_IRQ_0_PRIORITY     3
#define GREE_GM_MMC_4003B000_LABEL          "MMC_0"
#define GREE_GM_MMC_4003B000_POLL_DETECT_CARD_HOTPLUG   True
#define GREE_GM_MMC_4003B000_REMOVABLE          1
#define GREE_GM_MMC_4003B000_SIZE           4096
#define GREE_GM_MMC_4003B000_TYPE           0
#define MMC0_BASE_ADDRESS               GREE_GM_MMC_4003B000_BASE_ADDRESS
#define MMC0_BUSWITCH                   GREE_GM_MMC_4003B000_BUSWITCH
#define MMC0_IRQ                    GREE_GM_MMC_4003B000_IRQ_0
#define MMC0_IRQ_PRIORITY               GREE_GM_MMC_4003B000_IRQ_0_PRIORITY
#define MMC0_LABEL                  GREE_GM_MMC_4003B000_LABEL
#define MMC0_POLL_DETECT_CARD_HOTPLUG           GREE_GM_MMC_4003B000_POLL_DETECT_CARD_HOTPLUG
#define MMC0_REMOVABLE                  GREE_GM_MMC_4003B000_REMOVABLE
#define MMC0_SIZE                   GREE_GM_MMC_4003B000_SIZE
#define MMC0_TYPE                   GREE_GM_MMC_4003B000_TYPE

/* power@40000004 */
#define GREE_GM_POWER_40000004_BASE_ADDRESS                 0x2625a04
#define GREE_GM_POWER_40000004_IRQ_0                        53
#define GREE_GM_POWER_40000004_IRQ_0_PRIORITY               3
#define GREE_GM_POWER_40000004_LABEL                        "POWER"
#define GREE_GM_POWER_40000004_SIZE                         4
#define GREE_GM_POWER_40000004_PM_HASH_STATUS               1   // 0: disable    1: enable
#define GREE_GM_POWER_40000004_WKPIN_XPA0_STATUS            1   // 0: disable    1: enable
#define GREE_GM_POWER_40000004_WKPIN_XPA0_VALID_EDGE        0   // 0: rising edge  1:falling edge
#define GREE_GM_POWER_40000004_WKPIN_XPB12_STATUS           0   // 0: disable    1: enable
#define GREE_GM_POWER_40000004_WKPIN_XPB12_VALID_EDGE       0   // 0: rising edge  1:falling edge
#define GREE_GM_POWER_40000004_WKPIN_XPB13_STATUS           1   // 0: disable    1: enable
#define GREE_GM_POWER_40000004_WKPIN_XPB13_VALID_EDGE       0   // 0: rising edge  1:falling edge
#define GREE_GM_POWER_40000004_PM_SHUTDOWN_STATUS_PIN_INV   1   // 0: when system enter shutdown mode,status pin is High,when wake up,shut down pin is Low; 1:inverse
#define POWER_BASE_ADDRESS                  GREE_GM_POWER_40000004_BASE_ADDRESS
#define POWER_IRQ                           GREE_GM_POWER_40000004_IRQ_0
#define POWER_IRQ_PRIORITY                  GREE_GM_POWER_40000004_IRQ_0_PRIORITY
#define POWER_LABEL                         GREE_GM_POWER_40000004_LABEL
#define POWER_SIZE                          GREE_GM_POWER_40000004_SIZE
#define POWER_PM_HASH_STATUS                GREE_GM_POWER_40000004_PM_HASH_STATUS
#define POWER_WKPIN_XPA0_STATUS             GREE_GM_POWER_40000004_WKPIN_XPA0_STATUS
#define POWER_WKPIN_XPA0_VALID_EDGE         GREE_GM_POWER_40000004_WKPIN_XPA0_VALID_EDGE
#define POWER_WKPIN_XPB12_STATUS            GREE_GM_POWER_40000004_WKPIN_XPB12_STATUS
#define POWER_WKPIN_XPB12_VALID_EDGE        GREE_GM_POWER_40000004_WKPIN_XPB12_VALID_EDGE
#define POWER_WKPIN_XPB13_STATUS            GREE_GM_POWER_40000004_WKPIN_XPB13_STATUS
#define POWER_WKPIN_XPB13_VALID_EDGE        GREE_GM_POWER_40000004_WKPIN_XPB13_VALID_EDGE
#define POWER_PM_SHUTDOWN_STATUS_PIN_INV    GREE_GM_POWER_40000004_PM_SHUTDOWN_STATUS_PIN_INV

/* sflash@40001000 */
#define GREE_GM_FLASH_CONTROLLER_40001000_BASE_ADDRESS      0x40001000
#define GREE_GM_FLASH_CONTROLLER_40001000_BITMODE       0
#define GREE_GM_FLASH_CONTROLLER_40001000_CLKDIV        1
#define GREE_GM_FLASH_CONTROLLER_40001000_IRQ_0         3
#define GREE_GM_FLASH_CONTROLLER_40001000_IRQ_0_PRIORITY    3
#define GREE_GM_FLASH_CONTROLLER_40001000_LABEL         "SFLASH"
#define GREE_GM_FLASH_CONTROLLER_40001000_READMODE      0
#define GREE_GM_FLASH_CONTROLLER_40001000_SIZE          4096
#define SFLASH_BASE_ADDRESS                 GREE_GM_FLASH_CONTROLLER_40001000_BASE_ADDRESS
#define SFLASH_BITMODE                      GREE_GM_FLASH_CONTROLLER_40001000_BITMODE
#define SFLASH_CLKDIV                       GREE_GM_FLASH_CONTROLLER_40001000_CLKDIV
#define SFLASH_IRQ                      GREE_GM_FLASH_CONTROLLER_40001000_IRQ_0
#define SFLASH_IRQ_PRIORITY                 GREE_GM_FLASH_CONTROLLER_40001000_IRQ_0_PRIORITY
#define SFLASH_LABEL                        GREE_GM_FLASH_CONTROLLER_40001000_LABEL
#define SFLASH_READMODE                     GREE_GM_FLASH_CONTROLLER_40001000_READMODE
#define SFLASH_SIZE                     GREE_GM_FLASH_CONTROLLER_40001000_SIZE


/* rtc@40009000 */
#define GREE_GM_RTC_40009000_BASE_ADDRESS   0x40009000
#define GREE_GM_RTC_40009000_CLK_SRC        0
#define GREE_GM_RTC_40009000_IRQ_0      2
#define GREE_GM_RTC_40009000_IRQ_0_PRIORITY 3
#define GREE_GM_RTC_40009000_LABEL      "GMRTC"
#define GREE_GM_RTC_40009000_SIZE       256
#define RTC_BASE_ADDRESS            GREE_GM_RTC_40009000_BASE_ADDRESS
#define RTC_CLK_SRC             GREE_GM_RTC_40009000_CLK_SRC
#define RTC_IRQ                 GREE_GM_RTC_40009000_IRQ_0
#define RTC_IRQ_PRIORITY            GREE_GM_RTC_40009000_IRQ_0_PRIORITY
#define RTC_LABEL               GREE_GM_RTC_40009000_LABEL
#define RTC_SIZE                GREE_GM_RTC_40009000_SIZE

/* uart@40004000 */
#define GREE_GM_UART_40004000_BASE_ADDRESS  0x40004000
#define GREE_GM_UART_40004000_CLOCKSRC      8000000
#define GREE_GM_UART_40004000_CURRENT_SPEED 19200
#define GREE_GM_UART_40004000_IRQ_0     18
#define GREE_GM_UART_40004000_IRQ_0_PRIORITY    3
#define GREE_GM_UART_40004000_LABEL     "UART_0"
#define GREE_GM_UART_40004000_PARITY        1
#define GREE_GM_UART_40004000_SIZE      4096
#define GREE_GM_UART_40004000_STOPBITS      0
#define GREE_GM_UART_40004000_WORDLENGTH    3
#define UART0_BASE_ADDRESS          GREE_GM_UART_40004000_BASE_ADDRESS
#define UART0_CLOCKSRC              GREE_GM_UART_40004000_CLOCKSRC
#define UART0_CURRENT_SPEED         GREE_GM_UART_40004000_CURRENT_SPEED
#define UART0_IRQ               GREE_GM_UART_40004000_IRQ_0
#define UART0_IRQ_PRIORITY          GREE_GM_UART_40004000_IRQ_0_PRIORITY
#define UART0_LABEL             GREE_GM_UART_40004000_LABEL
#define UART0_PARITY                GREE_GM_UART_40004000_PARITY
#define UART0_SIZE              GREE_GM_UART_40004000_SIZE
#define UART0_STOPBITS              GREE_GM_UART_40004000_STOPBITS
#define UART0_WORDLENGTH            GREE_GM_UART_40004000_WORDLENGTH

/* uart@40005000 */
#define GREE_GM_UART_40005000_BASE_ADDRESS  0x40005000
#define GREE_GM_UART_40005000_CLOCKSRC      8000000
#define GREE_GM_UART_40005000_CURRENT_SPEED 19200
#define GREE_GM_UART_40005000_IRQ_0     19
#define GREE_GM_UART_40005000_IRQ_0_PRIORITY    3
#define GREE_GM_UART_40005000_LABEL     "UART_1"
#define GREE_GM_UART_40005000_PARITY        1
#define GREE_GM_UART_40005000_SIZE      4096
#define GREE_GM_UART_40005000_STOPBITS      0
#define GREE_GM_UART_40005000_WORDLENGTH    3
#define UART1_BASE_ADDRESS          GREE_GM_UART_40005000_BASE_ADDRESS
#define UART1_CLOCKSRC              GREE_GM_UART_40005000_CLOCKSRC
#define UART1_CURRENT_SPEED         GREE_GM_UART_40005000_CURRENT_SPEED
#define UART1_IRQ               GREE_GM_UART_40005000_IRQ_0
#define UART1_IRQ_PRIORITY          GREE_GM_UART_40005000_IRQ_0_PRIORITY
#define UART1_LABEL             GREE_GM_UART_40005000_LABEL
#define UART1_PARITY                GREE_GM_UART_40005000_PARITY
#define UART1_SIZE              GREE_GM_UART_40005000_SIZE
#define UART1_STOPBITS              GREE_GM_UART_40005000_STOPBITS
#define UART1_WORDLENGTH            GREE_GM_UART_40005000_WORDLENGTH

/* uart@40006000 */
#define GREE_GM_UART_40006000_BASE_ADDRESS  0x40006000
#define GREE_GM_UART_40006000_CLOCKSRC      8000000
#define GREE_GM_UART_40006000_CURRENT_SPEED 19200
#define GREE_GM_UART_40006000_IRQ_0     20
#define GREE_GM_UART_40006000_IRQ_0_PRIORITY    3
#define GREE_GM_UART_40006000_LABEL     "UART_2"
#define GREE_GM_UART_40006000_PARITY        1
#define GREE_GM_UART_40006000_SIZE      4096
#define GREE_GM_UART_40006000_STOPBITS      0
#define GREE_GM_UART_40006000_WORDLENGTH    3
#define UART2_BASE_ADDRESS          GREE_GM_UART_40006000_BASE_ADDRESS
#define UART2_CLOCKSRC              GREE_GM_UART_40006000_CLOCKSRC
#define UART2_CURRENT_SPEED         GREE_GM_UART_40006000_CURRENT_SPEED
#define UART2_IRQ               GREE_GM_UART_40006000_IRQ_0
#define UART2_IRQ_PRIORITY          GREE_GM_UART_40006000_IRQ_0_PRIORITY
#define UART2_LABEL             GREE_GM_UART_40006000_LABEL
#define UART2_PARITY                GREE_GM_UART_40006000_PARITY
#define UART2_SIZE              GREE_GM_UART_40006000_SIZE
#define UART2_STOPBITS              GREE_GM_UART_40006000_STOPBITS
#define UART2_WORDLENGTH            GREE_GM_UART_40006000_WORDLENGTH

/* uart@0x4003D000 */
#define GREE_GM_UART_4003D000_BASE_ADDRESS  0x4003D000
#define GREE_GM_UART_4003D000_CLOCKSRC      8000000
#define GREE_GM_UART_4003D000_CURRENT_SPEED 19200
#define GREE_GM_UART_4003D000_IRQ_0     60
#define GREE_GM_UART_4003D000_IRQ_0_PRIORITY    3
#define GREE_GM_UART_4003D000_LABEL     "UART_3"
#define GREE_GM_UART_4003D000_PARITY        1
#define GREE_GM_UART_4003D000_SIZE      4096
#define GREE_GM_UART_4003D000_STOPBITS      0
#define GREE_GM_UART_4003D000_WORDLENGTH    3
#define UART3_BASE_ADDRESS          GREE_GM_UART_4003D000_BASE_ADDRESS
#define UART3_CLOCKSRC              GREE_GM_UART_4003D000_CLOCKSRC
#define UART3_CURRENT_SPEED         GREE_GM_UART_4003D000_CURRENT_SPEED
#define UART3_IRQ                   GREE_GM_UART_4003D000_IRQ_0
#define UART3_IRQ_PRIORITY          GREE_GM_UART_4003D000_IRQ_0_PRIORITY
#define UART3_LABEL                 GREE_GM_UART_4003D000_LABEL
#define UART3_PARITY                GREE_GM_UART_4003D000_PARITY
#define UART3_SIZE                  GREE_GM_UART_4003D000_SIZE
#define UART3_STOPBITS              GREE_GM_UART_4003D000_STOPBITS
#define UART3_WORDLENGTH            GREE_GM_UART_4003D000_WORDLENGTH

/* uart@0x40041000*/
#define GREE_GM_UART_40041000_BASE_ADDRESS  0x40041000
#define GREE_GM_UART_40041000_CLOCKSRC      8000000
#define GREE_GM_UART_40041000_CURRENT_SPEED 19200
#define GREE_GM_UART_40041000_IRQ_0     61
#define GREE_GM_UART_40041000_IRQ_0_PRIORITY    3
#define GREE_GM_UART_40041000_LABEL     "UART_4"
#define GREE_GM_UART_40041000_PARITY        1
#define GREE_GM_UART_40041000_SIZE      4096
#define GREE_GM_UART_40041000_STOPBITS      0
#define GREE_GM_UART_40041000_WORDLENGTH    3
#define UART4_BASE_ADDRESS          GREE_GM_UART_40041000_BASE_ADDRESS
#define UART4_CLOCKSRC              GREE_GM_UART_40041000_CLOCKSRC
#define UART4_CURRENT_SPEED         GREE_GM_UART_40041000_CURRENT_SPEED
#define UART4_IRQ                   GREE_GM_UART_40041000_IRQ_0
#define UART4_IRQ_PRIORITY          GREE_GM_UART_40041000_IRQ_0_PRIORITY
#define UART4_LABEL                 GREE_GM_UART_40041000_LABEL
#define UART4_PARITY                GREE_GM_UART_40041000_PARITY
#define UART4_SIZE                  GREE_GM_UART_40041000_SIZE
#define UART4_STOPBITS              GREE_GM_UART_40041000_STOPBITS
#define UART4_WORDLENGTH            GREE_GM_UART_40041000_WORDLENGTH

/* uart@0x40042000*/
#define GREE_GM_UART_40042000_BASE_ADDRESS  0x40042000
#define GREE_GM_UART_40042000_CLOCKSRC      8000000
#define GREE_GM_UART_40042000_CURRENT_SPEED 19200
#define GREE_GM_UART_40042000_IRQ_0     62
#define GREE_GM_UART_40042000_IRQ_0_PRIORITY    3
#define GREE_GM_UART_40042000_LABEL     "UART_5"
#define GREE_GM_UART_40042000_PARITY        1
#define GREE_GM_UART_40042000_SIZE      4096
#define GREE_GM_UART_40042000_STOPBITS      0
#define GREE_GM_UART_40042000_WORDLENGTH    3
#define UART5_BASE_ADDRESS          GREE_GM_UART_40042000_BASE_ADDRESS
#define UART5_CLOCKSRC              GREE_GM_UART_40042000_CLOCKSRC
#define UART5_CURRENT_SPEED         GREE_GM_UART_40042000_CURRENT_SPEED
#define UART5_IRQ                   GREE_GM_UART_40042000_IRQ_0
#define UART5_IRQ_PRIORITY          GREE_GM_UART_40042000_IRQ_0_PRIORITY
#define UART5_LABEL                 GREE_GM_UART_40042000_LABEL
#define UART5_PARITY                GREE_GM_UART_40042000_PARITY
#define UART5_SIZE                  GREE_GM_UART_40042000_SIZE
#define UART5_STOPBITS              GREE_GM_UART_40042000_STOPBITS
#define UART5_WORDLENGTH            GREE_GM_UART_40042000_WORDLENGTH

/* uart@0x40043000*/
#define GREE_GM_UART_40043000_BASE_ADDRESS  0x40043000
#define GREE_GM_UART_40043000_CLOCKSRC      8000000
#define GREE_GM_UART_40043000_CURRENT_SPEED 19200
#define GREE_GM_UART_40043000_IRQ_0     63
#define GREE_GM_UART_40043000_IRQ_0_PRIORITY    3
#define GREE_GM_UART_40043000_LABEL     "UART_6"
#define GREE_GM_UART_40043000_PARITY        1
#define GREE_GM_UART_40043000_SIZE      4096
#define GREE_GM_UART_40043000_STOPBITS      0
#define GREE_GM_UART_40043000_WORDLENGTH    3
#define UART6_BASE_ADDRESS          GREE_GM_UART_40043000_BASE_ADDRESS
#define UART6_CLOCKSRC              GREE_GM_UART_40043000_CLOCKSRC
#define UART6_CURRENT_SPEED         GREE_GM_UART_40043000_CURRENT_SPEED
#define UART6_IRQ                   GREE_GM_UART_40043000_IRQ_0
#define UART6_IRQ_PRIORITY          GREE_GM_UART_40043000_IRQ_0_PRIORITY
#define UART6_LABEL                 GREE_GM_UART_40043000_LABEL
#define UART6_PARITY                GREE_GM_UART_40043000_PARITY
#define UART6_SIZE                  GREE_GM_UART_40043000_SIZE
#define UART6_STOPBITS              GREE_GM_UART_40043000_STOPBITS
#define UART6_WORDLENGTH            GREE_GM_UART_40043000_WORDLENGTH

/* uart@0x40044000*/
#define GREE_GM_UART_40044000_BASE_ADDRESS  0x40044000
#define GREE_GM_UART_40044000_CLOCKSRC      8000000
#define GREE_GM_UART_40044000_CURRENT_SPEED 19200
#define GREE_GM_UART_40044000_IRQ_0     64
#define GREE_GM_UART_40044000_IRQ_0_PRIORITY    3
#define GREE_GM_UART_40044000_LABEL     "UART_7"
#define GREE_GM_UART_40044000_PARITY        1
#define GREE_GM_UART_40044000_SIZE      4096
#define GREE_GM_UART_40044000_STOPBITS      0
#define GREE_GM_UART_40044000_WORDLENGTH    3
#define UART7_BASE_ADDRESS          GREE_GM_UART_40044000_BASE_ADDRESS
#define UART7_CLOCKSRC              GREE_GM_UART_40044000_CLOCKSRC
#define UART7_CURRENT_SPEED         GREE_GM_UART_40044000_CURRENT_SPEED
#define UART7_IRQ                   GREE_GM_UART_40044000_IRQ_0
#define UART7_IRQ_PRIORITY          GREE_GM_UART_40044000_IRQ_0_PRIORITY
#define UART7_LABEL                 GREE_GM_UART_40044000_LABEL
#define UART7_PARITY                GREE_GM_UART_40044000_PARITY
#define UART7_SIZE                  GREE_GM_UART_40044000_SIZE
#define UART7_STOPBITS              GREE_GM_UART_40044000_STOPBITS
#define UART7_WORDLENGTH            GREE_GM_UART_40044000_WORDLENGTH

#if defined(LQFP176_DEMO_BOARD)
    #define CONFIG_UART_CONSOLE_ON_DEV_NAME     "UART_3"
#else
    #define CONFIG_UART_CONSOLE_ON_DEV_NAME     "UART_1"
#endif

/* pdm@4003f000 */
#define GREE_GM_PDM_4003F000_BASE_ADDRESS   0x4003f000
#define GREE_GM_PDM_4003F000_IRQ_0          29
#define GREE_GM_PDM_4003F000_IRQ_0_PRIORITY 3
#define GREE_GM_PDM_4003F000_LABEL          "PDMA"
#define PDMA_BASE_ADDRESS           GREE_GM_PDM_4003F000_BASE_ADDRESS
#define PDMA_IRQ                    GREE_GM_PDM_4003F000_IRQ_0
#define PDMA_IRQ_PRIORITY           GREE_GM_PDM_4003F000_IRQ_0_PRIORITY
#define PDMA_LABEL                  GREE_GM_PDM_4003F000_LABEL

/* pdm@4003f400 */
#define GREE_GM_PDM_4003F400_BASE_ADDRESS   0x4003f400
#define GREE_GM_PDM_4003F400_IRQ_0          29
#define GREE_GM_PDM_4003F400_IRQ_0_PRIORITY 3
#define GREE_GM_PDM_4003F400_LABEL          "PDMB"
#define PDMB_BASE_ADDRESS           GREE_GM_PDM_4003F400_BASE_ADDRESS
#define PDMB_IRQ                    GREE_GM_PDM_4003F400_IRQ_0
#define PDMB_IRQ_PRIORITY           GREE_GM_PDM_4003F400_IRQ_0_PRIORITY
#define PDMB_LABEL

/* sai@0x40032000 */
#define GREE_GM_SAI_40032000_BASE_ADDRESS   0x40032000
#define GREE_GM_SAI_40032000_IRQ_A          35
#define GREE_GM_SAI_40032000_IRQ_A_PRIORITY 3
#define GREE_GM_SAI_40032000_LABEL          "SAI_A"
#define GREE_GM_SAI_40032000_WORKMODE         1
#define GREE_GM_SAI_40032000_ENABLEDMA        0
#define SAIA_BASE_ADDRESS           GREE_GM_SAI_40032000_BASE_ADDRESS
#define SAIA_IRQ                    GREE_GM_SAI_40032000_IRQ_A
#define SAIA_IRQ_PRIORITY           GREE_GM_SAI_40032000_IRQ_A_PRIORITY
#define SAIA_LABEL                  GREE_GM_SAI_40032000_LABEL
#define SAIA_ENABLEDMA              GREE_GM_SAI_40032000_ENABLEDMA

/* sai@0x40032400 */
#define GREE_GM_SAI_40032400_BASE_ADDRESS   0x40032400
#define GREE_GM_SAI_40032400_IRQ_B          36
#define GREE_GM_SAI_40032400_IRQ_B_PRIORITY 3
#define GREE_GM_SAI_40032400_LABEL          "SAI_B"
#define GREE_GM_SAI_40032400_WORKMODE         1
#define GREE_GM_SAI_40032400_ENABLEDMA        0
#define SAIB_BASE_ADDRESS           GREE_GM_SAI_40032400_BASE_ADDRESS
#define SAIB_IRQ                    GREE_GM_SAI_40032400_IRQ_B
#define SAIB_IRQ_PRIORITY           GREE_GM_SAI_40032400_IRQ_B_PRIORITY
#define SAIB_LABEL                  GREE_GM_SAI_40032400_LABEL
#define SAIB_ENABLEDMA              GREE_GM_SAI_40032400_ENABLEDMA

/* i2c@4000e000 */
#define GREE_GM_I2C_4000E000_BASE_ADDRESS   0x4000e000
//#define GREE_GM_I2C_4000E000_CLOCKSRC     16000000
#define GREE_GM_I2C_4000E000_CURRENT_SPEED  10
#define GREE_GM_I2C_4000E000_IRQ_0          15
#define GREE_GM_I2C_4000E000_IRQ_0_PRIORITY 2
#define GREE_GM_I2C_4000E000_LABEL          "I2C_0"
#define GREE_GM_I2C_4000E000_ADDRMODE       0
#define GREE_GM_I2C_4000E000_MASTERTXMODE   2
#define GREE_GM_I2C_4000E000_SPEEDMODE      0
#define GREE_GM_I2C_4000E000_WORKMODE       1
#define GREE_GM_I2C_4000E000_ENABLEDMA      0
#define GREE_GM_I2C_4000E000_I2C0_LOCALADDR 0x56
#define GREE_GM_I2C_4000E000_SIZE           4096
#define I2C0_BASE_ADDRESS           GREE_GM_I2C_4000E000_BASE_ADDRESS
#define I2C0_CLOCKSRC               GREE_GM_I2C_4000E000_CLOCKSRC
#define I2C0_CURRENT_SPEED          GREE_GM_I2C_4000E000_CURRENT_SPEED
#define I2C0_IRQ                    GREE_GM_I2C_4000E000_IRQ_0
#define I2C0_IRQ_PRIORITY           GREE_GM_I2C_4000E000_IRQ_0_PRIORITY
#define I2C0_LABEL                  GREE_GM_I2C_4000E000_LABEL
#define I2C0_SIZE                   GREE_GM_I2C_4000E000_SIZE
#define I2C0_ADDRMODE               GREE_GM_I2C_4000E000_ADDRMODE
#define I2C0_MASTERTXMODE           GREE_GM_I2C_4000E000_MASTERTXMODE
#define I2C0_SPEEDMODE              GREE_GM_I2C_4000E000_SPEEDMODE
#define I2C0_WORKMODE               GREE_GM_I2C_4000E000_WORKMODE
#define I2C0_ENABLEDMA              GREE_GM_I2C_4000E000_ENABLEDMA
#define I2C0_LOCALADDR              GREE_GM_I2C_4000E000_I2C0_LOCALADDR

/* i2c@4000f000 */
#define GREE_GM_I2C_4000F000_BASE_ADDRESS   0x4000f000
//#define GREE_GM_I2C_4000F000_CLOCKSRC     16000000
#define GREE_GM_I2C_4000F000_CURRENT_SPEED  100
#define GREE_GM_I2C_4000F000_IRQ_0          16
#define GREE_GM_I2C_4000F000_IRQ_0_PRIORITY 3
#define GREE_GM_I2C_4000F000_LABEL          "I2C_1"
#define GREE_GM_I2C_4000F000_ADDRMODE       0
#define GREE_GM_I2C_4000F000_MASTERTXMODE   2
#define GREE_GM_I2C_4000F000_SPEEDMODE      0
#define GREE_GM_I2C_4000F000_WORKMODE       1
#define GREE_GM_I2C_4000F000_ENABLEDMA      0
#define GREE_GM_I2C_4000F000_I2C1_LOCALADDR 0x56
#define GREE_GM_I2C_4000F000_SIZE           4096
#define I2C1_BASE_ADDRESS           GREE_GM_I2C_4000F000_BASE_ADDRESS
#define I2C1_CLOCKSRC               GREE_GM_I2C_4000F000_CLOCKSRC
#define I2C1_CURRENT_SPEED          GREE_GM_I2C_4000F000_CURRENT_SPEED
#define I2C1_IRQ                    GREE_GM_I2C_4000F000_IRQ_0
#define I2C1_IRQ_PRIORITY           GREE_GM_I2C_4000F000_IRQ_0_PRIORITY
#define I2C1_LABEL                  GREE_GM_I2C_4000F000_LABEL
#define I2C1_SIZE                   GREE_GM_I2C_4000F000_SIZE
#define I2C1_ADDRMODE               GREE_GM_I2C_4000F000_ADDRMODE
#define I2C1_MASTERTXMODE           GREE_GM_I2C_4000F000_MASTERTXMODE
#define I2C1_SPEEDMODE              GREE_GM_I2C_4000F000_SPEEDMODE
#define I2C1_WORKMODE               GREE_GM_I2C_4000F000_WORKMODE
#define I2C1_ENABLEDMA              GREE_GM_I2C_4000F000_ENABLEDMA
#define I2C1_LOCALADDR              GREE_GM_I2C_4000F000_I2C1_LOCALADDR

#define GREE_GM_I2C_40002000_BASE_ADDRESS   0x40002000
//#define GREE_GM_I2C_40002000_CLOCKSRC     16000000
#define GREE_GM_I2C_40002000_CURRENT_SPEED  10
#define GREE_GM_I2C_40002000_IRQ_0          17
#define GREE_GM_I2C_40002000_IRQ_0_PRIORITY 3
#define GREE_GM_I2C_40002000_LABEL          "I2C_2"
#define GREE_GM_I2C_40002000_ADDRMODE       0
#define GREE_GM_I2C_40002000_MASTERTXMODE   2
#define GREE_GM_I2C_40002000_SPEEDMODE      0
#define GREE_GM_I2C_40002000_WORKMODE       0
#define GREE_GM_I2C_40002000_ENABLEDMA      0
#define GREE_GM_I2C_40002000_I2C2_LOCALADDR 0x56
#define GREE_GM_I2C_40002000_SIZE           4096
#define GREE_GM_I2C_40002000_I2C2_s_dmabuffer   s_dmabuffer
#define I2C2_BASE_ADDRESS           GREE_GM_I2C_40002000_BASE_ADDRESS
#define I2C2_CLOCKSRC               GREE_GM_I2C_40002000_CLOCKSRC
#define I2C2_CURRENT_SPEED          GREE_GM_I2C_40002000_CURRENT_SPEED
#define I2C2_IRQ                    GREE_GM_I2C_40002000_IRQ_0
#define I2C2_IRQ_PRIORITY           GREE_GM_I2C_40002000_IRQ_0_PRIORITY
#define I2C2_LABEL                  GREE_GM_I2C_40002000_LABEL
#define I2C2_SIZE                   GREE_GM_I2C_40002000_SIZE
#define I2C2_ADDRMODE               GREE_GM_I2C_40002000_ADDRMODE
#define I2C2_MASTERTXMODE           GREE_GM_I2C_40002000_MASTERTXMODE
#define I2C2_SPEEDMODE              GREE_GM_I2C_40002000_SPEEDMODE
#define I2C2_WORKMODE               GREE_GM_I2C_40002000_WORKMODE
#define I2C2_ENABLEDMA              GREE_GM_I2C_40002000_ENABLEDMA
#define I2C2_LOCALADDR              GREE_GM_I2C_40002000_I2C2_LOCALADDR
#define I2C2_s_dmabuffer            GREE_GM_I2C_40002000_I2C2_s_dmabuffer

/* vin@40025000 */
#define GREE_GM_VIN_40025000_BASE_ADDRESS   0x40025000
#define GREE_GM_VIN_40025000_IRQ_0      47
#define GREE_GM_VIN_40025000_IRQ_0_PRIORITY 3
#define GREE_GM_VIN_40025000_LABEL      "VIN"
#define GREE_GM_VIN_40025000_SIZE       44

/* vout@40026000 */
#define GREE_GM_VOUT_40026000_BASE_ADDRESS      0x40026000
#define GREE_GM_VOUT_40026000_IRQ_0             48
#define GREE_GM_VOUT_40026000_IRQ_0_PRIORITY    3
#define GREE_GM_VOUT_40026000_LABEL             "VOUT"
#define GREE_GM_VOUT_40026000_SIZE              328
#if defined(CONFIG_LCD1024x600)
    /*7'LCD 1024x600*/
    #define GREE_GM_VOUT_40026000_WIDTH             1024
    #define GREE_GM_VOUT_40026000_HEIGHT            600
    #define GREE_GM_VOUT_40026000_HBP               140
    #define GREE_GM_VOUT_40026000_HFP               160
    #define GREE_GM_VOUT_40026000_HSW               20
    #define GREE_GM_VOUT_40026000_VBP               20
    #define GREE_GM_VOUT_40026000_VFP               12
    #define GREE_GM_VOUT_40026000_VSW               3
    #define GREE_GM_VOUT_40026000_PLLSAIDIVR        3
    #define GREE_GM_VOUT_40026000_PLLSAIN           170
    #define GREE_GM_VOUT_40026000_PLLSAIQ           2
#elif defined(CONFIG_LCD800x480)
    /*7'LCD 800x480*/
    #define GREE_GM_VOUT_40026000_WIDTH             800
    #define GREE_GM_VOUT_40026000_HEIGHT            480
    #define GREE_GM_VOUT_40026000_HBP               46
    #define GREE_GM_VOUT_40026000_HFP               210
    #define GREE_GM_VOUT_40026000_HSW               20
    #define GREE_GM_VOUT_40026000_VBP               23
    #define GREE_GM_VOUT_40026000_VFP               22
    #define GREE_GM_VOUT_40026000_VSW               10
    #define GREE_GM_VOUT_40026000_PLLSAIDIVR        4
    #define GREE_GM_VOUT_40026000_PLLSAIN           150
    #define GREE_GM_VOUT_40026000_PLLSAIQ           2
#else
    /*4.3'LCD 480x272*/
    #define GREE_GM_VOUT_40026000_WIDTH             480
    #define GREE_GM_VOUT_40026000_HEIGHT            272
    #define GREE_GM_VOUT_40026000_HBP               40
    #define GREE_GM_VOUT_40026000_HFP               5
    #define GREE_GM_VOUT_40026000_HSW               1
    #define GREE_GM_VOUT_40026000_VBP               8
    #define GREE_GM_VOUT_40026000_VFP               8
    #define GREE_GM_VOUT_40026000_VSW               1
    #define GREE_GM_VOUT_40026000_PLLSAIDIVR        4
    #define GREE_GM_VOUT_40026000_PLLSAIN           0
    #define GREE_GM_VOUT_40026000_PLLSAIQ           8
#endif

/* wwdg@4003E000 */
#define GREE_GM_WWDG_4003E000_BASE_ADDRESS  0x4003e000
#define GREE_GM_WWDG_4003E000_IRQ_0     0
#define GREE_GM_WWDG_4003E000_IRQ_0_PRIORITY    3
#define GREE_GM_WWDG_4003E000_LABEL     "WWDG"
#define GREE_GM_WWDG_4003E000_SIZE      4096
#define WWDG_BASE_ADDRESS           GREE_GM_WWDG_4003E000_BASE_ADDRESS
#define WWDG_IRQ                GREE_GM_WWDG_4003E000_IRQ_0
#define WWDG_IRQ_PRIORITY           GREE_GM_WWDG_4003E000_IRQ_0_PRIORITY
#define WWDG_LABEL              GREE_GM_WWDG_4003E000_LABEL
#define WWDG_SIZE               GREE_GM_WWDG_4003E000_SIZE

/* tim@40007000 */
#define GREE_GM_TIM_40007000_BASE_ADDRESS       0x40007000
#define GREE_GM_TIM_40007000_IRQ_0              11
#define GREE_GM_TIM_40007000_IRQ_0_PRIORITY     3
#define GREE_GM_TIM_40007000_LABEL              "TIM_1"
#define GREE_GM_TIM_40007000_SIZE               4096
#define GREE_GM_TIM_40007000_TYPE               0
#define TIM1_BASE_ADDRESS               GREE_GM_TIM_40007000_BASE_ADDRESS
#define TIM1_IRQ                        GREE_GM_TIM_40007000_IRQ_0
#define TIM1_IRQ_PRIORITY               GREE_GM_TIM_40007000_IRQ_0_PRIORITY
#define TIM1_LABEL                      GREE_GM_TIM_40007000_LABEL
#define TIM1_SIZE                       GREE_GM_TIM_40007000_SIZE
#define TIM1_TYPE                       GREE_GM_TIM_40007000_TYPE

/* tim@40007100 */
#define GREE_GM_TIM_40007100_BASE_ADDRESS       0x40007100
#define GREE_GM_TIM_40007100_IRQ_0              12
#define GREE_GM_TIM_40007100_IRQ_0_PRIORITY     3
#define GREE_GM_TIM_40007100_LABEL              "TIM_2"
#define GREE_GM_TIM_40007100_SIZE               4096
#define GREE_GM_TIM_40007100_TYPE               0
#define TIM2_BASE_ADDRESS               GREE_GM_TIM_40007100_BASE_ADDRESS
#define TIM2_IRQ                        GREE_GM_TIM_40007100_IRQ_0
#define TIM2_IRQ_PRIORITY               GREE_GM_TIM_40007100_IRQ_0_PRIORITY
#define TIM2_LABEL                      GREE_GM_TIM_40007100_LABEL
#define TIM2_SIZE                       GREE_GM_TIM_40007100_SIZE
#define TIM2_TYPE                       GREE_GM_TIM_40007100_TYPE

/* tim@40007200 */
#define GREE_GM_TIM_40007200_BASE_ADDRESS       0x40007200
#define GREE_GM_TIM_40007200_IRQ_0              13
#define GREE_GM_TIM_40007200_IRQ_0_PRIORITY     3
#define GREE_GM_TIM_40007200_LABEL              "TIM_3"
#define GREE_GM_TIM_40007200_SIZE               4096
#define GREE_GM_TIM_40007200_TYPE               0
#define TIM3_BASE_ADDRESS               GREE_GM_TIM_40007200_BASE_ADDRESS
#define TIM3_IRQ                        GREE_GM_TIM_40007200_IRQ_0
#define TIM3_IRQ_PRIORITY               GREE_GM_TIM_40007200_IRQ_0_PRIORITY
#define TIM3_LABEL                      GREE_GM_TIM_40007200_LABEL
#define TIM3_SIZE                       GREE_GM_TIM_40007200_SIZE
#define TIM3_TYPE                       GREE_GM_TIM_40007200_TYPE

/* tim@40007300 */
#define GREE_GM_TIM_40007300_BASE_ADDRESS       0x40007300
#define GREE_GM_TIM_40007300_IRQ_0              54
#define GREE_GM_TIM_40007300_IRQ_0_PRIORITY     3
#define GREE_GM_TIM_40007300_LABEL              "TIM_4"
#define GREE_GM_TIM_40007300_SIZE               4096
#define GREE_GM_TIM_40007300_TYPE               0
#define TIM4_BASE_ADDRESS               GREE_GM_TIM_40007300_BASE_ADDRESS
#define TIM4_IRQ                        GREE_GM_TIM_40007300_IRQ_0
#define TIM4_IRQ_PRIORITY               GREE_GM_TIM_40007300_IRQ_0_PRIORITY
#define TIM4_LABEL                      GREE_GM_TIM_40007300_LABEL
#define TIM4_SIZE                       GREE_GM_TIM_40007300_SIZE
#define TIM4_TYPE                       GREE_GM_TIM_40007300_TYPE

/* tim@40007400 */
#define GREE_GM_TIM_40007400_BASE_ADDRESS       0x40007400
#define GREE_GM_TIM_40007400_IRQ_0              66
#define GREE_GM_TIM_40007400_IRQ_0_PRIORITY     3
#define GREE_GM_TIM_40007400_LABEL              "TIM_5"
#define GREE_GM_TIM_40007400_SIZE               4096
#define GREE_GM_TIM_40007400_TYPE               0
#define TIM5_BASE_ADDRESS               GREE_GM_TIM_40007400_BASE_ADDRESS
#define TIM5_IRQ                        GREE_GM_TIM_40007400_IRQ_0
#define TIM5_IRQ_PRIORITY               GREE_GM_TIM_40007400_IRQ_0_PRIORITY
#define TIM5_LABEL                      GREE_GM_TIM_40007400_LABEL
#define TIM5_SIZE                       GREE_GM_TIM_40007400_SIZE
#define TIM5_TYPE                       GREE_GM_TIM_40007400_TYPE

/* tim@40007500 */
#define GREE_GM_TIM_40007500_BASE_ADDRESS       0x40007500
#define GREE_GM_TIM_40007500_IRQ_0              67
#define GREE_GM_TIM_40007500_IRQ_0_PRIORITY     3
#define GREE_GM_TIM_40007500_LABEL              "TIM_8"
#define GREE_GM_TIM_40007500_SIZE               4096
#define GREE_GM_TIM_40007500_TYPE               0
#define TIM8_BASE_ADDRESS               GREE_GM_TIM_40007500_BASE_ADDRESS
#define TIM8_IRQ                        GREE_GM_TIM_40007500_IRQ_0
#define TIM8_IRQ_PRIORITY               GREE_GM_TIM_40007500_IRQ_0_PRIORITY
#define TIM8_LABEL                      GREE_GM_TIM_40007500_LABEL
#define TIM8_SIZE                       GREE_GM_TIM_40007500_SIZE
#define TIM8_TYPE                       GREE_GM_TIM_40007500_TYPE

/* Following definitions fixup the generated include */
/* This file is a temporary workaround for mapping of the generated information
 * to the current driver definitions.  This will be removed when the drivers
 * are modified to handle the generated information, or the mapping of
 * generated data matches the driver definitions.
 */
/* SoC level DTS fixup file */

#define CONFIG_NUM_IRQ_PRIO_BITS            ARM_V7M_NVIC_E000E100_ARM_NUM_IRQ_PRIORITY_BITS

#ifdef UART0_LABEL
    /*rename uart0 dts generate marco*/
    #define CONFIG_UART0                UART0_LABEL
    #define CONFIG_UART0_BASE           UART0_BASE_ADDRESS
    #define CONFIG_UART0_REG_LENGTH     UART0_WORDLENGTH
    #define CONFIG_UART0_IRQ_NUM        UART0_IRQ
    #define CONFIG_UART0_IRQ_PRIORITY   UART0_IRQ_PRIORITY
#endif

#ifdef UART1_LABEL
    /*rename uart1 dts generate marco*/
    #define CONFIG_UART1                UART1_LABEL
    #define CONFIG_UART1_BASE           UART1_BASE_ADDRESS
    #define CONFIG_UART1_REG_LENGTH     UART1_WORDLENGTH
    #define CONFIG_UART1_IRQ_NUM        UART1_IRQ
    #define CONFIG_UART1_IRQ_PRIORITY   UART1_IRQ_PRIORITY
#endif

#ifdef UART2_LABEL
    /*rename uart2 dts generate marco*/
    #define CONFIG_UART2                UART2_LABEL
    #define CONFIG_UART2_BASE           UART2_BASE_ADDRESS
    #define CONFIG_UART2_REG_LENGTH     UART2_WORDLENGTH
    #define CONFIG_UART2_IRQ_NUM        UART2_IRQ
    #define CONFIG_UART2_IRQ_PRIORITY   UART2_IRQ_PRIORITY
#endif

#ifdef UART3_LABEL
    /*rename uart3 dts generate marco*/
    #define CONFIG_UART3                UART3_LABEL
    #define CONFIG_UART3_BASE           UART3_BASE_ADDRESS
    #define CONFIG_UART3_REG_LENGTH     UART3_WORDLENGTH
    #define CONFIG_UART3_IRQ_NUM        UART3_IRQ
    #define CONFIG_UART3_IRQ_PRIORITY   UART3_IRQ_PRIORITY
#endif

#ifdef UART4_LABEL
    /*rename uart4 dts generate marco*/
    #define CONFIG_UART4                UART4_LABEL
    #define CONFIG_UART4_BASE           UART4_BASE_ADDRESS
    #define CONFIG_UART4_REG_LENGTH     UART4_WORDLENGTH
    #define CONFIG_UART4_IRQ_NUM        UART4_IRQ
    #define CONFIG_UART4_IRQ_PRIORITY   UART4_IRQ_PRIORITY
#endif

#ifdef UART5_LABEL
    /*rename uart5 dts generate marco*/
    #define CONFIG_UART5                UART5_LABEL
    #define CONFIG_UART5_BASE           UART5_BASE_ADDRESS
    #define CONFIG_UART5_REG_LENGTH     UART5_WORDLENGTH
    #define CONFIG_UART5_IRQ_NUM        UART5_IRQ
    #define CONFIG_UART5_IRQ_PRIORITY   UART5_IRQ_PRIORITY
#endif

#ifdef UART6_LABEL
    /*rename uart6 dts generate marco*/
    #define CONFIG_UART6                UART6_LABEL
    #define CONFIG_UART6_BASE           UART6_BASE_ADDRESS
    #define CONFIG_UART6_REG_LENGTH     UART6_WORDLENGTH
    #define CONFIG_UART6_IRQ_NUM        UART6_IRQ
    #define CONFIG_UART6_IRQ_PRIORITY   UART6_IRQ_PRIORITY
#endif

#ifdef UART7_LABEL
    /*rename uart7 dts generate marco*/
    #define CONFIG_UART7                UART7_LABEL
    #define CONFIG_UART7_BASE           UART7_BASE_ADDRESS
    #define CONFIG_UART7_REG_LENGTH     UART7_WORDLENGTH
    #define CONFIG_UART7_IRQ_NUM        UART7_IRQ
    #define CONFIG_UART7_IRQ_PRIORITY   UART7_IRQ_PRIORITY
#endif


#ifdef IWDG_LABEL
    /*rename IWDG dts generate marco*/
    #define CONFIG_IWDG_NAME             IWDG_LABEL
    #define CONFIG_IWDG_BASE_ADDRESS     IWDG_BASE_ADDRESS
#endif

#ifdef WWDG_LABEL
    /*rename IWDG dts generate marco*/
    #define CONFIG_WWDG_NAME             WWDG_LABEL
    #define CONFIG_WWDG_BASE_ADDRESS     WWDG_BASE_ADDRESS
#endif

#ifdef RTC_LABEL
    /*rename RCT dts generate marco*/
    #define CONFIG_RTC_NAME             RTC_LABEL
    #define CONFIG_RTC_BASE_ADDRESS     RTC_BASE_ADDRESS
#endif

#ifdef LVD_LABEL
    /*rename LVD dts generate marco*/
    #define CONFIG_LVD_NAME             LVD_LABEL
    #define CONFIG_LVD_BASE_ADDRESS     LVD_BASE_ADDRESS
#endif

#ifdef TIM1_LABEL
    /*rename tim1 dts generate marco*/
    #define CONFIG_TIM1_NAME                     TIM1_LABEL
    #define CONFIG_TIM1_BASE                     TIM1_BASE_ADDRESS
    #define CONFIG_TIM1_IRQ_NUM                  TIM1_IRQ
    #define CONFIG_TIM1_IRQ_PRIORITY             TIM1_IRQ_PRIORITY
#endif

#ifdef TIM2_LABEL
    /*rename tim2 dts generate marco*/
    #define CONFIG_TIM2_NAME                     TIM2_LABEL
    #define CONFIG_TIM2_BASE                     TIM2_BASE_ADDRESS
    #define CONFIG_TIM2_IRQ_NUM                  TIM2_IRQ
    #define CONFIG_TIM2_IRQ_PRIORITY             TIM2_IRQ_PRIORITY
#endif

#ifdef TIM3_LABEL
    /*rename tim3 dts generate marco*/
    #define CONFIG_TIM3_NAME                     TIM3_LABEL
    #define CONFIG_TIM3_BASE                     TIM3_BASE_ADDRESS
    #define CONFIG_TIM3_IRQ_NUM                  TIM3_IRQ
    #define CONFIG_TIM3_IRQ_PRIORITY             TIM3_IRQ_PRIORITY
#endif

#ifdef TIM4_LABEL
    /*rename tim4 dts generate marco*/
    #define CONFIG_TIM4_NAME                     TIM4_LABEL
    #define CONFIG_TIM4_BASE                     TIM4_BASE_ADDRESS
    #define CONFIG_TIM4_IRQ_NUM                  TIM4_IRQ
    #define CONFIG_TIM4_IRQ_PRIORITY             TIM4_IRQ_PRIORITY
#endif

#ifdef TIM5_LABEL
    /*rename tim5 dts generate marco*/
    #define CONFIG_TIM5_NAME                     TIM5_LABEL
    #define CONFIG_TIM5_BASE                     TIM5_BASE_ADDRESS
    #define CONFIG_TIM5_IRQ_NUM                  TIM5_IRQ
    #define CONFIG_TIM5_IRQ_PRIORITY             TIM5_IRQ_PRIORITY
#endif

#ifdef TIM8_LABEL
    /*rename tim8 dts generate marco*/
    #define CONFIG_TIM8_NAME                     TIM8_LABEL
    #define CONFIG_TIM8_BASE                     TIM8_BASE_ADDRESS
    #define CONFIG_TIM8_IRQ_NUM                  TIM8_IRQ
    #define CONFIG_TIM8_IRQ_PRIORITY             TIM8_IRQ_PRIORITY
#endif

#ifdef POWER_LABEL
    #define CONFIG_PMU_IRQn             POWER_IRQ
    #define CONFIG_PMU_IRQ_PRIORITY     POWER_IRQ_PRIORITY
#endif
/* End of SoC Level DTS fixup file */


/* Following definitions fixup the generated include */
/* board level DTS fixup file */

#ifdef UART0_LABEL
    /*rename uart0 dts generate marco*/
    #define CONFIG_UART0_BAUDRATE       UART0_CURRENT_SPEED
    #define CONFIG_UART0_PARITY         UART0_PARITY
    #define CONFIG_UART0_STOPBITS       UART0_STOPBITS
    #define CONFIG_UART0_DATABITS       UART0_WORDLENGTH
    #define CONFIG_UART0_CLOCKSRC       UART0_CLOCKSRC
#endif

#ifdef UART1_LABEL
    /*rename uart1 dts generate marco*/
    #define CONFIG_UART1_BAUDRATE       UART1_CURRENT_SPEED
    #define CONFIG_UART1_PARITY         UART1_PARITY
    #define CONFIG_UART1_STOPBITS       UART1_STOPBITS
    #define CONFIG_UART1_DATABITS       UART1_WORDLENGTH
    #define CONFIG_UART1_CLOCKSRC       UART1_CLOCKSRC
#endif

#ifdef UART2_LABEL
    /*rename uart2 dts generate marco*/
    #define CONFIG_UART2_BAUDRATE       UART2_CURRENT_SPEED
    #define CONFIG_UART2_PARITY         UART2_PARITY
    #define CONFIG_UART2_STOPBITS       UART2_STOPBITS
    #define CONFIG_UART2_DATABITS       UART2_WORDLENGTH
    #define CONFIG_UART2_CLOCKSRC       UART2_CLOCKSRC
#endif

#ifdef UART3_LABEL
    /*rename uart0 dts generate marco*/
    #define CONFIG_UART3_BAUDRATE       UART3_CURRENT_SPEED
    #define CONFIG_UART3_PARITY         UART3_PARITY
    #define CONFIG_UART3_STOPBITS       UART3_STOPBITS
    #define CONFIG_UART3_DATABITS       UART3_WORDLENGTH
    #define CONFIG_UART3_CLOCKSRC       UART3_CLOCKSRC
#endif

#ifdef UART4_LABEL
    /*rename uart0 dts generate marco*/
    #define CONFIG_UART4_BAUDRATE       UART4_CURRENT_SPEED
    #define CONFIG_UART4_PARITY         UART4_PARITY
    #define CONFIG_UART4_STOPBITS       UART4_STOPBITS
    #define CONFIG_UART4_DATABITS       UART4_WORDLENGTH
    #define CONFIG_UART4_CLOCKSRC       UART4_CLOCKSRC
#endif

#ifdef UART5_LABEL
    /*rename uart0 dts generate marco*/
    #define CONFIG_UART5_BAUDRATE       UART5_CURRENT_SPEED
    #define CONFIG_UART5_PARITY         UART5_PARITY
    #define CONFIG_UART5_STOPBITS       UART5_STOPBITS
    #define CONFIG_UART5_DATABITS       UART5_WORDLENGTH
    #define CONFIG_UART5_CLOCKSRC       UART5_CLOCKSRC
#endif

#ifdef UART6_LABEL
    /*rename uart0 dts generate marco*/
    #define CONFIG_UART6_BAUDRATE       UART6_CURRENT_SPEED
    #define CONFIG_UART6_PARITY         UART6_PARITY
    #define CONFIG_UART6_STOPBITS       UART6_STOPBITS
    #define CONFIG_UART6_DATABITS       UART6_WORDLENGTH
    #define CONFIG_UART6_CLOCKSRC       UART6_CLOCKSRC
#endif

#ifdef UART7_LABEL
    /*rename uart0 dts generate marco*/
    #define CONFIG_UART7_BAUDRATE       UART7_CURRENT_SPEED
    #define CONFIG_UART7_PARITY         UART7_PARITY
    #define CONFIG_UART7_STOPBITS       UART7_STOPBITS
    #define CONFIG_UART7_DATABITS       UART7_WORDLENGTH
    #define CONFIG_UART7_CLOCKSRC       UART7_CLOCKSRC
#endif

#ifdef SAIA_LABEL
    /*rename saia dts generate marco*/
    #define CONFIG_SAIA                 SAIA_LABEL
    #define CONFIG_SAIA_BASE            SAIA_BASE_ADDRESS
    //#define CONFIG_SAIA_REG_LENGTH      SAIA_WORDLENGTH
    #define CONFIG_SAIA_IRQ_NUM         SAIA_IRQ
    #define CONFIG_SAIA_IRQ_PRIORITY    SAIA_IRQ_PRIORITY
#endif

#ifdef SAIB_LABEL
    /*rename saib dts generate marco*/
    #define CONFIG_SAIB                 SAIB_LABEL
    #define CONFIG_SAIB_BASE            SAIB_BASE_ADDRESS
    //#define CONFIG_SAIB_REG_LENGTH      SAIB_WORDLENGTH
    #define CONFIG_SAIB_IRQ_NUM         SAIB_IRQ
    #define CONFIG_SAIB_IRQ_PRIORITY    SAIB_IRQ_PRIORITY
#endif

#ifdef I2C0_LABEL
    /*rename i2c0 dts generate marco*/
    #define CONFIG_I2C0                 I2C0_LABEL
    #define CONFIG_I2C0_BASE            I2C0_BASE_ADDRESS
    #define CONFIG_I2C0_REG_LENGTH      I2C0_WORDLENGTH
    #define CONFIG_I2C0_IRQ_NUM         I2C0_IRQ
    #define CONFIG_I2C0_IRQ_PRIORITY    I2C0_IRQ_PRIORITY
#endif

#ifdef I2C1_LABEL
    /*rename i2c1 dts generate marco*/
    #define CONFIG_I2C1                 I2C1_LABEL
    #define CONFIG_I2C1_BASE            I2C1_BASE_ADDRESS
    #define CONFIG_I2C1_REG_LENGTH      I2C1_WORDLENGTH
    #define CONFIG_I2C1_IRQ_NUM         I2C1_IRQ
    #define CONFIG_I2C1_IRQ_PRIORITY    I2C1_IRQ_PRIORITY
#endif

#ifdef I2C2_LABEL
    /*rename i2c2 dts generate marco*/
    #define CONFIG_I2C2                 I2C2_LABEL
    #define CONFIG_I2C2_BASE            I2C2_BASE_ADDRESS
    #define CONFIG_I2C2_REG_LENGTH      I2C2_WORDLENGTH
    #define CONFIG_I2C2_IRQ_NUM         I2C2_IRQ
    #define CONFIG_I2C2_IRQ_PRIORITY    I2C2_IRQ_PRIORITY
#endif

#ifdef I2C0_LABEL
    /*rename i2c0 dts generate marco*/
    #define CONFIG_I2C0_BAUDRATE        I2C0_CURRENT_SPEED
    #define CONFIG_I2C0_ADDRMODE        I2C0_ADDRMODE
    #define CONFIG_I2C0_MASTERTXMODE    I2C0_MASTERTXMODE
    #define CONFIG_I2C0_SPEEDMODE       I2C0_SPEEDMODE
    #define CONFIG_I2C0_CLOCKSRC        I2C0_CLOCKSRC
    #define CONFIG_I2C0_MASTER_MODE     I2C0_WORKMODE
    #define CONFIG_I2C0_LOCAL_ADDRESS   I2C0_LOCALADDR
#endif

#ifdef I2C1_LABEL
    /*rename i2c1 dts generate marco*/
    #define CONFIG_I2C1_BAUDRATE        I2C1_CURRENT_SPEED
    #define CONFIG_I2C1_ADDRMODE        I2C1_ADDRMODE
    #define CONFIG_I2C1_MASTERTXMODE    I2C1_MASTERTXMODE
    #define CONFIG_I2C1_SPEEDMODE       I2C1_SPEEDMODE
    #define CONFIG_I2C1_CLOCKSRC        I2C1_CLOCKSRC
    #define CONFIG_I2C1_MASTER_MODE     I2C1_WORKMODE
    #define CONFIG_I2C1_LOCAL_ADDRESS   I2C1_LOCALADDR
#endif


#ifdef I2C2_LABEL
    /*rename i2c2 dts generate marco*/
    #define CONFIG_I2C2_BAUDRATE        I2C2_CURRENT_SPEED
    #define CONFIG_I2C2_ADDRMODE        I2C2_ADDRMODE
    #define CONFIG_I2C2_MASTERTXMODE    I2C2_MASTERTXMODE
    #define CONFIG_I2C2_SPEEDMODE       I2C2_SPEEDMODE
    #define CONFIG_I2C2_CLOCKSRC        I2C2_CLOCKSRC
    #define CONFIG_I2C2_MASTER_MODE     I2C2_WORKMODE
    #define CONFIG_I2C2_LOCAL_ADDRESS   I2C2_LOCALADDR
    #define CONFIG_I2C2_s_dmabuffer     I2C2_s_dmabuffer
#endif

#ifdef IWDG_LABEL
    /*rename IWDG dts generate marco*/
    #define CONFIG_IWDG_NAME             IWDG_LABEL
    #define CONFIG_IWDG_BASE_ADDRESS     IWDG_BASE_ADDRESS
#endif

#ifdef WWDG_LABEL
    /*rename IWDG dts generate marco*/
    #define CONFIG_WWDG_NAME             WWDG_LABEL
    #define CONFIG_WWDG_BASE_ADDRESS     WWDG_BASE_ADDRESS
#endif

/*rename VOUT dts generate marco*/
#define CONFIG_VOUT_BASE_ADDRESS       GREE_GM_VOUT_40026000_BASE_ADDRESS
#define CONFIG_VOUT_DEFAULT_VBP        GREE_GM_VOUT_40026000_VBP
#define CONFIG_VOUT_DEFAULT_VFP        GREE_GM_VOUT_40026000_VFP
#define CONFIG_VOUT_DEFAULT_HBP        GREE_GM_VOUT_40026000_HBP
#define CONFIG_VOUT_DEFAULT_HFP        GREE_GM_VOUT_40026000_HFP
#define CONFIG_VOUT_DEFAULT_VSW        GREE_GM_VOUT_40026000_VSW
#define CONFIG_VOUT_DEFAULT_HSW        GREE_GM_VOUT_40026000_HSW
#define CONFIG_VOUT_DEFAULT_PLLSAIN    GREE_GM_VOUT_40026000_PLLSAIN
#define CONFIG_VOUT_DEFAULT_PLLSAIQ    GREE_GM_VOUT_40026000_PLLSAIQ
#define CONFIG_VOUT_DEFAULT_PLLSAIDIVR GREE_GM_VOUT_40026000_PLLSAIDIVR
#define CONFIG_VOUT_DEFAULT_WIDTH      GREE_GM_VOUT_40026000_WIDTH
#define CONFIG_VOUT_DEFAULT_HEIGHT     GREE_GM_VOUT_40026000_HEIGHT
#define CONFIG_VOUT_NAME               GREE_GM_VOUT_40026000_LABEL
#define CONFIG_VOUT_IRQ_PRI            GREE_GM_VOUT_40026000_IRQ_0_PRIORITY
#define VOUT_IRQ                       GREE_GM_VOUT_40026000_IRQ_0

/*rename some marco about camera sensor*/
#if defined(CAMERA_OV5640)
    #define CAMERA_0_LABEL                 GREE_CAMERA_OV5640_0_LABEL
    #define CAMERA_1_LABEL                 GREE_CAMERA_OV5640_1_LABEL
    #define CAMERA_PCLK_POLARITY           GREE_CAMERA_OV5640_PCLK_POLARITY
    #define CAMERA_HSYNC_POLARITY          GREE_CAMERA_OV5640_HSYNC_POLARITY
    #define CAMERA_VSYNC_POLARITY          GREE_CAMERA_OV5640_VSYNC_POLARITY
    #define OV5640_0_DEV_NAME              GREE_CAMERA_OV5640_0_LABEL
    #define OV5640_1_DEV_NAME              GREE_CAMERA_OV5640_1_LABEL
    #define OV5640_DEV_NAME                OV5640_0_DEV_NAME                 //default device name is camera 0
#elif defined(CAMERA_OV7725)
    #define CAMERA_0_LABEL                 GREE_CAMERA_OV7725_0_LABEL
    #define CAMERA_1_LABEL                 GREE_CAMERA_OV7725_1_LABEL
    #define CAMERA_PCLK_POLARITY           GREE_CAMERA_OV7725_PCLK_POLARITY
    #define CAMERA_HSYNC_POLARITY          GREE_CAMERA_OV7725_HSYNC_POLARITY
    #define CAMERA_VSYNC_POLARITY          GREE_CAMERA_OV7725_VSYNC_POLARITY
    #define OV7725_0_DEV_NAME              GREE_CAMERA_OV7725_0_LABEL
    #define OV7725_1_DEV_NAME              GREE_CAMERA_OV7725_1_LABEL
    #define OV7725_DEV_NAME                OV7725_0_DEV_NAME                 //default device name is camera 0
#elif defined(CAMERA_GC0308)
    #define CAMERA_0_LABEL                 GREE_CAMERA_GC0308_0_LABEL
    #define CAMERA_1_LABEL                 GREE_CAMERA_GC0308_1_LABEL
    #define CAMERA_PCLK_POLARITY           GREE_CAMERA_GC0308_PCLK_POLARITY
    #define CAMERA_HSYNC_POLARITY          GREE_CAMERA_GC0308_HSYNC_POLARITY
    #define CAMERA_VSYNC_POLARITY          GREE_CAMERA_GC0308_VSYNC_POLARITY
    #define GC0308_0_DEV_NAME              GREE_CAMERA_GC0308_0_LABEL
    #define GC0308_1_DEV_NAME              GREE_CAMERA_GC0308_1_LABEL
    #define GC0308_DEV_NAME                GC0308_0_DEV_NAME                 //default device name is camera 0
#elif defined(CAMERA_BF3007)
    #define CAMERA_0_LABEL                 GREE_CAMERA_BF3007_0_LABEL
    #define CAMERA_1_LABEL                 GREE_CAMERA_BF3007_1_LABEL
    #define CAMERA_PCLK_POLARITY           GREE_CAMERA_BF3007_PCLK_POLARITY
    #define CAMERA_HSYNC_POLARITY          GREE_CAMERA_BF3007_HSYNC_POLARITY
    #define CAMERA_VSYNC_POLARITY          GREE_CAMERA_BF3007_VSYNC_POLARITY
    #define BF3007_0_DEV_NAME              GREE_CAMERA_BF3007_0_LABEL
    #define BF3007_1_DEV_NAME              GREE_CAMERA_BF3007_1_LABEL
    #define BF3007_DEV_NAME                BF3007_0_DEV_NAME                 //default device name is camera 0
#elif defined(CAMERA_GC2145)
    #define CAMERA_0_LABEL                 GREE_CAMERA_GC2145_0_LABEL
    #define CAMERA_1_LABEL                 GREE_CAMERA_GC2145_1_LABEL
    #define CAMERA_PCLK_POLARITY           GREE_CAMERA_GC2145_PCLK_POLARITY
    #define CAMERA_HSYNC_POLARITY          GREE_CAMERA_GC2145_HSYNC_POLARITY
    #define CAMERA_VSYNC_POLARITY          GREE_CAMERA_GC2145_VSYNC_POLARITY
    #define GC2145_0_DEV_NAME              GREE_CAMERA_GC2145_0_LABEL
    #define GC2145_1_DEV_NAME              GREE_CAMERA_GC2145_1_LABEL
    #define GC2145_DEV_NAME                GC2145_0_DEV_NAME                 //default device name is camera 0
#endif
#define CAMERA_0_GPIO_PWDN_PORT            GREE_CAMERA_0_GPIO_PWDN_PORT
#define CAMERA_0_GPIO_PWDN_PIN             GREE_CAMERA_0_GPIO_PWDN_PIN
#define CAMERA_0_GPIO_RST_PORT             GREE_CAMERA_0_GPIO_RST_PORT
#define CAMERA_0_GPIO_RST_PIN              GREE_CAMERA_0_GPIO_RST_PIN
#define CAMERA_0_GPIO_SCL_PORT             GREE_CAMERA_0_GPIO_SCL_PORT
#define CAMERA_0_GPIO_SCL_PIN              GREE_CAMERA_0_GPIO_SCL_PIN
#define CAMERA_0_GPIO_SDA_PORT             GREE_CAMERA_0_GPIO_SDA_PORT
#define CAMERA_0_GPIO_SDA_PIN              GREE_CAMERA_0_GPIO_SDA_PIN
#define CAMERA_1_GPIO_PWDN_PORT            GREE_CAMERA_1_GPIO_PWDN_PORT
#define CAMERA_1_GPIO_PWDN_PIN             GREE_CAMERA_1_GPIO_PWDN_PIN
#define CAMERA_1_GPIO_RST_PORT             GREE_CAMERA_1_GPIO_RST_PORT
#define CAMERA_1_GPIO_RST_PIN              GREE_CAMERA_1_GPIO_RST_PIN
#define CAMERA_1_GPIO_SCL_PORT             GREE_CAMERA_1_GPIO_SCL_PORT
#define CAMERA_1_GPIO_SCL_PIN              GREE_CAMERA_1_GPIO_SCL_PIN
#define CAMERA_1_GPIO_SDA_PORT             GREE_CAMERA_1_GPIO_SDA_PORT
#define CAMERA_1_GPIO_SDA_PIN              GREE_CAMERA_1_GPIO_SDA_PIN

/*rename some marco about VIN modules*/
#define CONFIG_VIN_BASE_ADDRESS        GREE_GM_VIN_40025000_BASE_ADDRESS
#define CONFIG_VIN_NAME                GREE_GM_VIN_40025000_LABEL
#define CONFIG_VIN_IRQ_PRI             GREE_GM_VIN_40025000_IRQ_0_PRIORITY
#define VIN_IRQ                        GREE_GM_VIN_40025000_IRQ_0

#define CONFIG_IMP_BASE_ADDRESS    GREE_GM_IMP_40024000_BASE_ADDRESS

#ifdef MMC0_LABEL
    /*rename mmc0 dts generate marco*/
    #define CONFIG_MMC0_BUSWITCH        MMC0_BUSWITCH
    #define CONFIG_MMC0_CARD_REMOVABLE  MMC0_REMOVABLE
    #define CONFIG_MMC0_CARD_TYPE       MMC0_TYPE
    #ifdef  MMC0_POLL_DETECT_CARD_HOTPLUG
        #define CONFIG_HOTPLUG_POLL_DETECT
    #endif

    #ifdef CAN0_LABEL
        /*rename can0 dts generate marco*/
        #define CONFIG_CAN0_BAUDRATE            CAN0_BAUDRATE
        #define CONFIG_CAN0_BS1                 CAN0_BS1
        #define CONFIG_CAN0_BS2                 CAN0_BS2
        #define CONFIG_CAN0_ERRWARNTHRESHOLD    CAN0_ERRWARNTHRESHOLD
        #define CONFIG_CAN0_SAMPLE              CAN0_SAMPLE
        #define CONFIG_CAN0_SJW                 CAN0_SJW
        #define CONFIG_CAN0_WORKMODE            CAN0_WORKMODE
    #endif

    #ifdef RTC_LABEL
        /*rename RTC dts generate marco*/
        #define CONFIG_RTC_NAME             RTC_LABEL
        #define CONFIG_RTC_BASE_ADDRESS     RTC_BASE_ADDRESS
    #endif

    #ifdef LVD_LABEL
        /*rename LVD dts generate marco*/
        #define CONFIG_LVD_NAME             LVD_LABEL
        #define CONFIG_LVD_BASE_ADDRESS     LVD_BASE_ADDRESS
    #endif


    #ifdef POWER_LABEL
        /*rename power dts generate marco for power*/
        #define WKPIN_XPA0_STATUS                   GREE_GM_POWER_40000004_WKPIN_XPA0_STATUS
        #define WKPIN_XPA0_VALID_EDGE               GREE_GM_POWER_40000004_WKPIN_XPA0_VALID_EDGE
        #define WKPIN_XPB12_STATUS                  GREE_GM_POWER_40000004_WKPIN_XPB12_STATUS
        #define WKPIN_XPB12_VALID_EDGE              GREE_GM_POWER_40000004_WKPIN_XPB12_VALID_EDGE
        #define WKPIN_XPB13_STATUS                  GREE_GM_POWER_40000004_WKPIN_XPB13_STATUS
        #define WKPIN_XPB13_VALID_EDGE              GREE_GM_POWER_40000004_WKPIN_XPB13_VALID_EDGE
        #define PM_HASH_STATUS                      GREE_GM_POWER_40000004_PM_HASH_STATUS
        #define PM_SHUTDOWN_STATUS_PIN_INV          GREE_GM_POWER_40000004_PM_SHUTDOWN_STATUS_PIN_INV
    #endif


    #ifdef SFLASH_LABEL
        /*rename sflash dts generate marco*/
        #define CONFIG_SFLASH_READMODE        SFLASH_READMODE
        #define CONFIG_SFLASH_BITMODE         SFLASH_BITMODE
        #define CONFIG_SFLASH_CLKDIV          SFLASH_CLKDIV
    #endif
#endif




/* End of SoC Level DTS fixup file */


#endif