<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p116" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_116{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_116{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_116{left:110px;bottom:1082px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_116{left:110px;bottom:1062px;letter-spacing:-0.15px;word-spacing:1.39px;}
#t5_116{left:110px;bottom:1026px;letter-spacing:-0.19px;}
#t6_116{left:144px;bottom:1026px;letter-spacing:-0.17px;}
#t7_116{left:211px;bottom:1026px;letter-spacing:-0.17px;word-spacing:1.42px;}
#t8_116{left:677px;bottom:1026px;letter-spacing:-0.18px;}
#t9_116{left:744px;bottom:1026px;letter-spacing:-0.16px;word-spacing:1.42px;}
#ta_116{left:110px;bottom:1005px;letter-spacing:-0.15px;word-spacing:2.86px;}
#tb_116{left:110px;bottom:984px;letter-spacing:-0.15px;word-spacing:0.64px;}
#tc_116{left:110px;bottom:964px;letter-spacing:-0.16px;word-spacing:0.98px;}
#td_116{left:612px;bottom:964px;letter-spacing:-0.18px;}
#te_116{left:673px;bottom:964px;letter-spacing:-0.17px;word-spacing:0.77px;}
#tf_116{left:110px;bottom:943px;letter-spacing:-0.14px;word-spacing:2.39px;}
#tg_116{left:110px;bottom:922px;letter-spacing:-0.15px;word-spacing:1.58px;}
#th_116{left:110px;bottom:901px;letter-spacing:-0.23px;word-spacing:3.23px;}
#ti_116{left:585px;bottom:901px;letter-spacing:-0.18px;}
#tj_116{left:627px;bottom:901px;letter-spacing:-0.14px;word-spacing:3.13px;}
#tk_116{left:110px;bottom:881px;letter-spacing:-0.15px;}
#tl_116{left:110px;bottom:845px;letter-spacing:-0.18px;word-spacing:3.14px;}
#tm_116{left:110px;bottom:824px;letter-spacing:-0.19px;word-spacing:1.61px;}
#tn_116{left:490px;bottom:824px;letter-spacing:-0.29px;}
#to_116{left:553px;bottom:824px;letter-spacing:-0.19px;word-spacing:1.34px;}
#tp_116{left:110px;bottom:803px;letter-spacing:-0.2px;word-spacing:2.23px;}
#tq_116{left:110px;bottom:783px;letter-spacing:-0.18px;word-spacing:2.79px;}
#tr_116{left:110px;bottom:762px;letter-spacing:-0.18px;word-spacing:1.32px;}
#ts_116{left:110px;bottom:741px;letter-spacing:-0.15px;word-spacing:1.38px;}
#tt_116{left:262px;bottom:741px;letter-spacing:-0.14px;}
#tu_116{left:297px;bottom:741px;letter-spacing:-0.19px;word-spacing:1.47px;}
#tv_116{left:687px;bottom:741px;letter-spacing:-0.14px;}
#tw_116{left:721px;bottom:741px;}
#tx_116{left:110px;bottom:705px;letter-spacing:-0.15px;word-spacing:3.07px;}
#ty_116{left:110px;bottom:685px;letter-spacing:-0.27px;word-spacing:3.79px;}
#tz_116{left:527px;bottom:685px;letter-spacing:-0.15px;word-spacing:3.67px;}
#t10_116{left:110px;bottom:664px;letter-spacing:-0.14px;word-spacing:2.32px;}
#t11_116{left:110px;bottom:643px;letter-spacing:-0.13px;word-spacing:1.35px;}
#t12_116{left:152px;bottom:599px;word-spacing:1.86px;}
#t13_116{left:152px;bottom:580px;letter-spacing:0.05px;word-spacing:1.73px;}
#t14_116{left:110px;bottom:544px;letter-spacing:-0.16px;word-spacing:0.29px;}
#t15_116{left:110px;bottom:523px;letter-spacing:-0.18px;word-spacing:2.68px;}
#t16_116{left:345px;bottom:523px;letter-spacing:-0.15px;word-spacing:2.62px;}
#t17_116{left:520px;bottom:523px;letter-spacing:-0.18px;}
#t18_116{left:588px;bottom:523px;letter-spacing:-0.14px;word-spacing:2.62px;}
#t19_116{left:110px;bottom:502px;letter-spacing:-0.13px;word-spacing:0.84px;}
#t1a_116{left:438px;bottom:502px;letter-spacing:-0.18px;}
#t1b_116{left:504px;bottom:502px;letter-spacing:-0.16px;word-spacing:0.91px;}
#t1c_116{left:110px;bottom:482px;letter-spacing:-0.15px;word-spacing:1.49px;}
#t1d_116{left:110px;bottom:446px;letter-spacing:-0.16px;word-spacing:2.12px;}
#t1e_116{left:110px;bottom:425px;letter-spacing:-0.14px;word-spacing:3.11px;}
#t1f_116{left:672px;bottom:425px;letter-spacing:-0.18px;}
#t1g_116{left:733px;bottom:425px;letter-spacing:-0.35px;word-spacing:3.51px;}
#t1h_116{left:110px;bottom:404px;letter-spacing:-0.19px;word-spacing:1.46px;}
#t1i_116{left:110px;bottom:384px;letter-spacing:-0.22px;word-spacing:2.48px;}
#t1j_116{left:110px;bottom:363px;letter-spacing:-0.19px;}
#t1k_116{left:152px;bottom:318px;letter-spacing:-0.01px;word-spacing:2.63px;}
#t1l_116{left:642px;bottom:318px;letter-spacing:0.12px;}
#t1m_116{left:698px;bottom:318px;letter-spacing:0.1px;word-spacing:2.39px;}
#t1n_116{left:152px;bottom:300px;word-spacing:3.04px;}
#t1o_116{left:152px;bottom:282px;letter-spacing:0.04px;word-spacing:0.36px;}
#t1p_116{left:152px;bottom:264px;letter-spacing:0.03px;word-spacing:3.04px;}
#t1q_116{left:152px;bottom:245px;letter-spacing:-0.08px;}
#t1r_116{left:110px;bottom:209px;letter-spacing:-0.22px;word-spacing:3.09px;}
#t1s_116{left:110px;bottom:188px;letter-spacing:-0.17px;word-spacing:2.85px;}
#t1t_116{left:228px;bottom:188px;letter-spacing:-0.18px;word-spacing:3.04px;}
#t1u_116{left:110px;bottom:167px;letter-spacing:-0.14px;word-spacing:1.61px;}
#t1v_116{left:474px;bottom:167px;letter-spacing:-0.18px;}
#t1w_116{left:517px;bottom:167px;letter-spacing:-0.35px;word-spacing:2.25px;}
#t1x_116{left:110px;bottom:147px;letter-spacing:-0.25px;word-spacing:1.58px;}

.s1_116{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_116{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_116{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s4_116{font-size:17px;font-family:CMBX10_1fg;color:#000;}
.s5_116{font-size:17px;font-family:CMR10_1fw;color:#000080;}
.s6_116{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s7_116{font-size:15px;font-family:CMTT10_1gl;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts116" type="text/css" >

@font-face {
	font-family: CMBX10_1fg;
	src: url("fonts/CMBX10_1fg.woff") format("woff");
}

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg116Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg116" style="-webkit-user-select: none;"><object width="935" height="1210" data="116/116.svg" type="image/svg+xml" id="pdf116" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_116" class="t s1_116">102 </span><span id="t2_116" class="t s2_116">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_116" class="t s1_116" data-mappings='[[54,"fi"]]'>If HSXLEN is changed from 32 to a wider width, and if ﬁeld VSXL is not restricted to a single value, </span>
<span id="t4_116" class="t s1_116">it gets the value corresponding to the widest supported width not wider than the new HSXLEN. </span>
<span id="t5_116" class="t s1_116">The </span><span id="t6_116" class="t s3_116">hstatus </span><span id="t7_116" class="t s1_116" data-mappings='[[0,"fi"],[32,"fi"]]'>ﬁelds VTSR, VTW, and VTVM are deﬁned analogously to the </span><span id="t8_116" class="t s3_116">mstatus </span><span id="t9_116" class="t s1_116" data-mappings='[[0,"fi"]]'>ﬁelds TSR, </span>
<span id="ta_116" class="t s1_116" data-mappings='[[18,"ff"]]'>TW, and TVM, but aﬀect execution only in VS-mode, and cause virtual instruction exceptions </span>
<span id="tb_116" class="t s1_116">instead of illegal instruction exceptions. When VTSR=1, an attempt in VS-mode to execute SRET </span>
<span id="tc_116" class="t s1_116">raises a virtual instruction exception. When VTW=1 (and assuming </span><span id="td_116" class="t s3_116">mstatus</span><span id="te_116" class="t s1_116">.TW=0), an attempt </span>
<span id="tf_116" class="t s1_116">in VS-mode to execute WFI raises a virtual instruction exception if the WFI does not complete </span>
<span id="tg_116" class="t s1_116" data-mappings='[[30,"fi"]]'>within an implementation-speciﬁc, bounded time limit. When VTVM=1, an attempt in VS-mode </span>
<span id="th_116" class="t s1_116">to execute SFENCE.VMA or SINVAL.VMA or to access CSR </span><span id="ti_116" class="t s3_116">satp </span><span id="tj_116" class="t s1_116">raises a virtual instruction </span>
<span id="tk_116" class="t s1_116">exception. </span>
<span id="tl_116" class="t s1_116" data-mappings='[[52,"fi"]]'>The VGEIN (Virtual Guest External Interrupt Number) ﬁeld selects a guest external interrupt </span>
<span id="tm_116" class="t s1_116">source for VS-level external interrupts. VGEIN is a </span><span id="tn_116" class="t s4_116">WLRL </span><span id="to_116" class="t s1_116" data-mappings='[[0,"fi"]]'>ﬁeld that must be able to hold values </span>
<span id="tp_116" class="t s1_116">between zero and the maximum guest external interrupt number (known as GEILEN), inclusive. </span>
<span id="tq_116" class="t s1_116">When VGEIN=0, no guest external interrupt source is selected for VS-level external interrupts. </span>
<span id="tr_116" class="t s1_116">GEILEN may be zero, in which case VGEIN may be read-only zero. Guest external interrupts are </span>
<span id="ts_116" class="t s1_116">explained in Section </span><span id="tt_116" class="t s5_116">8.2.4</span><span id="tu_116" class="t s1_116">, and the use of VGEIN is covered further in Section </span><span id="tv_116" class="t s5_116">8.2.3</span><span id="tw_116" class="t s1_116">. </span>
<span id="tx_116" class="t s1_116">Field HU (Hypervisor in U-mode) controls whether the virtual-machine load/store instructions, </span>
<span id="ty_116" class="t s1_116">HLV, HLVX, and HSV, can be used also in U-mode. </span><span id="tz_116" class="t s1_116">When HU=1, these instructions can be </span>
<span id="t10_116" class="t s1_116">executed in U-mode the same as in HS-mode. When HU=0, all hypervisor instructions cause an </span>
<span id="t11_116" class="t s1_116">illegal instruction trap in U-mode. </span>
<span id="t12_116" class="t s6_116">The HU bit allows a portion of a hypervisor to be run in U-mode for greater protection against </span>
<span id="t13_116" class="t s6_116">software bugs, while still retaining access to a virtual machine’s memory. </span>
<span id="t14_116" class="t s1_116">The SPV bit (Supervisor Previous Virtualization mode) is written by the implementation whenever </span>
<span id="t15_116" class="t s1_116">a trap is taken into HS-mode. </span><span id="t16_116" class="t s1_116">Just as the SPP bit in </span><span id="t17_116" class="t s3_116">sstatus </span><span id="t18_116" class="t s1_116">is set to the (nominal) privilege </span>
<span id="t19_116" class="t s1_116">mode at the time of the trap, the SPV bit in </span><span id="t1a_116" class="t s3_116">hstatus </span><span id="t1b_116" class="t s1_116">is set to the value of the virtualization mode </span>
<span id="t1c_116" class="t s1_116">V at the time of the trap. When an SRET instruction is executed when V=0, V is set to SPV. </span>
<span id="t1d_116" class="t s1_116">When V=1 and a trap is taken into HS-mode, bit SPVP (Supervisor Previous Virtual Privilege) </span>
<span id="t1e_116" class="t s1_116">is set to the nominal privilege mode at the time of the trap, the same as </span><span id="t1f_116" class="t s3_116">sstatus</span><span id="t1g_116" class="t s1_116">.SPP. But if </span>
<span id="t1h_116" class="t s1_116" data-mappings='[[76,"ff"]]'>V=0 before a trap, SPVP is left unchanged on trap entry. SPVP controls the eﬀective privilege of </span>
<span id="t1i_116" class="t s1_116">explicit memory accesses made by the virtual-machine load/store instructions, HLV, HLVX, and </span>
<span id="t1j_116" class="t s1_116">HSV. </span>
<span id="t1k_116" class="t s6_116">Without SPVP, if instructions HLV, HLVX, and HSV looked instead to </span><span id="t1l_116" class="t s7_116">sstatus</span><span id="t1m_116" class="t s6_116">.SPP for the </span>
<span id="t1n_116" class="t s6_116" data-mappings='[[1,"ff"]]'>eﬀective privilege of their memory accesses, then, even with HU=1, U-mode could not access </span>
<span id="t1o_116" class="t s6_116">virtual machine memory at VS-level, because to enter U-mode using SRET always leaves SPP=0. </span>
<span id="t1p_116" class="t s6_116" data-mappings='[[12,"fi"]]'>Unlike SPP, ﬁeld SPVP is untouched by transitions back-and-forth between HS-mode and U- </span>
<span id="t1q_116" class="t s6_116">mode. </span>
<span id="t1r_116" class="t s1_116">Field GVA (Guest Virtual Address) is written by the implementation whenever a trap is taken </span>
<span id="t1s_116" class="t s1_116">into HS-mode. </span><span id="t1t_116" class="t s1_116">For any trap (breakpoint, address misaligned, access fault, page fault, or guest- </span>
<span id="t1u_116" class="t s1_116">page fault) that writes a guest virtual address to </span><span id="t1v_116" class="t s3_116">stval</span><span id="t1w_116" class="t s1_116">, GVA is set to 1. For any other trap into </span>
<span id="t1x_116" class="t s1_116">HS-mode, GVA is set to 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
