Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.3 (lin64) Build 2644227 Wed Sep  4 09:44:18 MDT 2019
| Date         : Tue Dec  3 13:32:45 2019
| Host         : blujay running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file metronome_timing_summary_routed.rpt -pb metronome_timing_summary_routed.pb -rpx metronome_timing_summary_routed.rpx -warn_on_violation
| Design       : metronome
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.315        0.000                      0                  161        0.171        0.000                      0                  161        4.500        0.000                       0                    90  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.315        0.000                      0                  161        0.171        0.000                      0                  161        4.500        0.000                       0                    90  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 2.677ns (43.869%)  route 3.425ns (56.131%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.624     5.145    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  c0/current_count_reg[2]/Q
                         net (fo=52, routed)          1.361     6.961    c0/current_count_reg[2]
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.085 r  c0/period_count2_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.085    tl/period_count1_carry__0_i_3_0[1]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.618 r  tl/period_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.618    tl/period_count2_carry__3_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.933 r  tl/period_count2_carry__4/O[3]
                         net (fo=1, routed)           0.869     8.802    tl/period_count2[23]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.307     9.109 r  tl/period_count1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.109    tl/period_count1_carry__0_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.510 r  tl/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.510    tl/period_count1_carry__0_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.738 f  tl/period_count1_carry__1/CO[2]
                         net (fo=5, routed)           0.447    10.185    tl/period_count1_carry__1_n_1
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.313    10.498 r  tl/period_count[0]_i_1/O
                         net (fo=32, routed)          0.749    11.247    tl/clear
    SLICE_X64Y94         FDRE                                         r  tl/period_count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.850    tl/clk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  tl/period_count_reg[24]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y94         FDRE (Setup_fdre_C_R)       -0.524    14.563    tl/period_count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 2.677ns (43.869%)  route 3.425ns (56.131%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.624     5.145    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  c0/current_count_reg[2]/Q
                         net (fo=52, routed)          1.361     6.961    c0/current_count_reg[2]
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.085 r  c0/period_count2_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.085    tl/period_count1_carry__0_i_3_0[1]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.618 r  tl/period_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.618    tl/period_count2_carry__3_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.933 r  tl/period_count2_carry__4/O[3]
                         net (fo=1, routed)           0.869     8.802    tl/period_count2[23]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.307     9.109 r  tl/period_count1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.109    tl/period_count1_carry__0_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.510 r  tl/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.510    tl/period_count1_carry__0_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.738 f  tl/period_count1_carry__1/CO[2]
                         net (fo=5, routed)           0.447    10.185    tl/period_count1_carry__1_n_1
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.313    10.498 r  tl/period_count[0]_i_1/O
                         net (fo=32, routed)          0.749    11.247    tl/clear
    SLICE_X64Y94         FDRE                                         r  tl/period_count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.850    tl/clk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  tl/period_count_reg[25]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y94         FDRE (Setup_fdre_C_R)       -0.524    14.563    tl/period_count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 2.677ns (43.869%)  route 3.425ns (56.131%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.624     5.145    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  c0/current_count_reg[2]/Q
                         net (fo=52, routed)          1.361     6.961    c0/current_count_reg[2]
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.085 r  c0/period_count2_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.085    tl/period_count1_carry__0_i_3_0[1]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.618 r  tl/period_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.618    tl/period_count2_carry__3_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.933 r  tl/period_count2_carry__4/O[3]
                         net (fo=1, routed)           0.869     8.802    tl/period_count2[23]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.307     9.109 r  tl/period_count1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.109    tl/period_count1_carry__0_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.510 r  tl/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.510    tl/period_count1_carry__0_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.738 f  tl/period_count1_carry__1/CO[2]
                         net (fo=5, routed)           0.447    10.185    tl/period_count1_carry__1_n_1
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.313    10.498 r  tl/period_count[0]_i_1/O
                         net (fo=32, routed)          0.749    11.247    tl/clear
    SLICE_X64Y94         FDRE                                         r  tl/period_count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.850    tl/clk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  tl/period_count_reg[26]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y94         FDRE (Setup_fdre_C_R)       -0.524    14.563    tl/period_count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.315ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.102ns  (logic 2.677ns (43.869%)  route 3.425ns (56.131%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.624     5.145    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  c0/current_count_reg[2]/Q
                         net (fo=52, routed)          1.361     6.961    c0/current_count_reg[2]
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.085 r  c0/period_count2_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.085    tl/period_count1_carry__0_i_3_0[1]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.618 r  tl/period_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.618    tl/period_count2_carry__3_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.933 r  tl/period_count2_carry__4/O[3]
                         net (fo=1, routed)           0.869     8.802    tl/period_count2[23]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.307     9.109 r  tl/period_count1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.109    tl/period_count1_carry__0_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.510 r  tl/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.510    tl/period_count1_carry__0_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.738 f  tl/period_count1_carry__1/CO[2]
                         net (fo=5, routed)           0.447    10.185    tl/period_count1_carry__1_n_1
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.313    10.498 r  tl/period_count[0]_i_1/O
                         net (fo=32, routed)          0.749    11.247    tl/clear
    SLICE_X64Y94         FDRE                                         r  tl/period_count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.850    tl/clk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  tl/period_count_reg[27]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y94         FDRE (Setup_fdre_C_R)       -0.524    14.563    tl/period_count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.247    
  -------------------------------------------------------------------
                         slack                                  3.315    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.677ns (43.907%)  route 3.420ns (56.093%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.624     5.145    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  c0/current_count_reg[2]/Q
                         net (fo=52, routed)          1.361     6.961    c0/current_count_reg[2]
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.085 r  c0/period_count2_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.085    tl/period_count1_carry__0_i_3_0[1]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.618 r  tl/period_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.618    tl/period_count2_carry__3_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.933 r  tl/period_count2_carry__4/O[3]
                         net (fo=1, routed)           0.869     8.802    tl/period_count2[23]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.307     9.109 r  tl/period_count1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.109    tl/period_count1_carry__0_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.510 r  tl/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.510    tl/period_count1_carry__0_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.738 f  tl/period_count1_carry__1/CO[2]
                         net (fo=5, routed)           0.447    10.185    tl/period_count1_carry__1_n_1
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.313    10.498 r  tl/period_count[0]_i_1/O
                         net (fo=32, routed)          0.744    11.242    tl/clear
    SLICE_X64Y95         FDRE                                         r  tl/period_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.850    tl/clk_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  tl/period_count_reg[28]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y95         FDRE (Setup_fdre_C_R)       -0.524    14.563    tl/period_count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.677ns (43.907%)  route 3.420ns (56.093%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.624     5.145    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  c0/current_count_reg[2]/Q
                         net (fo=52, routed)          1.361     6.961    c0/current_count_reg[2]
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.085 r  c0/period_count2_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.085    tl/period_count1_carry__0_i_3_0[1]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.618 r  tl/period_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.618    tl/period_count2_carry__3_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.933 r  tl/period_count2_carry__4/O[3]
                         net (fo=1, routed)           0.869     8.802    tl/period_count2[23]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.307     9.109 r  tl/period_count1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.109    tl/period_count1_carry__0_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.510 r  tl/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.510    tl/period_count1_carry__0_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.738 f  tl/period_count1_carry__1/CO[2]
                         net (fo=5, routed)           0.447    10.185    tl/period_count1_carry__1_n_1
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.313    10.498 r  tl/period_count[0]_i_1/O
                         net (fo=32, routed)          0.744    11.242    tl/clear
    SLICE_X64Y95         FDRE                                         r  tl/period_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.850    tl/clk_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  tl/period_count_reg[29]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y95         FDRE (Setup_fdre_C_R)       -0.524    14.563    tl/period_count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.677ns (43.907%)  route 3.420ns (56.093%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.624     5.145    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  c0/current_count_reg[2]/Q
                         net (fo=52, routed)          1.361     6.961    c0/current_count_reg[2]
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.085 r  c0/period_count2_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.085    tl/period_count1_carry__0_i_3_0[1]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.618 r  tl/period_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.618    tl/period_count2_carry__3_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.933 r  tl/period_count2_carry__4/O[3]
                         net (fo=1, routed)           0.869     8.802    tl/period_count2[23]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.307     9.109 r  tl/period_count1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.109    tl/period_count1_carry__0_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.510 r  tl/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.510    tl/period_count1_carry__0_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.738 f  tl/period_count1_carry__1/CO[2]
                         net (fo=5, routed)           0.447    10.185    tl/period_count1_carry__1_n_1
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.313    10.498 r  tl/period_count[0]_i_1/O
                         net (fo=32, routed)          0.744    11.242    tl/clear
    SLICE_X64Y95         FDRE                                         r  tl/period_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.850    tl/clk_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  tl/period_count_reg[30]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y95         FDRE (Setup_fdre_C_R)       -0.524    14.563    tl/period_count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.677ns (43.907%)  route 3.420ns (56.093%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.624     5.145    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  c0/current_count_reg[2]/Q
                         net (fo=52, routed)          1.361     6.961    c0/current_count_reg[2]
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.085 r  c0/period_count2_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.085    tl/period_count1_carry__0_i_3_0[1]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.618 r  tl/period_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.618    tl/period_count2_carry__3_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.933 r  tl/period_count2_carry__4/O[3]
                         net (fo=1, routed)           0.869     8.802    tl/period_count2[23]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.307     9.109 r  tl/period_count1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.109    tl/period_count1_carry__0_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.510 r  tl/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.510    tl/period_count1_carry__0_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.738 f  tl/period_count1_carry__1/CO[2]
                         net (fo=5, routed)           0.447    10.185    tl/period_count1_carry__1_n_1
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.313    10.498 r  tl/period_count[0]_i_1/O
                         net (fo=32, routed)          0.744    11.242    tl/clear
    SLICE_X64Y95         FDRE                                         r  tl/period_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.509    14.850    tl/clk_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  tl/period_count_reg[31]/C
                         clock pessimism              0.272    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X64Y95         FDRE (Setup_fdre_C_R)       -0.524    14.563    tl/period_count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.563    
                         arrival time                         -11.242    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 2.677ns (44.409%)  route 3.351ns (55.591%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.624     5.145    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  c0/current_count_reg[2]/Q
                         net (fo=52, routed)          1.361     6.961    c0/current_count_reg[2]
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.085 r  c0/period_count2_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.085    tl/period_count1_carry__0_i_3_0[1]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.618 r  tl/period_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.618    tl/period_count2_carry__3_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.933 r  tl/period_count2_carry__4/O[3]
                         net (fo=1, routed)           0.869     8.802    tl/period_count2[23]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.307     9.109 r  tl/period_count1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.109    tl/period_count1_carry__0_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.510 r  tl/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.510    tl/period_count1_carry__0_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.738 f  tl/period_count1_carry__1/CO[2]
                         net (fo=5, routed)           0.447    10.185    tl/period_count1_carry__1_n_1
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.313    10.498 r  tl/period_count[0]_i_1/O
                         net (fo=32, routed)          0.675    11.173    tl/clear
    SLICE_X64Y88         FDRE                                         r  tl/period_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.506    14.847    tl/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  tl/period_count_reg[0]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y88         FDRE (Setup_fdre_C_R)       -0.524    14.560    tl/period_count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 c0/current_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.028ns  (logic 2.677ns (44.409%)  route 3.351ns (55.591%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.624     5.145    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  c0/current_count_reg[2]/Q
                         net (fo=52, routed)          1.361     6.961    c0/current_count_reg[2]
    SLICE_X60Y93         LUT3 (Prop_lut3_I0_O)        0.124     7.085 r  c0/period_count2_carry__3_i_7/O
                         net (fo=1, routed)           0.000     7.085    tl/period_count1_carry__0_i_3_0[1]
    SLICE_X60Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.618 r  tl/period_count2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.618    tl/period_count2_carry__3_n_0
    SLICE_X60Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.933 r  tl/period_count2_carry__4/O[3]
                         net (fo=1, routed)           0.869     8.802    tl/period_count2[23]
    SLICE_X63Y91         LUT6 (Prop_lut6_I0_O)        0.307     9.109 r  tl/period_count1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     9.109    tl/period_count1_carry__0_i_1_n_0
    SLICE_X63Y91         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.510 r  tl/period_count1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.510    tl/period_count1_carry__0_n_0
    SLICE_X63Y92         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.738 f  tl/period_count1_carry__1/CO[2]
                         net (fo=5, routed)           0.447    10.185    tl/period_count1_carry__1_n_1
    SLICE_X65Y92         LUT1 (Prop_lut1_I0_O)        0.313    10.498 r  tl/period_count[0]_i_1/O
                         net (fo=32, routed)          0.675    11.173    tl/clear
    SLICE_X64Y88         FDRE                                         r  tl/period_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          1.506    14.847    tl/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  tl/period_count_reg[1]/C
                         clock pessimism              0.272    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X64Y88         FDRE (Setup_fdre_C_R)       -0.524    14.560    tl/period_count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.560    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                  3.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 bL/button_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bL/button_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.953%)  route 0.116ns (45.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.588     1.471    bL/clk_IBUF_BUFG
    SLICE_X58Y86         FDRE                                         r  bL/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  bL/button_ff1_reg/Q
                         net (fo=1, routed)           0.116     1.728    bL/button_ff1
    SLICE_X59Y87         FDRE                                         r  bL/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.858     1.985    bL/clk_IBUF_BUFG
    SLICE_X59Y87         FDRE                                         r  bL/button_ff2_reg/C
                         clock pessimism             -0.498     1.487    
    SLICE_X59Y87         FDRE (Hold_fdre_C_D)         0.070     1.557    bL/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 bR/button_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bR/button_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.588     1.471    bR/clk_IBUF_BUFG
    SLICE_X58Y86         FDRE                                         r  bR/button_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y86         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  bR/button_ff1_reg/Q
                         net (fo=1, routed)           0.172     1.784    bR/button_ff1_reg_n_0
    SLICE_X58Y86         FDRE                                         r  bR/button_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.856     1.984    bR/clk_IBUF_BUFG
    SLICE_X58Y86         FDRE                                         r  bR/button_ff2_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X58Y86         FDRE (Hold_fdre_C_D)         0.070     1.541    bR/button_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c0/prev_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/current_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.226ns (63.773%)  route 0.128ns (36.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.592     1.475    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/prev_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  c0/prev_inc_reg/Q
                         net (fo=4, routed)           0.128     1.732    c0/prev_inc
    SLICE_X62Y90         LUT5 (Prop_lut5_I1_O)        0.098     1.830 r  c0/current_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.830    c0/current_count[0]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     1.990    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[0]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.091     1.566    c0/current_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 c0/prev_inc_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c0/current_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.594%)  route 0.129ns (36.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.592     1.475    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/prev_inc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  c0/prev_inc_reg/Q
                         net (fo=4, routed)           0.129     1.733    c0/prev_inc
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.098     1.831 r  c0/current_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    c0/current_count[1]_i_1_n_0
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     1.990    c0/clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  c0/current_count_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.092     1.567    c0/current_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tl/period_count_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.476    tl/clk_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  tl/period_count_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tl/period_count_reg[30]/Q
                         net (fo=3, routed)           0.127     1.767    tl/period_count_reg[30]
    SLICE_X64Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  tl/period_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    tl/period_count_reg[28]_i_1_n_5
    SLICE_X64Y95         FDRE                                         r  tl/period_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     1.991    tl/clk_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  tl/period_count_reg[30]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.134     1.610    tl/period_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tl/period_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.591     1.474    tl/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  tl/period_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  tl/period_count_reg[6]/Q
                         net (fo=3, routed)           0.127     1.765    tl/period_count_reg[6]
    SLICE_X64Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.875 r  tl/period_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.875    tl/period_count_reg[4]_i_1_n_5
    SLICE_X64Y89         FDRE                                         r  tl/period_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.861     1.989    tl/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  tl/period_count_reg[6]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X64Y89         FDRE (Hold_fdre_C_D)         0.134     1.608    tl/period_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tl/period_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.592     1.475    tl/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  tl/period_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  tl/period_count_reg[10]/Q
                         net (fo=3, routed)           0.127     1.766    tl/period_count_reg[10]
    SLICE_X64Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  tl/period_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    tl/period_count_reg[8]_i_1_n_5
    SLICE_X64Y90         FDRE                                         r  tl/period_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     1.990    tl/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  tl/period_count_reg[10]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.134     1.609    tl/period_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tl/period_count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.476    tl/clk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  tl/period_count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y94         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tl/period_count_reg[26]/Q
                         net (fo=3, routed)           0.127     1.767    tl/period_count_reg[26]
    SLICE_X64Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.877 r  tl/period_count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.877    tl/period_count_reg[24]_i_1_n_5
    SLICE_X64Y94         FDRE                                         r  tl/period_count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     1.991    tl/clk_IBUF_BUFG
    SLICE_X64Y94         FDRE                                         r  tl/period_count_reg[26]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y94         FDRE (Hold_fdre_C_D)         0.134     1.610    tl/period_count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 tl/period_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.592     1.475    tl/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  tl/period_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y92         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  tl/period_count_reg[18]/Q
                         net (fo=3, routed)           0.127     1.766    tl/period_count_reg[18]
    SLICE_X64Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.876 r  tl/period_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.876    tl/period_count_reg[16]_i_1_n_5
    SLICE_X64Y92         FDRE                                         r  tl/period_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.862     1.990    tl/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  tl/period_count_reg[18]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.134     1.609    tl/period_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 tl/period_count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tl/period_count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.274ns (66.390%)  route 0.139ns (33.610%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.593     1.476    tl/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  tl/period_count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y93         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  tl/period_count_reg[22]/Q
                         net (fo=3, routed)           0.139     1.779    tl/period_count_reg[22]
    SLICE_X64Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.889 r  tl/period_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.889    tl/period_count_reg[20]_i_1_n_5
    SLICE_X64Y93         FDRE                                         r  tl/period_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=89, routed)          0.863     1.991    tl/clk_IBUF_BUFG
    SLICE_X64Y93         FDRE                                         r  tl/period_count_reg[22]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X64Y93         FDRE (Hold_fdre_C_D)         0.134     1.610    tl/period_count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y86   bL/button_ff1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y87   bL/button_ff2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y90   bL/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y90   bL/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y91   bL/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y91   bL/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y91   bL/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y91   bL/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y92   bL/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   bL/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   bL/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   bL/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   bL/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y88   bL/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   bL/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   bL/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   bL/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   bL/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   bL/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y91   bL/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y91   bL/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y91   bL/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y91   bL/count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   bL/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   bL/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   bL/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y92   bL/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y93   bL/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92   bR/count_reg[10]/C



