Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/jwyngaard/SysAdmin/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto 9441ccd9ff12450e91a8e8f4192be805 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_reg_mem_behav xil_defaultlib.tb_reg_mem xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.reg_mem
Compiling module xil_defaultlib.tb_reg_mem
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_reg_mem_behav
