import libc {...}

enum Op = uint8 {
    ILLEGAL,
    LUI,
    AUIPC,
    JAL,
    JALR,
    BEQ,
    BNE,
    BLT,
    BGE,
    BLTU,
    BGEU,
    LB,
    LH,
    LW,
    LBU,
    LHU,
    SB,
    SH,
    SW,
    ADDI,
    SLTI,
    SLTIU,
    XORI,
    ORI,
    ANDI,
    SLLI,
    SRLI,
    SRAI,
    ADD,
    SUB,
    SLL,
    SLT,
    SLTU,
    XOR,
    SRL,
    SRA,
    OR,
    AND,
    FENCE,
    FENCEI,
    ECALL,
    EBREAK,
    CSRRW,
    CSRRS,
    CSRRC,
    CSRRWI,
    CSRRSI,
    CSRRCI,
    NUM_OPS,
}

typedef Reg = uint8;
typedef Csr = uint16;
typedef SuccPred = uint8;

const SHIFT_MASK = (1 << 5) - 1;

struct Instruction {
    op: Op;
    rs1, rs2, rd: Reg;
    csr: Csr;
    imm: uint32;
    succ_pred: SuccPred;
}

var funct3_to_branch_op: Op[8] = {
    [0b000] = BEQ,
    [0b001] = BNE,
    [0b100] = BLT,
    [0b101] = BGE,
    [0b110] = BLTU,
    [0b111] = BGEU,
};

var funct3_to_load_op: Op[8] = {
    [0b000] = LB,
    [0b001] = LH,
    [0b010] = LW,
    [0b100] = LBU,
    [0b101] = LHU,
};

var funct3_to_store_op: Op[8] = {
    [0b000] = SB,
    [0b001] = SH,
    [0b010] = SW,
};

var funct3_to_imm_op: Op[8] = {
    [0b000] = ADDI,
    [0b010] = SLTI,
    [0b011] = SLTIU,
    [0b100] = XORI,
    [0b110] = ORI,
    [0b111] = ANDI,
    [0b001] = SLLI,
    [0b101] = SRLI, // SRAI
};

// This is indexed by the concatenation of funct3 and the sixth bit of funct7.
var funct4_to_reg_op: Op[16] = {
    [0b0000] = ADD,
    [0b1000] = SUB,
    [0b0001] = SLL,
    [0b0010] = SLT,
    [0b0011] = SLTU,
    [0b0100] = XOR,
    [0b0101] = SRL,
    [0b1101] = SRA,
    [0b0110] = OR,
    [0b0111] = AND,
};

var funct3_to_csr_op: Op[8] = {
    [0b001] = CSRRW,
    [0b010] = CSRRS,
    [0b011] = CSRRC,
    [0b101] = CSRRWI,
    [0b110] = CSRRSI,
    [0b111] = CSRRCI,
};

var op_to_mask: uint32[NUM_OPS] = {
    // U-type instructions
    [LUI]   = 0b00000000000000000000_00000_0110111,
    [AUIPC] = 0b00000000000000000000_00000_0010111,
    // J-type instructions
    [JAL]   = 0b00000000000000000000_00000_1101111,
    // B-type instructions
    [BEQ]  = 0b0000000_00000_00000_000_00000_1100011,
    [BNE]  = 0b0000000_00000_00000_001_00000_1100011,
    [BLT]  = 0b0000000_00000_00000_100_00000_1100011,
    [BGE]  = 0b0000000_00000_00000_101_00000_1100011,
    [BLTU] = 0b0000000_00000_00000_110_00000_1100011,
    [BGEU] = 0b0000000_00000_00000_111_00000_1100011,
    // I-type instructions
    [JALR]  = 0b000000000000_00000_000_00000_1100111,
    [LB]    = 0b000000000000_00000_000_00000_0000011,
    [LH]    = 0b000000000000_00000_001_00000_0000011,
    [LW]    = 0b000000000000_00000_010_00000_0000011,
    [LBU]   = 0b000000000000_00000_100_00000_0000011,
    [LHU]   = 0b000000000000_00000_101_00000_0000011,
    [ADDI]  = 0b000000000000_00000_000_00000_0010011,
    [SLTI]  = 0b000000000000_00000_010_00000_0010011,
    [SLTIU] = 0b000000000000_00000_011_00000_0010011,
    [XORI]  = 0b000000000000_00000_100_00000_0010011,
    [ORI]   = 0b000000000000_00000_110_00000_0010011,
    [ANDI]  = 0b000000000000_00000_111_00000_0010011,
    // R-type instructions
    [ADD]  = 0b0000000_00000_00000_000_00000_0110011,
    [SUB]  = 0b0100000_00000_00000_000_00000_0110011,
    [SLL]  = 0b0000000_00000_00000_001_00000_0110011,
    [SLT]  = 0b0000000_00000_00000_010_00000_0110011,
    [SLTU] = 0b0000000_00000_00000_011_00000_0110011,
    [XOR]  = 0b0000000_00000_00000_100_00000_0110011,
    [SRL]  = 0b0000000_00000_00000_101_00000_0110011,
    [SRA]  = 0b0100000_00000_00000_101_00000_0110011,
    [OR]   = 0b0000000_00000_00000_110_00000_0110011,
    [AND]  = 0b0000000_00000_00000_111_00000_0110011,
    [SLLI] = 0b0000000_00000_00000_001_00000_0010011,
    [SRLI] = 0b0000000_00000_00000_101_00000_0010011,
    [SRAI] = 0b0100000_00000_00000_101_00000_0010011,
    // S-type instructions
    [SB] = 0b0000000_00000_00000_000_00000_0100011,
    [SH] = 0b0000000_00000_00000_001_00000_0100011,
    [SW] = 0b0000000_00000_00000_010_00000_0100011,
    // CSR instructions
    [CSRRW]  = 0b000000000000_00000_001_00000_1110011,
    [CSRRS]  = 0b000000000000_00000_010_00000_1110011,
    [CSRRC]  = 0b000000000000_00000_011_00000_1110011,
    [CSRRWI] = 0b000000000000_00000_101_00000_1110011,
    [CSRRSI] = 0b000000000000_00000_110_00000_1110011,
    [CSRRCI] = 0b000000000000_00000_111_00000_1110011,
    // Miscellaneous instructions
    [FENCE]  = 0b0000_0000_0000_00000_000_00000_0001111,
    [FENCEI] = 0b0000_0000_0000_00000_001_00000_0001111,
    [ECALL]  = 0b000000000000_00000_000_00000_1110011,
    [EBREAK] = 0b000000000001_00000_000_00000_1110011,
};

func sign_extend(data: uint32, width: uint32): uint32 {
    return uint32(int32(data << (32 - width)) >> (32 - width));
}

func bits(data: uint32, start: uint32, len: uint32): uint32 {
    return (data >> start) & ((1 << len) - 1);
}

func decode_u_immediate(data: uint32): uint32 {
    imm_12_31 := bits(data, 12, 20) << 12;
    imm_0_31 := imm_12_31;
    return imm_0_31;
}

func decode_j_immediate(data: uint32): uint32 {
    imm_1_10 := bits(data, 21, 10) << 1;
    imm_11 := bits(data, 20, 1) << 11;
    imm_12_19 := bits(data, 12, 8) << 12;
    imm_20 := bits(data, 31, 1) << 20;
    imm_0_20 := imm_1_10 | imm_11 | imm_12_19 | imm_20;
    return sign_extend(imm_0_20, 21);
}

func decode_b_immediate(data: uint32): uint32 {
    imm_1_4 := bits(data, 8, 4) << 1;
    imm_5_10 := bits(data, 25, 6) << 5;
    imm_11 := bits(data, 7, 1) << 1;
    imm_12 := bits(data, 31, 1) << 12;
    imm_0_12 := imm_1_4 | imm_5_10 | imm_11 | imm_12;
    return sign_extend(imm_0_12, 13);
}

func decode_i_immediate(data: uint32): uint32 {
    imm_0_11 := bits(data, 20, 12);
    return sign_extend(imm_0_11, 12);
}

func decode_s_immediate(data: uint32): uint32 {
    imm_0_4 := bits(data, 7, 5);
    imm_5_11 := bits(data, 25, 7) << 5;
    imm_0_11 := imm_0_4 | imm_5_11;
    return sign_extend(imm_0_11, 12);
}

func decode_instruction(data: uint32): Instruction {
    opcode := bits(data, 0, 7);
    funct3 := bits(data, 12, 3);
    funct7 := bits(data, 25, 7);
    rd := bits(data, 7, 5);
    rs1 := bits(data, 15, 5);
    rs2 := bits(data, 20, 5);
    switch (opcode) {
    case 0b0110111: // LUI
        return {op = LUI, rd = rd, imm = decode_u_immediate(data)};
    case 0b0010111: // AUIPC
        return {op = AUIPC, rd = rd, imm = decode_u_immediate(data)};
    case 0b1101111: // JAL
        return {op = JAL, rd = rd, imm = decode_j_immediate(data)};
    case 0b1100111: // JALR
        if (funct3 == 0b000) {
            return {op = JALR, rd = rd, rs1 = rs1, imm = decode_i_immediate(data)};
        }
    case 0b1100011: // BEQ, BNE, BLT, BGE, BLTU, BGEU
        return {op = funct3_to_branch_op[funct3], rs1 = rs1, rs2 = rs2, imm = decode_b_immediate(data)};
    case 0b0000011: // LB, LH, LW, LBU, LHU
        return {op = funct3_to_load_op[funct3], rd = rd, rs1 = rs1, imm = decode_i_immediate(data)};
    case 0b0100011: // SB, SH, SW
        return {op = funct3_to_store_op[funct3], rs1 = rs1, rs2 = rs2, imm = decode_s_immediate(data)};
    case 0b0010011: // ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRAI
        op := funct3_to_imm_op[funct3];
        switch (op) {
        case SLLI:
            if (funct7 == 0b0000000) {
                return {op = SLLI, rd = rd, rs1 = rs1, imm = rs2};
            }
        case SRLI:
            if (funct7 == 0b0000000) {
                return {op = SRLI, rd = rd, rs1 = rs1, imm = rs2};
            } else if (funct7 == 0b0100000) {
                return {op = SRAI, rd = rd, rs1 = rs1, imm = rs2};
            }
        default:
            return {op = op, rd = rd, rs1 = rs1, imm = decode_i_immediate(data)};
        }
    case 0b0110011: // ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND
        if (funct7 & 0b1011111 == 0) {
            funct4 := funct3 | (bits(funct7, 5, 1) << 3);
            return {op = funct4_to_reg_op[funct4], rd = rd, rs1 = rs1, rs2 = rs2};
        }
    case 0b0001111: // FENCE, FENCEI
        if (data == 0b0000_0000_0000_00000_001_00000_0001111) {
            return {op = FENCEI};
        } else if (data & 0b1111_0000_0000_11111_111_11111_0000000 == 0) {
            return {op = FENCE, succ_pred = bits(data, 20, 8)};
        }
    case 0b1110011: // ECALL, EBREAK, CSRRW, CSRRS, CSRRC, CSRRWI, CSRRSI, CSRRCI
        if (data == 0b000000000000_00000_000_00000_1110011) {
            return {op = ECALL};
        } else if (data == 0b000000000001_00000_000_00000_1110011) {
            return {op = EBREAK};
        } else {
            return {op = funct3_to_csr_op[funct3], rd = rd, rs1 = rs1, csr = bits(data, 20, 12), imm = bits(data, 15, 5)};
        }
    default:
    }
    return {op = ILLEGAL};
}

func encode_u_immediate(imm: uint32): uint32 {
    imm_12_31 := bits(imm, 12, 20) << 12;
    return imm_12_31;
}

func encode_i_immediate(imm: uint32): uint32 {
    imm_0_11 := bits(imm, 0, 12) << 20;
    return imm_0_11;
}

func encode_s_immediate(imm: uint32): uint32 {
    imm_0_4 := bits(imm, 0, 4) << 7;
    imm_5_11 := bits(imm, 5, 6) << 25;
    return imm_0_4 | imm_5_11;
}

func encode_b_immediate(imm: uint32): uint32 {
    imm_1_4 := bits(imm, 1, 4) << 8;
    imm_5_10 := bits(imm, 5, 6) << 25;
    imm_11 := bits(imm, 11, 1) << 7;
    imm_12 := bits(imm, 12, 1) << 31;
    return imm_1_4 | imm_5_10 | imm_11 | imm_12;
}

func encode_j_immediate(imm: uint32): uint32 {
    imm_1_10 := bits(imm, 1, 10) << 21;
    imm_11 := bits(imm, 11, 1) << 20;
    imm_12_19 := bits(imm, 12, 8) << 12;
    imm_20 := bits(imm, 20, 1) << 31;
    return imm_1_10 | imm_11 | imm_12_19 | imm_20;
}

func encode_instruction(instr: Instruction): uint32 {
    mask := op_to_mask[instr.op];
    rd := instr.rd << 7;
    rs1 := instr.rs1 << 15;
    rs2 := instr.rs2 << 20;
    switch (instr.op) {
    case LUI, AUIPC:
        return mask | rd | encode_u_immediate(instr.imm);
    case JAL:
        return mask | rd | encode_j_immediate(instr.imm);
    case BEQ, BNE, BLT, BGE, BLTU, BGEU:
        return mask | rs1 | rs2 | encode_b_immediate(instr.imm);
    case JALR, LB, LH, LW, LBU, LHU, ADDI, SLTI, SLTIU, XORI, ORI, ANDI:
        return mask | rd | rs1 | encode_i_immediate(instr.imm);
    case ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND:
        return mask | rd | rs1 | rs2;
    case SLLI, SRLI, SRAI:
        return mask | rd | rs1 | ((instr.imm & SHIFT_MASK) << 20);
    case SB, SH, SW:
        return mask | rs1 | rs2 | encode_s_immediate(instr.imm);
    case FENCE:
        return mask | (instr.succ_pred << 20);
    case FENCEI, ECALL, EBREAK:
        return mask;
    case CSRRW, CSRRS, CSRRC:
        return mask | rd | rs1 | (instr.csr << 20);
    case CSRRWI, CSRRSI, CSRRCI:
        return mask | rd | (bits(instr.imm, 0, 5) << 15) | (instr.csr << 20);
    default:
        return 0;
    }
}

struct Hart {
    pc: uint32;
    regs: uint32[32];
    ram: uint8*;
    ram_size: uint32;
}

func fetch_instruction(hart: Hart*, addr: uint32): uint32 {
    if (addr < hart.ram_size - 3) {
        return *(:uint32*)hart.ram;
    } else {
        return 0;
    }
}

func read_reg(hart: Hart*, reg: Reg): uint32 {
    return hart.regs[reg];
}

func write_reg(hart: Hart*, reg: Reg, val: uint32) {
    if (reg) {
        hart.regs[reg] = val;
    }
}

func load_word(hart: Hart*, addr: uint32): uint32 {
    if (addr < hart.ram_size - 3) {
        return *(:uint32*)(hart.ram + addr);
    } else {
        return 0;
    }
}

func load_halfword(hart: Hart*, addr: uint32): uint32 {
    if (addr < hart.ram_size - 1) {
        return *(:uint16*)(hart.ram + addr);
    } else {
        return 0;
    }
}

func load_byte(hart: Hart*, addr: uint32): uint32 {
    if (addr < hart.ram_size) {
        return *(hart.ram + addr);
    } else {
        return 0;
    }
}

func store_word(hart: Hart*, addr: uint32, val: uint32) {
    if (addr < hart.ram_size - 3) {
        *(:uint32*)(hart.ram + addr) = val;
    }
}

func store_halfword(hart: Hart*, addr: uint32, val: uint32) {
    if (addr < hart.ram_size - 1) {
        *(:uint16*)(hart.ram + addr) = uint16(val);
    }
}

func store_byte(hart: Hart*, addr: uint32, val: uint32) {
    if (addr < hart.ram_size) {
        *(hart.ram + addr) = uint8(val);
    }
}

func read_csr(hart: Hart*, csr: Csr): uint32 {
    return 0;
}

func write_csr(hart: Hart*, csr: Csr, val: uint32) {
}

func step(hart: Hart*) {
    pc := hart.pc;
    instr_data := fetch_instruction(hart, pc);
    instr := decode_instruction(instr_data);
    rs1 := instr.rs1;
    rs2 := instr.rs2;
    rd := instr.rd;
    imm := instr.imm;
    csr := instr.csr;
    rs1_val := hart.regs[rs1];
    rs2_val := hart.regs[rs2];
    next_pc := pc + 4;
    branch_pc := pc + imm;
    switch (instr.op) {
    case ILLEGAL:
        break;
    case LUI:
        write_reg(hart, rd, imm);
    case AUIPC:
        write_reg(hart, rd, pc + imm);
    case JAL:
        write_reg(hart, rd, next_pc);
        next_pc = branch_pc;
    case JALR:
        write_reg(hart, rd, next_pc);
        next_pc = (rs1_val + imm) & ~1;
    case BEQ:
        if (rs1_val == rs2_val) {
            next_pc = branch_pc;
        }
    case BNE:
        if (rs1_val != rs2_val) {
            next_pc = branch_pc;
        }
    case BLT:
        if (int32(rs1_val) < int32(rs2_val)) {
            next_pc = branch_pc;
        }
    case BGE:
        if (int32(rs1_val) >= int32(rs2_val)) {
            next_pc = branch_pc;
        }
    case BLTU:
        if (rs1_val < rs2_val) {
            next_pc = branch_pc;
        }
    case BGEU:
        if (rs1_val >= rs2_val) {
            next_pc = branch_pc;
        }
    case LB:
        write_reg(hart, rd, sign_extend(load_byte(hart, rs1_val + imm), 8));
    case LH:
        write_reg(hart, rd, sign_extend(load_halfword(hart, rs1_val + imm), 16));
    case LW:
        write_reg(hart, rd, load_word(hart, rs1_val + imm));
    case LBU:
        write_reg(hart, rd, load_byte(hart, rs1_val + imm));
    case LHU:
        write_reg(hart, rd, load_halfword(hart, rs1_val + imm));
    case SB:
        store_byte(hart, rs1_val + imm, rs2_val);
    case SH:
        store_halfword(hart, rs1_val + imm, rs2_val);
    case SW:
        store_word(hart, rs1_val + imm, rs2_val);
    case ADDI:
        write_reg(hart, rd, rs1_val + imm);
    case SLTI:
        write_reg(hart, rd, int32(rs1_val) < int32(imm));
    case SLTIU:
        write_reg(hart, rd, rs1_val < imm);
    case XORI:
        write_reg(hart, rd, rs1_val ^ imm);
    case ORI:
        write_reg(hart, rd, rs1_val | imm);
    case ANDI:
        write_reg(hart, rd, rs1_val & imm);
    case SLLI:
        write_reg(hart, rd, rs1_val << imm);
    case SRLI:
        write_reg(hart, rd, rs1_val >> imm);
    case SRAI:
        write_reg(hart, rd, int32(rs1_val) >> imm);
    case ADD:
        write_reg(hart, rd, rs1_val + rs2_val);
    case SUB:
        write_reg(hart, rd, rs1_val - rs2_val);
    case SLL:
        write_reg(hart, rd, rs1_val << (rs2_val & SHIFT_MASK));
    case SLT:
        write_reg(hart, rd, int32(rs1_val) < int32(rs2_val));
    case SLTU:
        write_reg(hart, rd, rs1_val < rs2_val);
    case XOR:
        write_reg(hart, rd, rs1_val ^ rs2_val);
    case SRL:
        write_reg(hart, rd, rs1_val >> (rs2_val & SHIFT_MASK));
    case SRA:
        write_reg(hart, rd, int32(rs1_val) >> (rs2_val & SHIFT_MASK));
    case OR:
        write_reg(hart, rd, rs1_val | rs2_val);
    case AND:
        write_reg(hart, rd, rs1_val & rs2_val);
    case FENCE:
    case FENCEI:
        // We don't need to do anything for fences for now.
        break;
    case ECALL:
    case EBREAK:
        // Not yet implemented
        break;
    case CSRRW:
        if (rd) {
            csr_val := read_csr(hart, csr);
            write_reg(hart, rd, csr_val);
        }
        write_csr(hart, csr, rs1_val);
    case CSRRS:
        csr_val := read_csr(hart, csr);
        write_reg(hart, rd, csr_val);
        if (rs1) {
            write_csr(hart, csr, csr_val | rs1_val);
        }
    case CSRRC:
        csr_val := read_csr(hart, csr);
        write_reg(hart, rd, csr_val);
        if (rs1) {
            write_csr(hart, csr, csr_val & ~rs1_val);
        }
    case CSRRWI:
        if (rd) {
            csr_val := read_csr(hart, csr);
            write_reg(hart, rd, csr_val);
        }
        write_csr(hart, csr, imm);
    case CSRRSI:
        csr_val := read_csr(hart, csr);
        write_reg(hart, rd, csr_val);
        if (imm) {
            write_csr(hart, csr, csr_val | imm);
        }
    case CSRRCI:
        csr_val := read_csr(hart, csr);
        write_reg(hart, rd, csr_val);
        if (rs1) {
            write_csr(hart, csr, csr_val & ~imm);
        }
    default:
        #assert(0);
    }
    hart.pc = next_pc;
}

func print_hart_state(hart: Hart*) {
    printf("pc = %d (0x%08x)\n", hart.pc, hart.pc);
    for (reg := 1; reg < 32; reg++) {
        printf("x%d = %d (0x%08x)\n", reg, hart.regs[reg], hart.regs[reg]);
    }
}

func instruction_eq(a: Instruction, b: Instruction): bool {
    op_eq := a.op == b.op;
    rd_eq := a.rd == b.rd;
    rs1_eq := a.rs1 == b.rs1;
    rs2_eq := a.rs2 == b.rs2;
    imm_eq := a.imm == b.imm;
    csr_eq := a.csr == b.csr;
    succ_pred_eq := a.succ_pred == b.succ_pred;
    switch (a.op) {
    case LUI, AUIPC, JAL:
        return op_eq && rd_eq && imm_eq;
    case JALR, LB, LH, LW, LBU, LHU, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRAI:
        return op_eq && rd_eq && rs1_eq && imm_eq;
    case BEQ, BNE, BLT, BGE, BLTU, BGEU, SB, SH, SW:
        return op_eq && rs1_eq && rs2_eq && imm_eq;
    case ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND:
        return op_eq && rd_eq && rs1_eq && rs2_eq;
    case FENCEI, ECALL, EBREAK:
        return op_eq;
    case FENCE:
        return op_eq && succ_pred_eq;
    case CSRRW, CSRRS, CSRRC:
        return op_eq && rd_eq && rs1_eq && csr_eq;
    case CSRRWI, CSRRSI, CSRRCI:
        return op_eq && rd_eq && csr_eq && imm_eq;
    default:
        return false;
    }
}

func test_invertible_coding(instr: Instruction) {
    encoded_data := encode_instruction(instr);
    decoded_instr := decode_instruction(encoded_data);
    #assert(instruction_eq(instr, decoded_instr));
}

var test_u_imms: uint32[] = {
    0b11111111111111111111_000000000000,
    0b10101010101011011011_000000000000,
    0b00000000000000000001_000000000000,
};

var test_j_imms: uint32[] = {
    -2,
    -12312,
    482342,
};

var test_b_imms: uint32[] = {
    -2,
    -4002,
    2684,
};

var test_i_imms: uint32[] = {
    -1,
    -2001,
    1342,
};

var test_csrs: uint32[] = {
    0b111111111111,
    0b101011011011,
    0b010001100001,
};

func test_all_invertible_coding() {
    for (op := 1; op < NUM_OPS; op++) {
        switch (op) {
        case LUI, AUIPC:
            for (rd := 0; rd < 32; rd++) {
                for (i := 0; i < sizeof(test_u_imms)/sizeof(*test_u_imms); i++) {
                    imm := test_u_imms[i];
                    test_invertible_coding({op = op, rd = rd, imm = imm});
                }
            }
        case BEQ, BNE, BLT, BGE, BLTU, BGEU:
            for (rs1 := 0; rs1 < 32; rs1++) {
                for (rs2 := 0; rs2 < 32; rs2++) {
                    for (i := 0; i < sizeof(test_b_imms)/sizeof(*test_b_imms); i++) {
                        imm := test_b_imms[i];
//                        test_invertible_coding({op = op, rs1 = rs1, rs2 = rs2, imm = imm});
                    }
                }
            }
        case JAL:
            for (rd := 0; rd < 32; rd++) {
                for (i := 0; i < sizeof(test_j_imms)/sizeof(*test_j_imms); i++) {
                    imm := test_j_imms[i];
//                    test_invertible_coding({op = op, rd = rd, imm = imm});
                }
            }
        case ADD, SUB, SLL, SLT, SLTU, XOR, SRL, SRA, OR, AND:
            for (rd := 0; rd < 32; rd++) {
                for (rs1 := 0; rs1 < 32; rs1++) {
                    for (rs2 := 0; rs2 < 32; rs2++) {
                        test_invertible_coding({op = op, rd = rd, rs1 = rs1, rs2 = rs2});
                    }
                }
            }
        case ADDI, SLTI, SLTIU, XORI, ORI, ANDI:
            for (rd := 0; rd < 32; rd++) {
                for (rs1 := 0; rs1 < 32; rs1++) {
                    for (i := 0; i < sizeof(test_i_imms)/sizeof(*test_i_imms); i++) {
                        imm := test_i_imms[i];
                        test_invertible_coding({op = op, rd = rd, rs1 = rs1, imm = imm});
                    }
                }
            }
        case SLLI, SRLI, SRAI:
            for (rd := 0; rd < 32; rd++) {
                for (rs1 := 0; rs1 < 32; rs1++) {
                    for (imm := 0; imm < 32; imm++) {
                        test_invertible_coding({op = op, rd = rd, rs1 = rs1, imm = imm});
                    }
                }
            }
        case CSRRW, CSRRS, CSRRC:
            for (rd := 0; rd < 32; rd++) {
                for (rs1 := 0; rs1 < 32; rs1++) {
                    for (i := 0; i < sizeof(test_csrs)/sizeof(*test_csrs); i++) {
                        csr := test_csrs[i];
                        test_invertible_coding({op = op, rd = rd, rs1 = rs1, csr = csr});
                    }
                }
            }
        case CSRRWI, CSRRSI, CSRRCI:
            for (rd := 0; rd < 32; rd++) {
                for (imm := 0; imm < 32; imm++) {
                    for (i := 0; i < sizeof(test_csrs)/sizeof(*test_csrs); i++) {
                        csr := test_csrs[i];
                        test_invertible_coding({op = op, rd = rd, imm = imm, csr = csr});
                    }
                }
            }
        }
    }
}

func main(argc: int, argv: char**): int {
    for (op := 1; op < NUM_OPS; op++) {
        #assert(op_to_mask[op] != 0);
    }
    test_all_invertible_coding();
    return 0;
}
