<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class CallLowering: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page22C144B10FAC2C86"><span>class CallLowering</span></a></li></ul></nav><main class="content"><h1>class CallLowering</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class CallLowering { /* full declaration omitted */ };</code></pre><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L41">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:41</a></p><h2>Method Overview</h2><ul><li class="is-family-code">public  <a href="#CF4978DEBF6E9137"><b>CallLowering</b></a>(const llvm::TargetLowering * TLI)</li><li class="is-family-code">protected bool  <a href="#59F323EFCAF01BA4"><b>analyzeArgInfo</b></a>(llvm::CCState &amp; CCState, SmallVectorImpl&lt;llvm::CallLowering::ArgInfo&gt; &amp; Args, llvm::CCAssignFn &amp; AssignFnFixed, llvm::CCAssignFn &amp; AssignFnVarArg) const</li><li class="is-family-code">protected const llvm::TargetLowering *  <a href="#5DCC931A0C30BF9F"><b>getTLI</b></a>() const</li><li class="is-family-code">protected template &lt;class XXXTargetLowering&gt;const XXXTargetLowering *  <a href="#439F88EB80586A54"><b>getTLI</b></a>() const</li><li class="is-family-code">protected bool  <a href="#4C24E8B99853C373"><b>handleAssignments</b></a>(llvm::MachineIRBuilder &amp; MIRBuilder, SmallVectorImpl&lt;llvm::CallLowering::ArgInfo&gt; &amp; Args, llvm::CallLowering::ValueHandler &amp; Handler) const</li><li class="is-family-code">protected bool  <a href="#9F1DE93658576B73"><b>handleAssignments</b></a>(llvm::CCState &amp; CCState, SmallVectorImpl&lt;llvm::CCValAssign&gt; &amp; ArgLocs, llvm::MachineIRBuilder &amp; MIRBuilder, SmallVectorImpl&lt;llvm::CallLowering::ArgInfo&gt; &amp; Args, llvm::CallLowering::ValueHandler &amp; Handler) const</li><li class="is-family-code">public bool  <a href="#E124FF070876C979"><b>lowerCall</b></a>(llvm::MachineIRBuilder &amp; MIRBuilder, llvm::ImmutableCallSite CS, ArrayRef&lt;llvm::Register&gt; ResRegs, ArrayRef&lt;ArrayRef&lt;llvm::Register&gt;&gt; ArgRegs, llvm::Register SwiftErrorVReg, std::function&lt;unsigned int ()&gt; GetCalleeReg) const</li><li class="is-family-code">public virtual bool  <a href="#F0FA718D9C1ACBDA"><b>lowerCall</b></a>(llvm::MachineIRBuilder &amp; MIRBuilder, llvm::CallLowering::CallLoweringInfo &amp; Info) const</li><li class="is-family-code">public virtual bool  <a href="#105A1C9C39C0DA0A"><b>lowerFormalArguments</b></a>(llvm::MachineIRBuilder &amp; MIRBuilder, const llvm::Function &amp; F, ArrayRef&lt;ArrayRef&lt;llvm::Register&gt;&gt; VRegs) const</li><li class="is-family-code">public virtual bool  <a href="#7B0B03C0F717B9F8"><b>lowerReturn</b></a>(llvm::MachineIRBuilder &amp; MIRBuilder, const llvm::Value * Val, ArrayRef&lt;llvm::Register&gt; VRegs, llvm::Register SwiftErrorVReg) const</li><li class="is-family-code">public virtual bool  <a href="#6CE874E015EEF3AE"><b>lowerReturn</b></a>(llvm::MachineIRBuilder &amp; MIRBuilder, const llvm::Value * Val, ArrayRef&lt;llvm::Register&gt; VRegs) const</li><li class="is-family-code">protected llvm::Register  <a href="#4C6467011CBEDF24"><b>packRegs</b></a>(ArrayRef&lt;llvm::Register&gt; SrcRegs, llvm::Type * PackedTy, llvm::MachineIRBuilder &amp; MIRBuilder) const</li><li class="is-family-code">protected bool  <a href="#350941801FBC38C4"><b>resultsCompatible</b></a>(llvm::CallLowering::CallLoweringInfo &amp; Info, llvm::MachineFunction &amp; MF, SmallVectorImpl&lt;llvm::CallLowering::ArgInfo&gt; &amp; InArgs, llvm::CCAssignFn &amp; CalleeAssignFnFixed, llvm::CCAssignFn &amp; CalleeAssignFnVarArg, llvm::CCAssignFn &amp; CallerAssignFnFixed, llvm::CCAssignFn &amp; CallerAssignFnVarArg) const</li><li class="is-family-code">protected template &lt;typename FuncInfoTy&gt;void  <a href="#09CB23A92683E6EF"><b>setArgFlags</b></a>(llvm::CallLowering::ArgInfo &amp; Arg, unsigned int OpIdx, const llvm::DataLayout &amp; DL, const FuncInfoTy &amp; FuncInfo) const</li><li class="is-family-code">public virtual bool  <a href="#E61ACC63C42AF929"><b>supportSwiftError</b></a>() const</li><li class="is-family-code">protected void  <a href="#755057B98BE75A2E"><b>unpackRegs</b></a>(ArrayRef&lt;llvm::Register&gt; DstRegs, llvm::Register SrcReg, llvm::Type * PackedTy, llvm::MachineIRBuilder &amp; MIRBuilder) const</li><li class="is-family-code">public virtual  <a href="#98F19FF185556552"><b>~CallLowering</b></a>()</li></ul><h2>Methods</h2><h3 id="CF4978DEBF6E9137"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CF4978DEBF6E9137">¶</a><code class="hdoc-function-code language-cpp">CallLowering(const <a href="r387F6FE30EB2BAA0.html">llvm::TargetLowering</a>* TLI)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L246">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:246</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r387F6FE30EB2BAA0.html">llvm::TargetLowering</a>*<b> TLI</b></dt></dl><h3 id="59F323EFCAF01BA4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#59F323EFCAF01BA4">¶</a><code class="hdoc-function-code language-cpp">bool analyzeArgInfo(
    <a href="r3551D138C125BE9F.html">llvm::CCState</a>&amp; CCState,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::CallLowering::ArgInfo&gt;&amp;
        Args,
    llvm::CCAssignFn&amp; AssignFnFixed,
    llvm::CCAssignFn&amp; AssignFnVarArg) const</code></pre></h3><h4>Description</h4><p>Analyze passed or returned values from a call, supplied in \p ArgInfo, incorporating info about the passed values into \p CCState. Used to check if arguments are suitable for tail call lowering.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L222">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:222</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3551D138C125BE9F.html">llvm::CCState</a>&amp;<b> CCState</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::CallLowering::ArgInfo&gt;&amp;<b> Args</b></dt><dt class="is-family-code">llvm::CCAssignFn&amp;<b> AssignFnFixed</b></dt><dt class="is-family-code">llvm::CCAssignFn&amp;<b> AssignFnVarArg</b></dt></dl><h3 id="5DCC931A0C30BF9F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5DCC931A0C30BF9F">¶</a><code class="hdoc-function-code language-cpp">const <a href="r387F6FE30EB2BAA0.html">llvm::TargetLowering</a>* getTLI() const</code></pre></h3><h4>Description</h4><p>Getter for generic TargetLowering class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L173">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:173</a></p><h3 id="439F88EB80586A54"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#439F88EB80586A54">¶</a><code class="hdoc-function-code language-cpp">template &lt;class XXXTargetLowering&gt;
const XXXTargetLowering* getTLI() const</code></pre></h3><h4>Description</h4><p>Getter for target specific TargetLowering class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L179">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:179</a></p><h4>Templates</h4><dl><dt class="is-family-code"><b> XXXTargetLowering</b></dt></dl><h3 id="4C24E8B99853C373"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4C24E8B99853C373">¶</a><code class="hdoc-function-code language-cpp">bool handleAssignments(
    <a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp; MIRBuilder,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::CallLowering::ArgInfo&gt;&amp;
        Args,
    <a href="r0002A70C34C9E634.html">llvm::CallLowering::ValueHandler</a>&amp; Handler)
    const</code></pre></h3><h4>Description</h4><p>Invoke Handler::assignArg on each of the given \p Args and then use\p Callback to move them to the assigned locations.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L209">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:209</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp;<b> MIRBuilder</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::CallLowering::ArgInfo&gt;&amp;<b> Args</b></dt><dt class="is-family-code"><a href="r0002A70C34C9E634.html">llvm::CallLowering::ValueHandler</a>&amp;<b> Handler</b></dt></dl><h4>Returns</h4><p>True if everything has succeeded, false otherwise.</p><h3 id="9F1DE93658576B73"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9F1DE93658576B73">¶</a><code class="hdoc-function-code language-cpp">bool handleAssignments(
    <a href="r3551D138C125BE9F.html">llvm::CCState</a>&amp; CCState,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::CCValAssign&gt;&amp; ArgLocs,
    <a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp; MIRBuilder,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::CallLowering::ArgInfo&gt;&amp;
        Args,
    <a href="r0002A70C34C9E634.html">llvm::CallLowering::ValueHandler</a>&amp; Handler)
    const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L212">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:212</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3551D138C125BE9F.html">llvm::CCState</a>&amp;<b> CCState</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::CCValAssign&gt;&amp;<b> ArgLocs</b></dt><dt class="is-family-code"><a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp;<b> MIRBuilder</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::CallLowering::ArgInfo&gt;&amp;<b> Args</b></dt><dt class="is-family-code"><a href="r0002A70C34C9E634.html">llvm::CallLowering::ValueHandler</a>&amp;<b> Handler</b></dt></dl><h3 id="E124FF070876C979"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E124FF070876C979">¶</a><code class="hdoc-function-code language-cpp">bool lowerCall(
    <a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp; MIRBuilder,
    <a href="r16849E0EBA0085BD.html">llvm::ImmutableCallSite</a> CS,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt; ResRegs,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;ArrayRef&lt;<a href="rD04632A218C37229.html">llvm::Register</a>&gt;&gt; ArgRegs,
    llvm::Register SwiftErrorVReg,
    <a href="https://en.cppreference.com/w/cpp/utility/functional/function">std::function</a>&lt;unsigned int()&gt; GetCalleeReg)
    const</code></pre></h3><h4>Description</h4><p>Lower the given call instruction, including argument and return value marshalling. \p CI is the call/invoke instruction. \p ResRegs are the registers where the call&apos;s return value should be stored (or 0 if there is no return value). There will be one register for each non-aggregate type, as returned by \c computeValueLLTs. \p ArgRegs is a list of lists of virtual registers containing each argument that needs to be passed (argument \c i should be placed in \c ArgRegs[i]). For each argument, there will be one register for each non-aggregate type, as returned by \c computeValueLLTs. \p SwiftErrorVReg is non-zero if the call has a swifterror inout parameter, and contains the vreg that the swifterror should be copied into after the call. \p GetCalleeReg is a callback to materialize a register for the callee if the target determines it cannot jump to the destination based purely on \p CI. This might be because \p CI is indirect, or because of the limited range of an immediate jump.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L331">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:331</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp;<b> MIRBuilder</b></dt><dt class="is-family-code"><a href="r16849E0EBA0085BD.html">llvm::ImmutableCallSite</a><b> CS</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt;<b> ResRegs</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;ArrayRef&lt;llvm::Register&gt;&gt;<b> ArgRegs</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> SwiftErrorVReg</b></dt><dt class="is-family-code"><a href="https://en.cppreference.com/w/cpp/utility/functional/function">std::function</a>&lt;unsigned int()&gt;<b> GetCalleeReg</b></dt></dl><h4>Returns</h4><p>true if the lowering succeeded, false otherwise.</p><h3 id="F0FA718D9C1ACBDA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F0FA718D9C1ACBDA">¶</a><code class="hdoc-function-code language-cpp">virtual bool lowerCall(
    <a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp; MIRBuilder,
    <a href="r27A12BDAB54316DD.html">llvm::CallLowering::CallLoweringInfo</a>&amp; Info)
    const</code></pre></h3><h4>Description</h4><p>This hook must be implemented to lower the given call instruction, including argument and return value marshalling.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L302">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:302</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp;<b> MIRBuilder</b></dt><dt class="is-family-code"><a href="r27A12BDAB54316DD.html">llvm::CallLowering::CallLoweringInfo</a>&amp;<b> Info</b></dt></dl><h4>Returns</h4><p>true if the lowering succeeded, false otherwise.</p><h3 id="105A1C9C39C0DA0A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#105A1C9C39C0DA0A">¶</a><code class="hdoc-function-code language-cpp">virtual bool lowerFormalArguments(
    <a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp; MIRBuilder,
    const <a href="rADBA2A8E0906EC47.html">llvm::Function</a>&amp; F,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;ArrayRef&lt;llvm::Register&gt;&gt; VRegs)
    const</code></pre></h3><h4>Description</h4><p>This hook must be implemented to lower the incoming (formal) arguments, described by \p VRegs, for GlobalISel. Each argument must end up in the related virtual registers described by \p VRegs. In other words, the first argument should end up in \c VRegs[0], the second in \c VRegs[1], and so on. For each argument, there will be one register for each non-aggregate type, as returned by \c computeValueLLTs. \p MIRBuilder is set to the proper insertion for the argument lowering.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L291">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:291</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp;<b> MIRBuilder</b></dt><dt class="is-family-code">const <a href="rADBA2A8E0906EC47.html">llvm::Function</a>&amp;<b> F</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;ArrayRef&lt;llvm::Register&gt;&gt;<b> VRegs</b></dt></dl><h4>Returns</h4><p>True if the lowering succeeded, false otherwise.</p><h3 id="7B0B03C0F717B9F8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7B0B03C0F717B9F8">¶</a><code class="hdoc-function-code language-cpp">virtual bool lowerReturn(
    <a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp; MIRBuilder,
    const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* Val,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;<a href="rD04632A218C37229.html">llvm::Register</a>&gt; VRegs,
    llvm::Register SwiftErrorVReg) const</code></pre></h3><h4>Description</h4><p>This hook must be implemented to lower outgoing return values, described by \p Val, into the specified virtual registers \p VRegs. This hook is used by GlobalISel. \p SwiftErrorVReg is non-zero if the function has a swifterror parameter that needs to be implicitly returned.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L264">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:264</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp;<b> MIRBuilder</b></dt><dt class="is-family-code">const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> Val</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt;<b> VRegs</b></dt><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> SwiftErrorVReg</b></dt></dl><h4>Returns</h4><p>True if the lowering succeeds, false otherwise.</p><h3 id="6CE874E015EEF3AE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6CE874E015EEF3AE">¶</a><code class="hdoc-function-code language-cpp">virtual bool lowerReturn(
    <a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp; MIRBuilder,
    const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* Val,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt; VRegs) const</code></pre></h3><h4>Description</h4><p>This hook behaves as the extended lowerReturn function, but for targets that do not support swifterror value promotion.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L276">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:276</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp;<b> MIRBuilder</b></dt><dt class="is-family-code">const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> Val</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt;<b> VRegs</b></dt></dl><h3 id="4C6467011CBEDF24"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4C6467011CBEDF24">¶</a><code class="hdoc-function-code language-cpp"><a href="rD04632A218C37229.html">llvm::Register</a> packRegs(
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt; SrcRegs,
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* PackedTy,
    <a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp; MIRBuilder) const</code></pre></h3><h4>Description</h4><p>Generate instructions for packing \p SrcRegs into one big register corresponding to the aggregate type \p PackedTy.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L194">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:194</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt;<b> SrcRegs</b></dt><dd>should contain one virtual register for each base type in\p PackedTy, as returned by computeValueLLTs.</dd><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> PackedTy</b></dt><dt class="is-family-code"><a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp;<b> MIRBuilder</b></dt></dl><h4>Returns</h4><p>The packed register.</p><h3 id="350941801FBC38C4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#350941801FBC38C4">¶</a><code class="hdoc-function-code language-cpp">bool resultsCompatible(
    <a href="r27A12BDAB54316DD.html">llvm::CallLowering::CallLoweringInfo</a>&amp; Info,
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::CallLowering::ArgInfo&gt;&amp;
        InArgs,
    llvm::CCAssignFn&amp; CalleeAssignFnFixed,
    llvm::CCAssignFn&amp; CalleeAssignFnVarArg,
    llvm::CCAssignFn&amp; CallerAssignFnFixed,
    llvm::CCAssignFn&amp; CallerAssignFnVarArg) const</code></pre></h3><h4>Description</h4><p>\p Info is the CallLoweringInfo for the call.\p MF is the MachineFunction for the caller.\p InArgs contains the results of the call.\p CalleeAssignFnFixed is the CCAssignFn to be used for the callee for fixed arguments.\p CalleeAssignFnVarArg is similar, but for varargs.\p CallerAssignFnFixed is the CCAssignFn to be used for the caller for fixed arguments.\p CallerAssignFnVarArg is similar, but for varargs.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L238">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:238</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r27A12BDAB54316DD.html">llvm::CallLowering::CallLoweringInfo</a>&amp;<b> Info</b></dt><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::CallLowering::ArgInfo&gt;&amp;<b> InArgs</b></dt><dt class="is-family-code">llvm::CCAssignFn&amp;<b> CalleeAssignFnFixed</b></dt><dt class="is-family-code">llvm::CCAssignFn&amp;<b> CalleeAssignFnVarArg</b></dt><dt class="is-family-code">llvm::CCAssignFn&amp;<b> CallerAssignFnFixed</b></dt><dt class="is-family-code">llvm::CCAssignFn&amp;<b> CallerAssignFnVarArg</b></dt></dl><h4>Returns</h4><p>True if the calling convention for a callee and its caller pass results in the same way. Typically used for tail call eligibility checks.</p><h3 id="09CB23A92683E6EF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#09CB23A92683E6EF">¶</a><code class="hdoc-function-code language-cpp">template &lt;typename FuncInfoTy&gt;
void setArgFlags(<a href="rF5041D13CDDC96D0.html">llvm::CallLowering::ArgInfo</a>&amp; Arg,
                 unsigned int OpIdx,
                 const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
                 const FuncInfoTy&amp; FuncInfo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L184">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:184</a></p><h4>Templates</h4><dl><dt class="is-family-code"><b> FuncInfoTy</b></dt></dl><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rF5041D13CDDC96D0.html">llvm::CallLowering::ArgInfo</a>&amp;<b> Arg</b></dt><dt class="is-family-code">unsigned int<b> OpIdx</b></dt><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code">const FuncInfoTy&amp;<b> FuncInfo</b></dt></dl><h3 id="E61ACC63C42AF929"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E61ACC63C42AF929">¶</a><code class="hdoc-function-code language-cpp">virtual bool supportSwiftError() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L252">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:252</a></p><h4>Returns</h4><p>true if the target is capable of handling swifterror values that have been promoted to a specified register. The extended versions of lowerReturn and lowerCall should be implemented.</p><h3 id="755057B98BE75A2E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#755057B98BE75A2E">¶</a><code class="hdoc-function-code language-cpp">void unpackRegs(
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;<a href="rD04632A218C37229.html">llvm::Register</a>&gt; DstRegs,
    llvm::Register SrcReg,
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* PackedTy,
    <a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp; MIRBuilder) const</code></pre></h3><h4>Description</h4><p>Generate instructions for unpacking \p SrcReg into the \p DstRegs corresponding to the aggregate type \p PackedTy.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L202">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:202</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::Register&gt;<b> DstRegs</b></dt><dd>should contain one virtual register for each base type in\p PackedTy, as returned by computeValueLLTs.</dd><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> SrcReg</b></dt><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> PackedTy</b></dt><dt class="is-family-code"><a href="r2D29183DC2C80B69.html">llvm::MachineIRBuilder</a>&amp;<b> MIRBuilder</b></dt></dl><h3 id="98F19FF185556552"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#98F19FF185556552">¶</a><code class="hdoc-function-code language-cpp">virtual ~CallLowering()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h#L247">llvm/include/llvm/CodeGen/GlobalISel/CallLowering.h:247</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>