// Seed: 252605280
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
  assign module_1.id_0 = 0;
  logic id_6;
  ;
  assign id_6 = -1'b0;
  logic [1 : 1] id_7 = -1'b0;
  wire id_8;
  ;
  wire id_9;
  localparam time id_10 = 1 == 1;
  wire id_11;
  ;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1
);
  assign id_0 = id_1;
  always @(posedge id_1, posedge id_1) release id_0;
  logic [-1 : 1] id_3;
  bit id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  always @(posedge id_1 == id_3 or posedge 1) id_0 = 1;
  always @(*) begin : LABEL_0
    id_4 = 1;
  end
  assign {1 == -1, id_1, -1'd0 & id_1 == 1, id_3} = id_1;
endmodule
