#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Jul 28 17:04:57 2020
# Process ID: 21535
# Current directory: /home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.runs/synth_1
# Command line: vivado -log I_FETCH.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source I_FETCH.tcl
# Log file: /home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.runs/synth_1/I_FETCH.vds
# Journal file: /home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source I_FETCH.tcl -notrace
Command: synth_design -top I_FETCH -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21588 
WARNING: [Synth 8-6901] identifier 'IN_SIZE' is used before its declaration [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/S_EXTEND.v:17]
WARNING: [Synth 8-6901] identifier 'OUT_SIZE' is used before its declaration [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/imports/MIPS/S_EXTEND.v:17]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1579.254 ; gain = 170.344 ; free physical = 116 ; free virtual = 2052
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'I_FETCH' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/I_FETCH.v:16]
INFO: [Synth 8-6157] synthesizing module 'MUX' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/MUX.v:16]
INFO: [Synth 8-6155] done synthesizing module 'MUX' (1#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/MUX.v:16]
INFO: [Synth 8-6157] synthesizing module 'PC' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/PC.v:16]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/PC.v:16]
INFO: [Synth 8-6157] synthesizing module 'INSTR_MEM' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INSTR_MEM.v:17]
INFO: [Synth 8-3876] $readmem data file 'memfile.mem' is read successfully [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INSTR_MEM.v:66]
INFO: [Synth 8-6155] done synthesizing module 'INSTR_MEM' (3#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INSTR_MEM.v:17]
INFO: [Synth 8-6157] synthesizing module 'INCR' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INCR.v:16]
INFO: [Synth 8-6155] done synthesizing module 'INCR' (4#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/INCR.v:16]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/IF_ID.v:16]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (5#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/IF_ID.v:16]
INFO: [Synth 8-6155] done synthesizing module 'I_FETCH' (6#1) [/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.srcs/sources_1/new/I_FETCH.v:16]
WARNING: [Synth 8-3331] design INSTR_MEM has unconnected port clk
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1609.129 ; gain = 200.219 ; free physical = 196 ; free virtual = 2087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1626.941 ; gain = 218.031 ; free physical = 194 ; free virtual = 2084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1634.945 ; gain = 226.035 ; free physical = 193 ; free virtual = 2084
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1661.664 ; gain = 252.754 ; free physical = 179 ; free virtual = 2074
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module INCR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module IF_ID 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'if_id/instrout_reg[4]' (FD) to 'if_id/instrout_reg[5]'
INFO: [Synth 8-3886] merging instance 'if_id/instrout_reg[5]' (FD) to 'if_id/instrout_reg[6]'
INFO: [Synth 8-3886] merging instance 'if_id/instrout_reg[6]' (FD) to 'if_id/instrout_reg[7]'
INFO: [Synth 8-3886] merging instance 'if_id/instrout_reg[7]' (FD) to 'if_id/instrout_reg[8]'
INFO: [Synth 8-3886] merging instance 'if_id/instrout_reg[8]' (FD) to 'if_id/instrout_reg[9]'
INFO: [Synth 8-3886] merging instance 'if_id/instrout_reg[9]' (FD) to 'if_id/instrout_reg[10]'
INFO: [Synth 8-3886] merging instance 'if_id/instrout_reg[10]' (FD) to 'if_id/instrout_reg[11]'
INFO: [Synth 8-3886] merging instance 'if_id/instrout_reg[11]' (FD) to 'if_id/instrout_reg[12]'
INFO: [Synth 8-3886] merging instance 'if_id/instrout_reg[12]' (FD) to 'if_id/instrout_reg[13]'
INFO: [Synth 8-3886] merging instance 'if_id/instrout_reg[13]' (FD) to 'if_id/instrout_reg[14]'
INFO: [Synth 8-3886] merging instance 'if_id/instrout_reg[14]' (FD) to 'if_id/instrout_reg[15]'
INFO: [Synth 8-3886] merging instance 'if_id/instrout_reg[16]' (FD) to 'if_id/instrout_reg[20]'
INFO: [Synth 8-3886] merging instance 'if_id/instrout_reg[21]' (FD) to 'if_id/instrout_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\if_id/instrout_reg[30] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1757.102 ; gain = 348.191 ; free physical = 160 ; free virtual = 1903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|INSTR_MEM   | p_0_out    | 32x19         | LUT            | 
|I_FETCH     | p_0_out    | 32x19         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1757.102 ; gain = 348.191 ; free physical = 156 ; free virtual = 1900
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1757.102 ; gain = 348.191 ; free physical = 156 ; free virtual = 1900
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1757.102 ; gain = 348.191 ; free physical = 156 ; free virtual = 1900
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1757.102 ; gain = 348.191 ; free physical = 156 ; free virtual = 1900
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1757.102 ; gain = 348.191 ; free physical = 156 ; free virtual = 1900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1757.102 ; gain = 348.191 ; free physical = 156 ; free virtual = 1900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1757.102 ; gain = 348.191 ; free physical = 156 ; free virtual = 1900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1757.102 ; gain = 348.191 ; free physical = 156 ; free virtual = 1900
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    16|
|3     |LUT1   |     1|
|4     |LUT3   |    33|
|5     |LUT5   |    18|
|6     |FDRE   |    82|
|7     |IBUF   |    34|
|8     |OBUF   |    64|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   249|
|2     |  incr   |INCR   |     8|
|3     |  if_id  |IF_ID  |    50|
|4     |  pc     |PC     |    92|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1757.102 ; gain = 348.191 ; free physical = 156 ; free virtual = 1900
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1757.102 ; gain = 348.191 ; free physical = 156 ; free virtual = 1901
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1757.109 ; gain = 348.191 ; free physical = 156 ; free virtual = 1901
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1871.676 ; gain = 0.000 ; free physical = 124 ; free virtual = 1825
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1871.676 ; gain = 485.859 ; free physical = 222 ; free virtual = 1923
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1871.676 ; gain = 0.000 ; free physical = 222 ; free virtual = 1923
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/gerac/ArquitecturaDeComputadoras/TP4_MIPS/TP4_MIPS.runs/synth_1/I_FETCH.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file I_FETCH_utilization_synth.rpt -pb I_FETCH_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 17:05:30 2020...
