.019982] IPv6: ADDRCONF(NETDEV_CHANGE): wlan0: link becomes ready
[   11.021461] RTW: ============ STA [e8:9c:25:02:11:0c]  ===================
[   11.021472] RTW: mac_id : 0
[   11.021478] RTW: wireless_mode : 0x0b
[   11.021483] RTW: mimo_type : 0
[   11.021488] RTW: static smps : N
[   11.021495] RTW: bw_mode : 20MHz, ra_bw_mode : 20MHz
[   11.021500] RTW: rate_id : 3
[   11.021506] RTW: rssi : -1 (%), rssi_level : 0
[   11.021512] RTW: is_support_sgi : Y, is_vht_enable : N
[   11.021518] RTW: disable_ra : N, disable_pt : N
[   11.021524] RTW: is_noisy : N
[   11.021529] RTW: txrx_state : 0
[   11.021536] RTW: curr_tx_rate : CCK_1M (L)
[   11.021541] RTW: curr_tx_bw : 20MHz
[   11.021546] RTW: curr_retry_ratio : 0
[   11.021552] RTW: ra_mask : 0x00000000000fffff
[   11.021552] 
[   11.023827] RTW: recv eapol packet 1/4
[   11.024984] RTW: send eapol packet 2/4
[   11.030821] RTW: recv eapol packet 3/4
[   11.031194] RTW: send eapol packet 4/4
[   11.032381] RTW: set pairwise key camid:0, addr:e8:9c:25:02:11:0c, kid:0, type:AES
[   11.032678] RTW: set group key camid:1, addr:e8:9c:25:02:11:0c, kid:2, type:AES
[   14.523170] codec_codec_ctl: set repaly channel...
[   14.523208] cgu_set_rate, parent = 1392000000, rate = 4096000, n = 10875, reg val = 0x22002a7b
[   14.523215] codec_codec_ctl: set sample rate...
[   14.523301] codec_codec_ctl: set device...
[   14.759215] codec_set_device: set device: speaker...
[   53.418814] *** tx_isp_init: EXACT Binary Ninja MCP reference implementation ***
[   53.419360] *** PROBE: tx_isp_platform_probe CALLED for device tx-isp ***
[   53.419379] *** PROBE: ISP device allocated successfully: 81140000 ***
[   53.419395] *** PROBE: ISP core registers mapped at 0x13300000 for system_reg_write ***
[   53.419400] *** PROBE: ISP device mutex and spinlock initialized ***
[   53.419408] *** PROBE: Event callback structure initialized at 0x80574680 (offset 0xc from isp_dev) ***
[   53.419418] parse_rmem_bootarg: Found rmem=29M@0x06300000 (size=0x01d00000)
[   53.419426] *** PROBE: Initialized rmem_addr=0x06300000, size=0x01d00000 ***
[   53.419432] *** PROBE: Platform data: c06b7650 ***
[   53.419437] *** PROBE: Platform data validation passed ***
[   53.419442] *** REFERENCE DRIVER: Individual subdevices will initialize their own memory regions ***
[   53.419448] *** PLATFORM DEVICES ALREADY REGISTERED IN INIT - SKIPPING DUPLICATE REGISTRATION ***
[   53.419454] *** tx_isp_module_init: EXACT Binary Ninja reference implementation ***
[   53.419460] *** tx_isp_module_init: Registering subdev platform drivers FIRST ***
[   53.419465] *** TX ISP SUBDEV PLATFORM DRIVERS REGISTRATION ***
[   53.434455] All ISP subdev platform drivers registered successfully
[   53.438966] *** tx_isp_create_graph_and_nodes: EXACT Binary Ninja reference implementation ***
[   53.438980] *** Registering platform device 0 from platform data ***
[   53.446558] *** tx_isp_subdev_init: CALLED for device 'isp-w00' ***
[   53.446574] *** tx_isp_subdev_init: pdev=c06b7330, sd=8056e000, ops=c06b7950 ***
[   53.446580] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[   53.446586] *** tx_isp_subdev_init: ops=c06b7950, ops->core=c06b7984 ***
[   53.446592] *** tx_isp_subdev_init: ops->core->init=c066d0e8 ***
[   53.446600] *** tx_isp_subdev_init: Set sd->dev=c06b7340, sd->pdev=c06b7330 ***
[   53.446606] *** tx_isp_subdev_init: CSI subdev registered at slot 0 ***
[   53.446612] tx_isp_module_init: Module initialized for isp-w00
[   53.446618] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   53.446624] *** isp-w00: Skipping IRQ request - device has no IRQ resource ***
[   53.446631] tx_isp_subdev_init: platform_get_resource returned c06b7428 for device isp-w00
[   53.446639] tx_isp_subdev_init: Memory resource found: start=0x10022000, end=0x10022fff, size=0x00001000
[   53.446648] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   53.446654] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   53.446662] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7330, sd=8056e000, ourISPdev=81140000 ***
[   53.446669] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w00' to ourISPdev=81140000 ***
[   53.446675] *** DEBUG: Device name comparison - checking 'isp-w00' ***
[   53.446680] *** DEBUG: About to check device name matches ***
[   53.446686] *** CSI BASIC REGISTERS SET: b0022000 (from tx_isp_subdev_init) ***
[   53.446693] *** LINKED CSI device: 8056e000, regs: b0022000 ***
[   53.446699] *** CSI PROBE: Set dev_priv to csi_dev 8056e000 AFTER subdev_init ***
[   53.446705] *** CSI PROBE: Set host_priv to csi_dev 8056e000 AFTER subdev_init ***
[   53.446712] *** CSI PROBE: Using register mapping from tx_isp_subdev_init: b0022000 ***
[   53.446718] *** CSI PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   53.446736] *** Platform device 0 (isp-w00) registered successfully ***
[   53.446743] *** Registering platform device 1 from platform data ***
[   53.449357] *** VIC PROBE: IRQ numbers initialized to 38 ***
[   53.449371] *** VIC PROBE: Primary VIC registers mapped at 0x133e0000 -> b33e0000 ***
[   53.449378] *** VIC PROBE: VIC control registers mapped at 0x10023000 -> b0023000 ***
[   53.449384] *** VIC PROBE: Hardware IRQ function pointers set using SAFE struct members (tx_isp_enable/disable_irq) ***
[   53.449390] *** VIC PROBE: Secondary VIC register test - 0x1e0 = 0x00000000 (mapping verified) ***
[   53.449396] *** VIC PROBE: VIC interrupt registers will be configured during tx_isp_vic_start ***
[   53.449402] *** BINARY NINJA MCP: VIC buffer management ENABLED - following reference driver ***
[   53.449407] *** VIC will operate in FULL mode with complete buffer operations ***
[   53.449413] *** BINARY NINJA MCP: VIC full initialization complete - buffer management ENABLED ***
[   53.449420] *** VIC PROBE: Initialized default dimensions 1920x1080 and critical fields ***
[   53.449426] *** VIC PROBE: Event callback structure stored in VIC device field ***
[   53.449432] *** VIC PROBE: Stored vic_dev pointer 8056e400 in subdev dev_priv ***
[   53.449438] *** VIC PROBE: Set host_priv to vic_dev 8056e400 for Binary Ninja compatibility ***
[   53.449444] *** VIC PROBE: Skipping tx_isp_vic_hw_init - working branch configures interrupts during VIC operations ***
[   53.449452] *** tx_isp_subdev_init: CALLED for device 'isp-w02' ***
[   53.449459] *** tx_isp_subdev_init: pdev=c06b7448, sd=8056e400, ops=c06b78d0 ***
[   53.449465] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[   53.449472] *** tx_isp_subdev_init: ops=c06b78d0, ops->core=c06b78ec ***
[   53.449478] *** tx_isp_subdev_init: ops->core->init=c068295c ***
[   53.449485] *** tx_isp_subdev_init: Set sd->dev=c06b7458, sd->pdev=c06b7448 ***
[   53.449492] *** tx_isp_subdev_init: VIC device linked and registered at slot 1 ***
[   53.449498] tx_isp_module_init: Module initialized for isp-w02
[   53.449503] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   53.449512] *** tx_isp_request_irq: platform_get_irq returned 38 for device isp-w02 ***
[   53.449518] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 38 (device: isp-w02) ***
[   53.449528] *** tx_isp_request_irq: About to call request_threaded_irq(irq=38, handler=c06757d0, thread=c0668584, flags=0x80, name=isp-w02, dev_id=81140000) ***
[   53.449536] *** tx_isp_request_irq: About to register IRQ 38 with handlers: main=c06757d0, thread=c0668584 ***
[   53.451976] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   53.451987] *** tx_isp_request_irq: IRQ 38 LEFT ENABLED (working version behavior) ***
[   53.451994] *** tx_isp_request_irq: IRQ 38 registered successfully for isp-w02 ***
[   53.452002] tx_isp_subdev_init: platform_get_resource returned c06b7540 for device isp-w02
[   53.452010] tx_isp_subdev_init: Memory resource found: start=0x10023000, end=0x10023fff, size=0x00001000
[   53.452019] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   53.452025] *** tx_isp_subdev_init: Clock count stored: 2 ***
[   53.452033] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7448, sd=8056e400, ourISPdev=81140000 ***
[   53.452040] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w02' to ourISPdev=81140000 ***
[   53.452046] *** DEBUG: Device name comparison - checking 'isp-w02' ***
[   53.452052] *** DEBUG: About to check device name matches ***
[   53.452058] *** DEBUG: VIC DEVICE NAME MATCHED! Processing VIC device linking ***
[   53.452064] *** DEBUG: Retrieved vic_dev from subdev data: 8056e400 ***
[   53.452070] *** DEBUG: About to set ourISPdev->vic_dev = 8056e400 ***
[   53.452076] *** DEBUG: ourISPdev before linking: 81140000 ***
[   53.452081] *** DEBUG: ourISPdev->vic_dev set to: 8056e400 ***
[   53.452087] *** VIC AUTO-LINK: VIC IRQ already registered (irq=38) ***
[   53.452093] *** VIC AUTO-LINK: Using existing VIC register mapping (0x133e0000) - NOT remapping ***
[   53.452098] *** VIC AUTO-LINK: Registers are mapped, registering interrupt handler ***
[   53.452106] *** VIC PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   53.452112] *** VIC PROBE: Sensor dimensions will be cached when sensor module loads ***
[   53.452117] *** VIC PROBE: VIC frame channel streaming will be initialized via tisp_init ***
[   53.452123] *** VIC PROBE: Waiting for core subdev init to call tisp_init which calls tx_isp_subdev_pipo ***
[   53.452145] *** Platform device 1 (isp-w02) registered successfully ***
[   53.452152] *** Registering platform device 2 from platform data ***
[   53.453125] *** tx_isp_subdev_init: CALLED for device 'isp-w01' ***
[   53.453140] *** tx_isp_subdev_init: pdev=c06b7258, sd=80572000, ops=c06b87b4 ***
[   53.453146] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[   53.453153] *** tx_isp_subdev_init: ops=c06b87b4, ops->core=c06b87d4 ***
[   53.453159] *** tx_isp_subdev_init: ops->core->init=c068f09c ***
[   53.453166] *** tx_isp_subdev_init: Set sd->dev=c06b7268, sd->pdev=c06b7258 ***
[   53.453172] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b87b4 ***
[   53.453179] *** tx_isp_subdev_init: ops->sensor=  (null), csi_subdev_ops=c06b7950 ***
[   53.453186] tx_isp_module_init: Module initialized for isp-w01
[   53.453191] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   53.453200] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b7258, sd=80572000, ourISPdev=81140000 ***
[   53.453206] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-w01' to ourISPdev=81140000 ***
[   53.453212] *** DEBUG: Device name comparison - checking 'isp-w01' ***
[   53.453218] *** DEBUG: About to check device name matches ***
[   53.453223] *** DEBUG: VIN device name matched! Setting up VIN device ***
[   53.453229] *** LINKED VIN device: 80572000 ***
[   53.453236] *** VIN SUBDEV OPS CONFIGURED: core=c06b87d4, video=c06b87c8, s_stream=c068f294 ***
[   53.453243] *** REGISTERED VIN SUBDEV AT SLOT 2 WITH VIDEO OPS ***
[   53.453250] *** VIN PROBE: Set dev_priv to vin_dev 80572000 AFTER subdev_init ***
[   53.453256] *** VIN PROBE: Device linking handled automatically by tx_isp_subdev_init ***
[   53.453275] *** Platform device 2 (isp-w01) registered successfully ***
[   53.453282] *** Registering platform device 3 from platform data ***
[   53.458942] *** tx_isp_subdev_init: CALLED for device 'isp-fs' ***
[   53.458957] *** tx_isp_subdev_init: pdev=c06b7118, sd=80572400, ops=c06b7a04 ***
[   53.458964] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[   53.458970] *** tx_isp_subdev_init: ops=c06b7a04, ops->core=c06be88c ***
[   53.458976] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   53.458983] *** tx_isp_subdev_init: Set sd->dev=c06b7128, sd->pdev=c06b7118 ***
[   53.458989] *** tx_isp_subdev_init: NOT A SENSOR - ops=c06b7a04 ***
[   53.458996] *** tx_isp_subdev_init: ops->sensor=c06be880, csi_subdev_ops=c06b7950 ***
[   53.459002] tx_isp_module_init: Module initialized for isp-fs
[   53.459008] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   53.459014] *** isp-fs: Skipping IRQ request - device has no IRQ resource ***
[   53.459021] tx_isp_subdev_init: platform_get_resource returned   (null) for device isp-fs
[   53.459027] tx_isp_subdev_init: No memory resource for device isp-fs (logical device - OK)
[   53.459034] *** FS PROBE: Set dev_priv to fs_dev 80572400 AFTER subdev_init ***
[   53.459040] *** FS PROBE: Device linking handled automatically by tx_isp_subdev_auto_link() ***
[   53.459060] *** Platform device 3 (isp-fs) registered successfully ***
[   53.459066] *** Registering platform device 4 from platform data ***
[   53.461622] *** tx_isp_core_probe: NEW ARCHITECTURE - Creating separate core device ***
[   53.461636] *** tx_isp_create_core_device: Creating ISP core device ***
[   53.461646] *** tx_isp_create_core_device: Core device created successfully: 8056e800 ***
[   53.461652] *** CORE PROBE: Set dev_priv to core_dev 8056e800 ***
[   53.461658] *** CORE PROBE: Set host_priv to core_dev 8056e800 - PREVENTS BadVA CRASH ***
[   53.461665] *** tx_isp_subdev_init: CALLED for device 'isp-m0' ***
[   53.461672] *** tx_isp_subdev_init: pdev=c06b6fe0, sd=8056e800, ops=c06b7708 ***
[   53.461678] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[   53.461686] *** tx_isp_subdev_init: ops=c06b7708, ops->core=c06b7734 ***
[   53.461691] *** tx_isp_subdev_init: WARNING - ops->core->init is NULL! ***
[   53.461698] *** tx_isp_subdev_init: Set sd->dev=c06b6ff0, sd->pdev=c06b6fe0 ***
[   53.461704] *** tx_isp_subdev_init: Core ISP subdev registered at slot 3 ***
[   53.461710] tx_isp_module_init: Module initialized for isp-m0
[   53.461716] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   53.461724] *** tx_isp_request_irq: platform_get_irq returned 37 for device isp-m0 ***
[   53.461731] *** tx_isp_request_irq: Using main ISP device as dev_id for IRQ 37 (device: isp-m0) ***
[   53.461741] *** tx_isp_request_irq: About to call request_threaded_irq(irq=37, handler=c06757d0, thread=c0668584, flags=0x80, name=isp-m0, dev_id=81140000) ***
[   53.461749] *** tx_isp_request_irq: About to register IRQ 37 with handlers: main=c06757d0, thread=c0668584 ***
[   53.468771] *** tx_isp_request_irq: request_threaded_irq returned 0 ***
[   53.468782] *** tx_isp_request_irq: IRQ 37 LEFT ENABLED (working version behavior) ***
[   53.468789] *** tx_isp_request_irq: IRQ 37 registered successfully for isp-m0 ***
[   53.468797] tx_isp_subdev_init: platform_get_resource returned c06b70e0 for device isp-m0
[   53.468805] tx_isp_subdev_init: Memory resource found: start=0x13300000, end=0x133fffff, size=0x00100000
[   53.468815] *** tx_isp_subdev_init: Clock initialization deferred until streaming starts ***
[   53.468821] *** tx_isp_subdev_init: Clock count stored: 3 ***
[   53.468828] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06b6fe0, sd=8056e800, ourISPdev=81140000 ***
[   53.468836] *** tx_isp_subdev_auto_link: Auto-linking device 'isp-m0' to ourISPdev=81140000 ***
[   53.468842] *** DEBUG: Device name comparison - checking 'isp-m0' ***
[   53.468847] *** DEBUG: About to check device name matches ***
[   53.468853] *** DEBUG: CORE device name matched! Setting up Core device ***
[   53.468859] *** CRITICAL FIX: CORE regs mapped to core device: b3300000 ***
[   53.468866] *** tx_isp_link_core_device: Linking core device 8056e800 to ISP device 81140000 ***
[   53.468872] *** tx_isp_link_core_device: Core device linked successfully ***
[   53.468879] *** Core subdev already registered at slot 3: 8056e800 ***
[   53.468885] *** LINKED CORE device: 8056e800 ***
[   53.468890] *** CORE SUBDEV REGISTERED AT INDEX 0 ***
[   53.468895] *** tx_isp_core_probe: Core subdev initialized successfully ***
[   53.468902] *** tx_isp_core_device_init: Initializing core device: 8056e800 ***
[   53.468913] *** tx_isp_core_device_init: State transitions handled by slake_module ***
[   53.468918] *** tx_isp_core_device_init: Core device initialized successfully ***
[   53.468924] *** tx_isp_core_device_init: Core sensor IOCTL handler set for sensor registration ***
[   53.468931] *** tx_isp_link_core_device: Linking core device 8056e800 to ISP device 81140000 ***
[   53.468936] *** tx_isp_link_core_device: Core device linked successfully ***
[   53.468943] *** Core subdev already registered at slot 3: 8056e800 ***
[   53.468956] *** tx_isp_core_probe: Assigned frame_channels=8056ec00 to core_dev ***
[   53.468962] *** tx_isp_core_probe: VIC device creation deferred to platform driver system ***
[   53.468968] *** tx_isp_core_probe: Platform drivers will call tx_isp_subdev_init for proper initialization ***
[   53.468974] *** tx_isp_core_probe: Calling sensor_early_init ***
[   53.468979] *** tx_isp_core_probe: ISP clock management handled by infrastructure ***
[   53.468984] *** tx_isp_core_probe: ispcore_slake_module will be called when VIC reaches streaming state ***
[   53.468990] *** tx_isp_core_probe: Core device setup complete ***
[   53.468996] ***   - Core device: 8056e800 ***
[   53.469001] ***   - Channel count: 6 ***
[   53.469006] ***   - Linked to ISP device: 81140000 ***
[   53.469012] *** tx_isp_core_probe: Initializing core tuning system ***
[   53.469017] isp_core_tuning_init: Initializing tuning data structure
[   53.469028] isp_core_tuning_init: Tuning data structure initialized at 84bf6000
[   53.469034] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   53.469040] *** SAFE: mode_flag properly initialized using struct member access ***
[   53.469045] *** tx_isp_core_probe: Tuning init SUCCESS ***
[   53.469050] *** tx_isp_core_probe: Set platform driver data ***
[   53.469056] *** tx_isp_core_probe: Set global core device reference ***
[   53.469061] *** tx_isp_core_probe: SUCCESS - Core device fully initialized ***
[   53.469066] ***   - Core device: 8056e800 ***
[   53.469072] ***   - Tuning device: 84bf6000 ***
[   53.469077] *** tx_isp_core_probe: Creating frame channel devices ***
[   53.469082] *** tx_isp_create_framechan_devices: Creating frame channel devices ***
[   53.469442] *** Created frame channel device: /dev/framechan0 (major=10, minor=54) ***
[   53.471781] *** Created frame channel device: /dev/framechan1 (major=10, minor=53) ***
[   53.474660] *** Created frame channel device: /dev/framechan2 (major=10, minor=52) ***
[   53.481053] *** Created frame channel device: /dev/framechan3 (major=10, minor=51) ***
[   53.481064] *** tx_isp_create_framechan_devices: All frame channel devices created ***
[   53.481069] *** tx_isp_core_probe: Frame channel devices created successfully ***
[   53.481074] *** tx_isp_core_probe: Creating ISP M0 tuning device node ***
[   53.481080] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   53.481089] tisp_code_create_tuning_node: Allocated dynamic major 251
[   53.488863] *** ISP M0 TUNING DEVICE CREATED: /dev/isp-m0 (major=251, minor=0) ***
[   53.488874] *** tx_isp_core_probe: ISP M0 tuning device node created successfully ***
[   53.488880] *** tx_isp_core_probe: Core probe completed successfully ***
[   53.488901] *** Platform device 4 (isp-m0) registered successfully ***
[   53.488907] *** tx_isp_create_graph_and_nodes: Creating /proc/jz/isp entries ***
[   53.488930] *** Created /proc/jz/isp directory ***
[   53.488938] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w00 (with ioctl handler) ***
[   53.488946] *** Created /proc/jz/isp/isp-w00 entry with file ops ***
[   53.488953] *** PROC ENTRY DEBUG: Using vic_w02_proc_fops for isp-w02 (with write handler) ***
[   53.488960] *** PROC ENTRY DEBUG: vic_w02_proc_fops.write=c0684b28 ***
[   53.488968] *** PROC ENTRY FIX: Using ISP device 81140000 instead of VIC device 8056e400 for isp-w02 ***
[   53.488976] *** Created /proc/jz/isp/isp-w02 entry with file ops ***
[   53.488983] *** PROC ENTRY DEBUG: Using isp_vic_frd_fops for isp-w01 (with ioctl handler) ***
[   53.488992] *** Created /proc/jz/isp/isp-w01 entry with file ops ***
[   53.489001] *** Created /proc/jz/isp/isp-fs entry with file ops ***
[   53.489010] *** Created /proc/jz/isp/isp-m0 entry with file ops ***
[   53.489016] *** tx_isp_create_graph_and_nodes: Registering misc devices ***
[   53.489022] *** Misc device registration handled via main tx-isp device ***
[   53.489027] *** Misc device registration handled via main tx-isp device ***
[   53.489032] *** Misc device registration handled via main tx-isp device ***
[   53.489038] *** Misc device registration handled via main tx-isp device ***
[   53.489043] *** Misc device registration handled via main tx-isp device ***
[   53.489048] *** tx_isp_create_graph_and_nodes: Initializing frame channels ***
[   53.489057] *** Frame channel 0 initialized: 1920x1080, state=2 ***
[   53.489064] *** Frame channel 1 initialized: 640x360, state=2 ***
[   53.489070] *** tx_isp_create_graph_and_nodes: Binary Ninja reference implementation complete ***
[   53.489077] *** tx_isp_module_init: VIC device linkage check - isp_dev->vic_dev = 8056e400 ***
[   53.489082] *** ENABLING HARDWARE INTERRUPT GENERATION ***
[   53.489088] *** WRITING VIC INTERRUPT ENABLE REGISTERS ***
[   53.489094] *** EARLY VIC ENABLES (MODULE INIT): PRIMARY [1e0]=0x00000000 [1e4]=0x00000000 ***
[   53.489101] *** EARLY VIC ENABLES (MODULE INIT): CONTROL [1e0]=0x00000000 [1e4]=0x00000000 ***
[   53.489107] *** ENABLING ISP CORE INTERRUPT REGISTERS FOR MIPI DATA ***
[   53.489112] *** ISP CORE INTERRUPT REGISTERS ENABLED at legacy(+0xb*) and new(+0x98b*) ***
[   53.489118] *** BOTH VIC AND ISP CORE INTERRUPTS NOW ENABLED! ***
[   53.489123] *** tx_isp_module_init: Binary Ninja reference implementation complete ***
[   53.489128] *** PROBE: Binary Ninja reference implementation complete ***
[   53.491602] *** tx_isp_init: Platform device and driver registered successfully ***
[   54.879885] === gc2053 SENSOR MODULE INIT ===
[   54.882381] gc2053 I2C driver registered, waiting for device creation by ISP
[   66.204060] ISP opened successfully
[   66.204398] ISP IOCTL: cmd=0x805056c1 arg=0x773e7d60
[   66.204413] subdev_sensor_ops_ioctl: cmd=0x2000000
[   66.204418] *** subdev_sensor_ops_ioctl: IOCTL 0x2000000 - Creating I2C sensor device ***
[   66.204424] *** Creating I2C sensor device on adapter 0 ***
[   66.204433] *** Creating I2C device: gc2053 at 0x37 ***
[   66.204438] *** isp_i2c_new_subdev_board: MIPS-SAFE implementation - FIXED CRASH ***
[   66.204446] Creating I2C subdev: type=gc2053 addr=0x37 on adapter i2c0 (MIPS-safe)
[   66.204452] *** MIPS-SAFE: Requesting sensor module gc2053 ***
[   66.210910] *** MIPS-SAFE: Valid I2C address 0x37, creating device ***
[   66.215502] === GC2053 SENSOR PROBE START ===
[   66.215519] sensor_probe: client=854ead00, addr=0x37, adapter=84074c10 (i2c0)
[   66.215524] === PERFORMING GPIO RESET SEQUENCE BEFORE I2C ===
[   66.215530] Requesting reset GPIO 18
[   66.215538] GPIO reset sequence: HIGH -> LOW -> HIGH
[   66.438647] GPIO reset sequence completed successfully
[   66.438660] === GPIO INITIALIZATION COMPLETE ===
[   66.438670] sensor_probe: Initialized sensor info - name=gc2053, i2c_addr=0x37
[   66.438685] sensor_probe: data_interface=1, sensor_max_fps=30
[   66.438691] sensor_probe: MIPI 30fps
[   66.438697] *** tx_isp_subdev_init: CALLED for device 'gc2053' ***
[   66.438705] *** tx_isp_subdev_init: pdev=c06e1168, sd=8056d400, ops=c06e1248 ***
[   66.438711] *** tx_isp_subdev_init: ourISPdev=81140000 ***
[   66.438718] *** tx_isp_subdev_init: ops=c06e1248, ops->core=c06e1274 ***
[   66.438724] *** tx_isp_subdev_init: ops->core->init=c06de6bc ***
[   66.438731] *** tx_isp_subdev_init: Set sd->dev=c06e1178, sd->pdev=c06e1168 ***
[   66.438738] *** tx_isp_subdev_init: DETECTED SENSOR SUBDEV - ops=c06e1248, ops->sensor=c06e125c ***
[   66.438744] *** tx_isp_subdev_init: Set up sensor module notify handler ***
[   66.438751] *** tx_isp_subdev_init: SENSOR subdev registered at slot 4, sd=8056d400 ***
[   66.438757] *** tx_isp_subdev_init: SENSOR ops=c06e1248, ops->sensor=c06e125c ***
[   66.438763] *** tx_isp_subdev_init: Core state transitions handled by slake_module ***
[   66.438769] tx_isp_module_init: Module initialized for (null)
[   66.438775] *** tx_isp_subdev_init: VIC interrupt registration will happen in auto-linking function ***
[   66.438783] *** tx_isp_subdev_auto_link: ENTRY - pdev=c06e1168, sd=8056d400, ourISPdev=81140000 ***
[   66.438790] *** tx_isp_subdev_auto_link: Auto-linking device 'gc2053' to ourISPdev=81140000 ***
[   66.438796] *** DEBUG: Device name comparison - checking 'gc2053' ***
[   66.438801] *** DEBUG: About to check device name matches ***
[   66.438808] *** DETECTED SENSOR DEVICE: 'gc2053' - checking for existing registration ***
[   66.438815] *** SENSOR 'gc2053' registered at subdev index 5 ***
[   66.438821] *** SENSOR subdev: 8056d400, ops: c06e1248 ***
[   66.438827] *** SENSOR ops->sensor: c06e125c ***
[   66.438833] *** SENSOR REGISTERED: Caching sensor dimensions from /proc/jz/sensor/ ***
[   66.438838] *** cache_sensor_dimensions_from_proc: Reading sensor dimensions during probe ***
[   66.438912] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   66.438920] *** cache_sensor_dimensions_from_proc: Successfully cached 1920x1080 ***
[   66.438926] sensor_probe: I2C client association complete
[   66.438934]   sd=8056d400, client=854ead00, addr=0x37, adapter=i2c0
[   66.438940] === TESTING I2C COMMUNICATION AFTER GPIO RESET ===
[   66.438948] sensor_read: reg=0xf0, client=854ead00, adapter=i2c0, addr=0x37
[   66.439445] sensor_read: reg=0xf0 value=0x20 SUCCESS
[   66.439453] I2C test read (0xf0): ret=0, val=0x20 (expected 0x20)
[   66.439458] *** SUCCESS: I2C communication working after GPIO reset! ***
[   66.439466] sensor_read: reg=0xf1, client=854ead00, adapter=i2c0, addr=0x37
[   66.439953] sensor_read: reg=0xf1 value=0x53 SUCCESS
[   66.439960] I2C test read (0xf1): ret=0, val=0x53 (expected 0x53)
[   66.439965] === I2C COMMUNICATION TEST COMPLETE ===
[   66.439973] Registering gc2053 with ISP framework (sd=8056d400, sensor=8056d400)
[   66.439978] gc2053 registered with ISP framework successfully
[   66.440000] *** MIPS-SAFE: I2C device created successfully at 0x854ead00 ***
[   66.440007] *** MIPS-SAFE: Module reference acquired for gc2053 ***
[   66.440013] *** MIPS-SAFE: Sensor subdev data found, device ready ***
[   66.440020] *** I2C DEVICE READY: gc2053 at 0x37 (MIPS-safe) ***
[   66.440027] *** I2C sensor device created successfully: gc2053 at 0x37 ***
[   66.440062] ISP IOCTL: cmd=0xc050561a arg=0x7ffb55a8
[   66.440069] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 0
[   66.440076] TX_ISP_SENSOR_ENUM_INPUT: Returning sensor 'gc2053' at index 0
[   66.440084] ISP IOCTL: cmd=0xc050561a arg=0x7ffb55a8
[   66.440090] TX_ISP_SENSOR_ENUM_INPUT: Enumerating sensor at index 1
[   66.440095] TX_ISP_SENSOR_ENUM_INPUT: No sensor at index 1 - returning error to end enumeration
[   66.440103] ISP IOCTL: cmd=0xc0045627 arg=0x7ffb5600
[   66.440114] ISP IOCTL: cmd=0x800856d5 arg=0x7ffb55f8
[   66.440119] TX_ISP_GET_BUF: IOCTL handler called
[   66.440126] TX_ISP_GET_BUF: core_dev=8056e800, isp_dev=81140000
[   66.440133] TX_ISP_GET_BUF: Using dimensions 1920x1080 from core device
[   66.440140] TX_ISP_GET_BUF: Returning buffer size=4685424, paddr=0x6300000
[   66.514312] ISP IOCTL: cmd=0x800856d4 arg=0x7ffb55f8
[   66.514326] TX_ISP_SET_BUF: addr=0x6300000 size=0
[   66.517267] ISP IOCTL: cmd=0x40045626 arg=0x7ffb5610
[   66.517281] subdev_sensor_ops_ioctl: cmd=0x2000003
[   66.517287] subdev_sensor_ops_ioctl: IOCTL 0x2000003 - Get sensor input
[   66.517294] subdev_sensor_ops_ioctl: Auto-selected first sensor at slot 0 as index 0
[   66.517299] subdev_sensor_ops_ioctl: Returning current sensor index 0
[   66.517309] ISP IOCTL: cmd=0x80045612 arg=0x0
[   66.517316] *** tx_isp_video_s_stream: EXACT Binary Ninja reference implementation - enable=1 ***
[   66.517321] === ISP Subdevice Array Status ===
[   66.517329]   [0]: isp-w00 (sd=8056e000)
[   66.517336]   [1]: isp-w02 (sd=8056e400)
[   66.517343]   [2]: isp-w01 (sd=80572000)
[   66.517349]   [3]: isp-m0 (sd=8056e800)
[   66.517355]   [4]: gc2053 (sd=8056d400)
[   66.517362]   [5]: gc2053 (sd=8056d400)
[   66.517367]   [6]: (empty)
[   66.517372]   [7]: (empty)
[   66.517377]   [8]: (empty)
[   66.517382]   [9]: (empty)
[   66.517387]   [10]: (empty)
[   66.517392]   [11]: (empty)
[   66.517397]   [12]: (empty)
[   66.517402]   [13]: (empty)
[   66.517407]   [14]: (empty)
[   66.517412]   [15]: (empty)
[   66.517417] === End Subdevice Array ===
[   66.517422] *** tx_isp_video_s_stream: STREAM ON - Initializing core first ***
[   66.517427] *** tx_isp_video_s_stream: VIC state is 1, calling activate_module ***
[   66.517433] *** ispcore_activate_module: Fixed for our struct layouts ***
[   66.517439] *** VIC device in state 1, proceeding with activation ***
[   66.517445] *** CLOCK CONFIGURATION SECTION: clk_array=  (null), clk_count=2 ***
[   66.517450] *** SUBDEVICE VALIDATION SECTION ***
[   66.517455] VIC device state set to 2 (activated)
[   66.517460] *** CRITICAL FUNCTION POINTER CALL SECTION ***
[   66.517465] *** CALLING CRITICAL VIC INITIALIZATION FUNCTION ***
[   66.517471] *** VIC control register written with 0x4000000 to ISP+0x9a00 ***
[   66.517475] *** SUBDEVICE INITIALIZATION LOOP ***
[   66.517481] *** SUBDEVICE INITIALIZATION: Traversing backwards to initialize sensors first ***
[   66.517487] Calling subdev 5 initialization (REVERSE ORDER - sensors first)
[   66.517495] *** SENSOR_INIT: gc2053 enable=1 ***
[   66.517503] SENSOR_INIT: Configuring gc2053 (chip_id=0x2053, 1920x1080)
[   66.517509] *** CALLING SENSOR_WRITE_ARRAY WITH c06e1e20 (should be 137 registers) ***
[   66.517519] sensor_write: reg=0xfe val=0x80, client=854ead00, adapter=i2c0, addr=0x37
[   66.517841] sensor_write: reg=0xfe val=0x80 SUCCESS
[   66.517849] sensor_write_array: reg[1] 0xfe=0x80 OK
[   66.517857] sensor_write: reg=0xfe val=0x80, client=854ead00, adapter=i2c0, addr=0x37
[   66.518487] sensor_write: reg=0xfe val=0x80 SUCCESS
[   66.518500] sensor_write_array: reg[2] 0xfe=0x80 OK
[   66.518510] sensor_write: reg=0xfe val=0x80, client=854ead00, adapter=i2c0, addr=0x37
[   66.525986] sensor_write: reg=0xfe val=0x80 SUCCESS
[   66.525999] sensor_write_array: reg[3] 0xfe=0x80 OK
[   66.526010] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.526328] sensor_write: reg=0xfe val=0x00 SUCCESS
[   66.526335] sensor_write_array: reg[4] 0xfe=0x00 OK
[   66.526343] sensor_write: reg=0xf2 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.526661] sensor_write: reg=0xf2 val=0x00 SUCCESS
[   66.526668] sensor_write_array: reg[5] 0xf2=0x00 OK
[   66.526677] sensor_write: reg=0xf3 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.526990] sensor_write: reg=0xf3 val=0x00 SUCCESS
[   66.526997] sensor_write_array: reg[6] 0xf3=0x00 OK
[   66.527005] sensor_write: reg=0xf4 val=0x36, client=854ead00, adapter=i2c0, addr=0x37
[   66.527317] sensor_write: reg=0xf4 val=0x36 SUCCESS
[   66.527323] sensor_write_array: reg[7] 0xf4=0x36 OK
[   66.527331] sensor_write: reg=0xf5 val=0xc0, client=854ead00, adapter=i2c0, addr=0x37
[   66.527645] sensor_write: reg=0xf5 val=0xc0 SUCCESS
[   66.527651] sensor_write_array: reg[8] 0xf5=0xc0 OK
[   66.527660] sensor_write: reg=0xf6 val=0x44, client=854ead00, adapter=i2c0, addr=0x37
[   66.527973] sensor_write: reg=0xf6 val=0x44 SUCCESS
[   66.527980] sensor_write_array: reg[9] 0xf6=0x44 OK
[   66.527988] sensor_write: reg=0xf7 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.528301] sensor_write: reg=0xf7 val=0x01 SUCCESS
[   66.528308] sensor_write_array: reg[10] 0xf7=0x01 OK
[   66.528316] sensor_write: reg=0xf8 val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   66.528670] sensor_write: reg=0xf8 val=0x68 SUCCESS
[   66.528679] sensor_write: reg=0xf9 val=0x40, client=854ead00, adapter=i2c0, addr=0x37
[   66.528994] sensor_write: reg=0xf9 val=0x40 SUCCESS
[   66.529003] sensor_write: reg=0xfc val=0x8e, client=854ead00, adapter=i2c0, addr=0x37
[   66.529317] sensor_write: reg=0xfc val=0x8e SUCCESS
[   66.529325] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.529638] sensor_write: reg=0xfe val=0x00 SUCCESS
[   66.529647] sensor_write: reg=0x87 val=0x18, client=854ead00, adapter=i2c0, addr=0x37
[   66.529960] sensor_write: reg=0x87 val=0x18 SUCCESS
[   66.529968] sensor_write: reg=0xee val=0x30, client=854ead00, adapter=i2c0, addr=0x37
[   66.530281] sensor_write: reg=0xee val=0x30 SUCCESS
[   66.530289] sensor_write: reg=0xd0 val=0xb7, client=854ead00, adapter=i2c0, addr=0x37
[   66.530603] sensor_write: reg=0xd0 val=0xb7 SUCCESS
[   66.530611] sensor_write: reg=0x03 val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   66.530924] sensor_write: reg=0x03 val=0x04 SUCCESS
[   66.530932] sensor_write: reg=0x04 val=0x60, client=854ead00, adapter=i2c0, addr=0x37
[   66.531253] sensor_write: reg=0x04 val=0x60 SUCCESS
[   66.531262] sensor_write: reg=0x05 val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   66.531575] sensor_write: reg=0x05 val=0x04 SUCCESS
[   66.531584] sensor_write: reg=0x06 val=0x4c, client=854ead00, adapter=i2c0, addr=0x37
[   66.531897] sensor_write: reg=0x06 val=0x4c SUCCESS
[   66.531905] sensor_write: reg=0x07 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.532218] sensor_write: reg=0x07 val=0x00 SUCCESS
[   66.532227] sensor_write: reg=0x08 val=0x11, client=854ead00, adapter=i2c0, addr=0x37
[   66.532539] sensor_write: reg=0x08 val=0x11 SUCCESS
[   66.532547] sensor_write: reg=0x09 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.536095] sensor_write: reg=0x09 val=0x00 SUCCESS
[   66.536110] sensor_write: reg=0x0a val=0x02, client=854ead00, adapter=i2c0, addr=0x37
[   66.536429] sensor_write: reg=0x0a val=0x02 SUCCESS
[   66.536438] sensor_write: reg=0x0b val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.536755] sensor_write: reg=0x0b val=0x00 SUCCESS
[   66.536765] sensor_write: reg=0x0c val=0x02, client=854ead00, adapter=i2c0, addr=0x37
[   66.537078] sensor_write: reg=0x0c val=0x02 SUCCESS
[   66.537087] sensor_write: reg=0x0d val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   66.537399] sensor_write: reg=0x0d val=0x04 SUCCESS
[   66.537408] sensor_write: reg=0x0e val=0x40, client=854ead00, adapter=i2c0, addr=0x37
[   66.537721] sensor_write: reg=0x0e val=0x40 SUCCESS
[   66.537729] sensor_write: reg=0x12 val=0xe2, client=854ead00, adapter=i2c0, addr=0x37
[   66.538043] sensor_write: reg=0x12 val=0xe2 SUCCESS
[   66.538051] sensor_write: reg=0x13 val=0x16, client=854ead00, adapter=i2c0, addr=0x37
[   66.538364] sensor_write: reg=0x13 val=0x16 SUCCESS
[   66.538372] sensor_write: reg=0x19 val=0x0a, client=854ead00, adapter=i2c0, addr=0x37
[   66.538727] sensor_write: reg=0x19 val=0x0a SUCCESS
[   66.538738] sensor_write: reg=0x21 val=0x1c, client=854ead00, adapter=i2c0, addr=0x37
[   66.539051] sensor_write: reg=0x21 val=0x1c SUCCESS
[   66.539060] sensor_write: reg=0x28 val=0x0a, client=854ead00, adapter=i2c0, addr=0x37
[   66.546209] sensor_write: reg=0x28 val=0x0a SUCCESS
[   66.546223] sensor_write: reg=0x29 val=0x24, client=854ead00, adapter=i2c0, addr=0x37
[   66.546547] sensor_write: reg=0x29 val=0x24 SUCCESS
[   66.546557] sensor_write: reg=0x2b val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   66.546870] sensor_write: reg=0x2b val=0x04 SUCCESS
[   66.546879] sensor_write: reg=0x32 val=0xf8, client=854ead00, adapter=i2c0, addr=0x37
[   66.547193] sensor_write: reg=0x32 val=0xf8 SUCCESS
[   66.547201] sensor_write: reg=0x37 val=0x03, client=854ead00, adapter=i2c0, addr=0x37
[   66.547514] sensor_write: reg=0x37 val=0x03 SUCCESS
[   66.547523] sensor_write: reg=0x39 val=0x15, client=854ead00, adapter=i2c0, addr=0x37
[   66.547835] sensor_write: reg=0x39 val=0x15 SUCCESS
[   66.547844] sensor_write: reg=0x43 val=0x07, client=854ead00, adapter=i2c0, addr=0x37
[   66.548157] sensor_write: reg=0x43 val=0x07 SUCCESS
[   66.548165] sensor_write: reg=0x44 val=0x40, client=854ead00, adapter=i2c0, addr=0x37
[   66.548478] sensor_write: reg=0x44 val=0x40 SUCCESS
[   66.548487] sensor_write: reg=0x46 val=0x0b, client=854ead00, adapter=i2c0, addr=0x37
[   66.548827] sensor_write: reg=0x46 val=0x0b SUCCESS
[   66.548837] sensor_write: reg=0x4b val=0x20, client=854ead00, adapter=i2c0, addr=0x37
[   66.549149] sensor_write: reg=0x4b val=0x20 SUCCESS
[   66.549157] sensor_write: reg=0x4e val=0x08, client=854ead00, adapter=i2c0, addr=0x37
[   66.549472] sensor_write: reg=0x4e val=0x08 SUCCESS
[   66.549481] sensor_write: reg=0x55 val=0x20, client=854ead00, adapter=i2c0, addr=0x37
[   66.549795] sensor_write: reg=0x55 val=0x20 SUCCESS
[   66.549803] sensor_write: reg=0x66 val=0x05, client=854ead00, adapter=i2c0, addr=0x37
[   66.550116] sensor_write: reg=0x66 val=0x05 SUCCESS
[   66.550125] sensor_write: reg=0x67 val=0x05, client=854ead00, adapter=i2c0, addr=0x37
[   66.550437] sensor_write: reg=0x67 val=0x05 SUCCESS
[   66.550446] sensor_write: reg=0x77 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.550759] sensor_write: reg=0x77 val=0x01 SUCCESS
[   66.550767] sensor_write: reg=0x78 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.551088] sensor_write: reg=0x78 val=0x00 SUCCESS
[   66.551097] sensor_write: reg=0x7c val=0x93, client=854ead00, adapter=i2c0, addr=0x37
[   66.551410] sensor_write: reg=0x7c val=0x93 SUCCESS
[   66.551417] sensor_write_array: reg[50] 0x7c=0x93 OK
[   66.551426] sensor_write: reg=0x8c val=0x12, client=854ead00, adapter=i2c0, addr=0x37
[   66.551739] sensor_write: reg=0x8c val=0x12 SUCCESS
[   66.551748] sensor_write: reg=0x8d val=0x92, client=854ead00, adapter=i2c0, addr=0x37
[   66.552061] sensor_write: reg=0x8d val=0x92 SUCCESS
[   66.552069] sensor_write: reg=0x90 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.552382] sensor_write: reg=0x90 val=0x00 SUCCESS
[   66.552391] sensor_write: reg=0x41 val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   66.552709] sensor_write: reg=0x41 val=0x04 SUCCESS
[   66.552717] sensor_write: reg=0x42 val=0x9d, client=854ead00, adapter=i2c0, addr=0x37
[   66.556319] sensor_write: reg=0x42 val=0x9d SUCCESS
[   66.556334] sensor_write: reg=0x9d val=0x10, client=854ead00, adapter=i2c0, addr=0x37
[   66.556653] sensor_write: reg=0x9d val=0x10 SUCCESS
[   66.556661] sensor_write: reg=0xce val=0x7c, client=854ead00, adapter=i2c0, addr=0x37
[   66.556980] sensor_write: reg=0xce val=0x7c SUCCESS
[   66.556989] sensor_write: reg=0xd2 val=0x41, client=854ead00, adapter=i2c0, addr=0x37
[   66.557303] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   66.557311] sensor_write: reg=0xd3 val=0xdc, client=854ead00, adapter=i2c0, addr=0x37
[   66.557625] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   66.557633] sensor_write: reg=0xe6 val=0x50, client=854ead00, adapter=i2c0, addr=0x37
[   66.557946] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   66.557955] sensor_write: reg=0xb6 val=0xc0, client=854ead00, adapter=i2c0, addr=0x37
[   66.558268] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   66.558276] sensor_write: reg=0xb0 val=0x70, client=854ead00, adapter=i2c0, addr=0x37
[   66.558589] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   66.558621] sensor_write: reg=0xb1 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.558935] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   66.558943] sensor_write: reg=0xb2 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.559259] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   66.559267] sensor_write: reg=0xb3 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.562276] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   66.562291] sensor_write: reg=0xb4 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.562610] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   66.562619] sensor_write: reg=0xb8 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.562937] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   66.562946] sensor_write: reg=0xb9 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.563261] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   66.563269] sensor_write: reg=0x26 val=0x30, client=854ead00, adapter=i2c0, addr=0x37
[   66.563583] sensor_write: reg=0x26 val=0x30 SUCCESS
[   66.563591] sensor_write: reg=0xfe val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.563905] sensor_write: reg=0xfe val=0x01 SUCCESS
[   66.563913] sensor_write: reg=0x40 val=0x23, client=854ead00, adapter=i2c0, addr=0x37
[   66.564226] sensor_write: reg=0x40 val=0x23 SUCCESS
[   66.564235] sensor_write: reg=0x55 val=0x07, client=854ead00, adapter=i2c0, addr=0x37
[   66.564579] sensor_write: reg=0x55 val=0x07 SUCCESS
[   66.564592] sensor_write: reg=0x60 val=0x40, client=854ead00, adapter=i2c0, addr=0x37
[   66.564906] sensor_write: reg=0x60 val=0x40 SUCCESS
[   66.564915] sensor_write: reg=0xfe val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   66.565231] sensor_write: reg=0xfe val=0x04 SUCCESS
[   66.565240] sensor_write: reg=0x14 val=0x78, client=854ead00, adapter=i2c0, addr=0x37
[   66.565553] sensor_write: reg=0x14 val=0x78 SUCCESS
[   66.565562] sensor_write: reg=0x15 val=0x78, client=854ead00, adapter=i2c0, addr=0x37
[   66.565875] sensor_write: reg=0x15 val=0x78 SUCCESS
[   66.565883] sensor_write: reg=0x16 val=0x78, client=854ead00, adapter=i2c0, addr=0x37
[   66.566197] sensor_write: reg=0x16 val=0x78 SUCCESS
[   66.566205] sensor_write: reg=0x17 val=0x78, client=854ead00, adapter=i2c0, addr=0x37
[   66.566511] sensor_write: reg=0x17 val=0x78 SUCCESS
[   66.566522] sensor_write: reg=0xfe val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.566839] sensor_write: reg=0xfe val=0x01 SUCCESS
[   66.566847] sensor_write: reg=0x92 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.567161] sensor_write: reg=0x92 val=0x00 SUCCESS
[   66.567170] sensor_write: reg=0x94 val=0x03, client=854ead00, adapter=i2c0, addr=0x37
[   66.567483] sensor_write: reg=0x94 val=0x03 SUCCESS
[   66.567491] sensor_write: reg=0x95 val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   66.567804] sensor_write: reg=0x95 val=0x04 SUCCESS
[   66.567813] sensor_write: reg=0x96 val=0x38, client=854ead00, adapter=i2c0, addr=0x37
[   66.568126] sensor_write: reg=0x96 val=0x38 SUCCESS
[   66.568134] sensor_write: reg=0x97 val=0x07, client=854ead00, adapter=i2c0, addr=0x37
[   66.568447] sensor_write: reg=0x97 val=0x07 SUCCESS
[   66.568455] sensor_write: reg=0x98 val=0x80, client=854ead00, adapter=i2c0, addr=0x37
[   66.576555] sensor_write: reg=0x98 val=0x80 SUCCESS
[   66.576571] sensor_write: reg=0xfe val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.576887] sensor_write: reg=0xfe val=0x01 SUCCESS
[   66.576895] sensor_write: reg=0x01 val=0x05, client=854ead00, adapter=i2c0, addr=0x37
[   66.577214] sensor_write: reg=0x01 val=0x05 SUCCESS
[   66.577223] sensor_write: reg=0x02 val=0x89, client=854ead00, adapter=i2c0, addr=0x37
[   66.577534] sensor_write: reg=0x02 val=0x89 SUCCESS
[   66.577543] sensor_write: reg=0x04 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.577855] sensor_write: reg=0x04 val=0x01 SUCCESS
[   66.577864] sensor_write: reg=0x07 val=0xa6, client=854ead00, adapter=i2c0, addr=0x37
[   66.578177] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   66.578185] sensor_write: reg=0x08 val=0xa9, client=854ead00, adapter=i2c0, addr=0x37
[   66.578499] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   66.578507] sensor_write: reg=0x09 val=0xa8, client=854ead00, adapter=i2c0, addr=0x37
[   66.578843] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   66.578852] sensor_write: reg=0x0a val=0xa7, client=854ead00, adapter=i2c0, addr=0x37
[   66.579167] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   66.579176] sensor_write: reg=0x0b val=0xff, client=854ead00, adapter=i2c0, addr=0x37
[   66.579490] sensor_write: reg=0x0b val=0xff SUCCESS
[   66.579498] sensor_write: reg=0x0c val=0xff, client=854ead00, adapter=i2c0, addr=0x37
[   66.579811] sensor_write: reg=0x0c val=0xff SUCCESS
[   66.579820] sensor_write: reg=0x0f val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.580133] sensor_write: reg=0x0f val=0x00 SUCCESS
[   66.580141] sensor_write: reg=0x50 val=0x1c, client=854ead00, adapter=i2c0, addr=0x37
[   66.580454] sensor_write: reg=0x50 val=0x1c SUCCESS
[   66.580463] sensor_write: reg=0x89 val=0x03, client=854ead00, adapter=i2c0, addr=0x37
[   66.580775] sensor_write: reg=0x89 val=0x03 SUCCESS
[   66.580784] sensor_write: reg=0xfe val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   66.581097] sensor_write: reg=0xfe val=0x04 SUCCESS
[   66.581105] sensor_write: reg=0x28 val=0x86, client=854ead00, adapter=i2c0, addr=0x37
[   66.582501] sensor_write: reg=0x28 val=0x86 SUCCESS
[   66.582879] sensor_write_array: reg[100] 0x28=0x86 OK
[   66.582893] sensor_write: reg=0x29 val=0x86, client=854ead00, adapter=i2c0, addr=0x37
[   66.583211] sensor_write: reg=0x29 val=0x86 SUCCESS
[   66.583221] sensor_write: reg=0x2a val=0x86, client=854ead00, adapter=i2c0, addr=0x37
[   66.583536] sensor_write: reg=0x2a val=0x86 SUCCESS
[   66.583545] sensor_write: reg=0x2b val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   66.583861] sensor_write: reg=0x2b val=0x68 SUCCESS
[   66.583869] sensor_write: reg=0x2c val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   66.586645] sensor_write: reg=0x2c val=0x68 SUCCESS
[   66.586661] sensor_write: reg=0x2d val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   66.586979] sensor_write: reg=0x2d val=0x68 SUCCESS
[   66.586988] sensor_write: reg=0x2e val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   66.587306] sensor_write: reg=0x2e val=0x68 SUCCESS
[   66.587315] sensor_write: reg=0x2f val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   66.587627] sensor_write: reg=0x2f val=0x68 SUCCESS
[   66.587635] sensor_write: reg=0x30 val=0x4f, client=854ead00, adapter=i2c0, addr=0x37
[   66.587949] sensor_write: reg=0x30 val=0x4f SUCCESS
[   66.587957] sensor_write: reg=0x31 val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   66.588271] sensor_write: reg=0x31 val=0x68 SUCCESS
[   66.588279] sensor_write: reg=0x32 val=0x67, client=854ead00, adapter=i2c0, addr=0x37
[   66.588592] sensor_write: reg=0x32 val=0x67 SUCCESS
[   66.588623] sensor_write: reg=0x33 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   66.588938] sensor_write: reg=0x33 val=0x66 SUCCESS
[   66.588947] sensor_write: reg=0x34 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   66.596756] sensor_write: reg=0x34 val=0x66 SUCCESS
[   66.596770] sensor_write: reg=0x35 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   66.597089] sensor_write: reg=0x35 val=0x66 SUCCESS
[   66.597098] sensor_write: reg=0x36 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   66.597416] sensor_write: reg=0x36 val=0x66 SUCCESS
[   66.597425] sensor_write: reg=0x37 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   66.597739] sensor_write: reg=0x37 val=0x66 SUCCESS
[   66.597748] sensor_write: reg=0x38 val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.598061] sensor_write: reg=0x38 val=0x62 SUCCESS
[   66.598069] sensor_write: reg=0x39 val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.598383] sensor_write: reg=0x39 val=0x62 SUCCESS
[   66.598391] sensor_write: reg=0x3a val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.598728] sensor_write: reg=0x3a val=0x62 SUCCESS
[   66.598738] sensor_write: reg=0x3b val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.599049] sensor_write: reg=0x3b val=0x62 SUCCESS
[   66.599058] sensor_write: reg=0x3c val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.599373] sensor_write: reg=0x3c val=0x62 SUCCESS
[   66.599382] sensor_write: reg=0x3d val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.599696] sensor_write: reg=0x3d val=0x62 SUCCESS
[   66.599705] sensor_write: reg=0x3e val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.600018] sensor_write: reg=0x3e val=0x62 SUCCESS
[   66.600026] sensor_write: reg=0x3f val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.600339] sensor_write: reg=0x3f val=0x62 SUCCESS
[   66.600348] sensor_write: reg=0xfe val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.600661] sensor_write: reg=0xfe val=0x01 SUCCESS
[   66.600669] sensor_write: reg=0x9a val=0x06, client=854ead00, adapter=i2c0, addr=0x37
[   66.600983] sensor_write: reg=0x9a val=0x06 SUCCESS
[   66.600991] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.601304] sensor_write: reg=0xfe val=0x00 SUCCESS
[   66.601313] sensor_write: reg=0x7b val=0x2a, client=854ead00, adapter=i2c0, addr=0x37
[   66.601625] sensor_write: reg=0x7b val=0x2a SUCCESS
[   66.601634] sensor_write: reg=0x23 val=0x2d, client=854ead00, adapter=i2c0, addr=0x37
[   66.601947] sensor_write: reg=0x23 val=0x2d SUCCESS
[   66.601955] sensor_write: reg=0xfe val=0x03, client=854ead00, adapter=i2c0, addr=0x37
[   66.602269] sensor_write: reg=0xfe val=0x03 SUCCESS
[   66.602277] sensor_write: reg=0x01 val=0x27, client=854ead00, adapter=i2c0, addr=0x37
[   66.602590] sensor_write: reg=0x01 val=0x27 SUCCESS
[   66.602598] sensor_write: reg=0x02 val=0x56, client=854ead00, adapter=i2c0, addr=0x37
[   66.602911] sensor_write: reg=0x02 val=0x56 SUCCESS
[   66.602919] sensor_write: reg=0x03 val=0x8e, client=854ead00, adapter=i2c0, addr=0x37
[   66.603233] sensor_write: reg=0x03 val=0x8e SUCCESS
[   66.603241] sensor_write: reg=0x12 val=0x80, client=854ead00, adapter=i2c0, addr=0x37
[   66.606870] sensor_write: reg=0x12 val=0x80 SUCCESS
[   66.606885] sensor_write: reg=0x13 val=0x07, client=854ead00, adapter=i2c0, addr=0x37
[   66.607203] sensor_write: reg=0x13 val=0x07 SUCCESS
[   66.607212] sensor_write: reg=0x15 val=0x12, client=854ead00, adapter=i2c0, addr=0x37
[   66.607529] sensor_write: reg=0x15 val=0x12 SUCCESS
[   66.607538] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.607852] sensor_write: reg=0xfe val=0x00 SUCCESS
[   66.607861] sensor_write: reg=0x3e val=0x91, client=854ead00, adapter=i2c0, addr=0x37
[   66.608174] sensor_write: reg=0x3e val=0x91 SUCCESS
[   66.608181] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   66.608187] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   66.608193] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   66.608201] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   66.608208] *** SENSOR_INIT: gc2053 enable=1 ***
[   66.608214] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   66.608220] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   66.608227] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   66.608233] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   66.608239] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   66.608247] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   66.608254] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   66.608260] VIN: tx_isp_vin_init: a0 (sensor) = 8056d400
[   66.608267] VIN: tx_isp_vin_init: using VIN device from global ISP: 80572000
[   66.608273] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   66.608279] *** SENSOR_INIT: gc2053 enable=1 ***
[   66.608285] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   66.608291] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   66.608297] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   66.608302] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   66.608308] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   66.608314] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   66.608321] *** vic_core_ops_init: ENTRY - sd=8056e400, enable=1 ***
[   66.608327] *** vic_core_ops_init: vic_dev=8056e400, current state check ***
[   66.608333] *** vic_core_ops_init: current_state=2, enable=1 ***
[   66.608339] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   66.608345] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   66.608350] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   66.608356] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   66.608362] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   66.608369] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   66.608375] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   66.608381] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   66.608387] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   66.608393] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   66.608398] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   66.608405] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   66.608412] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   66.608418] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   66.608423] *** tx_vic_enable_irq: completed successfully ***
[   66.608429] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   66.608437] csi_core_ops_init: sd=8056e000, csi_dev=8056e000, enable=1
[   66.608443] *** VIC device final state set to 2 (fully activated) ***
[   66.608448] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   66.608455] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   66.608460] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   66.608467] *** vic_core_ops_init: ENTRY - sd=8056e400, enable=1 ***
[   66.608473] *** vic_core_ops_init: vic_dev=8056e400, current state check ***
[   66.608479] *** vic_core_ops_init: current_state=2, enable=1 ***
[   66.608485] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   66.608490] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   66.608495] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   66.608501] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   66.608507] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   66.608514] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   66.608520] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   66.608526] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   66.608531] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   66.608537] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   66.608543] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   66.608549] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   66.608555] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   66.608561] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   66.608566] *** tx_vic_enable_irq: completed successfully ***
[   66.608571] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   66.608577] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   66.608583] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   66.608591] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   66.608627] tx_isp_csi_activate_subdev: Initializing 2 clocks for CSI before enabling
[   66.608634] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   66.608641] isp_subdev_init_clks: Using platform data clock arrays: c06b7418
[   66.608649] isp_subdev_init_clks: Using platform data clock configs
[   66.608656] Platform data clock[0]: name=cgu_isp, rate=100000000
[   66.608667] Clock cgu_isp: set rate 100000000 Hz, result=0
[   66.608675] Clock cgu_isp enabled successfully
[   66.608681] Platform data clock[1]: name=isp, rate=65535
[   66.608689] Clock isp enabled successfully
root@ing-wyze-cam3-a000 ~# dmesg 
[   66.548827] sensor_write: reg=0x46 val=0x0b SUCCESS
[   66.548837] sensor_write: reg=0x4b val=0x20, client=854ead00, adapter=i2c0, addr=0x37
[   66.549149] sensor_write: reg=0x4b val=0x20 SUCCESS
[   66.549157] sensor_write: reg=0x4e val=0x08, client=854ead00, adapter=i2c0, addr=0x37
[   66.549472] sensor_write: reg=0x4e val=0x08 SUCCESS
[   66.549481] sensor_write: reg=0x55 val=0x20, client=854ead00, adapter=i2c0, addr=0x37
[   66.549795] sensor_write: reg=0x55 val=0x20 SUCCESS
[   66.549803] sensor_write: reg=0x66 val=0x05, client=854ead00, adapter=i2c0, addr=0x37
[   66.550116] sensor_write: reg=0x66 val=0x05 SUCCESS
[   66.550125] sensor_write: reg=0x67 val=0x05, client=854ead00, adapter=i2c0, addr=0x37
[   66.550437] sensor_write: reg=0x67 val=0x05 SUCCESS
[   66.550446] sensor_write: reg=0x77 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.550759] sensor_write: reg=0x77 val=0x01 SUCCESS
[   66.550767] sensor_write: reg=0x78 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.551088] sensor_write: reg=0x78 val=0x00 SUCCESS
[   66.551097] sensor_write: reg=0x7c val=0x93, client=854ead00, adapter=i2c0, addr=0x37
[   66.551410] sensor_write: reg=0x7c val=0x93 SUCCESS
[   66.551417] sensor_write_array: reg[50] 0x7c=0x93 OK
[   66.551426] sensor_write: reg=0x8c val=0x12, client=854ead00, adapter=i2c0, addr=0x37
[   66.551739] sensor_write: reg=0x8c val=0x12 SUCCESS
[   66.551748] sensor_write: reg=0x8d val=0x92, client=854ead00, adapter=i2c0, addr=0x37
[   66.552061] sensor_write: reg=0x8d val=0x92 SUCCESS
[   66.552069] sensor_write: reg=0x90 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.552382] sensor_write: reg=0x90 val=0x00 SUCCESS
[   66.552391] sensor_write: reg=0x41 val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   66.552709] sensor_write: reg=0x41 val=0x04 SUCCESS
[   66.552717] sensor_write: reg=0x42 val=0x9d, client=854ead00, adapter=i2c0, addr=0x37
[   66.556319] sensor_write: reg=0x42 val=0x9d SUCCESS
[   66.556334] sensor_write: reg=0x9d val=0x10, client=854ead00, adapter=i2c0, addr=0x37
[   66.556653] sensor_write: reg=0x9d val=0x10 SUCCESS
[   66.556661] sensor_write: reg=0xce val=0x7c, client=854ead00, adapter=i2c0, addr=0x37
[   66.556980] sensor_write: reg=0xce val=0x7c SUCCESS
[   66.556989] sensor_write: reg=0xd2 val=0x41, client=854ead00, adapter=i2c0, addr=0x37
[   66.557303] sensor_write: reg=0xd2 val=0x41 SUCCESS
[   66.557311] sensor_write: reg=0xd3 val=0xdc, client=854ead00, adapter=i2c0, addr=0x37
[   66.557625] sensor_write: reg=0xd3 val=0xdc SUCCESS
[   66.557633] sensor_write: reg=0xe6 val=0x50, client=854ead00, adapter=i2c0, addr=0x37
[   66.557946] sensor_write: reg=0xe6 val=0x50 SUCCESS
[   66.557955] sensor_write: reg=0xb6 val=0xc0, client=854ead00, adapter=i2c0, addr=0x37
[   66.558268] sensor_write: reg=0xb6 val=0xc0 SUCCESS
[   66.558276] sensor_write: reg=0xb0 val=0x70, client=854ead00, adapter=i2c0, addr=0x37
[   66.558589] sensor_write: reg=0xb0 val=0x70 SUCCESS
[   66.558621] sensor_write: reg=0xb1 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.558935] sensor_write: reg=0xb1 val=0x01 SUCCESS
[   66.558943] sensor_write: reg=0xb2 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.559259] sensor_write: reg=0xb2 val=0x00 SUCCESS
[   66.559267] sensor_write: reg=0xb3 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.562276] sensor_write: reg=0xb3 val=0x00 SUCCESS
[   66.562291] sensor_write: reg=0xb4 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.562610] sensor_write: reg=0xb4 val=0x00 SUCCESS
[   66.562619] sensor_write: reg=0xb8 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.562937] sensor_write: reg=0xb8 val=0x01 SUCCESS
[   66.562946] sensor_write: reg=0xb9 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.563261] sensor_write: reg=0xb9 val=0x00 SUCCESS
[   66.563269] sensor_write: reg=0x26 val=0x30, client=854ead00, adapter=i2c0, addr=0x37
[   66.563583] sensor_write: reg=0x26 val=0x30 SUCCESS
[   66.563591] sensor_write: reg=0xfe val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.563905] sensor_write: reg=0xfe val=0x01 SUCCESS
[   66.563913] sensor_write: reg=0x40 val=0x23, client=854ead00, adapter=i2c0, addr=0x37
[   66.564226] sensor_write: reg=0x40 val=0x23 SUCCESS
[   66.564235] sensor_write: reg=0x55 val=0x07, client=854ead00, adapter=i2c0, addr=0x37
[   66.564579] sensor_write: reg=0x55 val=0x07 SUCCESS
[   66.564592] sensor_write: reg=0x60 val=0x40, client=854ead00, adapter=i2c0, addr=0x37
[   66.564906] sensor_write: reg=0x60 val=0x40 SUCCESS
[   66.564915] sensor_write: reg=0xfe val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   66.565231] sensor_write: reg=0xfe val=0x04 SUCCESS
[   66.565240] sensor_write: reg=0x14 val=0x78, client=854ead00, adapter=i2c0, addr=0x37
[   66.565553] sensor_write: reg=0x14 val=0x78 SUCCESS
[   66.565562] sensor_write: reg=0x15 val=0x78, client=854ead00, adapter=i2c0, addr=0x37
[   66.565875] sensor_write: reg=0x15 val=0x78 SUCCESS
[   66.565883] sensor_write: reg=0x16 val=0x78, client=854ead00, adapter=i2c0, addr=0x37
[   66.566197] sensor_write: reg=0x16 val=0x78 SUCCESS
[   66.566205] sensor_write: reg=0x17 val=0x78, client=854ead00, adapter=i2c0, addr=0x37
[   66.566511] sensor_write: reg=0x17 val=0x78 SUCCESS
[   66.566522] sensor_write: reg=0xfe val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.566839] sensor_write: reg=0xfe val=0x01 SUCCESS
[   66.566847] sensor_write: reg=0x92 val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.567161] sensor_write: reg=0x92 val=0x00 SUCCESS
[   66.567170] sensor_write: reg=0x94 val=0x03, client=854ead00, adapter=i2c0, addr=0x37
[   66.567483] sensor_write: reg=0x94 val=0x03 SUCCESS
[   66.567491] sensor_write: reg=0x95 val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   66.567804] sensor_write: reg=0x95 val=0x04 SUCCESS
[   66.567813] sensor_write: reg=0x96 val=0x38, client=854ead00, adapter=i2c0, addr=0x37
[   66.568126] sensor_write: reg=0x96 val=0x38 SUCCESS
[   66.568134] sensor_write: reg=0x97 val=0x07, client=854ead00, adapter=i2c0, addr=0x37
[   66.568447] sensor_write: reg=0x97 val=0x07 SUCCESS
[   66.568455] sensor_write: reg=0x98 val=0x80, client=854ead00, adapter=i2c0, addr=0x37
[   66.576555] sensor_write: reg=0x98 val=0x80 SUCCESS
[   66.576571] sensor_write: reg=0xfe val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.576887] sensor_write: reg=0xfe val=0x01 SUCCESS
[   66.576895] sensor_write: reg=0x01 val=0x05, client=854ead00, adapter=i2c0, addr=0x37
[   66.577214] sensor_write: reg=0x01 val=0x05 SUCCESS
[   66.577223] sensor_write: reg=0x02 val=0x89, client=854ead00, adapter=i2c0, addr=0x37
[   66.577534] sensor_write: reg=0x02 val=0x89 SUCCESS
[   66.577543] sensor_write: reg=0x04 val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.577855] sensor_write: reg=0x04 val=0x01 SUCCESS
[   66.577864] sensor_write: reg=0x07 val=0xa6, client=854ead00, adapter=i2c0, addr=0x37
[   66.578177] sensor_write: reg=0x07 val=0xa6 SUCCESS
[   66.578185] sensor_write: reg=0x08 val=0xa9, client=854ead00, adapter=i2c0, addr=0x37
[   66.578499] sensor_write: reg=0x08 val=0xa9 SUCCESS
[   66.578507] sensor_write: reg=0x09 val=0xa8, client=854ead00, adapter=i2c0, addr=0x37
[   66.578843] sensor_write: reg=0x09 val=0xa8 SUCCESS
[   66.578852] sensor_write: reg=0x0a val=0xa7, client=854ead00, adapter=i2c0, addr=0x37
[   66.579167] sensor_write: reg=0x0a val=0xa7 SUCCESS
[   66.579176] sensor_write: reg=0x0b val=0xff, client=854ead00, adapter=i2c0, addr=0x37
[   66.579490] sensor_write: reg=0x0b val=0xff SUCCESS
[   66.579498] sensor_write: reg=0x0c val=0xff, client=854ead00, adapter=i2c0, addr=0x37
[   66.579811] sensor_write: reg=0x0c val=0xff SUCCESS
[   66.579820] sensor_write: reg=0x0f val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.580133] sensor_write: reg=0x0f val=0x00 SUCCESS
[   66.580141] sensor_write: reg=0x50 val=0x1c, client=854ead00, adapter=i2c0, addr=0x37
[   66.580454] sensor_write: reg=0x50 val=0x1c SUCCESS
[   66.580463] sensor_write: reg=0x89 val=0x03, client=854ead00, adapter=i2c0, addr=0x37
[   66.580775] sensor_write: reg=0x89 val=0x03 SUCCESS
[   66.580784] sensor_write: reg=0xfe val=0x04, client=854ead00, adapter=i2c0, addr=0x37
[   66.581097] sensor_write: reg=0xfe val=0x04 SUCCESS
[   66.581105] sensor_write: reg=0x28 val=0x86, client=854ead00, adapter=i2c0, addr=0x37
[   66.582501] sensor_write: reg=0x28 val=0x86 SUCCESS
[   66.582879] sensor_write_array: reg[100] 0x28=0x86 OK
[   66.582893] sensor_write: reg=0x29 val=0x86, client=854ead00, adapter=i2c0, addr=0x37
[   66.583211] sensor_write: reg=0x29 val=0x86 SUCCESS
[   66.583221] sensor_write: reg=0x2a val=0x86, client=854ead00, adapter=i2c0, addr=0x37
[   66.583536] sensor_write: reg=0x2a val=0x86 SUCCESS
[   66.583545] sensor_write: reg=0x2b val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   66.583861] sensor_write: reg=0x2b val=0x68 SUCCESS
[   66.583869] sensor_write: reg=0x2c val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   66.586645] sensor_write: reg=0x2c val=0x68 SUCCESS
[   66.586661] sensor_write: reg=0x2d val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   66.586979] sensor_write: reg=0x2d val=0x68 SUCCESS
[   66.586988] sensor_write: reg=0x2e val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   66.587306] sensor_write: reg=0x2e val=0x68 SUCCESS
[   66.587315] sensor_write: reg=0x2f val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   66.587627] sensor_write: reg=0x2f val=0x68 SUCCESS
[   66.587635] sensor_write: reg=0x30 val=0x4f, client=854ead00, adapter=i2c0, addr=0x37
[   66.587949] sensor_write: reg=0x30 val=0x4f SUCCESS
[   66.587957] sensor_write: reg=0x31 val=0x68, client=854ead00, adapter=i2c0, addr=0x37
[   66.588271] sensor_write: reg=0x31 val=0x68 SUCCESS
[   66.588279] sensor_write: reg=0x32 val=0x67, client=854ead00, adapter=i2c0, addr=0x37
[   66.588592] sensor_write: reg=0x32 val=0x67 SUCCESS
[   66.588623] sensor_write: reg=0x33 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   66.588938] sensor_write: reg=0x33 val=0x66 SUCCESS
[   66.588947] sensor_write: reg=0x34 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   66.596756] sensor_write: reg=0x34 val=0x66 SUCCESS
[   66.596770] sensor_write: reg=0x35 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   66.597089] sensor_write: reg=0x35 val=0x66 SUCCESS
[   66.597098] sensor_write: reg=0x36 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   66.597416] sensor_write: reg=0x36 val=0x66 SUCCESS
[   66.597425] sensor_write: reg=0x37 val=0x66, client=854ead00, adapter=i2c0, addr=0x37
[   66.597739] sensor_write: reg=0x37 val=0x66 SUCCESS
[   66.597748] sensor_write: reg=0x38 val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.598061] sensor_write: reg=0x38 val=0x62 SUCCESS
[   66.598069] sensor_write: reg=0x39 val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.598383] sensor_write: reg=0x39 val=0x62 SUCCESS
[   66.598391] sensor_write: reg=0x3a val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.598728] sensor_write: reg=0x3a val=0x62 SUCCESS
[   66.598738] sensor_write: reg=0x3b val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.599049] sensor_write: reg=0x3b val=0x62 SUCCESS
[   66.599058] sensor_write: reg=0x3c val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.599373] sensor_write: reg=0x3c val=0x62 SUCCESS
[   66.599382] sensor_write: reg=0x3d val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.599696] sensor_write: reg=0x3d val=0x62 SUCCESS
[   66.599705] sensor_write: reg=0x3e val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.600018] sensor_write: reg=0x3e val=0x62 SUCCESS
[   66.600026] sensor_write: reg=0x3f val=0x62, client=854ead00, adapter=i2c0, addr=0x37
[   66.600339] sensor_write: reg=0x3f val=0x62 SUCCESS
[   66.600348] sensor_write: reg=0xfe val=0x01, client=854ead00, adapter=i2c0, addr=0x37
[   66.600661] sensor_write: reg=0xfe val=0x01 SUCCESS
[   66.600669] sensor_write: reg=0x9a val=0x06, client=854ead00, adapter=i2c0, addr=0x37
[   66.600983] sensor_write: reg=0x9a val=0x06 SUCCESS
[   66.600991] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.601304] sensor_write: reg=0xfe val=0x00 SUCCESS
[   66.601313] sensor_write: reg=0x7b val=0x2a, client=854ead00, adapter=i2c0, addr=0x37
[   66.601625] sensor_write: reg=0x7b val=0x2a SUCCESS
[   66.601634] sensor_write: reg=0x23 val=0x2d, client=854ead00, adapter=i2c0, addr=0x37
[   66.601947] sensor_write: reg=0x23 val=0x2d SUCCESS
[   66.601955] sensor_write: reg=0xfe val=0x03, client=854ead00, adapter=i2c0, addr=0x37
[   66.602269] sensor_write: reg=0xfe val=0x03 SUCCESS
[   66.602277] sensor_write: reg=0x01 val=0x27, client=854ead00, adapter=i2c0, addr=0x37
[   66.602590] sensor_write: reg=0x01 val=0x27 SUCCESS
[   66.602598] sensor_write: reg=0x02 val=0x56, client=854ead00, adapter=i2c0, addr=0x37
[   66.602911] sensor_write: reg=0x02 val=0x56 SUCCESS
[   66.602919] sensor_write: reg=0x03 val=0x8e, client=854ead00, adapter=i2c0, addr=0x37
[   66.603233] sensor_write: reg=0x03 val=0x8e SUCCESS
[   66.603241] sensor_write: reg=0x12 val=0x80, client=854ead00, adapter=i2c0, addr=0x37
[   66.606870] sensor_write: reg=0x12 val=0x80 SUCCESS
[   66.606885] sensor_write: reg=0x13 val=0x07, client=854ead00, adapter=i2c0, addr=0x37
[   66.607203] sensor_write: reg=0x13 val=0x07 SUCCESS
[   66.607212] sensor_write: reg=0x15 val=0x12, client=854ead00, adapter=i2c0, addr=0x37
[   66.607529] sensor_write: reg=0x15 val=0x12 SUCCESS
[   66.607538] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   66.607852] sensor_write: reg=0xfe val=0x00 SUCCESS
[   66.607861] sensor_write: reg=0x3e val=0x91, client=854ead00, adapter=i2c0, addr=0x37
[   66.608174] sensor_write: reg=0x3e val=0x91 SUCCESS
[   66.608181] sensor_write_array: Complete - wrote 137 registers, 0 errors
[   66.608187] *** SENSOR_WRITE_ARRAY RETURNED: 0 ***
[   66.608193] *** SENSOR_INIT: gc2053 initialization complete - marked as initialized ***
[   66.608201] Calling subdev 4 initialization (REVERSE ORDER - sensors first)
[   66.608208] *** SENSOR_INIT: gc2053 enable=1 ***
[   66.608214] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   66.608220] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   66.608227] Calling subdev 2 initialization (REVERSE ORDER - sensors first)
[   66.608233] VIN: tx_isp_vin_init: EXACT Binary Ninja implementation with safety checks = 0x1
[   66.608239] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   66.608247] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   66.608254] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   66.608260] VIN: tx_isp_vin_init: a0 (sensor) = 8056d400
[   66.608267] VIN: tx_isp_vin_init: using VIN device from global ISP: 80572000
[   66.608273] VIN: tx_isp_vin_init: calling sensor init function = 0x1
[   66.608279] *** SENSOR_INIT: gc2053 enable=1 ***
[   66.608285] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   66.608291] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   66.608297] VIN: tx_isp_vin_init: sensor init returned = 0x0
[   66.608302] VIN: tx_isp_vin_init: *** VIN STATE SET SAFELY *** = 0x3
[   66.608308] VIN: tx_isp_vin_init: EXACT Binary Ninja result = 0x0
[   66.608314] Calling subdev 1 initialization (REVERSE ORDER - sensors first)
[   66.608321] *** vic_core_ops_init: ENTRY - sd=8056e400, enable=1 ***
[   66.608327] *** vic_core_ops_init: vic_dev=8056e400, current state check ***
[   66.608333] *** vic_core_ops_init: current_state=2, enable=1 ***
[   66.608339] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   66.608345] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   66.608350] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   66.608356] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   66.608362] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   66.608369] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   66.608375] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   66.608381] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   66.608387] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   66.608393] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   66.608398] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   66.608405] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   66.608412] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   66.608418] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   66.608423] *** tx_vic_enable_irq: completed successfully ***
[   66.608429] Calling subdev 0 initialization (REVERSE ORDER - sensors first)
[   66.608437] csi_core_ops_init: sd=8056e000, csi_dev=8056e000, enable=1
[   66.608443] *** VIC device final state set to 2 (fully activated) ***
[   66.608448] *** ispcore_activate_module: SUCCESS - ALL REGISTER WRITES SHOULD NOW BE TRIGGERED ***
[   66.608455] *** tx_isp_video_s_stream: ispcore_activate_module completed ***
[   66.608460] *** tx_isp_video_s_stream: VIC state is 2, calling VIC core->init ***
[   66.608467] *** vic_core_ops_init: ENTRY - sd=8056e400, enable=1 ***
[   66.608473] *** vic_core_ops_init: vic_dev=8056e400, current state check ***
[   66.608479] *** vic_core_ops_init: current_state=2, enable=1 ***
[   66.608485] *** vic_core_ops_init: Calling VIC hardware init for interrupt setup ***
[   66.608490] *** VIC HW INIT: Using PRIMARY VIC space for interrupt configuration ***
[   66.608495] *** VIC HW INIT: Configuring ACTUAL VIC interrupt registers (0x1e0-0x1f4 range) ***
[   66.608501] *** VIC HW INIT: Basic interrupt clearing complete - full interrupt config happens later ***
[   66.608507] *** VIC HW INIT: Interrupt handler registration SKIPPED - main module handles IRQ 38 routing ***
[   66.608514] *** VIC HW INIT VERIFY: 0x00=0x00000000 (should be 0), 0x20=0x00000000 (should be 0) ***
[   66.608520] *** VIC HW INIT: SUCCESS - Basic VIC hardware initialization complete ***
[   66.608526] *** VIC HW INIT: Hardware interrupt configuration complete - ready for main module IRQ routing ***
[   66.608531] *** vic_core_ops_init: VIC hardware init SUCCESS - interrupts should now work ***
[   66.608537] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   66.608543] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   66.608549] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   66.608555] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   66.608561] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   66.608566] *** tx_vic_enable_irq: completed successfully ***
[   66.608571] *** tx_isp_video_s_stream: VIC core->init completed, VIC should now be state 3 ***
[   66.608577] *** tx_isp_video_s_stream: Core initialization complete, proceeding with subdev streaming ***
[   66.608583] *** tx_isp_video_s_stream: CRITICAL FIX - Initializing all subdevs before streaming ***
[   66.608591] *** tx_isp_video_s_stream: Activating CSI subdev (state 1 -> 2) before CSI init ***
[   66.608627] tx_isp_csi_activate_subdev: Initializing 2 clocks for CSI before enabling
[   66.608634] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   66.608641] isp_subdev_init_clks: Using platform data clock arrays: c06b7418
[   66.608649] isp_subdev_init_clks: Using platform data clock configs
[   66.608656] Platform data clock[0]: name=cgu_isp, rate=100000000
[   66.608667] Clock cgu_isp: set rate 100000000 Hz, result=0
[   66.608675] Clock cgu_isp enabled successfully
[   66.608681] Platform data clock[1]: name=isp, rate=65535
[   66.608689] Clock isp enabled successfully
[   66.638905] CPM clock gates configured
[   66.638919] isp_subdev_init_clks: Successfully initialized 2 clocks
[   66.638928] *** tx_isp_video_s_stream: CSI subdev activation done, state=2 ***
[   66.638933] *** tx_isp_video_s_stream: Initializing CSI subdev ***
[   66.638942] csi_core_ops_init: sd=8056e000, csi_dev=8056e000, enable=1
[   66.638948] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   66.638958] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   66.638965] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   66.638971] *** csi_core_ops_init: interface_type=1 (1=MIPI, 2=DVP) ***
[   66.638977] *** csi_core_ops_init: Set csi_dev->interface_type = 1 ***
[   66.698663] *** CRITICAL: Triggering CSI hardware state machine for CSI Lane Config ***
[   66.698680] *** CRITICAL: CSI registers 0x160/0x1e0/0x260 configured with value 0xb ***
[   66.718662] *** CRITICAL: CSI hardware state machine trigger sequence completed ***
[   66.718675] *** CSI Lane Config writes should now be generated automatically by hardware ***
[   66.718682] *** tx_isp_video_s_stream: CSI init SUCCESS ***
[   66.718688] *** tx_isp_video_s_stream: Initializing VIC subdev ***
[   66.718696] *** vic_core_ops_init: ENTRY - sd=8056e400, enable=1 ***
[   66.718703] *** vic_core_ops_init: vic_dev=8056e400, current state check ***
[   66.718709] *** vic_core_ops_init: current_state=3, enable=1 ***
[   66.718715] *** tx_isp_video_s_stream: VIC init SUCCESS ***
[   66.718721] *** tx_isp_video_s_stream: Initializing Sensor subdev ***
[   66.718729] *** SENSOR_INIT: gc2053 enable=1 ***
[   66.718736] *** SENSOR_INIT: gc2053 already initialized, skipping to prevent CSI PHY reconfiguration ***
[   66.718742] *** SENSOR_INIT: This prevents register reset that disables ISP/VIC interrupts ***
[   66.718748] *** tx_isp_video_s_stream: Sensor init SUCCESS ***
[   66.718753] *** tx_isp_video_s_stream: All subdev initialization complete - proceeding with s_stream ***
[   66.718761] *** tx_isp_video_s_stream: Calling subdev[0]->ops->video->s_stream(1) ***
[   66.718767] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   66.718773] csi_video_s_stream: sd=8056e000, enable=1
[   66.718779] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   66.718785] *** tx_isp_video_s_stream: subdev[0] s_stream SUCCESS ***
[   66.718792] *** tx_isp_video_s_stream: Calling subdev[1]->ops->video->s_stream(1) ***
[   66.718799] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8056e400, enable=1 ***
[   66.718805] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=3 ***
[   66.718811] *** vic_core_s_stream: STREAM ON ***
[   66.718816] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   66.718822] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   66.718829] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   66.718837] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   66.718843] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   66.718850] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   66.718856] *** STREAMING: Configuring CPM registers for VIC access ***
[   66.748657] STREAMING: CPM clocks configured for VIC access
[   66.748672] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   66.748678] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   66.748685] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   66.748691] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   66.748697] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   66.748703] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   66.748711] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   66.748718] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   66.748725] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   66.748740] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   66.748746] *** VIC unlock: Commands written, checking VIC status register ***
[   66.748753] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   66.748758] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   66.748764] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   66.748770] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   66.748775] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   66.748781] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   66.748856] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   66.748864] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   66.748871] *** VIC REGISTER CONFIG: Writing VIC configuration registers (vic_start_ok=0) ***
[   66.748878] *** VIC REGISTER CONFIG: VIC configuration registers written (0xc=2, 0x10=0x07800438, 0x14=3840) ***
[   66.748886] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   66.748891] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   66.748899] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   66.748905] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   66.748911] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   66.748917] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   66.748923] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   66.748929] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000000) ***
[   66.748935] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   66.748941] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   66.748947] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   66.748953] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   66.748959] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   66.748965] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   66.748971] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   66.748977] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   66.748983] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   66.748990] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000000 ***
[   66.748995] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   66.749005] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000000 ***
[   66.749011] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   66.749017] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   66.749025] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   66.749031] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   66.749037] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   66.749042] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   66.749048] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   66.749055] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   66.749061] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   66.749069] ispvic_frame_channel_qbuf: arg1=8056e400, arg2=  (null)
[   66.749075] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   66.749081] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   66.749087] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   66.749093] ispvic_frame_channel_s_stream: arg1=8056e400, arg2=1
[   66.749099] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8056e400
[   66.749106] ispvic_frame_channel_s_stream[2441]: streamon
[   66.749112] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   66.749118] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   66.749124] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   66.749129] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   66.749135] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   66.749142] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   66.749148] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   66.749155] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   66.749161] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   66.749167] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   66.749172] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   66.749178] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   66.749185] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   66.749192] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   66.749199] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   66.749207] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   66.749215] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   66.749223] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   66.749229] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   66.749234] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   66.749240] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   66.749247] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   66.749253] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   66.749259] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   66.749264] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   66.749271] ispvic_frame_channel_qbuf: arg1=8056e400, arg2=  (null)
[   66.749276] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   66.749289] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   66.749297] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000000 (PRIMARY 0x14=stride) ***
[   66.749361] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   66.749373] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   66.749379] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   66.749388] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   66.749394] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   66.749400] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   66.749406] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   66.749413] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   66.750421] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   66.750427] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   66.750432] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   66.750540] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   66.750648] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   66.750655] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   66.750661] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   66.750666] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   66.750672] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   66.750678] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   66.750685] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   66.750691] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   66.750697] *** tx_vic_enable_irq: completed successfully ***
[   67.159515] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   67.159529] *** vic_core_s_stream: VIC state transition 3 → 4 (STREAMING) ***
[   67.159535] *** VIC STATE 4: Initializing clocks for streaming ***
[   67.159542] *** Initializing CSI clocks (2 clocks) ***
[   67.159549] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   67.159556] isp_subdev_init_clks: Using platform data clock arrays: c06b7418
[   67.159564] isp_subdev_init_clks: Using platform data clock configs
[   67.159572] Platform data clock[0]: name=cgu_isp, rate=100000000
[   67.159582] Clock cgu_isp: set rate 100000000 Hz, result=0
[   67.159588] Clock cgu_isp enabled successfully
[   67.159595] Platform data clock[1]: name=isp, rate=65535
[   67.159602] Clock isp enabled successfully
[   67.188640] CPM clock gates configured
[   67.188654] isp_subdev_init_clks: Successfully initialized 2 clocks
[   67.188661] *** Initializing VIC clocks (2 clocks) ***
[   67.188667] isp_subdev_init_clks: EXACT Binary Ninja MCP - Initializing 2 clocks
[   67.188674] isp_subdev_init_clks: Using platform data clock arrays: c06b7530
[   67.188682] isp_subdev_init_clks: Using platform data clock configs
[   67.188690] Platform data clock[0]: name=cgu_isp, rate=100000000
[   67.188700] Clock cgu_isp: set rate 100000000 Hz, result=0
[   67.188706] Clock cgu_isp enabled successfully
[   67.188712] Platform data clock[1]: name=isp, rate=65535
[   67.188720] Clock isp enabled successfully
[   67.218631] CPM clock gates configured
[   67.218645] isp_subdev_init_clks: Successfully initialized 2 clocks
[   67.218652] *** VIC STATE 4: Calling ispcore_slake_module to initialize ISP core ***
[   67.218658] *** ispcore_slake_module: EXACT Binary Ninja MCP implementation ***
[   67.218666] ispcore_slake_module: VIC device=8056e400, state=4ispcore_slake_module: ISP state >= 3, calling ispcore_core_ops_init
[   67.218674] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   67.218683] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   67.218690] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   67.218695] ispcore_slake_module: Using sensor attributes from connected sensor
[   67.218702] *** ispcore_core_ops_init_with_sensor: GOOD-THINGS approach - isp=81140000, sensor_attr=c06e20cc ****** ispcore_core_ops_init_with_sensor: Calling tisp_init with sensor parameters (good-things approach) ***
[   67.218710] *** This will configure MIPI CSI lanes and enable proper interrupt flow ****** ispcore_core_ops_init_with_sensor: Calling tisp_init(&sensor_params, "gc2053") ***
[   67.218720] *** tisp_init: IMPLEMENTING MISSING HARDWARE REGISTER INITIALIZATION ***
[   67.218726] *** THIS FUNCTION CONTAINS ALL THE system_reg_write CALLS FROM REFERENCE ***
[   67.218732] *** tisp_init: Invalid sensor dimensions 1x0, using defaults 1920x1080 ***
[   67.218739] *** tisp_init: FIXED - Extracted dimensions from sensor_attr: 1920x1080 ***
[   67.218745] tisp_init: Initializing ISP hardware for sensor (1920x1080)
[   67.218751] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   67.218756] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   67.218762] tisp_event_init: Initializing ISP event system
[   67.218769] tisp_event_init: SAFE event system initialized with 20 nodes
[   67.218776] tisp_event_set_cb: Setting callback for event 4
[   67.218782] tisp_event_set_cb: Event 4 callback set to c0685750
[   67.218788] tisp_event_set_cb: Setting callback for event 5
[   67.218794] tisp_event_set_cb: Event 5 callback set to c0685c18
[   67.218800] tisp_event_set_cb: Setting callback for event 7
[   67.218806] tisp_event_set_cb: Event 7 callback set to c06857e4
[   67.218812] tisp_event_set_cb: Setting callback for event 9
[   67.218818] tisp_event_set_cb: Event 9 callback set to c068586c
[   67.218824] tisp_event_set_cb: Setting callback for event 8
[   67.218830] tisp_event_set_cb: Event 8 callback set to c0685930
[   67.218837] *** system_irq_func_set: Registered handler c067e6f4 at index 13 ***
[   67.236818] *** WRITING ISP CORE CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   67.236834] *** SYSTEM_REG_WRITE: reg[0xb004] = 0xf001f001 (Binary Ninja EXACT) ***
[   67.236842] *** SYSTEM_REG_WRITE: reg[0xb008] = 0x40404040 (Binary Ninja EXACT) ***
[   67.236848] *** SYSTEM_REG_WRITE: reg[0xb00c] = 0x40404040 (Binary Ninja EXACT) ***
[   67.236856] *** SYSTEM_REG_WRITE: reg[0xb010] = 0x40404040 (Binary Ninja EXACT) ***
[   67.236862] *** SYSTEM_REG_WRITE: reg[0xb014] = 0x404040 (Binary Ninja EXACT) ***
[   67.236870] system_reg_write: BLOCKED core-control reg[0xb018]=0x40404040 during streaming (preserve interrupts)
[   67.236877] system_reg_write: BLOCKED core-control reg[0xb01c]=0x40404040 during streaming (preserve interrupts)
[   67.236884] system_reg_write: BLOCKED core-control reg[0xb020]=0x40404040 during streaming (preserve interrupts)
[   67.236892] system_reg_write: BLOCKED core-control reg[0xb024]=0x404040 during streaming (preserve interrupts)
[   67.236899] *** SYSTEM_REG_WRITE: reg[0xb028] = 0x1000080 (Binary Ninja EXACT) ***
[   67.236906] *** SYSTEM_REG_WRITE: reg[0xb02c] = 0x1000080 (Binary Ninja EXACT) ***
[   67.236912] *** SYSTEM_REG_WRITE: reg[0xb030] = 0x100 (Binary Ninja EXACT) ***
[   67.236920] *** SYSTEM_REG_WRITE: reg[0xb034] = 0xffff0100 (Binary Ninja EXACT) ***
[   67.236926] *** SYSTEM_REG_WRITE: reg[0xb038] = 0x1ff00 (Binary Ninja EXACT) ***
[   67.236933] *** SYSTEM_REG_WRITE: reg[0xb04c] = 0x103 (Binary Ninja EXACT) ***
[   67.236940] *** SYSTEM_REG_WRITE: reg[0xb050] = 0x3 (Binary Ninja EXACT) ***
[   67.236945] *** WRITING CRITICAL VARYING REGISTERS - USING EXACT REFERENCE VALUES ***
[   67.236952] *** SYSTEM_REG_WRITE: reg[0xb07c] = 0x341b (Binary Ninja EXACT) ***
[   67.236959] *** SYSTEM_REG_WRITE: reg[0xb080] = 0x46b0 (Binary Ninja EXACT) ***
[   67.236966] *** SYSTEM_REG_WRITE: reg[0xb084] = 0x1813 (Binary Ninja EXACT) ***
[   67.236972] *** SYSTEM_REG_WRITE: reg[0xb08c] = 0x10a (Binary Ninja EXACT) ***
[   67.236978] *** ISP CORE CONTROL REGISTERS WRITTEN - NOW MATCHES REFERENCE DRIVER ***
[   67.236983] *** WRITING ISP CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   67.236990] system_reg_write: BLOCKED reg[0x9804]=0x3f00 during streaming to protect interrupts
[   67.236997] *** SYSTEM_REG_WRITE: reg[0x9864] = 0x7800438 (Binary Ninja EXACT) ***
[   67.237004] *** SYSTEM_REG_WRITE: reg[0x987c] = 0xc0000000 (Binary Ninja EXACT) ***
[   67.237010] *** SYSTEM_REG_WRITE: reg[0x9880] = 0x1 (Binary Ninja EXACT) ***
[   67.237017] *** SYSTEM_REG_WRITE: reg[0x9884] = 0x1 (Binary Ninja EXACT) ***
[   67.237024] *** SYSTEM_REG_WRITE: reg[0x9890] = 0x1010001 (Binary Ninja EXACT) ***
[   67.237031] *** SYSTEM_REG_WRITE: reg[0x989c] = 0x1010001 (Binary Ninja EXACT) ***
[   67.237038] *** SYSTEM_REG_WRITE: reg[0x98a8] = 0x1010001 (Binary Ninja EXACT) ***
[   67.237043] *** WRITING VIC CONTROL REGISTERS - FROM BINARY NINJA tisp_init ***
[   67.237050] *** SYSTEM_REG_WRITE: reg[0x9a00] = 0x50002d0 (Binary Ninja EXACT) ***
[   67.237057] *** SYSTEM_REG_WRITE: reg[0x9a04] = 0x3000300 (Binary Ninja EXACT) ***
[   67.237064] *** SYSTEM_REG_WRITE: reg[0x9a2c] = 0x50002d0 (Binary Ninja EXACT) ***
[   67.237070] *** SYSTEM_REG_WRITE: reg[0x9a34] = 0x1 (Binary Ninja EXACT) ***
[   67.237077] *** SYSTEM_REG_WRITE: reg[0x9a70] = 0x1 (Binary Ninja EXACT) ***
[   67.237084] *** SYSTEM_REG_WRITE: reg[0x9a7c] = 0x1 (Binary Ninja EXACT) ***
[   67.237090] *** SYSTEM_REG_WRITE: reg[0x9a80] = 0x500 (Binary Ninja EXACT) ***
[   67.237097] *** SYSTEM_REG_WRITE: reg[0x9a88] = 0x1 (Binary Ninja EXACT) ***
[   67.237104] *** SYSTEM_REG_WRITE: reg[0x9a94] = 0x1 (Binary Ninja EXACT) ***
[   67.237110] *** SYSTEM_REG_WRITE: reg[0x9a98] = 0x500 (Binary Ninja EXACT) ***
[   67.237116] *** TUNING SYSTEM: VIC control registers 0x9ac0/0x9ac8 REMOVED - not in Binary Ninja reference ***
[   67.237124] tisp_init: CRITICAL FIX - Using ACTUAL sensor image dimensions 1920x1080 (not frame size 1920x1080)
[   67.237131] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   67.237137] *** SYSTEM_REG_WRITE: reg[0x8] = 0x0 (Binary Ninja EXACT) ***
[   67.237144] *** SYSTEM_REG_WRITE: reg[0x1c] = 0x3f08 (Binary Ninja EXACT) ***
[   67.237150] *** tisp_init: ISP control register set to enable processing pipeline ***
[   67.237156] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   67.237162] *** tisp_init: REFERENCE DRIVER format register 0x10 = 0x133 ***
[   67.237169] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   67.237174] *** tisp_init: REFERENCE DRIVER register 0x30 = 0xffffffff ***
[   67.237181] *** SYSTEM_REG_WRITE: reg[0x24] = 0x1 (Binary Ninja EXACT) ***
[   67.237187] *** SYSTEM_REG_WRITE: reg[0x28] = 0x1 (Binary Ninja EXACT) ***
[   67.237193] *** tisp_init: ISP data flow configured (input->processing->output) ***
[   67.237200] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   67.237205] *** tisp_init: STREAMING ACTIVE - Skipping ISP control register write to prevent shutdown ***
[   67.237211] *** tisp_init: VIC streaming detected - keeping ISP controls enabled ***
[   67.237218] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   67.237225] *** tisp_init: REFERENCE DRIVER final configuration - 0x804=0x1c, 0x1c=SKIPPED, 0x800=1 ***
[   67.237232] *** SYSTEM_REG_WRITE: reg[0x4] = 0x7800438 (Binary Ninja EXACT) ***
[   67.237238] *** tisp_init: ISP frame size configured - 1920x1080 (ACTUAL sensor image) ***
[   67.237245] *** SYSTEM_REG_WRITE: reg[0x8] = 0x1 (Binary Ninja EXACT) ***
[   67.237252] *** tisp_init: CRITICAL FIX - Bayer pattern configured: mbus=0x3001 -> pattern=1 (register 8) ***
[   67.237258] *** tisp_init: CONFIGURING RAW10 BAYER PROCESSING PIPELINE ***
[   67.237264] *** SYSTEM_REG_WRITE: reg[0x14] = 0x2b (Binary Ninja EXACT) ***
[   67.237271] *** SYSTEM_REG_WRITE: reg[0x18] = 0xa0a (Binary Ninja EXACT) ***
[   67.237278] *** SYSTEM_REG_WRITE: reg[0x40] = 0x1 (Binary Ninja EXACT) ***
[   67.237284] *** SYSTEM_REG_WRITE: reg[0x44] = 0x1 (Binary Ninja EXACT) ***
[   67.237290] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   67.237297] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x1000000 (Binary Ninja EXACT) ***
[   67.237304] *** SYSTEM_REG_WRITE: reg[0x5006] = 0x100 (Binary Ninja EXACT) ***
[   67.237313] *** SYSTEM_REG_WRITE: reg[0x5008] = 0x0 (Binary Ninja EXACT) ***
[   67.237320] *** SYSTEM_REG_WRITE: reg[0x500a] = 0x1000000 (Binary Ninja EXACT) ***
[   67.237327] *** SYSTEM_REG_WRITE: reg[0x500c] = 0x100 (Binary Ninja EXACT) ***
[   67.237334] *** SYSTEM_REG_WRITE: reg[0x5018] = 0x0 (Binary Ninja EXACT) ***
[   67.237340] *** SYSTEM_REG_WRITE: reg[0x501c] = 0x1 (Binary Ninja EXACT) ***
[   67.237347] *** SYSTEM_REG_WRITE: reg[0x5020] = 0x0 (Binary Ninja EXACT) ***
[   67.237352] *** CRITICAL FIX: CCM configured using EXACT Binary Ninja register addresses ***
[   67.237358] *** CCM registers 0x5004-0x5014 programmed with identity matrix ***
[   67.237364] *** This should eliminate green frames by enabling proper color processing ***
[   67.237370] *** SYSTEM_REG_WRITE: reg[0x200] = 0x4d (Binary Ninja EXACT) ***
[   67.237376] *** SYSTEM_REG_WRITE: reg[0x204] = 0x96 (Binary Ninja EXACT) ***
[   67.237383] *** SYSTEM_REG_WRITE: reg[0x208] = 0x1d (Binary Ninja EXACT) ***
[   67.237390] *** SYSTEM_REG_WRITE: reg[0x20c] = 0x70 (Binary Ninja EXACT) ***
[   67.237396] *** SYSTEM_REG_WRITE: reg[0x210] = 0x5a (Binary Ninja EXACT) ***
[   67.237403] *** SYSTEM_REG_WRITE: reg[0x214] = 0x80 (Binary Ninja EXACT) ***
[   67.237410] *** SYSTEM_REG_WRITE: reg[0x218] = 0x80 (Binary Ninja EXACT) ***
[   67.237416] *** SYSTEM_REG_WRITE: reg[0x21c] = 0x6a (Binary Ninja EXACT) ***
[   67.237423] *** SYSTEM_REG_WRITE: reg[0x220] = 0x16 (Binary Ninja EXACT) ***
[   67.237428] *** CRITICAL FIX: RGB to YUV conversion matrix configured properly ***
[   67.237434] *** tisp_init: RAW10 BAYER PROCESSING PIPELINE CONFIGURED ***
[   67.237439] *** tisp_init: Loading ISP tuning parameters from /etc/sensor/ ***
[   67.237444] *** tisp_init: Standard tuning parameters loaded successfully ***
[   67.237450] *** tisp_init: Custom tuning parameters loaded successfully ***
[   67.237456] tisp_set_csc_version: Setting CSC version 0
[   67.237463] *** SYSTEM_REG_WRITE: reg[0xc] = 0x80700008 (Binary Ninja EXACT) ***
[   67.237470] *** CRITICAL FIX: ISP bypass register set to EXACT reference value 0x80700008 - prevents hardware reset ***
[   67.237475] *** tisp_init: CONFIGURING ISP FOR NV12 OUTPUT FORMAT ***
[   67.237482] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   67.237488] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   67.237494] *** tisp_init: ISP configured for NV12 4:2:0 output format ***
[   67.237499] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   67.237506] *** SYSTEM_REG_WRITE: reg[0x5000] = 0x1 (Binary Ninja EXACT) ***
[   67.237512] *** SYSTEM_REG_WRITE: reg[0x5004] = 0x0 (Binary Ninja EXACT) ***
[   67.237518] *** tisp_init: ISP-VIC frame synchronization enabled ***
[   67.237524] *** SYSTEM_REG_WRITE: reg[0x6000] = 0x1 (Binary Ninja EXACT) ***
[   67.237530] *** SYSTEM_REG_WRITE: reg[0x6004] = 0x1 (Binary Ninja EXACT) ***
[   67.237536] *** tisp_init: ISP processing pipeline fully enabled ***
[   67.237542] *** SYSTEM_REG_WRITE: reg[0x7000] = 0x1 (Binary Ninja EXACT) ***
[   67.237549] *** SYSTEM_REG_WRITE: reg[0x7004] = 0x1 (Binary Ninja EXACT) ***
[   67.237554] *** tisp_init: ISP master processing enabled - pipeline should now work ***
[   67.237562] *** SYSTEM_REG_WRITE: reg[0x30] = 0xffffffff (Binary Ninja EXACT) ***
[   67.237568] *** SYSTEM_REG_WRITE: reg[0x10] = 0x133 (Binary Ninja EXACT) ***
[   67.237574] tisp_init: ISP memory buffers configured
[   67.237578] *** tisp_init: INITIALIZING ALL ISP PIPELINE COMPONENTS ***
[   67.237586] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   67.237594] tiziano_ae_params_refresh: Refreshing AE parameters
[   67.237605] tiziano_ae_params_refresh: AE parameters refreshed
[   67.237611] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   67.237617] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   67.237622] tiziano_ae_para_addr: Setting up AE parameter addresses
[   67.237628] tiziano_ae_para_addr: AE parameter addresses configured
[   67.237634] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   67.237641] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   67.237648] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   67.237654] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   67.237662] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   67.237668] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   67.237675] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   67.237682] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b871814 (Binary Ninja EXACT) ***
[   67.237689] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   67.237696] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   67.237702] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   67.237709] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   67.237715] tiziano_ae_set_hardware_param: Parameters written to AE0
[   67.237722] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   67.237728] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   67.237734] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   67.237741] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   67.237748] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   67.237754] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   67.237760] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   67.237767] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   67.237774] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   67.237780] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   67.237787] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   67.237794] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   67.237799] tiziano_ae_set_hardware_param: Parameters written to AE1
[   67.237805] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   67.237812] *** system_irq_func_set: Registered handler c0686928 at index 10 ***
[   67.253836] *** system_irq_func_set: Registered handler c0686a1c at index 27 ***
[   67.267118] *** system_irq_func_set: Registered handler c0686928 at index 26 ***
[   67.278844] *** system_irq_func_set: Registered handler c0686b04 at index 29 ***
[   67.296657] *** system_irq_func_set: Registered handler c0686a90 at index 28 ***
[   67.311172] *** system_irq_func_set: Registered handler c0686b78 at index 30 ***
[   67.328640] *** system_irq_func_set: Registered handler c0686bcc at index 20 ***
d[   67.346521] *** system_irq_func_set: Registered handler c0686c20 at index 18 ***
[   67.366712] *** system_irq_func_set: Registered handler c0686c74 at index 31 ***
[   67.374370] *** system_irq_func_set: Registered handler c0686cc8 at index 11 ***
[   67.388650] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   67.388672] tiziano_deflicker_expt: Generated 119 LUT entries
[   67.388678] tisp_event_set_cb: Setting callback for event 1
[   67.388686] tisp_event_set_cb: Event 1 callback set to c0686528
[   67.388692] tisp_event_set_cb: Setting callback for event 6
[   67.388698] tisp_event_set_cb: Event 6 callback set to c0685a88
[   67.388704] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   67.388709] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   67.388716] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   67.388724] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   67.388730] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   67.388736] tiziano_awb_init: AWB hardware blocks enabled
[   67.388741] tiziano_gamma_init: Initializing Gamma processing
[   67.388747] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   67.388806] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   67.388812] tiziano_gib_init: Initializing GIB processing
[   67.388817] tiziano_lsc_init: Initializing LSC processing
[   67.388822] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   67.388829] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   67.388836] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   67.388843] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   67.388848] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   67.388906] tiziano_ccm_init: Initializing Color Correction Matrix
[   67.388911] tiziano_ccm_init: Using linear CCM parameters
[   67.388916] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   67.388923] jz_isp_ccm: EV=64, CT=9984
[   67.388930] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   67.388935] cm_control: saturation=128
[   67.388940] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   67.388947] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   67.388952] tiziano_ccm_init: CCM initialized successfully
[   67.388957] tiziano_dmsc_init: Initializing DMSC processing
[   67.388962] tiziano_sharpen_init: Initializing Sharpening
[   67.388968] tiziano_sharpen_init: Using linear sharpening parameters
[   67.388974] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   67.388980] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   67.388986] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   67.389012] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   67.389019] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   67.389024] tiziano_sharpen_init: Sharpening initialized successfully
[   67.389030] tiziano_sdns_init: Initializing SDNS processing
[   67.389038] tiziano_sdns_init: Using linear SDNS parameters
[   67.389044] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   67.389050] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   67.389056] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   67.389089] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   67.389096] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   67.389101] tiziano_sdns_init: SDNS processing initialized successfully
[   67.389108] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   67.389112] tiziano_mdns_init: Using linear MDNS parameters
[   67.389123] tiziano_mdns_init: MDNS processing initialized successfully
m[   67.389128] tiziano_clm_init: Initializing CLM processing
[   67.389133] tiziano_dpc_init: Initializing DPC processing
[   67.389138] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   67.389144] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   67.389151] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   67.389157] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   67.389172] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   67.389178] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   67.389184] tiziano_hldc_init: Initializing HLDC processing
[   67.389190] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   67.389196] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   67.389203] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   67.389210] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   67.389217] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   67.389224] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   67.389230] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   67.389238] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   67.389244] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   67.389251] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   67.389258] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   67.389265] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   67.389272] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   67.389277] tiziano_adr_params_refresh: Refreshing ADR parameters
[   67.389283] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   67.389288] tiziano_adr_params_init: Initializing ADR parameter arrays
[   67.389295] tisp_adr_set_params: Writing ADR parameters to registers
[   67.389328] tisp_adr_set_params: ADR parameters written to hardware
[   67.389333] tisp_event_set_cb: Setting callback for event 18
[   67.389340] tisp_event_set_cb: Event 18 callback set to c0686c20
[   67.389345] tisp_event_set_cb: Setting callback for event 2
[   67.389352] tisp_event_set_cb: Event 2 callback set to c0685724
[   67.389357] tiziano_adr_init: ADR processing initialized successfully
[   67.389363] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   67.389368] tiziano_bcsh_init: Initializing BCSH processing
[   67.389374] tiziano_ydns_init: Initializing YDNS processing
[   67.389378] tiziano_rdns_init: Initializing RDNS processing
[   67.389384] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   67.389397] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x490000 (Binary Ninja EXACT) ***
[   67.389404] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x491000 (Binary Ninja EXACT) ***
[   67.389411] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x492000 (Binary Ninja EXACT) ***
[   67.389418] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x493000 (Binary Ninja EXACT) ***
[   67.389425] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x494000 (Binary Ninja EXACT) ***
[   67.389432] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x494800 (Binary Ninja EXACT) ***
[   67.389438] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x495000 (Binary Ninja EXACT) ***
[   67.389446] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x495800 (Binary Ninja EXACT) ***
[   67.389452] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   67.389458] *** tisp_init: AE0 buffer allocated at 0x00490000 ***
[   67.389464] *** CRITICAL FIX: data_b2f3c initialized to 0x80490000 (prevents stack corruption) ***
[   67.389473] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5458000 (Binary Ninja EXACT) ***
[   67.389480] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5459000 (Binary Ninja EXACT) ***
[   67.389487] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x545a000 (Binary Ninja EXACT) ***
[   67.389494] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x545b000 (Binary Ninja EXACT) ***
[   67.389500] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x545c000 (Binary Ninja EXACT) ***
	[   67.389508] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x545c800 (Binary Ninja EXACT) ***
[   67.389514] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x545d000 (Binary Ninja EXACT) ***
[   67.389522] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x545d800 (Binary Ninja EXACT) ***
[   67.389528] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   67.389534] *** tisp_init: AE1 buffer allocated at 0x05458000 ***
[   67.389540] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   67.389546] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   67.389552] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   67.389558] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   67.389564] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   67.389570] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   67.389579] tiziano_ae_params_refresh: Refreshing AE parameters
[   67.389589] tiziano_ae_params_refresh: AE parameters refreshed
[   67.389595] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   67.389601] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   67.389606] tiziano_ae_para_addr: Setting up AE parameter addresses
[   67.389612] tiziano_ae_para_addr: AE parameter addresses configured
[   67.389618] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   67.389625] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   67.389632] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   67.389638] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   67.389646] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   67.389652] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   67.389659] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   67.389666] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b871814 (Binary Ninja EXACT) ***
[   67.389673] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   67.389680] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   67.389686] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   67.389693] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   67.389699] tiziano_ae_set_hardware_param: Parameters written to AE0
[   67.389705] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   67.389712] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   67.389718] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   67.389725] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   67.389732] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   67.389738] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   67.389744] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   67.389751] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   67.389758] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   67.389764] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   67.389771] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   67.389778] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   67.389783] tiziano_ae_set_hardware_param: Parameters written to AE1
[   67.389789] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   67.389796] *** system_irq_func_set: Registered handler c0686928 at index 10 ***
root@ing-wyze-cam3-a000 ~# dmesg ---- FPGA board is ready ----
  Board UID : 30AB6E51
  Board HW ID : 72000460
  Board rev.  : 5DE5A975
  Board date  : 20190326
-----------------------------

[   67.388686] tisp_event_set_cb: Event 1 callback set to c0686528
[   67.388692] tisp_event_set_cb: Setting callback for event 6
[   67.388698] tisp_event_set_cb: Event 6 callback set to c0685a88
[   67.388704] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   67.388709] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   67.388716] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   67.388724] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   67.388730] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   67.388736] tiziano_awb_init: AWB hardware blocks enabled
[   67.388741] tiziano_gamma_init: Initializing Gamma processing
[   67.388747] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   67.388806] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   67.388812] tiziano_gib_init: Initializing GIB processing
[   67.388817] tiziano_lsc_init: Initializing LSC processing
[   67.388822] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   67.388829] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   67.388836] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   67.388843] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   67.388848] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   67.388906] tiziano_ccm_init: Initializing Color Correction Matrix
[   67.388911] tiziano_ccm_init: Using linear CCM parameters
[   67.388916] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   67.388923] jz_isp_ccm: EV=64, CT=9984
[   67.388930] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   67.388935] cm_control: saturation=128
[   67.388940] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   67.388947] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   67.388952] tiziano_ccm_init: CCM initialized successfully
[   67.388957] tiziano_dmsc_init: Initializing DMSC processing
[   67.388962] tiziano_sharpen_init: Initializing Sharpening
[   67.388968] tiziano_sharpen_init: Using linear sharpening parameters
[   67.388974] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   67.388980] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   67.388986] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   67.389012] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   67.389019] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   67.389024] tiziano_sharpen_init: Sharpening initialized successfully
[   67.389030] tiziano_sdns_init: Initializing SDNS processing
[   67.389038] tiziano_sdns_init: Using linear SDNS parameters
[   67.389044] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   67.389050] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   67.389056] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   67.389089] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   67.389096] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   67.389101] tiziano_sdns_init: SDNS processing initialized successfully
[   67.389108] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   67.389112] tiziano_mdns_init: Using linear MDNS parameters
[   67.389123] tiziano_mdns_init: MDNS processing initialized successfully
[   67.389128] tiziano_clm_init: Initializing CLM processing
[   67.389133] tiziano_dpc_init: Initializing DPC processing
[   67.389138] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   67.389144] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   67.389151] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   67.389157] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   67.389172] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   67.389178] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   67.389184] tiziano_hldc_init: Initializing HLDC processing
[   67.389190] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   67.389196] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   67.389203] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   67.389210] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   67.389217] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   67.389224] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   67.389230] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   67.389238] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   67.389244] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   67.389251] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   67.389258] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   67.389265] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   67.389272] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   67.389277] tiziano_adr_params_refresh: Refreshing ADR parameters
[   67.389283] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   67.389288] tiziano_adr_params_init: Initializing ADR parameter arrays
[   67.389295] tisp_adr_set_params: Writing ADR parameters to registers
[   67.389328] tisp_adr_set_params: ADR parameters written to hardware
[   67.389333] tisp_event_set_cb: Setting callback for event 18
[   67.389340] tisp_event_set_cb: Event 18 callback set to c0686c20
[   67.389345] tisp_event_set_cb: Setting callback for event 2
[   67.389352] tisp_event_set_cb: Event 2 callback set to c0685724
[   67.389357] tiziano_adr_init: ADR processing initialized successfully
[   67.389363] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   67.389368] tiziano_bcsh_init: Initializing BCSH processing
[   67.389374] tiziano_ydns_init: Initializing YDNS processing
[   67.389378] tiziano_rdns_init: Initializing RDNS processing
[   67.389384] *** tisp_init: ALLOCATING ISP PROCESSING BUFFERS ***
[   67.389397] *** SYSTEM_REG_WRITE: reg[0xa02c] = 0x490000 (Binary Ninja EXACT) ***
[   67.389404] *** SYSTEM_REG_WRITE: reg[0xa030] = 0x491000 (Binary Ninja EXACT) ***
[   67.389411] *** SYSTEM_REG_WRITE: reg[0xa034] = 0x492000 (Binary Ninja EXACT) ***
[   67.389418] *** SYSTEM_REG_WRITE: reg[0xa038] = 0x493000 (Binary Ninja EXACT) ***
[   67.389425] *** SYSTEM_REG_WRITE: reg[0xa03c] = 0x494000 (Binary Ninja EXACT) ***
[   67.389432] *** SYSTEM_REG_WRITE: reg[0xa040] = 0x494800 (Binary Ninja EXACT) ***
[   67.389438] *** SYSTEM_REG_WRITE: reg[0xa044] = 0x495000 (Binary Ninja EXACT) ***
[   67.389446] *** SYSTEM_REG_WRITE: reg[0xa048] = 0x495800 (Binary Ninja EXACT) ***
[   67.389452] *** SYSTEM_REG_WRITE: reg[0xa04c] = 0x33 (Binary Ninja EXACT) ***
[   67.389458] *** tisp_init: AE0 buffer allocated at 0x00490000 ***
[   67.389464] *** CRITICAL FIX: data_b2f3c initialized to 0x80490000 (prevents stack corruption) ***
[   67.389473] *** SYSTEM_REG_WRITE: reg[0xa82c] = 0x5458000 (Binary Ninja EXACT) ***
[   67.389480] *** SYSTEM_REG_WRITE: reg[0xa830] = 0x5459000 (Binary Ninja EXACT) ***
[   67.389487] *** SYSTEM_REG_WRITE: reg[0xa834] = 0x545a000 (Binary Ninja EXACT) ***
[   67.389494] *** SYSTEM_REG_WRITE: reg[0xa838] = 0x545b000 (Binary Ninja EXACT) ***
[   67.389500] *** SYSTEM_REG_WRITE: reg[0xa83c] = 0x545c000 (Binary Ninja EXACT) ***
[   67.389508] *** SYSTEM_REG_WRITE: reg[0xa840] = 0x545c800 (Binary Ninja EXACT) ***
[   67.389514] *** SYSTEM_REG_WRITE: reg[0xa844] = 0x545d000 (Binary Ninja EXACT) ***
[   67.389522] *** SYSTEM_REG_WRITE: reg[0xa848] = 0x545d800 (Binary Ninja EXACT) ***
[   67.389528] *** SYSTEM_REG_WRITE: reg[0xa84c] = 0x33 (Binary Ninja EXACT) ***
[   67.389534] *** tisp_init: AE1 buffer allocated at 0x05458000 ***
[   67.389540] *** tisp_init: FINAL REGISTER SEQUENCE ***
[   67.389546] *** SYSTEM_REG_WRITE: reg[0x804] = 0x1c (Binary Ninja EXACT) ***
[   67.389552] *** tisp_init: STREAMING ACTIVE - Skipping second ISP control register write ***
[   67.389558] *** SYSTEM_REG_WRITE: reg[0x800] = 0x1 (Binary Ninja EXACT) ***
[   67.389564] *** tisp_init: INITIALIZING ISP SUB-MODULES ***
[   67.389570] tiziano_ae_init: Initializing Auto Exposure (1920x1080@25) - Binary Ninja EXACT
[   67.389579] tiziano_ae_params_refresh: Refreshing AE parameters
[   67.389589] tiziano_ae_params_refresh: AE parameters refreshed
[   67.389595] tiziano_ae_init_exp_th: Initializing AE exposure thresholds
[   67.389601] tiziano_ae_init_exp_th: AE exposure thresholds initialized
[   67.389606] tiziano_ae_para_addr: Setting up AE parameter addresses
[   67.389612] tiziano_ae_para_addr: AE parameter addresses configured
[   67.389618] tiziano_ae_set_hardware_param: ae_id=0, update_only=0
[   67.389625] *** SYSTEM_REG_WRITE: reg[0xa004] = 0xff0ff (Binary Ninja EXACT) ***
[   67.389632] *** SYSTEM_REG_WRITE: reg[0xa008] = 0x40d0b00 (Binary Ninja EXACT) ***
[   67.389638] *** SYSTEM_REG_WRITE: reg[0xa00c] = 0x80d0b00 (Binary Ninja EXACT) ***
[   67.389646] *** SYSTEM_REG_WRITE: reg[0xa010] = 0xc0d0b00 (Binary Ninja EXACT) ***
[   67.389652] *** SYSTEM_REG_WRITE: reg[0xa014] = 0xd0b00 (Binary Ninja EXACT) ***
[   67.389659] *** SYSTEM_REG_WRITE: reg[0xa018] = 0xd0b0010 (Binary Ninja EXACT) ***
[   67.389666] *** SYSTEM_REG_WRITE: reg[0xa01c] = 0x6b871814 (Binary Ninja EXACT) ***
[   67.389673] *** SYSTEM_REG_WRITE: reg[0xa020] = 0x1000c0 (Binary Ninja EXACT) ***
[   67.389680] *** SYSTEM_REG_WRITE: reg[0xa024] = 0x43800 (Binary Ninja EXACT) ***
[   67.389686] *** SYSTEM_REG_WRITE: reg[0xa000] = 0x1 (Binary Ninja EXACT) ***
[   67.389693] *** SYSTEM_REG_WRITE: reg[0xa028] = 0x100000 (Binary Ninja EXACT) ***
[   67.389699] tiziano_ae_set_hardware_param: Parameters written to AE0
[   67.389705] tiziano_ae_set_hardware_param: ae_id=1, update_only=0
[   67.389712] *** SYSTEM_REG_WRITE: reg[0xa804] = 0x0 (Binary Ninja EXACT) ***
[   67.389718] *** SYSTEM_REG_WRITE: reg[0xa808] = 0x0 (Binary Ninja EXACT) ***
[   67.389725] *** SYSTEM_REG_WRITE: reg[0xa80c] = 0x0 (Binary Ninja EXACT) ***
[   67.389732] *** SYSTEM_REG_WRITE: reg[0xa810] = 0x0 (Binary Ninja EXACT) ***
[   67.389738] *** SYSTEM_REG_WRITE: reg[0xa814] = 0x0 (Binary Ninja EXACT) ***
[   67.389744] *** SYSTEM_REG_WRITE: reg[0xa818] = 0x0 (Binary Ninja EXACT) ***
[   67.389751] *** SYSTEM_REG_WRITE: reg[0xa81c] = 0x0 (Binary Ninja EXACT) ***
[   67.389758] *** SYSTEM_REG_WRITE: reg[0xa820] = 0x0 (Binary Ninja EXACT) ***
[   67.389764] *** SYSTEM_REG_WRITE: reg[0xa824] = 0x0 (Binary Ninja EXACT) ***
[   67.389771] *** SYSTEM_REG_WRITE: reg[0xa800] = 0x1 (Binary Ninja EXACT) ***
[   67.389778] *** SYSTEM_REG_WRITE: reg[0xa828] = 0x0 (Binary Ninja EXACT) ***
[   67.389783] tiziano_ae_set_hardware_param: Parameters written to AE1
[   67.389789] *** DEBUGGING: Registering ONLY callback for bit 10 (status 0x400) ***
[   67.389796] *** system_irq_func_set: Registered handler c0686928 at index 10 ***
[   67.407616] *** system_irq_func_set: Registered handler c0686a1c at index 27 ***
[   67.432159] *** system_irq_func_set: Registered handler c0686928 at index 26 ***
[   67.448642] *** system_irq_func_set: Registered handler c0686b04 at index 29 ***
[   67.466628] *** system_irq_func_set: Registered handler c0686a90 at index 28 ***
[   67.486819] *** system_irq_func_set: Registered handler c0686b78 at index 30 ***
[   67.494486] *** system_irq_func_set: Registered handler c0686bcc at index 20 ***
[   67.508633] *** system_irq_func_set: Registered handler c0686c20 at index 18 ***
[   67.524760] *** system_irq_func_set: Registered handler c0686c74 at index 31 ***
[   67.542591] *** system_irq_func_set: Registered handler c0686cc8 at index 11 ***
[   67.558638] tiziano_deflicker_expt: flicker_t=0, param2=4096, param3=25, param4=1
[   67.558660] tiziano_deflicker_expt: Generated 119 LUT entries
[   67.558667] tisp_event_set_cb: Setting callback for event 1
[   67.558674] tisp_event_set_cb: Event 1 callback set to c0686528
[   67.558680] tisp_event_set_cb: Setting callback for event 6
[   67.558686] tisp_event_set_cb: Event 6 callback set to c0685a88
[   67.558692] *** CRITICAL FIX: Skipping NULL spinlock initialization that was causing 6+ second delays ***
[   67.558698] tiziano_ae_init: AE initialization complete - Binary Ninja EXACT implementation
[   67.558706] tiziano_awb_init: Initializing Auto White Balance (1920x1080)
[   67.558713] *** SYSTEM_REG_WRITE: reg[0xb000] = 0x1 (Binary Ninja EXACT) ***
[   67.558720] *** SYSTEM_REG_WRITE: reg[0x1800] = 0x1 (Binary Ninja EXACT) ***
[   67.558725] tiziano_awb_init: AWB hardware blocks enabled
[   67.558730] tiziano_gamma_init: Initializing Gamma processing
[   67.558736] tiziano_gamma_lut_parameter: Writing gamma LUT to registers
[   67.558796] tiziano_gamma_lut_parameter: Gamma LUT written to hardware
[   67.558801] tiziano_gib_init: Initializing GIB processing
[   67.558806] tiziano_lsc_init: Initializing LSC processing
[   67.558812] tiziano_lsc_params_refresh: Refreshing LSC parameters
[   67.558818] tiziano_lsc_params_refresh: Updated LSC strength=0x800, CT=9984
[   67.558825] *** SYSTEM_REG_WRITE: reg[0x3800] = 0x11 (Binary Ninja EXACT) ***
[   67.558832] *** SYSTEM_REG_WRITE: reg[0x3804] = 0x108002 (Binary Ninja EXACT) ***
[   67.558838] tisp_lsc_write_lut_datas: Writing LSC LUT data
[   67.558895] tiziano_ccm_init: Initializing Color Correction Matrix
[   67.558900] tiziano_ccm_init: Using linear CCM parameters
[   67.558906] tiziano_ccm_params_refresh: Refreshing CCM parameters
[   67.558912] jz_isp_ccm: EV=64, CT=9984
[   67.558920] tiziano_ct_ccm_interpolation: CT=9984, threshold=100
[   67.558925] cm_control: saturation=128
[   67.558930] tiziano_ccm_lut_parameter: Writing CCM matrix to registers
[   67.558937] tiziano_ccm_lut_parameter: CCM matrix written to hardware
[   67.558942] tiziano_ccm_init: CCM initialized successfully
[   67.558947] tiziano_dmsc_init: Initializing DMSC processing
[   67.558952] tiziano_sharpen_init: Initializing Sharpening
[   67.558958] tiziano_sharpen_init: Using linear sharpening parameters
[   67.558964] tiziano_sharpen_params_refresh: Refreshing sharpening parameters (simple version)
[   67.558970] tisp_sharpen_par_refresh: EV=0, threshold=0, enable=1
[   67.558976] tisp_sharpen_all_reg_refresh: Writing sharpening parameters to registers
[   67.559002] tisp_sharpen_all_reg_refresh: Sharpening registers written to hardware
[   67.559009] *** SYSTEM_REG_WRITE: reg[0xb400] = 0x1 (Binary Ninja EXACT) ***
[   67.559015] tiziano_sharpen_init: Sharpening initialized successfully
[   67.559020] tiziano_sdns_init: Initializing SDNS processing
[   67.559028] tiziano_sdns_init: Using linear SDNS parameters
[   67.559034] tiziano_sdns_params_refresh: Refreshing SDNS parameters (simple version)
[   67.559040] tisp_sdns_par_refresh: EV=0, threshold=0, enable=1
[   67.559046] tisp_sdns_all_reg_refresh: Writing SDNS parameters to registers
[   67.559079] tisp_sdns_all_reg_refresh: SDNS registers written to hardware
[   67.559086] *** SYSTEM_REG_WRITE: reg[0x8b4c] = 0x1 (Binary Ninja EXACT) ***
[   67.559091] tiziano_sdns_init: SDNS processing initialized successfully
[   67.559098] tiziano_mdns_init: Initializing MDNS processing (1920x1080)
[   67.559103] tiziano_mdns_init: Using linear MDNS parameters
[   67.559113] tiziano_mdns_init: MDNS processing initialized successfully
[   67.559118] tiziano_clm_init: Initializing CLM processing
[   67.559124] tiziano_dpc_init: Initializing DPC processing
[   67.559129] tiziano_dpc_params_refresh: Refreshing DPC parameters
[   67.559135] tiziano_dpc_params_refresh: DPC parameters updated based on EV
[   67.559142] tisp_dpc_par_refresh: EV=0, threshold=0, enable=1
[   67.559148] tisp_dpc_all_reg_refresh: Writing DPC parameters to registers
[   67.559162] tisp_dpc_all_reg_refresh: DPC registers written to hardware
[   67.559169] *** SYSTEM_REG_WRITE: reg[0xa200] = 0x1 (Binary Ninja EXACT) ***
[   67.559174] tiziano_hldc_init: Initializing HLDC processing
[   67.559180] *** SYSTEM_REG_WRITE: reg[0x9044] = 0x3 (Binary Ninja EXACT) ***
[   67.559187] tiziano_defog_init: Initializing Defog processing (1920x1080)
[   67.559194] tiziano_adr_init: Initializing ADR processing (1920x1080)
[   67.559200] *** SYSTEM_REG_WRITE: reg[0x4000] = 0x10e0140 (Binary Ninja EXACT) ***
[   67.559208] *** SYSTEM_REG_WRITE: reg[0x4010] = 0x10e0000 (Binary Ninja EXACT) ***
[   67.559214] *** SYSTEM_REG_WRITE: reg[0x4014] = 0x21c021c (Binary Ninja EXACT) ***
[   67.559221] *** SYSTEM_REG_WRITE: reg[0x4018] = 0x438 (Binary Ninja EXACT) ***
[   67.559228] *** SYSTEM_REG_WRITE: reg[0x401c] = 0x1400000 (Binary Ninja EXACT) ***
[   67.559235] *** SYSTEM_REG_WRITE: reg[0x4020] = 0x3c00280 (Binary Ninja EXACT) ***
[   67.559242] *** SYSTEM_REG_WRITE: reg[0x4024] = 0x50003c0 (Binary Ninja EXACT) ***
[   67.559248] *** SYSTEM_REG_WRITE: reg[0x4028] = 0x780 (Binary Ninja EXACT) ***
[   67.559256] *** SYSTEM_REG_WRITE: reg[0x4454] = 0x3f60042 (Binary Ninja EXACT) ***
[   67.559262] *** SYSTEM_REG_WRITE: reg[0x4458] = 0x7300050 (Binary Ninja EXACT) ***
[   67.559268] tiziano_adr_params_refresh: Refreshing ADR parameters
[   67.559274] tiziano_adr_params_refresh: ADR ratio updated to 0x180
[   67.559279] tiziano_adr_params_init: Initializing ADR parameter arrays
[   67.559286] tisp_adr_set_params: Writing ADR parameters to registers
[   67.559318] tisp_adr_set_params: ADR parameters written to hardware
[   67.559324] tisp_event_set_cb: Setting callback for event 18
[   67.559330] tisp_event_set_cb: Event 18 callback set to c0686c20
[   67.559336] tisp_event_set_cb: Setting callback for event 2
[   67.559342] tisp_event_set_cb: Event 2 callback set to c0685724
[   67.559348] tiziano_adr_init: ADR processing initialized successfully
[   67.559354] tiziano_af_init: Initializing Auto Focus (1920x1080)
[   67.559359] tiziano_bcsh_init: Initializing BCSH processing
[   67.559364] tiziano_ydns_init: Initializing YDNS processing
[   67.559369] tiziano_rdns_init: Initializing RDNS processing
[   67.559374] *** tisp_init: INITIALIZING ISP EVENT SYSTEM ***
[   67.559379] tisp_event_init: Initializing ISP event system
[   67.559386] tisp_event_init: SAFE event system initialized with 20 nodes
[   67.559392] tisp_event_set_cb: Setting callback for event 4
[   67.559398] tisp_event_set_cb: Event 4 callback set to c0685750
[   67.559404] tisp_event_set_cb: Setting callback for event 5
[   67.559410] tisp_event_set_cb: Event 5 callback set to c0685c18
[   67.559416] tisp_event_set_cb: Setting callback for event 7
[   67.559422] tisp_event_set_cb: Event 7 callback set to c06857e4
[   67.559428] tisp_event_set_cb: Setting callback for event 9
[   67.559434] tisp_event_set_cb: Event 9 callback set to c068586c
[   67.559440] tisp_event_set_cb: Setting callback for event 8
[   67.559446] tisp_event_set_cb: Event 8 callback set to c0685930
[   67.559452] *** tisp_init: BINARY NINJA REFERENCE - No event processing thread created ***
[   67.559458] *** tisp_init: Event system ready for on-demand processing (Binary Ninja reference) ***
[   67.559463] tisp_param_operate_init: Initializing parameter operations
[   67.559470] tisp_netlink_init: Initializing netlink communication
[   67.559476] tisp_netlink_init: Trying standard NETLINK_GENERIC protocol (16)
[   67.559507] tisp_netlink_init: NETLINK_GENERIC failed, trying custom protocol 0x17
[   67.559517] tisp_netlink_init: Netlink socket created successfully
[   67.559523] tisp_code_create_tuning_node: Creating ISP M0 tuning device node
[   67.559528] tisp_code_create_tuning_node: Device already created, skipping
[   67.559534] *** tisp_init: ISP HARDWARE PIPELINE FULLY INITIALIZED - THIS SHOULD TRIGGER REGISTER ACTIVITY ***
[   67.559540] *** tisp_init: All hardware blocks enabled, registers configured, events ready ***
[   67.559547] *** ispcore_core_ops_init_with_sensor: tisp_init SUCCESS - MIPI CSI should now be configured ***
[   67.559554] *** ispcore_core_ops_init_with_sensor: VIC already in state 4 (>= 3) ****** ispcore_core_ops_init_with_sensor: SUCCESS - Core initialized with sensor attributes ***
[   67.559562] ispcore_slake_module: Initializing channelsispcore_slake_module: Channel 0 enabled
[   67.559570] ispcore_slake_module: Channel 1 enabledispcore_slake_module: Channel 2 enabled
[   67.559578] ispcore_slake_module: Channel 3 enabledispcore_slake_module: Channel 4 enabled
[   67.559586] ispcore_slake_module: Channel 5 enabledispcore_slake_module: Calling VIC control function (0x4000001, 0)
[   67.559594] ispcore_slake_module: VIC control register written: 0x4000001ispcore_slake_module: Set VIC state to INIT (1)
[   67.559601] ispcore_slake_module: Processing subdevices*** DEBUG: isp_dev=81140000, isp_dev->subdevs=81143274 ***
[   67.559615] *** ispcore_slake_module: Calling slake_module for CSI subdev ***
[   67.559622] *** tx_isp_csi_slake_subdev: CSI slake/shutdown - current state=4 ***
[   67.559627] tx_isp_csi_slake_subdev: CSI in streaming state, stopping stream
[   67.559633] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   67.559639] csi_video_s_stream: sd=8056e000, enable=0
[   67.559646] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   67.559652] tx_isp_csi_slake_subdev: CSI in state 3, calling core_ops_init(disable)
[   67.559659] csi_core_ops_init: sd=8056e000, csi_dev=8056e000, enable=0
[   67.559666] tx_isp_csi_slake_subdev: CSI state 2->1, disabling clocks
[   67.559672] tx_isp_csi_slake_subdev: Disabled clock 1
[   67.559678] tx_isp_csi_slake_subdev: Disabled clock 0
[   67.559684] *** tx_isp_csi_slake_subdev: CSI slake complete, final state=1 ***
[   67.559689] ispcore_slake_module: CSI slake success
[   67.559694] *** ispcore_slake_module: Calling slake_module for VIC subdev ***
[   67.559700] *** tx_isp_vic_slake_subdev: ENTRY - sd=8056e400 ***
[   67.559707] *** tx_isp_vic_slake_subdev: VIC slake/shutdown - vic_dev=8056e400, current state=1 ***
[   67.559714] *** tx_isp_vic_slake_subdev: VIC slake complete, final state=1 ***
[   67.559718] ispcore_slake_module: VIC slake success
[   67.559724] *** ispcore_slake_module: All subdev slake operations completed using helper functions ***
[   67.559729] ispcore_slake_module: Managing ISP clocks
[   67.559734] ispcore_slake_module: Disabled IPU clockispcore_slake_module: Disabled ISP clock
[   67.559741] ispcore_slake_module: Complete, result=0<6>[   67.559747] *** ispcore_slake_module SUCCESS - ISP core should now be initialized ***
[   67.559753] *** vic_core_s_stream: VIC initialized, final state=1 ***
[   67.559760] *** tx_isp_video_s_stream: subdev[1] s_stream SUCCESS ***
[   67.559767] *** tx_isp_video_s_stream: Calling subdev[2]->ops->video->s_stream(1) ***
[   67.559774] *** vin_s_stream: SAFE implementation - sd=80572000, enable=1 ***
[   67.559780] vin_s_stream: VIN state = 3, enable = 1
[   67.559786] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   67.559794] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   67.559802] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   67.559808] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   67.559814] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   67.559820] *** tx_isp_video_s_stream: subdev[2] s_stream SUCCESS ***
[   67.559826] *** tx_isp_video_s_stream: Calling subdev[4]->ops->video->s_stream(1) ***
[   67.559834] gc2053: s_stream called with enable=1
[   67.559840] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   67.559846] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   67.559852] gc2053: About to write streaming registers for interface 1
[   67.559859] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   67.559868] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   67.560192] sensor_write: reg=0xfe val=0x00 SUCCESS
[   67.560199] sensor_write_array: reg[1] 0xfe=0x00 OK
[   67.560208] sensor_write: reg=0x3e val=0x91, client=854ead00, adapter=i2c0, addr=0x37
[   67.560531] sensor_write: reg=0x3e val=0x91 SUCCESS
[   67.560539] sensor_write_array: reg[2] 0x3e=0x91 OK
[   67.560546] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   67.560552] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   67.560558] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   67.560564] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   67.560570] *** tx_isp_video_s_stream: subdev[4] s_stream SUCCESS ***
[   67.560577] *** tx_isp_video_s_stream: Calling subdev[5]->ops->video->s_stream(1) ***
[   67.560583] gc2053: s_stream called with enable=1
[   67.560590] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   67.560596] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   67.560602] gc2053: About to write streaming registers for interface 1
[   67.560608] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   67.560617] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   67.560928] sensor_write: reg=0xfe val=0x00 SUCCESS
[   67.560935] sensor_write_array: reg[1] 0xfe=0x00 OK
[   67.560944] sensor_write: reg=0x3e val=0x91, client=854ead00, adapter=i2c0, addr=0x37
[   67.562782] sensor_write: reg=0x3e val=0x91 SUCCESS
[   67.562793] sensor_write_array: reg[2] 0x3e=0x91 OK
[   67.562800] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   67.562806] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   67.562812] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   67.562818] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   67.562825] *** tx_isp_video_s_stream: subdev[5] s_stream SUCCESS ***
[   67.562831] *** VIC POST-SENSOR REASSERT: re-applying routing/mask after sensor stream-on ***
[   67.603221] *** VIC POST-SENSOR REASSERT: No status bits asserted in 20ms window ***
[   67.603266] ISP IOCTL: cmd=0x800456d0 arg=0x7ffb5610
[   67.603274] TX_ISP_VIDEO_LINK_SETUP: config=0
[   67.603279] TX_ISP_VIDEO_LINK_SETUP: Link config unchanged (0)
[   67.603286] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   67.603293] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   67.603299] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   67.603306] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   67.603313] VIC activated: state 1 -> 2 (READY)
[   67.603319] *** VIC ACTIVATION: Buffer allocation DEFERRED to prevent Wyze Cam memory exhaustion ***
[   67.603325] *** VIC ACTIVATION: Buffers will be allocated on-demand during QBUF operations ***
[   67.603331] *** VIC ACTIVATION: Free buffer list initialized (empty) - allocation deferred ***
[   67.603336] *** VIC ACTIVATION: Using GOOD-THINGS deferred buffer allocation strategy ***
[   67.603343] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   67.603349] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   67.603355] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   67.603362] csi_video_s_stream: sd=8056e000, enable=1
[   67.603369] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   67.603377] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8056e400, enable=1 ***
[   67.603383] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   67.603388] *** vic_core_s_stream: STREAM ON ***
[   67.603393] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   67.603399] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   67.603405] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   67.603415] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   67.603421] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   67.603427] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   67.603433] *** STREAMING: Configuring CPM registers for VIC access ***
[   67.628998] STREAMING: CPM clocks configured for VIC access
[   67.629012] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   67.629018] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   67.629025] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   67.629031] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   67.629037] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   67.629043] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   67.629051] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   67.629058] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   67.629065] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   67.629071] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   67.629077] *** VIC unlock: Commands written, checking VIC status register ***
[   67.629083] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   67.629089] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   67.629095] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   67.629101] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   67.629106] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   67.629112] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   67.629189] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   67.629423] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   67.629433] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   67.629441] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   67.629447] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   67.629455] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   67.629461] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   67.629467] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   67.629473] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   67.629479] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   67.629485] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   67.629491] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   67.629497] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   67.629503] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   67.629509] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   67.629515] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   67.629521] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   67.629527] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   67.629533] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   67.629539] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   67.629547] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   67.629552] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   67.629562] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   67.629568] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   67.629574] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   67.629581] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   67.629587] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   67.629593] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   67.629599] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   67.629605] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   67.629611] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   67.629617] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   67.629625] ispvic_frame_channel_qbuf: arg1=8056e400, arg2=  (null)
[   67.629632] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   67.629638] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   67.629644] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   67.629650] ispvic_frame_channel_s_stream: arg1=8056e400, arg2=1
[   67.629657] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8056e400
[   67.629663] ispvic_frame_channel_s_stream[2441]: streamon
[   67.629669] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   67.629675] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   67.629681] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   67.629687] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   67.629693] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   67.629700] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   67.629705] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   67.629713] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   67.629719] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   67.629725] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   67.629730] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   67.629736] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   67.629743] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   67.629750] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   67.629758] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   67.629765] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   67.629773] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   67.629781] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   67.629787] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   67.629793] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   67.629799] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   67.629805] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   67.629825] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   67.629832] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   67.629837] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   67.629844] ispvic_frame_channel_qbuf: arg1=8056e400, arg2=  (null)
[   67.629849] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   67.629863] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   67.629871] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   67.629935] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   67.629947] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   67.629953] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   67.629962] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   67.629968] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   67.629974] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   67.629980] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   67.629987] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   67.630995] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   67.631001] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   67.631007] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   67.631115] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   67.631222] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   67.631229] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   67.631235] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   67.631241] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   67.631246] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   67.631253] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   67.631259] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   67.631265] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   67.631270] *** tx_vic_enable_irq: completed successfully ***
[   68.049315] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   68.049329] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   68.049335] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   68.049345] *** vin_s_stream: SAFE implementation - sd=80572000, enable=1 ***
[   68.049351] vin_s_stream: VIN state = 4, enable = 1
[   68.049357] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   68.049366] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   68.049373] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   68.049379] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   68.049385] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   68.049393] gc2053: s_stream called with enable=1
[   68.049399] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   68.049405] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   68.049412] gc2053: About to write streaming registers for interface 1
[   68.049418] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   68.049427] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   68.049747] sensor_write: reg=0xfe val=0x00 SUCCESS
[   68.049754] sensor_write_array: reg[1] 0xfe=0x00 OK
[   68.049763] sensor_write: reg=0x3e val=0x91, client=854ead00, adapter=i2c0, addr=0x37
[   68.050080] sensor_write: reg=0x3e val=0x91 SUCCESS
[   68.050087] sensor_write_array: reg[2] 0x3e=0x91 OK
[   68.050094] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   68.050101] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   68.050107] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   68.050113] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   68.050119] gc2053: s_stream called with enable=1
[   68.050125] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   68.050131] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   68.050137] gc2053: About to write streaming registers for interface 1
[   68.050143] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   68.050152] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   68.050463] sensor_write: reg=0xfe val=0x00 SUCCESS
[   68.050471] sensor_write_array: reg[1] 0xfe=0x00 OK
[   68.050479] sensor_write: reg=0x3e val=0x91, client=854ead00, adapter=i2c0, addr=0x37
[   68.050792] sensor_write: reg=0x3e val=0x91 SUCCESS
[   68.050799] sensor_write_array: reg[2] 0x3e=0x91 OK
[   68.050805] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   68.050812] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   68.050818] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   68.050824] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   68.221241] ISP M0 device open called from pid 2452
[   68.221275] *** REFERENCE DRIVER IMPLEMENTATION ***
[   68.221283] ISP M0 tuning buffer allocated: 811f0000 (size=0x500c, aligned)
[   68.221289] tisp_par_ioctl global variable set: 811f0000
[   68.221344] isp_core_tunning_unlocked_ioctl: Auto-initializing tuning for V4L2 control (one-time)
[   68.221351] isp_core_tunning_unlocked_ioctl: Initializing tuning data structure
[   68.221357] isp_core_tuning_init: Initializing tuning data structure
[   68.221376] isp_core_tuning_init: Tuning data structure initialized at 811f8000
[   68.221383] isp_core_tuning_init: Structure size: 4356 bytes (vs Binary Ninja 0x40d0)
[   68.221388] *** SAFE: mode_flag properly initialized using struct member access ***
[   68.221395] isp_core_tunning_unlocked_ioctl: Tuning data allocated at 811f8000
[   68.221400] *** BINARY NINJA REFERENCE: Skipping auto-initialization - no hardware reset during tuning setup ***
[   68.221406] isp_core_tunning_unlocked_ioctl: ISP tuning auto-enabled for V4L2 controls (permanent)
[   68.221413] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.221420] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   68.221425] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   68.221431] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   68.221437] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   68.221459] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   68.221466] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980900
[   68.221472] CRITICAL: Cannot access brightness field - PREVENTS BadVA CRASH
[   68.221481] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561b
[   68.221487] isp_core_tunning_unlocked_ioctl: Get control cmd=0x980902
[   68.221493] CRITICAL: Cannot access saturation field at 811f8024 - PREVENTING BadVA CRASH
[   68.221945] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   68.221959] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   68.221966] Set control: cmd=0x980901 value=128
[   68.222106] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   68.222116] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   68.222122] Set control: cmd=0x98091b value=128
[   68.222248] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   68.222257] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   68.222264] Set control: cmd=0x980902 value=128
[   68.222270] tisp_bcsh_saturation: saturation=128
[   68.222275] tiziano_bcsh_update: Updating BCSH parameters
[   68.222305]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   68.222311] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   68.222455] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   68.222465] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   68.222472] Set control: cmd=0x980900 value=128
[   68.222625] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   68.222635] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980901 value=128
[   68.222642] Set control: cmd=0x980901 value=128
[   68.222769] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   68.222779] isp_core_tunning_unlocked_ioctl: Set control cmd=0x98091b value=128
[   68.222785] Set control: cmd=0x98091b value=128
[   68.228683] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   68.228696] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980902 value=128
[   68.228703] Set control: cmd=0x980902 value=128
[   68.228710] tisp_bcsh_saturation: saturation=128
[   68.228715] tiziano_bcsh_update: Updating BCSH parameters
[   68.228723]   Brightness: 128, Contrast: 128, Saturation: 128, Hue: 0
[   68.228728] tiziano_bcsh_update: BCSH update completed (simplified implementation)
[   68.228933] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   68.228945] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980900 value=128
[   68.228951] Set control: cmd=0x980900 value=128
[   68.229099] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.229109] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   68.229116] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   68.229270] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.229279] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   68.229285] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   68.229505] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.229516] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   68.229522] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   68.229527] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   68.229533] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   68.229671] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   68.229681] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980914 value=0
[   68.229688] Set control: cmd=0x980914 value=0
[   68.229875] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   68.229887] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980915 value=0
[   68.229893] Set control: cmd=0x980915 value=0
[   68.230026] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.230035] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   68.230041] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   68.230189] ISP IOCTL: cmd=0x800456d3 arg=0x0
[   68.230200] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=0 ***
[   68.230207] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   68.230215] csi_video_s_stream: sd=8056e000, enable=0
[   68.230221] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 3 (enable=0)
[   68.230229] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8056e400, enable=0 ***
[   68.230235] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   68.230240] *** vic_core_s_stream: STREAM OFF ***
[   68.230247] *** vin_s_stream: SAFE implementation - sd=80572000, enable=0 ***
[   68.230253] vin_s_stream: VIN state = 4, enable = 0
[   68.230259] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   68.230268] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   68.230275] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   68.230281] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   68.230287] vin_s_stream: VIN state set to 3 (SAFE implementation)
[   68.230294] gc2053: s_stream called with enable=0
[   68.230301] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   68.230308] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   68.230313] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   68.230323] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   68.230647] sensor_write: reg=0xfe val=0x00 SUCCESS
[   68.230655] sensor_write_array: reg[1] 0xfe=0x00 OK
[   68.230663] sensor_write: reg=0x3e val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   68.231038] sensor_write: reg=0x3e val=0x00 SUCCESS
[   68.231046] sensor_write_array: reg[2] 0x3e=0x00 OK
[   68.231053] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   68.231059] gc2053: Sensor hardware streaming stopped
[   68.231066] gc2053: s_stream called with enable=0
[   68.231073] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   68.231079] gc2053: *** STOPPING SENSOR HARDWARE STREAMING ***
[   68.231084] gc2053: Writing MIPI stream OFF registers (0x3e=0x00)
[   68.231093] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   68.231405] sensor_write: reg=0xfe val=0x00 SUCCESS
[   68.231411] sensor_write_array: reg[1] 0xfe=0x00 OK
[   68.231420] sensor_write: reg=0x3e val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   68.231737] sensor_write: reg=0x3e val=0x00 SUCCESS
[   68.231744] sensor_write_array: reg[2] 0x3e=0x00 OK
[   68.231751] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   68.231757] gc2053: Sensor hardware streaming stopped
[   68.231766] ISP IOCTL: cmd=0x800456d1 arg=0x7ffb5610
[   68.231773] tx_isp_video_link_destroy: Destroying links for config 0
[   68.231780] tx_isp_video_link_destroy: All links destroyed, config reset to -1
[   68.231789] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   68.231795] isp_core_tunning_unlocked_ioctl: Set control cmd=0x8000164 value=1
[   68.231803] Set control: cmd=0x8000164 value=1
[   68.231810] ISP IOCTL: cmd=0x800456d0 arg=0x7ffb5610
[   68.231816] TX_ISP_VIDEO_LINK_SETUP: config=0
[   68.231822] TX_ISP_VIDEO_LINK_SETUP: Link config changed from -1 to 0
[   68.231828] TX_ISP_VIDEO_LINK_SETUP: Link config updated to 0
[   68.231835] ISP IOCTL: cmd=0x800456d2 arg=0x0
[   68.231841] *** tx_isp_video_link_stream: EXACT Binary Ninja MCP implementation - enable=1 ***
[   68.231847] *** tx_isp_video_link_stream: CRITICAL FIX - Calling activate_module on all subdevs first ***
[   68.231853] *** tx_isp_video_link_stream: Calling activate_module on subdev[1] ***
[   68.231860] *** tx_isp_video_link_stream: activate_module SUCCESS on subdev[1] ***
[   68.231866] *** tx_isp_video_link_stream: All activate_module calls complete ***
[   68.231871] *** csi_video_s_stream: EXACT Binary Ninja MCP implementation ***
[   68.231878] csi_video_s_stream: sd=8056e000, enable=1
[   68.231884] csi_video_s_stream: EXACT Binary Ninja MCP - CSI state set to 4 (enable=1)
[   68.231891] *** vic_core_s_stream: BINARY NINJA EXACT - sd=8056e400, enable=1 ***
[   68.231897] *** vic_core_s_stream: BINARY NINJA EXACT - current_state=2 ***
[   68.231903] *** vic_core_s_stream: STREAM ON ***
[   68.231908] *** vic_core_s_stream: EXACT Binary Ninja - State != 4, calling VIC start sequence ***
[   68.231913] *** vic_core_s_stream: SKIPPING tx_vic_disable_irq before VIC start to preserve first frame IRQ ***
[   68.231919] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   68.231927] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   68.231933] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   68.231939] *** tx_isp_vic_start: Using single VIC register base - EXACT Binary Ninja reference ***
[   68.231945] *** STREAMING: Configuring CPM registers for VIC access ***
[   68.258672] STREAMING: CPM clocks configured for VIC access
[   68.258687] *** tx_isp_vic_start: CRITICAL DEBUG - interface_type=1, checking if == 1 ***
[   68.258693] *** tx_isp_vic_start: MIPI interface detected - configuring VIC for MIPI ***
[   68.258700] *** tx_isp_vic_start: vic_dev->width=1920, vic_dev->height=1080 ***
[   68.258706] *** tx_isp_vic_start: sensor_mode != interface_type, writing 0xa000a to 0x1a4 ***
[   68.258712] *** tx_isp_vic_start: Writing VIC configuration registers - EXACT Binary Ninja sequence ***
[   68.258718] *** tx_isp_vic_start: Adding CRITICAL missing VIC configuration registers ***
[   68.258727] *** tx_isp_vic_start: CRITICAL VIC configuration registers written - hardware protection should be prevented ***
[   68.258733] *** tx_isp_vic_start: Frame size 0x07800438 written to register 0x4 ***
[   68.258741] *** tx_isp_vic_start: VIC unlock sequence using SECONDARY VIC space (0x10023000) ***
[   68.258747] *** tx_isp_vic_start: VIC unlock sequence - FIXED register space issue ***
[   68.258752] *** VIC unlock: Commands written, checking VIC status register ***
[   68.258759] *** VIC unlock: Completed with final status=0x0 after 0 iterations ***
[   68.258765] *** tx_isp_vic_start: VIC unlock completed using SECONDARY VIC space ***
[   68.258771] *** tx_isp_vic_start: VIC enabled using SECONDARY VIC space ***
[   68.258776] *** tx_isp_vic_start: CRITICAL FIX - Writing VIC Control register sequence ***
[   68.258781] *** tx_isp_vic_start: VIC processing enabled (0x0=0x1, 0x4=0x1) ***
[   68.258787] *** tx_isp_vic_start: Configuring VIC hardware prerequisites for interrupt registers ***
[   68.258863] read_sensor_dimensions: Successfully read 1920x1080 from /proc/jz/sensor/
[   68.258871] *** VIC DIMENSIONS: Using /proc/jz/sensor/ dimensions 1920x1080 (RELIABLE) ***
[   68.258877] *** VIC REGISTER PROTECTION: SKIPPING interrupt-disrupting registers 0xc, 0x10, 0x14 - VIC interrupts already working ***
[   68.258885] *** VIC HARDWARE PREREQUISITES: Dimensions 1920x1080, stride 3840, MIPI mode 2 ***
[   68.258891] *** VIC INTERRUPT CONFIG: VIC unlock sequence will be completed first, then interrupt config ***
[   68.258899] *** VIC INTERRUPT STATUS CHECK (BEFORE UNLOCK): STATUS=0x00000000, MASK_STATUS=0x00000000 ***
[   68.258905] *** VIC INTERRUPT CONFIG: Using WORKING BRANCH registers (NOT Binary Ninja) ***
[   68.258911] *** VIC INTERRUPT CONFIG: Configuring interrupt masks (WORKING BRANCH) ***
[   68.258917] *** VIC INTERRUPT CONFIG: Configuring ISP control interrupts (WORKING BRANCH) ***
[   68.258923] *** VIC INTERRUPT CONFIG: Applying VIC interrupt system configuration (WORKING BRANCH) ***
[   68.258929] *** VIC PRIMARY: leaving 0x14=stride as-is (readback=0x00000001) ***
[   68.258935] *** VIC INTERRUPT CONFIG: WORKING BRANCH interrupt configuration complete ***
[   68.258941] *** VIC INTERRUPT CONFIG: Mirroring WORKING BRANCH registers to control bank ***
[   68.258947] *** VIC CONTROL VERIFY: 0x0c(IMCR)=0x00000000 (expect 0xb5742249) ***
[   68.258953] *** VIC INTERRUPT CONFIG: Control bank configuration complete ***
[   68.258959] *** ISP CORE INTERRUPT CONFIG: Enabling ISP core interrupt generation (MISSING FROM CURRENT BRANCH) ***
[   68.258965] *** ISP CORE CONFIG: Writing ISP core interrupt registers at VIC start ***
[   68.258971] *** ISP CORE CONFIG: ISP core interrupt registers written (0x30=0xffffffff, 0x10=0x133) ***
[   68.258977] *** ISP CORE: Hardware interrupt generation ENABLED (0x30=0xffffffff, 0x10=0x133) ***
[   68.258983] *** VIC->ISP: Pipeline should now generate hardware interrupts when VIC completes frames! ***
[   68.258991] *** ISP CORE VERIFY: 0x30=0x8fffffff, 0x10=0x00000133 ***
[   68.258996] *** VIC INTERRUPT CONFIG: Starting verification of WORKING BRANCH interrupt registers ***
[   68.259006] *** VIC INTERRUPT CONTROL VERIFY (WORKING BRANCH REGS): 0x04=0x07800438, 0x0c=0x00000001, 0x100=0x000002d0, 0x14=0x00000001 ***
[   68.259012] *** VIC INTERRUPT: Some WORKING BRANCH interrupt register configuration failed ***
[   68.259018] *** VIC INTERRUPT: Expected: 0x04=0x07800438, 0x0c=0xb5742249, 0x100=0x2d0, 0x14=0x2b ***
[   68.259025] *** VIC INTERRUPT: imr_ok=1, imcr_ok=0, config_ok=1, control_ok=0 ***
[   68.259031] *** tx_isp_vic_start: vic_start_ok set to 1 - EXACT Binary Ninja reference ***
[   68.259037] *** tx_isp_vic_start: VIC Control register sequence complete - streaming should start ***
[   68.259043] *** tx_isp_vic_start: VIC should now generate frame done interrupts! ***
[   68.259049] *** tx_isp_vic_start: VIC interrupt will be enabled by tx_vic_enable_irq callback ***
[   68.259055] *** vic_core_s_stream: Forcing ispvic_frame_channel_qbuf to program buffer addresses before MDMA ***
[   68.259061] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   68.259069] ispvic_frame_channel_qbuf: arg1=8056e400, arg2=  (null)
[   68.259075] *** vic_core_s_stream: ispvic_frame_channel_qbuf SUCCESS ***
[   68.259081] *** vic_core_s_stream: Calling ispvic_frame_channel_s_stream(ENABLE) to start MDMA before enabling IRQ ***
[   68.259087] *** ispvic_frame_channel_s_stream: EXACT Binary Ninja implementation ***
[   68.259094] ispvic_frame_channel_s_stream: arg1=8056e400, arg2=1
[   68.259100] ispvic_frame_channel_s_stream: s0 (vic_dev) = 8056e400
[   68.259107] ispvic_frame_channel_s_stream[2441]: streamon
[   68.259113] *** ispvic_frame_channel_s_stream: Checking stream state - current=0, requested=1 ***
[   68.259119] *** ispvic_frame_channel_s_stream: Stream state different - proceeding with streaming setup ***
[   68.259125] *** VIC CONTROL (PRIMARY): WROTE 2 to [0x0] before MDMA/config ***
[   68.259131] *** CRITICAL: Calling vic_pipo_mdma_enable - required for VIC interrupts ***
[   68.259136] *** vic_pipo_mdma_enable: EXACT Binary Ninja MCP implementation ***
[   68.259143] vic_pipo_mdma_enable: Using cached sensor dimensions 1920x1080 (ATOMIC CONTEXT SAFE)
[   68.259149] vic_pipo_mdma_enable: reg 0x308 = 1 (MDMA enable)
[   68.259156] vic_pipo_mdma_enable: reg 0x304 = 0x7800438 (dimensions 1920x1080)
[   68.259163] vic_pipo_mdma_enable: reg 0x310 = 3840 (stride)
[   68.259169] vic_pipo_mdma_enable: reg 0x314 = 3840 (stride)
[   68.259174] *** CRITICAL FIX: Writing buffer addresses to VIC hardware registers ***
[   68.259180] *** CRITICAL: No VBM buffer addresses - using fallback addresses from reserved memory ***
[   68.259186] *** vbm_buffer_addresses=  (null), vbm_buffer_count=0 ***
[   68.259194] *** VIC FALLBACK BUFFER 0: Wrote reserved memory address 0x6300000 to reg 0x318 ***
[   68.259201] *** VIC FALLBACK BUFFER 1: Wrote reserved memory address 0x66f4800 to reg 0x31c ***
[   68.259209] *** VIC FALLBACK BUFFER 2: Wrote reserved memory address 0x6ae9000 to reg 0x320 ***
[   68.259217] *** VIC FALLBACK BUFFER 3: Wrote reserved memory address 0x6edd800 to reg 0x324 ***
[   68.259224] *** VIC FALLBACK BUFFER 4: Wrote reserved memory address 0x72d2000 to reg 0x328 ***
[   68.259230] *** CRITICAL: VIC fallback buffer addresses configured - hardware can now generate interrupts! ***
[   68.259236] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   68.259242] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   68.259249] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   68.259255] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   68.259261] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   68.259266] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   68.259273] ispvic_frame_channel_qbuf: arg1=8056e400, arg2=  (null)
[   68.259278] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   68.259291] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   68.259299] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   68.259363] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   68.259375] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   68.259382] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   68.259391] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   68.259397] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   68.259403] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   68.259409] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   68.259416] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   68.260424] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   68.260430] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   68.260435] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   68.260543] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   68.260651] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   68.260658] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   68.260663] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   68.260669] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   68.260675] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   68.260681] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   68.260689] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   68.260695] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   68.260700] *** tx_vic_enable_irq: completed successfully ***
root@ing-wyze-cam3-a000 ~# [INFO:WS.cpp]: Server started on port 8089
set jpeg streamMngCtx suceess
[INFO:RTSP.cpp]: stream 0 available at: rtsp://192.168.50.211/ch0
[INFO:RTSP.cpp]: stream 1 available at: rtsp://192.168.50.211/ch1
root@ing-wyze-cam3-a000 ~# dmesg 
[   68.259236] *** VIC PIPO MDMA ENABLE COMPLETE - VIC should now generate interrupts! ***
[   68.259242] *** vic_pipo_mdma_enable completed - VIC MDMA should now generate interrupts! ***
[   68.259249] *** Binary Ninja EXACT: Wrote 0x80040020 to reg 0x300 (4 buffers) ***
[   68.259255] *** vic_core_s_stream: CORE W1C [9a70/9a7c] then GATE REASSERT [9ac0/9ac8] ***
[   68.259261] *** vic_core_s_stream: Re-writing buffer addresses AFTER MDMA start ***
[   68.259266] *** ispvic_frame_channel_qbuf: EXACT Binary Ninja MCP implementation ***
[   68.259273] ispvic_frame_channel_qbuf: arg1=8056e400, arg2=  (null)
[   68.259278] *** vic_core_s_stream: Post-MDMA QBUF SUCCESS ***
[   68.259291] *** VIC VERIFY (PRIMARY): [0x0]=0x00000000 [0x4]=0x07800438 [0x300]=0x80040020 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 (UNMASK-ALL)***
[   68.259299] *** VIC VERIFY (PRIMARY EXTRA): [0x100]=0x000002d0 [0x14]=0x00000001 (PRIMARY 0x14=stride) ***
[   68.259363] *** VIC VERIFY (CONTROL): [0x0]=0x00000000 [0x4]=0x00000000 [0x100]=0x00000000 [0x14]=0x00000000 [0x300]=0x00000000 [0x30c]=0x00000000 [0x1e0]=0x00000000 [0x1e4]=0x00000000 [0x1e8]=0x00000000 [0x1ec]=0x00000000 ***
[   68.259375] *** VIC BUFS (PRIMARY): [0x318]=0x06300000 [0x31c]=0x066f4800 [0x320]=0x06ae9000 [0x324]=0x06edd800 [0x328]=0x072d2000 ***
[   68.259382] *** VIC CTRL (PRIMARY): [0x300]=0x80040020 ***
[   68.259391] *** VIC BUFS (CONTROL): [0x318]=0x00000000 [0x31c]=0x00000000 [0x320]=0x00000000 [0x324]=0x00000000 [0x328]=0x00000000 ***
[   68.259397] *** VIC CTRL (CONTROL): [0x300]=0x00000000 ***
[   68.259403] *** VIC CONTROL BANK: Re-applying enable sequence on CONTROL bank ***
[   68.259409] *** VIC CONTROL BANK: Post-enable [0x0]=0x00000000 ***
[   68.259416] *** VIC UNMASK-ALL TEST: [0x1e8]=0x00000000 [0x1ec]=0x00000000 (expect 0) ***
[   68.260424] *** VIC UNMASK-ALL TEST: No status bits asserted during pre-IRQ sample ***
[   68.260430] *** VIC MASK: Keeping UNMASK-ALL (0x1e8=0) during debug ***
[   68.260435] *** VIC CONTROL (PRIMARY): WROTE 1 to [0x0] before enabling IRQ ***
[   68.260543] *** VIC PRIMARY ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   68.260651] *** VIC CONTROL ENABLES (POST-RUN COMMIT): [0x1e0]=0x00000000 [0x1e4]=0x00000000 ***
[   68.260658] *** CORE VIC GATE REASSERT: [0x9ac0]=0x00000000 [0x9ac8]=0x00000000 ***
[   68.260663] *** vic_core_s_stream: Enabling VIC IRQ AFTER final re-assert/verify ***
[   68.260669] *** tx_vic_enable_irq: EXACT Binary Ninja implementation from working reference ***
[   68.260675] tx_vic_enable_irq: VIC interrupts enabled (irq_enabled = 1)
[   68.260681] *** tx_vic_enable_irq: CRITICAL FIX - Enabling VIC interrupt (IRQ 38) at kernel level ***
[   68.260689] *** tx_vic_enable_irq: VIC interrupt (IRQ 38) ENABLED at kernel level ***
[   68.260695] tx_vic_enable_irq: VIC interrupt flag set and kernel interrupt enabled
[   68.260700] *** tx_vic_enable_irq: completed successfully ***
[   68.684932] *** VIC POST-IRQ SAMPLE: No status bits asserted in 200ms window ***
[   68.684946] *** vic_core_s_stream: VIC state 2 - letting tx_isp_video_s_stream handle state 2 → 3 transition ***
[   68.684953] *** vic_core_s_stream: VIC initialized, final state=2 ***
[   68.684962] *** vin_s_stream: SAFE implementation - sd=80572000, enable=1 ***
[   68.684969] vin_s_stream: VIN state = 3, enable = 1
[   68.684975] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   68.684984] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   68.684991] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   68.684997] vin_s_stream: VIN processing complete - sensor will be handled by core loop
[   68.685003] vin_s_stream: VIN state set to 4 (SAFE implementation)
[   68.685011] gc2053: s_stream called with enable=1
[   68.685018] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   68.685024] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   68.685030] gc2053: About to write streaming registers for interface 1
[   68.685036] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   68.685046] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   68.685366] sensor_write: reg=0xfe val=0x00 SUCCESS
[   68.685373] sensor_write_array: reg[1] 0xfe=0x00 OK
[   68.685382] sensor_write: reg=0x3e val=0x91, client=854ead00, adapter=i2c0, addr=0x37
[   68.695998] sensor_write: reg=0x3e val=0x91 SUCCESS
[   68.696010] sensor_write_array: reg[2] 0x3e=0x91 OK
[   68.696018] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   68.696025] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   68.696031] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   68.696037] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   68.696044] gc2053: s_stream called with enable=1
[   68.696052] gc2053: module data_interface=1, sensor data_interface=1 (1=MIPI, 2=DVP)
[   68.696057] gc2053: *** STARTING SENSOR HARDWARE STREAMING ***
[   68.696064] gc2053: About to write streaming registers for interface 1
[   68.696070] gc2053: *** WRITING MIPI STREAM ON REGISTERS - INCLUDING 0x3e=0x91 ***
[   68.696080] sensor_write: reg=0xfe val=0x00, client=854ead00, adapter=i2c0, addr=0x37
[   68.696398] sensor_write: reg=0xfe val=0x00 SUCCESS
[   68.696405] sensor_write_array: reg[1] 0xfe=0x00 OK
[   68.696414] sensor_write: reg=0x3e val=0x91, client=854ead00, adapter=i2c0, addr=0x37
[   68.696731] sensor_write: reg=0x3e val=0x91 SUCCESS
[   68.696738] sensor_write_array: reg[2] 0x3e=0x91 OK
[   68.696744] sensor_write_array: Complete - wrote 2 registers, 0 errors
[   68.696751] gc2053: *** MIPI STREAM ON REGISTER WRITE COMPLETE, ret=0 ***
[   68.696757] gc2053: *** STREAMING REGISTERS WRITTEN SUCCESSFULLY ***
[   68.696763] gc2053: CRITICAL: 0x3e=0x91 should now be written - sensor outputting MIPI data
[   68.697003] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc008561c
[   68.697014] isp_core_tunning_unlocked_ioctl: Set control cmd=0x980918 value=2
[   68.697022] Set control: cmd=0x980918 value=2
[   68.697170] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.697180] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   68.697186] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   68.697323] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.697333] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   68.697338] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   68.697466] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.697475] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   68.697480] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   68.697599] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.697608] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   68.697614] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   68.697766] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.697775] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   68.697781] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   68.697907] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.697916] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   68.697922] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   68.698052] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.698062] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   68.698067] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   68.698196] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.698205] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   68.698211] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   68.698427] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.698436] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   68.698442] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   68.698581] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   68.698627] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: DISABLE
[   68.698636] *** BINARY NINJA REFERENCE: Tuning disable - no hardware reset performed ***
[   68.989703] *** FRAME CHANNEL OPEN: minor=54 ***
[   68.989715] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 54 ***
[   68.989721] *** FRAME CHANNEL OPEN: Assigned to channel 0 ***
[   68.989728] *** FRAME CHANNEL 0: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   68.989733] *** SAFE: Frame channel device stored in file->private_data ***
[   68.989739] *** FRAME CHANNEL 0 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   68.989748] Channel 0: Format 1920x1080, pixfmt=0x32315659, minor=54
[   68.989767] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   68.989774] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   68.989782] Channel 0: Set format 1920x1080 pixfmt=0x3231564e
[   68.990379] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   68.990389] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   68.990396] *** Channel 0: REQBUFS - MEMORY-AWARE implementation ***
[   68.990403] Channel 0: Request 4 buffers, type=1 memory=2
[   68.990409] Channel 0: USERPTR mode - client will provide buffers
[   68.990415] Channel 0: USERPTR mode - 4 user buffers expected
[   68.990425] *** Channel 0: REQBUFS allocated VBM buffer array for 4 buffers at 85fd9300 ***
[   68.990433] *** Channel 0: VIC active_buffer_count set to 4 ***
[   68.990438] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   68.990445] *** Channel 0: MEMORY-AWARE REQBUFS SUCCESS - 4 buffers ***
[   68.990469] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   68.990476] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   68.990482] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   68.990488] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   68.990495] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   68.990503] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   68.990510] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   68.990517] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   68.990523] *** Channel 0: QBUF - Queue buffer index=0 ***
[   68.990529] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   68.990537] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   68.990544] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   68.990551] *** Channel 0: QBUF EVENT - No VIC callback ***
[   68.990557] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   68.990565] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   68.990573] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=1 ***
[   68.990581] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9300, vbm_buffer_count=1 ***
[   68.990587] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   68.990594] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   68.990601] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   68.990612] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   68.990619] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   68.990625] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   68.990631] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   68.990638] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   68.990645] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   68.990652] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   68.990659] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   68.990665] *** Channel 0: QBUF - Queue buffer index=1 ***
[   68.990671] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   68.990678] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   68.990685] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   68.990691] *** Channel 0: QBUF EVENT - No VIC callback ***
[   68.990697] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   68.990705] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   68.990713] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=2 ***
[   68.990720] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9300, vbm_buffer_count=2 ***
[   68.990727] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   68.990733] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   68.990740] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   68.990748] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   68.990755] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   68.990761] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   68.990767] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   68.990774] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   68.990781] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   68.990788] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   68.990795] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   68.990801] *** Channel 0: QBUF - Queue buffer index=2 ***
[   68.990807] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   68.990814] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   68.990821] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   68.990826] *** Channel 0: QBUF EVENT - No VIC callback ***
[   68.990833] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   68.990841] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   68.990849] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=3 ***
[   68.990856] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9300, vbm_buffer_count=3 ***
[   68.990863] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   68.990869] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   68.990875] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   68.990884] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   68.990891] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   68.990897] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   68.990903] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   68.990910] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   68.990917] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   68.990924] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   68.990931] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   68.990937] *** Channel 0: QBUF - Queue buffer index=3 ***
[   68.990943] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   68.990950] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   68.990956] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   68.990962] *** Channel 0: QBUF EVENT - No VIC callback ***
[   68.990969] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   68.990977] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   68.990985] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   68.990992] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9300, vbm_buffer_count=4 ***
[   68.990999] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   68.991005] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   68.991011] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   68.991100] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   68.991110] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   68.991117] *** Channel 0: VIDIOC_STREAMON - Binary Ninja implementation ***
[   68.991123] Channel 0: STREAMON - Enqueuing buffers in driver
[   68.991130] *** Channel 0: STREAMON - Core device is stateless, only managing streaming flag ***
[   68.992928] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   68.992941] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   68.992948] *** Channel 0: Frame completion wait ***
[   68.992954] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   68.992960] *** Channel 0: Frame wait returned 10 ***
[   68.992966] *** Channel 0: Frame was ready, consuming it ***
[   68.993070] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   68.993078] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   68.993085] *** Channel 0: DQBUF - dequeue buffer request ***
[   68.993091] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   68.993101] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   68.993108] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   68.993115] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   68.993323] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   68.993335] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   68.993341] *** Channel 0: Frame completion wait ***
[   68.993347] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.050426] *** FRAME CHANNEL OPEN: minor=53 ***
[   69.050438] *** FRAME CHANNEL OPEN: Device not in array, creating new entry for minor 53 ***
[   69.050444] *** FRAME CHANNEL OPEN: Assigned to channel 1 ***
[   69.050451] *** FRAME CHANNEL 1: State set to 3 (ready for streaming) - Binary Ninja EXACT ***
[   69.050456] *** SAFE: Frame channel device stored in file->private_data ***
[   69.050462] *** FRAME CHANNEL 1 OPENED SUCCESSFULLY - NOW READY FOR IOCTLS ***
[   69.050470] Channel 1: Format 640x360, pixfmt=0x32315659, minor=53
[   69.050488] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc07056c3 ***
[   69.050495] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc07056c3 ***
[   69.050504] Channel 1: Set format 640x360 pixfmt=0x3231564e
[   69.051341] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0145608 ***
[   69.051352] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0145608 ***
[   69.051359] *** Channel 1: REQBUFS - MEMORY-AWARE implementation ***
[   69.051366] Channel 1: Request 2 buffers, type=1 memory=2
[   69.051372] Channel 1: USERPTR mode - client will provide buffers
[   69.051378] Channel 1: USERPTR mode - 2 user buffers expected
[   69.051388] *** Channel 1: REQBUFS allocated VBM buffer array for 2 buffers at 85fd9980 ***
[   69.051395] *** Channel 1: VIC active_buffer_count set to 2 ***
[   69.051400] *** REQBUFS: VIC DMA will be configured during streaming via vic_pipo_mdma_enable ***
[   69.051407] *** Channel 1: MEMORY-AWARE REQBUFS SUCCESS - 2 buffers ***
[   69.051421] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   69.051428] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   69.051435] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   69.051441] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   69.051448] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   69.051455] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   69.051463] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   69.051469] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   69.051476] *** Channel 1: QBUF - Queue buffer index=0 ***
[   69.051482] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   69.051489] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   69.051497] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   69.051505] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   69.051513] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=1 ***
[   69.051520] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9980, vbm_buffer_count=1 ***
[   69.051527] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   69.051534] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   69.051541] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   69.051551] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   69.051558] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   69.051564] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   69.051570] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   69.051577] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   69.051585] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   69.051591] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   69.051599] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   69.051605] *** Channel 1: QBUF - Queue buffer index=1 ***
[   69.051611] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   69.051617] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   69.051624] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   69.051632] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   69.051640] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   69.051647] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9980, vbm_buffer_count=2 ***
[   69.051654] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   69.051661] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   69.051667] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   69.051758] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x80045612 ***
[   69.051769] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x80045612 ***
[   69.051775] *** Channel 1: VIDIOC_STREAMON - Binary Ninja implementation ***
[   69.051782] Channel 1: STREAMON - Enqueuing buffers in driver
[   69.051788] *** Channel 1: STREAMON - Core device is stateless, only managing streaming flag ***
[   69.059321] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.059334] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.059341] *** Channel 1: Frame completion wait ***
[   69.059347] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.059353] *** Channel 1: Frame wait returned 10 ***
[   69.059359] *** Channel 1: Frame was ready, consuming it ***
[   69.059416] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   69.059424] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   69.059431] *** Channel 1: DQBUF - dequeue buffer request ***
[   69.059437] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.059447] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   69.059454] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   69.059460] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   69.059476] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.059483] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.059489] *** Channel 1: Frame completion wait ***
[   69.059495] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.089324] *** Channel 0: Frame wait returned 0 ***
[   69.089335] *** Channel 0: Frame wait timeout/error, generating frame ***
[   69.089355] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.089362] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.089369] *** Channel 0: Frame completion wait ***
[   69.089374] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.089381] *** Channel 0: Frame wait returned 10 ***
[   69.089386] *** Channel 0: Frame was ready, consuming it ***
[   69.089394] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.089401] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.089406] *** Channel 0: Frame completion wait ***
[   69.089412] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.158647] *** Channel 1: Frame wait returned 0 ***
[   69.158659] *** Channel 1: Frame wait timeout/error, generating frame ***
[   69.158681] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.158689] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.158696] *** Channel 1: Frame completion wait ***
[   69.158701] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.158707] *** Channel 1: Frame wait returned 10 ***
[   69.158713] *** Channel 1: Frame was ready, consuming it ***
[   69.158721] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.158728] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.158733] *** Channel 1: Frame completion wait ***
[   69.158739] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.188724] *** Channel 0: DQBUF wait returned 0 ***
[   69.188735] *** Channel 0: DQBUF timeout, generating frame ***
[   69.188744] *** Channel 0: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   69.188783] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   69.188891] *** Channel 0: Frame wait returned 0 ***
[   69.188899] *** Channel 0: Frame wait timeout/error, generating frame ***
[   69.188916] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.188923] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.188929] *** Channel 0: Frame completion wait ***
[   69.188935] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.188941] *** Channel 0: Frame wait returned 10 ***
[   69.188947] *** Channel 0: Frame was ready, consuming it ***
[   69.188955] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.188961] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.188967] *** Channel 0: Frame completion wait ***
[   69.188973] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.189008] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   69.189015] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   69.189021] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   69.189026] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   69.189156] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   69.189167] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   69.189174] *** Channel 0: DQBUF - dequeue buffer request ***
[   69.189180] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.189189] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   69.189196] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   69.189203] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   69.198915] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   69.198929] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   69.198936] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   69.198942] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   69.198950] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   69.198957] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   69.198964] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   69.198971] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   69.198977] *** Channel 0: QBUF - Queue buffer index=0 ***
[   69.198983] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   69.198991] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   69.198998] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   69.199005] *** Channel 0: QBUF EVENT - No VIC callback ***
[   69.199012] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   69.199020] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   69.199028] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   69.199035] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9300, vbm_buffer_count=4 ***
[   69.199042] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   69.199049] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   69.199061] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   69.199131] *** Channel 0: DQBUF wait returned 19 ***
[   69.199141] *** Channel 0: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   69.199157] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   69.199165] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   69.199171] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   69.199176] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   69.199181] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   69.199315] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   69.199326] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   69.199333] *** Channel 0: DQBUF - dequeue buffer request ***
[   69.199339] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.199349] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   69.199355] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   69.199362] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   69.210274] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   69.210288] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   69.210294] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   69.210301] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   69.210308] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   69.210315] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   69.210322] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   69.210329] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   69.210336] *** Channel 0: QBUF - Queue buffer index=1 ***
[   69.210342] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   69.210350] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   69.210357] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   69.210363] *** Channel 0: QBUF EVENT - No VIC callback ***
[   69.210370] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   69.210378] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   69.210386] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   69.210394] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9300, vbm_buffer_count=4 ***
[   69.210401] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   69.210407] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   69.210420] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   69.210487] *** Channel 0: Frame wait returned 8 ***
[   69.210494] *** Channel 0: Frame was ready, consuming it ***
[   69.210506] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.210513] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.210519] *** Channel 0: Frame completion wait ***
[   69.210525] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.258627] *** Channel 1: DQBUF wait returned 0 ***
[   69.258639] *** Channel 1: DQBUF timeout, generating frame ***
[   69.258648] *** Channel 1: DQBUF complete - buffer[0] seq=-1 flags=0x3 ***
[   69.258760] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   69.258769] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   69.258776] *** Channel 1: DQBUF - dequeue buffer request ***
[   69.258782] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.258792] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   69.258799] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   69.258805] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   69.258823] *** Channel 1: Frame wait returned 0 ***
[   69.258831] *** Channel 1: Frame wait timeout/error, generating frame ***
[   69.258842] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.258849] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.258855] *** Channel 1: Frame completion wait ***
[   69.258861] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.258867] *** Channel 1: Frame wait returned 10 ***
[   69.258873] *** Channel 1: Frame was ready, consuming it ***
[   69.258881] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.258887] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.258893] *** Channel 1: Frame completion wait ***
[   69.258899] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.292947] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   69.292960] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   69.292967] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   69.292973] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   69.292978] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   69.294899] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   69.294913] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   69.294919] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   69.294925] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   69.294933] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   69.294940] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   69.294947] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   69.294954] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   69.294961] *** Channel 1: QBUF - Queue buffer index=0 ***
[   69.294967] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   69.294975] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   69.294981] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   69.294989] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   69.294997] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   69.295005] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9980, vbm_buffer_count=2 ***
[   69.295012] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   69.295019] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   69.295031] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   69.295096] *** Channel 1: Frame wait returned 7 ***
[   69.295103] *** Channel 1: Frame was ready, consuming it ***
[   69.295115] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.295122] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.295129] *** Channel 1: Frame completion wait ***
[   69.295134] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.308643] *** Channel 0: Frame wait returned 0 ***
[   69.308655] *** Channel 0: Frame wait timeout/error, generating frame ***
[   69.308675] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.308683] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.308689] *** Channel 0: Frame completion wait ***
[   69.308695] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.308701] *** Channel 0: Frame wait returned 10 ***
[   69.308707] *** Channel 0: Frame was ready, consuming it ***
[   69.308715] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.308721] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.308727] *** Channel 0: Frame completion wait ***
[   69.308733] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.388624] *** Channel 1: Frame wait returned 0 ***
[   69.388636] *** Channel 1: Frame wait timeout/error, generating frame ***
[   69.388657] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.388665] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.388671] *** Channel 1: Frame completion wait ***
[   69.388677] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.388683] *** Channel 1: Frame wait returned 10 ***
[   69.388689] *** Channel 1: Frame was ready, consuming it ***
[   69.388696] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.388703] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.388709] *** Channel 1: Frame completion wait ***
[   69.388714] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.398629] *** Channel 0: DQBUF wait returned 0 ***
[   69.398641] *** Channel 0: DQBUF timeout, generating frame ***
[   69.398650] *** Channel 0: DQBUF complete - buffer[2] seq=1 flags=0x3 ***
[   69.398675] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   69.398682] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   69.398688] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   69.398693] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   69.398699] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   69.398814] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   69.398823] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   69.398830] *** Channel 0: DQBUF - dequeue buffer request ***
[   69.398836] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.398846] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   69.398853] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   69.398859] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   69.408646] *** Channel 0: Frame wait returned 0 ***
[   69.408659] *** Channel 0: Frame wait timeout/error, generating frame ***
[   69.408684] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.408706] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.408712] *** Channel 0: Frame completion wait ***
[   69.408718] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.408724] *** Channel 0: Frame wait returned 10 ***
[   69.408730] *** Channel 0: Frame was ready, consuming it ***
[   69.408739] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.408745] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.408751] *** Channel 0: Frame completion wait ***
[   69.408757] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.408927] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   69.408936] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   69.408943] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   69.408949] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   69.408957] *** Channel 0: QBUF - Buffer received: index=2, type=1, memory=2 ***
[   69.408964] *** Channel 0: QBUF - Buffer m.offset=0x76d3000, m.userptr=0x76d3000 ***
[   69.408971] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   69.408978] *** Channel 0: QBUF - Validation: buffer.index=2, state->buffer_count=4 ***
[   69.408985] *** Channel 0: QBUF - Queue buffer index=2 ***
[   69.408990] *** QBUF: No buffer allocated for index 2 - VBM initialization mode ***
[   69.408998] *** Channel 0: QBUF - Using buffer struct   (null) for index 2 ***
[   69.409005] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   69.409011] *** Channel 0: QBUF EVENT - No VIC callback ***
[   69.409019] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x76d3000 ***
[   69.409027] *** Channel 0: QBUF - Buffer 2: phys_addr=0x76d3000, size=4147200 (VALIDATED) ***
[   69.409035] *** Channel 0: QBUF VBM - Stored buffer[2] = 0x76d3000, total_count=4 ***
[   69.409043] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9300, vbm_buffer_count=4 ***
[   69.409049] *** Channel 0: QBUF - VBM buffer slot[2] available ***
[   69.409072] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x76d3000 ***
[   69.409083] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   69.409170] *** Channel 0: DQBUF wait returned 19 ***
[   69.409181] *** Channel 0: DQBUF complete - buffer[3] seq=2 flags=0x3 ***
[   69.409199] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   69.409207] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   69.409213] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   69.409218] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   69.409224] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   69.409343] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   69.409355] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   69.409361] *** Channel 0: DQBUF - dequeue buffer request ***
[   69.409367] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.409377] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   69.409384] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   69.409391] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   69.419507] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   69.419520] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   69.419527] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   69.419533] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   69.419541] *** Channel 0: QBUF - Buffer received: index=3, type=1, memory=2 ***
[   69.419548] *** Channel 0: QBUF - Buffer m.offset=0x79d0000, m.userptr=0x79d0000 ***
[   69.419555] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   69.419562] *** Channel 0: QBUF - Validation: buffer.index=3, state->buffer_count=4 ***
[   69.419568] *** Channel 0: QBUF - Queue buffer index=3 ***
[   69.419574] *** QBUF: No buffer allocated for index 3 - VBM initialization mode ***
[   69.419582] *** Channel 0: QBUF - Using buffer struct   (null) for index 3 ***
[   69.419589] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   69.419595] *** Channel 0: QBUF EVENT - No VIC callback ***
[   69.419602] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x79d0000 ***
[   69.419610] *** Channel 0: QBUF - Buffer 3: phys_addr=0x79d0000, size=4147200 (VALIDATED) ***
[   69.419618] *** Channel 0: QBUF VBM - Stored buffer[3] = 0x79d0000, total_count=4 ***
[   69.419626] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9300, vbm_buffer_count=4 ***
[   69.419633] *** Channel 0: QBUF - VBM buffer slot[3] available ***
[   69.419639] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x79d0000 ***
[   69.419652] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   69.419718] *** Channel 0: Frame wait returned 9 ***
[   69.419725] *** Channel 0: Frame was ready, consuming it ***
[   69.419737] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.419744] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.419751] *** Channel 0: Frame completion wait ***
[   69.419756] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.458624] *** Channel 1: DQBUF wait returned 0 ***
[   69.458635] *** Channel 1: DQBUF timeout, generating frame ***
[   69.458645] *** Channel 1: DQBUF complete - buffer[1] seq=0 flags=0x3 ***
[   69.458751] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   69.458760] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   69.458767] *** Channel 1: DQBUF - dequeue buffer request ***
[   69.458772] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.458782] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   69.458789] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   69.458795] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   69.461141] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   69.461154] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   69.461161] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   69.461167] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   69.461174] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   69.461182] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   69.461189] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   69.461196] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   69.461202] *** Channel 1: QBUF - Queue buffer index=1 ***
[   69.461208] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   69.461216] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   69.461223] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   69.461231] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   69.461239] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   69.461247] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9980, vbm_buffer_count=2 ***
[   69.461254] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   69.461261] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   69.461273] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   69.461343] *** Channel 1: DQBUF wait returned 20 ***
[   69.461353] *** Channel 1: DQBUF complete - buffer[0] seq=1 flags=0x3 ***
[   69.461450] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   69.461460] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   69.461467] *** Channel 1: DQBUF - dequeue buffer request ***
[   69.461473] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.461482] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   69.461489] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   69.461495] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   69.463981] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   69.463995] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   69.464001] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   69.464007] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   69.464015] *** Channel 1: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   69.464037] *** Channel 1: QBUF - Buffer m.offset=0x7e07100, m.userptr=0x7e07100 ***
[   69.464045] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   69.464052] *** Channel 1: QBUF - Validation: buffer.index=0, state->buffer_count=2 ***
[   69.464059] *** Channel 1: QBUF - Queue buffer index=0 ***
[   69.464065] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   69.464073] *** Channel 1: QBUF - Using buffer struct   (null) for index 0 ***
[   69.464079] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e07100 ***
[   69.464087] *** Channel 1: QBUF - Buffer 0: phys_addr=0x7e07100, size=460800 (VALIDATED) ***
[   69.464095] *** Channel 1: QBUF VBM - Stored buffer[0] = 0x7e07100, total_count=2 ***
[   69.464103] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9980, vbm_buffer_count=2 ***
[   69.464110] *** Channel 1: QBUF - VBM buffer slot[0] available ***
[   69.464117] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e07100 ***
[   69.464127] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   69.464211] *** Channel 1: Frame wait returned 3 ***
[   69.464219] *** Channel 1: Frame was ready, consuming it ***
[   69.464232] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.464239] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.464245] *** Channel 1: Frame completion wait ***
[   69.464251] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.518623] *** Channel 0: Frame wait returned 0 ***
[   69.518634] *** Channel 0: Frame wait timeout/error, generating frame ***
[   69.518655] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.518663] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.518669] *** Channel 0: Frame completion wait ***
[   69.518675] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.518681] *** Channel 0: Frame wait returned 10 ***
[   69.518686] *** Channel 0: Frame was ready, consuming it ***
[   69.518694] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.518701] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.518707] *** Channel 0: Frame completion wait ***
[   69.518712] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.558638] *** Channel 1: Frame wait returned 0 ***
[   69.558650] *** Channel 1: Frame wait timeout/error, generating frame ***
[   69.558671] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.558678] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.558685] *** Channel 1: Frame completion wait ***
[   69.558690] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.558696] *** Channel 1: Frame wait returned 10 ***
[   69.558702] *** Channel 1: Frame was ready, consuming it ***
[   69.558709] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.558717] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.558722] *** Channel 1: Frame completion wait ***
[   69.558728] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.608627] *** Channel 0: DQBUF wait returned 0 ***
[   69.608638] *** Channel 0: DQBUF timeout, generating frame ***
[   69.608647] *** Channel 0: DQBUF complete - buffer[0] seq=3 flags=0x3 ***
[   69.608671] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   69.608679] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   69.608685] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   69.608690] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   69.608695] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   69.608811] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   69.608821] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   69.608827] *** Channel 0: DQBUF - dequeue buffer request ***
[   69.608833] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.608843] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   69.608849] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   69.608856] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   69.618644] *** Channel 0: Frame wait returned 0 ***
[   69.618656] *** Channel 0: Frame wait timeout/error, generating frame ***
[   69.618676] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.618683] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.618690] *** Channel 0: Frame completion wait ***
[   69.618696] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.618702] *** Channel 0: Frame wait returned 10 ***
[   69.618707] *** Channel 0: Frame was ready, consuming it ***
[   69.618715] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.618722] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.618728] *** Channel 0: Frame completion wait ***
[   69.618733] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.618903] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   69.618913] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   69.618919] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   69.618925] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   69.618933] *** Channel 0: QBUF - Buffer received: index=0, type=1, memory=2 ***
[   69.618940] *** Channel 0: QBUF - Buffer m.offset=0x70d9000, m.userptr=0x70d9000 ***
[   69.618947] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   69.618954] *** Channel 0: QBUF - Validation: buffer.index=0, state->buffer_count=4 ***
[   69.618960] *** Channel 0: QBUF - Queue buffer index=0 ***
[   69.618966] *** QBUF: No buffer allocated for index 0 - VBM initialization mode ***
[   69.618974] *** Channel 0: QBUF - Using buffer struct   (null) for index 0 ***
[   69.618981] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   69.618987] *** Channel 0: QBUF EVENT - No VIC callback ***
[   69.619012] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x70d9000 ***
[   69.619021] *** Channel 0: QBUF - Buffer 0: phys_addr=0x70d9000, size=4147200 (VALIDATED) ***
[   69.619029] *** Channel 0: QBUF VBM - Stored buffer[0] = 0x70d9000, total_count=4 ***
[   69.619037] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9300, vbm_buffer_count=4 ***
[   69.619044] *** Channel 0: QBUF - VBM buffer slot[0] available ***
[   69.619051] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x70d9000 ***
[   69.619061] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   69.619151] *** Channel 0: DQBUF wait returned 19 ***
[   69.619163] *** Channel 0: DQBUF complete - buffer[1] seq=4 flags=0x3 ***
[   69.619181] isp_core_tunning_unlocked_ioctl: Handling ISP core control command 0xc00c56c6
[   69.619187] isp_core_tunning_unlocked_ioctl: Tuning enable/disable: ENABLE
[   69.619194] *** DEBUG: enable=1, dev->core_dev->tuning_enabled=1 ***
[   69.619199] *** BINARY NINJA REFERENCE: Tuning enable - no hardware reset performed ***
[   69.619205] isp_core_tunning_unlocked_ioctl: ISP tuning enabled
[   69.619323] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   69.619335] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   69.619341] *** Channel 0: DQBUF - dequeue buffer request ***
[   69.619347] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.619357] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   69.619364] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   69.619371] *** Channel 0: DQBUF waiting for frame completion (timeout=200ms) ***
[   69.629421] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   69.629435] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   69.629441] *** Channel 0: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   69.629447] *** Channel 0: QBUF - Buffer copied from user successfully ***
[   69.629455] *** Channel 0: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   69.629463] *** Channel 0: QBUF - Buffer m.offset=0x73d6000, m.userptr=0x73d6000 ***
[   69.629469] *** Channel 0: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   69.629477] *** Channel 0: QBUF - Validation: buffer.index=1, state->buffer_count=4 ***
[   69.629483] *** Channel 0: QBUF - Queue buffer index=1 ***
[   69.629489] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   69.629497] *** Channel 0: QBUF - Using buffer struct   (null) for index 1 ***
[   69.629503] *** Channel 0: QBUF - Calling tx_isp_send_event_to_remote(VIC, 0x3000008, &buffer) ***
[   69.629510] *** Channel 0: QBUF EVENT - No VIC callback ***
[   69.629517] *** Channel 0: QBUF - Using REAL buffer address from userptr: 0x73d6000 ***
[   69.629525] *** Channel 0: QBUF - Buffer 1: phys_addr=0x73d6000, size=4147200 (VALIDATED) ***
[   69.629533] *** Channel 0: QBUF VBM - Stored buffer[1] = 0x73d6000, total_count=4 ***
[   69.629541] *** Channel 0: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9300, vbm_buffer_count=4 ***
[   69.629547] *** Channel 0: QBUF - VBM buffer slot[1] available ***
[   69.629554] *** Channel 0: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x73d6000 ***
[   69.629567] *** Channel 0: QBUF completed successfully (MIPS-safe) ***
[   69.629634] *** Channel 0: Frame wait returned 9 ***
[   69.629641] *** Channel 0: Frame was ready, consuming it ***
[   69.629653] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.629659] *** Frame channel 0 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.629666] *** Channel 0: Frame completion wait ***
[   69.629671] *** Channel 0: Waiting for frame (timeout=100ms) ***
[   69.658632] *** Channel 1: DQBUF wait returned 0 ***
[   69.658643] *** Channel 1: DQBUF timeout, generating frame ***
[   69.658652] *** Channel 1: DQBUF complete - buffer[1] seq=2 flags=0x3 ***
[   69.658758] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc0445611 ***
[   69.658783] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc0445611 ***
[   69.658790] *** Channel 1: DQBUF - dequeue buffer request ***
[   69.658796] *** tx_isp_get_sensor: Searching subdev array for sensors ***
[   69.658806] *** tx_isp_get_sensor: Found real sensor subdev at index 4: 8056d400 (name=gc2053) ***
[   69.658813] *** tx_isp_get_sensor: Found real sensor: 8056d400 ***
[   69.658820] *** Channel 1: DQBUF waiting for frame completion (timeout=200ms) ***
[   69.658836] *** Channel 1: Frame wait returned 0 ***
[   69.658844] *** Channel 1: Frame wait timeout/error, generating frame ***
[   69.658856] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.658863] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.658869] *** Channel 1: Frame completion wait ***
[   69.658875] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.658881] *** Channel 1: Frame wait returned 10 ***
[   69.658887] *** Channel 1: Frame was ready, consuming it ***
[   69.658894] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.658901] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.658907] *** Channel 1: Frame completion wait ***
[   69.658912] *** Channel 1: Waiting for frame (timeout=100ms) ***
[   69.661250] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0xc044560f ***
[   69.661264] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0xc044560f ***
[   69.661270] *** Channel 1: QBUF - ENTRY POINT - VBM buffer queue attempt ***
[   69.661276] *** Channel 1: QBUF - Buffer copied from user successfully ***
[   69.661284] *** Channel 1: QBUF - Buffer received: index=1, type=1, memory=2 ***
[   69.661308] *** Channel 1: QBUF - Buffer m.offset=0x7e5d500, m.userptr=0x7e5d500 ***
[   69.661315] *** Channel 1: QBUF - Validation: buffer.type=1, fcd->buffer_type=1 ***
[   69.661322] *** Channel 1: QBUF - Validation: buffer.index=1, state->buffer_count=2 ***
[   69.661329] *** Channel 1: QBUF - Queue buffer index=1 ***
[   69.661334] *** QBUF: No buffer allocated for index 1 - VBM initialization mode ***
[   69.661342] *** Channel 1: QBUF - Using buffer struct   (null) for index 1 ***
[   69.661350] *** Channel 1: QBUF - Using REAL buffer address from userptr: 0x7e5d500 ***
[   69.661358] *** Channel 1: QBUF - Buffer 1: phys_addr=0x7e5d500, size=460800 (VALIDATED) ***
[   69.661366] *** Channel 1: QBUF VBM - Stored buffer[1] = 0x7e5d500, total_count=2 ***
[   69.661374] *** Channel 1: QBUF - VBM buffer check: vbm_buffer_addresses=85fd9980, vbm_buffer_count=2 ***
[   69.661380] *** Channel 1: QBUF - VBM buffer slot[1] available ***
[   69.661387] *** Channel 1: QBUF VBM mode - VBMFillPool initialization with buffer_addr=0x7e5d500 ***
[   69.661398] *** Channel 1: QBUF completed successfully (MIPS-safe) ***
[   69.661484] *** Channel 1: Frame wait returned 10 ***
[   69.661492] *** Channel 1: Frame was ready, consuming it ***
[   69.661506] *** frame_channel_unlocked_ioctl: ENTRY - cmd=0x400456bf ***
[   69.661513] *** Frame channel 1 IOCTL: MIPS-safe processing - cmd=0x400456bf ***
[   69.661519] *** Channel 1: Frame completion wait ***
[   69.661525] *** Channel 1: Waiting for frame (timeout=100ms) ***
root@ing-wyze-cam3-a000 ~# cat /opt/trace.txt 
ISP Register Monitor v1.3 initializing
ISP Monitor: initialized region isp-w01 at phys 0x0x10023000 size 0x1000
ISP Monitor: initialized region isp-m0 at phys 0x0x13300000 size 0x100000
ISP Monitor: initialized region isp-w02 at phys 0x0x133e0000 size 0x10000
ISP Monitor: initialized region isp-csi at phys 0x0x10022000 size 0x1000
ISP isp-m0: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x54560031 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x8: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x80700008 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x28: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x2c: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x90: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x4: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xf00 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x60: 0x0 -> 0x800800 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x98: 0x0 -> 0x30000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xa8: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xac: 0x0 -> 0x58050000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x40000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x64: 0x0 -> 0x9d09d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x70: 0x0 -> 0x6002 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x74: 0x0 -> 0x7003 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xc (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xffffff (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xcc: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x400040 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0xff808000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x80007000 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x114: 0x0 -> 0x777111 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xd8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xdc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe0: 0x0 -> 0xeb8080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe4: 0x0 -> 0x108080 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xe8: 0x0 -> 0x29f06e (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xec: 0x0 -> 0x913622 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf0: 0x0 -> 0x515af0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf4: 0x0 -> 0xaaa610 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xf8: 0x0 -> 0xd21092 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9804: 0x0 -> 0x3f00 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9864: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x987c: 0x0 -> 0xc0000000 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9880: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9884: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9890: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x989c: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xfc: 0x0 -> 0x6acade (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x100: 0x0 -> 0x2d0 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x0 -> 0x2c000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x0 -> 0x7800000 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a4: 0x0 -> 0x100010 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a8: 0x0 -> 0x4440 (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x98a8: 0x0 -> 0x1010001 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a00: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a04: 0x0 -> 0x3000300 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a2c: 0x0 -> 0x50002d0 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a34: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a70: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1b0: 0x0 -> 0x10 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a7c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a80: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a88: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a94: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9a98: 0x0 -> 0x500 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x0 -> 0x200 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0x0 -> 0xf001f001 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb00c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb010: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb014: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb018: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb01c: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb020: 0x0 -> 0x40404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb024: 0x0 -> 0x404040 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb028: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb02c: 0x0 -> 0x1000080 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb030: 0x0 -> 0x100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb034: 0x0 -> 0xffff0100 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb038: 0x0 -> 0x1ff00 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb04c: 0x0 -> 0x103 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb050: 0x0 -> 0x3 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb07c: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb080: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb084: 0x0 -> 0x1fffff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb088: 0x0 -> 0x1fdeff (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb08c: 0x0 -> 0x1fff (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0xc: 0x2 -> 0x1 (delta: 180.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x7800438 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x30: 0x0 -> 0x8fffffff (delta: 0.000 ms)
ISP isp-m0: [ISP Control] write at offset 0x9804: 0x3f00 -> 0x0 (delta: 200.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac0: 0x200 -> 0x0 (delta: 200.000 ms)
ISP isp-m0: [VIC Control] write at offset 0x9ac8: 0x200 -> 0x0 (delta: 200.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x2 -> 0x0 (delta: 180.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x8c: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x10c: 0x2c000 -> 0x1f40000 (delta: 180.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x110: 0x7800000 -> 0x780002b (delta: 180.000 ms)
ISP isp-w02: [CSI PHY Config] write at offset 0x1a0: 0x0 -> 0x1 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x10: 0x0 -> 0x133 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x2b (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x18: 0x0 -> 0xa (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Control] write at offset 0x1c: 0x0 -> 0x8 (delta: 0.000 ms)
ISP isp-m0: [CSI PHY Config] write at offset 0x110: 0x80007000 -> 0x80007001 (delta: 650.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb078: 0x0 -> 0x10000000 (delta: 0.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb004: 0xf001f001 -> 0x7 (delta: 800.000 ms)
ISP isp-m0: [Core Control] write at offset 0xb008: 0x40404040 -> 0x0 (delta: 800.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x0 -> 0x30 (delta: 820.000 ms)
ISP isp-w02: [CSI PHY Control] write at offset 0x14: 0x30 -> 0x1 (delta: 120.000 ms)
root@ing-wyze-cam3-a000 ~# 
