#-----------------------------------------------------------
# PlanAhead v13.4 (64-bit)
# Build 157570 by hdbuild on Fri Dec 16 12:49:33 MST 2011
# Start of session at: Tue Apr  9 09:11:48 2019
# Process ID: 3324
# Log file: /home/wowk/Documents/TP_automates_langages/El_Compilator/Archi_mat/TD1/planAhead_run_2/planAhead.log
# Journal file: /home/wowk/Documents/TP_automates_langages/El_Compilator/Archi_mat/TD1/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Common-86] Your PlanAhead license expires in -1651 day(s)
INFO: [Device-25] Loading parts and site information from /usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/arch.xmlParsing RTL primitives file [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/PlanAhead/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source /home/wowk/Documents/TP_automates_langages/El_Compilator/Archi_mat/TD1/pa.fromNetlist.tcl
# create_project -name TD1 -dir "/home/wowk/Documents/TP_automates_langages/El_Compilator/Archi_mat/TD1/planAhead_run_2" -part xc6slx16csg324-3
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/verilog.xml].
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/vhdl.xml].
Parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/ucf.xml].
Finished parsing template File [/usr/local/insa/Xilinx.ISE/13.4/ISE_DS/ISE/data/projnav/templates/ucf.xml].
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "/home/wowk/Documents/TP_automates_langages/El_Compilator/Archi_mat/TD1/td1.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {/home/wowk/Documents/TP_automates_langages/El_Compilator/Archi_mat/TD1} }
# set_property target_constrs_file "td1.ucf" [current_fileset -constrset]
Adding file '/home/wowk/Documents/TP_automates_langages/El_Compilator/Archi_mat/TD1/td1.ucf' to fileset 'constrs_1'
# add_files [list {td1.ucf}] -fileset [get_property constrset [current_run]]
# open_netlist_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to part: xc6slx16csg324-3
WARNING: fr_FR is not supported as a language.  Using usenglish.
Release 13.4 - ngc2edif O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

Release 13.4 - ngc2edif O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design td1.ngc ...
WARNING:NetListWriters:298 - No output is written to td1.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file td1.edif ...
ngc2edif: Total memory usage is 103280 kilobytes

Parsing EDIF File [./planAhead_run_2/TD1.data/cache/td1_ngc_87abae85.edif]
ERROR: [Common-52] User Interrupt
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
