
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//MIS_17000M.champsim.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000002 cycles: 2686378 heartbeat IPC: 3.72249 cumulative IPC: 3.72249 (Simulation time: 0 hr 0 min 43 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5228127 heartbeat IPC: 3.9343 cumulative IPC: 3.82546 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 7831584 heartbeat IPC: 3.84105 cumulative IPC: 3.83064 (Simulation time: 0 hr 1 min 58 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10523822 heartbeat IPC: 3.71438 cumulative IPC: 3.8009 (Simulation time: 0 hr 2 min 39 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 10523822 (Simulation time: 0 hr 2 min 39 sec) 

Heartbeat CPU 0 instructions: 50000000 cycles: 18395978 heartbeat IPC: 1.2703 cumulative IPC: 1.2703 (Simulation time: 0 hr 4 min 8 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 31801099 heartbeat IPC: 0.745984 cumulative IPC: 0.93997 (Simulation time: 0 hr 6 min 9 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 41321657 heartbeat IPC: 1.05036 cumulative IPC: 0.974095 (Simulation time: 0 hr 7 min 41 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 52581742 heartbeat IPC: 0.888092 cumulative IPC: 0.951069 (Simulation time: 0 hr 9 min 30 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 60772959 heartbeat IPC: 1.22082 cumulative IPC: 0.995042 (Simulation time: 0 hr 10 min 58 sec) 
Heartbeat CPU 0 instructions: 100000004 cycles: 70608972 heartbeat IPC: 1.01667 cumulative IPC: 0.998583 (Simulation time: 0 hr 12 min 37 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 76160195 heartbeat IPC: 1.8014 cumulative IPC: 1.06648 (Simulation time: 0 hr 13 min 40 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 81595774 heartbeat IPC: 1.83973 cumulative IPC: 1.12562 (Simulation time: 0 hr 14 min 36 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 86164036 heartbeat IPC: 2.18902 cumulative IPC: 1.18984 (Simulation time: 0 hr 15 min 26 sec) 
Heartbeat CPU 0 instructions: 140000001 cycles: 91281624 heartbeat IPC: 1.95405 cumulative IPC: 1.23827 (Simulation time: 0 hr 16 min 21 sec) 
Finished CPU 0 instructions: 100000004 cycles: 80757803 cumulative IPC: 1.23827 (Simulation time: 0 hr 16 min 21 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.23827 instructions: 100000004 cycles: 80757803
cpu0_DTLB TOTAL     ACCESS:   25007737  HIT:   24953859  MISS:      53878
cpu0_DTLB LOAD      ACCESS:   13172269  HIT:   13154078  MISS:      18191
cpu0_DTLB RFO       ACCESS:   11835468  HIT:   11799781  MISS:      35687
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 39.1462 cycles
cpu0_DTLB MSHR FULL EVENTS: 27485 MSHR MERGE EVENTS: 150366
cpu0_ITLB TOTAL     ACCESS:    1549313  HIT:    1549313  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1549313  HIT:    1549313  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1I TOTAL     ACCESS:        446  HIT:        446  MISS:          0
cpu0_L1I LOAD      ACCESS:        446  HIT:        446  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      53878  HIT:      41725  MISS:      12153
cpu0_STLB LOAD      ACCESS:      18191  HIT:      12389  MISS:       5802
cpu0_STLB RFO       ACCESS:      35687  HIT:      29336  MISS:       6351
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 134.818 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   23760864  HIT:   21290784  MISS:    2470080
cpu0_L1D LOAD      ACCESS:    8290892  HIT:    6917489  MISS:    1373403
cpu0_L1D RFO       ACCESS:   15459690  HIT:   14364304  MISS:    1095386
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      10282  HIT:       8991  MISS:       1291
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 344.862 cycles
cpu0_L1D MSHR FULL EVENTS: 47682141 MSHR MERGE EVENTS: 6574615
cpu0_L2C TOTAL     ACCESS:    3567891  HIT:    1556988  MISS:    2010865
cpu0_L2C LOAD      ACCESS:    1373376  HIT:     395057  MISS:     978319
cpu0_L2C RFO       ACCESS:    1095300  HIT:      62824  MISS:    1032476
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1097924  HIT:    1097886  MISS:         38
cpu0_L2C TRANSLATION ACCESS:       1291  HIT:       1221  MISS:         70
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 412.312 cycles
cpu0_L2C MSHR FULL EVENTS: 87527 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    4021765  HIT:     883717  MISS:    1127147
LLC LOAD      ACCESS:     978317  HIT:     446271  MISS:     532046
LLC RFO       ACCESS:    1032476  HIT:     437397  MISS:     595079
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    2010902  HIT:          1  MISS:    2010901
LLC TRANSLATION ACCESS:         70  HIT:         48  MISS:         22
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 696.162 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     227346  ROW_BUFFER_MISS:     899044
 DBUS AVG_CONGESTED_CYCLE:    3.97589
 WQ ROW_BUFFER_HIT:      39329  ROW_BUFFER_MISS:     543199  FULL:     390863


CPU 0 Branch Prediction Accuracy: 98.3856% MPKI: 1.63501 Average ROB Occupancy at Mispredict: 222.215
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.635
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 1e-05

