Warning (10268): Verilog HDL information at Blitter.sv(89): always construct contains both blocking and non-blocking assignments File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/Blitter.sv Line: 89
Info (10281): Verilog HDL Declaration information at Blitter.sv(3): object "reset" differs only in case from object "RESET" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/Blitter.sv Line: 3
Info (10281): Verilog HDL Declaration information at Blitter.sv(28): object "start" differs only in case from object "START" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/Blitter.sv Line: 28
Info (10281): Verilog HDL Declaration information at graphics_drawing_unit.sv(222): object "start" differs only in case from object "START" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/graphics_drawing_unit.sv Line: 222
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router_005.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router_005.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_005.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router_004.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router_004.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_004.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at soc_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/soc_mm_interconnect_0_router.sv Line: 49
Info (10281): Verilog HDL Declaration information at graphics_drawing_unit.sv(222): object "start" differs only in case from object "START" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/soc/synthesis/submodules/graphics_drawing_unit.sv Line: 222
Warning (10273): Verilog HDL warning at WS2.sv(83): extended using "x" or "z" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 83
Warning (10273): Verilog HDL warning at WS2.sv(84): extended using "x" or "z" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 84
Warning (10273): Verilog HDL warning at WS2.sv(85): extended using "x" or "z" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 85
Warning (10273): Verilog HDL warning at WS2.sv(86): extended using "x" or "z" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 86
Warning (10273): Verilog HDL warning at WS2.sv(87): extended using "x" or "z" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 87
Warning (10273): Verilog HDL warning at WS2.sv(88): extended using "x" or "z" File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 88
Info (10281): Verilog HDL Declaration information at WS2.sv(22): object "HEX0" differs only in case from object "hex0" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 22
Info (10281): Verilog HDL Declaration information at WS2.sv(23): object "HEX1" differs only in case from object "hex1" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 23
Info (10281): Verilog HDL Declaration information at WS2.sv(24): object "HEX2" differs only in case from object "hex2" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 24
Info (10281): Verilog HDL Declaration information at WS2.sv(25): object "HEX3" differs only in case from object "hex3" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 25
Info (10281): Verilog HDL Declaration information at WS2.sv(26): object "HEX4" differs only in case from object "hex4" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 26
Info (10281): Verilog HDL Declaration information at WS2.sv(27): object "HEX5" differs only in case from object "hex5" in the same scope File: C:/Users/James/LOCAL/ece385/final/WARS-STARS-II/src/WS2.sv Line: 27
