INFO: [VRFC 10-163] Analyzing VHDL file "/home/inox/Documents/Vivado/FSM/FSM.srcs/sources_1/new/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/inox/Documents/Vivado/FSM/FSM.srcs/sim_1/new/FSM_alt_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FSM_alt_tb'
