--------------- Build Started: 12/29/2024 21:52:41 Project: BusAnalyzer, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\nicoz\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p "C:\Users\nicoz\OneDrive - HTL Anichstrasse\Dokumente\Schule\Werkstaette\SJ2024_25\PsoC_Z80Board\PSoC_Program\PSoC_Z80_Toolbox\BusAnalyzer.cydsn\BusAnalyzer.cyprj" -d CY8C5888AXI-LP096 -s "C:\Users\nicoz\OneDrive - HTL Anichstrasse\Dokumente\Schule\Werkstaette\SJ2024_25\PsoC_Z80Board\PSoC_Program\PSoC_Z80_Toolbox\BusAnalyzer.cydsn\Generated_Source\PSoC5" -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (Z80_Clock's accuracy range '10  Hz -50% +100%, (5  Hz - 20  Hz)' is not within the specified tolerance range '10  Hz +/- 5%, (9.5  Hz - 10.5  Hz)'.).
 * C:\Users\nicoz\OneDrive - HTL Anichstrasse\Dokumente\Schule\Werkstaette\SJ2024_25\PsoC_Z80Board\PSoC_Program\PSoC_Z80_Toolbox\BusAnalyzer.cydsn\BusAnalyzer.cydwr (Z80_Clock)
 * C:\Users\nicoz\OneDrive - HTL Anichstrasse\Dokumente\Schule\Werkstaette\SJ2024_25\PsoC_Z80Board\PSoC_Program\PSoC_Z80_Toolbox\BusAnalyzer.cydsn\TopDesign\TopDesign.cysch (Instance:Z80_Clock)
HDL Generation...
Synthesis...
Tech Mapping...
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 12/29/2024 21:53:00 ---------------
