

================================================================
== Vivado HLS Report for 'poly_Sq_tobytes'
================================================================
* Date:           Tue Aug 25 11:15:28 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru77
* Solution:       enc
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.327|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2035|  2035|  2035|  2035|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  2016|  2016|        24|          -|          -|    84|    no    |
        | + Loop 1.1  |    16|    16|         2|          -|          -|     8|    no    |
        |- Loop 2     |     8|     8|         2|          -|          -|     4|    no    |
        |- Loop 3     |     4|     4|         1|          -|          -|     4|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     382|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     422|
|Register         |        -|      -|     127|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     127|     804|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    | Memory|       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |t_U    |poly_Sq_tobytes_t  |        1|  0|   0|     8|   16|     1|          128|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                   |        1|  0|   0|     8|   16|     1|          128|
    +-------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |j_3_fu_556_p2        |     +    |      0|  0|  13|           4|           1|
    |j_4_fu_962_p2        |     +    |      0|  0|  13|           4|           1|
    |next_mul_fu_520_p2   |     +    |      0|  0|  17|          10|           4|
    |tmp_34_fu_532_p2     |     +    |      0|  0|  15|           7|           1|
    |tmp_35_fu_927_p2     |     +    |      0|  0|  12|           3|           1|
    |tmp_41_fu_616_p2     |     +    |      0|  0|  17|           1|          10|
    |tmp_45_fu_655_p2     |     +    |      0|  0|  17|           2|          10|
    |tmp_48_fu_666_p2     |     +    |      0|  0|  17|           2|          10|
    |tmp_51_fu_703_p2     |     +    |      0|  0|  17|           3|          10|
    |tmp_54_fu_733_p2     |     +    |      0|  0|  17|           3|          10|
    |tmp_57_fu_772_p2     |     +    |      0|  0|  17|           3|          10|
    |tmp_60_fu_794_p2     |     +    |      0|  0|  17|           3|          10|
    |tmp_63_fu_849_p2     |     +    |      0|  0|  17|           4|          10|
    |tmp_67_fu_889_p2     |     +    |      0|  0|  17|           4|          10|
    |tmp_70_fu_910_p2     |     +    |      0|  0|  17|           4|          10|
    |tmp_73_fu_562_p2     |     +    |      0|  0|  17|          10|          10|
    |exitcond1_fu_921_p2  |   icmp   |      0|  0|   9|           3|           4|
    |exitcond2_fu_550_p2  |   icmp   |      0|  0|  11|           4|           5|
    |exitcond3_fu_526_p2  |   icmp   |      0|  0|  11|           7|           7|
    |exitcond_fu_951_p2   |   icmp   |      0|  0|  11|           4|           5|
    |tmp_24_fu_689_p2     |    or    |      0|  0|   6|           6|           6|
    |tmp_33_fu_827_p2     |    or    |      0|  0|   7|           7|           7|
    |tmp_40_fu_609_p2     |    or    |      0|  0|   8|           8|           8|
    |tmp_44_fu_649_p2     |    or    |      0|  0|   8|           8|           8|
    |tmp_53_fu_726_p2     |    or    |      0|  0|   8|           8|           8|
    |tmp_56_fu_766_p2     |    or    |      0|  0|   8|           8|           8|
    |tmp_66_fu_882_p2     |    or    |      0|  0|   8|           8|           8|
    |tmp_78_fu_980_p2     |    or    |      0|  0|   8|           8|           8|
    |tmp_82_fu_998_p2     |    or    |      0|  0|   6|           6|           6|
    |tmp_88_fu_1033_p2    |    or    |      0|  0|   8|           8|           8|
    |tmp_91_fu_1061_p2    |    or    |      0|  0|   8|           8|           8|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 382|         168|         222|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |a_coeffs_address0  |  15|          3|   10|         30|
    |ap_NS_fsm          |  89|         18|    1|         18|
    |i_reg_421          |   9|          2|    7|         14|
    |j_1_reg_456        |   9|          2|    3|          6|
    |j_2_reg_468        |   9|          2|    4|          8|
    |j_reg_444          |   9|          2|    4|          8|
    |phi_mul_reg_432    |   9|          2|   10|         20|
    |r_address0         |  47|         10|   10|        100|
    |r_address1         |  44|          9|   10|         90|
    |r_d0               |  47|         10|    8|         80|
    |r_d1               |  41|          8|    8|         64|
    |t_address0         |  41|          8|    3|         24|
    |t_address1         |  38|          7|    3|         21|
    |t_d0               |  15|          3|   16|         48|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 422|         86|   97|        531|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |  17|   0|   17|          0|
    |i_reg_421          |   7|   0|    7|          0|
    |j_1_reg_456        |   3|   0|    3|          0|
    |j_2_reg_468        |   4|   0|    4|          0|
    |j_3_reg_1136       |   4|   0|    4|          0|
    |j_reg_444          |   4|   0|    4|          0|
    |next_mul_reg_1115  |  10|   0|   10|          0|
    |phi_mul_reg_432    |  10|   0|   10|          0|
    |tmp_13_reg_1146    |   8|   0|    8|          0|
    |tmp_17_reg_1151    |   6|   0|    6|          0|
    |tmp_22_reg_1156    |   8|   0|    8|          0|
    |tmp_30_reg_1161    |   7|   0|    7|          0|
    |tmp_34_reg_1123    |   7|   0|    7|          0|
    |tmp_35_reg_1174    |   3|   0|    3|          0|
    |tmp_69_reg_1166    |   8|   0|    8|          0|
    |tmp_83_reg_1197    |   2|   0|    2|          0|
    |tmp_95_reg_1192    |   5|   0|    5|          0|
    |tmp_96_reg_1202    |   2|   0|    2|          0|
    |tmp_97_reg_1207    |   5|   0|    5|          0|
    |tmp_reg_1128       |   7|   0|   10|          3|
    +-------------------+----+----+-----+-----------+
    |Total              | 127|   0|  130|          3|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_start           |  in |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_done            | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_idle            | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|ap_ready           | out |    1| ap_ctrl_hs | poly_Sq_tobytes | return value |
|r_address0         | out |   10|  ap_memory |        r        |     array    |
|r_ce0              | out |    1|  ap_memory |        r        |     array    |
|r_we0              | out |    1|  ap_memory |        r        |     array    |
|r_d0               | out |    8|  ap_memory |        r        |     array    |
|r_address1         | out |   10|  ap_memory |        r        |     array    |
|r_ce1              | out |    1|  ap_memory |        r        |     array    |
|r_we1              | out |    1|  ap_memory |        r        |     array    |
|r_d1               | out |    8|  ap_memory |        r        |     array    |
|a_coeffs_address0  | out |   10|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_ce0       | out |    1|  ap_memory |     a_coeffs    |     array    |
|a_coeffs_q0        |  in |   16|  ap_memory |     a_coeffs    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

