|subBytes
clock => ~NO_FANOUT~
address1[0] => Ram0.RADDR
address1[1] => Ram0.RADDR1
address1[2] => Ram0.RADDR2
address1[3] => Ram0.RADDR3
address1[4] => Ram0.RADDR4
address1[5] => Ram0.RADDR5
address1[6] => Ram0.RADDR6
address1[7] => Ram0.RADDR7
address2[0] => Ram1.RADDR
address2[1] => Ram1.RADDR1
address2[2] => Ram1.RADDR2
address2[3] => Ram1.RADDR3
address2[4] => Ram1.RADDR4
address2[5] => Ram1.RADDR5
address2[6] => Ram1.RADDR6
address2[7] => Ram1.RADDR7
address3[0] => Ram2.RADDR
address3[1] => Ram2.RADDR1
address3[2] => Ram2.RADDR2
address3[3] => Ram2.RADDR3
address3[4] => Ram2.RADDR4
address3[5] => Ram2.RADDR5
address3[6] => Ram2.RADDR6
address3[7] => Ram2.RADDR7
address4[0] => Ram3.RADDR
address4[1] => Ram3.RADDR1
address4[2] => Ram3.RADDR2
address4[3] => Ram3.RADDR3
address4[4] => Ram3.RADDR4
address4[5] => Ram3.RADDR5
address4[6] => Ram3.RADDR6
address4[7] => Ram3.RADDR7
address5[0] => Ram4.RADDR
address5[1] => Ram4.RADDR1
address5[2] => Ram4.RADDR2
address5[3] => Ram4.RADDR3
address5[4] => Ram4.RADDR4
address5[5] => Ram4.RADDR5
address5[6] => Ram4.RADDR6
address5[7] => Ram4.RADDR7
address6[0] => Ram5.RADDR
address6[1] => Ram5.RADDR1
address6[2] => Ram5.RADDR2
address6[3] => Ram5.RADDR3
address6[4] => Ram5.RADDR4
address6[5] => Ram5.RADDR5
address6[6] => Ram5.RADDR6
address6[7] => Ram5.RADDR7
address7[0] => Ram6.RADDR
address7[1] => Ram6.RADDR1
address7[2] => Ram6.RADDR2
address7[3] => Ram6.RADDR3
address7[4] => Ram6.RADDR4
address7[5] => Ram6.RADDR5
address7[6] => Ram6.RADDR6
address7[7] => Ram6.RADDR7
address8[0] => Ram7.RADDR
address8[1] => Ram7.RADDR1
address8[2] => Ram7.RADDR2
address8[3] => Ram7.RADDR3
address8[4] => Ram7.RADDR4
address8[5] => Ram7.RADDR5
address8[6] => Ram7.RADDR6
address8[7] => Ram7.RADDR7
address9[0] => Ram8.RADDR
address9[1] => Ram8.RADDR1
address9[2] => Ram8.RADDR2
address9[3] => Ram8.RADDR3
address9[4] => Ram8.RADDR4
address9[5] => Ram8.RADDR5
address9[6] => Ram8.RADDR6
address9[7] => Ram8.RADDR7
address10[0] => Ram9.RADDR
address10[1] => Ram9.RADDR1
address10[2] => Ram9.RADDR2
address10[3] => Ram9.RADDR3
address10[4] => Ram9.RADDR4
address10[5] => Ram9.RADDR5
address10[6] => Ram9.RADDR6
address10[7] => Ram9.RADDR7
address11[0] => Ram10.RADDR
address11[1] => Ram10.RADDR1
address11[2] => Ram10.RADDR2
address11[3] => Ram10.RADDR3
address11[4] => Ram10.RADDR4
address11[5] => Ram10.RADDR5
address11[6] => Ram10.RADDR6
address11[7] => Ram10.RADDR7
address12[0] => Ram11.RADDR
address12[1] => Ram11.RADDR1
address12[2] => Ram11.RADDR2
address12[3] => Ram11.RADDR3
address12[4] => Ram11.RADDR4
address12[5] => Ram11.RADDR5
address12[6] => Ram11.RADDR6
address12[7] => Ram11.RADDR7
address13[0] => Ram12.RADDR
address13[1] => Ram12.RADDR1
address13[2] => Ram12.RADDR2
address13[3] => Ram12.RADDR3
address13[4] => Ram12.RADDR4
address13[5] => Ram12.RADDR5
address13[6] => Ram12.RADDR6
address13[7] => Ram12.RADDR7
address14[0] => Ram13.RADDR
address14[1] => Ram13.RADDR1
address14[2] => Ram13.RADDR2
address14[3] => Ram13.RADDR3
address14[4] => Ram13.RADDR4
address14[5] => Ram13.RADDR5
address14[6] => Ram13.RADDR6
address14[7] => Ram13.RADDR7
address15[0] => Ram14.RADDR
address15[1] => Ram14.RADDR1
address15[2] => Ram14.RADDR2
address15[3] => Ram14.RADDR3
address15[4] => Ram14.RADDR4
address15[5] => Ram14.RADDR5
address15[6] => Ram14.RADDR6
address15[7] => Ram14.RADDR7
address16[0] => Ram15.RADDR
address16[1] => Ram15.RADDR1
address16[2] => Ram15.RADDR2
address16[3] => Ram15.RADDR3
address16[4] => Ram15.RADDR4
address16[5] => Ram15.RADDR5
address16[6] => Ram15.RADDR6
address16[7] => Ram15.RADDR7
saida1[0] <= Ram0.DATAOUT
saida1[1] <= Ram0.DATAOUT1
saida1[2] <= Ram0.DATAOUT2
saida1[3] <= Ram0.DATAOUT3
saida1[4] <= Ram0.DATAOUT4
saida1[5] <= Ram0.DATAOUT5
saida1[6] <= Ram0.DATAOUT6
saida1[7] <= Ram0.DATAOUT7
saida2[0] <= Ram1.DATAOUT
saida2[1] <= Ram1.DATAOUT1
saida2[2] <= Ram1.DATAOUT2
saida2[3] <= Ram1.DATAOUT3
saida2[4] <= Ram1.DATAOUT4
saida2[5] <= Ram1.DATAOUT5
saida2[6] <= Ram1.DATAOUT6
saida2[7] <= Ram1.DATAOUT7
saida3[0] <= Ram2.DATAOUT
saida3[1] <= Ram2.DATAOUT1
saida3[2] <= Ram2.DATAOUT2
saida3[3] <= Ram2.DATAOUT3
saida3[4] <= Ram2.DATAOUT4
saida3[5] <= Ram2.DATAOUT5
saida3[6] <= Ram2.DATAOUT6
saida3[7] <= Ram2.DATAOUT7
saida4[0] <= Ram3.DATAOUT
saida4[1] <= Ram3.DATAOUT1
saida4[2] <= Ram3.DATAOUT2
saida4[3] <= Ram3.DATAOUT3
saida4[4] <= Ram3.DATAOUT4
saida4[5] <= Ram3.DATAOUT5
saida4[6] <= Ram3.DATAOUT6
saida4[7] <= Ram3.DATAOUT7
saida5[0] <= Ram4.DATAOUT
saida5[1] <= Ram4.DATAOUT1
saida5[2] <= Ram4.DATAOUT2
saida5[3] <= Ram4.DATAOUT3
saida5[4] <= Ram4.DATAOUT4
saida5[5] <= Ram4.DATAOUT5
saida5[6] <= Ram4.DATAOUT6
saida5[7] <= Ram4.DATAOUT7
saida6[0] <= Ram5.DATAOUT
saida6[1] <= Ram5.DATAOUT1
saida6[2] <= Ram5.DATAOUT2
saida6[3] <= Ram5.DATAOUT3
saida6[4] <= Ram5.DATAOUT4
saida6[5] <= Ram5.DATAOUT5
saida6[6] <= Ram5.DATAOUT6
saida6[7] <= Ram5.DATAOUT7
saida7[0] <= Ram6.DATAOUT
saida7[1] <= Ram6.DATAOUT1
saida7[2] <= Ram6.DATAOUT2
saida7[3] <= Ram6.DATAOUT3
saida7[4] <= Ram6.DATAOUT4
saida7[5] <= Ram6.DATAOUT5
saida7[6] <= Ram6.DATAOUT6
saida7[7] <= Ram6.DATAOUT7
saida8[0] <= Ram7.DATAOUT
saida8[1] <= Ram7.DATAOUT1
saida8[2] <= Ram7.DATAOUT2
saida8[3] <= Ram7.DATAOUT3
saida8[4] <= Ram7.DATAOUT4
saida8[5] <= Ram7.DATAOUT5
saida8[6] <= Ram7.DATAOUT6
saida8[7] <= Ram7.DATAOUT7
saida9[0] <= Ram8.DATAOUT
saida9[1] <= Ram8.DATAOUT1
saida9[2] <= Ram8.DATAOUT2
saida9[3] <= Ram8.DATAOUT3
saida9[4] <= Ram8.DATAOUT4
saida9[5] <= Ram8.DATAOUT5
saida9[6] <= Ram8.DATAOUT6
saida9[7] <= Ram8.DATAOUT7
saida10[0] <= Ram9.DATAOUT
saida10[1] <= Ram9.DATAOUT1
saida10[2] <= Ram9.DATAOUT2
saida10[3] <= Ram9.DATAOUT3
saida10[4] <= Ram9.DATAOUT4
saida10[5] <= Ram9.DATAOUT5
saida10[6] <= Ram9.DATAOUT6
saida10[7] <= Ram9.DATAOUT7
saida11[0] <= Ram10.DATAOUT
saida11[1] <= Ram10.DATAOUT1
saida11[2] <= Ram10.DATAOUT2
saida11[3] <= Ram10.DATAOUT3
saida11[4] <= Ram10.DATAOUT4
saida11[5] <= Ram10.DATAOUT5
saida11[6] <= Ram10.DATAOUT6
saida11[7] <= Ram10.DATAOUT7
saida12[0] <= Ram11.DATAOUT
saida12[1] <= Ram11.DATAOUT1
saida12[2] <= Ram11.DATAOUT2
saida12[3] <= Ram11.DATAOUT3
saida12[4] <= Ram11.DATAOUT4
saida12[5] <= Ram11.DATAOUT5
saida12[6] <= Ram11.DATAOUT6
saida12[7] <= Ram11.DATAOUT7
saida13[0] <= Ram12.DATAOUT
saida13[1] <= Ram12.DATAOUT1
saida13[2] <= Ram12.DATAOUT2
saida13[3] <= Ram12.DATAOUT3
saida13[4] <= Ram12.DATAOUT4
saida13[5] <= Ram12.DATAOUT5
saida13[6] <= Ram12.DATAOUT6
saida13[7] <= Ram12.DATAOUT7
saida14[0] <= Ram13.DATAOUT
saida14[1] <= Ram13.DATAOUT1
saida14[2] <= Ram13.DATAOUT2
saida14[3] <= Ram13.DATAOUT3
saida14[4] <= Ram13.DATAOUT4
saida14[5] <= Ram13.DATAOUT5
saida14[6] <= Ram13.DATAOUT6
saida14[7] <= Ram13.DATAOUT7
saida15[0] <= Ram14.DATAOUT
saida15[1] <= Ram14.DATAOUT1
saida15[2] <= Ram14.DATAOUT2
saida15[3] <= Ram14.DATAOUT3
saida15[4] <= Ram14.DATAOUT4
saida15[5] <= Ram14.DATAOUT5
saida15[6] <= Ram14.DATAOUT6
saida15[7] <= Ram14.DATAOUT7
saida16[0] <= Ram15.DATAOUT
saida16[1] <= Ram15.DATAOUT1
saida16[2] <= Ram15.DATAOUT2
saida16[3] <= Ram15.DATAOUT3
saida16[4] <= Ram15.DATAOUT4
saida16[5] <= Ram15.DATAOUT5
saida16[6] <= Ram15.DATAOUT6
saida16[7] <= Ram15.DATAOUT7


