Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 27 08:59:58 2023
| Host         : Christian running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file traffic_control_timing_summary_routed.rpt -pb traffic_control_timing_summary_routed.pb -rpx traffic_control_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_control
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  39          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (39)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (77)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (39)
-------------------------
 There are 28 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: clockDiv/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (77)
-------------------------------------------------
 There are 77 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   85          inf        0.000                      0                   85           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num_out_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            num_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.392ns  (logic 3.987ns (53.936%)  route 3.405ns (46.064%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDCE                         0.000     0.000 r  num_out_reg[2]/C
    SLICE_X113Y106       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  num_out_reg[2]/Q
                         net (fo=3, routed)           3.405     3.861    num_out_OBUF[2]
    N17                  OBUF (Prop_obuf_I_O)         3.531     7.392 r  num_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.392    num_out[2]
    N17                                                               r  num_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_lights[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.364ns  (logic 4.155ns (56.423%)  route 3.209ns (43.577%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X112Y107       FDCE (Prop_fdce_C_Q)         0.518     0.518 r  FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           1.158     1.676    state[1]
    SLICE_X113Y107       LUT4 (Prop_lut4_I1_O)        0.124     1.800 r  A_lights_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.051     3.851    A_lights_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.513     7.364 r  A_lights_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.364    A_lights[1]
    G17                                                               r  A_lights[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            A_lights[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.278ns  (logic 4.447ns (61.098%)  route 2.831ns (38.902%))
  Logic Levels:           3  (FDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X112Y107       FDCE (Prop_fdce_C_Q)         0.518     0.518 f  FSM_sequential_state_reg[1]/Q
                         net (fo=6, routed)           1.158     1.676    state[1]
    SLICE_X113Y107       LUT4 (Prop_lut4_I3_O)        0.152     1.828 r  A_lights_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     3.501    A_lights_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         3.777     7.278 r  A_lights_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.278    A_lights[0]
    N15                                                               r  A_lights[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_lights[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.127ns  (logic 4.399ns (61.719%)  route 2.728ns (38.281%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE                         0.000     0.000 r  check0_reg/C
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.456     0.456 f  check0_reg/Q
                         net (fo=4, routed)           0.868     1.324    check0
    SLICE_X113Y107       LUT3 (Prop_lut3_I1_O)        0.152     1.476 r  B_lights_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.861     3.336    B_lights_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.791     7.127 r  B_lights_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.127    B_lights[0]
    M15                                                               r  B_lights[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_out_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            num_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 4.034ns (58.186%)  route 2.899ns (41.814%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDPE                         0.000     0.000 r  num_out_reg[1]/C
    SLICE_X112Y106       FDPE (Prop_fdpe_C_Q)         0.518     0.518 r  num_out_reg[1]/Q
                         net (fo=4, routed)           2.899     3.417    num_out_OBUF[1]
    N18                  OBUF (Prop_obuf_I_O)         3.516     6.933 r  num_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.933    num_out[1]
    N18                                                               r  num_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_out_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            num_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.767ns  (logic 3.965ns (58.597%)  route 2.802ns (41.403%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDPE                         0.000     0.000 r  num_out_reg[0]/C
    SLICE_X113Y107       FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  num_out_reg[0]/Q
                         net (fo=5, routed)           2.802     3.258    num_out_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.509     6.767 r  num_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.767    num_out[0]
    N20                                                               r  num_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 check0_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            B_lights[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.710ns  (logic 4.175ns (62.228%)  route 2.534ns (37.772%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y107       FDCE                         0.000     0.000 r  check0_reg/C
    SLICE_X113Y107       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  check0_reg/Q
                         net (fo=4, routed)           0.868     1.324    check0
    SLICE_X113Y107       LUT3 (Prop_lut3_I1_O)        0.124     1.448 r  B_lights_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.667     3.114    B_lights_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595     6.710 r  B_lights_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.710    B_lights[1]
    L14                                                               r  B_lights[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            num_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.707ns  (logic 4.028ns (70.584%)  route 1.679ns (29.416%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y106       FDCE                         0.000     0.000 r  num_out_reg[3]/C
    SLICE_X113Y106       FDCE (Prop_fdce_C_Q)         0.456     0.456 r  num_out_reg[3]/Q
                         net (fo=2, routed)           1.679     2.135    num_out_OBUF[3]
    N16                  OBUF (Prop_obuf_I_O)         3.572     5.707 r  num_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.707    num_out[3]
    N16                                                               r  num_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockDiv/counter_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.025ns  (logic 0.952ns (18.945%)  route 4.073ns (81.055%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDRE                         0.000     0.000 r  clockDiv/counter_reg[3]/C
    SLICE_X110Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clockDiv/counter_reg[3]/Q
                         net (fo=2, routed)           1.109     1.565    clockDiv/counter_reg[3]
    SLICE_X111Y102       LUT6 (Prop_lut6_I1_O)        0.124     1.689 f  clockDiv/counter[0]_i_10/O
                         net (fo=1, routed)           0.635     2.323    clockDiv/counter[0]_i_10_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I0_O)        0.124     2.447 r  clockDiv/counter[0]_i_9/O
                         net (fo=1, routed)           0.807     3.255    clockDiv/counter[0]_i_9_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.124     3.379 r  clockDiv/counter[0]_i_4/O
                         net (fo=1, routed)           0.806     4.185    clockDiv/counter[0]_i_4_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I1_O)        0.124     4.309 r  clockDiv/counter[0]_i_1/O
                         net (fo=27, routed)          0.716     5.025    clockDiv/clear
    SLICE_X110Y102       FDRE                                         r  clockDiv/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDiv/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockDiv/counter_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.025ns  (logic 0.952ns (18.945%)  route 4.073ns (81.055%))
  Logic Levels:           5  (FDRE=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDRE                         0.000     0.000 r  clockDiv/counter_reg[3]/C
    SLICE_X110Y102       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  clockDiv/counter_reg[3]/Q
                         net (fo=2, routed)           1.109     1.565    clockDiv/counter_reg[3]
    SLICE_X111Y102       LUT6 (Prop_lut6_I1_O)        0.124     1.689 f  clockDiv/counter[0]_i_10/O
                         net (fo=1, routed)           0.635     2.323    clockDiv/counter[0]_i_10_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I0_O)        0.124     2.447 r  clockDiv/counter[0]_i_9/O
                         net (fo=1, routed)           0.807     3.255    clockDiv/counter[0]_i_9_n_0
    SLICE_X111Y105       LUT6 (Prop_lut6_I1_O)        0.124     3.379 r  clockDiv/counter[0]_i_4/O
                         net (fo=1, routed)           0.806     4.185    clockDiv/counter[0]_i_4_n_0
    SLICE_X111Y106       LUT6 (Prop_lut6_I1_O)        0.124     4.309 r  clockDiv/counter[0]_i_1/O
                         net (fo=27, routed)          0.716     5.025    clockDiv/clear
    SLICE_X110Y102       FDRE                                         r  clockDiv/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clockDiv/counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockDiv/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.421%)  route 0.132ns (41.579%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE                         0.000     0.000 r  clockDiv/counter_reg[26]/C
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.141     0.141 f  clockDiv/counter_reg[26]/Q
                         net (fo=3, routed)           0.132     0.273    clockDiv/counter_reg[26]
    SLICE_X111Y106       LUT6 (Prop_lut6_I0_O)        0.045     0.318 r  clockDiv/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.318    clockDiv/clk_out_i_1_n_0
    SLICE_X111Y106       FDRE                                         r  clockDiv/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_out_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            num_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDPE                         0.000     0.000 r  num_out_reg[1]/C
    SLICE_X112Y106       FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  num_out_reg[1]/Q
                         net (fo=4, routed)           0.117     0.281    num_out_OBUF[1]
    SLICE_X113Y106       LUT6 (Prop_lut6_I0_O)        0.045     0.326 r  num_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.326    p_1_in[2]
    SLICE_X113Y106       FDCE                                         r  num_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num_out_reg[1]/C
                            (rising edge-triggered cell FDPE)
  Destination:            num_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.209ns (64.010%)  route 0.118ns (35.990%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y106       FDPE                         0.000     0.000 r  num_out_reg[1]/C
    SLICE_X112Y106       FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  num_out_reg[1]/Q
                         net (fo=4, routed)           0.118     0.282    num_out_OBUF[1]
    SLICE_X113Y106       LUT6 (Prop_lut6_I2_O)        0.045     0.327 r  num_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.327    p_1_in[3]
    SLICE_X113Y106       FDCE                                         r  num_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            num_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.209ns (63.320%)  route 0.121ns (36.680%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X112Y107       FDCE (Prop_fdce_C_Q)         0.164     0.164 r  count_reg[0]/Q
                         net (fo=7, routed)           0.121     0.285    count[0]
    SLICE_X112Y106       LUT6 (Prop_lut6_I1_O)        0.045     0.330 r  num_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.330    p_1_in[1]
    SLICE_X112Y106       FDPE                                         r  num_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDiv/counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockDiv/counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y102       FDRE                         0.000     0.000 r  clockDiv/counter_reg[2]/C
    SLICE_X110Y102       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockDiv/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     0.274    clockDiv/counter_reg[2]
    SLICE_X110Y102       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  clockDiv/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.385    clockDiv/counter_reg[0]_i_2_n_5
    SLICE_X110Y102       FDRE                                         r  clockDiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDiv/counter_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockDiv/counter_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y106       FDRE                         0.000     0.000 r  clockDiv/counter_reg[18]/C
    SLICE_X110Y106       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockDiv/counter_reg[18]/Q
                         net (fo=3, routed)           0.134     0.275    clockDiv/counter_reg[18]
    SLICE_X110Y106       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  clockDiv/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    clockDiv/counter_reg[16]_i_1_n_5
    SLICE_X110Y106       FDRE                                         r  clockDiv/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDiv/counter_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockDiv/counter_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y107       FDRE                         0.000     0.000 r  clockDiv/counter_reg[22]/C
    SLICE_X110Y107       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockDiv/counter_reg[22]/Q
                         net (fo=3, routed)           0.134     0.275    clockDiv/counter_reg[22]
    SLICE_X110Y107       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  clockDiv/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    clockDiv/counter_reg[20]_i_1_n_5
    SLICE_X110Y107       FDRE                                         r  clockDiv/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDiv/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockDiv/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y103       FDRE                         0.000     0.000 r  clockDiv/counter_reg[6]/C
    SLICE_X110Y103       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockDiv/counter_reg[6]/Q
                         net (fo=3, routed)           0.134     0.275    clockDiv/counter_reg[6]
    SLICE_X110Y103       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  clockDiv/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    clockDiv/counter_reg[4]_i_1_n_5
    SLICE_X110Y103       FDRE                                         r  clockDiv/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockDiv/counter_reg[26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clockDiv/counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y108       FDRE                         0.000     0.000 r  clockDiv/counter_reg[26]/C
    SLICE_X110Y108       FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clockDiv/counter_reg[26]/Q
                         net (fo=3, routed)           0.134     0.275    clockDiv/counter_reg[26]
    SLICE_X110Y108       CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  clockDiv/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    clockDiv/counter_reg[24]_i_1_n_5
    SLICE_X110Y108       FDRE                                         r  clockDiv/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.246ns (62.341%)  route 0.149ns (37.659%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y107       FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X112Y107       FDCE (Prop_fdce_C_Q)         0.148     0.148 r  count_reg[1]/Q
                         net (fo=6, routed)           0.149     0.297    count[1]
    SLICE_X112Y107       LUT6 (Prop_lut6_I3_O)        0.098     0.395 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    FSM_sequential_state[1]_i_1_n_0
    SLICE_X112Y107       FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------





