

================================================================
== Vitis HLS Report for 'addrbound'
================================================================
* Date:           Wed Mar 20 05:12:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.739 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  30.000 ns|  30.000 ns|    3|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     34|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|      0|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     43|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      37|     77|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |mul_16ns_16ns_32_3_1_U77  |mul_16ns_16ns_32_3_1  |        0|   1|  0|   0|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+
    |Total                     |                      |        0|   1|  0|   0|    0|
    +--------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln954_fu_81_p2  |         +|   0|  0|  32|          25|           9|
    |ap_block_state1     |        or|   0|  0|   2|           1|           1|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  34|          26|          10|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  25|          5|    1|          5|
    |ap_done    |   9|          2|    1|          2|
    |p_channel  |   9|          2|   16|         32|
    +-----------+----+-----------+-----+-----------+
    |Total      |  43|          9|   18|         39|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |p_channel_preg           |  16|   0|   16|          0|
    |trunc_ln954_1_i_reg_107  |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  37|   0|   37|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_continue  |   in|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|     addrbound|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|     addrbound|  return value|
|p_channel    |  out|   16|     ap_none|     p_channel|       pointer|
|rows         |   in|   16|     ap_none|          rows|        scalar|
|cols         |   in|   16|     ap_none|          cols|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.73>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%cols_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %cols" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:942->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 5 'read' 'cols_read' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%rows_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %rows" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:942->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 6 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln952 = zext i16 %rows_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 7 'zext' 'zext_ln952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln952_1 = zext i16 %cols_read" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 8 'zext' 'zext_ln952_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [3/3] (3.10ns)   --->   "%mul_rows_cols = mul i32 %zext_ln952_1, i32 %zext_ln952" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 9 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 3.10> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 4.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.10>
ST_2 : Operation 10 [2/3] (3.10ns)   --->   "%mul_rows_cols = mul i32 %zext_ln952_1, i32 %zext_ln952" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 10 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 3.10> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 4.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.44>
ST_3 : Operation 11 [1/3] (3.10ns)   --->   "%mul_rows_cols = mul i32 %zext_ln952_1, i32 %zext_ln952" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 11 'mul' 'mul_rows_cols' <Predicate = true> <Delay = 3.10> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 4.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%specfucore_ln949 = specfucore void @_ssdm_op_SpecFUCore, i32 %mul_rows_cols, i64 12, i64 3, i64 2" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:949->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 12 'specfucore' 'specfucore_ln949' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln954 = trunc i32 %mul_rows_cols" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 13 'trunc' 'trunc_ln954' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln_i = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i22.i3, i22 %trunc_ln954, i3 0" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 14 'bitconcatenate' 'shl_ln_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (2.34ns)   --->   "%add_ln954 = add i25 %shl_ln_i, i25 511" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 15 'add' 'add_ln954' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln954_1_i = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln954, i32 9, i32 24" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 16 'partselect' 'trunc_ln954_1_i' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%rbegin_i_i = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:946->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 17 'specregionbegin' 'rbegin_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "%rend_i_i = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin_i_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:952->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 18 'specregionend' 'rend_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (3.63ns)   --->   "%write_ln954 = write void @_ssdm_op_Write.ap_auto.volatile.i16P0A, i16 %p_channel, i16 %trunc_ln954_1_i" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:954->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421->C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 19 'write' 'write_ln954' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln1421 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_structs.hpp:1421]   --->   Operation 20 'ret' 'ret_ln1421' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_channel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cols_read        (read           ) [ 00000]
rows_read        (read           ) [ 00000]
zext_ln952       (zext           ) [ 00110]
zext_ln952_1     (zext           ) [ 00110]
mul_rows_cols    (mul            ) [ 00000]
specfucore_ln949 (specfucore     ) [ 00000]
trunc_ln954      (trunc          ) [ 00000]
shl_ln_i         (bitconcatenate ) [ 00000]
add_ln954        (add            ) [ 00000]
trunc_ln954_1_i  (partselect     ) [ 00001]
rbegin_i_i       (specregionbegin) [ 00000]
rend_i_i         (specregionend  ) [ 00000]
write_ln954      (write          ) [ 00000]
ret_ln1421       (ret            ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_channel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_channel"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cols">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i22.i3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1004" name="cols_read_read_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="16" slack="0"/>
<pin id="38" dir="0" index="1" bw="16" slack="0"/>
<pin id="39" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="rows_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="16" slack="0"/>
<pin id="44" dir="0" index="1" bw="16" slack="0"/>
<pin id="45" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln954_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="0" index="2" bw="16" slack="1"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln954/4 "/>
</bind>
</comp>

<comp id="55" class="1004" name="zext_ln952_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="16" slack="0"/>
<pin id="57" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln952/1 "/>
</bind>
</comp>

<comp id="59" class="1004" name="zext_ln952_1_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="16" slack="0"/>
<pin id="61" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln952_1/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="16" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="0"/>
<pin id="66" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_rows_cols/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="trunc_ln954_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln954/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="shl_ln_i_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="25" slack="0"/>
<pin id="75" dir="0" index="1" bw="22" slack="0"/>
<pin id="76" dir="0" index="2" bw="1" slack="0"/>
<pin id="77" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln_i/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="add_ln954_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="25" slack="0"/>
<pin id="83" dir="0" index="1" bw="10" slack="0"/>
<pin id="84" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln954/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="trunc_ln954_1_i_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="25" slack="0"/>
<pin id="90" dir="0" index="2" bw="5" slack="0"/>
<pin id="91" dir="0" index="3" bw="6" slack="0"/>
<pin id="92" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln954_1_i/3 "/>
</bind>
</comp>

<comp id="97" class="1005" name="zext_ln952_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="1"/>
<pin id="99" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln952 "/>
</bind>
</comp>

<comp id="102" class="1005" name="zext_ln952_1_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="1"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln952_1 "/>
</bind>
</comp>

<comp id="107" class="1005" name="trunc_ln954_1_i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="1"/>
<pin id="109" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln954_1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="6" pin="0"/><net_sink comp="36" pin=0"/></net>

<net id="41"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="6" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="34" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="42" pin="2"/><net_sink comp="55" pin=0"/></net>

<net id="62"><net_src comp="36" pin="2"/><net_sink comp="59" pin=0"/></net>

<net id="67"><net_src comp="59" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="68"><net_src comp="55" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="72"><net_src comp="63" pin="2"/><net_sink comp="69" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="69" pin="1"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="20" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="94"><net_src comp="81" pin="2"/><net_sink comp="87" pin=1"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="87" pin=2"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="87" pin=3"/></net>

<net id="100"><net_src comp="55" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="105"><net_src comp="59" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="106"><net_src comp="102" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="110"><net_src comp="87" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="48" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_channel | {4 }
 - Input state : 
	Port: addrbound : rows | {1 }
	Port: addrbound : cols | {1 }
  - Chain level:
	State 1
		mul_rows_cols : 1
	State 2
	State 3
		specfucore_ln949 : 1
		trunc_ln954 : 1
		shl_ln_i : 2
		add_ln954 : 3
		trunc_ln954_1_i : 4
	State 4
		rend_i_i : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |     add_ln954_fu_81     |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_63        |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |   cols_read_read_fu_36  |    0    |    0    |    0    |
|          |   rows_read_read_fu_42  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln954_write_fu_48 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     zext_ln952_fu_55    |    0    |    0    |    0    |
|          |    zext_ln952_1_fu_59   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln954_fu_69    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|      shl_ln_i_fu_73     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|  trunc_ln954_1_i_fu_87  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    1    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|trunc_ln954_1_i_reg_107|   16   |
|  zext_ln952_1_reg_102 |   32   |
|   zext_ln952_reg_97   |   32   |
+-----------------------+--------+
|         Total         |   80   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_63 |  p0  |   2  |  16  |   32   ||    9    |
| grp_fu_63 |  p1  |   2  |  16  |   32   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  3.176  ||    18   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   80   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   80   |   50   |
+-----------+--------+--------+--------+--------+
