{
    "code": "module TopModule (\n    input logic a,         // Input signal 'a', 1-bit\n    input logic b,         // Input signal 'b', 1-bit\n    output logic out_and,  // Output: a AND b\n    output logic out_or,   // Output: a OR b\n    output logic out_xor,  // Output: a XOR b\n    output logic out_nand, // Output: a NAND b\n    output logic out_nor,  // Output: a NOR b\n    output logic out_xnor, // Output: a XNOR b\n    output logic out_anotb // Output: a AND NOT b\n);\n\nassign out_and = a & b;            // Logical AND\nassign out_or = a | b;             // Logical OR\nassign out_xor = a ^ b;            // Logical XOR\nassign out_nand = ~(a & b);        // Logical NAND\nassign out_nor = ~(a | b);         // Logical NOR\nassign out_xnor = ~(a ^ b);        // Logical XNOR\nassign out_anotb = a & ~b;         // Logical AND NOT\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}