$date
	Sun Feb 13 11:48:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! ini $end
$var reg 1 " clk $end
$scope module test $end
$var wire 1 " clk $end
$var reg 1 ! ini $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0"
0!
$end
#2
1!
1"
#4
0"
#6
1"
#8
0"
#10
1"
#12
0"
#14
1"
#16
0"
#18
1"
#20
0"
