
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003589                       # Number of seconds simulated
sim_ticks                                  3588664053                       # Number of ticks simulated
final_tick                               533153043990                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 321221                       # Simulator instruction rate (inst/s)
host_op_rate                                   415975                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 291061                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917840                       # Number of bytes of host memory used
host_seconds                                 12329.60                       # Real time elapsed on the host
sim_insts                                  3960533649                       # Number of instructions simulated
sim_ops                                    5128807186                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       360832                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       286592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       405376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       240384                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1299968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       308352                       # Number of bytes written to this memory
system.physmem.bytes_written::total            308352                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2819                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2239                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3167                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1878                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10156                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2409                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2409                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       392347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    100547723                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       570686                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     79860359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       463682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    112960142                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       463682                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     66984258                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               362242879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       392347                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       570686                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       463682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       463682                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1890397                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          85923897                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               85923897                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          85923897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       392347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    100547723                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       570686                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     79860359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       463682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    112960142                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       463682                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     66984258                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              448166776                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8605910                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3108696                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553288                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203300                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1278737                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1203362                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          315120                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8837                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3204807                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17065302                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3108696                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1518482                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3663591                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1085036                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        714938                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1566654                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        79952                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8461890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.478358                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.333307                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4798299     56.70%     56.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          366572      4.33%     61.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          319610      3.78%     64.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          344435      4.07%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          297443      3.52%     72.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          155762      1.84%     74.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          102483      1.21%     75.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          269275      3.18%     78.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1808011     21.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8461890                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361228                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.982975                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3373009                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       672136                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3483560                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        55461                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877715                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       506512                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          993                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20234517                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         6289                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877715                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3540667                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         310965                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        88832                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3368196                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       275507                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19545631                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          621                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        171876                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76379                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            4                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27152151                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91121534                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91121534                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16806914                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10345153                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3424                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1827                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           735253                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1936920                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1006821                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26506                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       401934                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18415011                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14770961                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        27702                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6136051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18773667                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          223                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8461890                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.745587                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.903072                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3034780     35.86%     35.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1766031     20.87%     56.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1235897     14.61%     71.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       766766      9.06%     80.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       737928      8.72%     89.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       444628      5.25%     94.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       337795      3.99%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        73304      0.87%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        64761      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8461890                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108028     69.71%     69.71% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         20988     13.54%     83.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        25936     16.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12143539     82.21%     82.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200732      1.36%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1597      0.01%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1582850     10.72%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       842243      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14770961                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.716374                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             154957                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010491                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38186469                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24554616                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14357782                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14925918                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26512                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       707715                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226921                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877715                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         236240                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        17050                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18418430                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        33318                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1936920                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1006821                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1821                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         12298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          922                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122871                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114940                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       237811                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14515925                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1488138                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       255034                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2309185                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2057687                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            821047                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.686739                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14372487                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14357782                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9362003                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26128850                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.668363                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358301                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239327                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6179385                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3196                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205551                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7584175                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.613798                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166884                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3057572     40.32%     40.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2041381     26.92%     67.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       833644     10.99%     78.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       427736      5.64%     83.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       371023      4.89%     88.76% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       183651      2.42%     91.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       203029      2.68%     93.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       102183      1.35%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       363956      4.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7584175                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239327                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2009100                       # Number of memory references committed
system.switch_cpus0.commit.loads              1229200                       # Number of loads committed
system.switch_cpus0.commit.membars               1598                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755939                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11011698                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240662                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       363956                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25638931                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37716127                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4338                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 144020                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239327                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860591                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860591                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.161992                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.161992                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65551096                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19692105                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18987053                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8605910                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3130653                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2732330                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200294                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1537490                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1492193                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          226746                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6413                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3666605                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17387600                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3130653                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1718939                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3585434                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         984725                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        440523                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           17                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1807531                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        80235                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8475867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.367361                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.175312                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4890433     57.70%     57.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          179343      2.12%     59.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          326851      3.86%     63.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          308071      3.63%     67.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          495129      5.84%     73.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          512381      6.05%     79.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          124266      1.47%     80.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94985      1.12%     81.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1544408     18.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8475867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363779                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.020425                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3786672                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       425761                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3466832                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        14078                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        782523                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       345801                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          776                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19484822                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1338                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        782523                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3950489                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         152546                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        47928                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3315849                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       226531                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18952603                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         76705                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        93131                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     25217802                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     86307447                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     86307447                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16317358                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8900419                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2252                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1101                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           605411                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2884741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       638307                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10700                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       270175                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17930989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2201                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15085777                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20115                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5435888                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     14982833                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8475867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779851                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.836968                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2947834     34.78%     34.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1567626     18.50%     53.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1403230     16.56%     69.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       841274      9.93%     79.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       868564     10.25%     90.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515274      6.08%     96.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       228962      2.70%     98.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        61353      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        41750      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8475867                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          59996     66.26%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     66.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19648     21.70%     87.96% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10898     12.04%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11858084     78.60%     78.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       120457      0.80%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1102      0.01%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2566082     17.01%     96.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       540052      3.58%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15085777                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.752955                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              90542                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.006002                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38758076                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23369128                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14597778                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15176319                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        37096                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       837889                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       156313                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        782523                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          83472                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         6856                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17933192                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        21944                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2884741                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       638307                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1101                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3385                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       106385                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118774                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       225159                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14805665                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2466026                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       280110                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2993312                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2235759                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            527286                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.720407                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14613998                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14597778                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8973668                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         22005979                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.696250                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.407783                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10917550                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12429364                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5503897                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200633                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7693344                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.615600                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.310354                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3543561     46.06%     46.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1636244     21.27%     67.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       904902     11.76%     79.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       310127      4.03%     83.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       300187      3.90%     87.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126957      1.65%     88.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       328738      4.27%     92.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        96050      1.25%     94.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       446578      5.80%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7693344                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10917550                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12429364                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2528840                       # Number of memory references committed
system.switch_cpus1.commit.loads              2046846                       # Number of loads committed
system.switch_cpus1.commit.membars               1100                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1942692                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10858551                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       170134                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       446578                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25180027                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36649723                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3821                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 130043                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10917550                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12429364                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10917550                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.788264                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.788264                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.268611                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.268611                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        68426407                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19171387                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       20017822                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2200                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 8605910                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3082054                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2504446                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       212368                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1304657                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1198142                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          324800                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9117                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3095231                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17091108                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3082054                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1522942                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3755909                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1134990                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        653383                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1514997                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        90603                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8422531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.507464                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.305372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4666622     55.41%     55.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          329826      3.92%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          265401      3.15%     62.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          645882      7.67%     70.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          175399      2.08%     72.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          225859      2.68%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163263      1.94%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           91779      1.09%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1858500     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8422531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.358132                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.985973                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3238649                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       635315                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3610427                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24771                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        913360                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       526564                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         4684                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20427553                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        10206                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        913360                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3476521                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         149344                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       136147                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3391453                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       355698                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19700942                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         3814                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        146356                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       110671                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          553                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27577566                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91966966                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91966966                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16848686                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10728773                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4031                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2278                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           976751                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1840609                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       936100                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        15133                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       323023                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18617442                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3889                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14771038                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29392                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6466804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     19742416                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          625                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8422531                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.753753                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.885083                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2945736     34.97%     34.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1804244     21.42%     56.40% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1189497     14.12%     70.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       874266     10.38%     80.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       750669      8.91%     89.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       391089      4.64%     94.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       333220      3.96%     98.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        62919      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        70891      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8422531                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          86517     71.10%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             3      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.10% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         17617     14.48%     85.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17550     14.42%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12306922     83.32%     83.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       209716      1.42%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1632      0.01%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1468623      9.94%     94.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       784145      5.31%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14771038                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.716383                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             121687                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008238                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38115683                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     25088209                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14389541                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14892725                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        55907                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       731777                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          287                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       242601                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        913360                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          63827                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8431                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18621333                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1840609                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       936100                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2257                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7529                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           74                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125719                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       119955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       245674                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14532549                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1377015                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       238486                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2140656                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2050058                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            763641                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.688671                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14399541                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14389541                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9370486                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26455411                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.672053                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354199                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9870282                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12121768                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6499589                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3264                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       212329                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7509171                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.614262                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.135570                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2944430     39.21%     39.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2070515     27.57%     66.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       840574     11.19%     77.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       473217      6.30%     84.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       387074      5.15%     89.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       158144      2.11%     91.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       188257      2.51%     94.05% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        93784      1.25%     95.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       353176      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7509171                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9870282                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12121768                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1802321                       # Number of memory references committed
system.switch_cpus2.commit.loads              1108825                       # Number of loads committed
system.switch_cpus2.commit.membars               1632                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1741575                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10922261                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       246796                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       353176                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25777352                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38156717                       # The number of ROB writes
system.switch_cpus2.timesIdled                   4982                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 183379                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9870282                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12121768                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9870282                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.871901                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.871901                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.146919                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.146919                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65375558                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19891845                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18849573                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3264                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 8605910                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3122569                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2542886                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       209782                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1331655                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1228660                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          320244                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9324                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3448232                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17055628                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3122569                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1548904                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3582905                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1074903                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        561677                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1685541                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        84702                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8454477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.485127                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.298237                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4871572     57.62%     57.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          192249      2.27%     59.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          252889      2.99%     62.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          378641      4.48%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          368807      4.36%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          279518      3.31%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          166873      1.97%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          248981      2.94%     79.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1694947     20.05%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8454477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362840                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.981851                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3562685                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       550530                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3452276                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        27530                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        861455                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       526965                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          194                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20401323                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1069                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        861455                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3753286                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         107811                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       166134                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3284718                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       281067                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      19800713                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          221                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        121473                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        88220                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          156                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     27593361                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     92211275                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     92211275                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17114416                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10478945                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         4161                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2343                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           797574                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1835296                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       970150                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19042                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       367465                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18397716                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3963                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14800096                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28089                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6006387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18277607                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          623                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8454477                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.750563                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893352                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2944382     34.83%     34.83% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1857866     21.97%     56.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1212734     14.34%     71.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       811005      9.59%     80.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       758900      8.98%     89.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       407258      4.82%     94.53% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       298501      3.53%     98.06% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        89797      1.06%     99.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        74034      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8454477                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          72555     69.47%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.47% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         14925     14.29%     83.77% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        16955     16.23%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12318787     83.23%     83.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209062      1.41%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1671      0.01%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1461032      9.87%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       809544      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14800096                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.719760                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             104437                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007057                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     38187195                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     24408158                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14384108                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14904533                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        50301                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       705692                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          238                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           96                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       246146                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        861455                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          63818                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         9940                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18401684                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       126388                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1835296                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       970150                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2293                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          7490                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           96                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       128060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       118593                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       246653                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14516444                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1375454                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       283652                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2167904                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2032836                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            792450                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.686799                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14388204                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14384108                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9239032                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25949237                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.671422                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356043                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10022995                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12319564                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6082157                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3340                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       213024                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7593022                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622485                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.146605                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2938381     38.70%     38.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2179749     28.71%     67.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       798653     10.52%     77.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       459003      6.05%     83.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       383688      5.05%     89.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       197304      2.60%     91.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       182770      2.41%     94.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        80184      1.06%     95.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       373290      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7593022                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10022995                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12319564                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1853608                       # Number of memory references committed
system.switch_cpus3.commit.loads              1129604                       # Number of loads committed
system.switch_cpus3.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1767134                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11104335                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       251430                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       373290                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            25621453                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           37665346                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 151433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10022995                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12319564                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10022995                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.858617                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.858617                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.164664                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.164664                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65325946                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       19870552                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       18839941                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3340                       # number of misc regfile writes
system.l2.replacements                          10159                       # number of replacements
system.l2.tagsinuse                       8191.952861                       # Cycle average of tags in use
system.l2.total_refs                           339806                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18351                       # Sample count of references to valid blocks.
system.l2.avg_refs                          18.517029                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            47.781799                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      6.884224                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1176.614340                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.985806                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    958.078463                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.623956                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1176.804563                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      9.698363                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    817.350761                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1182.974547                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            841.941462                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1011.055145                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            946.159431                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.005833                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000840                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.143630                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001097                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.116953                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000931                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.143653                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.001184                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.099774                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.144406                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.102776                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.123420                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.115498                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999994                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         7021                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3146                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4089                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         3235                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   17491                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4439                       # number of Writeback hits
system.l2.Writeback_hits::total                  4439                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         7021                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3146                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4089                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3235                       # number of demand (read+write) hits
system.l2.demand_hits::total                    17491                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         7021                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3146                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4089                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3235                       # number of overall hits
system.l2.overall_hits::total                   17491                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2819                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2239                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3167                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1877                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10155                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2819                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2239                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3167                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1878                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10156                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2819                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2239                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3167                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1878                       # number of overall misses
system.l2.overall_misses::total                 10156                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       484085                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    135804144                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       930962                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    101951057                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       599913                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    142481329                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst       499388                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     84601725                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       467352603                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data        35570                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         35570                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       484085                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    135804144                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       930962                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    101951057                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       599913                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    142481329                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst       499388                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     84637295                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        467388173                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       484085                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    135804144                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       930962                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    101951057                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       599913                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    142481329                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst       499388                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     84637295                       # number of overall miss cycles
system.l2.overall_miss_latency::total       467388173                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         9840                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5385                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7256                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5112                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               27646                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4439                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4439                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         9840                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5385                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7256                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5113                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27647                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         9840                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5385                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7256                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5113                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27647                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.286484                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.415785                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.436466                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.367175                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.367323                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.286484                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.415785                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.436466                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.367299                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367345                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.286484                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.415785                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.436466                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.367299                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367345                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44007.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48174.581057                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 58185.125000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45534.192497                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 46147.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 44989.368172                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 38414.461538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 45072.842302                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46021.920532                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data        35570                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        35570                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44007.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48174.581057                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 58185.125000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45534.192497                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 46147.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 44989.368172                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 38414.461538                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 45067.782215                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46020.891394                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44007.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48174.581057                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 58185.125000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45534.192497                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 46147.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 44989.368172                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 38414.461538                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 45067.782215                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46020.891394                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2409                       # number of writebacks
system.l2.writebacks::total                      2409                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2819                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2239                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3167                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1877                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10155                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2819                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2239                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3167                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1878                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10156                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2819                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2239                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3167                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1878                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10156                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       421184                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    119721005                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       838605                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     88994748                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       525382                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    124209375                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst       423592                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     73698407                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    408832298                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data        29442                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        29442                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       421184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    119721005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       838605                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     88994748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       525382                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    124209375                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst       423592                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     73727849                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    408861740                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       421184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    119721005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       838605                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     88994748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       525382                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    124209375                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst       423592                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     73727849                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    408861740                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.286484                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.415785                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.436466                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.367175                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.367323                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.286484                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.415785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.436466                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.367299                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367345                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.286484                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.415785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.436466                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.367299                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367345                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38289.454545                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42469.317134                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52412.812500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39747.542653                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        40414                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39219.884749                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst        32584                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 39263.935535                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40259.212014                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data        29442                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        29442                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38289.454545                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42469.317134                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 52412.812500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39747.542653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        40414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39219.884749                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst        32584                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 39258.705538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40258.146908                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38289.454545                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42469.317134                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 52412.812500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39747.542653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        40414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39219.884749                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst        32584                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 39258.705538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40258.146908                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.965326                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001574304                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1817739.208711                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.965326                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017573                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.882957                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1566643                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1566643                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1566643                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1566643                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1566643                       # number of overall hits
system.cpu0.icache.overall_hits::total        1566643                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       535455                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       535455                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       535455                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       535455                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       535455                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       535455                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1566654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1566654                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1566654                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1566654                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1566654                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1566654                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48677.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48677.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48677.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48677.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48677.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48677.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       496425                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       496425                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       496425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       496425                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       496425                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       496425                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45129.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45129.545455                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45129.545455                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45129.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45129.545455                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45129.545455                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  9840                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174471237                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10096                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              17281.223950                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   229.910642                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    26.089358                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898088                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101912                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1169415                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1169415                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       776692                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        776692                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1710                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1710                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1598                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1946107                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1946107                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1946107                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1946107                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        38488                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        38488                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38488                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38488                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38488                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38488                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1230890857                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1230890857                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1230890857                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1230890857                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1230890857                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1230890857                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1207903                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1207903                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       776692                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1710                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1598                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1984595                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1984595                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1984595                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1984595                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031863                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031863                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019393                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019393                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019393                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019393                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 31981.159244                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 31981.159244                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 31981.159244                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 31981.159244                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 31981.159244                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 31981.159244                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1095                       # number of writebacks
system.cpu0.dcache.writebacks::total             1095                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        28648                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        28648                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        28648                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        28648                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        28648                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        28648                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         9840                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9840                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         9840                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         9840                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         9840                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         9840                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    202960327                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    202960327                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    202960327                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    202960327                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    202960327                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    202960327                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008146                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008146                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004958                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004958                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004958                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004958                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20626.049492                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20626.049492                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20626.049492                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20626.049492                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20626.049492                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20626.049492                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               542.738706                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913273504                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1681903.322284                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.738706                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025222                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.869774                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1807514                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1807514                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1807514                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1807514                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1807514                       # number of overall hits
system.cpu1.icache.overall_hits::total        1807514                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1096423                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1096423                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1096423                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1096423                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1096423                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1096423                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1807531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1807531                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1807531                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1807531                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1807531                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1807531                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 64495.470588                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 64495.470588                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 64495.470588                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 64495.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 64495.470588                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 64495.470588                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       983534                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       983534                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       983534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       983534                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       983534                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       983534                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61470.875000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61470.875000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 61470.875000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61470.875000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 61470.875000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61470.875000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5385                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               207683522                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5641                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36816.791704                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   201.224260                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    54.775740                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.786032                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.213968                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2232325                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2232325                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       479792                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        479792                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1101                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1100                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1100                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2712117                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2712117                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2712117                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2712117                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18568                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18568                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        18568                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         18568                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        18568                       # number of overall misses
system.cpu1.dcache.overall_misses::total        18568                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    768642178                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    768642178                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    768642178                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    768642178                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    768642178                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    768642178                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2250893                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2250893                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       479792                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       479792                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1101                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1100                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2730685                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2730685                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2730685                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2730685                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008249                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008249                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006800                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006800                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006800                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006800                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41396.067320                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41396.067320                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41396.067320                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41396.067320                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41396.067320                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41396.067320                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          722                       # number of writebacks
system.cpu1.dcache.writebacks::total              722                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13183                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13183                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13183                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13183                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13183                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13183                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5385                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5385                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5385                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5385                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5385                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5385                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    134279429                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    134279429                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    134279429                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    134279429                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    134279429                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    134279429                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002392                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001972                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001972                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24935.827112                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24935.827112                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24935.827112                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24935.827112                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24935.827112                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24935.827112                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.967621                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006595735                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2029426.885081                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.967621                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020781                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794820                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1514980                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1514980                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1514980                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1514980                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1514980                       # number of overall hits
system.cpu2.icache.overall_hits::total        1514980                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst       842471                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total       842471                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst       842471                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total       842471                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst       842471                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total       842471                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1514997                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1514997                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1514997                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1514997                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1514997                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1514997                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000011                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49557.117647                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49557.117647                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49557.117647                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49557.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49557.117647                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49557.117647                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       622148                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       622148                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       622148                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       622148                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       622148                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       622148                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 47857.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 47857.538462                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 47857.538462                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 47857.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 47857.538462                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 47857.538462                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7256                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165473169                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7512                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22027.844649                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   225.020318                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    30.979682                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.878986                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.121014                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1045605                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1045605                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       690232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        690232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2140                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2140                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1632                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1632                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1735837                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1735837                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1735837                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1735837                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16052                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16052                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16052                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16052                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16052                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16052                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    592433641                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    592433641                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    592433641                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    592433641                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    592433641                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    592433641                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1061657                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1061657                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       690232                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       690232                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2140                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1632                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1632                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1751889                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1751889                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1751889                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1751889                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015120                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015120                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009163                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009163                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009163                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009163                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 36907.154311                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 36907.154311                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 36907.154311                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 36907.154311                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 36907.154311                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 36907.154311                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          841                       # number of writebacks
system.cpu2.dcache.writebacks::total              841                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         8796                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         8796                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         8796                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         8796                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         8796                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         8796                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7256                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7256                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7256                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7256                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7256                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7256                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    185009205                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    185009205                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    185009205                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    185009205                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    185009205                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    185009205                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006835                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006835                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004142                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004142                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004142                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004142                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 25497.409730                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25497.409730                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25497.409730                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25497.409730                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25497.409730                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25497.409730                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.970862                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004908946                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026026.100806                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.970862                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020787                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794825                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1685525                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1685525                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1685525                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1685525                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1685525                       # number of overall hits
system.cpu3.icache.overall_hits::total        1685525                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           16                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           16                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           16                       # number of overall misses
system.cpu3.icache.overall_misses::total           16                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst       651673                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total       651673                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst       651673                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total       651673                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst       651673                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total       651673                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1685541                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1685541                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1685541                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1685541                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1685541                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1685541                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 40729.562500                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 40729.562500                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 40729.562500                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 40729.562500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 40729.562500                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 40729.562500                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst       514862                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total       514862                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst       514862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total       514862                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst       514862                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total       514862                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39604.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 39604.769231                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 39604.769231                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 39604.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 39604.769231                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 39604.769231                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5113                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158239554                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5369                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              29472.816912                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.229694                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.770306                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883710                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116290                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1046672                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1046672                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       720305                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        720305                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1746                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1746                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1670                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1766977                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1766977                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1766977                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1766977                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13068                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13068                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          255                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13323                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13323                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13323                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13323                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    515146676                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    515146676                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     12637099                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     12637099                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    527783775                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    527783775                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    527783775                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    527783775                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1059740                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1059740                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720560                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720560                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1746                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1780300                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1780300                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1780300                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1780300                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012331                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012331                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000354                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000354                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007484                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007484                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007484                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007484                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 39420.468013                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 39420.468013                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 49557.250980                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 49557.250980                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 39614.484350                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 39614.484350                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 39614.484350                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 39614.484350                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1781                       # number of writebacks
system.cpu3.dcache.writebacks::total             1781                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         7956                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         7956                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          254                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          254                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8210                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8210                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8210                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8210                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5112                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5112                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5113                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5113                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5113                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5113                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    118354027                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    118354027                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data        36570                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total        36570                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    118390597                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    118390597                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    118390597                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    118390597                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004824                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004824                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002872                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002872                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002872                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002872                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 23152.196205                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23152.196205                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        36570                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        36570                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 23154.820458                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23154.820458                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 23154.820458                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23154.820458                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
