
library IEEE;
use ieee.std_logic_1164.all;

entity my_mux is
    port
    (
       A : in std_logic
    );
end entity;

architecture muxArc of my_mux is


begin
    
	 
	 
end architecture;