
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 256-bit Data Rate: 1600 MT/s

CPU 0 runs ../spec_cpu_traces/620.omnetpp_s-141B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Heartbeat CPU 0 instructions: 10000000 cycles: 7636722 heartbeat IPC: 1.30946 cumulative IPC: 1.30946 (Simulation time: 0 hr 0 min 14 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 15316737 heartbeat IPC: 1.30208 cumulative IPC: 1.30576 (Simulation time: 0 hr 0 min 28 sec) 

Warmup complete CPU 0 instructions: 25000002 cycles: 19191779 (Simulation time: 0 hr 0 min 35 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 37688397 heartbeat IPC: 0.446994 cumulative IPC: 0.27032 (Simulation time: 0 hr 0 min 45 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 75094369 heartbeat IPC: 0.267337 cumulative IPC: 0.268324 (Simulation time: 0 hr 1 min 5 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 112754968 heartbeat IPC: 0.26553 cumulative IPC: 0.267199 (Simulation time: 0 hr 1 min 26 sec) 
Finished CPU 0 instructions: 25000000 cycles: 93563200 cumulative IPC: 0.267199 (Simulation time: 0 hr 1 min 26 sec) 

CPU 0 Branch Prediction Accuracy: 92.5829% MPKI: 11.0765

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.267199 instructions: 25000000 cycles: 93563200
L1D TOTAL     ACCESS:   11567271  HIT:   11122994  MISS:     444277
L1D LOAD      ACCESS:    7056514  HIT:    6669527  MISS:     386987
L1D RFO       ACCESS:    4510757  HIT:    4453467  MISS:      57290
L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1I TOTAL     ACCESS:    6625713  HIT:    6625354  MISS:        359
L1I LOAD      ACCESS:    6625713  HIT:    6625354  MISS:        359
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC TOTAL     ACCESS:     924442  HIT:     620637  MISS:     303805
LLC LOAD      ACCESS:     387341  HIT:     187696  MISS:     199645
LLC RFO       ACCESS:      57287  HIT:      28059  MISS:      29228
LLC PREFETCH  ACCESS:     260559  HIT:     185691  MISS:      74868
LLC WRITEBACK ACCESS:     219255  HIT:     219191  MISS:         64
LLC PREFETCH  REQUESTED:     692909  ISSUED:     690113  USEFUL:      83228  USELESS:      66552
Major fault: 0 Minor fault: 45104

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0
 DBUS_CONGESTED:          0
 WQ ROW_BUFFER_HIT:          0  ROW_BUFFER_MISS:          0  FULL:          0


------------------------------------

=== CPU 0 Total Stats ===
* CPU 0 Total Accesses: 387341
* CPU 0 Total Misses: 199645
* CPU 0 Total Prefetches: 74868
* CPU 0 Total Prefetch Hits: 38572
* CPU 0 Total Non-useful Prefetches: 31951
* CPU 0 Total Undecided Prefetches: 4345

=== CPU 0 ROI Stats ===
* CPU 0 ROI Accesses: 387341
* CPU 0 ROI Misses: 199645
* CPU 0 ROI Prefetches: 74868
* CPU 0 ROI Prefetch Hits: 38572
* CPU 0 ROI Non-useful Prefetches: 31951
* CPU 0 ROI Undecided Prefetches: 4345

