
5.5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002cb8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08002dc4  08002dc4  00012dc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002e34  08002e34  00020074  2**0
                  CONTENTS
  4 .ARM          00000000  08002e34  08002e34  00020074  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002e34  08002e34  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002e34  08002e34  00012e34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002e38  08002e38  00012e38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08002e3c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  20000074  08002eb0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000128  08002eb0  00020128  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009a2c  00000000  00000000  0002009d  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001758  00000000  00000000  00029ac9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b20  00000000  00000000  0002b228  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000a58  00000000  00000000  0002bd48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013f78  00000000  00000000  0002c7a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00007647  00000000  00000000  00040718  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0006f819  00000000  00000000  00047d5f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000b7578  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000316c  00000000  00000000  000b75f4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000074 	.word	0x20000074
 8000128:	00000000 	.word	0x00000000
 800012c:	08002dac 	.word	0x08002dac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000078 	.word	0x20000078
 8000148:	08002dac 	.word	0x08002dac

0800014c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	b082      	sub	sp, #8
 8000150:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000152:	f000 fbe1 	bl	8000918 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000156:	f000 f84d 	bl	80001f4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800015a:	f000 f927 	bl	80003ac <MX_GPIO_Init>
  MX_TIM3_Init();
 800015e:	f000 f885 	bl	800026c <MX_TIM3_Init>
  MX_USART1_UART_Init();
 8000162:	f000 f8f9 	bl	8000358 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim3,TIM_CHANNEL_2);
 8000166:	2104      	movs	r1, #4
 8000168:	481a      	ldr	r0, [pc, #104]	; (80001d4 <main+0x88>)
 800016a:	f001 fb43 	bl	80017f4 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,cmpv);
 800016e:	4b1a      	ldr	r3, [pc, #104]	; (80001d8 <main+0x8c>)
 8000170:	881a      	ldrh	r2, [r3, #0]
 8000172:	4b18      	ldr	r3, [pc, #96]	; (80001d4 <main+0x88>)
 8000174:	681b      	ldr	r3, [r3, #0]
 8000176:	639a      	str	r2, [r3, #56]	; 0x38
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8000178:	2200      	movs	r2, #0
 800017a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800017e:	4817      	ldr	r0, [pc, #92]	; (80001dc <main+0x90>)
 8000180:	f000 fe8c 	bl	8000e9c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8000184:	2200      	movs	r2, #0
 8000186:	f44f 7100 	mov.w	r1, #512	; 0x200
 800018a:	4814      	ldr	r0, [pc, #80]	; (80001dc <main+0x90>)
 800018c:	f000 fe86 	bl	8000e9c <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(rf==1)
 8000190:	4b13      	ldr	r3, [pc, #76]	; (80001e0 <main+0x94>)
 8000192:	781b      	ldrb	r3, [r3, #0]
 8000194:	2b01      	cmp	r3, #1
 8000196:	d1fb      	bne.n	8000190 <main+0x44>
	  {
		  HAL_UART_Transmit(&huart1,&"PWM:",4,4);
 8000198:	2304      	movs	r3, #4
 800019a:	2204      	movs	r2, #4
 800019c:	4911      	ldr	r1, [pc, #68]	; (80001e4 <main+0x98>)
 800019e:	4812      	ldr	r0, [pc, #72]	; (80001e8 <main+0x9c>)
 80001a0:	f002 f803 	bl	80021aa <HAL_UART_Transmit>
		  sprintf(str,"%d",cmpv);
 80001a4:	4b0c      	ldr	r3, [pc, #48]	; (80001d8 <main+0x8c>)
 80001a6:	881b      	ldrh	r3, [r3, #0]
 80001a8:	461a      	mov	r2, r3
 80001aa:	1d3b      	adds	r3, r7, #4
 80001ac:	490f      	ldr	r1, [pc, #60]	; (80001ec <main+0xa0>)
 80001ae:	4618      	mov	r0, r3
 80001b0:	f002 f9ea 	bl	8002588 <siprintf>
		  HAL_UART_Transmit(&huart1,str,3,3);
 80001b4:	1d39      	adds	r1, r7, #4
 80001b6:	2303      	movs	r3, #3
 80001b8:	2203      	movs	r2, #3
 80001ba:	480b      	ldr	r0, [pc, #44]	; (80001e8 <main+0x9c>)
 80001bc:	f001 fff5 	bl	80021aa <HAL_UART_Transmit>
		  HAL_UART_Transmit(&huart1,&"\n\r",2,2);
 80001c0:	2302      	movs	r3, #2
 80001c2:	2202      	movs	r2, #2
 80001c4:	490a      	ldr	r1, [pc, #40]	; (80001f0 <main+0xa4>)
 80001c6:	4808      	ldr	r0, [pc, #32]	; (80001e8 <main+0x9c>)
 80001c8:	f001 ffef 	bl	80021aa <HAL_UART_Transmit>
		  rf=0;
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <main+0x94>)
 80001ce:	2200      	movs	r2, #0
 80001d0:	701a      	strb	r2, [r3, #0]
	  if(rf==1)
 80001d2:	e7dd      	b.n	8000190 <main+0x44>
 80001d4:	200000a0 	.word	0x200000a0
 80001d8:	20000000 	.word	0x20000000
 80001dc:	40011000 	.word	0x40011000
 80001e0:	20000090 	.word	0x20000090
 80001e4:	08002dc4 	.word	0x08002dc4
 80001e8:	200000e0 	.word	0x200000e0
 80001ec:	08002dcc 	.word	0x08002dcc
 80001f0:	08002dd0 	.word	0x08002dd0

080001f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001f4:	b580      	push	{r7, lr}
 80001f6:	b090      	sub	sp, #64	; 0x40
 80001f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001fa:	f107 0318 	add.w	r3, r7, #24
 80001fe:	2228      	movs	r2, #40	; 0x28
 8000200:	2100      	movs	r1, #0
 8000202:	4618      	mov	r0, r3
 8000204:	f002 f9b8 	bl	8002578 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000208:	1d3b      	adds	r3, r7, #4
 800020a:	2200      	movs	r2, #0
 800020c:	601a      	str	r2, [r3, #0]
 800020e:	605a      	str	r2, [r3, #4]
 8000210:	609a      	str	r2, [r3, #8]
 8000212:	60da      	str	r2, [r3, #12]
 8000214:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000216:	2302      	movs	r3, #2
 8000218:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800021a:	2301      	movs	r3, #1
 800021c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800021e:	2310      	movs	r3, #16
 8000220:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000222:	2300      	movs	r3, #0
 8000224:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000226:	f107 0318 	add.w	r3, r7, #24
 800022a:	4618      	mov	r0, r3
 800022c:	f000 fe66 	bl	8000efc <HAL_RCC_OscConfig>
 8000230:	4603      	mov	r3, r0
 8000232:	2b00      	cmp	r3, #0
 8000234:	d001      	beq.n	800023a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000236:	f000 f9a9 	bl	800058c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800023a:	230f      	movs	r3, #15
 800023c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800023e:	2300      	movs	r3, #0
 8000240:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000242:	2300      	movs	r3, #0
 8000244:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000246:	2300      	movs	r3, #0
 8000248:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800024a:	2300      	movs	r3, #0
 800024c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800024e:	1d3b      	adds	r3, r7, #4
 8000250:	2100      	movs	r1, #0
 8000252:	4618      	mov	r0, r3
 8000254:	f001 f8d2 	bl	80013fc <HAL_RCC_ClockConfig>
 8000258:	4603      	mov	r3, r0
 800025a:	2b00      	cmp	r3, #0
 800025c:	d001      	beq.n	8000262 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800025e:	f000 f995 	bl	800058c <Error_Handler>
  }
}
 8000262:	bf00      	nop
 8000264:	3740      	adds	r7, #64	; 0x40
 8000266:	46bd      	mov	sp, r7
 8000268:	bd80      	pop	{r7, pc}
	...

0800026c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800026c:	b580      	push	{r7, lr}
 800026e:	b08e      	sub	sp, #56	; 0x38
 8000270:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000272:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000276:	2200      	movs	r2, #0
 8000278:	601a      	str	r2, [r3, #0]
 800027a:	605a      	str	r2, [r3, #4]
 800027c:	609a      	str	r2, [r3, #8]
 800027e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000280:	f107 0320 	add.w	r3, r7, #32
 8000284:	2200      	movs	r2, #0
 8000286:	601a      	str	r2, [r3, #0]
 8000288:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800028a:	1d3b      	adds	r3, r7, #4
 800028c:	2200      	movs	r2, #0
 800028e:	601a      	str	r2, [r3, #0]
 8000290:	605a      	str	r2, [r3, #4]
 8000292:	609a      	str	r2, [r3, #8]
 8000294:	60da      	str	r2, [r3, #12]
 8000296:	611a      	str	r2, [r3, #16]
 8000298:	615a      	str	r2, [r3, #20]
 800029a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800029c:	4b2c      	ldr	r3, [pc, #176]	; (8000350 <MX_TIM3_Init+0xe4>)
 800029e:	4a2d      	ldr	r2, [pc, #180]	; (8000354 <MX_TIM3_Init+0xe8>)
 80002a0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 79;
 80002a2:	4b2b      	ldr	r3, [pc, #172]	; (8000350 <MX_TIM3_Init+0xe4>)
 80002a4:	224f      	movs	r2, #79	; 0x4f
 80002a6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80002a8:	4b29      	ldr	r3, [pc, #164]	; (8000350 <MX_TIM3_Init+0xe4>)
 80002aa:	2200      	movs	r2, #0
 80002ac:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80002ae:	4b28      	ldr	r3, [pc, #160]	; (8000350 <MX_TIM3_Init+0xe4>)
 80002b0:	2263      	movs	r2, #99	; 0x63
 80002b2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80002b4:	4b26      	ldr	r3, [pc, #152]	; (8000350 <MX_TIM3_Init+0xe4>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80002ba:	4b25      	ldr	r3, [pc, #148]	; (8000350 <MX_TIM3_Init+0xe4>)
 80002bc:	2200      	movs	r2, #0
 80002be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80002c0:	4823      	ldr	r0, [pc, #140]	; (8000350 <MX_TIM3_Init+0xe4>)
 80002c2:	f001 fa37 	bl	8001734 <HAL_TIM_Base_Init>
 80002c6:	4603      	mov	r3, r0
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d001      	beq.n	80002d0 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 80002cc:	f000 f95e 	bl	800058c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80002d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80002d4:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80002d6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80002da:	4619      	mov	r1, r3
 80002dc:	481c      	ldr	r0, [pc, #112]	; (8000350 <MX_TIM3_Init+0xe4>)
 80002de:	f001 fb81 	bl	80019e4 <HAL_TIM_ConfigClockSource>
 80002e2:	4603      	mov	r3, r0
 80002e4:	2b00      	cmp	r3, #0
 80002e6:	d001      	beq.n	80002ec <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 80002e8:	f000 f950 	bl	800058c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80002ec:	4818      	ldr	r0, [pc, #96]	; (8000350 <MX_TIM3_Init+0xe4>)
 80002ee:	f001 fa4c 	bl	800178a <HAL_TIM_PWM_Init>
 80002f2:	4603      	mov	r3, r0
 80002f4:	2b00      	cmp	r3, #0
 80002f6:	d001      	beq.n	80002fc <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 80002f8:	f000 f948 	bl	800058c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80002fc:	2300      	movs	r3, #0
 80002fe:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000300:	2300      	movs	r3, #0
 8000302:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000304:	f107 0320 	add.w	r3, r7, #32
 8000308:	4619      	mov	r1, r3
 800030a:	4811      	ldr	r0, [pc, #68]	; (8000350 <MX_TIM3_Init+0xe4>)
 800030c:	f001 febc 	bl	8002088 <HAL_TIMEx_MasterConfigSynchronization>
 8000310:	4603      	mov	r3, r0
 8000312:	2b00      	cmp	r3, #0
 8000314:	d001      	beq.n	800031a <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 8000316:	f000 f939 	bl	800058c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800031a:	2360      	movs	r3, #96	; 0x60
 800031c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800031e:	2300      	movs	r3, #0
 8000320:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8000322:	2302      	movs	r3, #2
 8000324:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000326:	2300      	movs	r3, #0
 8000328:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800032a:	1d3b      	adds	r3, r7, #4
 800032c:	2204      	movs	r2, #4
 800032e:	4619      	mov	r1, r3
 8000330:	4807      	ldr	r0, [pc, #28]	; (8000350 <MX_TIM3_Init+0xe4>)
 8000332:	f001 fa91 	bl	8001858 <HAL_TIM_PWM_ConfigChannel>
 8000336:	4603      	mov	r3, r0
 8000338:	2b00      	cmp	r3, #0
 800033a:	d001      	beq.n	8000340 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 800033c:	f000 f926 	bl	800058c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000340:	4803      	ldr	r0, [pc, #12]	; (8000350 <MX_TIM3_Init+0xe4>)
 8000342:	f000 f979 	bl	8000638 <HAL_TIM_MspPostInit>

}
 8000346:	bf00      	nop
 8000348:	3738      	adds	r7, #56	; 0x38
 800034a:	46bd      	mov	sp, r7
 800034c:	bd80      	pop	{r7, pc}
 800034e:	bf00      	nop
 8000350:	200000a0 	.word	0x200000a0
 8000354:	40000400 	.word	0x40000400

08000358 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000358:	b580      	push	{r7, lr}
 800035a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800035c:	4b11      	ldr	r3, [pc, #68]	; (80003a4 <MX_USART1_UART_Init+0x4c>)
 800035e:	4a12      	ldr	r2, [pc, #72]	; (80003a8 <MX_USART1_UART_Init+0x50>)
 8000360:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 8000362:	4b10      	ldr	r3, [pc, #64]	; (80003a4 <MX_USART1_UART_Init+0x4c>)
 8000364:	f44f 4296 	mov.w	r2, #19200	; 0x4b00
 8000368:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800036a:	4b0e      	ldr	r3, [pc, #56]	; (80003a4 <MX_USART1_UART_Init+0x4c>)
 800036c:	2200      	movs	r2, #0
 800036e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000370:	4b0c      	ldr	r3, [pc, #48]	; (80003a4 <MX_USART1_UART_Init+0x4c>)
 8000372:	2200      	movs	r2, #0
 8000374:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000376:	4b0b      	ldr	r3, [pc, #44]	; (80003a4 <MX_USART1_UART_Init+0x4c>)
 8000378:	2200      	movs	r2, #0
 800037a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800037c:	4b09      	ldr	r3, [pc, #36]	; (80003a4 <MX_USART1_UART_Init+0x4c>)
 800037e:	220c      	movs	r2, #12
 8000380:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000382:	4b08      	ldr	r3, [pc, #32]	; (80003a4 <MX_USART1_UART_Init+0x4c>)
 8000384:	2200      	movs	r2, #0
 8000386:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000388:	4b06      	ldr	r3, [pc, #24]	; (80003a4 <MX_USART1_UART_Init+0x4c>)
 800038a:	2200      	movs	r2, #0
 800038c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800038e:	4805      	ldr	r0, [pc, #20]	; (80003a4 <MX_USART1_UART_Init+0x4c>)
 8000390:	f001 febe 	bl	8002110 <HAL_UART_Init>
 8000394:	4603      	mov	r3, r0
 8000396:	2b00      	cmp	r3, #0
 8000398:	d001      	beq.n	800039e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800039a:	f000 f8f7 	bl	800058c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800039e:	bf00      	nop
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	200000e0 	.word	0x200000e0
 80003a8:	40013800 	.word	0x40013800

080003ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b088      	sub	sp, #32
 80003b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003b2:	f107 0310 	add.w	r3, r7, #16
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	605a      	str	r2, [r3, #4]
 80003bc:	609a      	str	r2, [r3, #8]
 80003be:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80003c0:	4b38      	ldr	r3, [pc, #224]	; (80004a4 <MX_GPIO_Init+0xf8>)
 80003c2:	699b      	ldr	r3, [r3, #24]
 80003c4:	4a37      	ldr	r2, [pc, #220]	; (80004a4 <MX_GPIO_Init+0xf8>)
 80003c6:	f043 0308 	orr.w	r3, r3, #8
 80003ca:	6193      	str	r3, [r2, #24]
 80003cc:	4b35      	ldr	r3, [pc, #212]	; (80004a4 <MX_GPIO_Init+0xf8>)
 80003ce:	699b      	ldr	r3, [r3, #24]
 80003d0:	f003 0308 	and.w	r3, r3, #8
 80003d4:	60fb      	str	r3, [r7, #12]
 80003d6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80003d8:	4b32      	ldr	r3, [pc, #200]	; (80004a4 <MX_GPIO_Init+0xf8>)
 80003da:	699b      	ldr	r3, [r3, #24]
 80003dc:	4a31      	ldr	r2, [pc, #196]	; (80004a4 <MX_GPIO_Init+0xf8>)
 80003de:	f043 0310 	orr.w	r3, r3, #16
 80003e2:	6193      	str	r3, [r2, #24]
 80003e4:	4b2f      	ldr	r3, [pc, #188]	; (80004a4 <MX_GPIO_Init+0xf8>)
 80003e6:	699b      	ldr	r3, [r3, #24]
 80003e8:	f003 0310 	and.w	r3, r3, #16
 80003ec:	60bb      	str	r3, [r7, #8]
 80003ee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f0:	4b2c      	ldr	r3, [pc, #176]	; (80004a4 <MX_GPIO_Init+0xf8>)
 80003f2:	699b      	ldr	r3, [r3, #24]
 80003f4:	4a2b      	ldr	r2, [pc, #172]	; (80004a4 <MX_GPIO_Init+0xf8>)
 80003f6:	f043 0304 	orr.w	r3, r3, #4
 80003fa:	6193      	str	r3, [r2, #24]
 80003fc:	4b29      	ldr	r3, [pc, #164]	; (80004a4 <MX_GPIO_Init+0xf8>)
 80003fe:	699b      	ldr	r3, [r3, #24]
 8000400:	f003 0304 	and.w	r3, r3, #4
 8000404:	607b      	str	r3, [r7, #4]
 8000406:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000408:	2200      	movs	r2, #0
 800040a:	f44f 7140 	mov.w	r1, #768	; 0x300
 800040e:	4826      	ldr	r0, [pc, #152]	; (80004a8 <MX_GPIO_Init+0xfc>)
 8000410:	f000 fd44 	bl	8000e9c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PB0 PB1 PB2 PB3
                           PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000414:	231f      	movs	r3, #31
 8000416:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000418:	4b24      	ldr	r3, [pc, #144]	; (80004ac <MX_GPIO_Init+0x100>)
 800041a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800041c:	2301      	movs	r3, #1
 800041e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000420:	f107 0310 	add.w	r3, r7, #16
 8000424:	4619      	mov	r1, r3
 8000426:	4822      	ldr	r0, [pc, #136]	; (80004b0 <MX_GPIO_Init+0x104>)
 8000428:	f000 fbe6 	bl	8000bf8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800042c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000430:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000432:	2311      	movs	r3, #17
 8000434:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000436:	2300      	movs	r3, #0
 8000438:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800043a:	2302      	movs	r3, #2
 800043c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800043e:	f107 0310 	add.w	r3, r7, #16
 8000442:	4619      	mov	r1, r3
 8000444:	4818      	ldr	r0, [pc, #96]	; (80004a8 <MX_GPIO_Init+0xfc>)
 8000446:	f000 fbd7 	bl	8000bf8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800044a:	2200      	movs	r2, #0
 800044c:	2100      	movs	r1, #0
 800044e:	2006      	movs	r0, #6
 8000450:	f000 fb9b 	bl	8000b8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000454:	2006      	movs	r0, #6
 8000456:	f000 fbb4 	bl	8000bc2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800045a:	2200      	movs	r2, #0
 800045c:	2100      	movs	r1, #0
 800045e:	2007      	movs	r0, #7
 8000460:	f000 fb93 	bl	8000b8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000464:	2007      	movs	r0, #7
 8000466:	f000 fbac 	bl	8000bc2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800046a:	2200      	movs	r2, #0
 800046c:	2100      	movs	r1, #0
 800046e:	2008      	movs	r0, #8
 8000470:	f000 fb8b 	bl	8000b8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000474:	2008      	movs	r0, #8
 8000476:	f000 fba4 	bl	8000bc2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 800047a:	2200      	movs	r2, #0
 800047c:	2100      	movs	r1, #0
 800047e:	2009      	movs	r0, #9
 8000480:	f000 fb83 	bl	8000b8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 8000484:	2009      	movs	r0, #9
 8000486:	f000 fb9c 	bl	8000bc2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800048a:	2200      	movs	r2, #0
 800048c:	2100      	movs	r1, #0
 800048e:	200a      	movs	r0, #10
 8000490:	f000 fb7b 	bl	8000b8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000494:	200a      	movs	r0, #10
 8000496:	f000 fb94 	bl	8000bc2 <HAL_NVIC_EnableIRQ>

}
 800049a:	bf00      	nop
 800049c:	3720      	adds	r7, #32
 800049e:	46bd      	mov	sp, r7
 80004a0:	bd80      	pop	{r7, pc}
 80004a2:	bf00      	nop
 80004a4:	40021000 	.word	0x40021000
 80004a8:	40011000 	.word	0x40011000
 80004ac:	10210000 	.word	0x10210000
 80004b0:	40010c00 	.word	0x40010c00

080004b4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	4603      	mov	r3, r0
 80004bc:	80fb      	strh	r3, [r7, #6]
	if     (GPIO_Pin==GPIO_PIN_0)
 80004be:	88fb      	ldrh	r3, [r7, #6]
 80004c0:	2b01      	cmp	r3, #1
 80004c2:	d10f      	bne.n	80004e4 <HAL_GPIO_EXTI_Callback+0x30>
	{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80004c4:	2201      	movs	r2, #1
 80004c6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004ca:	482c      	ldr	r0, [pc, #176]	; (800057c <HAL_GPIO_EXTI_Callback+0xc8>)
 80004cc:	f000 fce6 	bl	8000e9c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 80004d0:	2200      	movs	r2, #0
 80004d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004d6:	4829      	ldr	r0, [pc, #164]	; (800057c <HAL_GPIO_EXTI_Callback+0xc8>)
 80004d8:	f000 fce0 	bl	8000e9c <HAL_GPIO_WritePin>
		rf=1;
 80004dc:	4b28      	ldr	r3, [pc, #160]	; (8000580 <HAL_GPIO_EXTI_Callback+0xcc>)
 80004de:	2201      	movs	r2, #1
 80004e0:	701a      	strb	r2, [r3, #0]
	{
		if(cmpv>0)cmpv-=10;
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,cmpv);
		rf=1;
	}
}
 80004e2:	e047      	b.n	8000574 <HAL_GPIO_EXTI_Callback+0xc0>
	else if(GPIO_Pin==GPIO_PIN_1)
 80004e4:	88fb      	ldrh	r3, [r7, #6]
 80004e6:	2b02      	cmp	r3, #2
 80004e8:	d10f      	bne.n	800050a <HAL_GPIO_EXTI_Callback+0x56>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80004f0:	4822      	ldr	r0, [pc, #136]	; (800057c <HAL_GPIO_EXTI_Callback+0xc8>)
 80004f2:	f000 fcd3 	bl	8000e9c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 80004f6:	2201      	movs	r2, #1
 80004f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80004fc:	481f      	ldr	r0, [pc, #124]	; (800057c <HAL_GPIO_EXTI_Callback+0xc8>)
 80004fe:	f000 fccd 	bl	8000e9c <HAL_GPIO_WritePin>
		rf=1;
 8000502:	4b1f      	ldr	r3, [pc, #124]	; (8000580 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000504:	2201      	movs	r2, #1
 8000506:	701a      	strb	r2, [r3, #0]
}
 8000508:	e034      	b.n	8000574 <HAL_GPIO_EXTI_Callback+0xc0>
	else if(GPIO_Pin==GPIO_PIN_2)
 800050a:	88fb      	ldrh	r3, [r7, #6]
 800050c:	2b04      	cmp	r3, #4
 800050e:	d106      	bne.n	800051e <HAL_GPIO_EXTI_Callback+0x6a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000510:	2200      	movs	r2, #0
 8000512:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000516:	4819      	ldr	r0, [pc, #100]	; (800057c <HAL_GPIO_EXTI_Callback+0xc8>)
 8000518:	f000 fcc0 	bl	8000e9c <HAL_GPIO_WritePin>
}
 800051c:	e02a      	b.n	8000574 <HAL_GPIO_EXTI_Callback+0xc0>
	else if(GPIO_Pin==GPIO_PIN_3)
 800051e:	88fb      	ldrh	r3, [r7, #6]
 8000520:	2b08      	cmp	r3, #8
 8000522:	d112      	bne.n	800054a <HAL_GPIO_EXTI_Callback+0x96>
		if(cmpv<100)cmpv+=10;
 8000524:	4b17      	ldr	r3, [pc, #92]	; (8000584 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000526:	881b      	ldrh	r3, [r3, #0]
 8000528:	2b63      	cmp	r3, #99	; 0x63
 800052a:	d805      	bhi.n	8000538 <HAL_GPIO_EXTI_Callback+0x84>
 800052c:	4b15      	ldr	r3, [pc, #84]	; (8000584 <HAL_GPIO_EXTI_Callback+0xd0>)
 800052e:	881b      	ldrh	r3, [r3, #0]
 8000530:	330a      	adds	r3, #10
 8000532:	b29a      	uxth	r2, r3
 8000534:	4b13      	ldr	r3, [pc, #76]	; (8000584 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000536:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,cmpv);
 8000538:	4b12      	ldr	r3, [pc, #72]	; (8000584 <HAL_GPIO_EXTI_Callback+0xd0>)
 800053a:	881a      	ldrh	r2, [r3, #0]
 800053c:	4b12      	ldr	r3, [pc, #72]	; (8000588 <HAL_GPIO_EXTI_Callback+0xd4>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	639a      	str	r2, [r3, #56]	; 0x38
		rf=1;
 8000542:	4b0f      	ldr	r3, [pc, #60]	; (8000580 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000544:	2201      	movs	r2, #1
 8000546:	701a      	strb	r2, [r3, #0]
}
 8000548:	e014      	b.n	8000574 <HAL_GPIO_EXTI_Callback+0xc0>
	else if(GPIO_Pin==GPIO_PIN_4)
 800054a:	88fb      	ldrh	r3, [r7, #6]
 800054c:	2b10      	cmp	r3, #16
 800054e:	d111      	bne.n	8000574 <HAL_GPIO_EXTI_Callback+0xc0>
		if(cmpv>0)cmpv-=10;
 8000550:	4b0c      	ldr	r3, [pc, #48]	; (8000584 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000552:	881b      	ldrh	r3, [r3, #0]
 8000554:	2b00      	cmp	r3, #0
 8000556:	d005      	beq.n	8000564 <HAL_GPIO_EXTI_Callback+0xb0>
 8000558:	4b0a      	ldr	r3, [pc, #40]	; (8000584 <HAL_GPIO_EXTI_Callback+0xd0>)
 800055a:	881b      	ldrh	r3, [r3, #0]
 800055c:	3b0a      	subs	r3, #10
 800055e:	b29a      	uxth	r2, r3
 8000560:	4b08      	ldr	r3, [pc, #32]	; (8000584 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000562:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim3,TIM_CHANNEL_2,cmpv);
 8000564:	4b07      	ldr	r3, [pc, #28]	; (8000584 <HAL_GPIO_EXTI_Callback+0xd0>)
 8000566:	881a      	ldrh	r2, [r3, #0]
 8000568:	4b07      	ldr	r3, [pc, #28]	; (8000588 <HAL_GPIO_EXTI_Callback+0xd4>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	639a      	str	r2, [r3, #56]	; 0x38
		rf=1;
 800056e:	4b04      	ldr	r3, [pc, #16]	; (8000580 <HAL_GPIO_EXTI_Callback+0xcc>)
 8000570:	2201      	movs	r2, #1
 8000572:	701a      	strb	r2, [r3, #0]
}
 8000574:	bf00      	nop
 8000576:	3708      	adds	r7, #8
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	40011000 	.word	0x40011000
 8000580:	20000090 	.word	0x20000090
 8000584:	20000000 	.word	0x20000000
 8000588:	200000a0 	.word	0x200000a0

0800058c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000590:	bf00      	nop
 8000592:	46bd      	mov	sp, r7
 8000594:	bc80      	pop	{r7}
 8000596:	4770      	bx	lr

08000598 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000598:	b480      	push	{r7}
 800059a:	b085      	sub	sp, #20
 800059c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800059e:	4b15      	ldr	r3, [pc, #84]	; (80005f4 <HAL_MspInit+0x5c>)
 80005a0:	699b      	ldr	r3, [r3, #24]
 80005a2:	4a14      	ldr	r2, [pc, #80]	; (80005f4 <HAL_MspInit+0x5c>)
 80005a4:	f043 0301 	orr.w	r3, r3, #1
 80005a8:	6193      	str	r3, [r2, #24]
 80005aa:	4b12      	ldr	r3, [pc, #72]	; (80005f4 <HAL_MspInit+0x5c>)
 80005ac:	699b      	ldr	r3, [r3, #24]
 80005ae:	f003 0301 	and.w	r3, r3, #1
 80005b2:	60bb      	str	r3, [r7, #8]
 80005b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005b6:	4b0f      	ldr	r3, [pc, #60]	; (80005f4 <HAL_MspInit+0x5c>)
 80005b8:	69db      	ldr	r3, [r3, #28]
 80005ba:	4a0e      	ldr	r2, [pc, #56]	; (80005f4 <HAL_MspInit+0x5c>)
 80005bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80005c0:	61d3      	str	r3, [r2, #28]
 80005c2:	4b0c      	ldr	r3, [pc, #48]	; (80005f4 <HAL_MspInit+0x5c>)
 80005c4:	69db      	ldr	r3, [r3, #28]
 80005c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80005ce:	4b0a      	ldr	r3, [pc, #40]	; (80005f8 <HAL_MspInit+0x60>)
 80005d0:	685b      	ldr	r3, [r3, #4]
 80005d2:	60fb      	str	r3, [r7, #12]
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80005da:	60fb      	str	r3, [r7, #12]
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80005e2:	60fb      	str	r3, [r7, #12]
 80005e4:	4a04      	ldr	r2, [pc, #16]	; (80005f8 <HAL_MspInit+0x60>)
 80005e6:	68fb      	ldr	r3, [r7, #12]
 80005e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005ea:	bf00      	nop
 80005ec:	3714      	adds	r7, #20
 80005ee:	46bd      	mov	sp, r7
 80005f0:	bc80      	pop	{r7}
 80005f2:	4770      	bx	lr
 80005f4:	40021000 	.word	0x40021000
 80005f8:	40010000 	.word	0x40010000

080005fc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80005fc:	b480      	push	{r7}
 80005fe:	b085      	sub	sp, #20
 8000600:	af00      	add	r7, sp, #0
 8000602:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	4a09      	ldr	r2, [pc, #36]	; (8000630 <HAL_TIM_Base_MspInit+0x34>)
 800060a:	4293      	cmp	r3, r2
 800060c:	d10b      	bne.n	8000626 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800060e:	4b09      	ldr	r3, [pc, #36]	; (8000634 <HAL_TIM_Base_MspInit+0x38>)
 8000610:	69db      	ldr	r3, [r3, #28]
 8000612:	4a08      	ldr	r2, [pc, #32]	; (8000634 <HAL_TIM_Base_MspInit+0x38>)
 8000614:	f043 0302 	orr.w	r3, r3, #2
 8000618:	61d3      	str	r3, [r2, #28]
 800061a:	4b06      	ldr	r3, [pc, #24]	; (8000634 <HAL_TIM_Base_MspInit+0x38>)
 800061c:	69db      	ldr	r3, [r3, #28]
 800061e:	f003 0302 	and.w	r3, r3, #2
 8000622:	60fb      	str	r3, [r7, #12]
 8000624:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000626:	bf00      	nop
 8000628:	3714      	adds	r7, #20
 800062a:	46bd      	mov	sp, r7
 800062c:	bc80      	pop	{r7}
 800062e:	4770      	bx	lr
 8000630:	40000400 	.word	0x40000400
 8000634:	40021000 	.word	0x40021000

08000638 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	b088      	sub	sp, #32
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000640:	f107 030c 	add.w	r3, r7, #12
 8000644:	2200      	movs	r2, #0
 8000646:	601a      	str	r2, [r3, #0]
 8000648:	605a      	str	r2, [r3, #4]
 800064a:	609a      	str	r2, [r3, #8]
 800064c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	681b      	ldr	r3, [r3, #0]
 8000652:	4a18      	ldr	r2, [pc, #96]	; (80006b4 <HAL_TIM_MspPostInit+0x7c>)
 8000654:	4293      	cmp	r3, r2
 8000656:	d129      	bne.n	80006ac <HAL_TIM_MspPostInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000658:	4b17      	ldr	r3, [pc, #92]	; (80006b8 <HAL_TIM_MspPostInit+0x80>)
 800065a:	699b      	ldr	r3, [r3, #24]
 800065c:	4a16      	ldr	r2, [pc, #88]	; (80006b8 <HAL_TIM_MspPostInit+0x80>)
 800065e:	f043 0310 	orr.w	r3, r3, #16
 8000662:	6193      	str	r3, [r2, #24]
 8000664:	4b14      	ldr	r3, [pc, #80]	; (80006b8 <HAL_TIM_MspPostInit+0x80>)
 8000666:	699b      	ldr	r3, [r3, #24]
 8000668:	f003 0310 	and.w	r3, r3, #16
 800066c:	60bb      	str	r3, [r7, #8]
 800066e:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000670:	2380      	movs	r3, #128	; 0x80
 8000672:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000674:	2312      	movs	r3, #18
 8000676:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000678:	2303      	movs	r3, #3
 800067a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800067c:	f107 030c 	add.w	r3, r7, #12
 8000680:	4619      	mov	r1, r3
 8000682:	480e      	ldr	r0, [pc, #56]	; (80006bc <HAL_TIM_MspPostInit+0x84>)
 8000684:	f000 fab8 	bl	8000bf8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_ENABLE();
 8000688:	4b0d      	ldr	r3, [pc, #52]	; (80006c0 <HAL_TIM_MspPostInit+0x88>)
 800068a:	685b      	ldr	r3, [r3, #4]
 800068c:	61fb      	str	r3, [r7, #28]
 800068e:	69fb      	ldr	r3, [r7, #28]
 8000690:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8000694:	61fb      	str	r3, [r7, #28]
 8000696:	69fb      	ldr	r3, [r7, #28]
 8000698:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800069c:	61fb      	str	r3, [r7, #28]
 800069e:	69fb      	ldr	r3, [r7, #28]
 80006a0:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 80006a4:	61fb      	str	r3, [r7, #28]
 80006a6:	4a06      	ldr	r2, [pc, #24]	; (80006c0 <HAL_TIM_MspPostInit+0x88>)
 80006a8:	69fb      	ldr	r3, [r7, #28]
 80006aa:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80006ac:	bf00      	nop
 80006ae:	3720      	adds	r7, #32
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	40000400 	.word	0x40000400
 80006b8:	40021000 	.word	0x40021000
 80006bc:	40011000 	.word	0x40011000
 80006c0:	40010000 	.word	0x40010000

080006c4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80006c4:	b580      	push	{r7, lr}
 80006c6:	b088      	sub	sp, #32
 80006c8:	af00      	add	r7, sp, #0
 80006ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006cc:	f107 0310 	add.w	r3, r7, #16
 80006d0:	2200      	movs	r2, #0
 80006d2:	601a      	str	r2, [r3, #0]
 80006d4:	605a      	str	r2, [r3, #4]
 80006d6:	609a      	str	r2, [r3, #8]
 80006d8:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	4a1c      	ldr	r2, [pc, #112]	; (8000750 <HAL_UART_MspInit+0x8c>)
 80006e0:	4293      	cmp	r3, r2
 80006e2:	d131      	bne.n	8000748 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80006e4:	4b1b      	ldr	r3, [pc, #108]	; (8000754 <HAL_UART_MspInit+0x90>)
 80006e6:	699b      	ldr	r3, [r3, #24]
 80006e8:	4a1a      	ldr	r2, [pc, #104]	; (8000754 <HAL_UART_MspInit+0x90>)
 80006ea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006ee:	6193      	str	r3, [r2, #24]
 80006f0:	4b18      	ldr	r3, [pc, #96]	; (8000754 <HAL_UART_MspInit+0x90>)
 80006f2:	699b      	ldr	r3, [r3, #24]
 80006f4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80006f8:	60fb      	str	r3, [r7, #12]
 80006fa:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80006fc:	4b15      	ldr	r3, [pc, #84]	; (8000754 <HAL_UART_MspInit+0x90>)
 80006fe:	699b      	ldr	r3, [r3, #24]
 8000700:	4a14      	ldr	r2, [pc, #80]	; (8000754 <HAL_UART_MspInit+0x90>)
 8000702:	f043 0304 	orr.w	r3, r3, #4
 8000706:	6193      	str	r3, [r2, #24]
 8000708:	4b12      	ldr	r3, [pc, #72]	; (8000754 <HAL_UART_MspInit+0x90>)
 800070a:	699b      	ldr	r3, [r3, #24]
 800070c:	f003 0304 	and.w	r3, r3, #4
 8000710:	60bb      	str	r3, [r7, #8]
 8000712:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000714:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000718:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800071a:	2302      	movs	r3, #2
 800071c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800071e:	2303      	movs	r3, #3
 8000720:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000722:	f107 0310 	add.w	r3, r7, #16
 8000726:	4619      	mov	r1, r3
 8000728:	480b      	ldr	r0, [pc, #44]	; (8000758 <HAL_UART_MspInit+0x94>)
 800072a:	f000 fa65 	bl	8000bf8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800072e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000732:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000734:	2300      	movs	r3, #0
 8000736:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000738:	2300      	movs	r3, #0
 800073a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800073c:	f107 0310 	add.w	r3, r7, #16
 8000740:	4619      	mov	r1, r3
 8000742:	4805      	ldr	r0, [pc, #20]	; (8000758 <HAL_UART_MspInit+0x94>)
 8000744:	f000 fa58 	bl	8000bf8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000748:	bf00      	nop
 800074a:	3720      	adds	r7, #32
 800074c:	46bd      	mov	sp, r7
 800074e:	bd80      	pop	{r7, pc}
 8000750:	40013800 	.word	0x40013800
 8000754:	40021000 	.word	0x40021000
 8000758:	40010800 	.word	0x40010800

0800075c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	bc80      	pop	{r7}
 8000766:	4770      	bx	lr

08000768 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000768:	b480      	push	{r7}
 800076a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800076c:	e7fe      	b.n	800076c <HardFault_Handler+0x4>

0800076e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800076e:	b480      	push	{r7}
 8000770:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000772:	e7fe      	b.n	8000772 <MemManage_Handler+0x4>

08000774 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000774:	b480      	push	{r7}
 8000776:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000778:	e7fe      	b.n	8000778 <BusFault_Handler+0x4>

0800077a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800077a:	b480      	push	{r7}
 800077c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800077e:	e7fe      	b.n	800077e <UsageFault_Handler+0x4>

08000780 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000780:	b480      	push	{r7}
 8000782:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000784:	bf00      	nop
 8000786:	46bd      	mov	sp, r7
 8000788:	bc80      	pop	{r7}
 800078a:	4770      	bx	lr

0800078c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800078c:	b480      	push	{r7}
 800078e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000790:	bf00      	nop
 8000792:	46bd      	mov	sp, r7
 8000794:	bc80      	pop	{r7}
 8000796:	4770      	bx	lr

08000798 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000798:	b480      	push	{r7}
 800079a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800079c:	bf00      	nop
 800079e:	46bd      	mov	sp, r7
 80007a0:	bc80      	pop	{r7}
 80007a2:	4770      	bx	lr

080007a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80007a4:	b580      	push	{r7, lr}
 80007a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80007a8:	f000 f8fc 	bl	80009a4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80007ac:	bf00      	nop
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80007b4:	2001      	movs	r0, #1
 80007b6:	f000 fb89 	bl	8000ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80007ba:	bf00      	nop
 80007bc:	bd80      	pop	{r7, pc}

080007be <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80007be:	b580      	push	{r7, lr}
 80007c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 80007c2:	2002      	movs	r0, #2
 80007c4:	f000 fb82 	bl	8000ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80007c8:	bf00      	nop
 80007ca:	bd80      	pop	{r7, pc}

080007cc <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 80007d0:	2004      	movs	r0, #4
 80007d2:	f000 fb7b 	bl	8000ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80007d6:	bf00      	nop
 80007d8:	bd80      	pop	{r7, pc}

080007da <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 80007da:	b580      	push	{r7, lr}
 80007dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_3);
 80007de:	2008      	movs	r0, #8
 80007e0:	f000 fb74 	bl	8000ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 80007e4:	bf00      	nop
 80007e6:	bd80      	pop	{r7, pc}

080007e8 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80007e8:	b580      	push	{r7, lr}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 80007ec:	2010      	movs	r0, #16
 80007ee:	f000 fb6d 	bl	8000ecc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80007f2:	bf00      	nop
 80007f4:	bd80      	pop	{r7, pc}
	...

080007f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b086      	sub	sp, #24
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000800:	4a14      	ldr	r2, [pc, #80]	; (8000854 <_sbrk+0x5c>)
 8000802:	4b15      	ldr	r3, [pc, #84]	; (8000858 <_sbrk+0x60>)
 8000804:	1ad3      	subs	r3, r2, r3
 8000806:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000808:	697b      	ldr	r3, [r7, #20]
 800080a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800080c:	4b13      	ldr	r3, [pc, #76]	; (800085c <_sbrk+0x64>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	2b00      	cmp	r3, #0
 8000812:	d102      	bne.n	800081a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000814:	4b11      	ldr	r3, [pc, #68]	; (800085c <_sbrk+0x64>)
 8000816:	4a12      	ldr	r2, [pc, #72]	; (8000860 <_sbrk+0x68>)
 8000818:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800081a:	4b10      	ldr	r3, [pc, #64]	; (800085c <_sbrk+0x64>)
 800081c:	681a      	ldr	r2, [r3, #0]
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	4413      	add	r3, r2
 8000822:	693a      	ldr	r2, [r7, #16]
 8000824:	429a      	cmp	r2, r3
 8000826:	d207      	bcs.n	8000838 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000828:	f001 fe7c 	bl	8002524 <__errno>
 800082c:	4602      	mov	r2, r0
 800082e:	230c      	movs	r3, #12
 8000830:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000832:	f04f 33ff 	mov.w	r3, #4294967295
 8000836:	e009      	b.n	800084c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000838:	4b08      	ldr	r3, [pc, #32]	; (800085c <_sbrk+0x64>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800083e:	4b07      	ldr	r3, [pc, #28]	; (800085c <_sbrk+0x64>)
 8000840:	681a      	ldr	r2, [r3, #0]
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	4413      	add	r3, r2
 8000846:	4a05      	ldr	r2, [pc, #20]	; (800085c <_sbrk+0x64>)
 8000848:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800084a:	68fb      	ldr	r3, [r7, #12]
}
 800084c:	4618      	mov	r0, r3
 800084e:	3718      	adds	r7, #24
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	20002800 	.word	0x20002800
 8000858:	00000400 	.word	0x00000400
 800085c:	20000094 	.word	0x20000094
 8000860:	20000128 	.word	0x20000128

08000864 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8000868:	4b15      	ldr	r3, [pc, #84]	; (80008c0 <SystemInit+0x5c>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a14      	ldr	r2, [pc, #80]	; (80008c0 <SystemInit+0x5c>)
 800086e:	f043 0301 	orr.w	r3, r3, #1
 8000872:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8000874:	4b12      	ldr	r3, [pc, #72]	; (80008c0 <SystemInit+0x5c>)
 8000876:	685a      	ldr	r2, [r3, #4]
 8000878:	4911      	ldr	r1, [pc, #68]	; (80008c0 <SystemInit+0x5c>)
 800087a:	4b12      	ldr	r3, [pc, #72]	; (80008c4 <SystemInit+0x60>)
 800087c:	4013      	ands	r3, r2
 800087e:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 8000880:	4b0f      	ldr	r3, [pc, #60]	; (80008c0 <SystemInit+0x5c>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a0e      	ldr	r2, [pc, #56]	; (80008c0 <SystemInit+0x5c>)
 8000886:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800088a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800088e:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000890:	4b0b      	ldr	r3, [pc, #44]	; (80008c0 <SystemInit+0x5c>)
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a0a      	ldr	r2, [pc, #40]	; (80008c0 <SystemInit+0x5c>)
 8000896:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800089a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800089c:	4b08      	ldr	r3, [pc, #32]	; (80008c0 <SystemInit+0x5c>)
 800089e:	685b      	ldr	r3, [r3, #4]
 80008a0:	4a07      	ldr	r2, [pc, #28]	; (80008c0 <SystemInit+0x5c>)
 80008a2:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80008a6:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80008a8:	4b05      	ldr	r3, [pc, #20]	; (80008c0 <SystemInit+0x5c>)
 80008aa:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80008ae:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80008b0:	4b05      	ldr	r3, [pc, #20]	; (80008c8 <SystemInit+0x64>)
 80008b2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80008b6:	609a      	str	r2, [r3, #8]
#endif 
}
 80008b8:	bf00      	nop
 80008ba:	46bd      	mov	sp, r7
 80008bc:	bc80      	pop	{r7}
 80008be:	4770      	bx	lr
 80008c0:	40021000 	.word	0x40021000
 80008c4:	f8ff0000 	.word	0xf8ff0000
 80008c8:	e000ed00 	.word	0xe000ed00

080008cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80008cc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80008ce:	e003      	b.n	80008d8 <LoopCopyDataInit>

080008d0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80008d0:	4b0b      	ldr	r3, [pc, #44]	; (8000900 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80008d2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80008d4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80008d6:	3104      	adds	r1, #4

080008d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80008d8:	480a      	ldr	r0, [pc, #40]	; (8000904 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80008da:	4b0b      	ldr	r3, [pc, #44]	; (8000908 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80008dc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80008de:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80008e0:	d3f6      	bcc.n	80008d0 <CopyDataInit>
  ldr r2, =_sbss
 80008e2:	4a0a      	ldr	r2, [pc, #40]	; (800090c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80008e4:	e002      	b.n	80008ec <LoopFillZerobss>

080008e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80008e6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80008e8:	f842 3b04 	str.w	r3, [r2], #4

080008ec <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80008ec:	4b08      	ldr	r3, [pc, #32]	; (8000910 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80008ee:	429a      	cmp	r2, r3
  bcc FillZerobss
 80008f0:	d3f9      	bcc.n	80008e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80008f2:	f7ff ffb7 	bl	8000864 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80008f6:	f001 fe1b 	bl	8002530 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80008fa:	f7ff fc27 	bl	800014c <main>
  bx lr
 80008fe:	4770      	bx	lr
  ldr r3, =_sidata
 8000900:	08002e3c 	.word	0x08002e3c
  ldr r0, =_sdata
 8000904:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000908:	20000074 	.word	0x20000074
  ldr r2, =_sbss
 800090c:	20000074 	.word	0x20000074
  ldr r3, = _ebss
 8000910:	20000128 	.word	0x20000128

08000914 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000914:	e7fe      	b.n	8000914 <ADC1_2_IRQHandler>
	...

08000918 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800091c:	4b08      	ldr	r3, [pc, #32]	; (8000940 <HAL_Init+0x28>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	4a07      	ldr	r2, [pc, #28]	; (8000940 <HAL_Init+0x28>)
 8000922:	f043 0310 	orr.w	r3, r3, #16
 8000926:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000928:	2003      	movs	r0, #3
 800092a:	f000 f923 	bl	8000b74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800092e:	2000      	movs	r0, #0
 8000930:	f000 f808 	bl	8000944 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000934:	f7ff fe30 	bl	8000598 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000938:	2300      	movs	r3, #0
}
 800093a:	4618      	mov	r0, r3
 800093c:	bd80      	pop	{r7, pc}
 800093e:	bf00      	nop
 8000940:	40022000 	.word	0x40022000

08000944 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800094c:	4b12      	ldr	r3, [pc, #72]	; (8000998 <HAL_InitTick+0x54>)
 800094e:	681a      	ldr	r2, [r3, #0]
 8000950:	4b12      	ldr	r3, [pc, #72]	; (800099c <HAL_InitTick+0x58>)
 8000952:	781b      	ldrb	r3, [r3, #0]
 8000954:	4619      	mov	r1, r3
 8000956:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800095a:	fbb3 f3f1 	udiv	r3, r3, r1
 800095e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000962:	4618      	mov	r0, r3
 8000964:	f000 f93b 	bl	8000bde <HAL_SYSTICK_Config>
 8000968:	4603      	mov	r3, r0
 800096a:	2b00      	cmp	r3, #0
 800096c:	d001      	beq.n	8000972 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800096e:	2301      	movs	r3, #1
 8000970:	e00e      	b.n	8000990 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	2b0f      	cmp	r3, #15
 8000976:	d80a      	bhi.n	800098e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000978:	2200      	movs	r2, #0
 800097a:	6879      	ldr	r1, [r7, #4]
 800097c:	f04f 30ff 	mov.w	r0, #4294967295
 8000980:	f000 f903 	bl	8000b8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000984:	4a06      	ldr	r2, [pc, #24]	; (80009a0 <HAL_InitTick+0x5c>)
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800098a:	2300      	movs	r3, #0
 800098c:	e000      	b.n	8000990 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800098e:	2301      	movs	r3, #1
}
 8000990:	4618      	mov	r0, r3
 8000992:	3708      	adds	r7, #8
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	20000004 	.word	0x20000004
 800099c:	2000000c 	.word	0x2000000c
 80009a0:	20000008 	.word	0x20000008

080009a4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80009a4:	b480      	push	{r7}
 80009a6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80009a8:	4b05      	ldr	r3, [pc, #20]	; (80009c0 <HAL_IncTick+0x1c>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	461a      	mov	r2, r3
 80009ae:	4b05      	ldr	r3, [pc, #20]	; (80009c4 <HAL_IncTick+0x20>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	4413      	add	r3, r2
 80009b4:	4a03      	ldr	r2, [pc, #12]	; (80009c4 <HAL_IncTick+0x20>)
 80009b6:	6013      	str	r3, [r2, #0]
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bc80      	pop	{r7}
 80009be:	4770      	bx	lr
 80009c0:	2000000c 	.word	0x2000000c
 80009c4:	20000120 	.word	0x20000120

080009c8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009c8:	b480      	push	{r7}
 80009ca:	af00      	add	r7, sp, #0
  return uwTick;
 80009cc:	4b02      	ldr	r3, [pc, #8]	; (80009d8 <HAL_GetTick+0x10>)
 80009ce:	681b      	ldr	r3, [r3, #0]
}
 80009d0:	4618      	mov	r0, r3
 80009d2:	46bd      	mov	sp, r7
 80009d4:	bc80      	pop	{r7}
 80009d6:	4770      	bx	lr
 80009d8:	20000120 	.word	0x20000120

080009dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009dc:	b480      	push	{r7}
 80009de:	b085      	sub	sp, #20
 80009e0:	af00      	add	r7, sp, #0
 80009e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	f003 0307 	and.w	r3, r3, #7
 80009ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009ec:	4b0c      	ldr	r3, [pc, #48]	; (8000a20 <__NVIC_SetPriorityGrouping+0x44>)
 80009ee:	68db      	ldr	r3, [r3, #12]
 80009f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009f2:	68ba      	ldr	r2, [r7, #8]
 80009f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80009f8:	4013      	ands	r3, r2
 80009fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80009fc:	68fb      	ldr	r3, [r7, #12]
 80009fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a04:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000a08:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000a0c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a0e:	4a04      	ldr	r2, [pc, #16]	; (8000a20 <__NVIC_SetPriorityGrouping+0x44>)
 8000a10:	68bb      	ldr	r3, [r7, #8]
 8000a12:	60d3      	str	r3, [r2, #12]
}
 8000a14:	bf00      	nop
 8000a16:	3714      	adds	r7, #20
 8000a18:	46bd      	mov	sp, r7
 8000a1a:	bc80      	pop	{r7}
 8000a1c:	4770      	bx	lr
 8000a1e:	bf00      	nop
 8000a20:	e000ed00 	.word	0xe000ed00

08000a24 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a24:	b480      	push	{r7}
 8000a26:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a28:	4b04      	ldr	r3, [pc, #16]	; (8000a3c <__NVIC_GetPriorityGrouping+0x18>)
 8000a2a:	68db      	ldr	r3, [r3, #12]
 8000a2c:	0a1b      	lsrs	r3, r3, #8
 8000a2e:	f003 0307 	and.w	r3, r3, #7
}
 8000a32:	4618      	mov	r0, r3
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bc80      	pop	{r7}
 8000a38:	4770      	bx	lr
 8000a3a:	bf00      	nop
 8000a3c:	e000ed00 	.word	0xe000ed00

08000a40 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	4603      	mov	r3, r0
 8000a48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a4e:	2b00      	cmp	r3, #0
 8000a50:	db0b      	blt.n	8000a6a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000a52:	79fb      	ldrb	r3, [r7, #7]
 8000a54:	f003 021f 	and.w	r2, r3, #31
 8000a58:	4906      	ldr	r1, [pc, #24]	; (8000a74 <__NVIC_EnableIRQ+0x34>)
 8000a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a5e:	095b      	lsrs	r3, r3, #5
 8000a60:	2001      	movs	r0, #1
 8000a62:	fa00 f202 	lsl.w	r2, r0, r2
 8000a66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000a6a:	bf00      	nop
 8000a6c:	370c      	adds	r7, #12
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bc80      	pop	{r7}
 8000a72:	4770      	bx	lr
 8000a74:	e000e100 	.word	0xe000e100

08000a78 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4603      	mov	r3, r0
 8000a80:	6039      	str	r1, [r7, #0]
 8000a82:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	db0a      	blt.n	8000aa2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	b2da      	uxtb	r2, r3
 8000a90:	490c      	ldr	r1, [pc, #48]	; (8000ac4 <__NVIC_SetPriority+0x4c>)
 8000a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a96:	0112      	lsls	r2, r2, #4
 8000a98:	b2d2      	uxtb	r2, r2
 8000a9a:	440b      	add	r3, r1
 8000a9c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000aa0:	e00a      	b.n	8000ab8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	b2da      	uxtb	r2, r3
 8000aa6:	4908      	ldr	r1, [pc, #32]	; (8000ac8 <__NVIC_SetPriority+0x50>)
 8000aa8:	79fb      	ldrb	r3, [r7, #7]
 8000aaa:	f003 030f 	and.w	r3, r3, #15
 8000aae:	3b04      	subs	r3, #4
 8000ab0:	0112      	lsls	r2, r2, #4
 8000ab2:	b2d2      	uxtb	r2, r2
 8000ab4:	440b      	add	r3, r1
 8000ab6:	761a      	strb	r2, [r3, #24]
}
 8000ab8:	bf00      	nop
 8000aba:	370c      	adds	r7, #12
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bc80      	pop	{r7}
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	e000e100 	.word	0xe000e100
 8000ac8:	e000ed00 	.word	0xe000ed00

08000acc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b089      	sub	sp, #36	; 0x24
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	60f8      	str	r0, [r7, #12]
 8000ad4:	60b9      	str	r1, [r7, #8]
 8000ad6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	f003 0307 	and.w	r3, r3, #7
 8000ade:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ae0:	69fb      	ldr	r3, [r7, #28]
 8000ae2:	f1c3 0307 	rsb	r3, r3, #7
 8000ae6:	2b04      	cmp	r3, #4
 8000ae8:	bf28      	it	cs
 8000aea:	2304      	movcs	r3, #4
 8000aec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aee:	69fb      	ldr	r3, [r7, #28]
 8000af0:	3304      	adds	r3, #4
 8000af2:	2b06      	cmp	r3, #6
 8000af4:	d902      	bls.n	8000afc <NVIC_EncodePriority+0x30>
 8000af6:	69fb      	ldr	r3, [r7, #28]
 8000af8:	3b03      	subs	r3, #3
 8000afa:	e000      	b.n	8000afe <NVIC_EncodePriority+0x32>
 8000afc:	2300      	movs	r3, #0
 8000afe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b00:	f04f 32ff 	mov.w	r2, #4294967295
 8000b04:	69bb      	ldr	r3, [r7, #24]
 8000b06:	fa02 f303 	lsl.w	r3, r2, r3
 8000b0a:	43da      	mvns	r2, r3
 8000b0c:	68bb      	ldr	r3, [r7, #8]
 8000b0e:	401a      	ands	r2, r3
 8000b10:	697b      	ldr	r3, [r7, #20]
 8000b12:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b14:	f04f 31ff 	mov.w	r1, #4294967295
 8000b18:	697b      	ldr	r3, [r7, #20]
 8000b1a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b1e:	43d9      	mvns	r1, r3
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b24:	4313      	orrs	r3, r2
         );
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3724      	adds	r7, #36	; 0x24
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bc80      	pop	{r7}
 8000b2e:	4770      	bx	lr

08000b30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b082      	sub	sp, #8
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	3b01      	subs	r3, #1
 8000b3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000b40:	d301      	bcc.n	8000b46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b42:	2301      	movs	r3, #1
 8000b44:	e00f      	b.n	8000b66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b46:	4a0a      	ldr	r2, [pc, #40]	; (8000b70 <SysTick_Config+0x40>)
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	3b01      	subs	r3, #1
 8000b4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b4e:	210f      	movs	r1, #15
 8000b50:	f04f 30ff 	mov.w	r0, #4294967295
 8000b54:	f7ff ff90 	bl	8000a78 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b58:	4b05      	ldr	r3, [pc, #20]	; (8000b70 <SysTick_Config+0x40>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b5e:	4b04      	ldr	r3, [pc, #16]	; (8000b70 <SysTick_Config+0x40>)
 8000b60:	2207      	movs	r2, #7
 8000b62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b64:	2300      	movs	r3, #0
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3708      	adds	r7, #8
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	e000e010 	.word	0xe000e010

08000b74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b7c:	6878      	ldr	r0, [r7, #4]
 8000b7e:	f7ff ff2d 	bl	80009dc <__NVIC_SetPriorityGrouping>
}
 8000b82:	bf00      	nop
 8000b84:	3708      	adds	r7, #8
 8000b86:	46bd      	mov	sp, r7
 8000b88:	bd80      	pop	{r7, pc}

08000b8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000b8a:	b580      	push	{r7, lr}
 8000b8c:	b086      	sub	sp, #24
 8000b8e:	af00      	add	r7, sp, #0
 8000b90:	4603      	mov	r3, r0
 8000b92:	60b9      	str	r1, [r7, #8]
 8000b94:	607a      	str	r2, [r7, #4]
 8000b96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000b9c:	f7ff ff42 	bl	8000a24 <__NVIC_GetPriorityGrouping>
 8000ba0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ba2:	687a      	ldr	r2, [r7, #4]
 8000ba4:	68b9      	ldr	r1, [r7, #8]
 8000ba6:	6978      	ldr	r0, [r7, #20]
 8000ba8:	f7ff ff90 	bl	8000acc <NVIC_EncodePriority>
 8000bac:	4602      	mov	r2, r0
 8000bae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bb2:	4611      	mov	r1, r2
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f7ff ff5f 	bl	8000a78 <__NVIC_SetPriority>
}
 8000bba:	bf00      	nop
 8000bbc:	3718      	adds	r7, #24
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}

08000bc2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	b082      	sub	sp, #8
 8000bc6:	af00      	add	r7, sp, #0
 8000bc8:	4603      	mov	r3, r0
 8000bca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000bcc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f7ff ff35 	bl	8000a40 <__NVIC_EnableIRQ>
}
 8000bd6:	bf00      	nop
 8000bd8:	3708      	adds	r7, #8
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bd80      	pop	{r7, pc}

08000bde <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	b082      	sub	sp, #8
 8000be2:	af00      	add	r7, sp, #0
 8000be4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000be6:	6878      	ldr	r0, [r7, #4]
 8000be8:	f7ff ffa2 	bl	8000b30 <SysTick_Config>
 8000bec:	4603      	mov	r3, r0
}
 8000bee:	4618      	mov	r0, r3
 8000bf0:	3708      	adds	r7, #8
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
	...

08000bf8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000bf8:	b480      	push	{r7}
 8000bfa:	b08b      	sub	sp, #44	; 0x2c
 8000bfc:	af00      	add	r7, sp, #0
 8000bfe:	6078      	str	r0, [r7, #4]
 8000c00:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c02:	2300      	movs	r3, #0
 8000c04:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000c06:	2300      	movs	r3, #0
 8000c08:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c0a:	e121      	b.n	8000e50 <HAL_GPIO_Init+0x258>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000c10:	fa02 f303 	lsl.w	r3, r2, r3
 8000c14:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000c16:	683b      	ldr	r3, [r7, #0]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	69fa      	ldr	r2, [r7, #28]
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000c20:	69ba      	ldr	r2, [r7, #24]
 8000c22:	69fb      	ldr	r3, [r7, #28]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	f040 8110 	bne.w	8000e4a <HAL_GPIO_Init+0x252>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000c2a:	683b      	ldr	r3, [r7, #0]
 8000c2c:	685b      	ldr	r3, [r3, #4]
 8000c2e:	2b12      	cmp	r3, #18
 8000c30:	d034      	beq.n	8000c9c <HAL_GPIO_Init+0xa4>
 8000c32:	2b12      	cmp	r3, #18
 8000c34:	d80d      	bhi.n	8000c52 <HAL_GPIO_Init+0x5a>
 8000c36:	2b02      	cmp	r3, #2
 8000c38:	d02b      	beq.n	8000c92 <HAL_GPIO_Init+0x9a>
 8000c3a:	2b02      	cmp	r3, #2
 8000c3c:	d804      	bhi.n	8000c48 <HAL_GPIO_Init+0x50>
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d031      	beq.n	8000ca6 <HAL_GPIO_Init+0xae>
 8000c42:	2b01      	cmp	r3, #1
 8000c44:	d01c      	beq.n	8000c80 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000c46:	e048      	b.n	8000cda <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c48:	2b03      	cmp	r3, #3
 8000c4a:	d043      	beq.n	8000cd4 <HAL_GPIO_Init+0xdc>
 8000c4c:	2b11      	cmp	r3, #17
 8000c4e:	d01b      	beq.n	8000c88 <HAL_GPIO_Init+0x90>
          break;
 8000c50:	e043      	b.n	8000cda <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c52:	4a86      	ldr	r2, [pc, #536]	; (8000e6c <HAL_GPIO_Init+0x274>)
 8000c54:	4293      	cmp	r3, r2
 8000c56:	d026      	beq.n	8000ca6 <HAL_GPIO_Init+0xae>
 8000c58:	4a84      	ldr	r2, [pc, #528]	; (8000e6c <HAL_GPIO_Init+0x274>)
 8000c5a:	4293      	cmp	r3, r2
 8000c5c:	d806      	bhi.n	8000c6c <HAL_GPIO_Init+0x74>
 8000c5e:	4a84      	ldr	r2, [pc, #528]	; (8000e70 <HAL_GPIO_Init+0x278>)
 8000c60:	4293      	cmp	r3, r2
 8000c62:	d020      	beq.n	8000ca6 <HAL_GPIO_Init+0xae>
 8000c64:	4a83      	ldr	r2, [pc, #524]	; (8000e74 <HAL_GPIO_Init+0x27c>)
 8000c66:	4293      	cmp	r3, r2
 8000c68:	d01d      	beq.n	8000ca6 <HAL_GPIO_Init+0xae>
          break;
 8000c6a:	e036      	b.n	8000cda <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000c6c:	4a82      	ldr	r2, [pc, #520]	; (8000e78 <HAL_GPIO_Init+0x280>)
 8000c6e:	4293      	cmp	r3, r2
 8000c70:	d019      	beq.n	8000ca6 <HAL_GPIO_Init+0xae>
 8000c72:	4a82      	ldr	r2, [pc, #520]	; (8000e7c <HAL_GPIO_Init+0x284>)
 8000c74:	4293      	cmp	r3, r2
 8000c76:	d016      	beq.n	8000ca6 <HAL_GPIO_Init+0xae>
 8000c78:	4a81      	ldr	r2, [pc, #516]	; (8000e80 <HAL_GPIO_Init+0x288>)
 8000c7a:	4293      	cmp	r3, r2
 8000c7c:	d013      	beq.n	8000ca6 <HAL_GPIO_Init+0xae>
          break;
 8000c7e:	e02c      	b.n	8000cda <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000c80:	683b      	ldr	r3, [r7, #0]
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	623b      	str	r3, [r7, #32]
          break;
 8000c86:	e028      	b.n	8000cda <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	68db      	ldr	r3, [r3, #12]
 8000c8c:	3304      	adds	r3, #4
 8000c8e:	623b      	str	r3, [r7, #32]
          break;
 8000c90:	e023      	b.n	8000cda <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000c92:	683b      	ldr	r3, [r7, #0]
 8000c94:	68db      	ldr	r3, [r3, #12]
 8000c96:	3308      	adds	r3, #8
 8000c98:	623b      	str	r3, [r7, #32]
          break;
 8000c9a:	e01e      	b.n	8000cda <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000c9c:	683b      	ldr	r3, [r7, #0]
 8000c9e:	68db      	ldr	r3, [r3, #12]
 8000ca0:	330c      	adds	r3, #12
 8000ca2:	623b      	str	r3, [r7, #32]
          break;
 8000ca4:	e019      	b.n	8000cda <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	689b      	ldr	r3, [r3, #8]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d102      	bne.n	8000cb4 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000cae:	2304      	movs	r3, #4
 8000cb0:	623b      	str	r3, [r7, #32]
          break;
 8000cb2:	e012      	b.n	8000cda <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000cb4:	683b      	ldr	r3, [r7, #0]
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d105      	bne.n	8000cc8 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cbc:	2308      	movs	r3, #8
 8000cbe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	69fa      	ldr	r2, [r7, #28]
 8000cc4:	611a      	str	r2, [r3, #16]
          break;
 8000cc6:	e008      	b.n	8000cda <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000cc8:	2308      	movs	r3, #8
 8000cca:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	69fa      	ldr	r2, [r7, #28]
 8000cd0:	615a      	str	r2, [r3, #20]
          break;
 8000cd2:	e002      	b.n	8000cda <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	623b      	str	r3, [r7, #32]
          break;
 8000cd8:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000cda:	69bb      	ldr	r3, [r7, #24]
 8000cdc:	2bff      	cmp	r3, #255	; 0xff
 8000cde:	d801      	bhi.n	8000ce4 <HAL_GPIO_Init+0xec>
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	e001      	b.n	8000ce8 <HAL_GPIO_Init+0xf0>
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	3304      	adds	r3, #4
 8000ce8:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000cea:	69bb      	ldr	r3, [r7, #24]
 8000cec:	2bff      	cmp	r3, #255	; 0xff
 8000cee:	d802      	bhi.n	8000cf6 <HAL_GPIO_Init+0xfe>
 8000cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf2:	009b      	lsls	r3, r3, #2
 8000cf4:	e002      	b.n	8000cfc <HAL_GPIO_Init+0x104>
 8000cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000cf8:	3b08      	subs	r3, #8
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000cfe:	697b      	ldr	r3, [r7, #20]
 8000d00:	681a      	ldr	r2, [r3, #0]
 8000d02:	210f      	movs	r1, #15
 8000d04:	693b      	ldr	r3, [r7, #16]
 8000d06:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0a:	43db      	mvns	r3, r3
 8000d0c:	401a      	ands	r2, r3
 8000d0e:	6a39      	ldr	r1, [r7, #32]
 8000d10:	693b      	ldr	r3, [r7, #16]
 8000d12:	fa01 f303 	lsl.w	r3, r1, r3
 8000d16:	431a      	orrs	r2, r3
 8000d18:	697b      	ldr	r3, [r7, #20]
 8000d1a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	685b      	ldr	r3, [r3, #4]
 8000d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	f000 8090 	beq.w	8000e4a <HAL_GPIO_Init+0x252>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000d2a:	4b56      	ldr	r3, [pc, #344]	; (8000e84 <HAL_GPIO_Init+0x28c>)
 8000d2c:	699b      	ldr	r3, [r3, #24]
 8000d2e:	4a55      	ldr	r2, [pc, #340]	; (8000e84 <HAL_GPIO_Init+0x28c>)
 8000d30:	f043 0301 	orr.w	r3, r3, #1
 8000d34:	6193      	str	r3, [r2, #24]
 8000d36:	4b53      	ldr	r3, [pc, #332]	; (8000e84 <HAL_GPIO_Init+0x28c>)
 8000d38:	699b      	ldr	r3, [r3, #24]
 8000d3a:	f003 0301 	and.w	r3, r3, #1
 8000d3e:	60bb      	str	r3, [r7, #8]
 8000d40:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000d42:	4a51      	ldr	r2, [pc, #324]	; (8000e88 <HAL_GPIO_Init+0x290>)
 8000d44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d46:	089b      	lsrs	r3, r3, #2
 8000d48:	3302      	adds	r3, #2
 8000d4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d4e:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000d50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d52:	f003 0303 	and.w	r3, r3, #3
 8000d56:	009b      	lsls	r3, r3, #2
 8000d58:	220f      	movs	r2, #15
 8000d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5e:	43db      	mvns	r3, r3
 8000d60:	68fa      	ldr	r2, [r7, #12]
 8000d62:	4013      	ands	r3, r2
 8000d64:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	4a48      	ldr	r2, [pc, #288]	; (8000e8c <HAL_GPIO_Init+0x294>)
 8000d6a:	4293      	cmp	r3, r2
 8000d6c:	d00d      	beq.n	8000d8a <HAL_GPIO_Init+0x192>
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	4a47      	ldr	r2, [pc, #284]	; (8000e90 <HAL_GPIO_Init+0x298>)
 8000d72:	4293      	cmp	r3, r2
 8000d74:	d007      	beq.n	8000d86 <HAL_GPIO_Init+0x18e>
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4a46      	ldr	r2, [pc, #280]	; (8000e94 <HAL_GPIO_Init+0x29c>)
 8000d7a:	4293      	cmp	r3, r2
 8000d7c:	d101      	bne.n	8000d82 <HAL_GPIO_Init+0x18a>
 8000d7e:	2302      	movs	r3, #2
 8000d80:	e004      	b.n	8000d8c <HAL_GPIO_Init+0x194>
 8000d82:	2303      	movs	r3, #3
 8000d84:	e002      	b.n	8000d8c <HAL_GPIO_Init+0x194>
 8000d86:	2301      	movs	r3, #1
 8000d88:	e000      	b.n	8000d8c <HAL_GPIO_Init+0x194>
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000d8e:	f002 0203 	and.w	r2, r2, #3
 8000d92:	0092      	lsls	r2, r2, #2
 8000d94:	4093      	lsls	r3, r2
 8000d96:	68fa      	ldr	r2, [r7, #12]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000d9c:	493a      	ldr	r1, [pc, #232]	; (8000e88 <HAL_GPIO_Init+0x290>)
 8000d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000da0:	089b      	lsrs	r3, r3, #2
 8000da2:	3302      	adds	r3, #2
 8000da4:	68fa      	ldr	r2, [r7, #12]
 8000da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	685b      	ldr	r3, [r3, #4]
 8000dae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000db2:	2b00      	cmp	r3, #0
 8000db4:	d006      	beq.n	8000dc4 <HAL_GPIO_Init+0x1cc>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000db6:	4b38      	ldr	r3, [pc, #224]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000db8:	681a      	ldr	r2, [r3, #0]
 8000dba:	4937      	ldr	r1, [pc, #220]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000dbc:	69bb      	ldr	r3, [r7, #24]
 8000dbe:	4313      	orrs	r3, r2
 8000dc0:	600b      	str	r3, [r1, #0]
 8000dc2:	e006      	b.n	8000dd2 <HAL_GPIO_Init+0x1da>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000dc4:	4b34      	ldr	r3, [pc, #208]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	69bb      	ldr	r3, [r7, #24]
 8000dca:	43db      	mvns	r3, r3
 8000dcc:	4932      	ldr	r1, [pc, #200]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000dce:	4013      	ands	r3, r2
 8000dd0:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d006      	beq.n	8000dec <HAL_GPIO_Init+0x1f4>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000dde:	4b2e      	ldr	r3, [pc, #184]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000de0:	685a      	ldr	r2, [r3, #4]
 8000de2:	492d      	ldr	r1, [pc, #180]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000de4:	69bb      	ldr	r3, [r7, #24]
 8000de6:	4313      	orrs	r3, r2
 8000de8:	604b      	str	r3, [r1, #4]
 8000dea:	e006      	b.n	8000dfa <HAL_GPIO_Init+0x202>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000dec:	4b2a      	ldr	r3, [pc, #168]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000dee:	685a      	ldr	r2, [r3, #4]
 8000df0:	69bb      	ldr	r3, [r7, #24]
 8000df2:	43db      	mvns	r3, r3
 8000df4:	4928      	ldr	r1, [pc, #160]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000df6:	4013      	ands	r3, r2
 8000df8:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000dfa:	683b      	ldr	r3, [r7, #0]
 8000dfc:	685b      	ldr	r3, [r3, #4]
 8000dfe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d006      	beq.n	8000e14 <HAL_GPIO_Init+0x21c>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000e06:	4b24      	ldr	r3, [pc, #144]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000e08:	689a      	ldr	r2, [r3, #8]
 8000e0a:	4923      	ldr	r1, [pc, #140]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000e0c:	69bb      	ldr	r3, [r7, #24]
 8000e0e:	4313      	orrs	r3, r2
 8000e10:	608b      	str	r3, [r1, #8]
 8000e12:	e006      	b.n	8000e22 <HAL_GPIO_Init+0x22a>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000e14:	4b20      	ldr	r3, [pc, #128]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000e16:	689a      	ldr	r2, [r3, #8]
 8000e18:	69bb      	ldr	r3, [r7, #24]
 8000e1a:	43db      	mvns	r3, r3
 8000e1c:	491e      	ldr	r1, [pc, #120]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000e1e:	4013      	ands	r3, r2
 8000e20:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e2a:	2b00      	cmp	r3, #0
 8000e2c:	d006      	beq.n	8000e3c <HAL_GPIO_Init+0x244>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000e2e:	4b1a      	ldr	r3, [pc, #104]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000e30:	68da      	ldr	r2, [r3, #12]
 8000e32:	4919      	ldr	r1, [pc, #100]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000e34:	69bb      	ldr	r3, [r7, #24]
 8000e36:	4313      	orrs	r3, r2
 8000e38:	60cb      	str	r3, [r1, #12]
 8000e3a:	e006      	b.n	8000e4a <HAL_GPIO_Init+0x252>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000e3c:	4b16      	ldr	r3, [pc, #88]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000e3e:	68da      	ldr	r2, [r3, #12]
 8000e40:	69bb      	ldr	r3, [r7, #24]
 8000e42:	43db      	mvns	r3, r3
 8000e44:	4914      	ldr	r1, [pc, #80]	; (8000e98 <HAL_GPIO_Init+0x2a0>)
 8000e46:	4013      	ands	r3, r2
 8000e48:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000e4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e50:	683b      	ldr	r3, [r7, #0]
 8000e52:	681a      	ldr	r2, [r3, #0]
 8000e54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e56:	fa22 f303 	lsr.w	r3, r2, r3
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	f47f aed6 	bne.w	8000c0c <HAL_GPIO_Init+0x14>
  }
}
 8000e60:	bf00      	nop
 8000e62:	372c      	adds	r7, #44	; 0x2c
 8000e64:	46bd      	mov	sp, r7
 8000e66:	bc80      	pop	{r7}
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	10210000 	.word	0x10210000
 8000e70:	10110000 	.word	0x10110000
 8000e74:	10120000 	.word	0x10120000
 8000e78:	10310000 	.word	0x10310000
 8000e7c:	10320000 	.word	0x10320000
 8000e80:	10220000 	.word	0x10220000
 8000e84:	40021000 	.word	0x40021000
 8000e88:	40010000 	.word	0x40010000
 8000e8c:	40010800 	.word	0x40010800
 8000e90:	40010c00 	.word	0x40010c00
 8000e94:	40011000 	.word	0x40011000
 8000e98:	40010400 	.word	0x40010400

08000e9c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	807b      	strh	r3, [r7, #2]
 8000ea8:	4613      	mov	r3, r2
 8000eaa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000eac:	787b      	ldrb	r3, [r7, #1]
 8000eae:	2b00      	cmp	r3, #0
 8000eb0:	d003      	beq.n	8000eba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000eb2:	887a      	ldrh	r2, [r7, #2]
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000eb8:	e003      	b.n	8000ec2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000eba:	887b      	ldrh	r3, [r7, #2]
 8000ebc:	041a      	lsls	r2, r3, #16
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	611a      	str	r2, [r3, #16]
}
 8000ec2:	bf00      	nop
 8000ec4:	370c      	adds	r7, #12
 8000ec6:	46bd      	mov	sp, r7
 8000ec8:	bc80      	pop	{r7}
 8000eca:	4770      	bx	lr

08000ecc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000ed6:	4b08      	ldr	r3, [pc, #32]	; (8000ef8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ed8:	695a      	ldr	r2, [r3, #20]
 8000eda:	88fb      	ldrh	r3, [r7, #6]
 8000edc:	4013      	ands	r3, r2
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d006      	beq.n	8000ef0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000ee2:	4a05      	ldr	r2, [pc, #20]	; (8000ef8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000ee4:	88fb      	ldrh	r3, [r7, #6]
 8000ee6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000ee8:	88fb      	ldrh	r3, [r7, #6]
 8000eea:	4618      	mov	r0, r3
 8000eec:	f7ff fae2 	bl	80004b4 <HAL_GPIO_EXTI_Callback>
  }
}
 8000ef0:	bf00      	nop
 8000ef2:	3708      	adds	r7, #8
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	40010400 	.word	0x40010400

08000efc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000efc:	b580      	push	{r7, lr}
 8000efe:	b086      	sub	sp, #24
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000f04:	687b      	ldr	r3, [r7, #4]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d101      	bne.n	8000f0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000f0a:	2301      	movs	r3, #1
 8000f0c:	e26c      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	f003 0301 	and.w	r3, r3, #1
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	f000 8087 	beq.w	800102a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000f1c:	4b92      	ldr	r3, [pc, #584]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	f003 030c 	and.w	r3, r3, #12
 8000f24:	2b04      	cmp	r3, #4
 8000f26:	d00c      	beq.n	8000f42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000f28:	4b8f      	ldr	r3, [pc, #572]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	f003 030c 	and.w	r3, r3, #12
 8000f30:	2b08      	cmp	r3, #8
 8000f32:	d112      	bne.n	8000f5a <HAL_RCC_OscConfig+0x5e>
 8000f34:	4b8c      	ldr	r3, [pc, #560]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f36:	685b      	ldr	r3, [r3, #4]
 8000f38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f3c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f40:	d10b      	bne.n	8000f5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f42:	4b89      	ldr	r3, [pc, #548]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d06c      	beq.n	8001028 <HAL_RCC_OscConfig+0x12c>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d168      	bne.n	8001028 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000f56:	2301      	movs	r3, #1
 8000f58:	e246      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	685b      	ldr	r3, [r3, #4]
 8000f5e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000f62:	d106      	bne.n	8000f72 <HAL_RCC_OscConfig+0x76>
 8000f64:	4b80      	ldr	r3, [pc, #512]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a7f      	ldr	r2, [pc, #508]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f6a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000f6e:	6013      	str	r3, [r2, #0]
 8000f70:	e02e      	b.n	8000fd0 <HAL_RCC_OscConfig+0xd4>
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	685b      	ldr	r3, [r3, #4]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d10c      	bne.n	8000f94 <HAL_RCC_OscConfig+0x98>
 8000f7a:	4b7b      	ldr	r3, [pc, #492]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a7a      	ldr	r2, [pc, #488]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f80:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000f84:	6013      	str	r3, [r2, #0]
 8000f86:	4b78      	ldr	r3, [pc, #480]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	4a77      	ldr	r2, [pc, #476]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000f8c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000f90:	6013      	str	r3, [r2, #0]
 8000f92:	e01d      	b.n	8000fd0 <HAL_RCC_OscConfig+0xd4>
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	685b      	ldr	r3, [r3, #4]
 8000f98:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000f9c:	d10c      	bne.n	8000fb8 <HAL_RCC_OscConfig+0xbc>
 8000f9e:	4b72      	ldr	r3, [pc, #456]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a71      	ldr	r2, [pc, #452]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fa4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000fa8:	6013      	str	r3, [r2, #0]
 8000faa:	4b6f      	ldr	r3, [pc, #444]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a6e      	ldr	r2, [pc, #440]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fb0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000fb4:	6013      	str	r3, [r2, #0]
 8000fb6:	e00b      	b.n	8000fd0 <HAL_RCC_OscConfig+0xd4>
 8000fb8:	4b6b      	ldr	r3, [pc, #428]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	4a6a      	ldr	r2, [pc, #424]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000fc2:	6013      	str	r3, [r2, #0]
 8000fc4:	4b68      	ldr	r3, [pc, #416]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a67      	ldr	r2, [pc, #412]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000fca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000fce:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d013      	beq.n	8001000 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fd8:	f7ff fcf6 	bl	80009c8 <HAL_GetTick>
 8000fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000fde:	e008      	b.n	8000ff2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fe0:	f7ff fcf2 	bl	80009c8 <HAL_GetTick>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	1ad3      	subs	r3, r2, r3
 8000fea:	2b64      	cmp	r3, #100	; 0x64
 8000fec:	d901      	bls.n	8000ff2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000fee:	2303      	movs	r3, #3
 8000ff0:	e1fa      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ff2:	4b5d      	ldr	r3, [pc, #372]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d0f0      	beq.n	8000fe0 <HAL_RCC_OscConfig+0xe4>
 8000ffe:	e014      	b.n	800102a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001000:	f7ff fce2 	bl	80009c8 <HAL_GetTick>
 8001004:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001006:	e008      	b.n	800101a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001008:	f7ff fcde 	bl	80009c8 <HAL_GetTick>
 800100c:	4602      	mov	r2, r0
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	1ad3      	subs	r3, r2, r3
 8001012:	2b64      	cmp	r3, #100	; 0x64
 8001014:	d901      	bls.n	800101a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001016:	2303      	movs	r3, #3
 8001018:	e1e6      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800101a:	4b53      	ldr	r3, [pc, #332]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001022:	2b00      	cmp	r3, #0
 8001024:	d1f0      	bne.n	8001008 <HAL_RCC_OscConfig+0x10c>
 8001026:	e000      	b.n	800102a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001028:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	f003 0302 	and.w	r3, r3, #2
 8001032:	2b00      	cmp	r3, #0
 8001034:	d063      	beq.n	80010fe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001036:	4b4c      	ldr	r3, [pc, #304]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f003 030c 	and.w	r3, r3, #12
 800103e:	2b00      	cmp	r3, #0
 8001040:	d00b      	beq.n	800105a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001042:	4b49      	ldr	r3, [pc, #292]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f003 030c 	and.w	r3, r3, #12
 800104a:	2b08      	cmp	r3, #8
 800104c:	d11c      	bne.n	8001088 <HAL_RCC_OscConfig+0x18c>
 800104e:	4b46      	ldr	r3, [pc, #280]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8001050:	685b      	ldr	r3, [r3, #4]
 8001052:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001056:	2b00      	cmp	r3, #0
 8001058:	d116      	bne.n	8001088 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800105a:	4b43      	ldr	r3, [pc, #268]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f003 0302 	and.w	r3, r3, #2
 8001062:	2b00      	cmp	r3, #0
 8001064:	d005      	beq.n	8001072 <HAL_RCC_OscConfig+0x176>
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	691b      	ldr	r3, [r3, #16]
 800106a:	2b01      	cmp	r3, #1
 800106c:	d001      	beq.n	8001072 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800106e:	2301      	movs	r3, #1
 8001070:	e1ba      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001072:	4b3d      	ldr	r3, [pc, #244]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	695b      	ldr	r3, [r3, #20]
 800107e:	00db      	lsls	r3, r3, #3
 8001080:	4939      	ldr	r1, [pc, #228]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8001082:	4313      	orrs	r3, r2
 8001084:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001086:	e03a      	b.n	80010fe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	691b      	ldr	r3, [r3, #16]
 800108c:	2b00      	cmp	r3, #0
 800108e:	d020      	beq.n	80010d2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001090:	4b36      	ldr	r3, [pc, #216]	; (800116c <HAL_RCC_OscConfig+0x270>)
 8001092:	2201      	movs	r2, #1
 8001094:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001096:	f7ff fc97 	bl	80009c8 <HAL_GetTick>
 800109a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800109c:	e008      	b.n	80010b0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800109e:	f7ff fc93 	bl	80009c8 <HAL_GetTick>
 80010a2:	4602      	mov	r2, r0
 80010a4:	693b      	ldr	r3, [r7, #16]
 80010a6:	1ad3      	subs	r3, r2, r3
 80010a8:	2b02      	cmp	r3, #2
 80010aa:	d901      	bls.n	80010b0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80010ac:	2303      	movs	r3, #3
 80010ae:	e19b      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010b0:	4b2d      	ldr	r3, [pc, #180]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	f003 0302 	and.w	r3, r3, #2
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d0f0      	beq.n	800109e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80010bc:	4b2a      	ldr	r3, [pc, #168]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	695b      	ldr	r3, [r3, #20]
 80010c8:	00db      	lsls	r3, r3, #3
 80010ca:	4927      	ldr	r1, [pc, #156]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 80010cc:	4313      	orrs	r3, r2
 80010ce:	600b      	str	r3, [r1, #0]
 80010d0:	e015      	b.n	80010fe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80010d2:	4b26      	ldr	r3, [pc, #152]	; (800116c <HAL_RCC_OscConfig+0x270>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010d8:	f7ff fc76 	bl	80009c8 <HAL_GetTick>
 80010dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010de:	e008      	b.n	80010f2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80010e0:	f7ff fc72 	bl	80009c8 <HAL_GetTick>
 80010e4:	4602      	mov	r2, r0
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	1ad3      	subs	r3, r2, r3
 80010ea:	2b02      	cmp	r3, #2
 80010ec:	d901      	bls.n	80010f2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80010ee:	2303      	movs	r3, #3
 80010f0:	e17a      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80010f2:	4b1d      	ldr	r3, [pc, #116]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	f003 0302 	and.w	r3, r3, #2
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d1f0      	bne.n	80010e0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 0308 	and.w	r3, r3, #8
 8001106:	2b00      	cmp	r3, #0
 8001108:	d03a      	beq.n	8001180 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	699b      	ldr	r3, [r3, #24]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d019      	beq.n	8001146 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001112:	4b17      	ldr	r3, [pc, #92]	; (8001170 <HAL_RCC_OscConfig+0x274>)
 8001114:	2201      	movs	r2, #1
 8001116:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001118:	f7ff fc56 	bl	80009c8 <HAL_GetTick>
 800111c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800111e:	e008      	b.n	8001132 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001120:	f7ff fc52 	bl	80009c8 <HAL_GetTick>
 8001124:	4602      	mov	r2, r0
 8001126:	693b      	ldr	r3, [r7, #16]
 8001128:	1ad3      	subs	r3, r2, r3
 800112a:	2b02      	cmp	r3, #2
 800112c:	d901      	bls.n	8001132 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800112e:	2303      	movs	r3, #3
 8001130:	e15a      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001132:	4b0d      	ldr	r3, [pc, #52]	; (8001168 <HAL_RCC_OscConfig+0x26c>)
 8001134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001136:	f003 0302 	and.w	r3, r3, #2
 800113a:	2b00      	cmp	r3, #0
 800113c:	d0f0      	beq.n	8001120 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800113e:	2001      	movs	r0, #1
 8001140:	f000 fada 	bl	80016f8 <RCC_Delay>
 8001144:	e01c      	b.n	8001180 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001146:	4b0a      	ldr	r3, [pc, #40]	; (8001170 <HAL_RCC_OscConfig+0x274>)
 8001148:	2200      	movs	r2, #0
 800114a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800114c:	f7ff fc3c 	bl	80009c8 <HAL_GetTick>
 8001150:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001152:	e00f      	b.n	8001174 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001154:	f7ff fc38 	bl	80009c8 <HAL_GetTick>
 8001158:	4602      	mov	r2, r0
 800115a:	693b      	ldr	r3, [r7, #16]
 800115c:	1ad3      	subs	r3, r2, r3
 800115e:	2b02      	cmp	r3, #2
 8001160:	d908      	bls.n	8001174 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001162:	2303      	movs	r3, #3
 8001164:	e140      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
 8001166:	bf00      	nop
 8001168:	40021000 	.word	0x40021000
 800116c:	42420000 	.word	0x42420000
 8001170:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001174:	4b9e      	ldr	r3, [pc, #632]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001178:	f003 0302 	and.w	r3, r3, #2
 800117c:	2b00      	cmp	r3, #0
 800117e:	d1e9      	bne.n	8001154 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	f003 0304 	and.w	r3, r3, #4
 8001188:	2b00      	cmp	r3, #0
 800118a:	f000 80a6 	beq.w	80012da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800118e:	2300      	movs	r3, #0
 8001190:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001192:	4b97      	ldr	r3, [pc, #604]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001194:	69db      	ldr	r3, [r3, #28]
 8001196:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800119a:	2b00      	cmp	r3, #0
 800119c:	d10d      	bne.n	80011ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800119e:	4b94      	ldr	r3, [pc, #592]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 80011a0:	69db      	ldr	r3, [r3, #28]
 80011a2:	4a93      	ldr	r2, [pc, #588]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 80011a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011a8:	61d3      	str	r3, [r2, #28]
 80011aa:	4b91      	ldr	r3, [pc, #580]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 80011ac:	69db      	ldr	r3, [r3, #28]
 80011ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011b2:	60bb      	str	r3, [r7, #8]
 80011b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80011b6:	2301      	movs	r3, #1
 80011b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ba:	4b8e      	ldr	r3, [pc, #568]	; (80013f4 <HAL_RCC_OscConfig+0x4f8>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d118      	bne.n	80011f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80011c6:	4b8b      	ldr	r3, [pc, #556]	; (80013f4 <HAL_RCC_OscConfig+0x4f8>)
 80011c8:	681b      	ldr	r3, [r3, #0]
 80011ca:	4a8a      	ldr	r2, [pc, #552]	; (80013f4 <HAL_RCC_OscConfig+0x4f8>)
 80011cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80011d2:	f7ff fbf9 	bl	80009c8 <HAL_GetTick>
 80011d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011d8:	e008      	b.n	80011ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80011da:	f7ff fbf5 	bl	80009c8 <HAL_GetTick>
 80011de:	4602      	mov	r2, r0
 80011e0:	693b      	ldr	r3, [r7, #16]
 80011e2:	1ad3      	subs	r3, r2, r3
 80011e4:	2b64      	cmp	r3, #100	; 0x64
 80011e6:	d901      	bls.n	80011ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80011e8:	2303      	movs	r3, #3
 80011ea:	e0fd      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80011ec:	4b81      	ldr	r3, [pc, #516]	; (80013f4 <HAL_RCC_OscConfig+0x4f8>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d0f0      	beq.n	80011da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	68db      	ldr	r3, [r3, #12]
 80011fc:	2b01      	cmp	r3, #1
 80011fe:	d106      	bne.n	800120e <HAL_RCC_OscConfig+0x312>
 8001200:	4b7b      	ldr	r3, [pc, #492]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001202:	6a1b      	ldr	r3, [r3, #32]
 8001204:	4a7a      	ldr	r2, [pc, #488]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001206:	f043 0301 	orr.w	r3, r3, #1
 800120a:	6213      	str	r3, [r2, #32]
 800120c:	e02d      	b.n	800126a <HAL_RCC_OscConfig+0x36e>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	68db      	ldr	r3, [r3, #12]
 8001212:	2b00      	cmp	r3, #0
 8001214:	d10c      	bne.n	8001230 <HAL_RCC_OscConfig+0x334>
 8001216:	4b76      	ldr	r3, [pc, #472]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001218:	6a1b      	ldr	r3, [r3, #32]
 800121a:	4a75      	ldr	r2, [pc, #468]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 800121c:	f023 0301 	bic.w	r3, r3, #1
 8001220:	6213      	str	r3, [r2, #32]
 8001222:	4b73      	ldr	r3, [pc, #460]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001224:	6a1b      	ldr	r3, [r3, #32]
 8001226:	4a72      	ldr	r2, [pc, #456]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001228:	f023 0304 	bic.w	r3, r3, #4
 800122c:	6213      	str	r3, [r2, #32]
 800122e:	e01c      	b.n	800126a <HAL_RCC_OscConfig+0x36e>
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	68db      	ldr	r3, [r3, #12]
 8001234:	2b05      	cmp	r3, #5
 8001236:	d10c      	bne.n	8001252 <HAL_RCC_OscConfig+0x356>
 8001238:	4b6d      	ldr	r3, [pc, #436]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 800123a:	6a1b      	ldr	r3, [r3, #32]
 800123c:	4a6c      	ldr	r2, [pc, #432]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 800123e:	f043 0304 	orr.w	r3, r3, #4
 8001242:	6213      	str	r3, [r2, #32]
 8001244:	4b6a      	ldr	r3, [pc, #424]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001246:	6a1b      	ldr	r3, [r3, #32]
 8001248:	4a69      	ldr	r2, [pc, #420]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 800124a:	f043 0301 	orr.w	r3, r3, #1
 800124e:	6213      	str	r3, [r2, #32]
 8001250:	e00b      	b.n	800126a <HAL_RCC_OscConfig+0x36e>
 8001252:	4b67      	ldr	r3, [pc, #412]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001254:	6a1b      	ldr	r3, [r3, #32]
 8001256:	4a66      	ldr	r2, [pc, #408]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001258:	f023 0301 	bic.w	r3, r3, #1
 800125c:	6213      	str	r3, [r2, #32]
 800125e:	4b64      	ldr	r3, [pc, #400]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001260:	6a1b      	ldr	r3, [r3, #32]
 8001262:	4a63      	ldr	r2, [pc, #396]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001264:	f023 0304 	bic.w	r3, r3, #4
 8001268:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	68db      	ldr	r3, [r3, #12]
 800126e:	2b00      	cmp	r3, #0
 8001270:	d015      	beq.n	800129e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001272:	f7ff fba9 	bl	80009c8 <HAL_GetTick>
 8001276:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001278:	e00a      	b.n	8001290 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800127a:	f7ff fba5 	bl	80009c8 <HAL_GetTick>
 800127e:	4602      	mov	r2, r0
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	1ad3      	subs	r3, r2, r3
 8001284:	f241 3288 	movw	r2, #5000	; 0x1388
 8001288:	4293      	cmp	r3, r2
 800128a:	d901      	bls.n	8001290 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e0ab      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001290:	4b57      	ldr	r3, [pc, #348]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001292:	6a1b      	ldr	r3, [r3, #32]
 8001294:	f003 0302 	and.w	r3, r3, #2
 8001298:	2b00      	cmp	r3, #0
 800129a:	d0ee      	beq.n	800127a <HAL_RCC_OscConfig+0x37e>
 800129c:	e014      	b.n	80012c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800129e:	f7ff fb93 	bl	80009c8 <HAL_GetTick>
 80012a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012a4:	e00a      	b.n	80012bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80012a6:	f7ff fb8f 	bl	80009c8 <HAL_GetTick>
 80012aa:	4602      	mov	r2, r0
 80012ac:	693b      	ldr	r3, [r7, #16]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	f241 3288 	movw	r2, #5000	; 0x1388
 80012b4:	4293      	cmp	r3, r2
 80012b6:	d901      	bls.n	80012bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80012b8:	2303      	movs	r3, #3
 80012ba:	e095      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80012bc:	4b4c      	ldr	r3, [pc, #304]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 80012be:	6a1b      	ldr	r3, [r3, #32]
 80012c0:	f003 0302 	and.w	r3, r3, #2
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d1ee      	bne.n	80012a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80012c8:	7dfb      	ldrb	r3, [r7, #23]
 80012ca:	2b01      	cmp	r3, #1
 80012cc:	d105      	bne.n	80012da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80012ce:	4b48      	ldr	r3, [pc, #288]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 80012d0:	69db      	ldr	r3, [r3, #28]
 80012d2:	4a47      	ldr	r2, [pc, #284]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 80012d4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80012d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	69db      	ldr	r3, [r3, #28]
 80012de:	2b00      	cmp	r3, #0
 80012e0:	f000 8081 	beq.w	80013e6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80012e4:	4b42      	ldr	r3, [pc, #264]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	f003 030c 	and.w	r3, r3, #12
 80012ec:	2b08      	cmp	r3, #8
 80012ee:	d061      	beq.n	80013b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	69db      	ldr	r3, [r3, #28]
 80012f4:	2b02      	cmp	r3, #2
 80012f6:	d146      	bne.n	8001386 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80012f8:	4b3f      	ldr	r3, [pc, #252]	; (80013f8 <HAL_RCC_OscConfig+0x4fc>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012fe:	f7ff fb63 	bl	80009c8 <HAL_GetTick>
 8001302:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001304:	e008      	b.n	8001318 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001306:	f7ff fb5f 	bl	80009c8 <HAL_GetTick>
 800130a:	4602      	mov	r2, r0
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	2b02      	cmp	r3, #2
 8001312:	d901      	bls.n	8001318 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	e067      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001318:	4b35      	ldr	r3, [pc, #212]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d1f0      	bne.n	8001306 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	6a1b      	ldr	r3, [r3, #32]
 8001328:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800132c:	d108      	bne.n	8001340 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800132e:	4b30      	ldr	r3, [pc, #192]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	492d      	ldr	r1, [pc, #180]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 800133c:	4313      	orrs	r3, r2
 800133e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001340:	4b2b      	ldr	r3, [pc, #172]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001342:	685b      	ldr	r3, [r3, #4]
 8001344:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	6a19      	ldr	r1, [r3, #32]
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001350:	430b      	orrs	r3, r1
 8001352:	4927      	ldr	r1, [pc, #156]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 8001354:	4313      	orrs	r3, r2
 8001356:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001358:	4b27      	ldr	r3, [pc, #156]	; (80013f8 <HAL_RCC_OscConfig+0x4fc>)
 800135a:	2201      	movs	r2, #1
 800135c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800135e:	f7ff fb33 	bl	80009c8 <HAL_GetTick>
 8001362:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001364:	e008      	b.n	8001378 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001366:	f7ff fb2f 	bl	80009c8 <HAL_GetTick>
 800136a:	4602      	mov	r2, r0
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	1ad3      	subs	r3, r2, r3
 8001370:	2b02      	cmp	r3, #2
 8001372:	d901      	bls.n	8001378 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001374:	2303      	movs	r3, #3
 8001376:	e037      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001378:	4b1d      	ldr	r3, [pc, #116]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001380:	2b00      	cmp	r3, #0
 8001382:	d0f0      	beq.n	8001366 <HAL_RCC_OscConfig+0x46a>
 8001384:	e02f      	b.n	80013e6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001386:	4b1c      	ldr	r3, [pc, #112]	; (80013f8 <HAL_RCC_OscConfig+0x4fc>)
 8001388:	2200      	movs	r2, #0
 800138a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800138c:	f7ff fb1c 	bl	80009c8 <HAL_GetTick>
 8001390:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001392:	e008      	b.n	80013a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001394:	f7ff fb18 	bl	80009c8 <HAL_GetTick>
 8001398:	4602      	mov	r2, r0
 800139a:	693b      	ldr	r3, [r7, #16]
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d901      	bls.n	80013a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80013a2:	2303      	movs	r3, #3
 80013a4:	e020      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80013a6:	4b12      	ldr	r3, [pc, #72]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d1f0      	bne.n	8001394 <HAL_RCC_OscConfig+0x498>
 80013b2:	e018      	b.n	80013e6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	69db      	ldr	r3, [r3, #28]
 80013b8:	2b01      	cmp	r3, #1
 80013ba:	d101      	bne.n	80013c0 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80013bc:	2301      	movs	r3, #1
 80013be:	e013      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80013c0:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <HAL_RCC_OscConfig+0x4f4>)
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6a1b      	ldr	r3, [r3, #32]
 80013d0:	429a      	cmp	r2, r3
 80013d2:	d106      	bne.n	80013e2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80013de:	429a      	cmp	r2, r3
 80013e0:	d001      	beq.n	80013e6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80013e2:	2301      	movs	r3, #1
 80013e4:	e000      	b.n	80013e8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80013e6:	2300      	movs	r3, #0
}
 80013e8:	4618      	mov	r0, r3
 80013ea:	3718      	adds	r7, #24
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40021000 	.word	0x40021000
 80013f4:	40007000 	.word	0x40007000
 80013f8:	42420060 	.word	0x42420060

080013fc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d101      	bne.n	8001410 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800140c:	2301      	movs	r3, #1
 800140e:	e0d0      	b.n	80015b2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001410:	4b6a      	ldr	r3, [pc, #424]	; (80015bc <HAL_RCC_ClockConfig+0x1c0>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	f003 0307 	and.w	r3, r3, #7
 8001418:	683a      	ldr	r2, [r7, #0]
 800141a:	429a      	cmp	r2, r3
 800141c:	d910      	bls.n	8001440 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800141e:	4b67      	ldr	r3, [pc, #412]	; (80015bc <HAL_RCC_ClockConfig+0x1c0>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f023 0207 	bic.w	r2, r3, #7
 8001426:	4965      	ldr	r1, [pc, #404]	; (80015bc <HAL_RCC_ClockConfig+0x1c0>)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	4313      	orrs	r3, r2
 800142c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800142e:	4b63      	ldr	r3, [pc, #396]	; (80015bc <HAL_RCC_ClockConfig+0x1c0>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f003 0307 	and.w	r3, r3, #7
 8001436:	683a      	ldr	r2, [r7, #0]
 8001438:	429a      	cmp	r2, r3
 800143a:	d001      	beq.n	8001440 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800143c:	2301      	movs	r3, #1
 800143e:	e0b8      	b.n	80015b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	f003 0302 	and.w	r3, r3, #2
 8001448:	2b00      	cmp	r3, #0
 800144a:	d020      	beq.n	800148e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 0304 	and.w	r3, r3, #4
 8001454:	2b00      	cmp	r3, #0
 8001456:	d005      	beq.n	8001464 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001458:	4b59      	ldr	r3, [pc, #356]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 800145a:	685b      	ldr	r3, [r3, #4]
 800145c:	4a58      	ldr	r2, [pc, #352]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 800145e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001462:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	f003 0308 	and.w	r3, r3, #8
 800146c:	2b00      	cmp	r3, #0
 800146e:	d005      	beq.n	800147c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001470:	4b53      	ldr	r3, [pc, #332]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	4a52      	ldr	r2, [pc, #328]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 8001476:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800147a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800147c:	4b50      	ldr	r3, [pc, #320]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	494d      	ldr	r1, [pc, #308]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 800148a:	4313      	orrs	r3, r2
 800148c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	2b00      	cmp	r3, #0
 8001498:	d040      	beq.n	800151c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d107      	bne.n	80014b2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014a2:	4b47      	ldr	r3, [pc, #284]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d115      	bne.n	80014da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e07f      	b.n	80015b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d107      	bne.n	80014ca <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014ba:	4b41      	ldr	r3, [pc, #260]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d109      	bne.n	80014da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e073      	b.n	80015b2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80014ca:	4b3d      	ldr	r3, [pc, #244]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0302 	and.w	r3, r3, #2
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d101      	bne.n	80014da <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e06b      	b.n	80015b2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80014da:	4b39      	ldr	r3, [pc, #228]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	f023 0203 	bic.w	r2, r3, #3
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	4936      	ldr	r1, [pc, #216]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 80014e8:	4313      	orrs	r3, r2
 80014ea:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80014ec:	f7ff fa6c 	bl	80009c8 <HAL_GetTick>
 80014f0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014f2:	e00a      	b.n	800150a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014f4:	f7ff fa68 	bl	80009c8 <HAL_GetTick>
 80014f8:	4602      	mov	r2, r0
 80014fa:	68fb      	ldr	r3, [r7, #12]
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001502:	4293      	cmp	r3, r2
 8001504:	d901      	bls.n	800150a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001506:	2303      	movs	r3, #3
 8001508:	e053      	b.n	80015b2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800150a:	4b2d      	ldr	r3, [pc, #180]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 800150c:	685b      	ldr	r3, [r3, #4]
 800150e:	f003 020c 	and.w	r2, r3, #12
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	009b      	lsls	r3, r3, #2
 8001518:	429a      	cmp	r2, r3
 800151a:	d1eb      	bne.n	80014f4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800151c:	4b27      	ldr	r3, [pc, #156]	; (80015bc <HAL_RCC_ClockConfig+0x1c0>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	f003 0307 	and.w	r3, r3, #7
 8001524:	683a      	ldr	r2, [r7, #0]
 8001526:	429a      	cmp	r2, r3
 8001528:	d210      	bcs.n	800154c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800152a:	4b24      	ldr	r3, [pc, #144]	; (80015bc <HAL_RCC_ClockConfig+0x1c0>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f023 0207 	bic.w	r2, r3, #7
 8001532:	4922      	ldr	r1, [pc, #136]	; (80015bc <HAL_RCC_ClockConfig+0x1c0>)
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	4313      	orrs	r3, r2
 8001538:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800153a:	4b20      	ldr	r3, [pc, #128]	; (80015bc <HAL_RCC_ClockConfig+0x1c0>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0307 	and.w	r3, r3, #7
 8001542:	683a      	ldr	r2, [r7, #0]
 8001544:	429a      	cmp	r2, r3
 8001546:	d001      	beq.n	800154c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001548:	2301      	movs	r3, #1
 800154a:	e032      	b.n	80015b2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	f003 0304 	and.w	r3, r3, #4
 8001554:	2b00      	cmp	r3, #0
 8001556:	d008      	beq.n	800156a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001558:	4b19      	ldr	r3, [pc, #100]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	68db      	ldr	r3, [r3, #12]
 8001564:	4916      	ldr	r1, [pc, #88]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 8001566:	4313      	orrs	r3, r2
 8001568:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f003 0308 	and.w	r3, r3, #8
 8001572:	2b00      	cmp	r3, #0
 8001574:	d009      	beq.n	800158a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001576:	4b12      	ldr	r3, [pc, #72]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	691b      	ldr	r3, [r3, #16]
 8001582:	00db      	lsls	r3, r3, #3
 8001584:	490e      	ldr	r1, [pc, #56]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 8001586:	4313      	orrs	r3, r2
 8001588:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800158a:	f000 f821 	bl	80015d0 <HAL_RCC_GetSysClockFreq>
 800158e:	4601      	mov	r1, r0
 8001590:	4b0b      	ldr	r3, [pc, #44]	; (80015c0 <HAL_RCC_ClockConfig+0x1c4>)
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	091b      	lsrs	r3, r3, #4
 8001596:	f003 030f 	and.w	r3, r3, #15
 800159a:	4a0a      	ldr	r2, [pc, #40]	; (80015c4 <HAL_RCC_ClockConfig+0x1c8>)
 800159c:	5cd3      	ldrb	r3, [r2, r3]
 800159e:	fa21 f303 	lsr.w	r3, r1, r3
 80015a2:	4a09      	ldr	r2, [pc, #36]	; (80015c8 <HAL_RCC_ClockConfig+0x1cc>)
 80015a4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80015a6:	4b09      	ldr	r3, [pc, #36]	; (80015cc <HAL_RCC_ClockConfig+0x1d0>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7ff f9ca 	bl	8000944 <HAL_InitTick>

  return HAL_OK;
 80015b0:	2300      	movs	r3, #0
}
 80015b2:	4618      	mov	r0, r3
 80015b4:	3710      	adds	r7, #16
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40022000 	.word	0x40022000
 80015c0:	40021000 	.word	0x40021000
 80015c4:	08002de8 	.word	0x08002de8
 80015c8:	20000004 	.word	0x20000004
 80015cc:	20000008 	.word	0x20000008

080015d0 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015d0:	b490      	push	{r4, r7}
 80015d2:	b08a      	sub	sp, #40	; 0x28
 80015d4:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80015d6:	4b2a      	ldr	r3, [pc, #168]	; (8001680 <HAL_RCC_GetSysClockFreq+0xb0>)
 80015d8:	1d3c      	adds	r4, r7, #4
 80015da:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015dc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80015e0:	4b28      	ldr	r3, [pc, #160]	; (8001684 <HAL_RCC_GetSysClockFreq+0xb4>)
 80015e2:	881b      	ldrh	r3, [r3, #0]
 80015e4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80015e6:	2300      	movs	r3, #0
 80015e8:	61fb      	str	r3, [r7, #28]
 80015ea:	2300      	movs	r3, #0
 80015ec:	61bb      	str	r3, [r7, #24]
 80015ee:	2300      	movs	r3, #0
 80015f0:	627b      	str	r3, [r7, #36]	; 0x24
 80015f2:	2300      	movs	r3, #0
 80015f4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80015f6:	2300      	movs	r3, #0
 80015f8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80015fa:	4b23      	ldr	r3, [pc, #140]	; (8001688 <HAL_RCC_GetSysClockFreq+0xb8>)
 80015fc:	685b      	ldr	r3, [r3, #4]
 80015fe:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	f003 030c 	and.w	r3, r3, #12
 8001606:	2b04      	cmp	r3, #4
 8001608:	d002      	beq.n	8001610 <HAL_RCC_GetSysClockFreq+0x40>
 800160a:	2b08      	cmp	r3, #8
 800160c:	d003      	beq.n	8001616 <HAL_RCC_GetSysClockFreq+0x46>
 800160e:	e02d      	b.n	800166c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001610:	4b1e      	ldr	r3, [pc, #120]	; (800168c <HAL_RCC_GetSysClockFreq+0xbc>)
 8001612:	623b      	str	r3, [r7, #32]
      break;
 8001614:	e02d      	b.n	8001672 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	0c9b      	lsrs	r3, r3, #18
 800161a:	f003 030f 	and.w	r3, r3, #15
 800161e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001622:	4413      	add	r3, r2
 8001624:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001628:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800162a:	69fb      	ldr	r3, [r7, #28]
 800162c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001630:	2b00      	cmp	r3, #0
 8001632:	d013      	beq.n	800165c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001634:	4b14      	ldr	r3, [pc, #80]	; (8001688 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001636:	685b      	ldr	r3, [r3, #4]
 8001638:	0c5b      	lsrs	r3, r3, #17
 800163a:	f003 0301 	and.w	r3, r3, #1
 800163e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001642:	4413      	add	r3, r2
 8001644:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001648:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	4a0f      	ldr	r2, [pc, #60]	; (800168c <HAL_RCC_GetSysClockFreq+0xbc>)
 800164e:	fb02 f203 	mul.w	r2, r2, r3
 8001652:	69bb      	ldr	r3, [r7, #24]
 8001654:	fbb2 f3f3 	udiv	r3, r2, r3
 8001658:	627b      	str	r3, [r7, #36]	; 0x24
 800165a:	e004      	b.n	8001666 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	4a0c      	ldr	r2, [pc, #48]	; (8001690 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001660:	fb02 f303 	mul.w	r3, r2, r3
 8001664:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001666:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001668:	623b      	str	r3, [r7, #32]
      break;
 800166a:	e002      	b.n	8001672 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800166c:	4b07      	ldr	r3, [pc, #28]	; (800168c <HAL_RCC_GetSysClockFreq+0xbc>)
 800166e:	623b      	str	r3, [r7, #32]
      break;
 8001670:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001672:	6a3b      	ldr	r3, [r7, #32]
}
 8001674:	4618      	mov	r0, r3
 8001676:	3728      	adds	r7, #40	; 0x28
 8001678:	46bd      	mov	sp, r7
 800167a:	bc90      	pop	{r4, r7}
 800167c:	4770      	bx	lr
 800167e:	bf00      	nop
 8001680:	08002dd4 	.word	0x08002dd4
 8001684:	08002de4 	.word	0x08002de4
 8001688:	40021000 	.word	0x40021000
 800168c:	007a1200 	.word	0x007a1200
 8001690:	003d0900 	.word	0x003d0900

08001694 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001694:	b480      	push	{r7}
 8001696:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001698:	4b02      	ldr	r3, [pc, #8]	; (80016a4 <HAL_RCC_GetHCLKFreq+0x10>)
 800169a:	681b      	ldr	r3, [r3, #0]
}
 800169c:	4618      	mov	r0, r3
 800169e:	46bd      	mov	sp, r7
 80016a0:	bc80      	pop	{r7}
 80016a2:	4770      	bx	lr
 80016a4:	20000004 	.word	0x20000004

080016a8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80016ac:	f7ff fff2 	bl	8001694 <HAL_RCC_GetHCLKFreq>
 80016b0:	4601      	mov	r1, r0
 80016b2:	4b05      	ldr	r3, [pc, #20]	; (80016c8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	0a1b      	lsrs	r3, r3, #8
 80016b8:	f003 0307 	and.w	r3, r3, #7
 80016bc:	4a03      	ldr	r2, [pc, #12]	; (80016cc <HAL_RCC_GetPCLK1Freq+0x24>)
 80016be:	5cd3      	ldrb	r3, [r2, r3]
 80016c0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80016c4:	4618      	mov	r0, r3
 80016c6:	bd80      	pop	{r7, pc}
 80016c8:	40021000 	.word	0x40021000
 80016cc:	08002df8 	.word	0x08002df8

080016d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80016d4:	f7ff ffde 	bl	8001694 <HAL_RCC_GetHCLKFreq>
 80016d8:	4601      	mov	r1, r0
 80016da:	4b05      	ldr	r3, [pc, #20]	; (80016f0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	0adb      	lsrs	r3, r3, #11
 80016e0:	f003 0307 	and.w	r3, r3, #7
 80016e4:	4a03      	ldr	r2, [pc, #12]	; (80016f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80016e6:	5cd3      	ldrb	r3, [r2, r3]
 80016e8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	bd80      	pop	{r7, pc}
 80016f0:	40021000 	.word	0x40021000
 80016f4:	08002df8 	.word	0x08002df8

080016f8 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b085      	sub	sp, #20
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001700:	4b0a      	ldr	r3, [pc, #40]	; (800172c <RCC_Delay+0x34>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4a0a      	ldr	r2, [pc, #40]	; (8001730 <RCC_Delay+0x38>)
 8001706:	fba2 2303 	umull	r2, r3, r2, r3
 800170a:	0a5b      	lsrs	r3, r3, #9
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	fb02 f303 	mul.w	r3, r2, r3
 8001712:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001714:	bf00      	nop
  }
  while (Delay --);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	1e5a      	subs	r2, r3, #1
 800171a:	60fa      	str	r2, [r7, #12]
 800171c:	2b00      	cmp	r3, #0
 800171e:	d1f9      	bne.n	8001714 <RCC_Delay+0x1c>
}
 8001720:	bf00      	nop
 8001722:	3714      	adds	r7, #20
 8001724:	46bd      	mov	sp, r7
 8001726:	bc80      	pop	{r7}
 8001728:	4770      	bx	lr
 800172a:	bf00      	nop
 800172c:	20000004 	.word	0x20000004
 8001730:	10624dd3 	.word	0x10624dd3

08001734 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d101      	bne.n	8001746 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e01d      	b.n	8001782 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800174c:	b2db      	uxtb	r3, r3
 800174e:	2b00      	cmp	r3, #0
 8001750:	d106      	bne.n	8001760 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7fe ff4e 	bl	80005fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	2202      	movs	r2, #2
 8001764:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	681a      	ldr	r2, [r3, #0]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	3304      	adds	r3, #4
 8001770:	4619      	mov	r1, r3
 8001772:	4610      	mov	r0, r2
 8001774:	f000 f9ee 	bl	8001b54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	2201      	movs	r2, #1
 800177c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001780:	2300      	movs	r3, #0
}
 8001782:	4618      	mov	r0, r3
 8001784:	3708      	adds	r7, #8
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}

0800178a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800178a:	b580      	push	{r7, lr}
 800178c:	b082      	sub	sp, #8
 800178e:	af00      	add	r7, sp, #0
 8001790:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d101      	bne.n	800179c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e01d      	b.n	80017d8 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	d106      	bne.n	80017b6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	2200      	movs	r2, #0
 80017ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f000 f815 	bl	80017e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2202      	movs	r2, #2
 80017ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	3304      	adds	r3, #4
 80017c6:	4619      	mov	r1, r3
 80017c8:	4610      	mov	r0, r2
 80017ca:	f000 f9c3 	bl	8001b54 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2201      	movs	r2, #1
 80017d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80017d6:	2300      	movs	r3, #0
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3708      	adds	r7, #8
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}

080017e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80017e0:	b480      	push	{r7}
 80017e2:	b083      	sub	sp, #12
 80017e4:	af00      	add	r7, sp, #0
 80017e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80017e8:	bf00      	nop
 80017ea:	370c      	adds	r7, #12
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bc80      	pop	{r7}
 80017f0:	4770      	bx	lr
	...

080017f4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b084      	sub	sp, #16
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	6078      	str	r0, [r7, #4]
 80017fc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	2201      	movs	r2, #1
 8001804:	6839      	ldr	r1, [r7, #0]
 8001806:	4618      	mov	r0, r3
 8001808:	f000 fc1a 	bl	8002040 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a10      	ldr	r2, [pc, #64]	; (8001854 <HAL_TIM_PWM_Start+0x60>)
 8001812:	4293      	cmp	r3, r2
 8001814:	d107      	bne.n	8001826 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	681b      	ldr	r3, [r3, #0]
 800181a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001824:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f003 0307 	and.w	r3, r3, #7
 8001830:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001832:	68fb      	ldr	r3, [r7, #12]
 8001834:	2b06      	cmp	r3, #6
 8001836:	d007      	beq.n	8001848 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	681a      	ldr	r2, [r3, #0]
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	f042 0201 	orr.w	r2, r2, #1
 8001846:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001848:	2300      	movs	r3, #0
}
 800184a:	4618      	mov	r0, r3
 800184c:	3710      	adds	r7, #16
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	bf00      	nop
 8001854:	40012c00 	.word	0x40012c00

08001858 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	60f8      	str	r0, [r7, #12]
 8001860:	60b9      	str	r1, [r7, #8]
 8001862:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800186a:	2b01      	cmp	r3, #1
 800186c:	d101      	bne.n	8001872 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800186e:	2302      	movs	r3, #2
 8001870:	e0b4      	b.n	80019dc <HAL_TIM_PWM_ConfigChannel+0x184>
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	2201      	movs	r2, #1
 8001876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	2202      	movs	r2, #2
 800187e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	2b0c      	cmp	r3, #12
 8001886:	f200 809f 	bhi.w	80019c8 <HAL_TIM_PWM_ConfigChannel+0x170>
 800188a:	a201      	add	r2, pc, #4	; (adr r2, 8001890 <HAL_TIM_PWM_ConfigChannel+0x38>)
 800188c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001890:	080018c5 	.word	0x080018c5
 8001894:	080019c9 	.word	0x080019c9
 8001898:	080019c9 	.word	0x080019c9
 800189c:	080019c9 	.word	0x080019c9
 80018a0:	08001905 	.word	0x08001905
 80018a4:	080019c9 	.word	0x080019c9
 80018a8:	080019c9 	.word	0x080019c9
 80018ac:	080019c9 	.word	0x080019c9
 80018b0:	08001947 	.word	0x08001947
 80018b4:	080019c9 	.word	0x080019c9
 80018b8:	080019c9 	.word	0x080019c9
 80018bc:	080019c9 	.word	0x080019c9
 80018c0:	08001987 	.word	0x08001987
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	68b9      	ldr	r1, [r7, #8]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f000 f99a 	bl	8001c04 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	699a      	ldr	r2, [r3, #24]
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f042 0208 	orr.w	r2, r2, #8
 80018de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80018e0:	68fb      	ldr	r3, [r7, #12]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	699a      	ldr	r2, [r3, #24]
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f022 0204 	bic.w	r2, r2, #4
 80018ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	6999      	ldr	r1, [r3, #24]
 80018f6:	68bb      	ldr	r3, [r7, #8]
 80018f8:	691a      	ldr	r2, [r3, #16]
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	430a      	orrs	r2, r1
 8001900:	619a      	str	r2, [r3, #24]
      break;
 8001902:	e062      	b.n	80019ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	68b9      	ldr	r1, [r7, #8]
 800190a:	4618      	mov	r0, r3
 800190c:	f000 f9e0 	bl	8001cd0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001910:	68fb      	ldr	r3, [r7, #12]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	699a      	ldr	r2, [r3, #24]
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800191e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	699a      	ldr	r2, [r3, #24]
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800192e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	6999      	ldr	r1, [r3, #24]
 8001936:	68bb      	ldr	r3, [r7, #8]
 8001938:	691b      	ldr	r3, [r3, #16]
 800193a:	021a      	lsls	r2, r3, #8
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	430a      	orrs	r2, r1
 8001942:	619a      	str	r2, [r3, #24]
      break;
 8001944:	e041      	b.n	80019ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	68b9      	ldr	r1, [r7, #8]
 800194c:	4618      	mov	r0, r3
 800194e:	f000 fa29 	bl	8001da4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	69da      	ldr	r2, [r3, #28]
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f042 0208 	orr.w	r2, r2, #8
 8001960:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8001962:	68fb      	ldr	r3, [r7, #12]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	69da      	ldr	r2, [r3, #28]
 8001968:	68fb      	ldr	r3, [r7, #12]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f022 0204 	bic.w	r2, r2, #4
 8001970:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	69d9      	ldr	r1, [r3, #28]
 8001978:	68bb      	ldr	r3, [r7, #8]
 800197a:	691a      	ldr	r2, [r3, #16]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	430a      	orrs	r2, r1
 8001982:	61da      	str	r2, [r3, #28]
      break;
 8001984:	e021      	b.n	80019ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	68b9      	ldr	r1, [r7, #8]
 800198c:	4618      	mov	r0, r3
 800198e:	f000 fa73 	bl	8001e78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	69da      	ldr	r2, [r3, #28]
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80019a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	69da      	ldr	r2, [r3, #28]
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80019b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	69d9      	ldr	r1, [r3, #28]
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	691b      	ldr	r3, [r3, #16]
 80019bc:	021a      	lsls	r2, r3, #8
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	430a      	orrs	r2, r1
 80019c4:	61da      	str	r2, [r3, #28]
      break;
 80019c6:	e000      	b.n	80019ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80019c8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	2201      	movs	r2, #1
 80019ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2200      	movs	r2, #0
 80019d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80019da:	2300      	movs	r3, #0
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3710      	adds	r7, #16
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b084      	sub	sp, #16
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
 80019ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d101      	bne.n	80019fc <HAL_TIM_ConfigClockSource+0x18>
 80019f8:	2302      	movs	r3, #2
 80019fa:	e0a6      	b.n	8001b4a <HAL_TIM_ConfigClockSource+0x166>
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	2201      	movs	r2, #1
 8001a00:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	2202      	movs	r2, #2
 8001a08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8001a1a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001a22:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	68fa      	ldr	r2, [r7, #12]
 8001a2a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	2b40      	cmp	r3, #64	; 0x40
 8001a32:	d067      	beq.n	8001b04 <HAL_TIM_ConfigClockSource+0x120>
 8001a34:	2b40      	cmp	r3, #64	; 0x40
 8001a36:	d80b      	bhi.n	8001a50 <HAL_TIM_ConfigClockSource+0x6c>
 8001a38:	2b10      	cmp	r3, #16
 8001a3a:	d073      	beq.n	8001b24 <HAL_TIM_ConfigClockSource+0x140>
 8001a3c:	2b10      	cmp	r3, #16
 8001a3e:	d802      	bhi.n	8001a46 <HAL_TIM_ConfigClockSource+0x62>
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d06f      	beq.n	8001b24 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8001a44:	e078      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001a46:	2b20      	cmp	r3, #32
 8001a48:	d06c      	beq.n	8001b24 <HAL_TIM_ConfigClockSource+0x140>
 8001a4a:	2b30      	cmp	r3, #48	; 0x30
 8001a4c:	d06a      	beq.n	8001b24 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8001a4e:	e073      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001a50:	2b70      	cmp	r3, #112	; 0x70
 8001a52:	d00d      	beq.n	8001a70 <HAL_TIM_ConfigClockSource+0x8c>
 8001a54:	2b70      	cmp	r3, #112	; 0x70
 8001a56:	d804      	bhi.n	8001a62 <HAL_TIM_ConfigClockSource+0x7e>
 8001a58:	2b50      	cmp	r3, #80	; 0x50
 8001a5a:	d033      	beq.n	8001ac4 <HAL_TIM_ConfigClockSource+0xe0>
 8001a5c:	2b60      	cmp	r3, #96	; 0x60
 8001a5e:	d041      	beq.n	8001ae4 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8001a60:	e06a      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8001a62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a66:	d066      	beq.n	8001b36 <HAL_TIM_ConfigClockSource+0x152>
 8001a68:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001a6c:	d017      	beq.n	8001a9e <HAL_TIM_ConfigClockSource+0xba>
      break;
 8001a6e:	e063      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6818      	ldr	r0, [r3, #0]
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	6899      	ldr	r1, [r3, #8]
 8001a78:	683b      	ldr	r3, [r7, #0]
 8001a7a:	685a      	ldr	r2, [r3, #4]
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	68db      	ldr	r3, [r3, #12]
 8001a80:	f000 fabf 	bl	8002002 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8001a92:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	68fa      	ldr	r2, [r7, #12]
 8001a9a:	609a      	str	r2, [r3, #8]
      break;
 8001a9c:	e04c      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	6818      	ldr	r0, [r3, #0]
 8001aa2:	683b      	ldr	r3, [r7, #0]
 8001aa4:	6899      	ldr	r1, [r3, #8]
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	685a      	ldr	r2, [r3, #4]
 8001aaa:	683b      	ldr	r3, [r7, #0]
 8001aac:	68db      	ldr	r3, [r3, #12]
 8001aae:	f000 faa8 	bl	8002002 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	689a      	ldr	r2, [r3, #8]
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001ac0:	609a      	str	r2, [r3, #8]
      break;
 8001ac2:	e039      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	6818      	ldr	r0, [r3, #0]
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	6859      	ldr	r1, [r3, #4]
 8001acc:	683b      	ldr	r3, [r7, #0]
 8001ace:	68db      	ldr	r3, [r3, #12]
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	f000 fa1f 	bl	8001f14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	2150      	movs	r1, #80	; 0x50
 8001adc:	4618      	mov	r0, r3
 8001ade:	f000 fa76 	bl	8001fce <TIM_ITRx_SetConfig>
      break;
 8001ae2:	e029      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6818      	ldr	r0, [r3, #0]
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	6859      	ldr	r1, [r3, #4]
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	461a      	mov	r2, r3
 8001af2:	f000 fa3d 	bl	8001f70 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	2160      	movs	r1, #96	; 0x60
 8001afc:	4618      	mov	r0, r3
 8001afe:	f000 fa66 	bl	8001fce <TIM_ITRx_SetConfig>
      break;
 8001b02:	e019      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	6818      	ldr	r0, [r3, #0]
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	6859      	ldr	r1, [r3, #4]
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	68db      	ldr	r3, [r3, #12]
 8001b10:	461a      	mov	r2, r3
 8001b12:	f000 f9ff 	bl	8001f14 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2140      	movs	r1, #64	; 0x40
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f000 fa56 	bl	8001fce <TIM_ITRx_SetConfig>
      break;
 8001b22:	e009      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681a      	ldr	r2, [r3, #0]
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4610      	mov	r0, r2
 8001b30:	f000 fa4d 	bl	8001fce <TIM_ITRx_SetConfig>
      break;
 8001b34:	e000      	b.n	8001b38 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8001b36:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2200      	movs	r2, #0
 8001b44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8001b48:	2300      	movs	r3, #0
}
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	3710      	adds	r7, #16
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
	...

08001b54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b085      	sub	sp, #20
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	6078      	str	r0, [r7, #4]
 8001b5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	4a25      	ldr	r2, [pc, #148]	; (8001bfc <TIM_Base_SetConfig+0xa8>)
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d007      	beq.n	8001b7c <TIM_Base_SetConfig+0x28>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b72:	d003      	beq.n	8001b7c <TIM_Base_SetConfig+0x28>
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	4a22      	ldr	r2, [pc, #136]	; (8001c00 <TIM_Base_SetConfig+0xac>)
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	d108      	bne.n	8001b8e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	68fa      	ldr	r2, [r7, #12]
 8001b8a:	4313      	orrs	r3, r2
 8001b8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4a1a      	ldr	r2, [pc, #104]	; (8001bfc <TIM_Base_SetConfig+0xa8>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d007      	beq.n	8001ba6 <TIM_Base_SetConfig+0x52>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b9c:	d003      	beq.n	8001ba6 <TIM_Base_SetConfig+0x52>
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	4a17      	ldr	r2, [pc, #92]	; (8001c00 <TIM_Base_SetConfig+0xac>)
 8001ba2:	4293      	cmp	r3, r2
 8001ba4:	d108      	bne.n	8001bb8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001bac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001bae:	683b      	ldr	r3, [r7, #0]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	68fa      	ldr	r2, [r7, #12]
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	695b      	ldr	r3, [r3, #20]
 8001bc2:	4313      	orrs	r3, r2
 8001bc4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	68fa      	ldr	r2, [r7, #12]
 8001bca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	689a      	ldr	r2, [r3, #8]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4a07      	ldr	r2, [pc, #28]	; (8001bfc <TIM_Base_SetConfig+0xa8>)
 8001be0:	4293      	cmp	r3, r2
 8001be2:	d103      	bne.n	8001bec <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001be4:	683b      	ldr	r3, [r7, #0]
 8001be6:	691a      	ldr	r2, [r3, #16]
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2201      	movs	r2, #1
 8001bf0:	615a      	str	r2, [r3, #20]
}
 8001bf2:	bf00      	nop
 8001bf4:	3714      	adds	r7, #20
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr
 8001bfc:	40012c00 	.word	0x40012c00
 8001c00:	40000400 	.word	0x40000400

08001c04 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b087      	sub	sp, #28
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a1b      	ldr	r3, [r3, #32]
 8001c12:	f023 0201 	bic.w	r2, r3, #1
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	6a1b      	ldr	r3, [r3, #32]
 8001c1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	699b      	ldr	r3, [r3, #24]
 8001c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001c32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	f023 0303 	bic.w	r3, r3, #3
 8001c3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	68fa      	ldr	r2, [r7, #12]
 8001c42:	4313      	orrs	r3, r2
 8001c44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	f023 0302 	bic.w	r3, r3, #2
 8001c4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	689b      	ldr	r3, [r3, #8]
 8001c52:	697a      	ldr	r2, [r7, #20]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	4a1c      	ldr	r2, [pc, #112]	; (8001ccc <TIM_OC1_SetConfig+0xc8>)
 8001c5c:	4293      	cmp	r3, r2
 8001c5e:	d10c      	bne.n	8001c7a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	f023 0308 	bic.w	r3, r3, #8
 8001c66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8001c68:	683b      	ldr	r3, [r7, #0]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	697a      	ldr	r2, [r7, #20]
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	f023 0304 	bic.w	r3, r3, #4
 8001c78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	4a13      	ldr	r2, [pc, #76]	; (8001ccc <TIM_OC1_SetConfig+0xc8>)
 8001c7e:	4293      	cmp	r3, r2
 8001c80:	d111      	bne.n	8001ca6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001c90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8001c92:	683b      	ldr	r3, [r7, #0]
 8001c94:	695b      	ldr	r3, [r3, #20]
 8001c96:	693a      	ldr	r2, [r7, #16]
 8001c98:	4313      	orrs	r3, r2
 8001c9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001c9c:	683b      	ldr	r3, [r7, #0]
 8001c9e:	699b      	ldr	r3, [r3, #24]
 8001ca0:	693a      	ldr	r2, [r7, #16]
 8001ca2:	4313      	orrs	r3, r2
 8001ca4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	693a      	ldr	r2, [r7, #16]
 8001caa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685a      	ldr	r2, [r3, #4]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	697a      	ldr	r2, [r7, #20]
 8001cbe:	621a      	str	r2, [r3, #32]
}
 8001cc0:	bf00      	nop
 8001cc2:	371c      	adds	r7, #28
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bc80      	pop	{r7}
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	40012c00 	.word	0x40012c00

08001cd0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b087      	sub	sp, #28
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
 8001cd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a1b      	ldr	r3, [r3, #32]
 8001cde:	f023 0210 	bic.w	r2, r3, #16
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	6a1b      	ldr	r3, [r3, #32]
 8001cea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	699b      	ldr	r3, [r3, #24]
 8001cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001cfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001d00:	68fb      	ldr	r3, [r7, #12]
 8001d02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	021b      	lsls	r3, r3, #8
 8001d0e:	68fa      	ldr	r2, [r7, #12]
 8001d10:	4313      	orrs	r3, r2
 8001d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8001d14:	697b      	ldr	r3, [r7, #20]
 8001d16:	f023 0320 	bic.w	r3, r3, #32
 8001d1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	011b      	lsls	r3, r3, #4
 8001d22:	697a      	ldr	r2, [r7, #20]
 8001d24:	4313      	orrs	r3, r2
 8001d26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a1d      	ldr	r2, [pc, #116]	; (8001da0 <TIM_OC2_SetConfig+0xd0>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d10d      	bne.n	8001d4c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	011b      	lsls	r3, r3, #4
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001d4a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4a14      	ldr	r2, [pc, #80]	; (8001da0 <TIM_OC2_SetConfig+0xd0>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d113      	bne.n	8001d7c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001d5c:	693b      	ldr	r3, [r7, #16]
 8001d5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001d62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	699b      	ldr	r3, [r3, #24]
 8001d74:	009b      	lsls	r3, r3, #2
 8001d76:	693a      	ldr	r2, [r7, #16]
 8001d78:	4313      	orrs	r3, r2
 8001d7a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	693a      	ldr	r2, [r7, #16]
 8001d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	68fa      	ldr	r2, [r7, #12]
 8001d86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8001d88:	683b      	ldr	r3, [r7, #0]
 8001d8a:	685a      	ldr	r2, [r3, #4]
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	697a      	ldr	r2, [r7, #20]
 8001d94:	621a      	str	r2, [r3, #32]
}
 8001d96:	bf00      	nop
 8001d98:	371c      	adds	r7, #28
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr
 8001da0:	40012c00 	.word	0x40012c00

08001da4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b087      	sub	sp, #28
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6a1b      	ldr	r3, [r3, #32]
 8001db2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6a1b      	ldr	r3, [r3, #32]
 8001dbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	f023 0303 	bic.w	r3, r3, #3
 8001dda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	68fa      	ldr	r2, [r7, #12]
 8001de2:	4313      	orrs	r3, r2
 8001de4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8001dec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	021b      	lsls	r3, r3, #8
 8001df4:	697a      	ldr	r2, [r7, #20]
 8001df6:	4313      	orrs	r3, r2
 8001df8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a1d      	ldr	r2, [pc, #116]	; (8001e74 <TIM_OC3_SetConfig+0xd0>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d10d      	bne.n	8001e1e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8001e02:	697b      	ldr	r3, [r7, #20]
 8001e04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8001e08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	021b      	lsls	r3, r3, #8
 8001e10:	697a      	ldr	r2, [r7, #20]
 8001e12:	4313      	orrs	r3, r2
 8001e14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001e1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a14      	ldr	r2, [pc, #80]	; (8001e74 <TIM_OC3_SetConfig+0xd0>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d113      	bne.n	8001e4e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8001e26:	693b      	ldr	r3, [r7, #16]
 8001e28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001e2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001e2e:	693b      	ldr	r3, [r7, #16]
 8001e30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001e34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	695b      	ldr	r3, [r3, #20]
 8001e3a:	011b      	lsls	r3, r3, #4
 8001e3c:	693a      	ldr	r2, [r7, #16]
 8001e3e:	4313      	orrs	r3, r2
 8001e40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	699b      	ldr	r3, [r3, #24]
 8001e46:	011b      	lsls	r3, r3, #4
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	693a      	ldr	r2, [r7, #16]
 8001e52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	68fa      	ldr	r2, [r7, #12]
 8001e58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685a      	ldr	r2, [r3, #4]
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	697a      	ldr	r2, [r7, #20]
 8001e66:	621a      	str	r2, [r3, #32]
}
 8001e68:	bf00      	nop
 8001e6a:	371c      	adds	r7, #28
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bc80      	pop	{r7}
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	40012c00 	.word	0x40012c00

08001e78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b087      	sub	sp, #28
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
 8001e80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	6a1b      	ldr	r3, [r3, #32]
 8001e86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6a1b      	ldr	r3, [r3, #32]
 8001e92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	69db      	ldr	r3, [r3, #28]
 8001e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8001ea8:	68fb      	ldr	r3, [r7, #12]
 8001eaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001eae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	021b      	lsls	r3, r3, #8
 8001eb6:	68fa      	ldr	r2, [r7, #12]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8001ec2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	689b      	ldr	r3, [r3, #8]
 8001ec8:	031b      	lsls	r3, r3, #12
 8001eca:	693a      	ldr	r2, [r7, #16]
 8001ecc:	4313      	orrs	r3, r2
 8001ece:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a0f      	ldr	r2, [pc, #60]	; (8001f10 <TIM_OC4_SetConfig+0x98>)
 8001ed4:	4293      	cmp	r3, r2
 8001ed6:	d109      	bne.n	8001eec <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001ede:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	695b      	ldr	r3, [r3, #20]
 8001ee4:	019b      	lsls	r3, r3, #6
 8001ee6:	697a      	ldr	r2, [r7, #20]
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	697a      	ldr	r2, [r7, #20]
 8001ef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	68fa      	ldr	r2, [r7, #12]
 8001ef6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685a      	ldr	r2, [r3, #4]
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	621a      	str	r2, [r3, #32]
}
 8001f06:	bf00      	nop
 8001f08:	371c      	adds	r7, #28
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bc80      	pop	{r7}
 8001f0e:	4770      	bx	lr
 8001f10:	40012c00 	.word	0x40012c00

08001f14 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b087      	sub	sp, #28
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	60f8      	str	r0, [r7, #12]
 8001f1c:	60b9      	str	r1, [r7, #8]
 8001f1e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001f20:	68fb      	ldr	r3, [r7, #12]
 8001f22:	6a1b      	ldr	r3, [r3, #32]
 8001f24:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	6a1b      	ldr	r3, [r3, #32]
 8001f2a:	f023 0201 	bic.w	r2, r3, #1
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	699b      	ldr	r3, [r3, #24]
 8001f36:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001f3e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	011b      	lsls	r3, r3, #4
 8001f44:	693a      	ldr	r2, [r7, #16]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001f4a:	697b      	ldr	r3, [r7, #20]
 8001f4c:	f023 030a 	bic.w	r3, r3, #10
 8001f50:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001f52:	697a      	ldr	r2, [r7, #20]
 8001f54:	68bb      	ldr	r3, [r7, #8]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	693a      	ldr	r2, [r7, #16]
 8001f5e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001f60:	68fb      	ldr	r3, [r7, #12]
 8001f62:	697a      	ldr	r2, [r7, #20]
 8001f64:	621a      	str	r2, [r3, #32]
}
 8001f66:	bf00      	nop
 8001f68:	371c      	adds	r7, #28
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr

08001f70 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b087      	sub	sp, #28
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	60f8      	str	r0, [r7, #12]
 8001f78:	60b9      	str	r1, [r7, #8]
 8001f7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	6a1b      	ldr	r3, [r3, #32]
 8001f80:	f023 0210 	bic.w	r2, r3, #16
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	699b      	ldr	r3, [r3, #24]
 8001f8c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	6a1b      	ldr	r3, [r3, #32]
 8001f92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001f94:	697b      	ldr	r3, [r7, #20]
 8001f96:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001f9a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	031b      	lsls	r3, r3, #12
 8001fa0:	697a      	ldr	r2, [r7, #20]
 8001fa2:	4313      	orrs	r3, r2
 8001fa4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001fac:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001fae:	68bb      	ldr	r3, [r7, #8]
 8001fb0:	011b      	lsls	r3, r3, #4
 8001fb2:	693a      	ldr	r2, [r7, #16]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	697a      	ldr	r2, [r7, #20]
 8001fbc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	693a      	ldr	r2, [r7, #16]
 8001fc2:	621a      	str	r2, [r3, #32]
}
 8001fc4:	bf00      	nop
 8001fc6:	371c      	adds	r7, #28
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bc80      	pop	{r7}
 8001fcc:	4770      	bx	lr

08001fce <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b085      	sub	sp, #20
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
 8001fd6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	689b      	ldr	r3, [r3, #8]
 8001fdc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fe4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001fe6:	683a      	ldr	r2, [r7, #0]
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	4313      	orrs	r3, r2
 8001fec:	f043 0307 	orr.w	r3, r3, #7
 8001ff0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	68fa      	ldr	r2, [r7, #12]
 8001ff6:	609a      	str	r2, [r3, #8]
}
 8001ff8:	bf00      	nop
 8001ffa:	3714      	adds	r7, #20
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bc80      	pop	{r7}
 8002000:	4770      	bx	lr

08002002 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002002:	b480      	push	{r7}
 8002004:	b087      	sub	sp, #28
 8002006:	af00      	add	r7, sp, #0
 8002008:	60f8      	str	r0, [r7, #12]
 800200a:	60b9      	str	r1, [r7, #8]
 800200c:	607a      	str	r2, [r7, #4]
 800200e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	689b      	ldr	r3, [r3, #8]
 8002014:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002016:	697b      	ldr	r3, [r7, #20]
 8002018:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800201c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	021a      	lsls	r2, r3, #8
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	431a      	orrs	r2, r3
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	4313      	orrs	r3, r2
 800202a:	697a      	ldr	r2, [r7, #20]
 800202c:	4313      	orrs	r3, r2
 800202e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	697a      	ldr	r2, [r7, #20]
 8002034:	609a      	str	r2, [r3, #8]
}
 8002036:	bf00      	nop
 8002038:	371c      	adds	r7, #28
 800203a:	46bd      	mov	sp, r7
 800203c:	bc80      	pop	{r7}
 800203e:	4770      	bx	lr

08002040 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002040:	b480      	push	{r7}
 8002042:	b087      	sub	sp, #28
 8002044:	af00      	add	r7, sp, #0
 8002046:	60f8      	str	r0, [r7, #12]
 8002048:	60b9      	str	r1, [r7, #8]
 800204a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	f003 031f 	and.w	r3, r3, #31
 8002052:	2201      	movs	r2, #1
 8002054:	fa02 f303 	lsl.w	r3, r2, r3
 8002058:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	6a1a      	ldr	r2, [r3, #32]
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	43db      	mvns	r3, r3
 8002062:	401a      	ands	r2, r3
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	6a1a      	ldr	r2, [r3, #32]
 800206c:	68bb      	ldr	r3, [r7, #8]
 800206e:	f003 031f 	and.w	r3, r3, #31
 8002072:	6879      	ldr	r1, [r7, #4]
 8002074:	fa01 f303 	lsl.w	r3, r1, r3
 8002078:	431a      	orrs	r2, r3
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	621a      	str	r2, [r3, #32]
}
 800207e:	bf00      	nop
 8002080:	371c      	adds	r7, #28
 8002082:	46bd      	mov	sp, r7
 8002084:	bc80      	pop	{r7}
 8002086:	4770      	bx	lr

08002088 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002088:	b480      	push	{r7}
 800208a:	b085      	sub	sp, #20
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
 8002090:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002098:	2b01      	cmp	r3, #1
 800209a:	d101      	bne.n	80020a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800209c:	2302      	movs	r3, #2
 800209e:	e032      	b.n	8002106 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2202      	movs	r2, #2
 80020ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	689b      	ldr	r3, [r3, #8]
 80020be:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	68fa      	ldr	r2, [r7, #12]
 80020ce:	4313      	orrs	r3, r2
 80020d0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80020d2:	68bb      	ldr	r3, [r7, #8]
 80020d4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80020d8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	68ba      	ldr	r2, [r7, #8]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	68ba      	ldr	r2, [r7, #8]
 80020f2:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2201      	movs	r2, #1
 80020f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2200      	movs	r2, #0
 8002100:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	4618      	mov	r0, r3
 8002108:	3714      	adds	r7, #20
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr

08002110 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b082      	sub	sp, #8
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	2b00      	cmp	r3, #0
 800211c:	d101      	bne.n	8002122 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
 8002120:	e03f      	b.n	80021a2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002128:	b2db      	uxtb	r3, r3
 800212a:	2b00      	cmp	r3, #0
 800212c:	d106      	bne.n	800213c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f7fe fac4 	bl	80006c4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	2224      	movs	r2, #36	; 0x24
 8002140:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	68da      	ldr	r2, [r3, #12]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002152:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002154:	6878      	ldr	r0, [r7, #4]
 8002156:	f000 f90b 	bl	8002370 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	691a      	ldr	r2, [r3, #16]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002168:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	695a      	ldr	r2, [r3, #20]
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002178:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	68da      	ldr	r2, [r3, #12]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002188:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	2200      	movs	r2, #0
 800218e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	2220      	movs	r2, #32
 8002194:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2220      	movs	r2, #32
 800219c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80021a0:	2300      	movs	r3, #0
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	3708      	adds	r7, #8
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}

080021aa <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80021aa:	b580      	push	{r7, lr}
 80021ac:	b088      	sub	sp, #32
 80021ae:	af02      	add	r7, sp, #8
 80021b0:	60f8      	str	r0, [r7, #12]
 80021b2:	60b9      	str	r1, [r7, #8]
 80021b4:	603b      	str	r3, [r7, #0]
 80021b6:	4613      	mov	r3, r2
 80021b8:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80021ba:	2300      	movs	r3, #0
 80021bc:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80021c4:	b2db      	uxtb	r3, r3
 80021c6:	2b20      	cmp	r3, #32
 80021c8:	f040 8083 	bne.w	80022d2 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80021cc:	68bb      	ldr	r3, [r7, #8]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d002      	beq.n	80021d8 <HAL_UART_Transmit+0x2e>
 80021d2:	88fb      	ldrh	r3, [r7, #6]
 80021d4:	2b00      	cmp	r3, #0
 80021d6:	d101      	bne.n	80021dc <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80021d8:	2301      	movs	r3, #1
 80021da:	e07b      	b.n	80022d4 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d101      	bne.n	80021ea <HAL_UART_Transmit+0x40>
 80021e6:	2302      	movs	r3, #2
 80021e8:	e074      	b.n	80022d4 <HAL_UART_Transmit+0x12a>
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	2201      	movs	r2, #1
 80021ee:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	2200      	movs	r2, #0
 80021f6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2221      	movs	r2, #33	; 0x21
 80021fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8002200:	f7fe fbe2 	bl	80009c8 <HAL_GetTick>
 8002204:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002206:	68fb      	ldr	r3, [r7, #12]
 8002208:	88fa      	ldrh	r2, [r7, #6]
 800220a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	88fa      	ldrh	r2, [r7, #6]
 8002210:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002212:	e042      	b.n	800229a <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002218:	b29b      	uxth	r3, r3
 800221a:	3b01      	subs	r3, #1
 800221c:	b29a      	uxth	r2, r3
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800222a:	d122      	bne.n	8002272 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800222c:	683b      	ldr	r3, [r7, #0]
 800222e:	9300      	str	r3, [sp, #0]
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	2200      	movs	r2, #0
 8002234:	2180      	movs	r1, #128	; 0x80
 8002236:	68f8      	ldr	r0, [r7, #12]
 8002238:	f000 f850 	bl	80022dc <UART_WaitOnFlagUntilTimeout>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8002242:	2303      	movs	r3, #3
 8002244:	e046      	b.n	80022d4 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800224a:	693b      	ldr	r3, [r7, #16]
 800224c:	881b      	ldrh	r3, [r3, #0]
 800224e:	461a      	mov	r2, r3
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002258:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	691b      	ldr	r3, [r3, #16]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d103      	bne.n	800226a <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8002262:	68bb      	ldr	r3, [r7, #8]
 8002264:	3302      	adds	r3, #2
 8002266:	60bb      	str	r3, [r7, #8]
 8002268:	e017      	b.n	800229a <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800226a:	68bb      	ldr	r3, [r7, #8]
 800226c:	3301      	adds	r3, #1
 800226e:	60bb      	str	r3, [r7, #8]
 8002270:	e013      	b.n	800229a <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	9300      	str	r3, [sp, #0]
 8002276:	697b      	ldr	r3, [r7, #20]
 8002278:	2200      	movs	r2, #0
 800227a:	2180      	movs	r1, #128	; 0x80
 800227c:	68f8      	ldr	r0, [r7, #12]
 800227e:	f000 f82d 	bl	80022dc <UART_WaitOnFlagUntilTimeout>
 8002282:	4603      	mov	r3, r0
 8002284:	2b00      	cmp	r3, #0
 8002286:	d001      	beq.n	800228c <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8002288:	2303      	movs	r3, #3
 800228a:	e023      	b.n	80022d4 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	1c5a      	adds	r2, r3, #1
 8002290:	60ba      	str	r2, [r7, #8]
 8002292:	781a      	ldrb	r2, [r3, #0]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800229e:	b29b      	uxth	r3, r3
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d1b7      	bne.n	8002214 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	9300      	str	r3, [sp, #0]
 80022a8:	697b      	ldr	r3, [r7, #20]
 80022aa:	2200      	movs	r2, #0
 80022ac:	2140      	movs	r1, #64	; 0x40
 80022ae:	68f8      	ldr	r0, [r7, #12]
 80022b0:	f000 f814 	bl	80022dc <UART_WaitOnFlagUntilTimeout>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d001      	beq.n	80022be <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 80022ba:	2303      	movs	r3, #3
 80022bc:	e00a      	b.n	80022d4 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2220      	movs	r2, #32
 80022c2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80022ce:	2300      	movs	r3, #0
 80022d0:	e000      	b.n	80022d4 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80022d2:	2302      	movs	r3, #2
  }
}
 80022d4:	4618      	mov	r0, r3
 80022d6:	3718      	adds	r7, #24
 80022d8:	46bd      	mov	sp, r7
 80022da:	bd80      	pop	{r7, pc}

080022dc <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	60f8      	str	r0, [r7, #12]
 80022e4:	60b9      	str	r1, [r7, #8]
 80022e6:	603b      	str	r3, [r7, #0]
 80022e8:	4613      	mov	r3, r2
 80022ea:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022ec:	e02c      	b.n	8002348 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022ee:	69bb      	ldr	r3, [r7, #24]
 80022f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022f4:	d028      	beq.n	8002348 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80022f6:	69bb      	ldr	r3, [r7, #24]
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d007      	beq.n	800230c <UART_WaitOnFlagUntilTimeout+0x30>
 80022fc:	f7fe fb64 	bl	80009c8 <HAL_GetTick>
 8002300:	4602      	mov	r2, r0
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	1ad3      	subs	r3, r2, r3
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	429a      	cmp	r2, r3
 800230a:	d21d      	bcs.n	8002348 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	68da      	ldr	r2, [r3, #12]
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800231a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	695a      	ldr	r2, [r3, #20]
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f022 0201 	bic.w	r2, r2, #1
 800232a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	2220      	movs	r2, #32
 8002330:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2220      	movs	r2, #32
 8002338:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	2200      	movs	r2, #0
 8002340:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e00f      	b.n	8002368 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681a      	ldr	r2, [r3, #0]
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	4013      	ands	r3, r2
 8002352:	68ba      	ldr	r2, [r7, #8]
 8002354:	429a      	cmp	r2, r3
 8002356:	bf0c      	ite	eq
 8002358:	2301      	moveq	r3, #1
 800235a:	2300      	movne	r3, #0
 800235c:	b2db      	uxtb	r3, r3
 800235e:	461a      	mov	r2, r3
 8002360:	79fb      	ldrb	r3, [r7, #7]
 8002362:	429a      	cmp	r2, r3
 8002364:	d0c3      	beq.n	80022ee <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002366:	2300      	movs	r3, #0
}
 8002368:	4618      	mov	r0, r3
 800236a:	3710      	adds	r7, #16
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	68da      	ldr	r2, [r3, #12]
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	430a      	orrs	r2, r1
 800238c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	689a      	ldr	r2, [r3, #8]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	691b      	ldr	r3, [r3, #16]
 8002396:	431a      	orrs	r2, r3
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	695b      	ldr	r3, [r3, #20]
 800239c:	4313      	orrs	r3, r2
 800239e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	68db      	ldr	r3, [r3, #12]
 80023a6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80023aa:	f023 030c 	bic.w	r3, r3, #12
 80023ae:	687a      	ldr	r2, [r7, #4]
 80023b0:	6812      	ldr	r2, [r2, #0]
 80023b2:	68f9      	ldr	r1, [r7, #12]
 80023b4:	430b      	orrs	r3, r1
 80023b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	695b      	ldr	r3, [r3, #20]
 80023be:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	699a      	ldr	r2, [r3, #24]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	430a      	orrs	r2, r1
 80023cc:	615a      	str	r2, [r3, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	4a52      	ldr	r2, [pc, #328]	; (800251c <UART_SetConfig+0x1ac>)
 80023d4:	4293      	cmp	r3, r2
 80023d6:	d14e      	bne.n	8002476 <UART_SetConfig+0x106>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80023d8:	f7ff f97a 	bl	80016d0 <HAL_RCC_GetPCLK2Freq>
 80023dc:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80023de:	68ba      	ldr	r2, [r7, #8]
 80023e0:	4613      	mov	r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	4413      	add	r3, r2
 80023e6:	009a      	lsls	r2, r3, #2
 80023e8:	441a      	add	r2, r3
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	685b      	ldr	r3, [r3, #4]
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80023f4:	4a4a      	ldr	r2, [pc, #296]	; (8002520 <UART_SetConfig+0x1b0>)
 80023f6:	fba2 2303 	umull	r2, r3, r2, r3
 80023fa:	095b      	lsrs	r3, r3, #5
 80023fc:	0119      	lsls	r1, r3, #4
 80023fe:	68ba      	ldr	r2, [r7, #8]
 8002400:	4613      	mov	r3, r2
 8002402:	009b      	lsls	r3, r3, #2
 8002404:	4413      	add	r3, r2
 8002406:	009a      	lsls	r2, r3, #2
 8002408:	441a      	add	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	fbb2 f2f3 	udiv	r2, r2, r3
 8002414:	4b42      	ldr	r3, [pc, #264]	; (8002520 <UART_SetConfig+0x1b0>)
 8002416:	fba3 0302 	umull	r0, r3, r3, r2
 800241a:	095b      	lsrs	r3, r3, #5
 800241c:	2064      	movs	r0, #100	; 0x64
 800241e:	fb00 f303 	mul.w	r3, r0, r3
 8002422:	1ad3      	subs	r3, r2, r3
 8002424:	011b      	lsls	r3, r3, #4
 8002426:	3332      	adds	r3, #50	; 0x32
 8002428:	4a3d      	ldr	r2, [pc, #244]	; (8002520 <UART_SetConfig+0x1b0>)
 800242a:	fba2 2303 	umull	r2, r3, r2, r3
 800242e:	095b      	lsrs	r3, r3, #5
 8002430:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002434:	4419      	add	r1, r3
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	4613      	mov	r3, r2
 800243a:	009b      	lsls	r3, r3, #2
 800243c:	4413      	add	r3, r2
 800243e:	009a      	lsls	r2, r3, #2
 8002440:	441a      	add	r2, r3
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	fbb2 f2f3 	udiv	r2, r2, r3
 800244c:	4b34      	ldr	r3, [pc, #208]	; (8002520 <UART_SetConfig+0x1b0>)
 800244e:	fba3 0302 	umull	r0, r3, r3, r2
 8002452:	095b      	lsrs	r3, r3, #5
 8002454:	2064      	movs	r0, #100	; 0x64
 8002456:	fb00 f303 	mul.w	r3, r0, r3
 800245a:	1ad3      	subs	r3, r2, r3
 800245c:	011b      	lsls	r3, r3, #4
 800245e:	3332      	adds	r3, #50	; 0x32
 8002460:	4a2f      	ldr	r2, [pc, #188]	; (8002520 <UART_SetConfig+0x1b0>)
 8002462:	fba2 2303 	umull	r2, r3, r2, r3
 8002466:	095b      	lsrs	r3, r3, #5
 8002468:	f003 020f 	and.w	r2, r3, #15
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	440a      	add	r2, r1
 8002472:	609a      	str	r2, [r3, #8]
  {
    pclk = HAL_RCC_GetPCLK1Freq();
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
 8002474:	e04d      	b.n	8002512 <UART_SetConfig+0x1a2>
    pclk = HAL_RCC_GetPCLK1Freq();
 8002476:	f7ff f917 	bl	80016a8 <HAL_RCC_GetPCLK1Freq>
 800247a:	60b8      	str	r0, [r7, #8]
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800247c:	68ba      	ldr	r2, [r7, #8]
 800247e:	4613      	mov	r3, r2
 8002480:	009b      	lsls	r3, r3, #2
 8002482:	4413      	add	r3, r2
 8002484:	009a      	lsls	r2, r3, #2
 8002486:	441a      	add	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002492:	4a23      	ldr	r2, [pc, #140]	; (8002520 <UART_SetConfig+0x1b0>)
 8002494:	fba2 2303 	umull	r2, r3, r2, r3
 8002498:	095b      	lsrs	r3, r3, #5
 800249a:	0119      	lsls	r1, r3, #4
 800249c:	68ba      	ldr	r2, [r7, #8]
 800249e:	4613      	mov	r3, r2
 80024a0:	009b      	lsls	r3, r3, #2
 80024a2:	4413      	add	r3, r2
 80024a4:	009a      	lsls	r2, r3, #2
 80024a6:	441a      	add	r2, r3
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	685b      	ldr	r3, [r3, #4]
 80024ac:	009b      	lsls	r3, r3, #2
 80024ae:	fbb2 f2f3 	udiv	r2, r2, r3
 80024b2:	4b1b      	ldr	r3, [pc, #108]	; (8002520 <UART_SetConfig+0x1b0>)
 80024b4:	fba3 0302 	umull	r0, r3, r3, r2
 80024b8:	095b      	lsrs	r3, r3, #5
 80024ba:	2064      	movs	r0, #100	; 0x64
 80024bc:	fb00 f303 	mul.w	r3, r0, r3
 80024c0:	1ad3      	subs	r3, r2, r3
 80024c2:	011b      	lsls	r3, r3, #4
 80024c4:	3332      	adds	r3, #50	; 0x32
 80024c6:	4a16      	ldr	r2, [pc, #88]	; (8002520 <UART_SetConfig+0x1b0>)
 80024c8:	fba2 2303 	umull	r2, r3, r2, r3
 80024cc:	095b      	lsrs	r3, r3, #5
 80024ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80024d2:	4419      	add	r1, r3
 80024d4:	68ba      	ldr	r2, [r7, #8]
 80024d6:	4613      	mov	r3, r2
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	4413      	add	r3, r2
 80024dc:	009a      	lsls	r2, r3, #2
 80024de:	441a      	add	r2, r3
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	685b      	ldr	r3, [r3, #4]
 80024e4:	009b      	lsls	r3, r3, #2
 80024e6:	fbb2 f2f3 	udiv	r2, r2, r3
 80024ea:	4b0d      	ldr	r3, [pc, #52]	; (8002520 <UART_SetConfig+0x1b0>)
 80024ec:	fba3 0302 	umull	r0, r3, r3, r2
 80024f0:	095b      	lsrs	r3, r3, #5
 80024f2:	2064      	movs	r0, #100	; 0x64
 80024f4:	fb00 f303 	mul.w	r3, r0, r3
 80024f8:	1ad3      	subs	r3, r2, r3
 80024fa:	011b      	lsls	r3, r3, #4
 80024fc:	3332      	adds	r3, #50	; 0x32
 80024fe:	4a08      	ldr	r2, [pc, #32]	; (8002520 <UART_SetConfig+0x1b0>)
 8002500:	fba2 2303 	umull	r2, r3, r2, r3
 8002504:	095b      	lsrs	r3, r3, #5
 8002506:	f003 020f 	and.w	r2, r3, #15
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	440a      	add	r2, r1
 8002510:	609a      	str	r2, [r3, #8]
}
 8002512:	bf00      	nop
 8002514:	3710      	adds	r7, #16
 8002516:	46bd      	mov	sp, r7
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40013800 	.word	0x40013800
 8002520:	51eb851f 	.word	0x51eb851f

08002524 <__errno>:
 8002524:	4b01      	ldr	r3, [pc, #4]	; (800252c <__errno+0x8>)
 8002526:	6818      	ldr	r0, [r3, #0]
 8002528:	4770      	bx	lr
 800252a:	bf00      	nop
 800252c:	20000010 	.word	0x20000010

08002530 <__libc_init_array>:
 8002530:	b570      	push	{r4, r5, r6, lr}
 8002532:	2500      	movs	r5, #0
 8002534:	4e0c      	ldr	r6, [pc, #48]	; (8002568 <__libc_init_array+0x38>)
 8002536:	4c0d      	ldr	r4, [pc, #52]	; (800256c <__libc_init_array+0x3c>)
 8002538:	1ba4      	subs	r4, r4, r6
 800253a:	10a4      	asrs	r4, r4, #2
 800253c:	42a5      	cmp	r5, r4
 800253e:	d109      	bne.n	8002554 <__libc_init_array+0x24>
 8002540:	f000 fc34 	bl	8002dac <_init>
 8002544:	2500      	movs	r5, #0
 8002546:	4e0a      	ldr	r6, [pc, #40]	; (8002570 <__libc_init_array+0x40>)
 8002548:	4c0a      	ldr	r4, [pc, #40]	; (8002574 <__libc_init_array+0x44>)
 800254a:	1ba4      	subs	r4, r4, r6
 800254c:	10a4      	asrs	r4, r4, #2
 800254e:	42a5      	cmp	r5, r4
 8002550:	d105      	bne.n	800255e <__libc_init_array+0x2e>
 8002552:	bd70      	pop	{r4, r5, r6, pc}
 8002554:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002558:	4798      	blx	r3
 800255a:	3501      	adds	r5, #1
 800255c:	e7ee      	b.n	800253c <__libc_init_array+0xc>
 800255e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002562:	4798      	blx	r3
 8002564:	3501      	adds	r5, #1
 8002566:	e7f2      	b.n	800254e <__libc_init_array+0x1e>
 8002568:	08002e34 	.word	0x08002e34
 800256c:	08002e34 	.word	0x08002e34
 8002570:	08002e34 	.word	0x08002e34
 8002574:	08002e38 	.word	0x08002e38

08002578 <memset>:
 8002578:	4603      	mov	r3, r0
 800257a:	4402      	add	r2, r0
 800257c:	4293      	cmp	r3, r2
 800257e:	d100      	bne.n	8002582 <memset+0xa>
 8002580:	4770      	bx	lr
 8002582:	f803 1b01 	strb.w	r1, [r3], #1
 8002586:	e7f9      	b.n	800257c <memset+0x4>

08002588 <siprintf>:
 8002588:	b40e      	push	{r1, r2, r3}
 800258a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800258e:	b500      	push	{lr}
 8002590:	b09c      	sub	sp, #112	; 0x70
 8002592:	ab1d      	add	r3, sp, #116	; 0x74
 8002594:	9002      	str	r0, [sp, #8]
 8002596:	9006      	str	r0, [sp, #24]
 8002598:	9107      	str	r1, [sp, #28]
 800259a:	9104      	str	r1, [sp, #16]
 800259c:	4808      	ldr	r0, [pc, #32]	; (80025c0 <siprintf+0x38>)
 800259e:	4909      	ldr	r1, [pc, #36]	; (80025c4 <siprintf+0x3c>)
 80025a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80025a4:	9105      	str	r1, [sp, #20]
 80025a6:	6800      	ldr	r0, [r0, #0]
 80025a8:	a902      	add	r1, sp, #8
 80025aa:	9301      	str	r3, [sp, #4]
 80025ac:	f000 f866 	bl	800267c <_svfiprintf_r>
 80025b0:	2200      	movs	r2, #0
 80025b2:	9b02      	ldr	r3, [sp, #8]
 80025b4:	701a      	strb	r2, [r3, #0]
 80025b6:	b01c      	add	sp, #112	; 0x70
 80025b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80025bc:	b003      	add	sp, #12
 80025be:	4770      	bx	lr
 80025c0:	20000010 	.word	0x20000010
 80025c4:	ffff0208 	.word	0xffff0208

080025c8 <__ssputs_r>:
 80025c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80025cc:	688e      	ldr	r6, [r1, #8]
 80025ce:	4682      	mov	sl, r0
 80025d0:	429e      	cmp	r6, r3
 80025d2:	460c      	mov	r4, r1
 80025d4:	4690      	mov	r8, r2
 80025d6:	4699      	mov	r9, r3
 80025d8:	d837      	bhi.n	800264a <__ssputs_r+0x82>
 80025da:	898a      	ldrh	r2, [r1, #12]
 80025dc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80025e0:	d031      	beq.n	8002646 <__ssputs_r+0x7e>
 80025e2:	2302      	movs	r3, #2
 80025e4:	6825      	ldr	r5, [r4, #0]
 80025e6:	6909      	ldr	r1, [r1, #16]
 80025e8:	1a6f      	subs	r7, r5, r1
 80025ea:	6965      	ldr	r5, [r4, #20]
 80025ec:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80025f0:	fb95 f5f3 	sdiv	r5, r5, r3
 80025f4:	f109 0301 	add.w	r3, r9, #1
 80025f8:	443b      	add	r3, r7
 80025fa:	429d      	cmp	r5, r3
 80025fc:	bf38      	it	cc
 80025fe:	461d      	movcc	r5, r3
 8002600:	0553      	lsls	r3, r2, #21
 8002602:	d530      	bpl.n	8002666 <__ssputs_r+0x9e>
 8002604:	4629      	mov	r1, r5
 8002606:	f000 fb37 	bl	8002c78 <_malloc_r>
 800260a:	4606      	mov	r6, r0
 800260c:	b950      	cbnz	r0, 8002624 <__ssputs_r+0x5c>
 800260e:	230c      	movs	r3, #12
 8002610:	f04f 30ff 	mov.w	r0, #4294967295
 8002614:	f8ca 3000 	str.w	r3, [sl]
 8002618:	89a3      	ldrh	r3, [r4, #12]
 800261a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800261e:	81a3      	strh	r3, [r4, #12]
 8002620:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002624:	463a      	mov	r2, r7
 8002626:	6921      	ldr	r1, [r4, #16]
 8002628:	f000 fab6 	bl	8002b98 <memcpy>
 800262c:	89a3      	ldrh	r3, [r4, #12]
 800262e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002632:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002636:	81a3      	strh	r3, [r4, #12]
 8002638:	6126      	str	r6, [r4, #16]
 800263a:	443e      	add	r6, r7
 800263c:	6026      	str	r6, [r4, #0]
 800263e:	464e      	mov	r6, r9
 8002640:	6165      	str	r5, [r4, #20]
 8002642:	1bed      	subs	r5, r5, r7
 8002644:	60a5      	str	r5, [r4, #8]
 8002646:	454e      	cmp	r6, r9
 8002648:	d900      	bls.n	800264c <__ssputs_r+0x84>
 800264a:	464e      	mov	r6, r9
 800264c:	4632      	mov	r2, r6
 800264e:	4641      	mov	r1, r8
 8002650:	6820      	ldr	r0, [r4, #0]
 8002652:	f000 faac 	bl	8002bae <memmove>
 8002656:	68a3      	ldr	r3, [r4, #8]
 8002658:	2000      	movs	r0, #0
 800265a:	1b9b      	subs	r3, r3, r6
 800265c:	60a3      	str	r3, [r4, #8]
 800265e:	6823      	ldr	r3, [r4, #0]
 8002660:	441e      	add	r6, r3
 8002662:	6026      	str	r6, [r4, #0]
 8002664:	e7dc      	b.n	8002620 <__ssputs_r+0x58>
 8002666:	462a      	mov	r2, r5
 8002668:	f000 fb60 	bl	8002d2c <_realloc_r>
 800266c:	4606      	mov	r6, r0
 800266e:	2800      	cmp	r0, #0
 8002670:	d1e2      	bne.n	8002638 <__ssputs_r+0x70>
 8002672:	6921      	ldr	r1, [r4, #16]
 8002674:	4650      	mov	r0, sl
 8002676:	f000 fab3 	bl	8002be0 <_free_r>
 800267a:	e7c8      	b.n	800260e <__ssputs_r+0x46>

0800267c <_svfiprintf_r>:
 800267c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002680:	461d      	mov	r5, r3
 8002682:	898b      	ldrh	r3, [r1, #12]
 8002684:	b09d      	sub	sp, #116	; 0x74
 8002686:	061f      	lsls	r7, r3, #24
 8002688:	4680      	mov	r8, r0
 800268a:	460c      	mov	r4, r1
 800268c:	4616      	mov	r6, r2
 800268e:	d50f      	bpl.n	80026b0 <_svfiprintf_r+0x34>
 8002690:	690b      	ldr	r3, [r1, #16]
 8002692:	b96b      	cbnz	r3, 80026b0 <_svfiprintf_r+0x34>
 8002694:	2140      	movs	r1, #64	; 0x40
 8002696:	f000 faef 	bl	8002c78 <_malloc_r>
 800269a:	6020      	str	r0, [r4, #0]
 800269c:	6120      	str	r0, [r4, #16]
 800269e:	b928      	cbnz	r0, 80026ac <_svfiprintf_r+0x30>
 80026a0:	230c      	movs	r3, #12
 80026a2:	f8c8 3000 	str.w	r3, [r8]
 80026a6:	f04f 30ff 	mov.w	r0, #4294967295
 80026aa:	e0c8      	b.n	800283e <_svfiprintf_r+0x1c2>
 80026ac:	2340      	movs	r3, #64	; 0x40
 80026ae:	6163      	str	r3, [r4, #20]
 80026b0:	2300      	movs	r3, #0
 80026b2:	9309      	str	r3, [sp, #36]	; 0x24
 80026b4:	2320      	movs	r3, #32
 80026b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80026ba:	2330      	movs	r3, #48	; 0x30
 80026bc:	f04f 0b01 	mov.w	fp, #1
 80026c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80026c4:	9503      	str	r5, [sp, #12]
 80026c6:	4637      	mov	r7, r6
 80026c8:	463d      	mov	r5, r7
 80026ca:	f815 3b01 	ldrb.w	r3, [r5], #1
 80026ce:	b10b      	cbz	r3, 80026d4 <_svfiprintf_r+0x58>
 80026d0:	2b25      	cmp	r3, #37	; 0x25
 80026d2:	d13e      	bne.n	8002752 <_svfiprintf_r+0xd6>
 80026d4:	ebb7 0a06 	subs.w	sl, r7, r6
 80026d8:	d00b      	beq.n	80026f2 <_svfiprintf_r+0x76>
 80026da:	4653      	mov	r3, sl
 80026dc:	4632      	mov	r2, r6
 80026de:	4621      	mov	r1, r4
 80026e0:	4640      	mov	r0, r8
 80026e2:	f7ff ff71 	bl	80025c8 <__ssputs_r>
 80026e6:	3001      	adds	r0, #1
 80026e8:	f000 80a4 	beq.w	8002834 <_svfiprintf_r+0x1b8>
 80026ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80026ee:	4453      	add	r3, sl
 80026f0:	9309      	str	r3, [sp, #36]	; 0x24
 80026f2:	783b      	ldrb	r3, [r7, #0]
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	f000 809d 	beq.w	8002834 <_svfiprintf_r+0x1b8>
 80026fa:	2300      	movs	r3, #0
 80026fc:	f04f 32ff 	mov.w	r2, #4294967295
 8002700:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002704:	9304      	str	r3, [sp, #16]
 8002706:	9307      	str	r3, [sp, #28]
 8002708:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800270c:	931a      	str	r3, [sp, #104]	; 0x68
 800270e:	462f      	mov	r7, r5
 8002710:	2205      	movs	r2, #5
 8002712:	f817 1b01 	ldrb.w	r1, [r7], #1
 8002716:	4850      	ldr	r0, [pc, #320]	; (8002858 <_svfiprintf_r+0x1dc>)
 8002718:	f000 fa30 	bl	8002b7c <memchr>
 800271c:	9b04      	ldr	r3, [sp, #16]
 800271e:	b9d0      	cbnz	r0, 8002756 <_svfiprintf_r+0xda>
 8002720:	06d9      	lsls	r1, r3, #27
 8002722:	bf44      	itt	mi
 8002724:	2220      	movmi	r2, #32
 8002726:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800272a:	071a      	lsls	r2, r3, #28
 800272c:	bf44      	itt	mi
 800272e:	222b      	movmi	r2, #43	; 0x2b
 8002730:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002734:	782a      	ldrb	r2, [r5, #0]
 8002736:	2a2a      	cmp	r2, #42	; 0x2a
 8002738:	d015      	beq.n	8002766 <_svfiprintf_r+0xea>
 800273a:	462f      	mov	r7, r5
 800273c:	2000      	movs	r0, #0
 800273e:	250a      	movs	r5, #10
 8002740:	9a07      	ldr	r2, [sp, #28]
 8002742:	4639      	mov	r1, r7
 8002744:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002748:	3b30      	subs	r3, #48	; 0x30
 800274a:	2b09      	cmp	r3, #9
 800274c:	d94d      	bls.n	80027ea <_svfiprintf_r+0x16e>
 800274e:	b1b8      	cbz	r0, 8002780 <_svfiprintf_r+0x104>
 8002750:	e00f      	b.n	8002772 <_svfiprintf_r+0xf6>
 8002752:	462f      	mov	r7, r5
 8002754:	e7b8      	b.n	80026c8 <_svfiprintf_r+0x4c>
 8002756:	4a40      	ldr	r2, [pc, #256]	; (8002858 <_svfiprintf_r+0x1dc>)
 8002758:	463d      	mov	r5, r7
 800275a:	1a80      	subs	r0, r0, r2
 800275c:	fa0b f000 	lsl.w	r0, fp, r0
 8002760:	4318      	orrs	r0, r3
 8002762:	9004      	str	r0, [sp, #16]
 8002764:	e7d3      	b.n	800270e <_svfiprintf_r+0x92>
 8002766:	9a03      	ldr	r2, [sp, #12]
 8002768:	1d11      	adds	r1, r2, #4
 800276a:	6812      	ldr	r2, [r2, #0]
 800276c:	9103      	str	r1, [sp, #12]
 800276e:	2a00      	cmp	r2, #0
 8002770:	db01      	blt.n	8002776 <_svfiprintf_r+0xfa>
 8002772:	9207      	str	r2, [sp, #28]
 8002774:	e004      	b.n	8002780 <_svfiprintf_r+0x104>
 8002776:	4252      	negs	r2, r2
 8002778:	f043 0302 	orr.w	r3, r3, #2
 800277c:	9207      	str	r2, [sp, #28]
 800277e:	9304      	str	r3, [sp, #16]
 8002780:	783b      	ldrb	r3, [r7, #0]
 8002782:	2b2e      	cmp	r3, #46	; 0x2e
 8002784:	d10c      	bne.n	80027a0 <_svfiprintf_r+0x124>
 8002786:	787b      	ldrb	r3, [r7, #1]
 8002788:	2b2a      	cmp	r3, #42	; 0x2a
 800278a:	d133      	bne.n	80027f4 <_svfiprintf_r+0x178>
 800278c:	9b03      	ldr	r3, [sp, #12]
 800278e:	3702      	adds	r7, #2
 8002790:	1d1a      	adds	r2, r3, #4
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	9203      	str	r2, [sp, #12]
 8002796:	2b00      	cmp	r3, #0
 8002798:	bfb8      	it	lt
 800279a:	f04f 33ff 	movlt.w	r3, #4294967295
 800279e:	9305      	str	r3, [sp, #20]
 80027a0:	4d2e      	ldr	r5, [pc, #184]	; (800285c <_svfiprintf_r+0x1e0>)
 80027a2:	2203      	movs	r2, #3
 80027a4:	7839      	ldrb	r1, [r7, #0]
 80027a6:	4628      	mov	r0, r5
 80027a8:	f000 f9e8 	bl	8002b7c <memchr>
 80027ac:	b138      	cbz	r0, 80027be <_svfiprintf_r+0x142>
 80027ae:	2340      	movs	r3, #64	; 0x40
 80027b0:	1b40      	subs	r0, r0, r5
 80027b2:	fa03 f000 	lsl.w	r0, r3, r0
 80027b6:	9b04      	ldr	r3, [sp, #16]
 80027b8:	3701      	adds	r7, #1
 80027ba:	4303      	orrs	r3, r0
 80027bc:	9304      	str	r3, [sp, #16]
 80027be:	7839      	ldrb	r1, [r7, #0]
 80027c0:	2206      	movs	r2, #6
 80027c2:	4827      	ldr	r0, [pc, #156]	; (8002860 <_svfiprintf_r+0x1e4>)
 80027c4:	1c7e      	adds	r6, r7, #1
 80027c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80027ca:	f000 f9d7 	bl	8002b7c <memchr>
 80027ce:	2800      	cmp	r0, #0
 80027d0:	d038      	beq.n	8002844 <_svfiprintf_r+0x1c8>
 80027d2:	4b24      	ldr	r3, [pc, #144]	; (8002864 <_svfiprintf_r+0x1e8>)
 80027d4:	bb13      	cbnz	r3, 800281c <_svfiprintf_r+0x1a0>
 80027d6:	9b03      	ldr	r3, [sp, #12]
 80027d8:	3307      	adds	r3, #7
 80027da:	f023 0307 	bic.w	r3, r3, #7
 80027de:	3308      	adds	r3, #8
 80027e0:	9303      	str	r3, [sp, #12]
 80027e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80027e4:	444b      	add	r3, r9
 80027e6:	9309      	str	r3, [sp, #36]	; 0x24
 80027e8:	e76d      	b.n	80026c6 <_svfiprintf_r+0x4a>
 80027ea:	fb05 3202 	mla	r2, r5, r2, r3
 80027ee:	2001      	movs	r0, #1
 80027f0:	460f      	mov	r7, r1
 80027f2:	e7a6      	b.n	8002742 <_svfiprintf_r+0xc6>
 80027f4:	2300      	movs	r3, #0
 80027f6:	250a      	movs	r5, #10
 80027f8:	4619      	mov	r1, r3
 80027fa:	3701      	adds	r7, #1
 80027fc:	9305      	str	r3, [sp, #20]
 80027fe:	4638      	mov	r0, r7
 8002800:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002804:	3a30      	subs	r2, #48	; 0x30
 8002806:	2a09      	cmp	r2, #9
 8002808:	d903      	bls.n	8002812 <_svfiprintf_r+0x196>
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0c8      	beq.n	80027a0 <_svfiprintf_r+0x124>
 800280e:	9105      	str	r1, [sp, #20]
 8002810:	e7c6      	b.n	80027a0 <_svfiprintf_r+0x124>
 8002812:	fb05 2101 	mla	r1, r5, r1, r2
 8002816:	2301      	movs	r3, #1
 8002818:	4607      	mov	r7, r0
 800281a:	e7f0      	b.n	80027fe <_svfiprintf_r+0x182>
 800281c:	ab03      	add	r3, sp, #12
 800281e:	9300      	str	r3, [sp, #0]
 8002820:	4622      	mov	r2, r4
 8002822:	4b11      	ldr	r3, [pc, #68]	; (8002868 <_svfiprintf_r+0x1ec>)
 8002824:	a904      	add	r1, sp, #16
 8002826:	4640      	mov	r0, r8
 8002828:	f3af 8000 	nop.w
 800282c:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002830:	4681      	mov	r9, r0
 8002832:	d1d6      	bne.n	80027e2 <_svfiprintf_r+0x166>
 8002834:	89a3      	ldrh	r3, [r4, #12]
 8002836:	065b      	lsls	r3, r3, #25
 8002838:	f53f af35 	bmi.w	80026a6 <_svfiprintf_r+0x2a>
 800283c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800283e:	b01d      	add	sp, #116	; 0x74
 8002840:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002844:	ab03      	add	r3, sp, #12
 8002846:	9300      	str	r3, [sp, #0]
 8002848:	4622      	mov	r2, r4
 800284a:	4b07      	ldr	r3, [pc, #28]	; (8002868 <_svfiprintf_r+0x1ec>)
 800284c:	a904      	add	r1, sp, #16
 800284e:	4640      	mov	r0, r8
 8002850:	f000 f882 	bl	8002958 <_printf_i>
 8002854:	e7ea      	b.n	800282c <_svfiprintf_r+0x1b0>
 8002856:	bf00      	nop
 8002858:	08002e00 	.word	0x08002e00
 800285c:	08002e06 	.word	0x08002e06
 8002860:	08002e0a 	.word	0x08002e0a
 8002864:	00000000 	.word	0x00000000
 8002868:	080025c9 	.word	0x080025c9

0800286c <_printf_common>:
 800286c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002870:	4691      	mov	r9, r2
 8002872:	461f      	mov	r7, r3
 8002874:	688a      	ldr	r2, [r1, #8]
 8002876:	690b      	ldr	r3, [r1, #16]
 8002878:	4606      	mov	r6, r0
 800287a:	4293      	cmp	r3, r2
 800287c:	bfb8      	it	lt
 800287e:	4613      	movlt	r3, r2
 8002880:	f8c9 3000 	str.w	r3, [r9]
 8002884:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002888:	460c      	mov	r4, r1
 800288a:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800288e:	b112      	cbz	r2, 8002896 <_printf_common+0x2a>
 8002890:	3301      	adds	r3, #1
 8002892:	f8c9 3000 	str.w	r3, [r9]
 8002896:	6823      	ldr	r3, [r4, #0]
 8002898:	0699      	lsls	r1, r3, #26
 800289a:	bf42      	ittt	mi
 800289c:	f8d9 3000 	ldrmi.w	r3, [r9]
 80028a0:	3302      	addmi	r3, #2
 80028a2:	f8c9 3000 	strmi.w	r3, [r9]
 80028a6:	6825      	ldr	r5, [r4, #0]
 80028a8:	f015 0506 	ands.w	r5, r5, #6
 80028ac:	d107      	bne.n	80028be <_printf_common+0x52>
 80028ae:	f104 0a19 	add.w	sl, r4, #25
 80028b2:	68e3      	ldr	r3, [r4, #12]
 80028b4:	f8d9 2000 	ldr.w	r2, [r9]
 80028b8:	1a9b      	subs	r3, r3, r2
 80028ba:	42ab      	cmp	r3, r5
 80028bc:	dc29      	bgt.n	8002912 <_printf_common+0xa6>
 80028be:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80028c2:	6822      	ldr	r2, [r4, #0]
 80028c4:	3300      	adds	r3, #0
 80028c6:	bf18      	it	ne
 80028c8:	2301      	movne	r3, #1
 80028ca:	0692      	lsls	r2, r2, #26
 80028cc:	d42e      	bmi.n	800292c <_printf_common+0xc0>
 80028ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80028d2:	4639      	mov	r1, r7
 80028d4:	4630      	mov	r0, r6
 80028d6:	47c0      	blx	r8
 80028d8:	3001      	adds	r0, #1
 80028da:	d021      	beq.n	8002920 <_printf_common+0xb4>
 80028dc:	6823      	ldr	r3, [r4, #0]
 80028de:	68e5      	ldr	r5, [r4, #12]
 80028e0:	f003 0306 	and.w	r3, r3, #6
 80028e4:	2b04      	cmp	r3, #4
 80028e6:	bf18      	it	ne
 80028e8:	2500      	movne	r5, #0
 80028ea:	f8d9 2000 	ldr.w	r2, [r9]
 80028ee:	f04f 0900 	mov.w	r9, #0
 80028f2:	bf08      	it	eq
 80028f4:	1aad      	subeq	r5, r5, r2
 80028f6:	68a3      	ldr	r3, [r4, #8]
 80028f8:	6922      	ldr	r2, [r4, #16]
 80028fa:	bf08      	it	eq
 80028fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002900:	4293      	cmp	r3, r2
 8002902:	bfc4      	itt	gt
 8002904:	1a9b      	subgt	r3, r3, r2
 8002906:	18ed      	addgt	r5, r5, r3
 8002908:	341a      	adds	r4, #26
 800290a:	454d      	cmp	r5, r9
 800290c:	d11a      	bne.n	8002944 <_printf_common+0xd8>
 800290e:	2000      	movs	r0, #0
 8002910:	e008      	b.n	8002924 <_printf_common+0xb8>
 8002912:	2301      	movs	r3, #1
 8002914:	4652      	mov	r2, sl
 8002916:	4639      	mov	r1, r7
 8002918:	4630      	mov	r0, r6
 800291a:	47c0      	blx	r8
 800291c:	3001      	adds	r0, #1
 800291e:	d103      	bne.n	8002928 <_printf_common+0xbc>
 8002920:	f04f 30ff 	mov.w	r0, #4294967295
 8002924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002928:	3501      	adds	r5, #1
 800292a:	e7c2      	b.n	80028b2 <_printf_common+0x46>
 800292c:	2030      	movs	r0, #48	; 0x30
 800292e:	18e1      	adds	r1, r4, r3
 8002930:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002934:	1c5a      	adds	r2, r3, #1
 8002936:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800293a:	4422      	add	r2, r4
 800293c:	3302      	adds	r3, #2
 800293e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002942:	e7c4      	b.n	80028ce <_printf_common+0x62>
 8002944:	2301      	movs	r3, #1
 8002946:	4622      	mov	r2, r4
 8002948:	4639      	mov	r1, r7
 800294a:	4630      	mov	r0, r6
 800294c:	47c0      	blx	r8
 800294e:	3001      	adds	r0, #1
 8002950:	d0e6      	beq.n	8002920 <_printf_common+0xb4>
 8002952:	f109 0901 	add.w	r9, r9, #1
 8002956:	e7d8      	b.n	800290a <_printf_common+0x9e>

08002958 <_printf_i>:
 8002958:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800295c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002960:	460c      	mov	r4, r1
 8002962:	7e09      	ldrb	r1, [r1, #24]
 8002964:	b085      	sub	sp, #20
 8002966:	296e      	cmp	r1, #110	; 0x6e
 8002968:	4617      	mov	r7, r2
 800296a:	4606      	mov	r6, r0
 800296c:	4698      	mov	r8, r3
 800296e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002970:	f000 80b3 	beq.w	8002ada <_printf_i+0x182>
 8002974:	d822      	bhi.n	80029bc <_printf_i+0x64>
 8002976:	2963      	cmp	r1, #99	; 0x63
 8002978:	d036      	beq.n	80029e8 <_printf_i+0x90>
 800297a:	d80a      	bhi.n	8002992 <_printf_i+0x3a>
 800297c:	2900      	cmp	r1, #0
 800297e:	f000 80b9 	beq.w	8002af4 <_printf_i+0x19c>
 8002982:	2958      	cmp	r1, #88	; 0x58
 8002984:	f000 8083 	beq.w	8002a8e <_printf_i+0x136>
 8002988:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800298c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002990:	e032      	b.n	80029f8 <_printf_i+0xa0>
 8002992:	2964      	cmp	r1, #100	; 0x64
 8002994:	d001      	beq.n	800299a <_printf_i+0x42>
 8002996:	2969      	cmp	r1, #105	; 0x69
 8002998:	d1f6      	bne.n	8002988 <_printf_i+0x30>
 800299a:	6820      	ldr	r0, [r4, #0]
 800299c:	6813      	ldr	r3, [r2, #0]
 800299e:	0605      	lsls	r5, r0, #24
 80029a0:	f103 0104 	add.w	r1, r3, #4
 80029a4:	d52a      	bpl.n	80029fc <_printf_i+0xa4>
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	6011      	str	r1, [r2, #0]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	da03      	bge.n	80029b6 <_printf_i+0x5e>
 80029ae:	222d      	movs	r2, #45	; 0x2d
 80029b0:	425b      	negs	r3, r3
 80029b2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80029b6:	486f      	ldr	r0, [pc, #444]	; (8002b74 <_printf_i+0x21c>)
 80029b8:	220a      	movs	r2, #10
 80029ba:	e039      	b.n	8002a30 <_printf_i+0xd8>
 80029bc:	2973      	cmp	r1, #115	; 0x73
 80029be:	f000 809d 	beq.w	8002afc <_printf_i+0x1a4>
 80029c2:	d808      	bhi.n	80029d6 <_printf_i+0x7e>
 80029c4:	296f      	cmp	r1, #111	; 0x6f
 80029c6:	d020      	beq.n	8002a0a <_printf_i+0xb2>
 80029c8:	2970      	cmp	r1, #112	; 0x70
 80029ca:	d1dd      	bne.n	8002988 <_printf_i+0x30>
 80029cc:	6823      	ldr	r3, [r4, #0]
 80029ce:	f043 0320 	orr.w	r3, r3, #32
 80029d2:	6023      	str	r3, [r4, #0]
 80029d4:	e003      	b.n	80029de <_printf_i+0x86>
 80029d6:	2975      	cmp	r1, #117	; 0x75
 80029d8:	d017      	beq.n	8002a0a <_printf_i+0xb2>
 80029da:	2978      	cmp	r1, #120	; 0x78
 80029dc:	d1d4      	bne.n	8002988 <_printf_i+0x30>
 80029de:	2378      	movs	r3, #120	; 0x78
 80029e0:	4865      	ldr	r0, [pc, #404]	; (8002b78 <_printf_i+0x220>)
 80029e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80029e6:	e055      	b.n	8002a94 <_printf_i+0x13c>
 80029e8:	6813      	ldr	r3, [r2, #0]
 80029ea:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80029ee:	1d19      	adds	r1, r3, #4
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	6011      	str	r1, [r2, #0]
 80029f4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80029f8:	2301      	movs	r3, #1
 80029fa:	e08c      	b.n	8002b16 <_printf_i+0x1be>
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002a02:	6011      	str	r1, [r2, #0]
 8002a04:	bf18      	it	ne
 8002a06:	b21b      	sxthne	r3, r3
 8002a08:	e7cf      	b.n	80029aa <_printf_i+0x52>
 8002a0a:	6813      	ldr	r3, [r2, #0]
 8002a0c:	6825      	ldr	r5, [r4, #0]
 8002a0e:	1d18      	adds	r0, r3, #4
 8002a10:	6010      	str	r0, [r2, #0]
 8002a12:	0628      	lsls	r0, r5, #24
 8002a14:	d501      	bpl.n	8002a1a <_printf_i+0xc2>
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	e002      	b.n	8002a20 <_printf_i+0xc8>
 8002a1a:	0668      	lsls	r0, r5, #25
 8002a1c:	d5fb      	bpl.n	8002a16 <_printf_i+0xbe>
 8002a1e:	881b      	ldrh	r3, [r3, #0]
 8002a20:	296f      	cmp	r1, #111	; 0x6f
 8002a22:	bf14      	ite	ne
 8002a24:	220a      	movne	r2, #10
 8002a26:	2208      	moveq	r2, #8
 8002a28:	4852      	ldr	r0, [pc, #328]	; (8002b74 <_printf_i+0x21c>)
 8002a2a:	2100      	movs	r1, #0
 8002a2c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002a30:	6865      	ldr	r5, [r4, #4]
 8002a32:	2d00      	cmp	r5, #0
 8002a34:	60a5      	str	r5, [r4, #8]
 8002a36:	f2c0 8095 	blt.w	8002b64 <_printf_i+0x20c>
 8002a3a:	6821      	ldr	r1, [r4, #0]
 8002a3c:	f021 0104 	bic.w	r1, r1, #4
 8002a40:	6021      	str	r1, [r4, #0]
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d13d      	bne.n	8002ac2 <_printf_i+0x16a>
 8002a46:	2d00      	cmp	r5, #0
 8002a48:	f040 808e 	bne.w	8002b68 <_printf_i+0x210>
 8002a4c:	4665      	mov	r5, ip
 8002a4e:	2a08      	cmp	r2, #8
 8002a50:	d10b      	bne.n	8002a6a <_printf_i+0x112>
 8002a52:	6823      	ldr	r3, [r4, #0]
 8002a54:	07db      	lsls	r3, r3, #31
 8002a56:	d508      	bpl.n	8002a6a <_printf_i+0x112>
 8002a58:	6923      	ldr	r3, [r4, #16]
 8002a5a:	6862      	ldr	r2, [r4, #4]
 8002a5c:	429a      	cmp	r2, r3
 8002a5e:	bfde      	ittt	le
 8002a60:	2330      	movle	r3, #48	; 0x30
 8002a62:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002a66:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002a6a:	ebac 0305 	sub.w	r3, ip, r5
 8002a6e:	6123      	str	r3, [r4, #16]
 8002a70:	f8cd 8000 	str.w	r8, [sp]
 8002a74:	463b      	mov	r3, r7
 8002a76:	aa03      	add	r2, sp, #12
 8002a78:	4621      	mov	r1, r4
 8002a7a:	4630      	mov	r0, r6
 8002a7c:	f7ff fef6 	bl	800286c <_printf_common>
 8002a80:	3001      	adds	r0, #1
 8002a82:	d14d      	bne.n	8002b20 <_printf_i+0x1c8>
 8002a84:	f04f 30ff 	mov.w	r0, #4294967295
 8002a88:	b005      	add	sp, #20
 8002a8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002a8e:	4839      	ldr	r0, [pc, #228]	; (8002b74 <_printf_i+0x21c>)
 8002a90:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002a94:	6813      	ldr	r3, [r2, #0]
 8002a96:	6821      	ldr	r1, [r4, #0]
 8002a98:	1d1d      	adds	r5, r3, #4
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	6015      	str	r5, [r2, #0]
 8002a9e:	060a      	lsls	r2, r1, #24
 8002aa0:	d50b      	bpl.n	8002aba <_printf_i+0x162>
 8002aa2:	07ca      	lsls	r2, r1, #31
 8002aa4:	bf44      	itt	mi
 8002aa6:	f041 0120 	orrmi.w	r1, r1, #32
 8002aaa:	6021      	strmi	r1, [r4, #0]
 8002aac:	b91b      	cbnz	r3, 8002ab6 <_printf_i+0x15e>
 8002aae:	6822      	ldr	r2, [r4, #0]
 8002ab0:	f022 0220 	bic.w	r2, r2, #32
 8002ab4:	6022      	str	r2, [r4, #0]
 8002ab6:	2210      	movs	r2, #16
 8002ab8:	e7b7      	b.n	8002a2a <_printf_i+0xd2>
 8002aba:	064d      	lsls	r5, r1, #25
 8002abc:	bf48      	it	mi
 8002abe:	b29b      	uxthmi	r3, r3
 8002ac0:	e7ef      	b.n	8002aa2 <_printf_i+0x14a>
 8002ac2:	4665      	mov	r5, ip
 8002ac4:	fbb3 f1f2 	udiv	r1, r3, r2
 8002ac8:	fb02 3311 	mls	r3, r2, r1, r3
 8002acc:	5cc3      	ldrb	r3, [r0, r3]
 8002ace:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002ad2:	460b      	mov	r3, r1
 8002ad4:	2900      	cmp	r1, #0
 8002ad6:	d1f5      	bne.n	8002ac4 <_printf_i+0x16c>
 8002ad8:	e7b9      	b.n	8002a4e <_printf_i+0xf6>
 8002ada:	6813      	ldr	r3, [r2, #0]
 8002adc:	6825      	ldr	r5, [r4, #0]
 8002ade:	1d18      	adds	r0, r3, #4
 8002ae0:	6961      	ldr	r1, [r4, #20]
 8002ae2:	6010      	str	r0, [r2, #0]
 8002ae4:	0628      	lsls	r0, r5, #24
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	d501      	bpl.n	8002aee <_printf_i+0x196>
 8002aea:	6019      	str	r1, [r3, #0]
 8002aec:	e002      	b.n	8002af4 <_printf_i+0x19c>
 8002aee:	066a      	lsls	r2, r5, #25
 8002af0:	d5fb      	bpl.n	8002aea <_printf_i+0x192>
 8002af2:	8019      	strh	r1, [r3, #0]
 8002af4:	2300      	movs	r3, #0
 8002af6:	4665      	mov	r5, ip
 8002af8:	6123      	str	r3, [r4, #16]
 8002afa:	e7b9      	b.n	8002a70 <_printf_i+0x118>
 8002afc:	6813      	ldr	r3, [r2, #0]
 8002afe:	1d19      	adds	r1, r3, #4
 8002b00:	6011      	str	r1, [r2, #0]
 8002b02:	681d      	ldr	r5, [r3, #0]
 8002b04:	6862      	ldr	r2, [r4, #4]
 8002b06:	2100      	movs	r1, #0
 8002b08:	4628      	mov	r0, r5
 8002b0a:	f000 f837 	bl	8002b7c <memchr>
 8002b0e:	b108      	cbz	r0, 8002b14 <_printf_i+0x1bc>
 8002b10:	1b40      	subs	r0, r0, r5
 8002b12:	6060      	str	r0, [r4, #4]
 8002b14:	6863      	ldr	r3, [r4, #4]
 8002b16:	6123      	str	r3, [r4, #16]
 8002b18:	2300      	movs	r3, #0
 8002b1a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002b1e:	e7a7      	b.n	8002a70 <_printf_i+0x118>
 8002b20:	6923      	ldr	r3, [r4, #16]
 8002b22:	462a      	mov	r2, r5
 8002b24:	4639      	mov	r1, r7
 8002b26:	4630      	mov	r0, r6
 8002b28:	47c0      	blx	r8
 8002b2a:	3001      	adds	r0, #1
 8002b2c:	d0aa      	beq.n	8002a84 <_printf_i+0x12c>
 8002b2e:	6823      	ldr	r3, [r4, #0]
 8002b30:	079b      	lsls	r3, r3, #30
 8002b32:	d413      	bmi.n	8002b5c <_printf_i+0x204>
 8002b34:	68e0      	ldr	r0, [r4, #12]
 8002b36:	9b03      	ldr	r3, [sp, #12]
 8002b38:	4298      	cmp	r0, r3
 8002b3a:	bfb8      	it	lt
 8002b3c:	4618      	movlt	r0, r3
 8002b3e:	e7a3      	b.n	8002a88 <_printf_i+0x130>
 8002b40:	2301      	movs	r3, #1
 8002b42:	464a      	mov	r2, r9
 8002b44:	4639      	mov	r1, r7
 8002b46:	4630      	mov	r0, r6
 8002b48:	47c0      	blx	r8
 8002b4a:	3001      	adds	r0, #1
 8002b4c:	d09a      	beq.n	8002a84 <_printf_i+0x12c>
 8002b4e:	3501      	adds	r5, #1
 8002b50:	68e3      	ldr	r3, [r4, #12]
 8002b52:	9a03      	ldr	r2, [sp, #12]
 8002b54:	1a9b      	subs	r3, r3, r2
 8002b56:	42ab      	cmp	r3, r5
 8002b58:	dcf2      	bgt.n	8002b40 <_printf_i+0x1e8>
 8002b5a:	e7eb      	b.n	8002b34 <_printf_i+0x1dc>
 8002b5c:	2500      	movs	r5, #0
 8002b5e:	f104 0919 	add.w	r9, r4, #25
 8002b62:	e7f5      	b.n	8002b50 <_printf_i+0x1f8>
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d1ac      	bne.n	8002ac2 <_printf_i+0x16a>
 8002b68:	7803      	ldrb	r3, [r0, #0]
 8002b6a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002b6e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002b72:	e76c      	b.n	8002a4e <_printf_i+0xf6>
 8002b74:	08002e11 	.word	0x08002e11
 8002b78:	08002e22 	.word	0x08002e22

08002b7c <memchr>:
 8002b7c:	b510      	push	{r4, lr}
 8002b7e:	b2c9      	uxtb	r1, r1
 8002b80:	4402      	add	r2, r0
 8002b82:	4290      	cmp	r0, r2
 8002b84:	4603      	mov	r3, r0
 8002b86:	d101      	bne.n	8002b8c <memchr+0x10>
 8002b88:	2300      	movs	r3, #0
 8002b8a:	e003      	b.n	8002b94 <memchr+0x18>
 8002b8c:	781c      	ldrb	r4, [r3, #0]
 8002b8e:	3001      	adds	r0, #1
 8002b90:	428c      	cmp	r4, r1
 8002b92:	d1f6      	bne.n	8002b82 <memchr+0x6>
 8002b94:	4618      	mov	r0, r3
 8002b96:	bd10      	pop	{r4, pc}

08002b98 <memcpy>:
 8002b98:	b510      	push	{r4, lr}
 8002b9a:	1e43      	subs	r3, r0, #1
 8002b9c:	440a      	add	r2, r1
 8002b9e:	4291      	cmp	r1, r2
 8002ba0:	d100      	bne.n	8002ba4 <memcpy+0xc>
 8002ba2:	bd10      	pop	{r4, pc}
 8002ba4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002ba8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002bac:	e7f7      	b.n	8002b9e <memcpy+0x6>

08002bae <memmove>:
 8002bae:	4288      	cmp	r0, r1
 8002bb0:	b510      	push	{r4, lr}
 8002bb2:	eb01 0302 	add.w	r3, r1, r2
 8002bb6:	d807      	bhi.n	8002bc8 <memmove+0x1a>
 8002bb8:	1e42      	subs	r2, r0, #1
 8002bba:	4299      	cmp	r1, r3
 8002bbc:	d00a      	beq.n	8002bd4 <memmove+0x26>
 8002bbe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002bc2:	f802 4f01 	strb.w	r4, [r2, #1]!
 8002bc6:	e7f8      	b.n	8002bba <memmove+0xc>
 8002bc8:	4283      	cmp	r3, r0
 8002bca:	d9f5      	bls.n	8002bb8 <memmove+0xa>
 8002bcc:	1881      	adds	r1, r0, r2
 8002bce:	1ad2      	subs	r2, r2, r3
 8002bd0:	42d3      	cmn	r3, r2
 8002bd2:	d100      	bne.n	8002bd6 <memmove+0x28>
 8002bd4:	bd10      	pop	{r4, pc}
 8002bd6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8002bda:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8002bde:	e7f7      	b.n	8002bd0 <memmove+0x22>

08002be0 <_free_r>:
 8002be0:	b538      	push	{r3, r4, r5, lr}
 8002be2:	4605      	mov	r5, r0
 8002be4:	2900      	cmp	r1, #0
 8002be6:	d043      	beq.n	8002c70 <_free_r+0x90>
 8002be8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002bec:	1f0c      	subs	r4, r1, #4
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	bfb8      	it	lt
 8002bf2:	18e4      	addlt	r4, r4, r3
 8002bf4:	f000 f8d0 	bl	8002d98 <__malloc_lock>
 8002bf8:	4a1e      	ldr	r2, [pc, #120]	; (8002c74 <_free_r+0x94>)
 8002bfa:	6813      	ldr	r3, [r2, #0]
 8002bfc:	4610      	mov	r0, r2
 8002bfe:	b933      	cbnz	r3, 8002c0e <_free_r+0x2e>
 8002c00:	6063      	str	r3, [r4, #4]
 8002c02:	6014      	str	r4, [r2, #0]
 8002c04:	4628      	mov	r0, r5
 8002c06:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c0a:	f000 b8c6 	b.w	8002d9a <__malloc_unlock>
 8002c0e:	42a3      	cmp	r3, r4
 8002c10:	d90b      	bls.n	8002c2a <_free_r+0x4a>
 8002c12:	6821      	ldr	r1, [r4, #0]
 8002c14:	1862      	adds	r2, r4, r1
 8002c16:	4293      	cmp	r3, r2
 8002c18:	bf01      	itttt	eq
 8002c1a:	681a      	ldreq	r2, [r3, #0]
 8002c1c:	685b      	ldreq	r3, [r3, #4]
 8002c1e:	1852      	addeq	r2, r2, r1
 8002c20:	6022      	streq	r2, [r4, #0]
 8002c22:	6063      	str	r3, [r4, #4]
 8002c24:	6004      	str	r4, [r0, #0]
 8002c26:	e7ed      	b.n	8002c04 <_free_r+0x24>
 8002c28:	4613      	mov	r3, r2
 8002c2a:	685a      	ldr	r2, [r3, #4]
 8002c2c:	b10a      	cbz	r2, 8002c32 <_free_r+0x52>
 8002c2e:	42a2      	cmp	r2, r4
 8002c30:	d9fa      	bls.n	8002c28 <_free_r+0x48>
 8002c32:	6819      	ldr	r1, [r3, #0]
 8002c34:	1858      	adds	r0, r3, r1
 8002c36:	42a0      	cmp	r0, r4
 8002c38:	d10b      	bne.n	8002c52 <_free_r+0x72>
 8002c3a:	6820      	ldr	r0, [r4, #0]
 8002c3c:	4401      	add	r1, r0
 8002c3e:	1858      	adds	r0, r3, r1
 8002c40:	4282      	cmp	r2, r0
 8002c42:	6019      	str	r1, [r3, #0]
 8002c44:	d1de      	bne.n	8002c04 <_free_r+0x24>
 8002c46:	6810      	ldr	r0, [r2, #0]
 8002c48:	6852      	ldr	r2, [r2, #4]
 8002c4a:	4401      	add	r1, r0
 8002c4c:	6019      	str	r1, [r3, #0]
 8002c4e:	605a      	str	r2, [r3, #4]
 8002c50:	e7d8      	b.n	8002c04 <_free_r+0x24>
 8002c52:	d902      	bls.n	8002c5a <_free_r+0x7a>
 8002c54:	230c      	movs	r3, #12
 8002c56:	602b      	str	r3, [r5, #0]
 8002c58:	e7d4      	b.n	8002c04 <_free_r+0x24>
 8002c5a:	6820      	ldr	r0, [r4, #0]
 8002c5c:	1821      	adds	r1, r4, r0
 8002c5e:	428a      	cmp	r2, r1
 8002c60:	bf01      	itttt	eq
 8002c62:	6811      	ldreq	r1, [r2, #0]
 8002c64:	6852      	ldreq	r2, [r2, #4]
 8002c66:	1809      	addeq	r1, r1, r0
 8002c68:	6021      	streq	r1, [r4, #0]
 8002c6a:	6062      	str	r2, [r4, #4]
 8002c6c:	605c      	str	r4, [r3, #4]
 8002c6e:	e7c9      	b.n	8002c04 <_free_r+0x24>
 8002c70:	bd38      	pop	{r3, r4, r5, pc}
 8002c72:	bf00      	nop
 8002c74:	20000098 	.word	0x20000098

08002c78 <_malloc_r>:
 8002c78:	b570      	push	{r4, r5, r6, lr}
 8002c7a:	1ccd      	adds	r5, r1, #3
 8002c7c:	f025 0503 	bic.w	r5, r5, #3
 8002c80:	3508      	adds	r5, #8
 8002c82:	2d0c      	cmp	r5, #12
 8002c84:	bf38      	it	cc
 8002c86:	250c      	movcc	r5, #12
 8002c88:	2d00      	cmp	r5, #0
 8002c8a:	4606      	mov	r6, r0
 8002c8c:	db01      	blt.n	8002c92 <_malloc_r+0x1a>
 8002c8e:	42a9      	cmp	r1, r5
 8002c90:	d903      	bls.n	8002c9a <_malloc_r+0x22>
 8002c92:	230c      	movs	r3, #12
 8002c94:	6033      	str	r3, [r6, #0]
 8002c96:	2000      	movs	r0, #0
 8002c98:	bd70      	pop	{r4, r5, r6, pc}
 8002c9a:	f000 f87d 	bl	8002d98 <__malloc_lock>
 8002c9e:	4a21      	ldr	r2, [pc, #132]	; (8002d24 <_malloc_r+0xac>)
 8002ca0:	6814      	ldr	r4, [r2, #0]
 8002ca2:	4621      	mov	r1, r4
 8002ca4:	b991      	cbnz	r1, 8002ccc <_malloc_r+0x54>
 8002ca6:	4c20      	ldr	r4, [pc, #128]	; (8002d28 <_malloc_r+0xb0>)
 8002ca8:	6823      	ldr	r3, [r4, #0]
 8002caa:	b91b      	cbnz	r3, 8002cb4 <_malloc_r+0x3c>
 8002cac:	4630      	mov	r0, r6
 8002cae:	f000 f863 	bl	8002d78 <_sbrk_r>
 8002cb2:	6020      	str	r0, [r4, #0]
 8002cb4:	4629      	mov	r1, r5
 8002cb6:	4630      	mov	r0, r6
 8002cb8:	f000 f85e 	bl	8002d78 <_sbrk_r>
 8002cbc:	1c43      	adds	r3, r0, #1
 8002cbe:	d124      	bne.n	8002d0a <_malloc_r+0x92>
 8002cc0:	230c      	movs	r3, #12
 8002cc2:	4630      	mov	r0, r6
 8002cc4:	6033      	str	r3, [r6, #0]
 8002cc6:	f000 f868 	bl	8002d9a <__malloc_unlock>
 8002cca:	e7e4      	b.n	8002c96 <_malloc_r+0x1e>
 8002ccc:	680b      	ldr	r3, [r1, #0]
 8002cce:	1b5b      	subs	r3, r3, r5
 8002cd0:	d418      	bmi.n	8002d04 <_malloc_r+0x8c>
 8002cd2:	2b0b      	cmp	r3, #11
 8002cd4:	d90f      	bls.n	8002cf6 <_malloc_r+0x7e>
 8002cd6:	600b      	str	r3, [r1, #0]
 8002cd8:	18cc      	adds	r4, r1, r3
 8002cda:	50cd      	str	r5, [r1, r3]
 8002cdc:	4630      	mov	r0, r6
 8002cde:	f000 f85c 	bl	8002d9a <__malloc_unlock>
 8002ce2:	f104 000b 	add.w	r0, r4, #11
 8002ce6:	1d23      	adds	r3, r4, #4
 8002ce8:	f020 0007 	bic.w	r0, r0, #7
 8002cec:	1ac3      	subs	r3, r0, r3
 8002cee:	d0d3      	beq.n	8002c98 <_malloc_r+0x20>
 8002cf0:	425a      	negs	r2, r3
 8002cf2:	50e2      	str	r2, [r4, r3]
 8002cf4:	e7d0      	b.n	8002c98 <_malloc_r+0x20>
 8002cf6:	684b      	ldr	r3, [r1, #4]
 8002cf8:	428c      	cmp	r4, r1
 8002cfa:	bf16      	itet	ne
 8002cfc:	6063      	strne	r3, [r4, #4]
 8002cfe:	6013      	streq	r3, [r2, #0]
 8002d00:	460c      	movne	r4, r1
 8002d02:	e7eb      	b.n	8002cdc <_malloc_r+0x64>
 8002d04:	460c      	mov	r4, r1
 8002d06:	6849      	ldr	r1, [r1, #4]
 8002d08:	e7cc      	b.n	8002ca4 <_malloc_r+0x2c>
 8002d0a:	1cc4      	adds	r4, r0, #3
 8002d0c:	f024 0403 	bic.w	r4, r4, #3
 8002d10:	42a0      	cmp	r0, r4
 8002d12:	d005      	beq.n	8002d20 <_malloc_r+0xa8>
 8002d14:	1a21      	subs	r1, r4, r0
 8002d16:	4630      	mov	r0, r6
 8002d18:	f000 f82e 	bl	8002d78 <_sbrk_r>
 8002d1c:	3001      	adds	r0, #1
 8002d1e:	d0cf      	beq.n	8002cc0 <_malloc_r+0x48>
 8002d20:	6025      	str	r5, [r4, #0]
 8002d22:	e7db      	b.n	8002cdc <_malloc_r+0x64>
 8002d24:	20000098 	.word	0x20000098
 8002d28:	2000009c 	.word	0x2000009c

08002d2c <_realloc_r>:
 8002d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d2e:	4607      	mov	r7, r0
 8002d30:	4614      	mov	r4, r2
 8002d32:	460e      	mov	r6, r1
 8002d34:	b921      	cbnz	r1, 8002d40 <_realloc_r+0x14>
 8002d36:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8002d3a:	4611      	mov	r1, r2
 8002d3c:	f7ff bf9c 	b.w	8002c78 <_malloc_r>
 8002d40:	b922      	cbnz	r2, 8002d4c <_realloc_r+0x20>
 8002d42:	f7ff ff4d 	bl	8002be0 <_free_r>
 8002d46:	4625      	mov	r5, r4
 8002d48:	4628      	mov	r0, r5
 8002d4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002d4c:	f000 f826 	bl	8002d9c <_malloc_usable_size_r>
 8002d50:	42a0      	cmp	r0, r4
 8002d52:	d20f      	bcs.n	8002d74 <_realloc_r+0x48>
 8002d54:	4621      	mov	r1, r4
 8002d56:	4638      	mov	r0, r7
 8002d58:	f7ff ff8e 	bl	8002c78 <_malloc_r>
 8002d5c:	4605      	mov	r5, r0
 8002d5e:	2800      	cmp	r0, #0
 8002d60:	d0f2      	beq.n	8002d48 <_realloc_r+0x1c>
 8002d62:	4631      	mov	r1, r6
 8002d64:	4622      	mov	r2, r4
 8002d66:	f7ff ff17 	bl	8002b98 <memcpy>
 8002d6a:	4631      	mov	r1, r6
 8002d6c:	4638      	mov	r0, r7
 8002d6e:	f7ff ff37 	bl	8002be0 <_free_r>
 8002d72:	e7e9      	b.n	8002d48 <_realloc_r+0x1c>
 8002d74:	4635      	mov	r5, r6
 8002d76:	e7e7      	b.n	8002d48 <_realloc_r+0x1c>

08002d78 <_sbrk_r>:
 8002d78:	b538      	push	{r3, r4, r5, lr}
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	4c05      	ldr	r4, [pc, #20]	; (8002d94 <_sbrk_r+0x1c>)
 8002d7e:	4605      	mov	r5, r0
 8002d80:	4608      	mov	r0, r1
 8002d82:	6023      	str	r3, [r4, #0]
 8002d84:	f7fd fd38 	bl	80007f8 <_sbrk>
 8002d88:	1c43      	adds	r3, r0, #1
 8002d8a:	d102      	bne.n	8002d92 <_sbrk_r+0x1a>
 8002d8c:	6823      	ldr	r3, [r4, #0]
 8002d8e:	b103      	cbz	r3, 8002d92 <_sbrk_r+0x1a>
 8002d90:	602b      	str	r3, [r5, #0]
 8002d92:	bd38      	pop	{r3, r4, r5, pc}
 8002d94:	20000124 	.word	0x20000124

08002d98 <__malloc_lock>:
 8002d98:	4770      	bx	lr

08002d9a <__malloc_unlock>:
 8002d9a:	4770      	bx	lr

08002d9c <_malloc_usable_size_r>:
 8002d9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002da0:	1f18      	subs	r0, r3, #4
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	bfbc      	itt	lt
 8002da6:	580b      	ldrlt	r3, [r1, r0]
 8002da8:	18c0      	addlt	r0, r0, r3
 8002daa:	4770      	bx	lr

08002dac <_init>:
 8002dac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dae:	bf00      	nop
 8002db0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002db2:	bc08      	pop	{r3}
 8002db4:	469e      	mov	lr, r3
 8002db6:	4770      	bx	lr

08002db8 <_fini>:
 8002db8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002dba:	bf00      	nop
 8002dbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002dbe:	bc08      	pop	{r3}
 8002dc0:	469e      	mov	lr, r3
 8002dc2:	4770      	bx	lr
