

================================================================
== Vivado HLS Report for 'dut_reshape'
================================================================
* Date:           Fri Dec  9 16:58:24 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_base.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.10|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  34801|  34801|  34801|  34801|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                     |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- LOOP_RESHAPE_0     |  34800|  34800|        87|          -|          -|   400|    no    |
        | + LOOP_RESHAPE_1    |     85|     85|        17|          -|          -|     5|    no    |
        |  ++ LOOP_RESHAPE_2  |     15|     15|         3|          -|          -|     5|    no    |
        +---------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      1|       0|     59|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     16|
|Register         |        -|      -|      89|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|      89|     75|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp_5_fu_172_p2      |     *    |      1|  0|   0|           5|           9|
    |c_1_fu_117_p2        |     +    |      0|  0|   9|           9|           1|
    |i_index_fu_188_p2    |     +    |      0|  0|  13|          13|          13|
    |o_index_fu_193_p2    |     +    |      0|  0|  14|          14|          14|
    |tmp_4_fu_163_p2      |     +    |      0|  0|   5|           5|           5|
    |x_1_fu_157_p2        |     +    |      0|  0|   3|           3|           1|
    |y_1_fu_129_p2        |     +    |      0|  0|   3|           3|           1|
    |exitcond1_fu_123_p2  |   icmp   |      0|  0|   2|           3|           3|
    |exitcond2_fu_111_p2  |   icmp   |      0|  0|   3|           9|           8|
    |exitcond_fu_151_p2   |   icmp   |      0|  0|   2|           3|           3|
    |tmp_7_fu_197_p2      |   icmp   |      0|  0|   5|          14|          13|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      1|  0|  59|          81|          71|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |   1|          7|    1|          7|
    |c_reg_73   |   9|          2|    9|         18|
    |x_reg_96   |   3|          2|    3|          6|
    |y_reg_85   |   3|          2|    3|          6|
    +-----------+----+-----------+-----+-----------+
    |Total      |  16|         13|   16|         37|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |ap_CS_fsm           |   6|   0|    6|          0|
    |c_1_reg_219         |   9|   0|    9|          0|
    |c_cast7_reg_211     |   9|   0|   14|          5|
    |c_reg_73            |   9|   0|    9|          0|
    |i_index_reg_255     |  13|   0|   13|          0|
    |o_index_reg_260     |  14|   0|   14|          0|
    |tmp_2_cast_reg_237  |   3|   0|   13|         10|
    |tmp_2_reg_232       |   3|   0|    5|          2|
    |tmp_5_reg_250       |  10|   0|   14|          4|
    |tmp_7_reg_265       |   1|   0|    1|          0|
    |x_1_reg_245         |   3|   0|    3|          0|
    |x_reg_96            |   3|   0|    3|          0|
    |y_1_reg_227         |   3|   0|    3|          0|
    |y_reg_85            |   3|   0|    3|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  89|   0|  110|         21|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_done            | out |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  dut_reshape | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  dut_reshape | return value |
|input_r_address0   | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
	2  / (exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_7 [1/1] 1.57ns
:0  br label %1


 <State 2>: 2.03ns
ST_2: c [1/1] 0.00ns
:0  %c = phi i9 [ 0, %0 ], [ %c_1, %9 ]

ST_2: c_cast7 [1/1] 0.00ns
:1  %c_cast7 = zext i9 %c to i14

ST_2: exitcond2 [1/1] 2.03ns
:2  %exitcond2 = icmp eq i9 %c, -112

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

ST_2: c_1 [1/1] 1.84ns
:4  %c_1 = add i9 %c, 1

ST_2: stg_13 [1/1] 0.00ns
:5  br i1 %exitcond2, label %10, label %2

ST_2: stg_14 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str8) nounwind

ST_2: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str8)

ST_2: stg_16 [1/1] 1.57ns
:2  br label %3

ST_2: stg_17 [1/1] 0.00ns
:0  ret void


 <State 3>: 1.62ns
ST_3: y [1/1] 0.00ns
:0  %y = phi i3 [ 0, %2 ], [ %y_1, %8 ]

ST_3: exitcond1 [1/1] 1.62ns
:1  %exitcond1 = icmp eq i3 %y, -3

ST_3: empty_8 [1/1] 0.00ns
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_3: y_1 [1/1] 0.80ns
:3  %y_1 = add i3 %y, 1

ST_3: stg_22 [1/1] 0.00ns
:4  br i1 %exitcond1, label %9, label %4

ST_3: stg_23 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str9) nounwind

ST_3: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str9)

ST_3: tmp_2 [1/1] 0.00ns
:2  %tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %y, i2 0)

ST_3: tmp_2_cast [1/1] 0.00ns
:3  %tmp_2_cast = zext i5 %tmp_2 to i13

ST_3: stg_27 [1/1] 1.57ns
:4  br label %5

ST_3: empty_11 [1/1] 0.00ns
:0  %empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str8, i32 %tmp_1)

ST_3: stg_29 [1/1] 0.00ns
:1  br label %1


 <State 4>: 8.10ns
ST_4: x [1/1] 0.00ns
:0  %x = phi i3 [ 0, %4 ], [ %x_1, %._crit_edge ]

ST_4: x_cast3 [1/1] 0.00ns
:1  %x_cast3 = zext i3 %x to i5

ST_4: exitcond [1/1] 1.62ns
:2  %exitcond = icmp eq i3 %x, -3

ST_4: empty_9 [1/1] 0.00ns
:3  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_4: x_1 [1/1] 0.80ns
:4  %x_1 = add i3 %x, 1

ST_4: stg_35 [1/1] 0.00ns
:5  br i1 %exitcond, label %8, label %6

ST_4: tmp_4 [1/1] 1.72ns
:1  %tmp_4 = add i5 %x_cast3, %tmp_2

ST_4: tmp_4_cast_cast [1/1] 0.00ns
:2  %tmp_4_cast_cast = zext i5 %tmp_4 to i14

ST_4: tmp_5 [1/1] 6.38ns
:3  %tmp_5 = mul i14 %tmp_4_cast_cast, 400

ST_4: tmp1 [1/1] 0.00ns
:5  %tmp1 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i1.i3(i9 %c, i1 false, i3 %x)

ST_4: i_index [1/1] 1.96ns
:6  %i_index = add i13 %tmp1, %tmp_2_cast

ST_4: empty_10 [1/1] 0.00ns
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str9, i32 %tmp_3)

ST_4: stg_42 [1/1] 0.00ns
:1  br label %3


 <State 5>: 4.17ns
ST_5: stg_43 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str10) nounwind

ST_5: o_index [1/1] 1.96ns
:4  %o_index = add i14 %tmp_5, %c_cast7

ST_5: tmp_7 [1/1] 2.21ns
:7  %tmp_7 = icmp ult i14 %o_index, 4704

ST_5: stg_46 [1/1] 0.00ns
:8  br i1 %tmp_7, label %7, label %._crit_edge

ST_5: tmp_8 [1/1] 0.00ns
:0  %tmp_8 = zext i13 %i_index to i64

ST_5: input_addr [1/1] 0.00ns
:1  %input_addr = getelementptr [4704 x float]* %input_r, i64 0, i64 %tmp_8

ST_5: input_load [2/2] 2.71ns
:2  %input_load = load float* %input_addr, align 4


 <State 6>: 5.42ns
ST_6: input_load [1/2] 2.71ns
:2  %input_load = load float* %input_addr, align 4

ST_6: tmp_9 [1/1] 0.00ns
:3  %tmp_9 = zext i14 %o_index to i64

ST_6: output_addr [1/1] 0.00ns
:4  %output_addr = getelementptr [4704 x float]* %output_r, i64 0, i64 %tmp_9

ST_6: stg_53 [1/1] 2.71ns
:5  store float %input_load, float* %output_addr, align 4

ST_6: stg_54 [1/1] 0.00ns
:6  br label %._crit_edge

ST_6: stg_55 [1/1] 0.00ns
._crit_edge:0  br label %5



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_7           (br               ) [ 0111111]
c               (phi              ) [ 0010111]
c_cast7         (zext             ) [ 0001111]
exitcond2       (icmp             ) [ 0011111]
empty           (speclooptripcount) [ 0000000]
c_1             (add              ) [ 0111111]
stg_13          (br               ) [ 0000000]
stg_14          (specloopname     ) [ 0000000]
tmp_1           (specregionbegin  ) [ 0001111]
stg_16          (br               ) [ 0011111]
stg_17          (ret              ) [ 0000000]
y               (phi              ) [ 0001000]
exitcond1       (icmp             ) [ 0011111]
empty_8         (speclooptripcount) [ 0000000]
y_1             (add              ) [ 0011111]
stg_22          (br               ) [ 0000000]
stg_23          (specloopname     ) [ 0000000]
tmp_3           (specregionbegin  ) [ 0000111]
tmp_2           (bitconcatenate   ) [ 0000111]
tmp_2_cast      (zext             ) [ 0000111]
stg_27          (br               ) [ 0011111]
empty_11        (specregionend    ) [ 0000000]
stg_29          (br               ) [ 0111111]
x               (phi              ) [ 0000100]
x_cast3         (zext             ) [ 0000000]
exitcond        (icmp             ) [ 0011111]
empty_9         (speclooptripcount) [ 0000000]
x_1             (add              ) [ 0011111]
stg_35          (br               ) [ 0000000]
tmp_4           (add              ) [ 0000000]
tmp_4_cast_cast (zext             ) [ 0000000]
tmp_5           (mul              ) [ 0000010]
tmp1            (bitconcatenate   ) [ 0000000]
i_index         (add              ) [ 0000010]
empty_10        (specregionend    ) [ 0000000]
stg_42          (br               ) [ 0011111]
stg_43          (specloopname     ) [ 0000000]
o_index         (add              ) [ 0000001]
tmp_7           (icmp             ) [ 0011111]
stg_46          (br               ) [ 0000000]
tmp_8           (zext             ) [ 0000000]
input_addr      (getelementptr    ) [ 0000001]
input_load      (load             ) [ 0000000]
tmp_9           (zext             ) [ 0000000]
output_addr     (getelementptr    ) [ 0000000]
stg_53          (store            ) [ 0000000]
stg_54          (br               ) [ 0000000]
stg_55          (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="input_addr_gep_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="1" slack="0"/>
<pin id="51" dir="0" index="2" bw="13" slack="0"/>
<pin id="52" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/5 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_access_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="13" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="58" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/5 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_addr_gep_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="0" index="2" bw="14" slack="0"/>
<pin id="64" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="67" class="1004" name="stg_53_access_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="13" slack="0"/>
<pin id="69" dir="0" index="1" bw="32" slack="0"/>
<pin id="70" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_53/6 "/>
</bind>
</comp>

<comp id="73" class="1005" name="c_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="9" slack="1"/>
<pin id="75" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="c (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="c_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="9" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="y_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="3" slack="1"/>
<pin id="87" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="89" class="1004" name="y_phi_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="1" slack="1"/>
<pin id="91" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="92" dir="0" index="2" bw="3" slack="0"/>
<pin id="93" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="96" class="1005" name="x_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="1"/>
<pin id="98" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="3" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="c_cast7_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="9" slack="0"/>
<pin id="109" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast7/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="exitcond2_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="0" index="1" bw="9" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="c_1_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="9" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="exitcond1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="3" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="y_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="0" index="1" bw="3" slack="0"/>
<pin id="138" dir="0" index="2" bw="1" slack="0"/>
<pin id="139" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_2_cast_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="x_cast3_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="3" slack="0"/>
<pin id="149" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="x_cast3/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="exitcond_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="3" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="x_1_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="3" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_4_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="3" slack="0"/>
<pin id="165" dir="0" index="1" bw="5" slack="1"/>
<pin id="166" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_4_cast_cast_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast_cast/4 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="5" slack="0"/>
<pin id="174" dir="0" index="1" bw="10" slack="0"/>
<pin id="175" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="tmp1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="13" slack="0"/>
<pin id="180" dir="0" index="1" bw="9" slack="2"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="3" slack="0"/>
<pin id="183" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_index_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="13" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="1"/>
<pin id="191" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_index/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="o_index_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="14" slack="1"/>
<pin id="195" dir="0" index="1" bw="9" slack="3"/>
<pin id="196" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="o_index/5 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_7_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="14" slack="0"/>
<pin id="199" dir="0" index="1" bw="14" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_8_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="13" slack="1"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_9_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="14" slack="1"/>
<pin id="209" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="211" class="1005" name="c_cast7_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="14" slack="3"/>
<pin id="213" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="c_cast7 "/>
</bind>
</comp>

<comp id="219" class="1005" name="c_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="9" slack="0"/>
<pin id="221" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="c_1 "/>
</bind>
</comp>

<comp id="227" class="1005" name="y_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="3" slack="0"/>
<pin id="229" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="232" class="1005" name="tmp_2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="5" slack="1"/>
<pin id="234" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_2_cast_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="13" slack="1"/>
<pin id="239" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_cast "/>
</bind>
</comp>

<comp id="245" class="1005" name="x_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="0"/>
<pin id="247" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="250" class="1005" name="tmp_5_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="14" slack="1"/>
<pin id="252" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="255" class="1005" name="i_index_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="13" slack="1"/>
<pin id="257" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="i_index "/>
</bind>
</comp>

<comp id="260" class="1005" name="o_index_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="14" slack="1"/>
<pin id="262" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="o_index "/>
</bind>
</comp>

<comp id="265" class="1005" name="tmp_7_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="269" class="1005" name="input_addr_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="13" slack="1"/>
<pin id="271" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="46" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="48" pin="3"/><net_sink comp="55" pin=0"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="46" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="55" pin="2"/><net_sink comp="67" pin=1"/></net>

<net id="72"><net_src comp="60" pin="3"/><net_sink comp="67" pin=0"/></net>

<net id="76"><net_src comp="4" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="84"><net_src comp="77" pin="4"/><net_sink comp="73" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="85" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="77" pin="4"/><net_sink comp="107" pin=0"/></net>

<net id="115"><net_src comp="77" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="121"><net_src comp="77" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="12" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="89" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="89" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="140"><net_src comp="30" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="89" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="32" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="146"><net_src comp="135" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="100" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="155"><net_src comp="100" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="100" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="26" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="147" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="163" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="36" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="73" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="40" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="100" pin="4"/><net_sink comp="178" pin=3"/></net>

<net id="192"><net_src comp="178" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="201"><net_src comp="193" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="203" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="210"><net_src comp="207" pin="1"/><net_sink comp="60" pin=2"/></net>

<net id="214"><net_src comp="107" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="222"><net_src comp="117" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="230"><net_src comp="129" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="235"><net_src comp="135" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="240"><net_src comp="143" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="248"><net_src comp="157" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="253"><net_src comp="172" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="258"><net_src comp="188" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="263"><net_src comp="193" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="268"><net_src comp="197" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="48" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="55" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {6 }
 - Input state : 
	Port: dut_reshape : input_r | {5 6 }
  - Chain level:
	State 1
	State 2
		c_cast7 : 1
		exitcond2 : 1
		c_1 : 1
		stg_13 : 2
	State 3
		exitcond1 : 1
		y_1 : 1
		stg_22 : 2
		tmp_2 : 1
		tmp_2_cast : 2
	State 4
		x_cast3 : 1
		exitcond : 1
		x_1 : 1
		stg_35 : 2
		tmp_4 : 2
		tmp_4_cast_cast : 3
		tmp_5 : 4
		tmp1 : 1
		i_index : 2
	State 5
		tmp_7 : 1
		stg_46 : 2
		input_addr : 1
		input_load : 2
	State 6
		output_addr : 1
		stg_53 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |       c_1_fu_117       |    0    |    0    |    9    |
|          |       y_1_fu_129       |    0    |    0    |    3    |
|    add   |       x_1_fu_157       |    0    |    0    |    3    |
|          |      tmp_4_fu_163      |    0    |    0    |    5    |
|          |     i_index_fu_188     |    0    |    0    |    13   |
|          |     o_index_fu_193     |    0    |    0    |    14   |
|----------|------------------------|---------|---------|---------|
|          |    exitcond2_fu_111    |    0    |    0    |    3    |
|   icmp   |    exitcond1_fu_123    |    0    |    0    |    2    |
|          |     exitcond_fu_151    |    0    |    0    |    2    |
|          |      tmp_7_fu_197      |    0    |    0    |    5    |
|----------|------------------------|---------|---------|---------|
|    mul   |      tmp_5_fu_172      |    1    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |     c_cast7_fu_107     |    0    |    0    |    0    |
|          |    tmp_2_cast_fu_143   |    0    |    0    |    0    |
|   zext   |     x_cast3_fu_147     |    0    |    0    |    0    |
|          | tmp_4_cast_cast_fu_168 |    0    |    0    |    0    |
|          |      tmp_8_fu_203      |    0    |    0    |    0    |
|          |      tmp_9_fu_207      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      tmp_2_fu_135      |    0    |    0    |    0    |
|          |       tmp1_fu_178      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    1    |    0    |    59   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    c_1_reg_219   |    9   |
|  c_cast7_reg_211 |   14   |
|     c_reg_73     |    9   |
|  i_index_reg_255 |   13   |
|input_addr_reg_269|   13   |
|  o_index_reg_260 |   14   |
|tmp_2_cast_reg_237|   13   |
|   tmp_2_reg_232  |    5   |
|   tmp_5_reg_250  |   14   |
|   tmp_7_reg_265  |    1   |
|    x_1_reg_245   |    3   |
|     x_reg_96     |    3   |
|    y_1_reg_227   |    3   |
|     y_reg_85     |    3   |
+------------------+--------+
|       Total      |   117  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_55 |  p0  |   2  |  13  |   26   ||    13   |
|     c_reg_73     |  p0  |   2  |   9  |   18   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   44   ||  3.142  ||    22   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   59   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   22   |
|  Register |    -   |    -   |   117  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    3   |   117  |   81   |
+-----------+--------+--------+--------+--------+
