{"vcs1":{"timestamp_begin":1733716337.743175101, "rt":1.41, "ut":0.40, "st":0.08}}
{"vcselab":{"timestamp_begin":1733716339.215480113, "rt":0.72, "ut":0.25, "st":0.06}}
{"link":{"timestamp_begin":1733716339.992422374, "rt":0.92, "ut":0.10, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1733716337.372852172}
{"VCS_COMP_START_TIME": 1733716337.372852172}
{"VCS_COMP_END_TIME": 1733716341.477812727}
{"VCS_USER_OPTIONS": "-sverilog -debug_access+all MLP.sv MLP_tb.v DotProduct.sv MultAccumulate.v denselayer.sv FPU_IP/FPU.v FPU_IP/post_norm.v FPU_IP/pre_norm_fmul.v FPU_IP/pre_norm.v FPU_IP/primitives.v FPU_IP/except.v"}
{"vcs1": {"peak_mem": 377544}}
{"vcselab": {"peak_mem": 254192}}
