C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt"   -part iCE40LP1K  -package QN84    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\synlog\report\SBCTI22HOME_premap.xml"  -oedif  "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\SBCTI22HOME.edf"  -conchk_prepass  "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\SBCTI22HOME_cck.rpt"   -autoconstraint  -freq 1.000   "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\synwork\SBCTI22HOME_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\synwork\SBCTI22HOME_prem.srd"  -qsap  "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\SBCTI22HOME.sap"  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -ologparam  "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\syntmp\SBCTI22HOME.plg"  -osyn  "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\synwork\SBCTI22HOME_prem.srd"  -prjdir  "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\"  -prjname  SBCTI22HOME_syn  -log  "C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\synlog\SBCTI22HOME_premap.srr" 
rc:1 success:1 runtime:0
file:C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\SBCTI22HOME.edf|io:o|time:0|size:0|exec:0
file:C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\SBCTI22HOME_cck.rpt|io:o|time:1649744210|size:3402|exec:0
file:C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\synwork\SBCTI22HOME_mult.srs|io:i|time:1649744210|size:7156|exec:0
file:C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\synwork\SBCTI22HOME_prem.srd|io:o|time:1649744210|size:48971|exec:0
file:C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\SBCTI22HOME.sap|io:o|time:1649744210|size:4455|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1637487771|size:224837|exec:0
file:"C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\syntmp\SBCTI22HOME.plg"|io:o|time:0|size:0|exec:0
file:C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\synwork\SBCTI22HOME_prem.srd|io:o|time:1649744210|size:48971|exec:0
file:C:\Users\firas\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22HOME\SBCTI22HOME_Implmnt\synlog\SBCTI22HOME_premap.srr|io:o|time:1649744210|size:3976|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1637487768|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1637487769|size:32355840|exec:1
