,Design Name,Datapath Delay,Logic Delay,Routing Delay,Dynamic Power,Static Power,Signal Power,Logic Power,IO Power,Total Power,F7 Muxes,LUT as Memory,LUT as Logic,Slice LUTs,LUT1,LUT2,LUT3,LUT4,LUT5,LUT6,LUT7
0,top_CLA8,9.882,4.017,5.866,4.807,0.088,0.167,0.065,4.575,4.895,0,0,13,13,0,1,2,3,3,6,0
1,top_CLA16,12.463,4.63,7.833,10.89,0.156,0.5,0.194,10.197,11.046,0,0,35,35,0,6,4,8,5,22,0
2,top_half_adder,6.764,3.881,2.883,0.662,0.072,0.013,0.003,0.646,0.734,0,0,1,1,0,2,0,0,0,0,0
3,top_mealy0011,6.182,3.652,2.53,0.247,0.071,0.018,0.023,0.207,0.318,0,0,3,3,1,0,3,0,0,0,0
4,top_moore0011,5.756,3.413,2.343,0.125,0.07,0.016,0.023,0.085,0.195,0,0,3,3,1,0,1,3,0,0,0
5,top_priority_encoder_behavioral,8.129,3.992,4.137,0.703,0.072,0.037,0.014,0.652,0.775,0,0,4,4,0,0,0,2,2,1,0
6,top_priority_encoder_structural,7.905,4.011,3.894,0.733,0.072,0.034,0.012,0.687,0.805,0,0,3,3,0,1,1,0,0,2,0
7,top_Traffic_Controller_Led,6.34,3.187,3.152,1.155,0.073,0.068,0.092,0.996,1.228,0,0,21,21,1,4,9,0,5,2,0
8,top_clock_divider,6.098,2.453,3.645,0.208,0.069,0.131,0.073,0.004,0.276,0,0,8,8,1,1,0,0,0,6,0
9,top_FIFO,No Timing Paths Found,No Timing Paths Found,No Timing Paths Found,0.0,0.068,Not Generated,0.0,0.0,0.068,0,0,0,0,0,0,0,0,0,0,0
