// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="calc_C_calc_C,hls_ip_2021_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.016000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=952,HLS_SYN_LUT=994,HLS_VERSION=2021_1}" *)

module calc_C (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        lenEdgeListPtr,
        fifoEdgeListPtr_i_V_dout,
        fifoEdgeListPtr_i_V_empty_n,
        fifoEdgeListPtr_i_V_read,
        fifoMatrixAIdx_i_V_dout,
        fifoMatrixAIdx_i_V_empty_n,
        fifoMatrixAIdx_i_V_read,
        fifoMatrixA_i_V_dout,
        fifoMatrixA_i_V_empty_n,
        fifoMatrixA_i_V_read,
        fifoMatrixB_i_V_dout,
        fifoMatrixB_i_V_empty_n,
        fifoMatrixB_i_V_read,
        fifoEdgeListPtrC_o_V_din,
        fifoEdgeListPtrC_o_V_full_n,
        fifoEdgeListPtrC_o_V_write,
        fifoMatrixCIdx_o_0_V_din,
        fifoMatrixCIdx_o_0_V_full_n,
        fifoMatrixCIdx_o_0_V_write,
        fifoMatrixCIdx_o_1_V_din,
        fifoMatrixCIdx_o_1_V_full_n,
        fifoMatrixCIdx_o_1_V_write,
        fifoCalcMatrixC_o_0_V_din,
        fifoCalcMatrixC_o_0_V_full_n,
        fifoCalcMatrixC_o_0_V_write,
        fifoCalcMatrixC_o_1_V_din,
        fifoCalcMatrixC_o_1_V_full_n,
        fifoCalcMatrixC_o_1_V_write
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] lenEdgeListPtr;
input  [31:0] fifoEdgeListPtr_i_V_dout;
input   fifoEdgeListPtr_i_V_empty_n;
output   fifoEdgeListPtr_i_V_read;
input  [31:0] fifoMatrixAIdx_i_V_dout;
input   fifoMatrixAIdx_i_V_empty_n;
output   fifoMatrixAIdx_i_V_read;
input  [31:0] fifoMatrixA_i_V_dout;
input   fifoMatrixA_i_V_empty_n;
output   fifoMatrixA_i_V_read;
input  [31:0] fifoMatrixB_i_V_dout;
input   fifoMatrixB_i_V_empty_n;
output   fifoMatrixB_i_V_read;
output  [31:0] fifoEdgeListPtrC_o_V_din;
input   fifoEdgeListPtrC_o_V_full_n;
output   fifoEdgeListPtrC_o_V_write;
output  [15:0] fifoMatrixCIdx_o_0_V_din;
input   fifoMatrixCIdx_o_0_V_full_n;
output   fifoMatrixCIdx_o_0_V_write;
output  [15:0] fifoMatrixCIdx_o_1_V_din;
input   fifoMatrixCIdx_o_1_V_full_n;
output   fifoMatrixCIdx_o_1_V_write;
output  [31:0] fifoCalcMatrixC_o_0_V_din;
input   fifoCalcMatrixC_o_0_V_full_n;
output   fifoCalcMatrixC_o_0_V_write;
output  [31:0] fifoCalcMatrixC_o_1_V_din;
input   fifoCalcMatrixC_o_1_V_full_n;
output   fifoCalcMatrixC_o_1_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifoEdgeListPtr_i_V_read;
reg fifoMatrixAIdx_i_V_read;
reg fifoMatrixA_i_V_read;
reg fifoMatrixB_i_V_read;
reg fifoEdgeListPtrC_o_V_write;
reg fifoMatrixCIdx_o_0_V_write;
reg fifoMatrixCIdx_o_1_V_write;
reg fifoCalcMatrixC_o_0_V_write;
reg fifoCalcMatrixC_o_1_V_write;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifoEdgeListPtr_i_V_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln71_fu_204_p2;
wire    ap_CS_fsm_state5;
wire   [0:0] icmp_ln84_fu_280_p2;
reg    fifoMatrixB_i_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln72_fu_253_p2;
wire   [0:0] tmp_nbreadreq_fu_130_p3;
reg    fifoEdgeListPtrC_o_V_blk_n;
wire   [3:0] add_ln71_fu_210_p2;
reg   [3:0] add_ln71_reg_348;
wire   [31:0] add_ln84_fu_216_p2;
reg   [31:0] add_ln84_reg_367;
reg   [3:0] matrixB_buffer_addr_reg_372;
wire   [1:0] add_ln72_fu_259_p2;
reg   [1:0] add_ln72_reg_380;
reg    ap_predicate_op62_read_state3;
reg    ap_block_state3;
wire   [31:0] tmp_6_fu_265_p1;
reg   [31:0] tmp_8_reg_396;
wire   [33:0] tmp_5_fu_317_p3;
reg   [33:0] tmp_5_reg_403;
wire    ap_CS_fsm_state6;
reg   [3:0] matrixB_buffer_address0;
reg    matrixB_buffer_ce0;
reg    matrixB_buffer_we0;
wire   [31:0] matrixB_buffer_q0;
reg    matrixB_buffer_ce1;
wire   [31:0] matrixB_buffer_q1;
wire    grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_start;
wire    grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_done;
wire    grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_idle;
wire    grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_ready;
wire    grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixA_i_V_read;
wire    grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixAIdx_i_V_read;
wire   [31:0] grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoCalcMatrixC_o_0_V_din;
wire    grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoCalcMatrixC_o_0_V_write;
wire   [15:0] grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixCIdx_o_0_V_din;
wire    grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixCIdx_o_0_V_write;
wire   [31:0] grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoCalcMatrixC_o_1_V_din;
wire    grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoCalcMatrixC_o_1_V_write;
wire   [15:0] grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixCIdx_o_1_V_din;
wire    grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixCIdx_o_1_V_write;
wire   [3:0] grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_matrixB_buffer_address0;
wire    grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_matrixB_buffer_ce0;
wire   [3:0] grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_matrixB_buffer_address1;
wire    grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_matrixB_buffer_ce1;
reg   [1:0] j_reg_155;
reg    ap_block_state2;
wire    ap_CS_fsm_state4;
reg   [31:0] storemerge_reg_166;
reg    grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_start_reg;
wire    ap_CS_fsm_state7;
wire   [63:0] zext_ln74_fu_248_p1;
reg   [3:0] i_fu_94;
reg   [31:0] i_1_fu_102;
reg   [30:0] iter_fu_106;
wire   [30:0] iter_2_fu_285_p2;
reg    ap_block_state5;
wire   [0:0] trunc_ln74_fu_231_p1;
wire   [3:0] tmp_2_cast_fu_235_p3;
wire   [3:0] add_ln74_fu_243_p2;
wire   [31:0] zext_ln84_fu_276_p1;
wire   [0:0] empty_15_fu_299_p2;
wire   [31:0] smax1_fu_304_p3;
wire   [31:0] sub_ln90_fu_311_p2;
reg   [6:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_condition_302;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_start_reg = 1'b0;
end

calc_C_matrixB_buffer #(
    .DataWidth( 32 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
matrixB_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(matrixB_buffer_address0),
    .ce0(matrixB_buffer_ce0),
    .we0(matrixB_buffer_we0),
    .d0(storemerge_reg_166),
    .q0(matrixB_buffer_q0),
    .address1(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_matrixB_buffer_address1),
    .ce1(matrixB_buffer_ce1),
    .q1(matrixB_buffer_q1)
);

calc_C_calc_C_Pipeline_loop_diff_window_loop_diff_pe grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_start),
    .ap_done(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_done),
    .ap_idle(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_idle),
    .ap_ready(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_ready),
    .fifoMatrixA_i_V_dout(fifoMatrixA_i_V_dout),
    .fifoMatrixA_i_V_empty_n(fifoMatrixA_i_V_empty_n),
    .fifoMatrixA_i_V_read(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixA_i_V_read),
    .fifoMatrixAIdx_i_V_dout(fifoMatrixAIdx_i_V_dout),
    .fifoMatrixAIdx_i_V_empty_n(fifoMatrixAIdx_i_V_empty_n),
    .fifoMatrixAIdx_i_V_read(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixAIdx_i_V_read),
    .fifoCalcMatrixC_o_0_V_din(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoCalcMatrixC_o_0_V_din),
    .fifoCalcMatrixC_o_0_V_full_n(fifoCalcMatrixC_o_0_V_full_n),
    .fifoCalcMatrixC_o_0_V_write(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoCalcMatrixC_o_0_V_write),
    .fifoMatrixCIdx_o_0_V_din(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixCIdx_o_0_V_din),
    .fifoMatrixCIdx_o_0_V_full_n(fifoMatrixCIdx_o_0_V_full_n),
    .fifoMatrixCIdx_o_0_V_write(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixCIdx_o_0_V_write),
    .fifoCalcMatrixC_o_1_V_din(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoCalcMatrixC_o_1_V_din),
    .fifoCalcMatrixC_o_1_V_full_n(fifoCalcMatrixC_o_1_V_full_n),
    .fifoCalcMatrixC_o_1_V_write(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoCalcMatrixC_o_1_V_write),
    .fifoMatrixCIdx_o_1_V_din(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixCIdx_o_1_V_din),
    .fifoMatrixCIdx_o_1_V_full_n(fifoMatrixCIdx_o_1_V_full_n),
    .fifoMatrixCIdx_o_1_V_write(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixCIdx_o_1_V_write),
    .zext_ln81(tmp_5_reg_403),
    .matrixB_buffer_address0(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_matrixB_buffer_address0),
    .matrixB_buffer_ce0(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_matrixB_buffer_ce0),
    .matrixB_buffer_q0(matrixB_buffer_q0),
    .matrixB_buffer_address1(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_matrixB_buffer_address1),
    .matrixB_buffer_ce1(grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_matrixB_buffer_ce1),
    .matrixB_buffer_q1(matrixB_buffer_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_start_reg <= 1'b1;
        end else if ((grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_ready == 1'b1)) begin
            grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln71_fu_204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        i_1_fu_102 <= fifoEdgeListPtr_i_V_dout;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        i_1_fu_102 <= tmp_8_reg_396;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_94 <= 4'd0;
    end else if ((~((fifoMatrixB_i_V_empty_n == 1'b0) & (ap_predicate_op62_read_state3 == 1'b1)) & (icmp_ln72_fu_253_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_fu_94 <= add_ln71_reg_348;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln71_fu_204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        iter_fu_106 <= 31'd0;
    end else if ((~(((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln84_fu_280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        iter_fu_106 <= iter_2_fu_285_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        j_reg_155 <= add_ln72_reg_380;
    end else if ((~(((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln71_fu_204_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_reg_155 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_302)) begin
        if ((tmp_nbreadreq_fu_130_p3 == 1'd0)) begin
            storemerge_reg_166 <= 32'd0;
        end else if ((tmp_nbreadreq_fu_130_p3 == 1'd1)) begin
            storemerge_reg_166 <= tmp_6_fu_265_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln71_reg_348 <= add_ln71_fu_210_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifoMatrixB_i_V_empty_n == 1'b0) & (ap_predicate_op62_read_state3 == 1'b1)) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln72_reg_380 <= add_ln72_fu_259_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln71_fu_204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        add_ln84_reg_367 <= add_ln84_fu_216_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        matrixB_buffer_addr_reg_372 <= zext_ln74_fu_248_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_5_reg_403[33 : 2] <= tmp_5_fu_317_p3[33 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln84_fu_280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
        tmp_8_reg_396 <= fifoEdgeListPtr_i_V_dout;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)))) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if (((fifoMatrixB_i_V_empty_n == 1'b0) & (ap_predicate_op62_read_state3 == 1'b1))) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)))) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~(((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln84_fu_280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~(((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln84_fu_280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        fifoCalcMatrixC_o_0_V_write = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoCalcMatrixC_o_0_V_write;
    end else begin
        fifoCalcMatrixC_o_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        fifoCalcMatrixC_o_1_V_write = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoCalcMatrixC_o_1_V_write;
    end else begin
        fifoCalcMatrixC_o_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln84_fu_280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln71_fu_204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        fifoEdgeListPtrC_o_V_blk_n = fifoEdgeListPtrC_o_V_full_n;
    end else begin
        fifoEdgeListPtrC_o_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln84_fu_280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln71_fu_204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        fifoEdgeListPtrC_o_V_write = 1'b1;
    end else begin
        fifoEdgeListPtrC_o_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln84_fu_280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | ((icmp_ln71_fu_204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        fifoEdgeListPtr_i_V_blk_n = fifoEdgeListPtr_i_V_empty_n;
    end else begin
        fifoEdgeListPtr_i_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~(((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln84_fu_280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5)) | (~(((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln71_fu_204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)))) begin
        fifoEdgeListPtr_i_V_read = 1'b1;
    end else begin
        fifoEdgeListPtr_i_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        fifoMatrixAIdx_i_V_read = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixAIdx_i_V_read;
    end else begin
        fifoMatrixAIdx_i_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        fifoMatrixA_i_V_read = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixA_i_V_read;
    end else begin
        fifoMatrixA_i_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_130_p3 == 1'd1) & (icmp_ln72_fu_253_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        fifoMatrixB_i_V_blk_n = fifoMatrixB_i_V_empty_n;
    end else begin
        fifoMatrixB_i_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifoMatrixB_i_V_empty_n == 1'b0) & (ap_predicate_op62_read_state3 == 1'b1)) & (1'b1 == ap_CS_fsm_state3) & (ap_predicate_op62_read_state3 == 1'b1))) begin
        fifoMatrixB_i_V_read = 1'b1;
    end else begin
        fifoMatrixB_i_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        fifoMatrixCIdx_o_0_V_write = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixCIdx_o_0_V_write;
    end else begin
        fifoMatrixCIdx_o_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        fifoMatrixCIdx_o_1_V_write = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixCIdx_o_1_V_write;
    end else begin
        fifoMatrixCIdx_o_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matrixB_buffer_address0 = matrixB_buffer_addr_reg_372;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        matrixB_buffer_address0 = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_matrixB_buffer_address0;
    end else begin
        matrixB_buffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matrixB_buffer_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        matrixB_buffer_ce0 = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_matrixB_buffer_ce0;
    end else begin
        matrixB_buffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        matrixB_buffer_ce1 = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_matrixB_buffer_ce1;
    end else begin
        matrixB_buffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        matrixB_buffer_we0 = 1'b1;
    end else begin
        matrixB_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~(((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln71_fu_204_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if ((~(((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln71_fu_204_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((fifoMatrixB_i_V_empty_n == 1'b0) & (ap_predicate_op62_read_state3 == 1'b1)) & (icmp_ln72_fu_253_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((fifoMatrixB_i_V_empty_n == 1'b0) & (ap_predicate_op62_read_state3 == 1'b1)) & (icmp_ln72_fu_253_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state5 : begin
            if ((~(((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln84_fu_280_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if ((~(((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0))) & (icmp_ln84_fu_280_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln71_fu_210_p2 = (i_fu_94 + 4'd1);

assign add_ln72_fu_259_p2 = (j_reg_155 + 2'd1);

assign add_ln74_fu_243_p2 = (tmp_2_cast_fu_235_p3 + i_fu_94);

assign add_ln84_fu_216_p2 = ($signed(lenEdgeListPtr) + $signed(32'd4294967295));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

always @ (*) begin
    ap_block_state2 = (((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln71_fu_204_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3 = ((fifoMatrixB_i_V_empty_n == 1'b0) & (ap_predicate_op62_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state5 = (((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtrC_o_V_full_n == 1'b0)) | ((icmp_ln84_fu_280_p2 == 1'd1) & (fifoEdgeListPtr_i_V_empty_n == 1'b0)));
end

always @ (*) begin
    ap_condition_302 = (~((fifoMatrixB_i_V_empty_n == 1'b0) & (ap_predicate_op62_read_state3 == 1'b1)) & (icmp_ln72_fu_253_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3));
end

always @ (*) begin
    ap_predicate_op62_read_state3 = ((tmp_nbreadreq_fu_130_p3 == 1'd1) & (icmp_ln72_fu_253_p2 == 1'd0));
end

assign empty_15_fu_299_p2 = (($signed(i_1_fu_102) > $signed(tmp_8_reg_396)) ? 1'b1 : 1'b0);

assign fifoCalcMatrixC_o_0_V_din = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoCalcMatrixC_o_0_V_din;

assign fifoCalcMatrixC_o_1_V_din = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoCalcMatrixC_o_1_V_din;

assign fifoEdgeListPtrC_o_V_din = fifoEdgeListPtr_i_V_dout;

assign fifoMatrixCIdx_o_0_V_din = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixCIdx_o_0_V_din;

assign fifoMatrixCIdx_o_1_V_din = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_fifoMatrixCIdx_o_1_V_din;

assign grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_start = grp_calc_C_Pipeline_loop_diff_window_loop_diff_pe_fu_178_ap_start_reg;

assign icmp_ln71_fu_204_p2 = ((i_fu_94 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln72_fu_253_p2 = ((j_reg_155 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln84_fu_280_p2 = (($signed(zext_ln84_fu_276_p1) < $signed(add_ln84_reg_367)) ? 1'b1 : 1'b0);

assign iter_2_fu_285_p2 = (iter_fu_106 + 31'd1);

assign smax1_fu_304_p3 = ((empty_15_fu_299_p2[0:0] == 1'b1) ? i_1_fu_102 : tmp_8_reg_396);

assign sub_ln90_fu_311_p2 = (smax1_fu_304_p3 - i_1_fu_102);

assign tmp_2_cast_fu_235_p3 = {{trunc_ln74_fu_231_p1}, {3'd0}};

assign tmp_5_fu_317_p3 = {{sub_ln90_fu_311_p2}, {2'd0}};

assign tmp_6_fu_265_p1 = fifoMatrixB_i_V_dout;

assign tmp_nbreadreq_fu_130_p3 = fifoMatrixB_i_V_empty_n;

assign trunc_ln74_fu_231_p1 = j_reg_155[0:0];

assign zext_ln74_fu_248_p1 = add_ln74_fu_243_p2;

assign zext_ln84_fu_276_p1 = iter_fu_106;

always @ (posedge ap_clk) begin
    tmp_5_reg_403[1:0] <= 2'b00;
end

endmodule //calc_C
