/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: import/chips/p10/common/include/p10_scom_omi_7_unused.H $     */
/*                                                                        */
/* OpenPOWER EKB Project                                                  */
/*                                                                        */
/* COPYRIGHT 2019,2020                                                    */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_omi_7_H_UNUSED__
#define __p10_scom_omi_7_H_UNUSED__


#ifndef __PPE_HCODE__
namespace scomt
{
namespace omi
{
#endif


//>> [DEBUG_AID]
static const uint64_t DEBUG_AID = 0x0c01141eull;

static const uint32_t DEBUG_AID_RX_LANE_INVERTED = 40;
static const uint32_t DEBUG_AID_RX_LANE_INVERTED_LEN = 8;
static const uint32_t DEBUG_AID_RSVD0 = 48;
static const uint32_t DEBUG_AID_RSVD0_LEN = 5;
static const uint32_t DEBUG_AID_PRBS_IS_DIS = 53;
static const uint32_t DEBUG_AID_PRBS_OS_DIS = 54;
static const uint32_t DEBUG_AID_RSVD1 = 55;
static const uint32_t DEBUG_AID_PRBS_STS = 56;
static const uint32_t DEBUG_AID_PRBS_STS_LEN = 8;
//<< [DEBUG_AID]
// omi/reg00014.H

//>> [RXCTL_DATASM_0_PLREGS_RX_CNTL3_PL]
static const uint64_t RXCTL_DATASM_0_PLREGS_RX_CNTL3_PL = 0x8003d84010012c3full;

static const uint32_t RXCTL_DATASM_0_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t RXCTL_DATASM_0_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
//<< [RXCTL_DATASM_0_PLREGS_RX_CNTL3_PL]
// omi/reg00014.H

//>> [RXCTL_DATASM_10_PLREGS_RX_CNTL1_PL]
static const uint64_t RXCTL_DATASM_10_PLREGS_RX_CNTL1_PL = 0x8003c04210012c3full;

static const uint32_t RXCTL_DATASM_10_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t RXCTL_DATASM_10_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
//<< [RXCTL_DATASM_10_PLREGS_RX_CNTL1_PL]
// omi/reg00014.H

//>> [RXCTL_DATASM_10_PLREGS_RX_STAT1_PL]
static const uint64_t RXCTL_DATASM_10_PLREGS_RX_STAT1_PL = 0x8003e04210012c3full;

static const uint32_t RXCTL_DATASM_10_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_10_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_10_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_10_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_10_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t RXCTL_DATASM_10_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
//<< [RXCTL_DATASM_10_PLREGS_RX_STAT1_PL]
// omi/reg00014.H

//>> [RXCTL_DATASM_19_PLREGS_RX_CNTL3_PL]
static const uint64_t RXCTL_DATASM_19_PLREGS_RX_CNTL3_PL = 0x8003d84310012c3full;

static const uint32_t RXCTL_DATASM_19_PLREGS_RX_CNTL3_PL_REQ_ALT = 48;
static const uint32_t RXCTL_DATASM_19_PLREGS_RX_CNTL3_PL_STS_ALT = 49;
//<< [RXCTL_DATASM_19_PLREGS_RX_CNTL3_PL]
// omi/reg00014.H

//>> [RXCTL_DATASM_4_PLREGS_RX_CNTL2_PL]
static const uint64_t RXCTL_DATASM_4_PLREGS_RX_CNTL2_PL = 0x8003c84410012c3full;

static const uint32_t RXCTL_DATASM_4_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_SET_WO_PULSE_SLOW_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_4_PLREGS_RX_CNTL2_PL_PHY_DL_INIT_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_4_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_SET_WO_PULSE_SLOW_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_4_PLREGS_RX_CNTL2_PL_PHY_DL_RECAL_DONE_CLR_WO_PULSE_SLOW_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_4_PLREGS_RX_CNTL2_PL_DL_PHY_RECAL_ABORT_STICKY_CLR_WO_PULSE_SLOW_SIGNAL = 52;
//<< [RXCTL_DATASM_4_PLREGS_RX_CNTL2_PL]
// omi/reg00014.H

//>> [RXCTL_DATASM_6_PLREGS_RX_MODE1_PL]
static const uint64_t RXCTL_DATASM_6_PLREGS_RX_MODE1_PL = 0x8003d04610012c3full;

static const uint32_t RXCTL_DATASM_6_PLREGS_RX_MODE1_PL_RECAL_REQ_DL_MASK = 48;
static const uint32_t RXCTL_DATASM_6_PLREGS_RX_MODE1_PL_RECAL_DONE_DL_MASK = 49;
static const uint32_t RXCTL_DATASM_6_PLREGS_RX_MODE1_PL_RUN_LANE_DL_MASK = 50;
static const uint32_t RXCTL_DATASM_6_PLREGS_RX_MODE1_PL_RECAL_ABORT_DL_MASK = 51;
static const uint32_t RXCTL_DATASM_6_PLREGS_RX_MODE1_PL_INIT_DONE_DL_MASK = 52;
//<< [RXCTL_DATASM_6_PLREGS_RX_MODE1_PL]
// omi/reg00014.H

//>> [RXCTL_DATASM_9_PLREGS_RX_CNTL1_PL]
static const uint64_t RXCTL_DATASM_9_PLREGS_RX_CNTL1_PL = 0x8003c04110012c3full;

static const uint32_t RXCTL_DATASM_9_PLREGS_RX_CNTL1_PL_INIT_DONE = 48;
static const uint32_t RXCTL_DATASM_9_PLREGS_RX_CNTL1_PL_RECAL_DONE = 49;
//<< [RXCTL_DATASM_9_PLREGS_RX_CNTL1_PL]
// omi/reg00014.H

//>> [RXCTL_DATASM_9_PLREGS_RX_STAT1_PL]
static const uint64_t RXCTL_DATASM_9_PLREGS_RX_STAT1_PL = 0x8003e04110012c3full;

static const uint32_t RXCTL_DATASM_9_PLREGS_RX_STAT1_PL_DL_PHY_RUN_LANE_RO_SIGNAL = 48;
static const uint32_t RXCTL_DATASM_9_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_REQ_RO_SIGNAL = 49;
static const uint32_t RXCTL_DATASM_9_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_RO_SIGNAL = 50;
static const uint32_t RXCTL_DATASM_9_PLREGS_RX_STAT1_PL_DL_PHY_RECAL_ABORT_STICKY_RO_SIGNAL = 51;
static const uint32_t RXCTL_DATASM_9_PLREGS_RX_STAT1_PL_PSAVE_REQ_DL_RO_SIGNAL = 52;
static const uint32_t RXCTL_DATASM_9_PLREGS_RX_STAT1_PL_PSAVE_STS_PHY_RO_SIGNAL = 53;
//<< [RXCTL_DATASM_9_PLREGS_RX_STAT1_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE8_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE8_PL = 0x8003584110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE8_PL_RX_BERPL_SAT_THRESH_LEN = 12;
//<< [RXPACKS_0_DEFAULT_RD_1_RX_BIT_REGS_MODE8_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL16_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL16_PL = 0x8000804110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL16_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL16_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL16_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL16_PL_EDGE_LEN = 5;
//<< [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_CNTL16_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX26_PL = 0x8000d04110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX26_PL_RX_BE_LATCH_DAC_W_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX26_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX66_PL = 0x8002104110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX66_PL_RX_BD_LATCH_DAC_N111_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX66_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX76_PL = 0x8002604110012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX76_PL_RX_BD_LATCH_DAC_S001_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_1_RX_DAC_REGS_LOFF_B_CNTLX76_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL17_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL17_PL = 0x8000884210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL17_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL17_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL17_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL17_PL_EDGE_LEN = 5;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL17_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL1_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL1_PL = 0x8000084210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL1_PL_A_BANK_CONTROLS_LEN = 6;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL1_PL_B_BANK_CONTROLS_LEN = 6;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_CNTL1_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX34_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX34_PL = 0x8001104210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX34_PL_RX_AD_LATCH_DAC_N111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX34_PL_RX_AD_LATCH_DAC_N111_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX34_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX44_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX44_PL = 0x8001604210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX44_PL_RX_AD_LATCH_DAC_S001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX44_PL_RX_AD_LATCH_DAC_S001_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX44_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX54_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX54_PL = 0x8001b04210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX54_PL_RX_AD_LATCH_DAC_W011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX54_PL_RX_AD_LATCH_DAC_W011_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_A_CNTLX54_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX68_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX68_PL = 0x8002204210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX68_PL_RX_BD_LATCH_DAC_E001 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX68_PL_RX_BD_LATCH_DAC_E001_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX68_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX78_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX78_PL = 0x8002704210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX78_PL_RX_BD_LATCH_DAC_S011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX78_PL_RX_BD_LATCH_DAC_S011_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX78_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX83_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX83_PL = 0x8002984210012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX83_PL_RX_BD_LATCH_DAC_W000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX83_PL_RX_BD_LATCH_DAC_W000_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_2_RX_DAC_REGS_LOFF_B_CNTLX83_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL = 0x8003604310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_PIPE_FORMAT = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_PIPE_DATA_SRC = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_PIPE_SEL_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_A_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_PR_QUAD_SEL_B_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_CAL_LANE_SEL = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_BANK_SEL_A = 59;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_RLM_CLK_SEL_A = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_DL_CLK_SEL_A = 61;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_DL_CLK_EN = 62;
static const uint32_t P10_20_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL_PSAVE_PR_BIT_LOCK_EN = 63; // p10:20,
//<< [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_CNTLX1_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_FIR_ERROR_INJECT_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8003184310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_FIR_ERROR_INJECT_PL_RX_PL_FIR_ERR_INJ_LEN = 3;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_FIR_ERROR_INJECT_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE3_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE3_PL = 0x8003304310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE3_PL_FILTER = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE3_PL_FILTER_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE3_PL_TERM = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE3_PL_TERM_LEN = 9;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_MODE3_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT5_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT5_PL = 0x8003b04310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL_LEN = 16;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_BIT_REGS_STAT5_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL11_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL11_PL = 0x8000584310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL11_PL_TERM_PD = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL11_PL_FREQ_ADJUST_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL11_PL_OFF_CM = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL11_PL_OFF_CM_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL11_PL_OFF_DM = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL11_PL_OFF_DM_LEN = 6;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL11_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL4_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL4_PL = 0x8000204310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL4_PL_GAIN = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL4_PL_GAIN_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL4_PL_ZERO = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL4_PL_ZERO_LEN = 3;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_CNTL4_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX23_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX23_PL = 0x8000b84310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX23_PL_RX_BE_LATCH_DAC_N = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX23_PL_RX_BE_LATCH_DAC_N_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX23_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX63_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX63_PL = 0x8001f84310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX63_PL_RX_BD_LATCH_DAC_N100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX63_PL_RX_BD_LATCH_DAC_N100_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX63_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX73_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX73_PL = 0x8002484310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX73_PL_RX_BD_LATCH_DAC_E110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX73_PL_RX_BD_LATCH_DAC_E110_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX73_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX88_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX88_PL = 0x8002c04310012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX88_PL_RX_BD_LATCH_DAC_W101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX88_PL_RX_BD_LATCH_DAC_W101_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_3_RX_DAC_REGS_LOFF_B_CNTLX88_PL]
// omi/reg00014.H

//>> [P10_20_RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL = 0x8003f04410012c3full; // p10:20,

static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKA_SEL = 48;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKA_SEL_LEN = 2;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_DATAPN_SWAP_BANKA_ENB = 50;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_EDGEPN_SWAP_BANKA_ENB = 51;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_DATA_PULLDN_BANKA_ENB = 52;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_EDGE_PULLDN_BANKA_ENB = 53;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKB_SEL = 54;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_EDGE_DAC_BANKB_SEL_LEN = 2;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_DATAPN_SWAP_BANKB_ENB = 56;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_EDGEPN_SWAP_BANKB_ENB = 57;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_DATA_PULLDN_BANKB_ENB = 58;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_EDGE_PULLDN_BANKB_ENB = 59;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_TEST_CIRCUIT_ENB = 60;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL_REGRW_MUX_ENB = 61;
//<< [P10_20_RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_CNTL7_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL = 0x8003204410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL_ERPL_COUNT_EN = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL_ERPL_EXP_DATA_SEL = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL_ERPL_PATTERN_SEL_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL_ERPL_MASK_MODE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_REQ_DL_MASK = 57;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_MASK = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL_ERPL_LANE_INVERT = 59;
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL_UMP_SX_1UI_DL_DIR_SEL = 60; // p10:20,
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_DELAY = 61; // p10:20,
static const uint32_t P10_20_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL_UMP_SL_1UI_DONE_DL_DELAY_LEN = 3;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_BIT_REGS_MODE1_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL7_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL7_PL = 0x8000384410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL7_PL_EN_DC = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL7_PL_PR_POS = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL7_PL_PR_POS_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL7_PL_PR_GRAY_ENCODE_DIS = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL7_PL_ATTEN_DC_SEL_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL7_PL_ATTEN_AC_SEL_DC_LEN = 3;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC = 61;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL7_PL_FREQ_ADJUST_DC_LEN = 2;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_CNTL7_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX20_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX20_PL = 0x8000a04410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX20_PL_RX_AE_LATCH_DAC_E_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX20_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX30_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX30_PL = 0x8000f04410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX30_PL_RX_AD_LATCH_DAC_N011_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX30_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX40_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX40_PL = 0x8001404410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX40_PL_RX_AD_LATCH_DAC_E101_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX40_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX50_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX50_PL = 0x8001904410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX50_PL_RX_AD_LATCH_DAC_S111_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_A_CNTLX50_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX87_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX87_PL = 0x8002b84410012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX87_PL_RX_BD_LATCH_DAC_W100_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_4_RX_DAC_REGS_LOFF_B_CNTLX87_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL18_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL18_PL = 0x8000904510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL18_PL_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL18_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL18_PL_EDGE = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL18_PL_EDGE_LEN = 5;
//<< [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL18_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL2_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL2_PL = 0x8000104510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL2_PL_NS_DATA = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL2_PL_NS_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL2_PL_EW_DATA = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL2_PL_EW_DATA_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL2_PL_NS_EDGE = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL2_PL_NS_EDGE_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL2_PL_EW_EDGE = 60;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL2_PL_EW_EDGE_LEN = 4;
//<< [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_CNTL2_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX67_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX67_PL = 0x8002184510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX67_PL_RX_BD_LATCH_DAC_E000_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX67_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX77_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX77_PL = 0x8002684510012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX77_PL_RX_BD_LATCH_DAC_S010_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_5_RX_DAC_REGS_LOFF_B_CNTLX77_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL2_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL2_PL = 0x8003684010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL2_PL_ENABLE_A = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_A = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_A = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL2_PL_ENABLE_B = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL2_PL_SLAVE_MODE_B = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL2_PL_QUAD_MODE_B = 53;
//<< [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_CNTL2_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE4_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE4_PL = 0x8003384010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE4_PL_FW_INERTIA_AMT_LEN = 4;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE4_PL_PHASE_STEP = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE4_PL_PHASE_STEP_LEN = 7;
//<< [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_MODE4_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_STAT2_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_STAT2_PL = 0x8003984010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_STAT2_PL_RX_PR_FW_SNAPSHOT_A_RO_SIGNAL_LEN = 15;
//<< [RXPACKS_0_DEFAULT_RD_RX_BIT_REGS_STAT2_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL = 0x8000504010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL_IF_BLEED_CMFB = 48;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL_IF_EXT_BIAS = 49;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL_IF_LPF_500M = 50;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL_SIGDET_PD = 51;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL_A_CLKSLIP = 52;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL_B_CLKSLIP = 53;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL_A_HOLD_DIV_CLKS = 54;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL_B_HOLD_DIV_CLKS = 55;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP_LEN = 2;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP = 58;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP_LEN = 2;
//<< [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_CNTL10_PL]
// omi/reg00014.H

//>> [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX21_PL = 0x8000a84010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX21_PL_RX_AE_LATCH_DAC_S_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX21_PL]
// omi/reg00015.H

//>> [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX31_PL = 0x8000f84010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX31_PL_RX_AD_LATCH_DAC_N100_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX31_PL]
// omi/reg00015.H

//>> [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX41_PL = 0x8001484010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX41_PL_RX_AD_LATCH_DAC_E110_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX41_PL]
// omi/reg00015.H

//>> [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX51_PL = 0x8001984010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX51_PL_RX_AD_LATCH_DAC_W000_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_A_CNTLX51_PL]
// omi/reg00015.H

//>> [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
static const uint64_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX86_PL = 0x8002b04010012c3full;

static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011 = 56;
static const uint32_t RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX86_PL_RX_BD_LATCH_DAC_W011_LEN = 8;
//<< [RXPACKS_0_DEFAULT_RD_RX_DAC_REGS_LOFF_B_CNTLX86_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_2_RX_BIT_REGS_MODE3_PL]
static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE3_PL = 0x8003304710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE3_PL_FILTER = 48;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE3_PL_FILTER_LEN = 4;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE3_PL_TERM = 52;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_MODE3_PL_TERM_LEN = 9;
//<< [RXPACKS_1_RD_2_RX_BIT_REGS_MODE3_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_2_RX_BIT_REGS_STAT5_PL]
static const uint64_t RXPACKS_1_RD_2_RX_BIT_REGS_STAT5_PL = 0x8003b04710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL = 48;
static const uint32_t RXPACKS_1_RD_2_RX_BIT_REGS_STAT5_PL_RX_ERROR_VEC_0_15_RO_SIGNAL_LEN = 16;
//<< [RXPACKS_1_RD_2_RX_BIT_REGS_STAT5_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL = 0x8000504710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL_IF_BLEED_CMFB = 48;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL_IF_EXT_BIAS = 49;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL_IF_LPF_500M = 50;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL_SIGDET_PD = 51;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL_A_CLKSLIP = 52;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL_B_CLKSLIP = 53;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL_A_HOLD_DIV_CLKS = 54;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL_B_HOLD_DIV_CLKS = 55;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL_A_SELCLKSLIP_LEN = 2;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP = 58;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL_B_SELCLKSLIP_LEN = 2;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_CNTL10_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_CNTL3_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL3_PL = 0x8000184710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL3_PL_GAIN = 48;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL3_PL_GAIN_LEN = 3;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL3_PL_ZERO = 51;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_CNTL3_PL_ZERO_LEN = 3;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_CNTL3_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL = 0x8000004710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_0 = 48;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_1 = 49;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_2 = 50;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_3 = 51;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_4 = 52;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_5 = 53;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_6 = 54;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL_7 = 55;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_DATA_SPARE_MODE_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX22_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX22_PL = 0x8000b04710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX22_PL_RX_AE_LATCH_DAC_W_LEN = 8;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX22_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX32_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX32_PL = 0x8001004710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX32_PL_RX_AD_LATCH_DAC_N101_LEN = 8;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX32_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX42_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX42_PL = 0x8001504710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX42_PL_RX_AD_LATCH_DAC_E111_LEN = 8;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX42_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX52_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX52_PL = 0x8001a04710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX52_PL_RX_AD_LATCH_DAC_W001_LEN = 8;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_A_CNTLX52_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX85_PL]
static const uint64_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX85_PL = 0x8002a84710012c3full;

static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010 = 56;
static const uint32_t RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX85_PL_RX_BD_LATCH_DAC_W010_LEN = 8;
//<< [RXPACKS_1_RD_2_RX_DAC_REGS_LOFF_B_CNTLX85_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_CNTL16_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL16_PL = 0x8000804610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL16_PL_DATA = 48;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL16_PL_DATA_LEN = 5;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL16_PL_EDGE = 54;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL16_PL_EDGE_LEN = 5;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_CNTL16_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_CNTL6_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL6_PL = 0x8000304610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL6_PL_GAIN = 48;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL6_PL_GAIN_LEN = 4;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL6_PL_PEAK1 = 52;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL6_PL_PEAK1_LEN = 4;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL6_PL_PEAK2 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_CNTL6_PL_PEAK2_LEN = 4;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_CNTL6_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX19_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX19_PL = 0x8000984610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX19_PL_RX_AE_LATCH_DAC_N_LEN = 8;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX19_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX29_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX29_PL = 0x8000e84610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX29_PL_RX_AD_LATCH_DAC_N010_LEN = 8;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX29_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX39_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX39_PL = 0x8001384610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX39_PL_RX_AD_LATCH_DAC_E100_LEN = 8;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX39_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX49_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX49_PL = 0x8001884610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX49_PL_RX_AD_LATCH_DAC_S110_LEN = 8;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_A_CNTLX49_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX25_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX25_PL = 0x8000c84610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX25_PL_RX_BE_LATCH_DAC_S_LEN = 8;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX25_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX65_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX65_PL = 0x8002084610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX65_PL_RX_BD_LATCH_DAC_N110_LEN = 8;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX65_PL]
// omi/reg00015.H

//>> [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX75_PL]
static const uint64_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX75_PL = 0x8002584610012c3full;

static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000 = 56;
static const uint32_t RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX75_PL_RX_BD_LATCH_DAC_S000_LEN = 8;
//<< [RXPACKS_1_RD_3_RX_DAC_REGS_LOFF_B_CNTLX75_PL]
// omi/reg00015.H

//>> [TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL22_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL22_PL = 0x8004dc4110012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL22_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL22_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL22_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL22_PL_SEL_LEN = 5;
//<< [TXPACKS_0_DEFAULT_DD_1_TX_BIT_REGS_CNTL22_PL]
// omi/reg00015.H

//>> [TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL14_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL14_PL = 0x80049c4210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL14_PL_BANK_CONTROLS_LEN = 6;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL = 54;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_VAL_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL14_PL_PSAVE_FIFO_INIT_TIMER_DOUBLE_MODE = 57;
//<< [TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL14_PL]
// omi/reg00015.H

//>> [TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL24_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL24_PL = 0x8004ec4210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL24_PL_TX_PSEG_MAIN_16_24_SAFE_EN_LEN = 9;
//<< [TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL24_PL]
// omi/reg00015.H

//>> [TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL9_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL9_PL = 0x8004744210012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL9_PL_TX_PSEG_MAIN_16_24_HS_EN_LEN = 9;
//<< [TXPACKS_0_DEFAULT_DD_2_TX_BIT_REGS_CNTL9_PL]
// omi/reg00015.H

//>> [TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL4_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL4_PL = 0x80044c4310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL4_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL4_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL4_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL4_PL_SEL_LEN = 5;
//<< [TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_CNTL4_PL]
// omi/reg00015.H

//>> [TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE2_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE2_PL = 0x8004244310012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE2_PL_FIFO_L2U_DLY_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE2_PL_UNLOAD_CLK_DISABLE = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE2_PL_RXCAL = 57;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL = 58;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE2_PL_UNLOAD_SEL_LEN = 3;
static const uint32_t TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE2_PL_FIFO_HOLD = 61;
//<< [TXPACKS_0_DEFAULT_DD_3_TX_BIT_REGS_MODE2_PL]
// omi/reg00015.H

//>> [TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL23_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL23_PL = 0x8004e44410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL23_PL_TX_PSEG_MAIN_0_15_SAFE_EN_LEN = 16;
//<< [TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_CNTL23_PL]
// omi/reg00015.H

//>> [TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_FIR_ERROR_INJECT_PL = 0x8004144410012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_FIR_ERROR_INJECT_PL_TX_PL_FIR_ERR_INJ_LEN = 2;
//<< [TXPACKS_0_DEFAULT_DD_4_TX_BIT_REGS_FIR_ERROR_INJECT_PL]
// omi/reg00015.H

//>> [TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL19_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL19_PL = 0x8004c44510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL19_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL19_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL19_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL19_PL_SEL_LEN = 5;
//<< [TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL19_PL]
// omi/reg00015.H

//>> [TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL29_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL29_PL = 0x8005144510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL29_PL_TX_ATTEN_SAFE_EN_LEN = 16;
//<< [TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL29_PL]
// omi/reg00015.H

//>> [TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL7_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL7_PL = 0x8004644510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL7_PL_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL7_PL_EN_LEN = 5;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL7_PL_SEL = 56;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL7_PL_SEL_LEN = 5;
//<< [TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_CNTL7_PL]
// omi/reg00015.H

//>> [TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL = 0x80041c4510012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL_LANE_INVERT = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE = 49;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL_LANE_QUIESCE_LEN = 2;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL_MAIN_PKG_EN = 51;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL_FFE_PKG_EN = 52;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL_PSAVE_REQ_DIS = 53;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL_ERR_INJ_A_ENABLE = 54;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL_ERR_INJ_B_ENABLE = 55;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_0 = 60;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_1 = 61;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_2 = 62;
static const uint32_t TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL_PL_SPARE_MODE_3 = 63;
//<< [TXPACKS_0_DEFAULT_DD_5_TX_BIT_REGS_MODE1_PL]
// omi/reg00015.H

//>> [TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL18_PL]
static const uint64_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL18_PL = 0x8004bc4010012c3full;

static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL18_PL_TX_ATTEN_HS_EN = 48;
static const uint32_t TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL18_PL_TX_ATTEN_HS_EN_LEN = 16;
//<< [TXPACKS_0_DEFAULT_DD_TX_BIT_REGS_CNTL18_PL]
// omi/reg00015.H

//>> [TXPACKS_1_DD_3_TX_BIT_REGS_CNTL15_PL]
static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL15_PL = 0x8004a44610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL = 48;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_VAL_LEN = 4;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL15_PL_EL_UNLOAD_TIMER_DOUBLE_MODE = 52;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL15_PL_ISABLE_PL_SM = 53;
//<< [TXPACKS_1_DD_3_TX_BIT_REGS_CNTL15_PL]
// omi/reg00015.H

//>> [TXPACKS_1_DD_3_TX_BIT_REGS_CNTL25_PL]
static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL25_PL = 0x8004f44610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN = 48;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL25_PL_TX_NSEG_MAIN_0_15_SAFE_EN_LEN = 16;
//<< [TXPACKS_1_DD_3_TX_BIT_REGS_CNTL25_PL]
// omi/reg00015.H

//>> [TXPACKS_1_DD_3_TX_BIT_REGS_CNTL3_PL]
static const uint64_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL3_PL = 0x8004444610012c3full;

static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL3_PL_TDR_ENABLE = 48;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL3_PL_PATTERN_ENABLE = 49;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL3_PL_BIST_PRBS_ENABLE = 50;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL3_PL_BIST_PRBS_CLEAR = 51;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL3_PL_RXDET_ENABLE = 52;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL3_PL_RXDET_PULSE = 53;
static const uint32_t TXPACKS_1_DD_3_TX_BIT_REGS_CNTL3_PL_EOL_MODE_DISABLE = 54;
//<< [TXPACKS_1_DD_3_TX_BIT_REGS_CNTL3_PL]
// omi/reg00015.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "omi/reg00014_unused.H"
#include "omi/reg00015_unused.H"
#endif
#endif
