

================================================================
== Vitis HLS Report for 'umbral'
================================================================
* Date:           Mon Sep  6 14:35:21 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Umbral
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.234 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16388|  16388|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_14_1  |    16384|    16384|         1|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     64|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     52|    -|
|Register         |        -|    -|      99|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      99|    116|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_1_fu_173_p2        |         +|   0|  0|  20|          15|           1|
    |icmp_ln14_fu_179_p2  |      icmp|   0|  0|  13|          15|          16|
    |p_Repl2_s_fu_207_p2  |      icmp|   0|  0|  13|          16|           1|
    |ap_block_state4      |        or|   0|  0|   2|           1|           1|
    |po_1_fu_199_p3       |    select|   0|  0|  16|           1|          16|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  64|          48|          35|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  25|          5|    1|          5|
    |i_reg_145             |   9|          2|   15|         30|
    |input_r_TDATA_blk_n   |   9|          2|    1|          2|
    |output_r_TDATA_blk_n  |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  52|         11|   18|         39|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   4|   0|    4|          0|
    |i_reg_145                  |  15|   0|   15|          0|
    |p_Val2_s_reg_238           |  32|   0|   32|          0|
    |po_fu_92                   |  16|   0|   16|          0|
    |temp_out_data_V_1_reg_156  |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      |  99|   0|   99|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+-----------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+-----------------+-----+-----+--------------+-----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|           umbral|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|           umbral|  return value|
|input_r_TDATA    |   in|   32|          axis|   input_V_data_V|       pointer|
|input_r_TVALID   |   in|    1|          axis|   input_V_dest_V|       pointer|
|input_r_TREADY   |  out|    1|          axis|   input_V_dest_V|       pointer|
|input_r_TDEST    |   in|    6|          axis|   input_V_dest_V|       pointer|
|input_r_TKEEP    |   in|    4|          axis|   input_V_keep_V|       pointer|
|input_r_TSTRB    |   in|    4|          axis|   input_V_strb_V|       pointer|
|input_r_TUSER    |   in|    2|          axis|   input_V_user_V|       pointer|
|input_r_TLAST    |   in|    1|          axis|   input_V_last_V|       pointer|
|input_r_TID      |   in|    5|          axis|     input_V_id_V|       pointer|
|output_r_TDATA   |  out|   32|          axis|  output_V_data_V|       pointer|
|output_r_TVALID  |  out|    1|          axis|  output_V_dest_V|       pointer|
|output_r_TREADY  |   in|    1|          axis|  output_V_dest_V|       pointer|
|output_r_TDEST   |  out|    6|          axis|  output_V_dest_V|       pointer|
|output_r_TKEEP   |  out|    4|          axis|  output_V_keep_V|       pointer|
|output_r_TSTRB   |  out|    4|          axis|  output_V_strb_V|       pointer|
|output_r_TUSER   |  out|    2|          axis|  output_V_user_V|       pointer|
|output_r_TLAST   |  out|    1|          axis|  output_V_last_V|       pointer|
|output_r_TID     |  out|    5|          axis|    output_V_id_V|       pointer|
+-----------------+-----+-----+--------------+-----------------+--------------+

