`timescale 1ns/1ps
module ROM (  
    input nrd, 
    output reg [31:0] dataOut,
    input [31:0] addr
    ); // å­˜å‚¨å™¨æ¨¡ï¿??

    reg [7:0] rom [0:99]; // å­˜å‚¨å™¨å®šä¹‰å¿…é¡»ç”¨regç±»å‹ï¼Œå­˜å‚¨å™¨å­˜å‚¨å•å…ƒ8ä½é•¿åº¦ï¼Œï¿??100ä¸ªå­˜å‚¨å•ï¿??
    initial begin // åŠ è½½æ•°æ®åˆ°å­˜å‚¨å™¨romã€‚æ³¨æ„ï¼šå¿…é¡»ä½¿ç”¨ç»å¯¹è·¯å¾„ï¼Œå¦‚ï¼šE:/Xlinx/VivadoProject/ROM/ï¼ˆè‡ªå·±å®šï¿??
        $readmemh ("C:/Users/Administrator/Desktop/workplace/multiCycleCPU/RomData/data.txt", rom); // æ•°æ®æ–‡ä»¶rom_dataï¿??.coeï¿??.txtï¼‰ï¿½?ï¿½æœªæŒ‡å®šï¼Œå°±ï¿??0åœ°å€ï¿??å§‹å­˜æ”¾ï¿½??
    end
    always @(*) begin
        if (nrd == 0) begin// ï¿??0ï¼Œè¯»å­˜å‚¨å™¨ï¿½?ï¿½å¤§ç«¯æ•°æ®å­˜å‚¨æ¨¡ï¿??
            dataOut[31:24] = rom[addr];
            dataOut[23:16] = rom[addr+1];
            dataOut[15:8] = rom[addr+2];
            dataOut[7:0] = rom[addr+3];
        end else begin
            dataOut[31:0] = {32{1'bz}}; //TODO : maybe bug
        end
    end
endmodule