Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  5 09:38:23 2019
| Host         : DESKTOP-JHRPMB6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: button1_debounce_inst/button_clk_inst/tmp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: button2_debounce_inst/button_clk_inst/tmp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: button3_debounce_inst/button_clk_inst/tmp_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: button4_debounce_inst/button_clk_inst/tmp_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: segment_clk_divider_inst/tmp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 52 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.997        0.000                      0                  472        0.169        0.000                      0                  472        4.500        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.997        0.000                      0                  434        0.169        0.000                      0                  434        4.500        0.000                       0                   233  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              3.137        0.000                      0                   38        0.394        0.000                      0                   38  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 button2_debounce_inst/edge_detect/edge_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.062ns  (logic 1.538ns (50.236%)  route 1.524ns (49.764%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.707     5.310    button2_debounce_inst/edge_detect/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button2_debounce_inst/edge_detect/edge_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.419     5.729 r  button2_debounce_inst/edge_detect/edge_delayed_reg/Q
                         net (fo=6, routed)           0.992     6.721    button2_debounce_inst/edge_detect/edge_delayed_reg_0
    SLICE_X7Y76          LUT2 (Prop_lut2_I0_O)        0.296     7.017 r  button2_debounce_inst/edge_detect/sum_of_coins_inserted0_carry_i_5/O
                         net (fo=4, routed)           0.531     7.548    counter_inst/sum_of_coins_inserted_reg[3]_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  counter_inst/sum_of_coins_inserted0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.672    counter_inst/sum_of_coins_inserted0_carry_i_1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.048 r  counter_inst/sum_of_coins_inserted0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.048    counter_inst/sum_of_coins_inserted0_carry_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.371 r  counter_inst/sum_of_coins_inserted0_carry__0/O[1]
                         net (fo=1, routed)           0.000     8.371    counter_inst/sum_of_coins_inserted[5]
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.591    10.014    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.290    
                         clock uncertainty           -0.035    10.254    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)        0.114    10.368    counter_inst/sum_of_coins_inserted_reg[5]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  1.997    

Slack (MET) :             2.005ns  (required time - arrival time)
  Source:                 button2_debounce_inst/edge_detect/edge_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.054ns  (logic 1.530ns (50.106%)  route 1.524ns (49.894%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.707     5.310    button2_debounce_inst/edge_detect/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button2_debounce_inst/edge_detect/edge_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.419     5.729 r  button2_debounce_inst/edge_detect/edge_delayed_reg/Q
                         net (fo=6, routed)           0.992     6.721    button2_debounce_inst/edge_detect/edge_delayed_reg_0
    SLICE_X7Y76          LUT2 (Prop_lut2_I0_O)        0.296     7.017 r  button2_debounce_inst/edge_detect/sum_of_coins_inserted0_carry_i_5/O
                         net (fo=4, routed)           0.531     7.548    counter_inst/sum_of_coins_inserted_reg[3]_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  counter_inst/sum_of_coins_inserted0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.672    counter_inst/sum_of_coins_inserted0_carry_i_1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.048 r  counter_inst/sum_of_coins_inserted0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.048    counter_inst/sum_of_coins_inserted0_carry_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.363 r  counter_inst/sum_of_coins_inserted0_carry__0/O[3]
                         net (fo=1, routed)           0.000     8.363    counter_inst/sum_of_coins_inserted[7]
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.591    10.014    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.290    
                         clock uncertainty           -0.035    10.254    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)        0.114    10.368    counter_inst/sum_of_coins_inserted_reg[7]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -8.363    
  -------------------------------------------------------------------
                         slack                                  2.005    

Slack (MET) :             2.020ns  (required time - arrival time)
  Source:                 counter_inst/sum_of_coins_inserted_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_bcd_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.931ns  (logic 0.772ns (26.341%)  route 2.159ns (73.659%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns = ( 10.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.710    10.313    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.524    10.837 r  counter_inst/sum_of_coins_inserted_reg[4]/Q
                         net (fo=14, routed)          1.170    12.007    counter_inst/out[1]
    SLICE_X5Y76          LUT6 (Prop_lut6_I0_O)        0.124    12.131 f  counter_inst/sum_of_coins_inserted_bcd[4]_i_4/O
                         net (fo=4, routed)           0.989    13.119    counter_inst/sum_of_coins_inserted_bcd[4]_i_4_n_0
    SLICE_X4Y74          LUT6 (Prop_lut6_I2_O)        0.124    13.243 r  counter_inst/sum_of_coins_inserted_bcd[3]_i_1/O
                         net (fo=1, routed)           0.000    13.243    counter_inst/sum_of_coins_inserted_bcd[3]_i_1_n_0
    SLICE_X4Y74          FDRE                                         r  counter_inst/sum_of_coins_inserted_bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.586    15.009    counter_inst/clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  counter_inst/sum_of_coins_inserted_bcd_reg[3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)        0.031    15.263    counter_inst/sum_of_coins_inserted_bcd_reg[3]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -13.243    
  -------------------------------------------------------------------
                         slack                                  2.020    

Slack (MET) :             2.081ns  (required time - arrival time)
  Source:                 button2_debounce_inst/edge_detect/edge_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.978ns  (logic 1.454ns (48.832%)  route 1.524ns (51.168%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.707     5.310    button2_debounce_inst/edge_detect/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button2_debounce_inst/edge_detect/edge_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.419     5.729 r  button2_debounce_inst/edge_detect/edge_delayed_reg/Q
                         net (fo=6, routed)           0.992     6.721    button2_debounce_inst/edge_detect/edge_delayed_reg_0
    SLICE_X7Y76          LUT2 (Prop_lut2_I0_O)        0.296     7.017 r  button2_debounce_inst/edge_detect/sum_of_coins_inserted0_carry_i_5/O
                         net (fo=4, routed)           0.531     7.548    counter_inst/sum_of_coins_inserted_reg[3]_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  counter_inst/sum_of_coins_inserted0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.672    counter_inst/sum_of_coins_inserted0_carry_i_1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.048 r  counter_inst/sum_of_coins_inserted0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.048    counter_inst/sum_of_coins_inserted0_carry_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.287 r  counter_inst/sum_of_coins_inserted0_carry__0/O[2]
                         net (fo=1, routed)           0.000     8.287    counter_inst/sum_of_coins_inserted[6]
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.591    10.014    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.290    
                         clock uncertainty           -0.035    10.254    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)        0.114    10.368    counter_inst/sum_of_coins_inserted_reg[6]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -8.287    
  -------------------------------------------------------------------
                         slack                                  2.081    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 counter_inst/sum_of_coins_inserted_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/reached_goal_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.883ns  (logic 1.322ns (45.851%)  route 1.561ns (54.148%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.707    10.310    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.524    10.834 r  counter_inst/sum_of_coins_inserted_reg[3]/Q
                         net (fo=17, routed)          0.833    11.667    counter_inst/sum_of_coins_inserted_reg_n_0_[3]
    SLICE_X5Y77          LUT3 (Prop_lut3_I0_O)        0.124    11.791 r  counter_inst/reached_goal1_carry_i_7/O
                         net (fo=1, routed)           0.000    11.791    counter_inst/reached_goal1_carry_i_7_n_0
    SLICE_X5Y77          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.341 r  counter_inst/reached_goal1_carry/CO[3]
                         net (fo=1, routed)           0.728    13.069    counter_inst/reached_goal10_in
    SLICE_X4Y77          LUT4 (Prop_lut4_I0_O)        0.124    13.193 r  counter_inst/reached_goal_i_1/O
                         net (fo=1, routed)           0.000    13.193    counter_inst/reached_goal0
    SLICE_X4Y77          FDCE                                         r  counter_inst/reached_goal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    15.012    counter_inst/clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  counter_inst/reached_goal_reg/C
                         clock pessimism              0.276    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X4Y77          FDCE (Setup_fdce_C_D)        0.031    15.283    counter_inst/reached_goal_reg
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                         -13.193    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.101ns  (required time - arrival time)
  Source:                 button2_debounce_inst/edge_detect/edge_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 1.434ns (48.486%)  route 1.524ns (51.514%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.707     5.310    button2_debounce_inst/edge_detect/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button2_debounce_inst/edge_detect/edge_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.419     5.729 r  button2_debounce_inst/edge_detect/edge_delayed_reg/Q
                         net (fo=6, routed)           0.992     6.721    button2_debounce_inst/edge_detect/edge_delayed_reg_0
    SLICE_X7Y76          LUT2 (Prop_lut2_I0_O)        0.296     7.017 r  button2_debounce_inst/edge_detect/sum_of_coins_inserted0_carry_i_5/O
                         net (fo=4, routed)           0.531     7.548    counter_inst/sum_of_coins_inserted_reg[3]_0
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.672 r  counter_inst/sum_of_coins_inserted0_carry_i_1/O
                         net (fo=1, routed)           0.000     7.672    counter_inst/sum_of_coins_inserted0_carry_i_1_n_0
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.048 r  counter_inst/sum_of_coins_inserted0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.048    counter_inst/sum_of_coins_inserted0_carry_n_0
    SLICE_X6Y78          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.267 r  counter_inst/sum_of_coins_inserted0_carry__0/O[0]
                         net (fo=1, routed)           0.000     8.267    counter_inst/sum_of_coins_inserted[4]
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.591    10.014    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.290    
                         clock uncertainty           -0.035    10.254    
    SLICE_X6Y78          FDCE (Setup_fdce_C_D)        0.114    10.368    counter_inst/sum_of_coins_inserted_reg[4]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -8.267    
  -------------------------------------------------------------------
                         slack                                  2.101    

Slack (MET) :             2.105ns  (required time - arrival time)
  Source:                 counter_inst/sum_of_coins_inserted_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_bcd_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.564ns  (logic 0.678ns (26.441%)  route 1.886ns (73.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.313ns = ( 10.313 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.710    10.313    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y78          FDCE (Prop_fdce_C_Q)         0.524    10.837 r  counter_inst/sum_of_coins_inserted_reg[4]/Q
                         net (fo=14, routed)          1.357    12.193    counter_inst/out[1]
    SLICE_X4Y74          LUT5 (Prop_lut5_I1_O)        0.154    12.347 r  counter_inst/sum_of_coins_inserted_bcd[9]_i_2/O
                         net (fo=1, routed)           0.530    12.877    counter_inst/bcd1_out[7]
    SLICE_X4Y74          FDRE                                         r  counter_inst/sum_of_coins_inserted_bcd_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.586    15.009    counter_inst/clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  counter_inst/sum_of_coins_inserted_bcd_reg[9]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X4Y74          FDRE (Setup_fdre_C_D)       -0.250    14.982    counter_inst/sum_of_coins_inserted_bcd_reg[9]
  -------------------------------------------------------------------
                         required time                         14.982    
                         arrival time                         -12.877    
  -------------------------------------------------------------------
                         slack                                  2.105    

Slack (MET) :             2.191ns  (required time - arrival time)
  Source:                 counter_inst/sum_of_coins_inserted_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/change_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.810ns  (logic 1.514ns (53.876%)  route 1.296ns (46.124%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.707    10.310    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.524    10.834 r  counter_inst/sum_of_coins_inserted_reg[1]/Q
                         net (fo=9, routed)           1.287    12.121    counter_inst/out[0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.777 r  counter_inst/change0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.786    counter_inst/change0_carry_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.120 r  counter_inst/change0_carry__0/O[1]
                         net (fo=1, routed)           0.000    13.120    counter_inst/change[6]
    SLICE_X5Y75          FDRE                                         r  counter_inst/change_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.586    15.009    counter_inst/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  counter_inst/change_reg[6]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y75          FDRE (Setup_fdre_C_D)        0.062    15.311    counter_inst/change_reg[6]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -13.120    
  -------------------------------------------------------------------
                         slack                                  2.191    

Slack (MET) :             2.261ns  (required time - arrival time)
  Source:                 button2_debounce_inst/edge_detect/edge_delayed_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 1.482ns (53.012%)  route 1.314ns (46.988%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 10.012 - 5.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.707     5.310    button2_debounce_inst/edge_detect/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  button2_debounce_inst/edge_detect/edge_delayed_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.419     5.729 r  button2_debounce_inst/edge_detect/edge_delayed_reg/Q
                         net (fo=6, routed)           0.992     6.721    button2_debounce_inst/edge_detect/edge_delayed_reg_0
    SLICE_X7Y76          LUT2 (Prop_lut2_I0_O)        0.296     7.017 r  button2_debounce_inst/edge_detect/sum_of_coins_inserted0_carry_i_5/O
                         net (fo=4, routed)           0.321     7.338    button3_debounce_inst/edge_detect/sum_of_coins_inserted_reg[3]
    SLICE_X6Y77          LUT6 (Prop_lut6_I3_O)        0.124     7.462 r  button3_debounce_inst/edge_detect/sum_of_coins_inserted0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.462    counter_inst/S[0]
    SLICE_X6Y77          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.105 r  counter_inst/sum_of_coins_inserted0_carry/O[3]
                         net (fo=1, routed)           0.000     8.105    counter_inst/sum_of_coins_inserted[3]
    SLICE_X6Y77          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    10.012    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.288    
                         clock uncertainty           -0.035    10.252    
    SLICE_X6Y77          FDCE (Setup_fdce_C_D)        0.114    10.366    counter_inst/sum_of_coins_inserted_reg[3]
  -------------------------------------------------------------------
                         required time                         10.366    
                         arrival time                          -8.105    
  -------------------------------------------------------------------
                         slack                                  2.261    

Slack (MET) :             2.286ns  (required time - arrival time)
  Source:                 counter_inst/sum_of_coins_inserted_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/change_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        2.715ns  (logic 1.419ns (52.262%)  route 1.296ns (47.738%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 10.310 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.707    10.310    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDCE (Prop_fdce_C_Q)         0.524    10.834 r  counter_inst/sum_of_coins_inserted_reg[1]/Q
                         net (fo=9, routed)           1.287    12.121    counter_inst/out[0]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.777 r  counter_inst/change0_carry/CO[3]
                         net (fo=1, routed)           0.009    12.786    counter_inst/change0_carry_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.025 r  counter_inst/change0_carry__0/O[2]
                         net (fo=1, routed)           0.000    13.025    counter_inst/change[7]
    SLICE_X5Y75          FDRE                                         r  counter_inst/change_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.586    15.009    counter_inst/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  counter_inst/change_reg[7]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X5Y75          FDRE (Setup_fdre_C_D)        0.062    15.311    counter_inst/change_reg[7]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -13.025    
  -------------------------------------------------------------------
                         slack                                  2.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 counter_inst/change_bcd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_output_to_segments_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.336%)  route 0.112ns (37.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.590     1.509    counter_inst/clk_IBUF_BUFG
    SLICE_X4Y75          FDCE                                         r  counter_inst/change_bcd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  counter_inst/change_bcd_reg[0]/Q
                         net (fo=1, routed)           0.112     1.763    counter_inst/change_bcd_reg_n_0_[0]
    SLICE_X3Y75          LUT3 (Prop_lut3_I0_O)        0.045     1.808 r  counter_inst/o_output_to_segments[0]_i_1/O
                         net (fo=1, routed)           0.000     1.808    counter_inst/o_output_to_segments[0]_i_1_n_0
    SLICE_X3Y75          FDCE                                         r  counter_inst/o_output_to_segments_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     2.026    counter_inst/clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  counter_inst/o_output_to_segments_reg[0]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y75          FDCE (Hold_fdce_C_D)         0.092     1.638    counter_inst/o_output_to_segments_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 counter_inst/change_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/change_bcd_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.784%)  route 0.147ns (44.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.590     1.509    counter_inst/clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  counter_inst/change_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  counter_inst/change_reg[5]/Q
                         net (fo=7, routed)           0.147     1.798    counter_inst/change_reg_n_0_[5]
    SLICE_X6Y75          LUT6 (Prop_lut6_I4_O)        0.045     1.843 r  counter_inst/change_bcd[6]_i_1/O
                         net (fo=1, routed)           0.000     1.843    counter_inst/change_bcd[6]_i_1_n_0
    SLICE_X6Y75          FDCE                                         r  counter_inst/change_bcd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.858     2.023    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y75          FDCE                                         r  counter_inst/change_bcd_reg[6]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X6Y75          FDCE (Hold_fdce_C_D)         0.121     1.643    counter_inst/change_bcd_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 FSM_inst/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_inst/FSM_onehot_current_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.227ns (73.472%)  route 0.082ns (26.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.510    FSM_inst/clk_IBUF_BUFG
    SLICE_X7Y76          FDCE                                         r  FSM_inst/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDCE (Prop_fdce_C_Q)         0.128     1.638 r  FSM_inst/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.082     1.720    FSM_inst/FSM_onehot_current_state_reg[2]_0
    SLICE_X7Y76          LUT5 (Prop_lut5_I2_O)        0.099     1.819 r  FSM_inst/FSM_onehot_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.819    FSM_inst/FSM_onehot_current_state[0]_i_1_n_0
    SLICE_X7Y76          FDPE                                         r  FSM_inst/FSM_onehot_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.859     2.024    FSM_inst/clk_IBUF_BUFG
    SLICE_X7Y76          FDPE                                         r  FSM_inst/FSM_onehot_current_state_reg[0]/C
                         clock pessimism             -0.513     1.510    
    SLICE_X7Y76          FDPE (Hold_fdpe_C_D)         0.092     1.602    FSM_inst/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 counter_inst/sum_of_coins_inserted_bcd_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_output_to_segments_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.188ns (48.447%)  route 0.200ns (51.553%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.510    counter_inst/clk_IBUF_BUFG
    SLICE_X4Y76          FDRE                                         r  counter_inst/sum_of_coins_inserted_bcd_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y76          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  counter_inst/sum_of_coins_inserted_bcd_reg[6]/Q
                         net (fo=1, routed)           0.200     1.851    counter_inst/sum_of_coins_inserted_bcd[6]
    SLICE_X2Y75          LUT3 (Prop_lut3_I2_O)        0.047     1.898 r  counter_inst/o_output_to_segments[7]_i_1/O
                         net (fo=1, routed)           0.000     1.898    counter_inst/o_output_to_segments[7]_i_1_n_0
    SLICE_X2Y75          FDCE                                         r  counter_inst/o_output_to_segments_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     2.026    counter_inst/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  counter_inst/o_output_to_segments_reg[7]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y75          FDCE (Hold_fdce_C_D)         0.131     1.677    counter_inst/o_output_to_segments_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 FSM_inst/o_cola_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_inst/o_cola_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.953%)  route 0.130ns (41.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.593     1.512    FSM_inst/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  FSM_inst/o_cola_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  FSM_inst/o_cola_reg/Q
                         net (fo=16, routed)          0.130     1.783    button1_debounce_inst/edge_detect/cola
    SLICE_X7Y77          LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  button1_debounce_inst/edge_detect/o_cola_i_1/O
                         net (fo=1, routed)           0.000     1.828    FSM_inst/o_cola_reg_3
    SLICE_X7Y77          FDRE                                         r  FSM_inst/o_cola_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     2.026    FSM_inst/clk_IBUF_BUFG
    SLICE_X7Y77          FDRE                                         r  FSM_inst/o_cola_reg/C
                         clock pessimism             -0.513     1.512    
    SLICE_X7Y77          FDRE (Hold_fdre_C_D)         0.091     1.603    FSM_inst/o_cola_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 FSM_inst/FSM_onehot_current_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_inst/o_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.603%)  route 0.174ns (48.397%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.510    FSM_inst/clk_IBUF_BUFG
    SLICE_X7Y76          FDPE                                         r  FSM_inst/FSM_onehot_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDPE (Prop_fdpe_C_Q)         0.141     1.651 f  FSM_inst/FSM_onehot_current_state_reg[0]/Q
                         net (fo=7, routed)           0.174     1.826    FSM_inst/FSM_onehot_current_state_reg[0]_0
    SLICE_X6Y76          LUT4 (Prop_lut4_I2_O)        0.045     1.871 r  FSM_inst/o_done_i_1/O
                         net (fo=1, routed)           0.000     1.871    FSM_inst/o_done_i_1_n_0
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.859     2.024    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
                         clock pessimism             -0.500     1.523    
    SLICE_X6Y76          FDRE (Hold_fdre_C_D)         0.120     1.643    FSM_inst/o_done_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 counter_inst/change_bcd_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_output_to_segments_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.189ns (50.623%)  route 0.184ns (49.377%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.590     1.509    counter_inst/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  counter_inst/change_bcd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDCE (Prop_fdce_C_Q)         0.141     1.650 r  counter_inst/change_bcd_reg[7]/Q
                         net (fo=1, routed)           0.184     1.835    counter_inst/change_bcd_reg_n_0_[7]
    SLICE_X3Y75          LUT3 (Prop_lut3_I0_O)        0.048     1.883 r  counter_inst/o_output_to_segments[8]_i_1/O
                         net (fo=1, routed)           0.000     1.883    counter_inst/o_output_to_segments[8]_i_1_n_0
    SLICE_X3Y75          FDCE                                         r  counter_inst/o_output_to_segments_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     2.026    counter_inst/clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  counter_inst/o_output_to_segments_reg[8]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y75          FDCE (Hold_fdce_C_D)         0.107     1.653    counter_inst/o_output_to_segments_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 counter_inst/sum_of_coins_inserted_bcd_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_output_to_segments_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.464%)  route 0.156ns (45.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.590     1.509    counter_inst/clk_IBUF_BUFG
    SLICE_X4Y74          FDRE                                         r  counter_inst/sum_of_coins_inserted_bcd_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  counter_inst/sum_of_coins_inserted_bcd_reg[2]/Q
                         net (fo=1, routed)           0.156     1.806    counter_inst/sum_of_coins_inserted_bcd[2]
    SLICE_X4Y73          LUT3 (Prop_lut3_I2_O)        0.045     1.851 r  counter_inst/o_output_to_segments[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    counter_inst/o_output_to_segments[2]_i_1_n_0
    SLICE_X4Y73          FDPE                                         r  counter_inst/o_output_to_segments_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.859     2.024    counter_inst/clk_IBUF_BUFG
    SLICE_X4Y73          FDPE                                         r  counter_inst/o_output_to_segments_reg[2]/C
                         clock pessimism             -0.500     1.523    
    SLICE_X4Y73          FDPE (Hold_fdpe_C_D)         0.092     1.615    counter_inst/o_output_to_segments_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 counter_inst/change_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/change_bcd_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.316%)  route 0.176ns (48.684%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.590     1.509    counter_inst/clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  counter_inst/change_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  counter_inst/change_reg[3]/Q
                         net (fo=7, routed)           0.176     1.827    counter_inst/change_reg_n_0_[3]
    SLICE_X7Y75          LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  counter_inst/change_bcd[7]_i_2/O
                         net (fo=1, routed)           0.000     1.872    counter_inst/change_bcd[7]_i_2_n_0
    SLICE_X7Y75          FDCE                                         r  counter_inst/change_bcd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.858     2.023    counter_inst/clk_IBUF_BUFG
    SLICE_X7Y75          FDCE                                         r  counter_inst/change_bcd_reg[7]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X7Y75          FDCE (Hold_fdce_C_D)         0.092     1.635    counter_inst/change_bcd_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_inst/price_of_drink_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/price_of_drink_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.593     1.512    counter_inst/clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  counter_inst/price_of_drink_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDCE (Prop_fdce_C_Q)         0.141     1.653 r  counter_inst/price_of_drink_reg[4]/Q
                         net (fo=4, routed)           0.143     1.796    counter_inst/price_of_drink[4]
    SLICE_X4Y77          LUT3 (Prop_lut3_I2_O)        0.045     1.841 r  counter_inst/price_of_drink[4]_i_1/O
                         net (fo=1, routed)           0.000     1.841    counter_inst/price_of_drink[4]_i_1_n_0
    SLICE_X4Y77          FDCE                                         r  counter_inst/price_of_drink_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     2.026    counter_inst/clk_IBUF_BUFG
    SLICE_X4Y77          FDCE                                         r  counter_inst/price_of_drink_reg[4]/C
                         clock pessimism             -0.513     1.512    
    SLICE_X4Y77          FDCE (Hold_fdce_C_D)         0.092     1.604    counter_inst/price_of_drink_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X7Y76     FSM_inst/FSM_onehot_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y76     FSM_inst/FSM_onehot_current_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X7Y76     FSM_inst/FSM_onehot_current_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y77     FSM_inst/o_cola_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y76     FSM_inst/o_done_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y77     FSM_inst/o_enable_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y83     button1_debounce_inst/button_clk_inst/count_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y83     button1_debounce_inst/button_clk_inst/count_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y79     button1_debounce_inst/button_clk_inst/count_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     FSM_inst/FSM_onehot_current_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     FSM_inst/FSM_onehot_current_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X7Y76     FSM_inst/FSM_onehot_current_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     FSM_inst/o_done_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     counter_inst/sum_of_coins_inserted_bcd_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y76     counter_inst/sum_of_coins_inserted_bcd_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     counter_inst/sum_of_coins_inserted_bcd_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y76     counter_inst/sum_of_coins_inserted_bcd_reg[7]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     counter_inst/o_output_to_segments_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y73     counter_inst/o_output_to_segments_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     button1_debounce_inst/button_clk_inst/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     button1_debounce_inst/button_clk_inst/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y83     button1_debounce_inst/button_clk_inst/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     button1_debounce_inst/button_clk_inst/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     button1_debounce_inst/button_clk_inst/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     button1_debounce_inst/button_clk_inst/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y84     button1_debounce_inst/button_clk_inst/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     button2_debounce_inst/button_clk_inst/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     button2_debounce_inst/button_clk_inst/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y83     button2_debounce_inst/button_clk_inst/count_reg[15]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.137ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.647%)  route 0.977ns (65.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.706     5.309    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.977     6.804    counter_inst/clear
    SLICE_X6Y78          FDCE                                         f  counter_inst/sum_of_coins_inserted_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.591    10.014    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.290    
                         clock uncertainty           -0.035    10.254    
    SLICE_X6Y78          FDCE (Recov_fdce_C_CLR)     -0.314     9.940    counter_inst/sum_of_coins_inserted_reg[4]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.647%)  route 0.977ns (65.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.706     5.309    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.977     6.804    counter_inst/clear
    SLICE_X6Y78          FDCE                                         f  counter_inst/sum_of_coins_inserted_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.591    10.014    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.290    
                         clock uncertainty           -0.035    10.254    
    SLICE_X6Y78          FDCE (Recov_fdce_C_CLR)     -0.314     9.940    counter_inst/sum_of_coins_inserted_reg[5]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.647%)  route 0.977ns (65.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.706     5.309    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.977     6.804    counter_inst/clear
    SLICE_X6Y78          FDCE                                         f  counter_inst/sum_of_coins_inserted_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.591    10.014    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.290    
                         clock uncertainty           -0.035    10.254    
    SLICE_X6Y78          FDCE (Recov_fdce_C_CLR)     -0.314     9.940    counter_inst/sum_of_coins_inserted_reg[6]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.137ns  (required time - arrival time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.495ns  (logic 0.518ns (34.647%)  route 0.977ns (65.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 10.014 - 5.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.706     5.309    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.977     6.804    counter_inst/clear
    SLICE_X6Y78          FDCE                                         f  counter_inst/sum_of_coins_inserted_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.591    10.014    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y78          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.290    
                         clock uncertainty           -0.035    10.254    
    SLICE_X6Y78          FDCE (Recov_fdce_C_CLR)     -0.314     9.940    counter_inst/sum_of_coins_inserted_reg[7]
  -------------------------------------------------------------------
                         required time                          9.940    
                         arrival time                          -6.804    
  -------------------------------------------------------------------
                         slack                                  3.137    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.518ns (37.939%)  route 0.847ns (62.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 10.012 - 5.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.706     5.309    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.847     6.674    counter_inst/clear
    SLICE_X6Y77          FDCE                                         f  counter_inst/sum_of_coins_inserted_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    10.012    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.288    
                         clock uncertainty           -0.035    10.252    
    SLICE_X6Y77          FDCE (Recov_fdce_C_CLR)     -0.314     9.938    counter_inst/sum_of_coins_inserted_reg[0]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.518ns (37.939%)  route 0.847ns (62.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 10.012 - 5.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.706     5.309    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.847     6.674    counter_inst/clear
    SLICE_X6Y77          FDCE                                         f  counter_inst/sum_of_coins_inserted_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    10.012    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.288    
                         clock uncertainty           -0.035    10.252    
    SLICE_X6Y77          FDCE (Recov_fdce_C_CLR)     -0.314     9.938    counter_inst/sum_of_coins_inserted_reg[1]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.518ns (37.939%)  route 0.847ns (62.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 10.012 - 5.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.706     5.309    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.847     6.674    counter_inst/clear
    SLICE_X6Y77          FDCE                                         f  counter_inst/sum_of_coins_inserted_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    10.012    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.288    
                         clock uncertainty           -0.035    10.252    
    SLICE_X6Y77          FDCE (Recov_fdce_C_CLR)     -0.314     9.938    counter_inst/sum_of_coins_inserted_reg[2]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/sum_of_coins_inserted_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.518ns (37.939%)  route 0.847ns (62.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 10.012 - 5.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.706     5.309    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.847     6.674    counter_inst/clear
    SLICE_X6Y77          FDCE                                         f  counter_inst/sum_of_coins_inserted_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.589    10.012    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y77          FDCE                                         r  counter_inst/sum_of_coins_inserted_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.276    10.288    
                         clock uncertainty           -0.035    10.252    
    SLICE_X6Y77          FDCE (Recov_fdce_C_CLR)     -0.314     9.938    counter_inst/sum_of_coins_inserted_reg[3]
  -------------------------------------------------------------------
                         required time                          9.938    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             7.661ns  (required time - arrival time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_give_juice_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.518ns (27.816%)  route 1.344ns (72.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.706     5.309    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          1.344     7.171    counter_inst/clear
    SLICE_X0Y77          FDCE                                         f  counter_inst/o_give_juice_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.591    15.014    counter_inst/clk_IBUF_BUFG
    SLICE_X0Y77          FDCE                                         r  counter_inst/o_give_juice_reg/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y77          FDCE (Recov_fdce_C_CLR)     -0.405    14.832    counter_inst/o_give_juice_reg
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                          -7.171    
  -------------------------------------------------------------------
                         slack                                  7.661    

Slack (MET) :             7.705ns  (required time - arrival time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/change_bcd_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.518ns (28.290%)  route 1.313ns (71.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.706     5.309    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.518     5.827 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          1.313     7.140    counter_inst/clear
    SLICE_X4Y75          FDCE                                         f  counter_inst/change_bcd_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         1.586    15.009    counter_inst/clk_IBUF_BUFG
    SLICE_X4Y75          FDCE                                         r  counter_inst/change_bcd_reg[0]/C
                         clock pessimism              0.276    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y75          FDCE (Recov_fdce_C_CLR)     -0.405    14.844    counter_inst/change_bcd_reg[0]
  -------------------------------------------------------------------
                         required time                         14.844    
                         arrival time                          -7.140    
  -------------------------------------------------------------------
                         slack                                  7.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_give_cola_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.078%)  route 0.200ns (54.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.510    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.200     1.874    counter_inst/clear
    SLICE_X2Y76          FDCE                                         f  counter_inst/o_give_cola_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.862     2.027    counter_inst/clk_IBUF_BUFG
    SLICE_X2Y76          FDCE                                         r  counter_inst/o_give_cola_reg/C
                         clock pessimism             -0.479     1.547    
    SLICE_X2Y76          FDCE (Remov_fdce_C_CLR)     -0.067     1.480    counter_inst/o_give_cola_reg
  -------------------------------------------------------------------
                         required time                         -1.480    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_output_to_segments_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.326%)  route 0.243ns (59.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.510    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.243     1.917    counter_inst/clear
    SLICE_X6Y74          FDCE                                         f  counter_inst/o_output_to_segments_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.858     2.023    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  counter_inst/o_output_to_segments_reg[11]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     1.476    counter_inst/o_output_to_segments_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_output_to_segments_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.164ns (40.326%)  route 0.243ns (59.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.510    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.243     1.917    counter_inst/clear
    SLICE_X6Y74          FDCE                                         f  counter_inst/o_output_to_segments_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.858     2.023    counter_inst/clk_IBUF_BUFG
    SLICE_X6Y74          FDCE                                         r  counter_inst/o_output_to_segments_reg[6]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X6Y74          FDCE (Remov_fdce_C_CLR)     -0.067     1.476    counter_inst/o_output_to_segments_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.476    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_output_to_segments_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.887%)  route 0.281ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.510    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.281     1.955    counter_inst/clear
    SLICE_X2Y75          FDCE                                         f  counter_inst/o_output_to_segments_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     2.026    counter_inst/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  counter_inst/o_output_to_segments_reg[27]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y75          FDCE (Remov_fdce_C_CLR)     -0.067     1.479    counter_inst/o_output_to_segments_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_output_to_segments_reg[28]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.887%)  route 0.281ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.510    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.281     1.955    counter_inst/clear
    SLICE_X2Y75          FDCE                                         f  counter_inst/o_output_to_segments_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     2.026    counter_inst/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  counter_inst/o_output_to_segments_reg[28]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y75          FDCE (Remov_fdce_C_CLR)     -0.067     1.479    counter_inst/o_output_to_segments_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_output_to_segments_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.887%)  route 0.281ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.510    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.281     1.955    counter_inst/clear
    SLICE_X2Y75          FDCE                                         f  counter_inst/o_output_to_segments_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     2.026    counter_inst/clk_IBUF_BUFG
    SLICE_X2Y75          FDCE                                         r  counter_inst/o_output_to_segments_reg[7]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X2Y75          FDCE (Remov_fdce_C_CLR)     -0.067     1.479    counter_inst/o_output_to_segments_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.479    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_output_to_segments_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.887%)  route 0.281ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.510    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.281     1.955    counter_inst/clear
    SLICE_X3Y75          FDCE                                         f  counter_inst/o_output_to_segments_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     2.026    counter_inst/clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  counter_inst/o_output_to_segments_reg[0]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.454    counter_inst/o_output_to_segments_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_output_to_segments_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.887%)  route 0.281ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.510    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.281     1.955    counter_inst/clear
    SLICE_X3Y75          FDCE                                         f  counter_inst/o_output_to_segments_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     2.026    counter_inst/clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  counter_inst/o_output_to_segments_reg[1]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.454    counter_inst/o_output_to_segments_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_output_to_segments_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.887%)  route 0.281ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.510    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.281     1.955    counter_inst/clear
    SLICE_X3Y75          FDCE                                         f  counter_inst/o_output_to_segments_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     2.026    counter_inst/clk_IBUF_BUFG
    SLICE_X3Y75          FDCE                                         r  counter_inst/o_output_to_segments_reg[8]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y75          FDCE (Remov_fdce_C_CLR)     -0.092     1.454    counter_inst/o_output_to_segments_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 FSM_inst/o_done_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_inst/o_output_to_segments_reg[26]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.887%)  route 0.281ns (63.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.591     1.510    FSM_inst/clk_IBUF_BUFG
    SLICE_X6Y76          FDRE                                         r  FSM_inst/o_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  FSM_inst/o_done_reg/Q
                         net (fo=41, routed)          0.281     1.955    counter_inst/clear
    SLICE_X3Y75          FDPE                                         f  counter_inst/o_output_to_segments_reg[26]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=232, routed)         0.861     2.026    counter_inst/clk_IBUF_BUFG
    SLICE_X3Y75          FDPE                                         r  counter_inst/o_output_to_segments_reg[26]/C
                         clock pessimism             -0.479     1.546    
    SLICE_X3Y75          FDPE (Remov_fdpe_C_PRE)     -0.095     1.451    counter_inst/o_output_to_segments_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.955    
  -------------------------------------------------------------------
                         slack                                  0.504    





