Source Block: hdl/library/util_mii_to_rmii/mac_phy_link.v@127:143@HdlStmProcess
        reg_count <= reg_count + 1;
      end
    end
  end

  always @(posedge ref_clk) begin
    if (!reset_n) begin
      tx_dibit_d <= 1'b0;
    end else begin
      tx_dibit_d <= tx_dibit;
    end
  end

  assign dibit_sample = RATE_10_100 ? (reg_count_w == 5'b01001 ? 1'b1 : 1'b0) : rising_tx_clk_r1;
  assign num_w = num_r + 1;
  assign mii_tx_clk = mii_tx_clk_10_100_r;
  assign reg_count_w = reg_count;

Diff Content:
- 132   always @(posedge ref_clk) begin
- 133     if (!reset_n) begin
- 134       tx_dibit_d <= 1'b0;
- 135     end else begin
- 136       tx_dibit_d <= tx_dibit;
- 137     end
- 138   end

Clone Blocks:
