{
    "code": "module TopModule (\n  input logic clk,       // Clock signal, positive edge-triggered\n  input logic areset,    // Asynchronous active-high reset\n  input logic x,         // Input signal for the FSM\n  output logic z         // Output signal, determined by the FSM state transition\n);\n\n  typedef enum logic [1:0] {\n    STATE_A = 2'b01,\n    STATE_B = 2'b10\n  } state_t;\n\n  state_t current_state, next_state;\n\n  // State transition and output logic\n  always_ff @(posedge clk or posedge areset) begin\n    if (areset) begin\n      current_state <= STATE_A;\n      z <= 1'b0;\n    end else begin\n      current_state <= next_state;\n    end\n  end\n\n  always_comb begin\n    case (current_state)\n      STATE_A: begin\n        if (x) begin\n          next_state = STATE_B;\n          z = 1'b1;\n        end else begin\n          next_state = STATE_A;\n          z = 1'b0;\n        end\n      end\n      STATE_B: begin\n        if (x) begin\n          next_state = STATE_B;\n          z = 1'b0;\n        end else begin\n          next_state = STATE_B;\n          z = 1'b1;\n        end\n      end\n      default: begin\n        next_state = STATE_A;\n        z = 1'b0;\n      end\n    endcase\n  end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}