

================================================================
== Vitis HLS Report for 'DW_conv_2'
================================================================
* Date:           Mon Oct 23 13:28:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj_kernel_EMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  36.500 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DW_conv_2_Pipeline_In_Channel_fu_340  |DW_conv_2_Pipeline_In_Channel  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- Out_Row_Kernel_Row_Kernel_Col  |        ?|        ?|         ?|          -|          -|  112896|        no|
        | + Output_Channel                |        ?|        ?|         ?|          -|          -|      24|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|     1121|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     11|     3025|     3137|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      560|     -|
|Register             |        -|      -|      833|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     11|     3858|     4818|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|       ~0|        1|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_DW_conv_2_Pipeline_In_Channel_fu_340  |DW_conv_2_Pipeline_In_Channel   |        0|   9|  3025|  2911|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U19        |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|     0|   226|    0|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                     |                                |        0|  11|  3025|  3137|    0|
    +------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln37_1_fu_573_p2                  |         +|   0|  0|  14|           7|           1|
    |add_ln37_fu_547_p2                    |         +|   0|  0|  24|          17|           1|
    |add_ln40_1_fu_1166_p2                 |         +|   0|  0|  18|          11|           1|
    |add_ln40_fu_739_p2                    |         +|   0|  0|  14|           7|           1|
    |add_ln44_1_fu_1153_p2                 |         +|   0|  0|  12|           4|           1|
    |add_ln44_fu_869_p2                    |         +|   0|  0|   9|           2|           1|
    |add_ln47_fu_1148_p2                   |         +|   0|  0|   9|           2|           1|
    |add_ln52_1_fu_993_p2                  |         +|   0|  0|   9|           2|           2|
    |add_ln52_fu_1003_p2                   |         +|   0|  0|  16|           9|           9|
    |add_ln55_1_fu_1050_p2                 |         +|   0|  0|  26|          19|          14|
    |add_ln55_fu_1044_p2                   |         +|   0|  0|  17|          10|           5|
    |add_ln57_fu_1089_p2                   |         +|   0|  0|  27|          20|          20|
    |add_ln62_fu_1033_p2                   |         +|   0|  0|  24|          17|          17|
    |add_ln63_1_fu_1138_p2                 |         +|   0|  0|  17|          11|          11|
    |add_ln63_fu_1133_p2                   |         +|   0|  0|  17|          11|          11|
    |add_ln70_fu_1247_p2                   |         +|   0|  0|  71|          64|          64|
    |add_ln71_1_fu_1303_p2                 |         +|   0|  0|  12|           5|           4|
    |add_ln71_fu_1062_p2                   |         +|   0|  0|  12|           5|           1|
    |add_ln72_fu_1322_p2                   |         +|   0|  0|  39|          32|           1|
    |empty_228_fu_491_p2                   |         +|   0|  0|  16|           9|           9|
    |empty_232_fu_1122_p2                  |         +|   0|  0|  71|          64|          64|
    |p_mid134_fu_787_p2                    |         +|   0|  0|  16|           9|           2|
    |p_mid194_fu_653_p2                    |         +|   0|  0|  16|           9|           2|
    |p_mid1_fu_903_p2                      |         +|   0|  0|  16|           9|           9|
    |tmp_fu_481_p2                         |         +|   0|  0|   9|           2|           2|
    |empty_227_fu_451_p2                   |         -|   0|  0|  22|          15|          15|
    |empty_229_fu_509_p2                   |         -|   0|  0|  12|           5|           5|
    |empty_230_fu_535_p2                   |         -|   0|  0|  24|          17|          17|
    |p_mid1114_fu_687_p2                   |         -|   0|  0|  24|          17|          17|
    |p_mid113_fu_929_p2                    |         -|   0|  0|  12|           5|           5|
    |p_mid115_fu_967_p2                    |         -|   0|  0|  24|          17|          17|
    |p_mid154_fu_829_p2                    |         -|   0|  0|  24|          17|          17|
    |p_mid174_fu_603_p2                    |         -|   0|  0|  22|          15|          15|
    |sub_ln60_fu_1100_p2                   |         -|   0|  0|  39|          32|          32|
    |and_ln37_1_fu_725_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln37_fu_713_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln51_fu_855_p2                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state40                      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op249_writeresp_state20  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op251_writeresp_state20  |       and|   0|  0|   2|           1|           1|
    |icmp_ln37_fu_541_p2                   |      icmp|   0|  0|  13|          17|          16|
    |icmp_ln40_fu_559_p2                   |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln44_fu_719_p2                   |      icmp|   0|  0|   9|           4|           4|
    |icmp_ln47_fu_707_p2                   |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln55_fu_1056_p2                  |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln60_fu_1127_p2                  |      icmp|   0|  0|  20|          32|           2|
    |icmp_ln71_1_fu_1298_p2                |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln71_fu_1316_p2                  |      icmp|   0|  0|   9|           5|           1|
    |tobool87_not_0_fu_1023_p2             |      icmp|   0|  0|  20|          32|           1|
    |ap_block_state14_io                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state20                      |        or|   0|  0|   2|           1|           1|
    |ap_block_state26_io                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state33                      |        or|   0|  0|   2|           1|           1|
    |or_ln44_1_fu_881_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln44_fu_875_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln51_1_fu_849_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln51_fu_745_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln52_fu_1009_p2                    |        or|   0|  0|   9|           9|           9|
    |select_ln37_1_fu_609_p3               |    select|   0|  0|  15|           1|          15|
    |select_ln37_2_fu_633_p3               |    select|   0|  0|   8|           1|           8|
    |select_ln37_3_fu_645_p3               |    select|   0|  0|   8|           1|           1|
    |select_ln37_4_fu_659_p3               |    select|   0|  0|   9|           1|           9|
    |select_ln37_5_fu_693_p3               |    select|   0|  0|  17|           1|          17|
    |select_ln37_6_fu_731_p3               |    select|   0|  0|   7|           1|           7|
    |select_ln37_fu_565_p3                 |    select|   0|  0|   7|           1|           1|
    |select_ln40_1_fu_1172_p3              |    select|   0|  0|  11|           1|           1|
    |select_ln40_fu_861_p3                 |    select|   0|  0|   7|           1|           7|
    |select_ln44_1_fu_909_p3               |    select|   0|  0|   9|           1|           9|
    |select_ln44_2_fu_935_p3               |    select|   0|  0|   5|           1|           5|
    |select_ln44_3_fu_973_p3               |    select|   0|  0|  17|           1|          17|
    |select_ln44_4_fu_981_p3               |    select|   0|  0|   2|           1|           2|
    |select_ln44_5_fu_1159_p3              |    select|   0|  0|   4|           1|           1|
    |select_ln44_fu_887_p3                 |    select|   0|  0|   2|           1|           1|
    |select_ln51_1_fu_759_p3               |    select|   0|  0|  32|           1|           1|
    |select_ln51_2_fu_775_p3               |    select|   0|  0|   8|           1|           8|
    |select_ln51_3_fu_793_p3               |    select|   0|  0|   9|           1|           9|
    |select_ln51_4_fu_801_p3               |    select|   0|  0|   5|           1|           1|
    |select_ln51_5_fu_835_p3               |    select|   0|  0|  17|           1|          17|
    |select_ln51_fu_751_p3                 |    select|   0|  0|   2|           1|           1|
    |select_ln71_1_fu_1309_p3              |    select|   0|  0|   5|           1|           5|
    |select_ln71_fu_1328_p3                |    select|   0|  0|  32|           1|          32|
    |xor_ln37_fu_701_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln51_fu_843_p2                    |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0|1121|         658|         642|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  181|         41|    1|         41|
    |biasFlag_2_0_fu_166       |   14|          3|   32|         96|
    |col_0_fu_182              |    9|          2|    7|         14|
    |gmem1_blk_n_AR            |    9|          2|    1|          2|
    |gmem1_blk_n_AW            |    9|          2|    1|          2|
    |gmem1_blk_n_B             |    9|          2|    1|          2|
    |gmem1_blk_n_R             |    9|          2|    1|          2|
    |gmem1_blk_n_W             |    9|          2|    1|          2|
    |gmem_blk_n_AR             |    9|          2|    1|          2|
    |gmem_blk_n_R              |    9|          2|    1|          2|
    |groupIndex_0_reg_306      |    9|          2|   32|         64|
    |indvar_flatten122_fu_194  |    9|          2|   17|         34|
    |indvar_flatten58_fu_186   |    9|          2|   11|         22|
    |indvar_flatten_fu_178     |    9|          2|    4|          8|
    |kernel_row_0_fu_174       |    9|          2|    2|          4|
    |m_axi_gmem0_ARVALID       |    9|          2|    1|          2|
    |m_axi_gmem0_RREADY        |    9|          2|    1|          2|
    |m_axi_gmem1_ARADDR        |   14|          3|   64|        192|
    |m_axi_gmem1_AWADDR        |   14|          3|   64|        192|
    |m_axi_gmem1_WDATA         |   20|          4|   32|        128|
    |m_axi_gmem_ARADDR         |   14|          3|   64|        192|
    |m_axi_gmem_ARBURST        |    9|          2|    2|          4|
    |m_axi_gmem_ARCACHE        |    9|          2|    4|          8|
    |m_axi_gmem_ARID           |    9|          2|    1|          2|
    |m_axi_gmem_ARLEN          |   14|          3|   32|         96|
    |m_axi_gmem_ARLOCK         |    9|          2|    2|          4|
    |m_axi_gmem_ARPROT         |    9|          2|    3|          6|
    |m_axi_gmem_ARQOS          |    9|          2|    4|          8|
    |m_axi_gmem_ARREGION       |    9|          2|    4|          8|
    |m_axi_gmem_ARSIZE         |    9|          2|    3|          6|
    |m_axi_gmem_ARUSER         |    9|          2|    1|          2|
    |m_axi_gmem_ARVALID        |   14|          3|    1|          3|
    |m_axi_gmem_RREADY         |   14|          3|    1|          3|
    |phi_ln51_fu_170           |    9|          2|    2|          4|
    |phi_ln71_reg_294          |    9|          2|    5|         10|
    |phi_mul139_reg_329        |    9|          2|   10|         20|
    |phi_mul_reg_318           |    9|          2|   19|         38|
    |row_0_fu_190              |    9|          2|    7|         14|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  560|        124|  440|       1241|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |add2_reg_1582                                          |  32|   0|   32|          0|
    |add8124_0_loc_fu_202                                   |  32|   0|   32|          0|
    |add_ln37_reg_1428                                      |  17|   0|   17|          0|
    |add_ln55_1_reg_1497                                    |  19|   0|   19|          0|
    |add_ln55_reg_1492                                      |  10|   0|   10|          0|
    |add_ln62_reg_1487                                      |  17|   0|   17|          0|
    |add_ln63_1_reg_1526                                    |  11|   0|   11|          0|
    |add_ln71_reg_1505                                      |   5|   0|    5|          0|
    |add_loc_fu_198                                         |  32|   0|   32|          0|
    |ap_CS_fsm                                              |  40|   0|   40|          0|
    |biasFlag_2_0_fu_166                                    |  32|   0|   32|          0|
    |bitcast_ln64_reg_1544                                  |  32|   0|   32|          0|
    |col_0_fu_182                                           |   7|   0|    7|          0|
    |empty_232_reg_1517                                     |  64|   0|   64|          0|
    |gmem1_addr_2_read_reg_1577                             |  32|   0|   32|          0|
    |gmem1_addr_2_reg_1565                                  |  64|   0|   64|          0|
    |gmem1_addr_read_reg_1539                               |  32|   0|   32|          0|
    |gmem1_addr_reg_1531                                    |  64|   0|   64|          0|
    |gmem_addr_read_reg_1572                                |  32|   0|   32|          0|
    |gmem_addr_reg_1559                                     |  64|   0|   64|          0|
    |groupIndex_0_reg_306                                   |  32|   0|   32|          0|
    |grp_DW_conv_2_Pipeline_In_Channel_fu_340_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln40_reg_1433                                     |   1|   0|    1|          0|
    |icmp_ln60_reg_1522                                     |   1|   0|    1|          0|
    |indvar_flatten122_fu_194                               |  17|   0|   17|          0|
    |indvar_flatten58_fu_186                                |  11|   0|   11|          0|
    |indvar_flatten_fu_178                                  |   4|   0|    4|          0|
    |kernel_row_0_fu_174                                    |   2|   0|    2|          0|
    |or_ln51_reg_1448                                       |   1|   0|    1|          0|
    |phi_ln51_fu_170                                        |   2|   0|    2|          0|
    |phi_ln71_reg_294                                       |   5|   0|    5|          0|
    |phi_mul139_reg_329                                     |  10|   0|   10|          0|
    |phi_mul_reg_318                                        |  19|   0|   19|          0|
    |row_0_fu_190                                           |   7|   0|    7|          0|
    |select_ln37_6_reg_1443                                 |   7|   0|    7|          0|
    |select_ln40_reg_1453                                   |   7|   0|    7|          0|
    |select_ln44_2_cast_reg_1464                            |  11|   0|   11|          0|
    |select_ln44_4_reg_1469                                 |   2|   0|    2|          0|
    |select_ln44_reg_1459                                   |   2|   0|    2|          0|
    |sext_ln37_reg_1438                                     |  16|   0|   20|          4|
    |sub_ln60_reg_1512                                      |  32|   0|   32|          0|
    |targetBlock_reg_1549                                   |   1|   0|    1|          0|
    |tmp_3_reg_1479                                         |   1|   0|    1|          0|
    |tobool87_not_0_reg_1483                                |   1|   0|    1|          0|
    |zext_ln47_reg_1474                                     |   2|   0|   11|          9|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 833|   0|  846|         13|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|     DW_conv.2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|     DW_conv.2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|     DW_conv.2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|     DW_conv.2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|     DW_conv.2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|     DW_conv.2|  return value|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|         gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|         gmem0|       pointer|
|in_r                  |   in|   64|     ap_none|          in_r|        scalar|
|m_axi_gmem_AWVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR     |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE     |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT     |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR     |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN      |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE     |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT     |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS      |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA      |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RFIFONUM   |   in|    9|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP      |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP      |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID        |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER      |   in|    1|       m_axi|          gmem|       pointer|
|kernel                |   in|   64|     ap_none|        kernel|        scalar|
|bias                  |   in|   64|     ap_none|          bias|        scalar|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|   32|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|    9|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|         gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|         gmem1|       pointer|
|out_r                 |   in|   64|     ap_none|         out_r|        scalar|
+----------------------+-----+-----+------------+--------------+--------------+

