
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.760999                       # Number of seconds simulated
sim_ticks                                1760998601500                       # Number of ticks simulated
final_tick                               1760998601500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 259004                       # Simulator instruction rate (inst/s)
host_op_rate                                   453938                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              912212233                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653344                       # Number of bytes of host memory used
host_seconds                                  1930.47                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     876313784                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       406680448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          406727744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47296                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     71009984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        71009984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6354382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6355121                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1109531                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1109531                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              26857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          230937405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             230964263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         26857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            26857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        40323703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             40323703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        40323703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             26857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         230937405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            271287966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6355121                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1109531                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6355121                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1109531                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              406137600                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  590144                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                71006208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               406727744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             71009984                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   9221                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    27                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            410151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            392506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            391942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            406055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            385170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            388036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            392675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            383647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            393448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            390026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           391141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           394628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           405643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           408681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           405032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           407119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             71676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             70796                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             73546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             68003                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             65994                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             68453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             65709                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             67055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             65792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            66104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            69191                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            71732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            71748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            71323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            71474                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1760981042500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6355121                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1109531                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6345900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  29162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  65596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  65612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  65612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  65611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  65611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  65610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  65612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  65610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  65610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  65613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  65612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  65623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  65610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  65611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  65609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5567764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     85.697563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    71.754217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   111.287657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5020564     90.17%     90.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       394435      7.08%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        39143      0.70%     97.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        18424      0.33%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        13451      0.24%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        14351      0.26%     98.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9941      0.18%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         8777      0.16%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        48678      0.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5567764                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        65609                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      96.722020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     57.596629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    114.860095                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         58043     88.47%     88.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         7084     10.80%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          432      0.66%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           46      0.07%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-6911            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         65609                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        65609                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.910363                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.881817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.985598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            35056     53.43%     53.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1392      2.12%     55.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            29147     44.43%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         65609                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 199933728500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            318919353500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                31729500000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     31505.97                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50255.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       230.63                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        40.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    230.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     40.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.80                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  1339083                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  548525                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 21.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                49.44                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     235909.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    25.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              19757643780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              10501436715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             22492299480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2897376660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         130613458560.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          98837628930                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           4328548800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    501005737380                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     82181997600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      61540623375                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           934171238640                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            530.478125                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1532940323500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE   5303315000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   55347334000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 220232490250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 214014910750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  167401653500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1098698898000                       # Time in different power states
system.mem_ctrls_1.actEnergy              19996191180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              10628227665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             22817426520                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2894067180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         130427837280.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          99604683060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           4455211680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    499477191750                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     82022285760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      61917893640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           934258356765                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            530.527595                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1530926259750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE   5304827750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   55268634000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 221982167750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 213601326000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  169494907250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1095346738750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                  168                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1760998601500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       3521997203                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     876313784                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             872966681                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2882231                       # Number of float alu accesses
system.cpu.num_func_calls                    11025254                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     75981009                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    872966681                       # number of integer instructions
system.cpu.num_fp_insts                       2882231                       # number of float instructions
system.cpu.num_int_register_reads          1835046955                       # number of times the integer registers were read
system.cpu.num_int_register_writes          703076420                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              4386063                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2464405                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            441654669                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           253505516                       # number of times the CC registers were written
system.cpu.num_mem_refs                     293763597                       # number of memory refs
system.cpu.num_load_insts                   221285041                       # Number of load instructions
system.cpu.num_store_insts                   72478556                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3521997203                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          97901001                       # Number of branches fetched
system.cpu.op_class::No_OpClass                939429      0.11%      0.11% # Class of executed instruction
system.cpu.op_class::IntAlu                 578420257     66.01%     66.11% # Class of executed instruction
system.cpu.op_class::IntMult                   907073      0.10%     66.22% # Class of executed instruction
system.cpu.op_class::IntDiv                        42      0.00%     66.22% # Class of executed instruction
system.cpu.op_class::FloatAdd                 2283386      0.26%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     66.48% # Class of executed instruction
system.cpu.op_class::MemRead                221285041     25.25%     91.73% # Class of executed instruction
system.cpu.op_class::MemWrite                72478556      8.27%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  876313784                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          14706002                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.957504                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           279071211                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14706514                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.976027                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         431009500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.957504                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999917                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          451                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1189817414                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1189817414                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    207311468                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       207311468                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     71759743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       71759743                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     279071211                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        279071211                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    279071211                       # number of overall hits
system.cpu.dcache.overall_hits::total       279071211                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data     13987700                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      13987700                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       718814                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       718814                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data     14706514                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14706514                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data     14706514                       # number of overall misses
system.cpu.dcache.overall_misses::total      14706514                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 740403945000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 740403945000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  27406714500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  27406714500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 767810659500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 767810659500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 767810659500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 767810659500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    221299168                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     72478557                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    293777725                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    293777725                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.063207                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.063207                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.009918                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009918                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.050060                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050060                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.050060                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050060                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52932.501054                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52932.501054                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38127.686022                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38127.686022                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52208.882370                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52208.882370                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52208.882370                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52208.882370                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks      4578148                       # number of writebacks
system.cpu.dcache.writebacks::total           4578148                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data     13987700                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     13987700                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       718814                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       718814                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data     14706514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     14706514                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data     14706514                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     14706514                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 726416245000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 726416245000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  26687900500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26687900500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 753104145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 753104145500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 753104145500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 753104145500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.063207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.063207                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.009918                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009918                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.050060                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050060                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.050060                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.050060                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51932.501054                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51932.501054                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 37127.686022                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37127.686022                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51208.882370                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51208.882370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51208.882370                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51208.882370                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           3061829                       # number of replacements
system.cpu.icache.tags.tagsinuse           127.999012                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674255986                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3061957                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            220.204263                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          36861500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   127.999012                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2712333729                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2712333729                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    674255986                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674255986                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674255986                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674255986                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674255986                       # number of overall hits
system.cpu.icache.overall_hits::total       674255986                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      3061957                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3061957                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      3061957                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3061957                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      3061957                       # number of overall misses
system.cpu.icache.overall_misses::total       3061957                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  39867811500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  39867811500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  39867811500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  39867811500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  39867811500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  39867811500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    677317943                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    677317943                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    677317943                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    677317943                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    677317943                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.004521                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004521                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.004521                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004521                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.004521                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004521                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13020.369489                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13020.369489                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13020.369489                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13020.369489                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13020.369489                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13020.369489                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      3061829                       # number of writebacks
system.cpu.icache.writebacks::total           3061829                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      3061957                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3061957                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      3061957                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3061957                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      3061957                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3061957                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  36805854500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  36805854500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  36805854500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  36805854500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  36805854500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  36805854500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.004521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004521                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.004521                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004521                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.004521                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004521                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12020.369489                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12020.369489                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12020.369489                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12020.369489                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12020.369489                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12020.369489                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   6346570                       # number of replacements
system.l2.tags.tagsinuse                 16328.863274                       # Cycle average of tags in use
system.l2.tags.total_refs                    29160795                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6362954                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.582902                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle               13823255000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       30.014933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.712169                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      16287.136172                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.001832                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000715                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.994088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.996635                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          370                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9232                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3549                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  77435556                       # Number of tag accesses
system.l2.tags.data_accesses                 77435556                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks      4578148                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4578148                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      3061828                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3061828                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data             509417                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                509417                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         3061218                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3061218                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        7842715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7842715                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               3061218                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               8352132                       # number of demand (read+write) hits
system.l2.demand_hits::total                 11413350                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              3061218                       # number of overall hits
system.l2.overall_hits::cpu.data              8352132                       # number of overall hits
system.l2.overall_hits::total                11413350                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data           209397                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              209397                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           739                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              739                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      6144985                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6144985                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 739                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6354382                       # number of demand (read+write) misses
system.l2.demand_misses::total                6355121                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                739                       # number of overall misses
system.l2.overall_misses::cpu.data            6354382                       # number of overall misses
system.l2.overall_misses::total               6355121                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data  20260794000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20260794000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     70108000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     70108000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 623077952500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 623077952500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      70108000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  643338746500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     643408854500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     70108000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 643338746500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    643408854500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      4578148                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4578148                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      3061828                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3061828                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         718814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            718814                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      3061957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3061957                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data     13987700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13987700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           3061957                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data          14706514                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17768471                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          3061957                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data         14706514                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17768471                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.291309                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.291309                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.000241                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000241                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.439313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.439313                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.000241                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.432079                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.357663                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.000241                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.432079                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.357663                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 96757.804553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96757.804553                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 94868.741543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94868.741543                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 101396.171431                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101396.171431                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 94868.741543                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 101243.322561                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101242.581298                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 94868.741543                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 101243.322561                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101242.581298                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks              1109531                       # number of writebacks
system.l2.writebacks::total                   1109531                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        12552                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         12552                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data       209397                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         209397                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          739                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      6144985                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6144985                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            739                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6354382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6355121                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           739                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6354382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6355121                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data  18166824000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18166824000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     62718000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     62718000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 561628102500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 561628102500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     62718000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 579794926500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 579857644500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     62718000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 579794926500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 579857644500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.291309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.291309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.000241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.439313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.439313                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.000241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.432079                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.357663                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.000241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.432079                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.357663                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 86757.804553                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86757.804553                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 84868.741543                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84868.741543                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 91396.171431                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 91396.171431                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 84868.741543                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 91243.322561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91242.581298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 84868.741543                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 91243.322561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91242.581298                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      12693728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      6338607                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6145724                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1109531                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5229076                       # Transaction distribution
system.membus.trans_dist::ReadExReq            209397                       # Transaction distribution
system.membus.trans_dist::ReadExResp           209397                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6145724                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19048849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     19048849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19048849                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    477737728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    477737728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               477737728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6355121                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6355121    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6355121                       # Request fanout histogram
system.membus.reqLayer2.occupancy         17133438000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy        35422022500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     35536302                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17767831                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          20515                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        20515                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1760998601500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          17049657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5687679                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3061829                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        15364893                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           718814                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          718814                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3061957                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     13987700                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      9185743                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     44119030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              53304773                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    391922304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1234218368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1626140672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6346570                       # Total snoops (count)
system.tol2bus.snoopTraffic                  71009984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         24115041                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000851                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029155                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               24094525     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20516      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           24115041                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        25408128000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4592935500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22059771000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
