	component UART is
		port (
			clk_clk            : in  std_logic                     := 'X';             -- clk
			int_irq            : out std_logic;                                        -- irq
			reset_reset_n      : in  std_logic                     := 'X';             -- reset_n
			uart_rxd           : in  std_logic                     := 'X';             -- rxd
			uart_txd           : out std_logic;                                        -- txd
			wire_address       : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- address
			wire_begintransfer : in  std_logic                     := 'X';             -- begintransfer
			wire_chipselect    : in  std_logic                     := 'X';             -- chipselect
			wire_read_n        : in  std_logic                     := 'X';             -- read_n
			wire_write_n       : in  std_logic                     := 'X';             -- write_n
			wire_writedata     : in  std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			wire_readdata      : out std_logic_vector(15 downto 0);                    -- readdata
			wire_endofpacket   : out std_logic                                         -- endofpacket
		);
	end component UART;

