/*
* Copyright (c) 2014 MediaTek Inc.
* Author: Roy Chen <roy-cc.chen@mediatek.com>
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
* GNU General Public License for more details.
*/

#ifndef _DT_BINDINGS_CLK_MT3612_H
#define _DT_BINDINGS_CLK_MT3612_H

/* APMIXED */
#define CLK_APMIXED_ARMPLL	1
#define CLK_APMIXED_VPUPLL	2
#define CLK_APMIXED_GPUPLL	3
#define CLK_APMIXED_DPVPLL	4
#define CLK_APMIXED_DPAPLL	5
#define CLK_APMIXED_MAINPLL	6
#define CLK_APMIXED_MMPLL	7
#define CLK_APMIXED_UNIVPLL	8
#define CLK_APMIXED_EMIPLL	9
#define CLK_APMIXED_APLL1	10
#define CLK_APMIXED_APLL2	11
#define CLK_APMIXED_AP27PLL	12
#define CLK_APMIXED_MPLL	13
#define CLK_APMIXED_MSDCPLL	14
#define CLK_APMIXED_NR		15

/* TOPCKGEN */
#define CLK_TOP_DSP_SEL		1
#define CLK_TOP_DSP1_SEL	2
#define CLK_TOP_DSP2_SEL	3
#define CLK_TOP_DSP3_SEL	4
#define CLK_TOP_IPU_IF_SEL	5
#define CLK_TOP_SMI_SEL		6
#define CLK_TOP_EMI_SEL		7
#define CLK_TOP_AXI_SEL		10
#define CLK_TOP_SFLASH_SEL	11
#define CLK_TOP_PWM_SEL		12
#define CLK_TOP_CAMTG_SEL	13
#define CLK_TOP_SENINF_SEL	14
#define CLK_TOP_SENM0_SEL	16
#define CLK_TOP_SENM1_SEL	17
#define CLK_TOP_SENM2_SEL	18
#define CLK_TOP_SENM3_SEL	19
#define CLK_TOP_SENM4_SEL	20
#define CLK_TOP_SENM5_SEL	21
#define CLK_TOP_SENM6_SEL	22
#define CLK_TOP_SENM7_SEL	23
#define CLK_TOP_SENM8_SEL	24
#define CLK_TOP_I2C_SEL		25
#define CLK_TOP_UART_SEL	26
#define CLK_TOP_SPI_SEL		27
#define CLK_TOP_AXI_PERI_SEL	28
#define CLK_TOP_USBH_SYS_SEL	29
#define CLK_TOP_USBH_XHC_SEL	30
#define CLK_TOP_USBD_SYS_SEL	31
#define CLK_TOP_MSDC50_0_SEL	32
#define CLK_TOP_MSDC50_0_HCLK_SEL 33
#define CLK_TOP_AES_FDE_SEL	34
#define CLK_TOP_AUD_INTBUS_SEL	35
#define CLK_TOP_A1SYS_HP_SEL	36
#define CLK_TOP_A2SYS_HP_SEL	37
#define CLK_TOP_A3SYS_HP_SEL	38
#define CLK_TOP_TDMIN_SEL	39
#define CLK_TOP_TDMOUT_SEL	40
#define CLK_TOP_PMICSPI_SEL	41
#define CLK_TOP_PMICGSPI_SEL	42
#define CLK_TOP_SCP_SEL		43
#define CLK_TOP_MUTEXGEN_SEL	44
#define CLK_TOP_STC_H27_SEL	45
#define CLK_TOP_MFG_SEL	46
#define CLK_TOP_CRYPTO_SEL	47
#define CLK_TOP_IMG_S0_SEL	48
#define CLK_TOP_IMG_S1_SEL	49
#define CLK_TOP_MMSYS_COM_SEL	50
#define CLK_TOP_FM_SEL		51
#define CLK_TOP_MMSYS_CORE_SEL	52
#define CLK_TOP_MM_SYSRAM0_SEL	53
#define CLK_TOP_MM_SYSRAM1_SEL	54
#define CLK_TOP_MM_SYSRAM2_SEL	55
#define CLK_TOP_SENINF_GAZE_SEL	56
#define CLK_TOP_CAM_S0_SEL	57
#define CLK_TOP_CAM_S1_SEL	58
#define CLK_TOP_CAM_GZ0_SEL	59
#define CLK_TOP_CAM_GZ1_SEL	60
#define CLK_TOP_MM_SYNCGEN_SEL	61
#define CLK_TOP_ATB_SEL		66
#define CLK_TOP_DISPPWM_SEL	68
#define CLK_TOP_DDDS_SYS_SEL	69
#define CLK_TOP_HEADER_SYS_SEL	70
#define CLK_TOP_DSI_REF_SEL	71
#define CLK_TOP_DSI_REF_PLL_SEL	72
#define CLK_TOP_SLICER_VID_SEL	73
#define CLK_TOP_TPIU_SEL	74
#define CLK_TOP_DPRX_O_DSC_CK	75
#define CLK_TOP_DDDS_VSP_SEL	76
#define CLK_TOP_SLICER_DSC_SEL	77
#define CLK_TOP_ARMPLL_CK	78
#define CLK_TOP_VPUPLL_CK	79
#define CLK_TOP_VPUPLL_D3	80
#define CLK_TOP_VPUPLL1_D2	81
#define CLK_TOP_VPUPLL1_D3	82
#define CLK_TOP_VPUPLL1_D4	83
#define CLK_TOP_VPUPLL_D4	84
#define CLK_TOP_VPUPLL2_D2	85
#define CLK_TOP_VPUPLL2_D5	86
#define CLK_TOP_VPUPLL2_D14	87
#define CLK_TOP_VPUPLL2_D28	88
#define CLK_TOP_VPUPLL2_D42	89
#define CLK_TOP_VPUPLL_D5	90
#define CLK_TOP_VPUPLL3_D2	91
#define CLK_TOP_VPUPLL_D7	92
#define CLK_TOP_GPUPLL_CK	93
#define CLK_TOP_SYSPLL_CK	94
#define CLK_TOP_SYSPLL_D2	95
#define CLK_TOP_SYSPLL1_D2	96
#define CLK_TOP_SYSPLL1_D4	97
#define CLK_TOP_SYSPLL1_D8	98
#define CLK_TOP_SYSPLL1_D16	99
#define CLK_TOP_SYSPLL_D3	100
#define CLK_TOP_SYSPLL2_D2	101
#define CLK_TOP_SYSPLL2_D4	102
#define CLK_TOP_SYSPLL2_D8	103
#define CLK_TOP_SYSPLL_D5	104
#define CLK_TOP_SYSPLL3_D2	105
#define CLK_TOP_SYSPLL3_D4	106
#define CLK_TOP_SYSPLL_D7	107
#define CLK_TOP_SYSPLL4_D2	108
#define CLK_TOP_SYSPLL4_D4	109
#define CLK_TOP_UNIVPLL_CK	110
#define CLK_TOP_UNIVPLL_D2	111
#define CLK_TOP_UNIVPLL1_D2	112
#define CLK_TOP_UNIVPLL1_D4	113
#define CLK_TOP_UNIVPLL1_D8	114
#define CLK_TOP_UNIVPLL_D3	115
#define CLK_TOP_UNIVPLL2_D2	116
#define CLK_TOP_UNIVPLL2_D4	117
#define CLK_TOP_UNIVPLL2_D8	118
#define CLK_TOP_UNIVPLL_D5	119
#define CLK_TOP_UNIVPLL3_D2	120
#define CLK_TOP_UNIVPLL3_D4	121
#define CLK_TOP_UNIVPLL3_D8	122
#define CLK_TOP_UNIVPLL_D26	123
#define CLK_TOP_UNIVPLL_D52	124
#define CLK_TOP_UNIVPLL_D52_D2	125
#define CLK_TOP_UNIVPLL_D52_D4	126
#define CLK_TOP_USB_CK	127
#define CLK_TOP_MMPLL_CK	128
#define CLK_TOP_MMPLL_D4	129
#define CLK_TOP_MMPLL1_D2	130
#define CLK_TOP_MMPLL1_D4	131
#define CLK_TOP_MMPLL1_D8	132
#define CLK_TOP_MMPLL1_D10	133
#define CLK_TOP_MMPLL1_D16	134
#define CLK_TOP_MMPLL1_D32	135
#define CLK_TOP_MMPLL1_D64	136
#define CLK_TOP_MMPLL_D5	137
#define CLK_TOP_MMPLL2_D2	138
#define CLK_TOP_MMPLL2_D4	139
#define CLK_TOP_MMPLL_D7	141
#define CLK_TOP_MMPLL3_D2	142
#define CLK_TOP_MMPLL3_D4	143
#define CLK_TOP_APLL1_CK	144
#define CLK_TOP_APLL1_D3	145
#define CLK_TOP_APLL1_D6	146
#define CLK_TOP_APLL2_CK	147
#define CLK_TOP_APLL2_D3	148
#define CLK_TOP_APLL2_D6	149
#define CLK_TOP_EMIPLL_CK	150
#define CLK_TOP_EMIPLL_D2	151
#define CLK_TOP_EMIPLL_D3	152
#define CLK_TOP_EMIPLL_D4	153
#define CLK_TOP_EMIPLL_D8	154
#define CLK_TOP_EMIPLL_D16	155
#define CLK_TOP_CLK26M_CK	156
#define CLK_TOP_CLK26M_D2	157
#define CLK_TOP_CLK26M_D10	158
#define CLK_TOP_CLK26M_D26	159
#define CLK_TOP_ULPOSCPLL_CK	161
#define CLK_TOP_ULPOSCPLL_D2	162
#define CLK_TOP_ULPOSCPLL_D8	163
#define CLK_TOP_DPAPLL_CK	164
#define CLK_TOP_DPAPLL_D3	165
#define CLK_TOP_DPAPLL_D6	166
#define CLK_TOP_MSDCPLL_CK	167
#define CLK_TOP_AD_AP27PLL_CK	168
#define CLK_TOP_APLL12_DIV0	174
#define CLK_TOP_APLL12_DIV1	175
#define CLK_TOP_APLL12_DIV2	176
#define CLK_TOP_APLL12_DIV3	177
#define CLK_TOP_DSI_REF_PLL_CK	179
#define CLK_TOP_DSI_REF_PLL_D2	180
#define CLK_TOP_DSI_REF_PLL_D4	181
#define CLK_TOP_DSI_REF_PLL_D8	182
#define CLK_TOP_DDDS1_CK	183
#define CLK_TOP_DDDS1_VPS_CK	184
#define CLK_TOP_DPRX_O_VIDEO_CK	185
#define TOPCKGEN_SMI_CG		186
#define TOPCKGEN_DSP_CG		187
#define TOPCKGEN_IPU_IF_CG		188
#define TOPCKGEN_SFLASH_CG	189
#define TOPCKGEN_PWM_CG		190
#define TOPCKGEN_CAMTG_CG	191
#define TOPCKGEN_SENINF_CG	192
#define TOPCKGEN_SENM0_CG	193
#define TOPCKGEN_SENM1_CG	194
#define TOPCKGEN_SENM2_CG	195
#define TOPCKGEN_SENM3_CG	196
#define TOPCKGEN_SENM4_CG	197
#define TOPCKGEN_SENM5_CG	198
#define TOPCKGEN_SENM6_CG	199
#define TOPCKGEN_SENM7_CG	200
#define TOPCKGEN_SENM8_CG	201
#define TOPCKGEN_I2C_CG		202
#define TOPCKGEN_UART_CG	203
#define TOPCKGEN_SPI_CG		204
#define TOPCKGEN_AXI_PERI_CG	205
#define TOPCKGEN_USBH_SYS_CG	206
#define TOPCKGEN_USBH_XCH_CG	207
#define TOPCKGEN_USBD_SYS_CG	208
#define TOPCKGEN_MSDC_CG	209
#define TOPCKGEN_MSDC_HCLK_CG	210
#define TOPCKGEN_AES_FDE_CG	211
#define TOPCKGEN_AUD_INTBUS_CG	212
#define TOPCKGEN_A1SYS_HP_CG	213
#define TOPCKGEN_A2SYS_HP_CG	214
#define TOPCKGEN_A3SYS_HP_CG	215
#define TOPCKGEN_TDMIN_CG	216
#define TOPCKGEN_TDMOUT_CG	217
#define TOPCKGEN_PMICSPI_CG	218
#define TOPCKGEN_MUTEXGEN_CG	220
#define TOPCKGEN_STC_H27_CG	221
#define TOPCKGEN_MFG_CG	222
#define TOPCKGEN_CRYPTO_CG	223
#define TOPCKGEN_IMG_S0_CG	224
#define TOPCKGEN_IMG_S1_CG	225
#define TOPCKGEN_MMSYS_COM_CG	226
#define TOPCKGEN_FM_CG		227
#define TOPCKGEN_MMSYS_CORE_CG	228
#define TOPCKGEN_MM_SYSRAM0_CG	229
#define TOPCKGEN_MM_SYSRAM1_CG	230
#define TOPCKGEN_MM_SYSRAM2_CG	231
#define TOPCKGEN_SENINF_GAZE_CG	232
#define TOPCKGEN_CAM_S0_CG	233
#define TOPCKGEN_CAM_S1_CG	234
#define TOPCKGEN_CAM_GZ0_CG	235
#define TOPCKGEN_CAM_GZ1_CG	236
#define TOPCKGEN_MM_SYNCGEN_CG	237
#define TOPCKGEN_ATB_CG		240
#define TOPCKGEN_DISPPWM_CG	242
#define TOPCKGEN_PMICGSPI_CG	244
#define TOPCKGEN_DDDS_CG	245
#define TOPCKGEN_DSP1_CG	246
#define TOPCKGEN_DSP2_CG	247
#define TOPCKGEN_DSP3_CG	248
#define TOPCKGEN_HEADER_SYS_CG	249
#define TOPCKGEN_DSI_REF_CG	250
#define TOPCKGEN_SLICER_VID_CG	251
#define TOPCKGEN_SLICER_DSC_CG	252
#define TOPCKGEN_TPIU_CG	253
#define TOPCKGEN_DDDS_VSP_CG	254
#define TOPCKGEN_SCP_P_CK0_CG	255
#define TOPCKGEN_SCP_P_CK1_CG	256
#define TOPCKGEN_SCP_P_CK2_CG	257
#define TOPCKGEN_SSUB_TOP_CK_EN	258
#define TOPCKGEN_SSUB_PHY_CK_EN	259
#define TOPCKGEN_SSUB_TOP_CK_EN_IP2	260
#define TOPCKGEN_SSUB_PHY_CK_EN_IP2	261
#define TOPCKGEN_F26M_DP_REF_CK_EN	262
#define CLK_TOP_CLK66M_CK	263
#define CLK_TOP_CLK32K_CK	264
#define CLK_TOP_DMPLLCH0_CK	265
#define CLK_TOP_CK_NR		266

/* INFRACFG_AO */
#define INFRACFG_AO_PMIC_CG_TMR		1
#define INFRACFG_AO_PMIC_CG_AP		2
#define INFRACFG_AO_PMIC_CG_MD		3
#define INFRACFG_AO_PMIC_CG_CONN	4
#define INFRACFG_AO_SCP_CG		5
#define INFRACFG_AO_SEJ_CG		6
#define INFRACFG_AO_APXGPT_CG		7
#define INFRACFG_AO_DVFSRC_CG		8
#define INFRACFG_AO_IO_TIMER_CG		9
#define INFRACFG_AO_DEVAPC_MPU_CG	10
#define INFRACFG_AO_FHCTL_CG		11
#define INFRACFG_AO_PMIC_GSPI_CG	12
#define INFRACFG_AO_AUXADC_CG		13
#define INFRACFG_AO_DEVICE_APC_CG	14
#define INFRACFG_AO_SMI_L2C_CG		15
#define INFRACFG_AO_AUDIO_CG		16
#define INFRACFG_AO_DRAMC_F26M_CG	17
#define INFRACFG_AO_CLK_13M			20
#define INFRACFG_AO_NR			21

/* PERISYS */
#define PERISYS_PWM_CK_PDN			1
#define PERISYS_PWM1_CK_PDN			2
#define PERISYS_PWM2_CK_PDN			3
#define PERISYS_PWM3_CK_PDN			4
#define PERISYS_PWM4_CK_PDN			5
#define PERISYS_PWM5_CK_PDN			6
#define PERISYS_PWM6_CK_PDN			7
#define PERISYS_PWM7_CK_PDN			8
#define PERISYS_PWM8_CK_PDN			9
#define PERISYS_PWM9_CK_PDN			10
#define PERISYS_PWM10_CK_PDN		11
#define PERISYS_PWM11_CK_PDN		12
#define PERISYS_PWM12_CK_PDN		13
#define PERISYS_PWM13_CK_PDN		14
#define PERISYS_PWM14_CK_PDN		15
#define PERISYS_PWM15_CK_PDN		16
#define PERISYS_I2C0_CK_PDN			17
#define PERISYS_I2C1_CK_PDN			18
#define PERISYS_I2C2_CK_PDN			19
#define PERISYS_I2C3_CK_PDN			20
#define PERISYS_I2C4_CK_PDN			21
#define PERISYS_I2C5_CK_PDN			22
#define PERISYS_I2C6_CK_PDN			23
#define PERISYS_I2C7_CK_PDN			24
#define PERISYS_I2C8_CK_PDN			25
#define PERISYS_I2C9_CK_PDN			26
#define PERISYS_UART0_CK_PDN		27
#define PERISYS_UART1_CK_PDN		28
#define PERISYS_UART2_CK_PDN		29
#define PERISYS_UART3_CK_PDN		30
#define PERISYS_UART4_CK_PDN		31
#define PERISYS_UART5_CK_PDN		32
#define PERISYS_UART6_CK_PDN		33
#define PERISYS_UART7_CK_PDN		34
#define PERISYS_UART8_CK_PDN		35
#define PERISYS_UART9_CK_PDN		36
#define PERISYS_SPI0_CK_PDN			37
#define PERISYS_SPI1_CK_PDN			38
#define PERISYS_SPI2_CK_PDN			39
#define PERISYS_SPI3_CK_PDN			40
#define PERISYS_SPI4_CK_PDN			41
#define PERISYS_SPI5_CK_PDN			42
#define PERISYS_SPI6_CK_PDN			43
#define PERISYS_SPI7_CK_PDN			44
#define PERISYS_SPI8_CK_PDN			45
#define PERISYS_SPI9_CK_PDN			46
#define PERISYS_MSDC0_AP_CK_PDN		47
#define PERISYS_FLASH_CK_PDN		48
#define PERISYS_USB_CK_PDN		49
#define PERISYS_AP_DMA_CK_PDN		51
#define PERISYS_DISP_PWM0_CK_PDN	53
#define PERISYS_DISP_PWM1_CK_PDN	54
#define PERISYS_CQ_DMA_CK_PDN		55
#define PERISYS_DEV_APC_CK_PDN		56
#define PERISYS_DEBUGTOP_CK_PDN		60
#define PERISYS_I2C10_CK_PDN		66
#define PERISYS_I2C11_CK_PDN		67
#define PERISYS_I2C12_CK_PDN		68
#define PERISYS_I2C13_CK_PDN		69
#define PERISYS_I2C14_CK_PDN		70
#define PERISYS_I2C15_CK_PDN		71
#define PERISYS_I2C16_CK_PDN		72
#define PERISYS_I2C17_CK_PDN		73
#define PERISYS_I2C18_CK_PDN		74
#define PERISYS_I2C19_CK_PDN		75
#define PERISYS_PWM16_CK_PDN		76
#define PERISYS_PWM17_CK_PDN		77
#define PERISYS_PWM18_CK_PDN		78
#define PERISYS_PWM19_CK_PDN		79
#define PERISYS_PWM20_CK_PDN		80
#define PERISYS_PWM21_CK_PDN		81
#define PERISYS_PWM22_CK_PDN		82
#define PERISYS_PWM23_CK_PDN		83
#define PERISYS_PWM24_CK_PDN		84
#define PERISYS_PWM25_CK_PDN		85
#define PERISYS_PWM26_CK_PDN		86
#define PERISYS_PWM27_CK_PDN		87
#define PERISYS_PWM28_CK_PDN		88
#define PERISYS_PWM29_CK_PDN		89
#define PERISYS_PWM30_CK_PDN		90
#define PERISYS_PWM31_CK_PDN		91
#define PERISYS_PWM32_CK_PDN		92
#define PERISYS_UART0_SEL			93
#define PERISYS_UART1_SEL			94
#define PERISYS_UART2_SEL			95
#define PERISYS_UART3_SEL			96
#define PERISYS_UART4_SEL			97
#define PERISYS_UART5_SEL			98
#define PERISYS_UART6_SEL			99
#define PERISYS_UART7_SEL			100
#define PERISYS_UART8_SEL			101
#define PERISYS_UART9_SEL			102
#define PERISYS_I2C_SEL				103
#define PERISYS_NR					104

/* MMSYS_CORE */
#define	MMSYS_CORE_SLCR0		1
#define	MMSYS_CORE_SLCR1		2
#define	MMSYS_CORE_SLCR2		3
#define	MMSYS_CORE_SLCR3		4
#define	MMSYS_CORE_MDP_RDMA0		5
#define	MMSYS_CORE_MDP_RDMA1		6
#define	MMSYS_CORE_MDP_RDMA2		7
#define	MMSYS_CORE_MDP_RDMA3		8
#define	MMSYS_CORE_MDP_PVRIC0		9
#define	MMSYS_CORE_MDP_PVRIC1		10
#define	MMSYS_CORE_MDP_PVRIC2		11
#define	MMSYS_CORE_MDP_PVRIC3		12
#define	MMSYS_CORE_DISP_RDMA0		13
#define	MMSYS_CORE_DISP_RDMA1		14
#define	MMSYS_CORE_DISP_RDMA2		15
#define	MMSYS_CORE_DISP_RDMA3		16
#define	MMSYS_CORE_DP_PAT_GEN0		17
#define	MMSYS_CORE_DP_PAT_GEN1		18
#define	MMSYS_CORE_DP_PAT_GEN2		19
#define	MMSYS_CORE_DP_PAT_GEN3		20
#define	MMSYS_CORE_LHC0				21
#define	MMSYS_CORE_LHC1				22
#define	MMSYS_CORE_LHC2				23
#define	MMSYS_CORE_LHC3				24
#define	MMSYS_CORE_DISP_WDMA0		25
#define	MMSYS_CORE_DISP_WDMA1		26
#define	MMSYS_CORE_DISP_WDMA2		27
#define	MMSYS_CORE_DISP_WDMA3		28
#define	MMSYS_CORE_DSC_MOUNT0		29
#define	MMSYS_CORE_DSC_MOUNT1		30
#define	MMSYS_CORE_DSC_MOUNT2		31
#define	MMSYS_CORE_DSC_MOUNT3		32
#define	MMSYS_CORE_DSI0_MM		33
#define	MMSYS_CORE_DSI1_MM		34
#define	MMSYS_CORE_DSI2_MM		35
#define	MMSYS_CORE_DSI3_MM		36
#define	MMSYS_CORE_DSI0_DIG		37
#define	MMSYS_CORE_DSI1_DIG		38
#define	MMSYS_CORE_DSI2_DIG		39
#define	MMSYS_CORE_DSI3_DIG		40
#define	MMSYS_CORE_CROP0		41
#define	MMSYS_CORE_CROP1		42
#define	MMSYS_CORE_CROP2		43
#define	MMSYS_CORE_CROP3		44
#define	MMSYS_CORE_RDMA_MOUT0		45
#define	MMSYS_CORE_RDMA_MOUT1		46
#define	MMSYS_CORE_RDMA_MOUT2		47
#define	MMSYS_CORE_RDMA_MOUT3		48
#define	MMSYS_CORE_RSZ0				49
#define	MMSYS_CORE_RSZ1				50
#define	MMSYS_CORE_RSZ_MOUT0		51
#define	MMSYS_CORE_P2S0				52
#define	MMSYS_CORE_DSC0				53
#define	MMSYS_CORE_DSC1				54
#define	MMSYS_CORE_DSI_LANE_SWAP	55
#define	MMSYS_CORE_SLICER_MM		56
#define	MMSYS_CORE_SLICER_VID		57
#define	MMSYS_CORE_SLICER_DSC		58
#define	MMSYS_CORE_LHC_SWAP			59
#define	MMSYS_CORE_SMI_LARB0		60
#define	MMSYS_CORE_SMI_LARB1		61
#define	MMSYS_CORE_SMI_LARB15		62
#define	MMSYS_CORE_SMI_LARB16		63
#define	MMSYS_CORE_LARB0_GALS		64
#define	MMSYS_CORE_LARB1_GALS		65
#define	MMSYS_CORE_LARB15_GALS		66
#define	MMSYS_CORE_LARB16_GALS		67
#define	MMSYS_CORE_RBFC0			68
#define	MMSYS_CORE_RBFC1			69
#define	MMSYS_CORE_RBFC2			70
#define	MMSYS_CORE_RBFC3			71
#define	MMSYS_CORE_SBRC				72
#define	MMSYS_CORE_MM_FAKE_ENG		73
#define	MMSYS_CORE_EVENT_TX			74
#define	MMSYS_CORE_CAMERA_SYNC		75
#define	MMSYS_CORE_MUTEX			76
#define	MMSYS_CORE_MUTEX_26M		77
#define	MMSYS_CORE_CRC				78
#define	MMSYS_CORE_NR				79

/* MMSYS_COM */
#define	MMSYS_CMM_PADDING0			1
#define	MMSYS_CMM_PADDING1			2
#define	MMSYS_CMM_PADDING2			3
#define	MMSYS_CMM_MDP_WPE_1_tx		4
#define	MMSYS_CMM_MDP_WPE_1_1_tx	5
#define	MMSYS_CMM_MDP_WPE_1_2_tx	6
#define	MMSYS_CMM_MDP_WPE_1			7
#define	MMSYS_CMM_MDP_FE			8
#define	MMSYS_CMM_WDMA_0			9
#define	MMSYS_CMM_WDMA_1			10
#define	MMSYS_CMM_WDMA_2			11
#define	MMSYS_CMM_MDP_FM			12
#define	MMSYS_CMM_RSZ_0				13
#define	MMSYS_CMM_RSZ_1				14
#define	MMSYS_CMM_SMI_COMMON		15
#define	MMSYS_CMM_SMI_LARB3			16
#define	MMSYS_CMM_SMI_LARB21		17
#define	MMSYS_CMM_SMI_LARB2			18
#define	MMSYS_CMM_SMI_LARB20		19
#define	MMSYS_CMM_RBFC_REN_WPE1		20
#define	MMSYS_CMM_LARB2_FAKE_ENG	21
#define	MMSYS_CMM_SIDE_3_IN_CK_TX	22
#define	MMSYS_CMM_SIDE_2_IN_CK_TX	23
#define	MMSYS_CMM_SIDE_1_IN_CK_TX	24
#define	MMSYS_CMM_SIDE_0_IN_CK_TX	25
#define	MMSYS_CMM_MUTEX				26
#define	MMSYS_CMM_NR				27

/* MMSYS_GAZE */
#define	MMSYS_GAZE_WPE_0_tx			1
#define	MMSYS_GAZE_WPE_0			2
#define	MMSYS_GAZE_WDMA_GAZE		3
#define	MMSYS_GAZE_MUTEX			4
#define	MMSYS_GAZE_SMI_LARB4		5
#define	MMSYS_GAZE_SMI_LARB22		6
#define	MMSYS_GAZE_RBFC_REN_WPE0	7
#define	MMSYS_GAZE_LARB4_FAKE_ENG	8
#define	MMSYS_GAZE_GAZE0_IN_CK_TX	9
#define	MMSYS_GAZE_GAZE1_IN_CK_TX	10
#define	MMSYS_GAZE_NR				11

/* VPU_VCORE*/
#define	VPUSYS_VCORE_AHB_CG		1
#define	VPUSYS_VCORE_AXI_CG		2
#define	VPUSYS_VCORE_NR			3

/* VPU_CONN */
#define	VPUSYS_CONN_AHB_CG		1
#define	VPUSYS_CONN_AXI_CG		2
#define	VPUSYS_CONN_VPU_CG		3
#define	VPUSYS_CONN_NR			4

/* VPU_CORE1 */
#define	VPUSYS_CORE_0_VPU_CG		1
#define	VPUSYS_CORE_0_AXI_M_CG		2
#define	VPUSYS_CORE_0_JTAG			3
#define	VPUSYS_CORE_0_NR			4

/* VPU_CORE2 */
#define	VPUSYS_CORE_1_VPU_CG		1
#define	VPUSYS_CORE_1_AXI_M_CG		2
#define	VPUSYS_CORE_1_JTAG			3
#define	VPUSYS_CORE_1_NR			4

/* VPU_CORE3 */
#define	VPUSYS_CORE_2_VPU_CG		1
#define	VPUSYS_CORE_2_AXI_M_CG		2
#define	VPUSYS_CORE_2_JTAG			3
#define	VPUSYS_CORE_2_NR			4

/* AUDIO */
#define	AUDIO_TOP_PDN_TDMIN_BCK		1
#define	AUDIO_TOP_PDN_A3SYS			2
#define	AUDIO_TOP_PDN_A2SYS			3
#define	AUDIO_TOP_PDN_A1SYS			4
#define AUDIO_TOP_PDN_DPRX_BCK		5
#define AUDIO_TOP_PDN_TDMOUT_BCK	6
#define	AUDIO_TOP_PDN_AFE			7
#define	AUDIO_TOP_I2S_IN_CLK_CG		8
#define	AUDIO_TOP_I2S_OUT_CLK_CG	9
#define	AUDIO_TOP_NR				10


/* CAMSYS_GZ0 */
#define CAMSYS_GZ0_RBFC_RRZO_0_CGPDN	1
#define CAMSYS_GZ0_CAMSV_CGPDN			2
#define CAMSYS_GZ0_SENINF_CGPDN			3
#define CAMSYS_GZ0_CAMTG_CGPDN			4
#define CAMSYS_GZ0_CAM_0_CGPDN			5
#define CAMSYS_GZ0_SYSRAM_LARBX_CGPDN	6
#define CAMSYS_GZ0_LARBX_CGPDN			7
#define CAMSYS_GZ0_NR					8

/* CAMSYS_GZ1 */
#define CAMSYS_GZ1_RBFC_RRZO_0_CGPDN	1
#define CAMSYS_GZ1_CAMSV_CGPDN			2
#define CAMSYS_GZ1_SENINF_CGPDN			3
#define CAMSYS_GZ1_CAMTG_CGPDN			4
#define CAMSYS_GZ1_CAM_0_CGPDN			5
#define CAMSYS_GZ1_SYSRAM_LARBX_CGPDN	6
#define CAMSYS_GZ1_LARBX_CGPDN			7
#define CAMSYS_GZ1_NR					8

/* IMGSYS_GZ0 */
#define IMGSYS_GZ0_RBFC_IMG3O_A_CGPDN	1
#define IMGSYS_GZ0_RBFC_IMGI_A_CGPDN	2
#define IMGSYS_GZ0_DIP_A_CGPDN			3
#define IMGSYS_GZ0_NR					4

/* IMGSYS_GZ1 */
#define IMGSYS_GZ1_RBFC_IMG3O_A_CGPDN	1
#define IMGSYS_GZ1_RBFC_IMGI_A_CGPDN	2
#define IMGSYS_GZ1_DIP_A_CGPDN			3
#define IMGSYS_GZ1_NR					4

/* CAMSYS_SIDE0 */
#define CAMSYS_SIDE0_BE1_CGPDN			1
#define CAMSYS_SIDE0_BE0_CGPDN			2
#define CAMSYS_SIDE0_RBFC_RRZO_1_CGPDN	3
#define CAMSYS_SIDE0_RBFC_RRZO_0_CGPDN	4
#define CAMSYS_SIDE0_CCU_CGPDN			5
#define CAMSYS_SIDE0_CAMSV_CGPDN		6
#define CAMSYS_SIDE0_SENINF_CGPDN		7
#define CAMSYS_SIDE0_CAMTG_CGPDN		8
#define CAMSYS_SIDE0_CAM_1_CGPDN		9
#define CAMSYS_SIDE0_CAM_0_CGPDN		10
#define CAMSYS_SIDE0_SYSRAM_LARBX_CGPDN	11
#define CAMSYS_SIDE0_LARBX_CGPDN		12
#define CAMSYS_SIDE0_NR					13

/* CAMSYS_SIDE1 */
#define CAMSYS_SIDE1_BE1_CGPDN			1
#define CAMSYS_SIDE1_BE0_CGPDN			2
#define CAMSYS_SIDE1_RBFC_RRZO_1_CGPDN	3
#define CAMSYS_SIDE1_RBFC_RRZO_0_CGPDN	4
#define CAMSYS_SIDE1_CCU_CGPDN			5
#define CAMSYS_SIDE1_CAMSV_CGPDN		6
#define CAMSYS_SIDE1_SENINF_CGPDN		7
#define CAMSYS_SIDE1_CAMTG_CGPDN		8
#define CAMSYS_SIDE1_CAM_1_CGPDN		9
#define CAMSYS_SIDE1_CAM_0_CGPDN		10
#define CAMSYS_SIDE1_SYSRAM_LARBX_CGPDN	11
#define CAMSYS_SIDE1_LARBX_CGPDN		12
#define CAMSYS_SIDE1_NR					13

/* IMGSYS_SIDE0 */
#define IMGSYS_SIDE0_RBFC_IMG3O_B_CGPDN		1
#define IMGSYS_SIDE0_RBFC_IMG3O_A_CGPDN		2
#define IMGSYS_SIDE0_RBFC_IMGI_B_CGPDN		3
#define IMGSYS_SIDE0_RBFC_IMGI_A_CGPDN		4
#define IMGSYS_SIDE0_SYSRAM_LARBX_1_CGPDN	5
#define IMGSYS_SIDE0_DIP_B_CGPDN			6
#define IMGSYS_SIDE0_DIP_A_CGPDN			7
#define IMGSYS_SIDE0_SYSRAM_LARBX_CGPDN		8
#define IMGSYS_SIDE0_LARBX_CGPDN			9
#define IMGSYS_SIDE0_NR						10

/* IMGSYS_SIDE1 */
#define IMGSYS_SIDE1_RBFC_IMG3O_B_CGPDN		1
#define IMGSYS_SIDE1_RBFC_IMG3O_A_CGPDN		2
#define IMGSYS_SIDE1_RBFC_IMGI_B_CGPDN		3
#define IMGSYS_SIDE1_RBFC_IMGI_A_CGPDN		4
#define IMGSYS_SIDE1_SYSRAM_LARBX_1_CGPDN	5
#define IMGSYS_SIDE1_DIP_B_CGPDN			6
#define IMGSYS_SIDE1_DIP_A_CGPDN			7
#define IMGSYS_SIDE1_SYSRAM_LARBX_CGPDN		8
#define IMGSYS_SIDE1_LARBX_CGPDN			9
#define IMGSYS_SIDE1_NR						10

#endif				/* _DT_BINDINGS_CLK_MT3612_H */
