
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000705                       # Number of seconds simulated
sim_ticks                                   704694000                       # Number of ticks simulated
final_tick                                  704694000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147823                       # Simulator instruction rate (inst/s)
host_op_rate                                   286631                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46279547                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449552                       # Number of bytes of host memory used
host_seconds                                    15.23                       # Real time elapsed on the host
sim_insts                                     2250887                       # Number of instructions simulated
sim_ops                                       4364493                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    704694000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         271360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             372672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        50240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           50240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1583                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5823                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          785                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                785                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         143767366                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         385074940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             528842306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    143767366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        143767366                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       71293356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             71293356                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       71293356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        143767366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        385074940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            600135662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000327676750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          108                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          108                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12844                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1671                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5824                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1854                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5824                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1854                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 361088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  112960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  372736                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               118656                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    182                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    65                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               772                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                98                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               51                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               40                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     704692000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5824                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1854                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1436                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     519                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    345.853372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.442416                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   339.915749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          422     30.94%     30.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          328     24.05%     54.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          168     12.32%     67.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           87      6.38%     73.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           58      4.25%     77.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           44      3.23%     81.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           43      3.15%     84.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           28      2.05%     86.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          186     13.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1364                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          108                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.157407                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.316878                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.415367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             69     63.89%     63.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            22     20.37%     84.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             8      7.41%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.93%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      2.78%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.93%     96.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.93%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.93%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.93%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.93%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           108                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.342593                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.323960                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.810700                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               90     83.33%     83.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.78%     86.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               11     10.19%     96.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           108                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        97344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       263744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       112960                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 138136552.886784911156                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374267412.522314667702                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160296525.867965400219                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1584                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4240                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1854                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     58590500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    145288500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16906956500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36988.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34266.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9119178.26                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     98091500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               203879000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   28210000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17385.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36135.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       512.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    528.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    168.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.26                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.62                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4680                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1350                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.46                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      91780.67                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6533100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3453450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24375960                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6290100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         44868720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             69005340                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1704000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       149273880                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        35699040                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         34179540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              375383130                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            532.689550                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            548788750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2119000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    128608250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     92961750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     134651000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    327374000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3298680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1722930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15900780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2923200                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         37493040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             46593510                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2256000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       131552580                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        33735840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         57840960                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              333317520                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            472.996109                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            596613000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3865000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      15860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    220292750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     87849250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      88356000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    288471000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    704694000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  233561                       # Number of BP lookups
system.cpu.branchPred.condPredicted            233561                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11140                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                85528                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   30441                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                366                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           85528                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              82385                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3143                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1478                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    704694000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      890537                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      167472                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1705                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           141                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    704694000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    704694000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      260518                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           399                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       704694000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1409389                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             304352                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2584954                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      233561                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             112826                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       1011389                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22762                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  207                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2220                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          113                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          204                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    260228                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3365                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1329866                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.745347                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.697785                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   583843     43.90%     43.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    15925      1.20%     45.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    58926      4.43%     49.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    34799      2.62%     52.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    43292      3.26%     55.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    36005      2.71%     58.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    17963      1.35%     59.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31240      2.35%     61.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   507873     38.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1329866                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.165718                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.834095                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   298831                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                304493                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    696952                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 18209                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11381                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4878493                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11381                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   310288                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  155709                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5353                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    701663                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                145472                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4825199                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3164                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  18598                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  45862                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  83282                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5503159                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              10701283                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4785957                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3456299                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4959387                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   543772                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                184                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            145                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     76853                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               890634                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              175489                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             50781                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            16329                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4736569                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 322                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4619152                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4650                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          372397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       539025                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            258                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1329866                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.473397                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.820811                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              345872     26.01%     26.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               79908      6.01%     32.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              141133     10.61%     42.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              109013      8.20%     50.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              140031     10.53%     61.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              126652      9.52%     70.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              115781      8.71%     79.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              129939      9.77%     89.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              141537     10.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1329866                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   16091      7.75%      7.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      7.75% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      7.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 17012      8.19%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.01%     15.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  2728      1.31%     17.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     17.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.27% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             83188     40.06%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            50593     24.36%     81.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     81.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     81.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     81.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     81.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     81.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     81.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     81.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     81.69% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1721      0.83%     82.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   868      0.42%     82.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             35380     17.04%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               48      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             10614      0.23%      0.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1952517     42.27%     42.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                12599      0.27%     42.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1586      0.03%     42.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              566382     12.26%     55.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     55.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     55.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     55.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     55.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     55.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     55.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     55.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  736      0.02%     55.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     55.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                27021      0.58%     55.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     55.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2008      0.04%     55.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              390445      8.45%     64.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                965      0.02%     64.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          327400      7.09%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           10038      0.22%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         266240      5.76%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               311411      6.74%     84.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              127924      2.77%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          570107     12.34%     99.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41095      0.89%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4619152                       # Type of FU issued
system.cpu.iq.rate                           3.277415                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      207668                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044958                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            5435024                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2510604                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2003919                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5345464                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2598754                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2570475                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                2047906                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2768300                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           140735                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53953                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        15071                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2572                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           767                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11381                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  104503                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6206                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4736891                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               549                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                890634                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               175489                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                198                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    783                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4922                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             74                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2113                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12646                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14759                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4594312                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                875016                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24840                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1042477                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   179022                       # Number of branches executed
system.cpu.iew.exec_stores                     167461                       # Number of stores executed
system.cpu.iew.exec_rate                     3.259790                       # Inst execution rate
system.cpu.iew.wb_sent                        4581445                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4574394                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2914373                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4636588                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.245658                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628560                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          372443                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11324                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1271783                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.431791                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.177712                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       380985     29.96%     29.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       152693     12.01%     41.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        82471      6.48%     48.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        78141      6.14%     54.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       101744      8.00%     62.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        73232      5.76%     68.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        63607      5.00%     73.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        53623      4.22%     77.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       285287     22.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1271783                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2250887                       # Number of instructions committed
system.cpu.commit.committedOps                4364493                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         997099                       # Number of memory references committed
system.cpu.commit.loads                        836681                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     162871                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2562846                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2401847                       # Number of committed integer instructions.
system.cpu.commit.function_calls                30764                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4760      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1764123     40.42%     40.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           12569      0.29%     40.82% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.03%     40.85% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         563354     12.91%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     53.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     53.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           25786      0.59%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     54.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.02%     54.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         389844      8.93%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.32% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       327400      7.50%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         9960      0.23%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       266240      6.10%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          273083      6.26%     83.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         119536      2.74%     86.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       563598     12.91%     99.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        40882      0.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4364493                       # Class of committed instruction
system.cpu.commit.bw_lim_events                285287                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      5723432                       # The number of ROB reads
system.cpu.rob.rob_writes                     9533011                       # The number of ROB writes
system.cpu.timesIdled                             775                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79523                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2250887                       # Number of Instructions Simulated
system.cpu.committedOps                       4364493                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.626148                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.626148                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.597066                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.597066                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  4395339                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1710746                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3434296                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2529139                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    748984                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   958931                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1411912                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    704694000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1616.564392                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              321003                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2261                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            141.973905                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1616.564392                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.789338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.789338                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1979                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1908                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.966309                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1814782                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1814782                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    704694000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       727978                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          727978                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       159219                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         159219                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       887197                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           887197                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       887197                       # number of overall hits
system.cpu.dcache.overall_hits::total          887197                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16872                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16872                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1202                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        18074                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18074                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18074                       # number of overall misses
system.cpu.dcache.overall_misses::total         18074                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    952769000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    952769000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     75983500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     75983500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1028752500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1028752500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1028752500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1028752500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       744850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       744850                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       160421                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       905271                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       905271                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       905271                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       905271                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.022652                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.022652                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007493                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019965                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019965                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019965                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019965                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 56470.424372                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56470.424372                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63214.226290                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63214.226290                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56918.916676                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56918.916676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56918.916676                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56918.916676                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13962                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          372                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               214                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    65.242991                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          186                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          785                       # number of writebacks
system.cpu.dcache.writebacks::total               785                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13829                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13829                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        13834                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13834                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13834                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13834                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3043                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3043                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1197                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1197                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4240                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4240                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4240                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    203974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    203974000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     74568500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74568500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    278542500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    278542500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    278542500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    278542500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004085                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007462                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004684                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004684                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004684                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004684                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67030.561945                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67030.561945                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62296.157059                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62296.157059                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65693.985849                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65693.985849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65693.985849                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65693.985849                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2261                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    704694000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           494.723520                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               77034                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1071                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             71.927171                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   494.723520                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.966257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.966257                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            522037                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           522037                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    704694000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       257945                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          257945                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       257945                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           257945                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       257945                       # number of overall hits
system.cpu.icache.overall_hits::total          257945                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2282                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2282                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2282                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2282                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2282                       # number of overall misses
system.cpu.icache.overall_misses::total          2282                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    142986998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142986998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    142986998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142986998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    142986998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142986998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       260227                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       260227                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       260227                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       260227                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       260227                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       260227                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008769                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008769                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008769                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008769                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008769                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008769                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62658.631902                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62658.631902                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62658.631902                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62658.631902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62658.631902                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62658.631902                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1745                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                30                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    58.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1071                       # number of writebacks
system.cpu.icache.writebacks::total              1071                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          698                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          698                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          698                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          698                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          698                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1584                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1584                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    109254998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    109254998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    109254998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    109254998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    109254998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    109254998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006087                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006087                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006087                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006087                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006087                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68974.114899                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68974.114899                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68974.114899                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68974.114899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68974.114899                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68974.114899                       # average overall mshr miss latency
system.cpu.icache.replacements                   1071                       # number of replacements
system.membus.snoop_filter.tot_requests          9156                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         3333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    704694000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4626                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          785                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1071                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1476                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1197                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1197                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1584                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3043                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4238                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        10741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        10741                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       169856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       169856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       321600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       321600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  491456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5824                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001202                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034651                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5817     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5824                       # Request fanout histogram
system.membus.reqLayer2.occupancy            17698000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8387248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           22338749                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
