// Generated by stratus_hls 19.12-s100  (91710.131054)
// Wed May  5 00:29:10 2021
// from ../DC_Filter.cpp

`timescale 1ps / 1ps

      
module DC_Filter_ROM_9X4_mask2(in1, out1, clk);

      input [3:0] in1;
      input clk;
      output [3:0] out1;
      reg [3:0] out1;
      reg[3:0] mask2[8:0];

         initial begin
            $readmemh("bdw_work/modules/DC_Filter/BASIC/DC_Filter_ROM_9X4_mask2_0.memh", mask2);
         end

         always @(posedge clk)
          begin :DC_Filter_ROM_9X4_mask2_mask2_thread_1
            if (in1 < 4'd09) begin
               out1 <= mask2[in1];
            end
         end


endmodule

