module mux_4(sel, in0, in1, in2, in3, out);
	input [1:0] sel;
	input [7:0] in0, in1, in2, in3;
	output [7:0] out;
	wire [7:0] w1, w2;
	mux_2 first_top(sel[0], in0, in1, w1);
	mux_2 first_bot(sel[0], in2, in3, w2);
	mux_2 second(sel[1], w1, w2, out);
endmodule
