#cell2 * ndrvp_fp hns * 1 CMOS 1024 v8r4.4
# "19-Nov-97 GMT" "15:52:38 GMT" "19-Nov-97 GMT" "15:52:38 GMT" fitpath * .
H 3;
B 0 4;
X 2 1 I;
X 1 2 O;
X 4 3 VDD;
X 3 4 VSS;
G 5 BULK;
T P u2 @ 21 1 .4011E-01 6 4 7 4;
T P u3 @ 20 1 .382E-01 7 4 1 4;
T P u4 @ 20 1 .382E-01 7 4 1 4;
T P u5 @ 20 1 .382E-01 7 4 1 4;
T P u6 @ 20 1 .382E-01 7 4 1 4;
T E u9 @ 6 1 .1146E-01 2 3 6 3;
T P u8 @ 12 1 .2292E-01 2 4 6 4;
T E u14 @ 10 1 .191E-01 7 3 1 3;
T E u10 @ 11 1 .2101E-01 6 3 7 3;
T E u11 @ 10 1 .191E-01 7 3 1 3;
T E u12 @ 10 1 .191E-01 7 3 1 3;
T E u13 @ 10 1 .191E-01 7 3 1 3;
E;
