#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f195d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f19760 .scope module, "tb" "tb" 3 78;
 .timescale -12 -12;
L_0x1f0e020 .functor NOT 1, L_0x1f4dcd0, C4<0>, C4<0>, C4<0>;
L_0x1f07830 .functor XOR 4, L_0x1f4d930, L_0x1f4d9f0, C4<0000>, C4<0000>;
L_0x1f206f0 .functor XOR 4, L_0x1f07830, L_0x1f4dbb0, C4<0000>, C4<0000>;
v0x1f4c5d0_0 .net *"_ivl_10", 3 0, L_0x1f4dbb0;  1 drivers
v0x1f4c6d0_0 .net *"_ivl_12", 3 0, L_0x1f206f0;  1 drivers
v0x1f4c7b0_0 .net *"_ivl_2", 3 0, L_0x1f4d860;  1 drivers
v0x1f4c870_0 .net *"_ivl_4", 3 0, L_0x1f4d930;  1 drivers
v0x1f4c950_0 .net *"_ivl_6", 3 0, L_0x1f4d9f0;  1 drivers
v0x1f4ca80_0 .net *"_ivl_8", 3 0, L_0x1f07830;  1 drivers
v0x1f4cb60_0 .var "clk", 0 0;
v0x1f4cc00_0 .net "data0", 3 0, v0x1f4ae80_0;  1 drivers
v0x1f4cca0_0 .net "data1", 3 0, v0x1f4af40_0;  1 drivers
v0x1f4cdf0_0 .net "data2", 3 0, v0x1f4afe0_0;  1 drivers
v0x1f4ceb0_0 .net "data3", 3 0, v0x1f4b080_0;  1 drivers
v0x1f4cf70_0 .net "data4", 3 0, v0x1f4b170_0;  1 drivers
v0x1f4d030_0 .net "data5", 3 0, v0x1f4b210_0;  1 drivers
v0x1f4d0f0_0 .net "out_dut", 3 0, v0x1f4c0c0_0;  1 drivers
v0x1f4d1b0_0 .net "out_ref", 3 0, v0x1f4a250_0;  1 drivers
v0x1f4d250_0 .net "sel", 2 0, v0x1f4b2e0_0;  1 drivers
v0x1f4d2f0_0 .var/2u "stats1", 159 0;
v0x1f4d4e0_0 .var/2u "strobe", 0 0;
v0x1f4d5a0_0 .net "tb_match", 0 0, L_0x1f4dcd0;  1 drivers
v0x1f4d660_0 .net "tb_mismatch", 0 0, L_0x1f0e020;  1 drivers
v0x1f4d720_0 .net "wavedrom_enable", 0 0, v0x1f4b3b0_0;  1 drivers
v0x1f4d7c0_0 .net "wavedrom_title", 511 0, v0x1f4b450_0;  1 drivers
L_0x1f4d860 .concat [ 4 0 0 0], v0x1f4a250_0;
L_0x1f4d930 .concat [ 4 0 0 0], v0x1f4a250_0;
L_0x1f4d9f0 .concat [ 4 0 0 0], v0x1f4c0c0_0;
L_0x1f4dbb0 .concat [ 4 0 0 0], v0x1f4a250_0;
L_0x1f4dcd0 .cmp/eeq 4, L_0x1f4d860, L_0x1f206f0;
S_0x1f1fc70 .scope module, "good1" "reference_module" 3 129, 3 4 0, S_0x1f19760;
 .timescale -12 -12;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 4 "data0";
    .port_info 2 /INPUT 4 "data1";
    .port_info 3 /INPUT 4 "data2";
    .port_info 4 /INPUT 4 "data3";
    .port_info 5 /INPUT 4 "data4";
    .port_info 6 /INPUT 4 "data5";
    .port_info 7 /OUTPUT 4 "out";
v0x1f0ec50_0 .net "data0", 3 0, v0x1f4ae80_0;  alias, 1 drivers
v0x1f0ecf0_0 .net "data1", 3 0, v0x1f4af40_0;  alias, 1 drivers
v0x1f07900_0 .net "data2", 3 0, v0x1f4afe0_0;  alias, 1 drivers
v0x1f49fb0_0 .net "data3", 3 0, v0x1f4b080_0;  alias, 1 drivers
v0x1f4a090_0 .net "data4", 3 0, v0x1f4b170_0;  alias, 1 drivers
v0x1f4a170_0 .net "data5", 3 0, v0x1f4b210_0;  alias, 1 drivers
v0x1f4a250_0 .var "out", 3 0;
v0x1f4a330_0 .net "sel", 2 0, v0x1f4b2e0_0;  alias, 1 drivers
E_0x1f178c0/0 .event anyedge, v0x1f4a330_0, v0x1f0ec50_0, v0x1f0ecf0_0, v0x1f07900_0;
E_0x1f178c0/1 .event anyedge, v0x1f49fb0_0, v0x1f4a090_0, v0x1f4a170_0;
E_0x1f178c0 .event/or E_0x1f178c0/0, E_0x1f178c0/1;
S_0x1f4a560 .scope module, "stim1" "stimulus_gen" 3 119, 3 30 0, S_0x1f19760;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 3 "sel";
    .port_info 2 /OUTPUT 4 "data0";
    .port_info 3 /OUTPUT 4 "data1";
    .port_info 4 /OUTPUT 4 "data2";
    .port_info 5 /OUTPUT 4 "data3";
    .port_info 6 /OUTPUT 4 "data4";
    .port_info 7 /OUTPUT 4 "data5";
    .port_info 8 /OUTPUT 512 "wavedrom_title";
    .port_info 9 /OUTPUT 1 "wavedrom_enable";
v0x1f4adc0_0 .net "clk", 0 0, v0x1f4cb60_0;  1 drivers
v0x1f4ae80_0 .var "data0", 3 0;
v0x1f4af40_0 .var "data1", 3 0;
v0x1f4afe0_0 .var "data2", 3 0;
v0x1f4b080_0 .var "data3", 3 0;
v0x1f4b170_0 .var "data4", 3 0;
v0x1f4b210_0 .var "data5", 3 0;
v0x1f4b2e0_0 .var "sel", 2 0;
v0x1f4b3b0_0 .var "wavedrom_enable", 0 0;
v0x1f4b450_0 .var "wavedrom_title", 511 0;
E_0x1f25440/0 .event negedge, v0x1f4adc0_0;
E_0x1f25440/1 .event posedge, v0x1f4adc0_0;
E_0x1f25440 .event/or E_0x1f25440/0, E_0x1f25440/1;
E_0x1f25e60 .event negedge, v0x1f4adc0_0;
E_0x1f17d30 .event posedge, v0x1f4adc0_0;
S_0x1f4a8c0 .scope task, "wavedrom_start" "wavedrom_start" 3 48, 3 48 0, S_0x1f4a560;
 .timescale -12 -12;
v0x1f4aac0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f4abc0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 51, 3 51 0, S_0x1f4a560;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f4b6b0 .scope module, "top_module1" "top_module" 3 139, 4 1 0, S_0x1f19760;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "sel";
    .port_info 1 /INPUT 4 "data0";
    .port_info 2 /INPUT 4 "data1";
    .port_info 3 /INPUT 4 "data2";
    .port_info 4 /INPUT 4 "data3";
    .port_info 5 /INPUT 4 "data4";
    .port_info 6 /INPUT 4 "data5";
    .port_info 7 /OUTPUT 4 "out";
v0x1f4ba10_0 .net "data0", 3 0, v0x1f4ae80_0;  alias, 1 drivers
v0x1f4bb40_0 .net "data1", 3 0, v0x1f4af40_0;  alias, 1 drivers
v0x1f4bc50_0 .net "data2", 3 0, v0x1f4afe0_0;  alias, 1 drivers
v0x1f4bd40_0 .net "data3", 3 0, v0x1f4b080_0;  alias, 1 drivers
v0x1f4be50_0 .net "data4", 3 0, v0x1f4b170_0;  alias, 1 drivers
v0x1f4bfb0_0 .net "data5", 3 0, v0x1f4b210_0;  alias, 1 drivers
v0x1f4c0c0_0 .var "out", 3 0;
v0x1f4c1a0_0 .net "sel", 2 0, v0x1f4b2e0_0;  alias, 1 drivers
E_0x1f15db0/0 .event anyedge, v0x1f4a170_0, v0x1f4a090_0, v0x1f49fb0_0, v0x1f07900_0;
E_0x1f15db0/1 .event anyedge, v0x1f0ecf0_0, v0x1f0ec50_0, v0x1f4a330_0;
E_0x1f15db0 .event/or E_0x1f15db0/0, E_0x1f15db0/1;
S_0x1f4c400 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f19760;
 .timescale -12 -12;
E_0x1efe9f0 .event anyedge, v0x1f4d4e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f4d4e0_0;
    %nor/r;
    %assign/vec4 v0x1f4d4e0_0, 0;
    %wait E_0x1efe9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f4a560;
T_3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x1f4ae80_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x1f4af40_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1f4afe0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x1f4b080_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x1f4b170_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1f4b210_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1f4b2e0_0, 0;
    %wait E_0x1f25e60;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f17d30;
    %load/vec4 v0x1f4b2e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1f4b2e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1f25e60;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f4abc0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f25440;
    %vpi_func 3 70 "$urandom" 32 {0 0 0};
    %pad/u 16;
    %split/vec4 4;
    %assign/vec4 v0x1f4b080_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x1f4afe0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x1f4af40_0, 0;
    %assign/vec4 v0x1f4ae80_0, 0;
    %vpi_func 3 71 "$urandom" 32 {0 0 0};
    %pad/u 11;
    %split/vec4 3;
    %assign/vec4 v0x1f4b2e0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0x1f4b210_0, 0;
    %assign/vec4 v0x1f4b170_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 73 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f1fc70;
T_4 ;
    %wait E_0x1f178c0;
    %load/vec4 v0x1f4a330_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1f4a250_0, 0, 4;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x1f0ec50_0;
    %store/vec4 v0x1f4a250_0, 0, 4;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x1f0ecf0_0;
    %store/vec4 v0x1f4a250_0, 0, 4;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x1f07900_0;
    %store/vec4 v0x1f4a250_0, 0, 4;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x1f49fb0_0;
    %store/vec4 v0x1f4a250_0, 0, 4;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x1f4a090_0;
    %store/vec4 v0x1f4a250_0, 0, 4;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x1f4a170_0;
    %store/vec4 v0x1f4a250_0, 0, 4;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f4b6b0;
T_5 ;
    %wait E_0x1f15db0;
    %load/vec4 v0x1f4c1a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1f4c0c0_0, 0;
    %jmp T_5.7;
T_5.0 ;
    %load/vec4 v0x1f4ba10_0;
    %assign/vec4 v0x1f4c0c0_0, 0;
    %jmp T_5.7;
T_5.1 ;
    %load/vec4 v0x1f4bb40_0;
    %assign/vec4 v0x1f4c0c0_0, 0;
    %jmp T_5.7;
T_5.2 ;
    %load/vec4 v0x1f4bc50_0;
    %assign/vec4 v0x1f4c0c0_0, 0;
    %jmp T_5.7;
T_5.3 ;
    %load/vec4 v0x1f4bd40_0;
    %assign/vec4 v0x1f4c0c0_0, 0;
    %jmp T_5.7;
T_5.4 ;
    %load/vec4 v0x1f4be50_0;
    %assign/vec4 v0x1f4c0c0_0, 0;
    %jmp T_5.7;
T_5.5 ;
    %load/vec4 v0x1f4bfb0_0;
    %assign/vec4 v0x1f4c0c0_0, 0;
    %jmp T_5.7;
T_5.7 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1f19760;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4cb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f4d4e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f19760;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f4cb60_0;
    %inv;
    %store/vec4 v0x1f4cb60_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f19760;
T_8 ;
    %vpi_call/w 3 111 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 112 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f4adc0_0, v0x1f4d660_0, v0x1f4d250_0, v0x1f4cc00_0, v0x1f4cca0_0, v0x1f4cdf0_0, v0x1f4ceb0_0, v0x1f4cf70_0, v0x1f4d030_0, v0x1f4d1b0_0, v0x1f4d0f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f19760;
T_9 ;
    %load/vec4 v0x1f4d2f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1f4d2f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f4d2f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1f4d2f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f4d2f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 163 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 164 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f4d2f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f4d2f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f19760;
T_10 ;
    %wait E_0x1f25440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4d2f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4d2f0_0, 4, 32;
    %load/vec4 v0x1f4d5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1f4d2f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 176 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4d2f0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f4d2f0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4d2f0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1f4d1b0_0;
    %load/vec4 v0x1f4d1b0_0;
    %load/vec4 v0x1f4d0f0_0;
    %xor;
    %load/vec4 v0x1f4d1b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1f4d2f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 180 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4d2f0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1f4d2f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f4d2f0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/always_case/always_case_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can5_depth0/machine/always_case/iter0/response1/top_module.sv";
