Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Tue Nov  5 11:14:37 2024
| Host         : archlinux running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pong_timing_summary_routed.rpt -pb pong_timing_summary_routed.pb -rpx pong_timing_summary_routed.rpx -warn_on_violation
| Design       : pong
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  63          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (137)
5. checking no_input_delay (3)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: clk25_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (137)
--------------------------------------------------
 There are 137 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     19.060        0.000                      0                    1        0.210        0.000                      0                    1        3.000        0.000                       0                     7  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_50MHz  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_50MHz  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_50MHz       19.060        0.000                      0                    1        0.210        0.000                      0                    1        9.500        0.000                       0                     3  
  clkfbout_clk_wiz_50MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group              From Clock              To Clock              
----------              ----------              --------              
(none)                                                                  
(none)                  clkfbout_clk_wiz_50MHz                          
(none)                                          clk_out1_clk_wiz_50MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  slowClk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  slowClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  slowClk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  slowClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  slowClk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  slowClk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_50MHz
  To Clock:  clk_out1_clk_wiz_50MHz

Setup :            0  Failing Endpoints,  Worst Slack       19.060ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             19.060ns  (required time - arrival time)
  Source:                 clk25_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk25_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_50MHz rise@20.000ns - clk_out1_clk_wiz_50MHz rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.580ns (65.533%)  route 0.305ns (34.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 18.491 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  slowClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    slowClk/inst/clk_in1_clk_wiz_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  slowClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    slowClk/inst/clk_out1_clk_wiz_50MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  slowClk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.632    -0.908    clk50
    SLICE_X51Y96         FDRE                                         r  clk25_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.456    -0.452 r  clk25_int_reg/Q
                         net (fo=2, routed)           0.305    -0.147    clk25_int
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.124    -0.023 r  clk25_int_i_1/O
                         net (fo=1, routed)           0.000    -0.023    clk25_int_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk25_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50MHz rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    slowClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  slowClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    slowClk/inst/clk_in1_clk_wiz_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  slowClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    slowClk/inst/clk_out1_clk_wiz_50MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.979 r  slowClk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.511    18.491    clk50
    SLICE_X51Y96         FDRE                                         r  clk25_int_reg/C
                         clock pessimism              0.601    19.092    
                         clock uncertainty           -0.084    19.009    
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)        0.029    19.038    clk25_int_reg
  -------------------------------------------------------------------
                         required time                         19.038    
                         arrival time                           0.023    
  -------------------------------------------------------------------
                         slack                                 19.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 clk25_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk25_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_50MHz rise@0.000ns - clk_out1_clk_wiz_50MHz rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.784%)  route 0.115ns (38.216%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  slowClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    slowClk/inst/clk_in1_clk_wiz_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  slowClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    slowClk/inst/clk_out1_clk_wiz_50MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  slowClk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.565    -0.599    clk50
    SLICE_X51Y96         FDRE                                         r  clk25_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  clk25_int_reg/Q
                         net (fo=2, routed)           0.115    -0.343    clk25_int
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045    -0.298 r  clk25_int_i_1/O
                         net (fo=1, routed)           0.000    -0.298    clk25_int_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk25_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClk/inst/clk_in1_clk_wiz_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClk/inst/clk_out1_clk_wiz_50MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.835    -0.838    clk50
    SLICE_X51Y96         FDRE                                         r  clk25_int_reg/C
                         clock pessimism              0.239    -0.599    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091    -0.508    clk25_int_reg
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_50MHz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowClk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   slowClk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  slowClk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y96     clk25_int_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  slowClk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y96     clk25_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y96     clk25_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y96     clk25_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y96     clk25_int_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_50MHz
  To Clock:  clkfbout_clk_wiz_50MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_50MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowClk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   slowClk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  slowClk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  slowClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  slowClk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  slowClk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_inst/ballY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.529ns  (logic 5.647ns (41.739%)  route 7.882ns (58.261%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE                         0.000     0.000 r  game_inst/ballY_reg[1]/C
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  game_inst/ballY_reg[1]/Q
                         net (fo=12, routed)          1.511     1.967    game_inst/ballY_reg[8]_0[0]
    SLICE_X76Y114        LUT2 (Prop_lut2_I0_O)        0.150     2.117 r  game_inst/ball0_carry_i_10/O
                         net (fo=2, routed)           0.833     2.950    game_inst/ball0_carry_i_10_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.328     3.278 r  game_inst/ball0_carry_i_2/O
                         net (fo=1, routed)           0.331     3.609    game_inst/ball0_carry_i_2_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.007 r  game_inst/ball0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.007    game_inst/ball0_carry_n_0
    SLICE_X77Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.278 f  game_inst/ball0_carry__0/CO[0]
                         net (fo=3, routed)           0.973     5.251    game_inst/ypos_reg[9][0]
    SLICE_X76Y111        LUT4 (Prop_lut4_I2_O)        0.373     5.624 f  game_inst/green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.194     6.817    video_timer_inst/bounceX_reg_0
    SLICE_X76Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.941 r  video_timer_inst/blue_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           3.041     9.982    blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    13.529 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.529    blue[0]
    B7                                                                r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ballY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.445ns  (logic 5.646ns (41.995%)  route 7.799ns (58.005%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE                         0.000     0.000 r  game_inst/ballY_reg[1]/C
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  game_inst/ballY_reg[1]/Q
                         net (fo=12, routed)          1.511     1.967    game_inst/ballY_reg[8]_0[0]
    SLICE_X76Y114        LUT2 (Prop_lut2_I0_O)        0.150     2.117 r  game_inst/ball0_carry_i_10/O
                         net (fo=2, routed)           0.833     2.950    game_inst/ball0_carry_i_10_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.328     3.278 r  game_inst/ball0_carry_i_2/O
                         net (fo=1, routed)           0.331     3.609    game_inst/ball0_carry_i_2_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.007 r  game_inst/ball0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.007    game_inst/ball0_carry_n_0
    SLICE_X77Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.278 r  game_inst/ball0_carry__0/CO[0]
                         net (fo=3, routed)           0.973     5.251    game_inst/ypos_reg[9][0]
    SLICE_X76Y111        LUT4 (Prop_lut4_I2_O)        0.373     5.624 r  game_inst/green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.993     6.616    game_inst/ball1_carry__0_0
    SLICE_X76Y113        LUT4 (Prop_lut4_I2_O)        0.124     6.740 r  game_inst/green_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.159     9.899    green_OBUF[3]
    A6                   OBUF (Prop_obuf_I_O)         3.546    13.446 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.446    green[3]
    A6                                                                r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ballY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.441ns  (logic 5.623ns (41.839%)  route 7.817ns (58.161%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE                         0.000     0.000 r  game_inst/ballY_reg[1]/C
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  game_inst/ballY_reg[1]/Q
                         net (fo=12, routed)          1.511     1.967    game_inst/ballY_reg[8]_0[0]
    SLICE_X76Y114        LUT2 (Prop_lut2_I0_O)        0.150     2.117 r  game_inst/ball0_carry_i_10/O
                         net (fo=2, routed)           0.833     2.950    game_inst/ball0_carry_i_10_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.328     3.278 r  game_inst/ball0_carry_i_2/O
                         net (fo=1, routed)           0.331     3.609    game_inst/ball0_carry_i_2_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.007 r  game_inst/ball0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.007    game_inst/ball0_carry_n_0
    SLICE_X77Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.278 f  game_inst/ball0_carry__0/CO[0]
                         net (fo=3, routed)           0.973     5.251    game_inst/ypos_reg[9][0]
    SLICE_X76Y111        LUT4 (Prop_lut4_I2_O)        0.373     5.624 f  game_inst/green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.240     6.864    video_timer_inst/bounceX_reg_0
    SLICE_X76Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.988 r  video_timer_inst/blue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.929     9.917    blue_OBUF[2]
    D7                   OBUF (Prop_obuf_I_O)         3.523    13.441 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.441    blue[2]
    D7                                                                r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ballY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.348ns  (logic 5.651ns (42.339%)  route 7.696ns (57.661%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE                         0.000     0.000 r  game_inst/ballY_reg[1]/C
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  game_inst/ballY_reg[1]/Q
                         net (fo=12, routed)          1.511     1.967    game_inst/ballY_reg[8]_0[0]
    SLICE_X76Y114        LUT2 (Prop_lut2_I0_O)        0.150     2.117 r  game_inst/ball0_carry_i_10/O
                         net (fo=2, routed)           0.833     2.950    game_inst/ball0_carry_i_10_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.328     3.278 r  game_inst/ball0_carry_i_2/O
                         net (fo=1, routed)           0.331     3.609    game_inst/ball0_carry_i_2_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.007 r  game_inst/ball0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.007    game_inst/ball0_carry_n_0
    SLICE_X77Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.278 f  game_inst/ball0_carry__0/CO[0]
                         net (fo=3, routed)           0.973     5.251    game_inst/ypos_reg[9][0]
    SLICE_X76Y111        LUT4 (Prop_lut4_I2_O)        0.373     5.624 f  game_inst/green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.194     6.817    video_timer_inst/bounceX_reg_0
    SLICE_X76Y113        LUT6 (Prop_lut6_I1_O)        0.124     6.941 r  video_timer_inst/blue_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           2.855     9.796    blue_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    13.348 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.348    blue[1]
    C7                                                                r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_timer_inst/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.124ns  (logic 5.164ns (42.591%)  route 6.960ns (57.409%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE                         0.000     0.000 r  video_timer_inst/ypos_reg[8]/C
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  video_timer_inst/ypos_reg[8]/Q
                         net (fo=12, routed)          1.009     1.487    video_timer_inst/ypos_reg[9]_0[6]
    SLICE_X75Y112        LUT4 (Prop_lut4_I0_O)        0.324     1.811 r  video_timer_inst/blue_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.962     2.773    video_timer_inst/blue_OBUF[2]_inst_i_3_n_0
    SLICE_X76Y110        LUT5 (Prop_lut5_I0_O)        0.355     3.128 r  video_timer_inst/blue_OBUF[2]_inst_i_2/O
                         net (fo=7, routed)           0.962     4.090    video_timer_inst/xpos_reg[8]_0
    SLICE_X76Y113        LUT6 (Prop_lut6_I5_O)        0.331     4.421 f  video_timer_inst/red_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.045     5.466    game_inst/blue[3]
    SLICE_X76Y112        LUT6 (Prop_lut6_I5_O)        0.124     5.590 r  game_inst/blue_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.982     8.572    blue_OBUF[3]
    D8                   OBUF (Prop_obuf_I_O)         3.552    12.124 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.124    blue[3]
    D8                                                                r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_timer_inst/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.101ns  (logic 5.640ns (46.603%)  route 6.462ns (53.397%))
  Logic Levels:           6  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y114        FDRE                         0.000     0.000 r  video_timer_inst/ypos_reg[8]/C
    SLICE_X74Y114        FDRE (Prop_fdre_C_Q)         0.478     0.478 f  video_timer_inst/ypos_reg[8]/Q
                         net (fo=12, routed)          1.009     1.487    video_timer_inst/ypos_reg[9]_0[6]
    SLICE_X75Y112        LUT4 (Prop_lut4_I0_O)        0.324     1.811 r  video_timer_inst/blue_OBUF[2]_inst_i_3/O
                         net (fo=2, routed)           0.962     2.773    video_timer_inst/blue_OBUF[2]_inst_i_3_n_0
    SLICE_X76Y110        LUT5 (Prop_lut5_I0_O)        0.355     3.128 r  video_timer_inst/blue_OBUF[2]_inst_i_2/O
                         net (fo=7, routed)           0.698     3.826    game_inst/red_OBUF[3]_inst_i_1
    SLICE_X76Y108        LUT2 (Prop_lut2_I1_O)        0.357     4.183 f  game_inst/red_OBUF[3]_inst_i_4/O
                         net (fo=3, routed)           1.150     5.333    video_timer_inst/red[3]
    SLICE_X76Y113        LUT3 (Prop_lut3_I2_O)        0.370     5.703 r  video_timer_inst/red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.643     8.346    red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.756    12.101 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.101    red[3]
    A4                                                                r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_timer_inst/hsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.719ns  (logic 4.083ns (46.822%)  route 4.637ns (53.178%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y109        FDRE                         0.000     0.000 r  video_timer_inst/hsync_reg/C
    SLICE_X74Y109        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  video_timer_inst/hsync_reg/Q
                         net (fo=1, routed)           4.637     5.155    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565     8.719 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.719    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_timer_inst/vsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.556ns  (logic 4.083ns (47.725%)  route 4.473ns (52.275%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y113        FDRE                         0.000     0.000 r  video_timer_inst/vsync_reg/C
    SLICE_X74Y113        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  video_timer_inst/vsync_reg/Q
                         net (fo=1, routed)           4.473     4.991    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565     8.556 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     8.556    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ballY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_inst/bounceY_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.791ns  (logic 2.100ns (30.925%)  route 4.691ns (69.075%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE                         0.000     0.000 r  game_inst/ballY_reg[1]/C
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  game_inst/ballY_reg[1]/Q
                         net (fo=12, routed)          1.511     1.967    game_inst/ballY_reg[8]_0[0]
    SLICE_X76Y114        LUT2 (Prop_lut2_I0_O)        0.150     2.117 r  game_inst/ball0_carry_i_10/O
                         net (fo=2, routed)           0.833     2.950    game_inst/ball0_carry_i_10_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.328     3.278 r  game_inst/ball0_carry_i_2/O
                         net (fo=1, routed)           0.331     3.609    game_inst/ball0_carry_i_2_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.007 r  game_inst/ball0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.007    game_inst/ball0_carry_n_0
    SLICE_X77Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.278 r  game_inst/ball0_carry__0/CO[0]
                         net (fo=3, routed)           0.973     5.251    game_inst/ypos_reg[9][0]
    SLICE_X76Y111        LUT4 (Prop_lut4_I2_O)        0.373     5.624 r  game_inst/green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           1.043     6.667    video_timer_inst/bounceX_reg_0
    SLICE_X76Y112        LUT6 (Prop_lut6_I5_O)        0.124     6.791 r  video_timer_inst/bounceY_i_1/O
                         net (fo=1, routed)           0.000     6.791    game_inst/bounceY_reg_1
    SLICE_X76Y112        FDRE                                         r  game_inst/bounceY_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ballY_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_inst/bounceX_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.710ns  (logic 2.100ns (31.297%)  route 4.610ns (68.703%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDRE                         0.000     0.000 r  game_inst/ballY_reg[1]/C
    SLICE_X77Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 f  game_inst/ballY_reg[1]/Q
                         net (fo=12, routed)          1.511     1.967    game_inst/ballY_reg[8]_0[0]
    SLICE_X76Y114        LUT2 (Prop_lut2_I0_O)        0.150     2.117 r  game_inst/ball0_carry_i_10/O
                         net (fo=2, routed)           0.833     2.950    game_inst/ball0_carry_i_10_n_0
    SLICE_X76Y114        LUT6 (Prop_lut6_I2_O)        0.328     3.278 r  game_inst/ball0_carry_i_2/O
                         net (fo=1, routed)           0.331     3.609    game_inst/ball0_carry_i_2_n_0
    SLICE_X77Y113        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     4.007 r  game_inst/ball0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.007    game_inst/ball0_carry_n_0
    SLICE_X77Y114        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.278 r  game_inst/ball0_carry__0/CO[0]
                         net (fo=3, routed)           0.973     5.251    game_inst/ypos_reg[9][0]
    SLICE_X76Y111        LUT4 (Prop_lut4_I2_O)        0.373     5.624 r  game_inst/green_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.962     6.586    video_timer_inst/bounceX_reg_0
    SLICE_X76Y108        LUT4 (Prop_lut4_I2_O)        0.124     6.710 r  video_timer_inst/bounceX_i_1/O
                         net (fo=1, routed)           0.000     6.710    game_inst/bounceX_reg_0
    SLICE_X76Y108        FDRE                                         r  game_inst/bounceX_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game_inst/quadAr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_inst/quadAr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDRE                         0.000     0.000 r  game_inst/quadAr_reg[1]/C
    SLICE_X72Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game_inst/quadAr_reg[1]/Q
                         net (fo=2, routed)           0.129     0.270    game_inst/p_0_in
    SLICE_X73Y108        FDRE                                         r  game_inst/quadAr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/quadAr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_inst/quadAr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.584%)  route 0.162ns (53.416%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y108        FDRE                         0.000     0.000 r  game_inst/quadAr_reg[0]/C
    SLICE_X72Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game_inst/quadAr_reg[0]/Q
                         net (fo=1, routed)           0.162     0.303    game_inst/quadAr_reg_n_0_[0]
    SLICE_X72Y108        FDRE                                         r  game_inst/quadAr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_timer_inst/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_timer_inst/xpos_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.838%)  route 0.132ns (41.162%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y109        FDRE                         0.000     0.000 r  video_timer_inst/xpos_reg[1]/C
    SLICE_X72Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  video_timer_inst/xpos_reg[1]/Q
                         net (fo=16, routed)          0.132     0.273    video_timer_inst/Q[0]
    SLICE_X73Y109        LUT4 (Prop_lut4_I2_O)        0.048     0.321 r  video_timer_inst/xpos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.321    video_timer_inst/xpos[3]_i_1_n_0
    SLICE_X73Y109        FDRE                                         r  video_timer_inst/xpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/quadBr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_inst/quadBr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.226%)  route 0.201ns (58.774%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y108        FDRE                         0.000     0.000 r  game_inst/quadBr_reg[0]/C
    SLICE_X73Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game_inst/quadBr_reg[0]/Q
                         net (fo=1, routed)           0.201     0.342    game_inst/quadBr_reg_n_0_[0]
    SLICE_X73Y108        FDRE                                         r  game_inst/quadBr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/missTimer_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game_inst/missTimer_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.363%)  route 0.156ns (45.637%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDSE                         0.000     0.000 r  game_inst/missTimer_reg[0]/C
    SLICE_X79Y108        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game_inst/missTimer_reg[0]/Q
                         net (fo=7, routed)           0.156     0.297    game_inst/missTimer_reg[0]
    SLICE_X80Y108        LUT6 (Prop_lut6_I3_O)        0.045     0.342 r  game_inst/missTimer[5]_i_3/O
                         net (fo=1, routed)           0.000     0.342    game_inst/missTimer0[5]
    SLICE_X80Y108        FDSE                                         r  game_inst/missTimer_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ballX_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_inst/ballX_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y107        FDRE                         0.000     0.000 r  game_inst/ballX_reg[2]/C
    SLICE_X75Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game_inst/ballX_reg[2]/Q
                         net (fo=10, routed)          0.079     0.220    game_inst/ballX_reg[9]_0[1]
    SLICE_X75Y107        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  game_inst/ballX0_carry/O[3]
                         net (fo=1, routed)           0.000     0.347    game_inst/ballX0_carry_n_4
    SLICE_X75Y107        FDRE                                         r  game_inst/ballX_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ballY_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game_inst/ballY_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           2  (CARRY4=1 FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y110        FDSE                         0.000     0.000 r  game_inst/ballY_reg[2]/C
    SLICE_X77Y110        FDSE (Prop_fdse_C_Q)         0.141     0.141 r  game_inst/ballY_reg[2]/Q
                         net (fo=10, routed)          0.079     0.220    game_inst/ballY_reg[8]_0[1]
    SLICE_X77Y110        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.347 r  game_inst/ballY0_carry/O[3]
                         net (fo=1, routed)           0.000     0.347    game_inst/ballY0_carry_n_4
    SLICE_X77Y110        FDSE                                         r  game_inst/ballY_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/missTimer_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game_inst/missTimer_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDSE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y108        FDSE                         0.000     0.000 r  game_inst/missTimer_reg[0]/C
    SLICE_X79Y108        FDSE (Prop_fdse_C_Q)         0.141     0.141 f  game_inst/missTimer_reg[0]/Q
                         net (fo=7, routed)           0.168     0.309    game_inst/missTimer_reg[0]
    SLICE_X79Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  game_inst/missTimer[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    game_inst/missTimer0[0]
    SLICE_X79Y108        FDSE                                         r  game_inst/missTimer_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game_inst/ballYdir_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            game_inst/ballY_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.275ns (76.750%)  route 0.083ns (23.250%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y110        FDRE                         0.000     0.000 r  game_inst/ballYdir_reg/C
    SLICE_X76Y110        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  game_inst/ballYdir_reg/Q
                         net (fo=4, routed)           0.083     0.247    game_inst/ballYdir_reg_0
    SLICE_X77Y110        LUT3 (Prop_lut3_I1_O)        0.045     0.292 r  game_inst/ballY0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.292    game_inst/ballY0_carry_i_3_n_0
    SLICE_X77Y110        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.358 r  game_inst/ballY0_carry/O[2]
                         net (fo=1, routed)           0.000     0.358    game_inst/ballY0_carry_n_5
    SLICE_X77Y110        FDSE                                         r  game_inst/ballY_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 video_timer_inst/ypos_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            video_timer_inst/ypos_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y112        FDRE                         0.000     0.000 r  video_timer_inst/ypos_reg[2]/C
    SLICE_X73Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  video_timer_inst/ypos_reg[2]/Q
                         net (fo=18, routed)          0.179     0.320    video_timer_inst/ypos_reg[9]_0[0]
    SLICE_X73Y112        LUT5 (Prop_lut5_I3_O)        0.042     0.362 r  video_timer_inst/ypos[4]_i_1/O
                         net (fo=1, routed)           0.000     0.362    video_timer_inst/ypos_0[4]
    SLICE_X73Y112        FDRE                                         r  video_timer_inst/ypos_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_50MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowClk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_50MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_50MHz fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    slowClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  slowClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    slowClk/inst/clk_in1_clk_wiz_50MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  slowClk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    slowClk/inst/clkfbout_clk_wiz_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.327 f  slowClk/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    slowClk/inst/clkfbout_buf_clk_wiz_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  slowClk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowClk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_50MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  slowClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    slowClk/inst/clk_in1_clk_wiz_50MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  slowClk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    slowClk/inst/clkfbout_clk_wiz_50MHz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  slowClk/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    slowClk/inst/clkfbout_buf_clk_wiz_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  slowClk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_50MHz

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk25_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.463ns  (logic 1.604ns (35.940%)  route 2.859ns (64.060%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.509ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_IBUF_inst/O
                         net (fo=1, routed)           2.859     4.339    reset_IBUF
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     4.463 r  clk25_int_i_1/O
                         net (fo=1, routed)           0.000     4.463    clk25_int_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk25_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  slowClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    slowClk/inst/clk_in1_clk_wiz_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  slowClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    slowClk/inst/clk_out1_clk_wiz_50MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  slowClk/inst/clkout1_buf/O
                         net (fo=1, routed)           1.511    -1.509    clk50
    SLICE_X51Y96         FDRE                                         r  clk25_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk25_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_50MHz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.293ns (19.005%)  route 1.248ns (80.995%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.248     1.496    reset_IBUF
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.541 r  clk25_int_i_1/O
                         net (fo=1, routed)           0.000     1.541    clk25_int_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  clk25_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_50MHz rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    slowClk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  slowClk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    slowClk/inst/clk_in1_clk_wiz_50MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  slowClk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    slowClk/inst/clk_out1_clk_wiz_50MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  slowClk/inst/clkout1_buf/O
                         net (fo=1, routed)           0.835    -0.838    clk50
    SLICE_X51Y96         FDRE                                         r  clk25_int_reg/C





