// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Mon May  4 20:04:35 2020
// Host        : DESKTOP-R8BVPM7 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               C:/Users/george/Documents/Workspace/Xilinx/texter/texter.srcs/sources_1/bd/design_1/ip/design_1_dpram_t2_0_0/design_1_dpram_t2_0_0_sim_netlist.v
// Design      : design_1_dpram_t2_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a100tcsg324-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_dpram_t2_0_0,dpram_t2,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "module_ref" *) 
(* x_core_info = "dpram_t2,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module design_1_dpram_t2_0_0
   (clka,
    clkb,
    wea,
    addra,
    addrb,
    dia,
    doa,
    dob);
  input clka;
  input clkb;
  input wea;
  input [10:0]addra;
  input [10:0]addrb;
  input [15:0]dia;
  output [15:0]doa;
  output [15:0]dob;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dia;
  wire [15:0]doa;
  wire [15:0]dob;
  wire wea;

  design_1_dpram_t2_0_0_dpram_t2 U0
       (.addra(addra),
        .addrb(addrb),
        .clka(clka),
        .clkb(clkb),
        .dia(dia),
        .doa(doa),
        .dob(dob),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "dpram_t2" *) 
module design_1_dpram_t2_0_0_dpram_t2
   (doa,
    dob,
    clka,
    clkb,
    addra,
    addrb,
    dia,
    wea);
  output [15:0]doa;
  output [15:0]dob;
  input clka;
  input clkb;
  input [10:0]addra;
  input [10:0]addrb;
  input [15:0]dia;
  input wea;

  wire [10:0]addra;
  wire [10:0]addrb;
  wire clka;
  wire clkb;
  wire [15:0]dia;
  wire [15:0]doa;
  wire [15:0]dob;
  wire wea;
  wire NLW_RAM_reg_CASCADEOUTA_UNCONNECTED;
  wire NLW_RAM_reg_CASCADEOUTB_UNCONNECTED;
  wire NLW_RAM_reg_DBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTDBITERR_UNCONNECTED;
  wire NLW_RAM_reg_INJECTSBITERR_UNCONNECTED;
  wire NLW_RAM_reg_SBITERR_UNCONNECTED;
  wire [31:16]NLW_RAM_reg_DOADO_UNCONNECTED;
  wire [31:16]NLW_RAM_reg_DOBDO_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_RAM_reg_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_RAM_reg_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_RAM_reg_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "25600" *) 
  (* RTL_RAM_NAME = "U0/RAM" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "2047" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "2047" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "15" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_01(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_02(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_03(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_04(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_05(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_06(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_07(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_08(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_09(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_0A(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_0B(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_0C(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_0D(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_0E(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_0F(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_10(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_11(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_12(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_13(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_14(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_15(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_16(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_17(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_18(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_19(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_1A(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_1B(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_1C(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_1D(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_1E(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_1F(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_20(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_21(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_22(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_23(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_24(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_25(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_26(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_27(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_28(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_29(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_2A(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_2B(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_2C(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_2D(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_2E(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_2F(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_30(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_31(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_32(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_33(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_34(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_35(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_36(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_37(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_38(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_39(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_3A(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_3B(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_3C(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_3D(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_3E(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_3F(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_40(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_41(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_42(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_43(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_44(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_45(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_46(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_47(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_48(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_49(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_4A(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_4B(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_4C(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_4D(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_4E(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_4F(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_50(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_51(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_52(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_53(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_54(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_55(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_56(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_57(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_58(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_59(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_5A(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_5B(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_5C(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_5D(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_5E(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_5F(256'h3938313033323534373639383130333235343736393831303332353437363938),
    .INIT_60(256'h3736393831303332353437363938313033323534373639383130333235343736),
    .INIT_61(256'h3534373639383130333235343736393831303332353437363938313033323534),
    .INIT_62(256'h3332353437363938313033323534373639383130333235343736393831303332),
    .INIT_63(256'h3130333235343736393831303332353437363938313033323534373639383130),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    RAM_reg
       (.ADDRARDADDR({1'b1,addra,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,addrb,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_RAM_reg_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_RAM_reg_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clkb),
        .DBITERR(NLW_RAM_reg_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dia}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({NLW_RAM_reg_DOADO_UNCONNECTED[31:16],doa}),
        .DOBDO({NLW_RAM_reg_DOBDO_UNCONNECTED[31:16],dob}),
        .DOPADOP(NLW_RAM_reg_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_RAM_reg_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_RAM_reg_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_RAM_reg_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_RAM_reg_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_RAM_reg_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_RAM_reg_SBITERR_UNCONNECTED),
        .WEA({wea,wea,wea,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
