// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module correlation_correlation_Pipeline_VITIS_LOOP_57_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        indvars_iv17,
        data_address0,
        data_ce0,
        data_q0,
        data_address1,
        data_ce1,
        data_q1,
        bitcast_ln61,
        i_1,
        ii,
        corr_address0,
        corr_ce0,
        corr_we0,
        corr_d0,
        grp_fu_296_p_din0,
        grp_fu_296_p_din1,
        grp_fu_296_p_opcode,
        grp_fu_296_p_dout0,
        grp_fu_296_p_ce,
        grp_fu_300_p_din0,
        grp_fu_300_p_din1,
        grp_fu_300_p_dout0,
        grp_fu_300_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 32'd1;
parameter    ap_ST_fsm_pp0_stage1 = 32'd2;
parameter    ap_ST_fsm_pp0_stage2 = 32'd4;
parameter    ap_ST_fsm_pp0_stage3 = 32'd8;
parameter    ap_ST_fsm_pp0_stage4 = 32'd16;
parameter    ap_ST_fsm_pp0_stage5 = 32'd32;
parameter    ap_ST_fsm_pp0_stage6 = 32'd64;
parameter    ap_ST_fsm_pp0_stage7 = 32'd128;
parameter    ap_ST_fsm_pp0_stage8 = 32'd256;
parameter    ap_ST_fsm_pp0_stage9 = 32'd512;
parameter    ap_ST_fsm_pp0_stage10 = 32'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 32'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 32'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 32'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 32'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 32'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 32'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 32'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 32'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 32'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 32'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 32'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 32'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 32'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 32'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 32'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 32'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 32'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 32'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 32'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 32'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 32'd2147483648;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] indvars_iv17;
output  [9:0] data_address0;
output   data_ce0;
input  [31:0] data_q0;
output  [9:0] data_address1;
output   data_ce1;
input  [31:0] data_q1;
input  [31:0] bitcast_ln61;
input  [4:0] i_1;
input  [9:0] ii;
output  [9:0] corr_address0;
output   corr_ce0;
output   corr_we0;
output  [31:0] corr_d0;
output  [31:0] grp_fu_296_p_din0;
output  [31:0] grp_fu_296_p_din1;
output  [0:0] grp_fu_296_p_opcode;
input  [31:0] grp_fu_296_p_dout0;
output   grp_fu_296_p_ce;
output  [31:0] grp_fu_300_p_din0;
output  [31:0] grp_fu_300_p_din1;
input  [31:0] grp_fu_300_p_dout0;
output   grp_fu_300_p_ce;

reg ap_idle;
reg[9:0] data_address0;
reg data_ce0;
reg[9:0] data_address1;
reg data_ce1;
reg[9:0] corr_address0;
reg corr_ce0;
reg corr_we0;
reg[31:0] corr_d0;

(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage31;
wire    ap_block_pp0_stage31_subdone;
reg   [0:0] icmp_ln57_reg_1852;
reg    ap_condition_exit_pp0_iter0_stage31;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_711;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6_11001;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11_11001;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_pp0_stage12_11001;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_pp0_stage13_11001;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_pp0_stage14_11001;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_pp0_stage15_11001;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_pp0_stage16_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18_11001;
wire    ap_CS_fsm_pp0_stage19;
wire    ap_block_pp0_stage19_11001;
wire    ap_CS_fsm_pp0_stage20;
wire    ap_block_pp0_stage20_11001;
wire    ap_CS_fsm_pp0_stage21;
wire    ap_block_pp0_stage21_11001;
wire    ap_CS_fsm_pp0_stage22;
wire    ap_block_pp0_stage22_11001;
wire    ap_CS_fsm_pp0_stage23;
wire    ap_block_pp0_stage23_11001;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24_11001;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25_11001;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26_11001;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27_11001;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28_11001;
wire    ap_CS_fsm_pp0_stage29;
wire    ap_block_pp0_stage29_11001;
wire    ap_CS_fsm_pp0_stage30;
wire    ap_block_pp0_stage30_11001;
wire    ap_block_pp0_stage31_11001;
wire    ap_block_pp0_stage0_11001;
reg   [31:0] reg_716;
reg   [31:0] reg_720;
reg   [31:0] reg_724;
reg   [31:0] reg_730;
reg   [31:0] reg_735;
reg   [31:0] reg_740;
reg   [31:0] reg_745;
reg   [31:0] reg_750;
reg   [5:0] j_2_reg_1835;
wire   [0:0] icmp_ln57_fu_768_p2;
reg   [0:0] icmp_ln57_reg_1852_pp0_iter1_reg;
reg   [0:0] icmp_ln57_reg_1852_pp0_iter2_reg;
reg   [0:0] icmp_ln57_reg_1852_pp0_iter3_reg;
reg   [0:0] icmp_ln57_reg_1852_pp0_iter4_reg;
wire  signed [5:0] zext_ln61_cast_fu_779_p3;
reg  signed [5:0] zext_ln61_cast_reg_1861;
wire  signed [6:0] zext_ln61_2_cast_fu_817_p3;
reg  signed [6:0] zext_ln61_2_cast_reg_1879;
wire   [31:0] bitcast_ln61_1_fu_829_p1;
wire  signed [6:0] zext_ln61_3_cast_fu_834_p3;
reg  signed [6:0] zext_ln61_3_cast_reg_1896;
wire   [7:0] zext_ln57_3_fu_854_p1;
reg   [7:0] zext_ln57_3_reg_1913;
wire   [31:0] bitcast_ln61_2_fu_857_p1;
wire   [31:0] bitcast_ln61_3_fu_862_p1;
wire  signed [7:0] zext_ln61_6_cast_fu_878_p3;
reg  signed [7:0] zext_ln61_6_cast_reg_1933;
wire   [31:0] bitcast_ln61_4_fu_890_p1;
wire   [31:0] bitcast_ln61_5_fu_895_p1;
wire  signed [7:0] zext_ln61_7_cast_fu_900_p3;
reg  signed [7:0] zext_ln61_7_cast_reg_1954;
wire  signed [7:0] zext_ln61_8_cast_fu_912_p3;
reg  signed [7:0] zext_ln61_8_cast_reg_1965;
wire   [31:0] bitcast_ln61_6_fu_924_p1;
wire   [31:0] bitcast_ln61_7_fu_929_p1;
wire  signed [7:0] add_ln61_2_fu_934_p2;
reg  signed [7:0] add_ln61_2_reg_1986;
reg   [31:0] mul88_1_reg_2002;
wire   [31:0] bitcast_ln61_8_fu_952_p1;
wire   [31:0] bitcast_ln61_9_fu_957_p1;
wire   [8:0] zext_ln57_4_fu_978_p1;
reg   [8:0] zext_ln57_4_reg_2027;
reg   [31:0] mul88_2_reg_2033;
wire   [31:0] bitcast_ln61_10_fu_981_p1;
wire   [31:0] bitcast_ln61_11_fu_986_p1;
wire  signed [8:0] zext_ln61_14_cast_fu_1002_p3;
reg  signed [8:0] zext_ln61_14_cast_reg_2053;
reg   [31:0] mul88_3_reg_2063;
wire   [31:0] bitcast_ln61_12_fu_1014_p1;
wire   [31:0] bitcast_ln61_13_fu_1019_p1;
wire  signed [8:0] zext_ln61_15_cast_fu_1024_p3;
reg  signed [8:0] zext_ln61_15_cast_reg_2078;
wire  signed [8:0] zext_ln61_16_cast_fu_1036_p3;
reg  signed [8:0] zext_ln61_16_cast_reg_2088;
reg   [31:0] mul88_4_reg_2098;
wire   [31:0] bitcast_ln61_14_fu_1048_p1;
wire   [31:0] bitcast_ln61_15_fu_1053_p1;
wire  signed [8:0] add_ln61_4_fu_1058_p2;
reg  signed [8:0] add_ln61_4_reg_2113;
wire  signed [8:0] zext_ln61_18_cast_fu_1068_p3;
reg  signed [8:0] zext_ln61_18_cast_reg_2123;
wire   [31:0] bitcast_ln61_16_fu_1080_p1;
wire   [31:0] bitcast_ln61_17_fu_1085_p1;
wire  signed [8:0] zext_ln61_19_cast_fu_1090_p3;
reg  signed [8:0] zext_ln61_19_cast_reg_2143;
wire  signed [8:0] zext_ln61_20_cast_fu_1102_p3;
reg  signed [8:0] zext_ln61_20_cast_reg_2153;
reg   [31:0] mul88_6_reg_2163;
wire   [31:0] bitcast_ln61_18_fu_1114_p1;
wire   [31:0] bitcast_ln61_19_fu_1119_p1;
wire  signed [8:0] add_ln61_5_fu_1124_p2;
reg  signed [8:0] add_ln61_5_reg_2178;
reg   [31:0] mul88_7_reg_2193;
wire   [31:0] bitcast_ln61_20_fu_1142_p1;
wire   [31:0] bitcast_ln61_21_fu_1147_p1;
reg   [31:0] mul88_8_reg_2218;
reg   [31:0] mul88_8_reg_2218_pp0_iter1_reg;
wire   [31:0] bitcast_ln61_22_fu_1168_p1;
wire   [31:0] bitcast_ln61_23_fu_1173_p1;
reg   [31:0] mul88_9_reg_2243;
reg   [31:0] mul88_9_reg_2243_pp0_iter1_reg;
wire   [31:0] bitcast_ln61_24_fu_1194_p1;
wire   [31:0] bitcast_ln61_25_fu_1199_p1;
wire   [9:0] zext_ln57_1_fu_1220_p1;
reg   [9:0] zext_ln57_1_reg_2268;
reg   [31:0] mul88_s_reg_2277;
reg   [31:0] mul88_s_reg_2277_pp0_iter1_reg;
wire   [31:0] bitcast_ln61_26_fu_1223_p1;
wire   [31:0] bitcast_ln61_27_fu_1228_p1;
reg   [31:0] mul88_10_reg_2302;
reg   [31:0] mul88_10_reg_2302_pp0_iter1_reg;
wire   [31:0] bitcast_ln61_28_fu_1256_p1;
wire   [31:0] bitcast_ln61_29_fu_1261_p1;
reg   [31:0] mul88_11_reg_2327;
reg   [31:0] mul88_11_reg_2327_pp0_iter1_reg;
wire   [31:0] bitcast_ln61_30_fu_1290_p1;
wire   [31:0] bitcast_ln61_31_fu_1295_p1;
reg   [31:0] mul88_12_reg_2352;
reg   [31:0] mul88_12_reg_2352_pp0_iter1_reg;
wire   [31:0] bitcast_ln61_32_fu_1322_p1;
wire   [31:0] bitcast_ln61_33_fu_1327_p1;
reg   [31:0] mul88_13_reg_2377;
reg   [31:0] mul88_13_reg_2377_pp0_iter1_reg;
wire   [31:0] bitcast_ln61_34_fu_1356_p1;
wire   [31:0] bitcast_ln61_35_fu_1361_p1;
reg   [31:0] mul88_14_reg_2402;
reg   [31:0] mul88_14_reg_2402_pp0_iter1_reg;
wire   [31:0] bitcast_ln61_36_fu_1388_p1;
wire   [31:0] bitcast_ln61_37_fu_1393_p1;
reg   [31:0] mul88_15_reg_2427;
reg   [31:0] mul88_15_reg_2427_pp0_iter1_reg;
reg   [31:0] mul88_15_reg_2427_pp0_iter2_reg;
wire   [31:0] bitcast_ln61_38_fu_1422_p1;
wire   [31:0] bitcast_ln61_39_fu_1427_p1;
reg   [31:0] mul88_16_reg_2452;
reg   [31:0] mul88_16_reg_2452_pp0_iter1_reg;
reg   [31:0] mul88_16_reg_2452_pp0_iter2_reg;
wire   [31:0] bitcast_ln61_40_fu_1454_p1;
wire   [31:0] bitcast_ln61_41_fu_1459_p1;
reg   [31:0] mul88_17_reg_2477;
reg   [31:0] mul88_17_reg_2477_pp0_iter1_reg;
reg   [31:0] mul88_17_reg_2477_pp0_iter2_reg;
wire   [31:0] bitcast_ln61_42_fu_1488_p1;
wire   [31:0] bitcast_ln61_43_fu_1493_p1;
wire   [9:0] add_ln62_fu_1516_p2;
reg   [9:0] add_ln62_reg_2502;
reg   [9:0] add_ln62_reg_2502_pp0_iter1_reg;
reg   [9:0] add_ln62_reg_2502_pp0_iter2_reg;
reg   [9:0] add_ln62_reg_2502_pp0_iter3_reg;
reg   [9:0] add_ln62_reg_2502_pp0_iter4_reg;
reg   [31:0] mul88_18_reg_2507;
reg   [31:0] mul88_18_reg_2507_pp0_iter1_reg;
reg   [31:0] mul88_18_reg_2507_pp0_iter2_reg;
wire   [31:0] bitcast_ln61_44_fu_1520_p1;
wire   [31:0] bitcast_ln61_45_fu_1525_p1;
reg   [31:0] mul88_19_reg_2532;
reg   [31:0] mul88_19_reg_2532_pp0_iter1_reg;
reg   [31:0] mul88_19_reg_2532_pp0_iter2_reg;
wire   [31:0] bitcast_ln61_46_fu_1546_p1;
wire   [31:0] bitcast_ln61_47_fu_1551_p1;
reg   [31:0] mul88_20_reg_2557;
reg   [31:0] mul88_20_reg_2557_pp0_iter1_reg;
reg   [31:0] mul88_20_reg_2557_pp0_iter2_reg;
wire   [31:0] bitcast_ln61_48_fu_1572_p1;
wire   [31:0] bitcast_ln61_49_fu_1577_p1;
reg   [31:0] mul88_21_reg_2582;
reg   [31:0] mul88_21_reg_2582_pp0_iter1_reg;
reg   [31:0] mul88_21_reg_2582_pp0_iter2_reg;
wire   [31:0] bitcast_ln61_50_fu_1598_p1;
wire   [31:0] bitcast_ln61_51_fu_1603_p1;
reg   [31:0] mul88_22_reg_2607;
reg   [31:0] mul88_22_reg_2607_pp0_iter1_reg;
reg   [31:0] mul88_22_reg_2607_pp0_iter2_reg;
wire   [31:0] bitcast_ln61_52_fu_1624_p1;
wire   [31:0] bitcast_ln61_53_fu_1629_p1;
reg   [31:0] mul88_23_reg_2632;
reg   [31:0] mul88_23_reg_2632_pp0_iter1_reg;
reg   [31:0] mul88_23_reg_2632_pp0_iter2_reg;
reg   [31:0] mul88_23_reg_2632_pp0_iter3_reg;
wire   [31:0] bitcast_ln61_54_fu_1650_p1;
wire   [31:0] bitcast_ln61_55_fu_1655_p1;
reg   [31:0] mul88_24_reg_2657;
reg   [31:0] mul88_24_reg_2657_pp0_iter1_reg;
reg   [31:0] mul88_24_reg_2657_pp0_iter2_reg;
reg   [31:0] mul88_24_reg_2657_pp0_iter3_reg;
wire   [31:0] bitcast_ln61_56_fu_1676_p1;
wire   [31:0] bitcast_ln61_57_fu_1681_p1;
reg   [31:0] mul88_25_reg_2682;
reg   [31:0] mul88_25_reg_2682_pp0_iter1_reg;
reg   [31:0] mul88_25_reg_2682_pp0_iter2_reg;
reg   [31:0] mul88_25_reg_2682_pp0_iter3_reg;
wire   [31:0] bitcast_ln61_58_fu_1702_p1;
wire   [31:0] bitcast_ln61_59_fu_1707_p1;
reg   [31:0] mul88_26_reg_2702;
reg   [31:0] mul88_26_reg_2702_pp0_iter2_reg;
reg   [31:0] mul88_26_reg_2702_pp0_iter3_reg;
reg   [31:0] mul88_26_reg_2702_pp0_iter4_reg;
wire   [31:0] bitcast_ln61_60_fu_1726_p1;
wire   [31:0] bitcast_ln61_61_fu_1731_p1;
reg   [31:0] mul88_27_reg_2717;
reg   [31:0] mul88_27_reg_2717_pp0_iter2_reg;
reg   [31:0] mul88_27_reg_2717_pp0_iter3_reg;
reg   [31:0] mul88_27_reg_2717_pp0_iter4_reg;
wire   [31:0] bitcast_ln61_62_fu_1736_p1;
wire   [31:0] bitcast_ln61_63_fu_1741_p1;
reg   [31:0] mul88_28_reg_2732;
reg   [31:0] mul88_28_reg_2732_pp0_iter2_reg;
reg   [31:0] mul88_28_reg_2732_pp0_iter3_reg;
reg   [31:0] mul88_28_reg_2732_pp0_iter4_reg;
reg   [31:0] mul88_29_reg_2737;
reg   [31:0] mul88_29_reg_2737_pp0_iter2_reg;
reg   [31:0] mul88_29_reg_2737_pp0_iter3_reg;
reg   [31:0] mul88_29_reg_2737_pp0_iter4_reg;
reg   [31:0] mul88_30_reg_2742;
reg   [31:0] mul88_30_reg_2742_pp0_iter2_reg;
reg   [31:0] mul88_30_reg_2742_pp0_iter3_reg;
reg   [31:0] mul88_30_reg_2742_pp0_iter4_reg;
reg   [31:0] c_30_reg_2747;
wire   [31:0] bitcast_ln62_fu_1750_p1;
reg   [31:0] bitcast_ln62_reg_2752;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage7_subdone;
wire   [63:0] zext_ln57_fu_774_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln61_fu_787_p1;
wire   [63:0] zext_ln61_1_fu_812_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln61_2_fu_824_p1;
wire   [63:0] zext_ln61_3_fu_841_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln61_4_fu_849_p1;
wire   [63:0] zext_ln61_5_fu_873_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln61_6_fu_885_p1;
wire   [63:0] zext_ln61_7_fu_907_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln61_8_fu_919_p1;
wire   [63:0] zext_ln61_9_fu_939_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln61_10_fu_947_p1;
wire   [63:0] zext_ln61_11_fu_965_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln61_12_fu_973_p1;
wire   [63:0] zext_ln61_13_fu_997_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln61_14_fu_1009_p1;
wire   [63:0] zext_ln61_15_fu_1031_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln61_16_fu_1043_p1;
wire   [63:0] zext_ln61_17_fu_1063_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln61_18_fu_1075_p1;
wire   [63:0] zext_ln61_19_fu_1097_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln61_20_fu_1109_p1;
wire   [63:0] zext_ln61_21_fu_1129_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln61_22_fu_1137_p1;
wire   [63:0] zext_ln61_23_fu_1155_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln61_24_fu_1163_p1;
wire   [63:0] zext_ln61_25_fu_1181_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln61_26_fu_1189_p1;
wire   [63:0] zext_ln61_27_fu_1207_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln61_28_fu_1215_p1;
wire   [63:0] zext_ln61_29_fu_1239_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln61_30_fu_1251_p1;
wire   [63:0] zext_ln61_31_fu_1273_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln61_32_fu_1285_p1;
wire   [63:0] zext_ln61_33_fu_1305_p1;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln61_34_fu_1317_p1;
wire   [63:0] zext_ln61_35_fu_1339_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln61_36_fu_1351_p1;
wire   [63:0] zext_ln61_37_fu_1371_p1;
wire    ap_block_pp0_stage19;
wire   [63:0] zext_ln61_38_fu_1383_p1;
wire   [63:0] zext_ln61_39_fu_1405_p1;
wire    ap_block_pp0_stage20;
wire   [63:0] zext_ln61_40_fu_1417_p1;
wire   [63:0] zext_ln61_41_fu_1437_p1;
wire    ap_block_pp0_stage21;
wire   [63:0] zext_ln61_42_fu_1449_p1;
wire   [63:0] zext_ln61_43_fu_1471_p1;
wire    ap_block_pp0_stage22;
wire   [63:0] zext_ln61_44_fu_1483_p1;
wire   [63:0] zext_ln61_45_fu_1503_p1;
wire    ap_block_pp0_stage23;
wire   [63:0] zext_ln61_46_fu_1511_p1;
wire   [63:0] zext_ln61_47_fu_1533_p1;
wire    ap_block_pp0_stage24;
wire   [63:0] zext_ln61_48_fu_1541_p1;
wire   [63:0] zext_ln61_49_fu_1559_p1;
wire    ap_block_pp0_stage25;
wire   [63:0] zext_ln61_50_fu_1567_p1;
wire   [63:0] zext_ln61_51_fu_1585_p1;
wire    ap_block_pp0_stage26;
wire   [63:0] zext_ln61_52_fu_1593_p1;
wire   [63:0] zext_ln61_53_fu_1611_p1;
wire    ap_block_pp0_stage27;
wire   [63:0] zext_ln61_54_fu_1619_p1;
wire   [63:0] zext_ln61_55_fu_1637_p1;
wire    ap_block_pp0_stage28;
wire   [63:0] zext_ln61_56_fu_1645_p1;
wire   [63:0] zext_ln61_57_fu_1663_p1;
wire    ap_block_pp0_stage29;
wire   [63:0] zext_ln61_58_fu_1671_p1;
wire   [63:0] zext_ln61_59_fu_1689_p1;
wire    ap_block_pp0_stage30;
wire   [63:0] zext_ln61_60_fu_1697_p1;
wire   [63:0] zext_ln61_61_fu_1721_p1;
wire    ap_block_pp0_stage31;
wire   [63:0] zext_ln62_fu_1746_p1;
wire   [63:0] zext_ln63_fu_1775_p1;
reg   [5:0] j_fu_136;
wire   [5:0] add_ln57_fu_792_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_j_2;
reg   [9:0] jj_fu_140;
wire   [9:0] add_ln64_fu_1780_p2;
reg   [31:0] grp_fu_702_p0;
reg   [31:0] grp_fu_702_p1;
reg   [31:0] grp_fu_707_p0;
reg   [31:0] grp_fu_707_p1;
wire   [6:0] zext_ln57_2_fu_803_p1;
wire   [6:0] add_ln61_fu_806_p2;
wire  signed [6:0] sext_ln61_fu_846_p1;
wire   [7:0] add_ln61_1_fu_867_p2;
wire  signed [7:0] sext_ln61_1_fu_944_p1;
wire  signed [7:0] sext_ln61_2_fu_962_p1;
wire  signed [7:0] sext_ln61_3_fu_970_p1;
wire   [8:0] add_ln61_3_fu_991_p2;
wire  signed [8:0] sext_ln61_4_fu_1134_p1;
wire  signed [8:0] sext_ln61_5_fu_1152_p1;
wire  signed [8:0] sext_ln61_6_fu_1160_p1;
wire  signed [8:0] sext_ln61_7_fu_1178_p1;
wire  signed [8:0] sext_ln61_8_fu_1186_p1;
wire  signed [8:0] sext_ln61_9_fu_1204_p1;
wire  signed [8:0] sext_ln61_10_fu_1212_p1;
wire   [9:0] add_ln61_6_fu_1233_p2;
wire   [9:0] zext_ln61_30_cast_fu_1244_p3;
wire   [9:0] zext_ln61_31_cast_fu_1266_p3;
wire   [9:0] zext_ln61_32_cast_fu_1278_p3;
wire   [9:0] add_ln61_7_fu_1300_p2;
wire   [9:0] zext_ln61_34_cast_fu_1310_p3;
wire   [9:0] zext_ln61_35_cast_fu_1332_p3;
wire   [9:0] zext_ln61_36_cast_fu_1344_p3;
wire   [9:0] add_ln61_8_fu_1366_p2;
wire   [9:0] zext_ln61_38_cast_fu_1376_p3;
wire   [9:0] zext_ln61_39_cast_fu_1398_p3;
wire   [9:0] zext_ln61_40_cast_fu_1410_p3;
wire   [9:0] add_ln61_9_fu_1432_p2;
wire   [9:0] zext_ln61_42_cast_fu_1442_p3;
wire   [9:0] zext_ln61_43_cast_fu_1464_p3;
wire   [9:0] zext_ln61_44_cast_fu_1476_p3;
wire   [9:0] add_ln61_10_fu_1498_p2;
wire  signed [9:0] sext_ln61_11_fu_1508_p1;
wire  signed [9:0] sext_ln61_12_fu_1530_p1;
wire  signed [9:0] sext_ln61_13_fu_1538_p1;
wire  signed [9:0] sext_ln61_14_fu_1556_p1;
wire  signed [9:0] sext_ln61_15_fu_1564_p1;
wire  signed [9:0] sext_ln61_16_fu_1582_p1;
wire  signed [9:0] sext_ln61_17_fu_1590_p1;
wire  signed [9:0] sext_ln61_18_fu_1608_p1;
wire  signed [9:0] sext_ln61_19_fu_1616_p1;
wire  signed [9:0] sext_ln61_20_fu_1634_p1;
wire  signed [9:0] sext_ln61_21_fu_1642_p1;
wire  signed [9:0] sext_ln61_22_fu_1660_p1;
wire  signed [9:0] sext_ln61_23_fu_1668_p1;
wire  signed [9:0] sext_ln61_24_fu_1686_p1;
wire  signed [9:0] sext_ln61_25_fu_1694_p1;
wire   [5:0] xor_ln61_fu_1712_p2;
wire  signed [9:0] sext_ln61_26_fu_1717_p1;
wire   [4:0] tmp_3_fu_1758_p4;
wire   [9:0] add_ln1_fu_1768_p3;
wire    ap_block_pp0_stage6_00001;
wire    ap_block_pp0_stage11_00001;
wire    ap_block_pp0_stage16_00001;
wire    ap_block_pp0_stage21_00001;
wire    ap_block_pp0_stage26_00001;
wire    ap_block_pp0_stage31_00001;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage9_00001;
wire    ap_block_pp0_stage14_00001;
wire    ap_block_pp0_stage19_00001;
wire    ap_block_pp0_stage24_00001;
wire    ap_block_pp0_stage29_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage7_00001;
wire    ap_block_pp0_stage12_00001;
wire    ap_block_pp0_stage17_00001;
wire    ap_block_pp0_stage22_00001;
wire    ap_block_pp0_stage27_00001;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage5_00001;
wire    ap_block_pp0_stage10_00001;
wire    ap_block_pp0_stage15_00001;
wire    ap_block_pp0_stage20_00001;
wire    ap_block_pp0_stage25_00001;
wire    ap_block_pp0_stage30_00001;
wire    ap_block_pp0_stage3_00001;
wire    ap_block_pp0_stage8_00001;
wire    ap_block_pp0_stage13_00001;
wire    ap_block_pp0_stage18_00001;
wire    ap_block_pp0_stage23_00001;
wire    ap_block_pp0_stage28_00001;
wire    ap_block_pp0_stage1_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter4_stage7;
reg    ap_idle_pp0_0to3;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [31:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to5;
reg    ap_done_pending_pp0;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 j_fu_136 = 6'd0;
#0 jj_fu_140 = 10'd0;
#0 ap_done_reg = 1'b0;
end

correlation_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage31),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage31)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage31_subdone) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage7))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage7))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage7))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage7))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln57_fu_768_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_136 <= add_ln57_fu_792_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_136 <= indvars_iv17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        jj_fu_140 <= 10'd0;
    end else if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        jj_fu_140 <= add_ln64_fu_1780_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        reg_711 <= data_q0;
    end else if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) 
    | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_711 <= data_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        add_ln61_2_reg_1986 <= add_ln61_2_fu_934_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        add_ln61_4_reg_2113 <= add_ln61_4_fu_1058_p2;
        zext_ln61_18_cast_reg_2123[4 : 0] <= zext_ln61_18_cast_fu_1068_p3[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        add_ln61_5_reg_2178 <= add_ln61_5_fu_1124_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        add_ln62_reg_2502 <= add_ln62_fu_1516_p2;
        add_ln62_reg_2502_pp0_iter1_reg <= add_ln62_reg_2502;
        add_ln62_reg_2502_pp0_iter2_reg <= add_ln62_reg_2502_pp0_iter1_reg;
        add_ln62_reg_2502_pp0_iter3_reg <= add_ln62_reg_2502_pp0_iter2_reg;
        add_ln62_reg_2502_pp0_iter4_reg <= add_ln62_reg_2502_pp0_iter3_reg;
        mul88_17_reg_2477_pp0_iter1_reg <= mul88_17_reg_2477;
        mul88_17_reg_2477_pp0_iter2_reg <= mul88_17_reg_2477_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        bitcast_ln62_reg_2752 <= bitcast_ln62_fu_1750_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        c_30_reg_2747 <= grp_fu_296_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln57_reg_1852 <= icmp_ln57_fu_768_p2;
        icmp_ln57_reg_1852_pp0_iter1_reg <= icmp_ln57_reg_1852;
        icmp_ln57_reg_1852_pp0_iter2_reg <= icmp_ln57_reg_1852_pp0_iter1_reg;
        icmp_ln57_reg_1852_pp0_iter3_reg <= icmp_ln57_reg_1852_pp0_iter2_reg;
        icmp_ln57_reg_1852_pp0_iter4_reg <= icmp_ln57_reg_1852_pp0_iter3_reg;
        j_2_reg_1835 <= ap_sig_allocacmp_j_2;
        mul88_26_reg_2702_pp0_iter2_reg <= mul88_26_reg_2702;
        mul88_26_reg_2702_pp0_iter3_reg <= mul88_26_reg_2702_pp0_iter2_reg;
        mul88_26_reg_2702_pp0_iter4_reg <= mul88_26_reg_2702_pp0_iter3_reg;
        zext_ln61_cast_reg_1861[4 : 0] <= zext_ln61_cast_fu_779_p3[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul88_10_reg_2302 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        mul88_10_reg_2302_pp0_iter1_reg <= mul88_10_reg_2302;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul88_11_reg_2327 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage17_11001) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        mul88_11_reg_2327_pp0_iter1_reg <= mul88_11_reg_2327;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul88_12_reg_2352 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage18_11001) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        mul88_12_reg_2352_pp0_iter1_reg <= mul88_12_reg_2352;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul88_13_reg_2377 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage19_11001) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        mul88_13_reg_2377_pp0_iter1_reg <= mul88_13_reg_2377;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul88_14_reg_2402 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage20_11001) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        mul88_14_reg_2402_pp0_iter1_reg <= mul88_14_reg_2402;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        mul88_15_reg_2427 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage21_11001) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        mul88_15_reg_2427_pp0_iter1_reg <= mul88_15_reg_2427;
        mul88_15_reg_2427_pp0_iter2_reg <= mul88_15_reg_2427_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul88_16_reg_2452 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage22_11001) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        mul88_16_reg_2452_pp0_iter1_reg <= mul88_16_reg_2452;
        mul88_16_reg_2452_pp0_iter2_reg <= mul88_16_reg_2452_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        mul88_17_reg_2477 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul88_18_reg_2507 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage24_11001) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        mul88_18_reg_2507_pp0_iter1_reg <= mul88_18_reg_2507;
        mul88_18_reg_2507_pp0_iter2_reg <= mul88_18_reg_2507_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        mul88_19_reg_2532 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage25_11001) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        mul88_19_reg_2532_pp0_iter1_reg <= mul88_19_reg_2532;
        mul88_19_reg_2532_pp0_iter2_reg <= mul88_19_reg_2532_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul88_1_reg_2002 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        mul88_20_reg_2557 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage26_11001) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        mul88_20_reg_2557_pp0_iter1_reg <= mul88_20_reg_2557;
        mul88_20_reg_2557_pp0_iter2_reg <= mul88_20_reg_2557_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        mul88_21_reg_2582 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        mul88_21_reg_2582_pp0_iter1_reg <= mul88_21_reg_2582;
        mul88_21_reg_2582_pp0_iter2_reg <= mul88_21_reg_2582_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        mul88_22_reg_2607 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        mul88_22_reg_2607_pp0_iter1_reg <= mul88_22_reg_2607;
        mul88_22_reg_2607_pp0_iter2_reg <= mul88_22_reg_2607_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        mul88_23_reg_2632 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage29_11001) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        mul88_23_reg_2632_pp0_iter1_reg <= mul88_23_reg_2632;
        mul88_23_reg_2632_pp0_iter2_reg <= mul88_23_reg_2632_pp0_iter1_reg;
        mul88_23_reg_2632_pp0_iter3_reg <= mul88_23_reg_2632_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        mul88_24_reg_2657 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage30_11001) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        mul88_24_reg_2657_pp0_iter1_reg <= mul88_24_reg_2657;
        mul88_24_reg_2657_pp0_iter2_reg <= mul88_24_reg_2657_pp0_iter1_reg;
        mul88_24_reg_2657_pp0_iter3_reg <= mul88_24_reg_2657_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        mul88_25_reg_2682 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage31_11001) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        mul88_25_reg_2682_pp0_iter1_reg <= mul88_25_reg_2682;
        mul88_25_reg_2682_pp0_iter2_reg <= mul88_25_reg_2682_pp0_iter1_reg;
        mul88_25_reg_2682_pp0_iter3_reg <= mul88_25_reg_2682_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul88_26_reg_2702 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul88_27_reg_2717 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul88_27_reg_2717_pp0_iter2_reg <= mul88_27_reg_2717;
        mul88_27_reg_2717_pp0_iter3_reg <= mul88_27_reg_2717_pp0_iter2_reg;
        mul88_27_reg_2717_pp0_iter4_reg <= mul88_27_reg_2717_pp0_iter3_reg;
        zext_ln61_2_cast_reg_1879[4 : 0] <= zext_ln61_2_cast_fu_817_p3[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul88_28_reg_2732 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul88_28_reg_2732_pp0_iter2_reg <= mul88_28_reg_2732;
        mul88_28_reg_2732_pp0_iter3_reg <= mul88_28_reg_2732_pp0_iter2_reg;
        mul88_28_reg_2732_pp0_iter4_reg <= mul88_28_reg_2732_pp0_iter3_reg;
        zext_ln61_3_cast_reg_1896[5 : 0] <= zext_ln61_3_cast_fu_834_p3[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul88_29_reg_2737 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul88_29_reg_2737_pp0_iter2_reg <= mul88_29_reg_2737;
        mul88_29_reg_2737_pp0_iter3_reg <= mul88_29_reg_2737_pp0_iter2_reg;
        mul88_29_reg_2737_pp0_iter4_reg <= mul88_29_reg_2737_pp0_iter3_reg;
        zext_ln57_3_reg_1913[5 : 0] <= zext_ln57_3_fu_854_p1[5 : 0];
        zext_ln61_6_cast_reg_1933[4 : 0] <= zext_ln61_6_cast_fu_878_p3[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul88_2_reg_2033 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul88_30_reg_2742 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul88_30_reg_2742_pp0_iter2_reg <= mul88_30_reg_2742;
        mul88_30_reg_2742_pp0_iter3_reg <= mul88_30_reg_2742_pp0_iter2_reg;
        mul88_30_reg_2742_pp0_iter4_reg <= mul88_30_reg_2742_pp0_iter3_reg;
        zext_ln61_7_cast_reg_1954[5 : 0] <= zext_ln61_7_cast_fu_900_p3[5 : 0];
        zext_ln61_8_cast_reg_1965[4 : 0] <= zext_ln61_8_cast_fu_912_p3[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        mul88_3_reg_2063 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        mul88_4_reg_2098 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        mul88_6_reg_2163 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        mul88_7_reg_2193 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul88_8_reg_2218 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        mul88_8_reg_2218_pp0_iter1_reg <= mul88_8_reg_2218;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul88_9_reg_2243 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        mul88_9_reg_2243_pp0_iter1_reg <= mul88_9_reg_2243;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul88_s_reg_2277 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        mul88_s_reg_2277_pp0_iter1_reg <= mul88_s_reg_2277;
        zext_ln57_1_reg_2268[5 : 0] <= zext_ln57_1_fu_1220_p1[5 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage13_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_716 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage12_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_720 <= data_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_724 <= grp_fu_300_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_730 <= grp_fu_296_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        reg_735 <= grp_fu_296_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        reg_740 <= grp_fu_296_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        reg_745 <= grp_fu_296_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_750 <= grp_fu_296_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        zext_ln57_4_reg_2027[5 : 0] <= zext_ln57_4_fu_978_p1[5 : 0];
        zext_ln61_14_cast_reg_2053[4 : 0] <= zext_ln61_14_cast_fu_1002_p3[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        zext_ln61_15_cast_reg_2078[5 : 0] <= zext_ln61_15_cast_fu_1024_p3[5 : 0];
        zext_ln61_16_cast_reg_2088[4 : 0] <= zext_ln61_16_cast_fu_1036_p3[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        zext_ln61_19_cast_reg_2143[5 : 0] <= zext_ln61_19_cast_fu_1090_p3[5 : 0];
        zext_ln61_20_cast_reg_2153[4 : 0] <= zext_ln61_20_cast_fu_1102_p3[4 : 0];
    end
end

always @ (*) begin
    if (((icmp_ln57_reg_1852 == 1'd1) & (1'b0 == ap_block_pp0_stage31_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_condition_exit_pp0_iter0_stage31 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage31 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln57_reg_1852_pp0_iter4_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter4_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter4_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to5 = 1'b1;
    end else begin
        ap_idle_pp0_1to5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage31_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_j_2 = indvars_iv17;
    end else begin
        ap_sig_allocacmp_j_2 = j_fu_136;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            corr_address0 = zext_ln63_fu_1775_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            corr_address0 = zext_ln62_fu_1746_p1;
        end else begin
            corr_address0 = 'bx;
        end
    end else begin
        corr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        corr_ce0 = 1'b1;
    end else begin
        corr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter5 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            corr_d0 = bitcast_ln62_reg_2752;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            corr_d0 = bitcast_ln62_fu_1750_p1;
        end else begin
            corr_d0 = 'bx;
        end
    end else begin
        corr_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)))) begin
        corr_we0 = 1'b1;
    end else begin
        corr_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage31) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
            data_address0 = zext_ln61_61_fu_1721_p1;
        end else if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
            data_address0 = zext_ln61_60_fu_1697_p1;
        end else if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
            data_address0 = zext_ln61_58_fu_1671_p1;
        end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            data_address0 = zext_ln61_56_fu_1645_p1;
        end else if (((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
            data_address0 = zext_ln61_54_fu_1619_p1;
        end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            data_address0 = zext_ln61_52_fu_1593_p1;
        end else if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            data_address0 = zext_ln61_50_fu_1567_p1;
        end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            data_address0 = zext_ln61_48_fu_1541_p1;
        end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
            data_address0 = zext_ln61_46_fu_1511_p1;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            data_address0 = zext_ln61_44_fu_1483_p1;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            data_address0 = zext_ln61_42_fu_1449_p1;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            data_address0 = zext_ln61_40_fu_1417_p1;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            data_address0 = zext_ln61_38_fu_1383_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            data_address0 = zext_ln61_36_fu_1351_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            data_address0 = zext_ln61_34_fu_1317_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            data_address0 = zext_ln61_32_fu_1285_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            data_address0 = zext_ln61_30_fu_1251_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            data_address0 = zext_ln61_28_fu_1215_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            data_address0 = zext_ln61_26_fu_1189_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            data_address0 = zext_ln61_24_fu_1163_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            data_address0 = zext_ln61_22_fu_1137_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            data_address0 = zext_ln61_20_fu_1109_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            data_address0 = zext_ln61_18_fu_1075_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            data_address0 = zext_ln61_16_fu_1043_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            data_address0 = zext_ln61_14_fu_1009_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            data_address0 = zext_ln61_12_fu_973_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            data_address0 = zext_ln61_10_fu_947_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            data_address0 = zext_ln61_8_fu_919_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            data_address0 = zext_ln61_6_fu_885_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            data_address0 = zext_ln61_4_fu_849_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            data_address0 = zext_ln61_2_fu_824_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            data_address0 = zext_ln61_fu_787_p1;
        end else begin
            data_address0 = 'bx;
        end
    end else begin
        data_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage30) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
            data_address1 = zext_ln61_59_fu_1689_p1;
        end else if (((1'b0 == ap_block_pp0_stage29) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
            data_address1 = zext_ln61_57_fu_1663_p1;
        end else if (((1'b0 == ap_block_pp0_stage28) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            data_address1 = zext_ln61_55_fu_1637_p1;
        end else if (((1'b0 == ap_block_pp0_stage27) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
            data_address1 = zext_ln61_53_fu_1611_p1;
        end else if (((1'b0 == ap_block_pp0_stage26) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
            data_address1 = zext_ln61_51_fu_1585_p1;
        end else if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            data_address1 = zext_ln61_49_fu_1559_p1;
        end else if (((1'b0 == ap_block_pp0_stage24) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
            data_address1 = zext_ln61_47_fu_1533_p1;
        end else if (((1'b0 == ap_block_pp0_stage23) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
            data_address1 = zext_ln61_45_fu_1503_p1;
        end else if (((1'b0 == ap_block_pp0_stage22) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
            data_address1 = zext_ln61_43_fu_1471_p1;
        end else if (((1'b0 == ap_block_pp0_stage21) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
            data_address1 = zext_ln61_41_fu_1437_p1;
        end else if (((1'b0 == ap_block_pp0_stage20) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
            data_address1 = zext_ln61_39_fu_1405_p1;
        end else if (((1'b0 == ap_block_pp0_stage19) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
            data_address1 = zext_ln61_37_fu_1371_p1;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            data_address1 = zext_ln61_35_fu_1339_p1;
        end else if (((1'b0 == ap_block_pp0_stage17) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
            data_address1 = zext_ln61_33_fu_1305_p1;
        end else if (((1'b0 == ap_block_pp0_stage16) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
            data_address1 = zext_ln61_31_fu_1273_p1;
        end else if (((1'b0 == ap_block_pp0_stage15) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
            data_address1 = zext_ln61_29_fu_1239_p1;
        end else if (((1'b0 == ap_block_pp0_stage14) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
            data_address1 = zext_ln61_27_fu_1207_p1;
        end else if (((1'b0 == ap_block_pp0_stage13) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
            data_address1 = zext_ln61_25_fu_1181_p1;
        end else if (((1'b0 == ap_block_pp0_stage12) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
            data_address1 = zext_ln61_23_fu_1155_p1;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            data_address1 = zext_ln61_21_fu_1129_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            data_address1 = zext_ln61_19_fu_1097_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            data_address1 = zext_ln61_17_fu_1063_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            data_address1 = zext_ln61_15_fu_1031_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            data_address1 = zext_ln61_13_fu_997_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            data_address1 = zext_ln61_11_fu_965_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            data_address1 = zext_ln61_9_fu_939_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            data_address1 = zext_ln61_7_fu_907_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            data_address1 = zext_ln61_5_fu_873_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            data_address1 = zext_ln61_3_fu_841_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            data_address1 = zext_ln61_1_fu_812_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            data_address1 = zext_ln57_fu_774_p1;
        end else begin
            data_address1 = 'bx;
        end
    end else begin
        data_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage31_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) 
    | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data_ce0 = 1'b1;
    end else begin
        data_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage30_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001) 
    & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 
    == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) 
    | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        data_ce1 = 1'b1;
    end else begin
        data_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_702_p0 = c_30_reg_2747;
    end else if ((((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        grp_fu_702_p0 = reg_750;
    end else if ((((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)))) begin
        grp_fu_702_p0 = reg_745;
    end else if ((((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_702_p0 = reg_740;
    end else if ((((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        grp_fu_702_p0 = reg_735;
    end else if ((((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)))) begin
        grp_fu_702_p0 = reg_730;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_702_p0 = reg_724;
    end else begin
        grp_fu_702_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_702_p1 = mul88_30_reg_2742_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_702_p1 = mul88_29_reg_2737_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_702_p1 = mul88_28_reg_2732_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_702_p1 = mul88_27_reg_2717_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_702_p1 = mul88_26_reg_2702_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_702_p1 = mul88_25_reg_2682_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_702_p1 = mul88_24_reg_2657_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_fu_702_p1 = mul88_23_reg_2632_pp0_iter3_reg;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_702_p1 = mul88_22_reg_2607_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_702_p1 = mul88_21_reg_2582_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_702_p1 = mul88_20_reg_2557_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_702_p1 = mul88_19_reg_2532_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_702_p1 = mul88_18_reg_2507_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_702_p1 = mul88_17_reg_2477_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_fu_702_p1 = mul88_16_reg_2452_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_702_p1 = mul88_15_reg_2427_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_702_p1 = mul88_14_reg_2402_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_702_p1 = mul88_13_reg_2377_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_702_p1 = mul88_12_reg_2352_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_702_p1 = mul88_11_reg_2327_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_fu_702_p1 = mul88_10_reg_2302_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_702_p1 = mul88_s_reg_2277_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_702_p1 = mul88_9_reg_2243_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_702_p1 = mul88_8_reg_2218_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_702_p1 = mul88_7_reg_2193;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_702_p1 = mul88_6_reg_2163;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_fu_702_p1 = reg_724;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_702_p1 = mul88_4_reg_2098;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_702_p1 = mul88_3_reg_2063;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_702_p1 = mul88_2_reg_2033;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_702_p1 = mul88_1_reg_2002;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_702_p1 = 32'd0;
    end else begin
        grp_fu_702_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_707_p0 = bitcast_ln61_62_fu_1736_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_707_p0 = bitcast_ln61_60_fu_1726_p1;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_fu_707_p0 = bitcast_ln61_58_fu_1702_p1;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_fu_707_p0 = bitcast_ln61_56_fu_1676_p1;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_fu_707_p0 = bitcast_ln61_54_fu_1650_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_707_p0 = bitcast_ln61_52_fu_1624_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_fu_707_p0 = bitcast_ln61_50_fu_1598_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_707_p0 = bitcast_ln61_48_fu_1572_p1;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_707_p0 = bitcast_ln61_46_fu_1546_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_707_p0 = bitcast_ln61_44_fu_1520_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_707_p0 = bitcast_ln61_42_fu_1488_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_707_p0 = bitcast_ln61_40_fu_1454_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_707_p0 = bitcast_ln61_38_fu_1422_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_707_p0 = bitcast_ln61_36_fu_1388_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_707_p0 = bitcast_ln61_34_fu_1356_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_707_p0 = bitcast_ln61_32_fu_1322_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_707_p0 = bitcast_ln61_30_fu_1290_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_707_p0 = bitcast_ln61_28_fu_1256_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_707_p0 = bitcast_ln61_26_fu_1223_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_707_p0 = bitcast_ln61_24_fu_1194_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_707_p0 = bitcast_ln61_22_fu_1168_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_707_p0 = bitcast_ln61_20_fu_1142_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_707_p0 = bitcast_ln61_18_fu_1114_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_707_p0 = bitcast_ln61_16_fu_1080_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_707_p0 = bitcast_ln61_14_fu_1048_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_707_p0 = bitcast_ln61_12_fu_1014_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_707_p0 = bitcast_ln61_10_fu_981_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_707_p0 = bitcast_ln61_8_fu_952_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_707_p0 = bitcast_ln61_6_fu_924_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_707_p0 = bitcast_ln61_4_fu_890_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_707_p0 = bitcast_ln61_2_fu_857_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_707_p0 = bitcast_ln61;
    end else begin
        grp_fu_707_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_707_p1 = bitcast_ln61_63_fu_1741_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_707_p1 = bitcast_ln61_61_fu_1731_p1;
    end else if (((1'b0 == ap_block_pp0_stage31) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage31))) begin
        grp_fu_707_p1 = bitcast_ln61_59_fu_1707_p1;
    end else if (((1'b0 == ap_block_pp0_stage30) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage30))) begin
        grp_fu_707_p1 = bitcast_ln61_57_fu_1681_p1;
    end else if (((1'b0 == ap_block_pp0_stage29) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage29))) begin
        grp_fu_707_p1 = bitcast_ln61_55_fu_1655_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_707_p1 = bitcast_ln61_53_fu_1629_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        grp_fu_707_p1 = bitcast_ln61_51_fu_1603_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        grp_fu_707_p1 = bitcast_ln61_49_fu_1577_p1;
    end else if (((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
        grp_fu_707_p1 = bitcast_ln61_47_fu_1551_p1;
    end else if (((1'b0 == ap_block_pp0_stage24) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24))) begin
        grp_fu_707_p1 = bitcast_ln61_45_fu_1525_p1;
    end else if (((1'b0 == ap_block_pp0_stage23) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage23))) begin
        grp_fu_707_p1 = bitcast_ln61_43_fu_1493_p1;
    end else if (((1'b0 == ap_block_pp0_stage22) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage22))) begin
        grp_fu_707_p1 = bitcast_ln61_41_fu_1459_p1;
    end else if (((1'b0 == ap_block_pp0_stage21) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage21))) begin
        grp_fu_707_p1 = bitcast_ln61_39_fu_1427_p1;
    end else if (((1'b0 == ap_block_pp0_stage20) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage20))) begin
        grp_fu_707_p1 = bitcast_ln61_37_fu_1393_p1;
    end else if (((1'b0 == ap_block_pp0_stage19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage19))) begin
        grp_fu_707_p1 = bitcast_ln61_35_fu_1361_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        grp_fu_707_p1 = bitcast_ln61_33_fu_1327_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        grp_fu_707_p1 = bitcast_ln61_31_fu_1295_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        grp_fu_707_p1 = bitcast_ln61_29_fu_1261_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        grp_fu_707_p1 = bitcast_ln61_27_fu_1228_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        grp_fu_707_p1 = bitcast_ln61_25_fu_1199_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        grp_fu_707_p1 = bitcast_ln61_23_fu_1173_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        grp_fu_707_p1 = bitcast_ln61_21_fu_1147_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        grp_fu_707_p1 = bitcast_ln61_19_fu_1119_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        grp_fu_707_p1 = bitcast_ln61_17_fu_1085_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        grp_fu_707_p1 = bitcast_ln61_15_fu_1053_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        grp_fu_707_p1 = bitcast_ln61_13_fu_1019_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        grp_fu_707_p1 = bitcast_ln61_11_fu_986_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        grp_fu_707_p1 = bitcast_ln61_9_fu_957_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        grp_fu_707_p1 = bitcast_ln61_7_fu_929_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_707_p1 = bitcast_ln61_5_fu_895_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_707_p1 = bitcast_ln61_3_fu_862_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_707_p1 = bitcast_ln61_1_fu_829_p1;
    end else begin
        grp_fu_707_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to5 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if (((ap_idle_pp0_0to3 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter4_stage7))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1_fu_1768_p3 = {{tmp_3_fu_1758_p4}, {i_1}};

assign add_ln57_fu_792_p2 = (ap_sig_allocacmp_j_2 + 6'd1);

assign add_ln61_10_fu_1498_p2 = ($signed(zext_ln57_1_reg_2268) + $signed(10'd736));

assign add_ln61_1_fu_867_p2 = (zext_ln57_3_fu_854_p1 + 8'd96);

assign add_ln61_2_fu_934_p2 = ($signed(zext_ln57_3_reg_1913) + $signed(8'd160));

assign add_ln61_3_fu_991_p2 = (zext_ln57_4_fu_978_p1 + 9'd224);

assign add_ln61_4_fu_1058_p2 = ($signed(zext_ln57_4_reg_2027) + $signed(9'd288));

assign add_ln61_5_fu_1124_p2 = ($signed(zext_ln57_4_reg_2027) + $signed(9'd352));

assign add_ln61_6_fu_1233_p2 = (zext_ln57_1_fu_1220_p1 + 10'd480);

assign add_ln61_7_fu_1300_p2 = ($signed(zext_ln57_1_reg_2268) + $signed(10'd544));

assign add_ln61_8_fu_1366_p2 = ($signed(zext_ln57_1_reg_2268) + $signed(10'd608));

assign add_ln61_9_fu_1432_p2 = ($signed(zext_ln57_1_reg_2268) + $signed(10'd672));

assign add_ln61_fu_806_p2 = (zext_ln57_2_fu_803_p1 + 7'd32);

assign add_ln62_fu_1516_p2 = (zext_ln57_1_reg_2268 + ii);

assign add_ln64_fu_1780_p2 = (jj_fu_140 + 10'd32);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage19 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage20 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp0_stage21 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp0_stage22 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_pp0_stage23 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp0_stage29 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage30 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp0_stage31 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage31;

assign bitcast_ln61_10_fu_981_p1 = reg_716;

assign bitcast_ln61_11_fu_986_p1 = reg_711;

assign bitcast_ln61_12_fu_1014_p1 = reg_720;

assign bitcast_ln61_13_fu_1019_p1 = reg_711;

assign bitcast_ln61_14_fu_1048_p1 = reg_716;

assign bitcast_ln61_15_fu_1053_p1 = reg_711;

assign bitcast_ln61_16_fu_1080_p1 = reg_720;

assign bitcast_ln61_17_fu_1085_p1 = reg_711;

assign bitcast_ln61_18_fu_1114_p1 = reg_716;

assign bitcast_ln61_19_fu_1119_p1 = reg_711;

assign bitcast_ln61_1_fu_829_p1 = reg_711;

assign bitcast_ln61_20_fu_1142_p1 = reg_720;

assign bitcast_ln61_21_fu_1147_p1 = reg_711;

assign bitcast_ln61_22_fu_1168_p1 = reg_716;

assign bitcast_ln61_23_fu_1173_p1 = reg_711;

assign bitcast_ln61_24_fu_1194_p1 = reg_720;

assign bitcast_ln61_25_fu_1199_p1 = reg_711;

assign bitcast_ln61_26_fu_1223_p1 = reg_716;

assign bitcast_ln61_27_fu_1228_p1 = reg_711;

assign bitcast_ln61_28_fu_1256_p1 = reg_720;

assign bitcast_ln61_29_fu_1261_p1 = reg_711;

assign bitcast_ln61_2_fu_857_p1 = reg_716;

assign bitcast_ln61_30_fu_1290_p1 = reg_716;

assign bitcast_ln61_31_fu_1295_p1 = reg_711;

assign bitcast_ln61_32_fu_1322_p1 = reg_720;

assign bitcast_ln61_33_fu_1327_p1 = reg_711;

assign bitcast_ln61_34_fu_1356_p1 = reg_716;

assign bitcast_ln61_35_fu_1361_p1 = reg_711;

assign bitcast_ln61_36_fu_1388_p1 = reg_720;

assign bitcast_ln61_37_fu_1393_p1 = reg_711;

assign bitcast_ln61_38_fu_1422_p1 = reg_716;

assign bitcast_ln61_39_fu_1427_p1 = reg_711;

assign bitcast_ln61_3_fu_862_p1 = reg_711;

assign bitcast_ln61_40_fu_1454_p1 = reg_720;

assign bitcast_ln61_41_fu_1459_p1 = reg_711;

assign bitcast_ln61_42_fu_1488_p1 = reg_716;

assign bitcast_ln61_43_fu_1493_p1 = reg_711;

assign bitcast_ln61_44_fu_1520_p1 = reg_720;

assign bitcast_ln61_45_fu_1525_p1 = reg_711;

assign bitcast_ln61_46_fu_1546_p1 = reg_716;

assign bitcast_ln61_47_fu_1551_p1 = reg_711;

assign bitcast_ln61_48_fu_1572_p1 = reg_720;

assign bitcast_ln61_49_fu_1577_p1 = reg_711;

assign bitcast_ln61_4_fu_890_p1 = reg_720;

assign bitcast_ln61_50_fu_1598_p1 = reg_716;

assign bitcast_ln61_51_fu_1603_p1 = reg_711;

assign bitcast_ln61_52_fu_1624_p1 = reg_720;

assign bitcast_ln61_53_fu_1629_p1 = reg_711;

assign bitcast_ln61_54_fu_1650_p1 = reg_716;

assign bitcast_ln61_55_fu_1655_p1 = reg_711;

assign bitcast_ln61_56_fu_1676_p1 = reg_720;

assign bitcast_ln61_57_fu_1681_p1 = reg_711;

assign bitcast_ln61_58_fu_1702_p1 = reg_716;

assign bitcast_ln61_59_fu_1707_p1 = reg_711;

assign bitcast_ln61_5_fu_895_p1 = reg_711;

assign bitcast_ln61_60_fu_1726_p1 = reg_720;

assign bitcast_ln61_61_fu_1731_p1 = reg_711;

assign bitcast_ln61_62_fu_1736_p1 = reg_716;

assign bitcast_ln61_63_fu_1741_p1 = reg_711;

assign bitcast_ln61_6_fu_924_p1 = reg_716;

assign bitcast_ln61_7_fu_929_p1 = reg_711;

assign bitcast_ln61_8_fu_952_p1 = reg_720;

assign bitcast_ln61_9_fu_957_p1 = reg_711;

assign bitcast_ln62_fu_1750_p1 = reg_740;

assign grp_fu_296_p_ce = 1'b1;

assign grp_fu_296_p_din0 = grp_fu_702_p0;

assign grp_fu_296_p_din1 = grp_fu_702_p1;

assign grp_fu_296_p_opcode = 2'd0;

assign grp_fu_300_p_ce = 1'b1;

assign grp_fu_300_p_din0 = grp_fu_707_p0;

assign grp_fu_300_p_din1 = grp_fu_707_p1;

assign icmp_ln57_fu_768_p2 = ((ap_sig_allocacmp_j_2 == 6'd32) ? 1'b1 : 1'b0);

assign sext_ln61_10_fu_1212_p1 = zext_ln61_cast_reg_1861;

assign sext_ln61_11_fu_1508_p1 = zext_ln61_14_cast_reg_2053;

assign sext_ln61_12_fu_1530_p1 = zext_ln61_15_cast_reg_2078;

assign sext_ln61_13_fu_1538_p1 = zext_ln61_16_cast_reg_2088;

assign sext_ln61_14_fu_1556_p1 = add_ln61_4_reg_2113;

assign sext_ln61_15_fu_1564_p1 = zext_ln61_18_cast_reg_2123;

assign sext_ln61_16_fu_1582_p1 = zext_ln61_19_cast_reg_2143;

assign sext_ln61_17_fu_1590_p1 = zext_ln61_20_cast_reg_2153;

assign sext_ln61_18_fu_1608_p1 = add_ln61_5_reg_2178;

assign sext_ln61_19_fu_1616_p1 = zext_ln61_6_cast_reg_1933;

assign sext_ln61_1_fu_944_p1 = zext_ln61_2_cast_reg_1879;

assign sext_ln61_20_fu_1634_p1 = zext_ln61_7_cast_reg_1954;

assign sext_ln61_21_fu_1642_p1 = zext_ln61_8_cast_reg_1965;

assign sext_ln61_22_fu_1660_p1 = add_ln61_2_reg_1986;

assign sext_ln61_23_fu_1668_p1 = zext_ln61_2_cast_reg_1879;

assign sext_ln61_24_fu_1686_p1 = zext_ln61_3_cast_reg_1896;

assign sext_ln61_25_fu_1694_p1 = zext_ln61_cast_reg_1861;

assign sext_ln61_26_fu_1717_p1 = $signed(xor_ln61_fu_1712_p2);

assign sext_ln61_2_fu_962_p1 = zext_ln61_3_cast_reg_1896;

assign sext_ln61_3_fu_970_p1 = zext_ln61_cast_reg_1861;

assign sext_ln61_4_fu_1134_p1 = zext_ln61_6_cast_reg_1933;

assign sext_ln61_5_fu_1152_p1 = zext_ln61_7_cast_reg_1954;

assign sext_ln61_6_fu_1160_p1 = zext_ln61_8_cast_reg_1965;

assign sext_ln61_7_fu_1178_p1 = add_ln61_2_reg_1986;

assign sext_ln61_8_fu_1186_p1 = zext_ln61_2_cast_reg_1879;

assign sext_ln61_9_fu_1204_p1 = zext_ln61_3_cast_reg_1896;

assign sext_ln61_fu_846_p1 = zext_ln61_cast_reg_1861;

assign tmp_3_fu_1758_p4 = {{jj_fu_140[9:5]}};

assign xor_ln61_fu_1712_p2 = (j_2_reg_1835 ^ 6'd32);

assign zext_ln57_1_fu_1220_p1 = j_2_reg_1835;

assign zext_ln57_2_fu_803_p1 = j_2_reg_1835;

assign zext_ln57_3_fu_854_p1 = j_2_reg_1835;

assign zext_ln57_4_fu_978_p1 = j_2_reg_1835;

assign zext_ln57_fu_774_p1 = ap_sig_allocacmp_j_2;

assign zext_ln61_10_fu_947_p1 = $unsigned(sext_ln61_1_fu_944_p1);

assign zext_ln61_11_fu_965_p1 = $unsigned(sext_ln61_2_fu_962_p1);

assign zext_ln61_12_fu_973_p1 = $unsigned(sext_ln61_3_fu_970_p1);

assign zext_ln61_13_fu_997_p1 = add_ln61_3_fu_991_p2;

assign zext_ln61_14_cast_fu_1002_p3 = {{4'd8}, {i_1}};

assign zext_ln61_14_fu_1009_p1 = $unsigned(zext_ln61_14_cast_fu_1002_p3);

assign zext_ln61_15_cast_fu_1024_p3 = {{3'd4}, {j_2_reg_1835}};

assign zext_ln61_15_fu_1031_p1 = $unsigned(zext_ln61_15_cast_fu_1024_p3);

assign zext_ln61_16_cast_fu_1036_p3 = {{4'd9}, {i_1}};

assign zext_ln61_16_fu_1043_p1 = $unsigned(zext_ln61_16_cast_fu_1036_p3);

assign zext_ln61_17_fu_1063_p1 = $unsigned(add_ln61_4_fu_1058_p2);

assign zext_ln61_18_cast_fu_1068_p3 = {{4'd10}, {i_1}};

assign zext_ln61_18_fu_1075_p1 = $unsigned(zext_ln61_18_cast_fu_1068_p3);

assign zext_ln61_19_cast_fu_1090_p3 = {{3'd5}, {j_2_reg_1835}};

assign zext_ln61_19_fu_1097_p1 = $unsigned(zext_ln61_19_cast_fu_1090_p3);

assign zext_ln61_1_fu_812_p1 = add_ln61_fu_806_p2;

assign zext_ln61_20_cast_fu_1102_p3 = {{4'd11}, {i_1}};

assign zext_ln61_20_fu_1109_p1 = $unsigned(zext_ln61_20_cast_fu_1102_p3);

assign zext_ln61_21_fu_1129_p1 = $unsigned(add_ln61_5_fu_1124_p2);

assign zext_ln61_22_fu_1137_p1 = $unsigned(sext_ln61_4_fu_1134_p1);

assign zext_ln61_23_fu_1155_p1 = $unsigned(sext_ln61_5_fu_1152_p1);

assign zext_ln61_24_fu_1163_p1 = $unsigned(sext_ln61_6_fu_1160_p1);

assign zext_ln61_25_fu_1181_p1 = $unsigned(sext_ln61_7_fu_1178_p1);

assign zext_ln61_26_fu_1189_p1 = $unsigned(sext_ln61_8_fu_1186_p1);

assign zext_ln61_27_fu_1207_p1 = $unsigned(sext_ln61_9_fu_1204_p1);

assign zext_ln61_28_fu_1215_p1 = $unsigned(sext_ln61_10_fu_1212_p1);

assign zext_ln61_29_fu_1239_p1 = add_ln61_6_fu_1233_p2;

assign zext_ln61_2_cast_fu_817_p3 = {{2'd2}, {i_1}};

assign zext_ln61_2_fu_824_p1 = $unsigned(zext_ln61_2_cast_fu_817_p3);

assign zext_ln61_30_cast_fu_1244_p3 = {{5'd16}, {i_1}};

assign zext_ln61_30_fu_1251_p1 = zext_ln61_30_cast_fu_1244_p3;

assign zext_ln61_31_cast_fu_1266_p3 = {{4'd8}, {j_2_reg_1835}};

assign zext_ln61_31_fu_1273_p1 = zext_ln61_31_cast_fu_1266_p3;

assign zext_ln61_32_cast_fu_1278_p3 = {{5'd17}, {i_1}};

assign zext_ln61_32_fu_1285_p1 = zext_ln61_32_cast_fu_1278_p3;

assign zext_ln61_33_fu_1305_p1 = add_ln61_7_fu_1300_p2;

assign zext_ln61_34_cast_fu_1310_p3 = {{5'd18}, {i_1}};

assign zext_ln61_34_fu_1317_p1 = zext_ln61_34_cast_fu_1310_p3;

assign zext_ln61_35_cast_fu_1332_p3 = {{4'd9}, {j_2_reg_1835}};

assign zext_ln61_35_fu_1339_p1 = zext_ln61_35_cast_fu_1332_p3;

assign zext_ln61_36_cast_fu_1344_p3 = {{5'd19}, {i_1}};

assign zext_ln61_36_fu_1351_p1 = zext_ln61_36_cast_fu_1344_p3;

assign zext_ln61_37_fu_1371_p1 = add_ln61_8_fu_1366_p2;

assign zext_ln61_38_cast_fu_1376_p3 = {{5'd20}, {i_1}};

assign zext_ln61_38_fu_1383_p1 = zext_ln61_38_cast_fu_1376_p3;

assign zext_ln61_39_cast_fu_1398_p3 = {{4'd10}, {j_2_reg_1835}};

assign zext_ln61_39_fu_1405_p1 = zext_ln61_39_cast_fu_1398_p3;

assign zext_ln61_3_cast_fu_834_p3 = {{1'd1}, {j_2_reg_1835}};

assign zext_ln61_3_fu_841_p1 = $unsigned(zext_ln61_3_cast_fu_834_p3);

assign zext_ln61_40_cast_fu_1410_p3 = {{5'd21}, {i_1}};

assign zext_ln61_40_fu_1417_p1 = zext_ln61_40_cast_fu_1410_p3;

assign zext_ln61_41_fu_1437_p1 = add_ln61_9_fu_1432_p2;

assign zext_ln61_42_cast_fu_1442_p3 = {{5'd22}, {i_1}};

assign zext_ln61_42_fu_1449_p1 = zext_ln61_42_cast_fu_1442_p3;

assign zext_ln61_43_cast_fu_1464_p3 = {{4'd11}, {j_2_reg_1835}};

assign zext_ln61_43_fu_1471_p1 = zext_ln61_43_cast_fu_1464_p3;

assign zext_ln61_44_cast_fu_1476_p3 = {{5'd23}, {i_1}};

assign zext_ln61_44_fu_1483_p1 = zext_ln61_44_cast_fu_1476_p3;

assign zext_ln61_45_fu_1503_p1 = add_ln61_10_fu_1498_p2;

assign zext_ln61_46_fu_1511_p1 = $unsigned(sext_ln61_11_fu_1508_p1);

assign zext_ln61_47_fu_1533_p1 = $unsigned(sext_ln61_12_fu_1530_p1);

assign zext_ln61_48_fu_1541_p1 = $unsigned(sext_ln61_13_fu_1538_p1);

assign zext_ln61_49_fu_1559_p1 = $unsigned(sext_ln61_14_fu_1556_p1);

assign zext_ln61_4_fu_849_p1 = $unsigned(sext_ln61_fu_846_p1);

assign zext_ln61_50_fu_1567_p1 = $unsigned(sext_ln61_15_fu_1564_p1);

assign zext_ln61_51_fu_1585_p1 = $unsigned(sext_ln61_16_fu_1582_p1);

assign zext_ln61_52_fu_1593_p1 = $unsigned(sext_ln61_17_fu_1590_p1);

assign zext_ln61_53_fu_1611_p1 = $unsigned(sext_ln61_18_fu_1608_p1);

assign zext_ln61_54_fu_1619_p1 = $unsigned(sext_ln61_19_fu_1616_p1);

assign zext_ln61_55_fu_1637_p1 = $unsigned(sext_ln61_20_fu_1634_p1);

assign zext_ln61_56_fu_1645_p1 = $unsigned(sext_ln61_21_fu_1642_p1);

assign zext_ln61_57_fu_1663_p1 = $unsigned(sext_ln61_22_fu_1660_p1);

assign zext_ln61_58_fu_1671_p1 = $unsigned(sext_ln61_23_fu_1668_p1);

assign zext_ln61_59_fu_1689_p1 = $unsigned(sext_ln61_24_fu_1686_p1);

assign zext_ln61_5_fu_873_p1 = add_ln61_1_fu_867_p2;

assign zext_ln61_60_fu_1697_p1 = $unsigned(sext_ln61_25_fu_1694_p1);

assign zext_ln61_61_fu_1721_p1 = $unsigned(sext_ln61_26_fu_1717_p1);

assign zext_ln61_6_cast_fu_878_p3 = {{3'd4}, {i_1}};

assign zext_ln61_6_fu_885_p1 = $unsigned(zext_ln61_6_cast_fu_878_p3);

assign zext_ln61_7_cast_fu_900_p3 = {{2'd2}, {j_2_reg_1835}};

assign zext_ln61_7_fu_907_p1 = $unsigned(zext_ln61_7_cast_fu_900_p3);

assign zext_ln61_8_cast_fu_912_p3 = {{3'd5}, {i_1}};

assign zext_ln61_8_fu_919_p1 = $unsigned(zext_ln61_8_cast_fu_912_p3);

assign zext_ln61_9_fu_939_p1 = $unsigned(add_ln61_2_fu_934_p2);

assign zext_ln61_cast_fu_779_p3 = {{1'd1}, {i_1}};

assign zext_ln61_fu_787_p1 = $unsigned(zext_ln61_cast_fu_779_p3);

assign zext_ln62_fu_1746_p1 = add_ln62_reg_2502_pp0_iter4_reg;

assign zext_ln63_fu_1775_p1 = add_ln1_fu_1768_p3;

always @ (posedge ap_clk) begin
    zext_ln61_cast_reg_1861[5] <= 1'b1;
    zext_ln61_2_cast_reg_1879[6:5] <= 2'b10;
    zext_ln61_3_cast_reg_1896[6] <= 1'b1;
    zext_ln57_3_reg_1913[7:6] <= 2'b00;
    zext_ln61_6_cast_reg_1933[7:5] <= 3'b100;
    zext_ln61_7_cast_reg_1954[7:6] <= 2'b10;
    zext_ln61_8_cast_reg_1965[7:5] <= 3'b101;
    zext_ln57_4_reg_2027[8:6] <= 3'b000;
    zext_ln61_14_cast_reg_2053[8:5] <= 4'b1000;
    zext_ln61_15_cast_reg_2078[8:6] <= 3'b100;
    zext_ln61_16_cast_reg_2088[8:5] <= 4'b1001;
    zext_ln61_18_cast_reg_2123[8:5] <= 4'b1010;
    zext_ln61_19_cast_reg_2143[8:6] <= 3'b101;
    zext_ln61_20_cast_reg_2153[8:5] <= 4'b1011;
    zext_ln57_1_reg_2268[9:6] <= 4'b0000;
end

endmodule //correlation_correlation_Pipeline_VITIS_LOOP_57_3
