VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2024-11-05T16:37:04
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/home/xiaokewan/Software/vtr-verilog-to-routing-master/vpr/vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/D-Pack/gnl_example/stratixiv/10000/rent_exp_0.60.blif --disp on

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratixiv_arch.timing.xml
Circuit name: rent_exp_0.60

# Loading Architecture Description
# Loading Architecture Description took 0.35 seconds (max_rss 80.1 MiB, delta_rss +64.9 MiB)

Timing analysis: ON
Circuit netlist file: rent_exp_0.60.net
Circuit placement file: rent_exp_0.60.place
Circuit routing file: rent_exp_0.60.route
Circuit SDC file: rent_exp_0.60.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: NO_FIXED_CHANNEL_WIDTH
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
# Building complex block graph took 3.42 seconds (max_rss 954.2 MiB, delta_rss +874.1 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/D-Pack/gnl_example/stratixiv/10000/rent_exp_0.60.blif
# Load circuit
# Load circuit took 0.04 seconds (max_rss 954.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 0 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 0
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 954.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.01 seconds (max_rss 954.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 954.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 11413
    .input :     528
    .latch :    1659
    .output:     226
    6-LUT  :    9000
  Nets  : 11187
    Avg Fanout:     2.0
    Max Fanout:  1659.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 33731
  Timing Graph Edges: 44862
  Timing Graph Levels: 84
# Build Timing Graph took 0.02 seconds (max_rss 954.5 MiB, delta_rss +0.4 MiB)
Netlist contains 1 clocks
  Netlist Clock 'pclk' Fanout: 1659 pins (4.9%), 1659 blocks (14.5%)
# Load Timing Constraints

SDC file 'rent_exp_0.60.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on netlist clock 'pclk'
   * optimize netlist clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'pclk' Source: 'pclk.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 954.5 MiB, delta_rss +0.0 MiB)
# Packing
Warning 1: Block type 'M144K' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Warning 2: Block type 'EMPTY' grid location specification startx (33 = 33) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/D-Pack/gnl_example/stratixiv/10000/rent_exp_0.60.blif'.

After removing unused inputs...
	total blocks: 11413, total nets: 11187, total inputs: 528, total outputs: 226
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].cin[0]


There is one chain in this architecture called "share_chain" with the following starting points:
	LAB[0]/alm[0]/lut[0]/lcell_comb[0].sharein[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 1.01382e-09
Packing with pin utilization targets: io:1,1 PLL:1,1 LAB:0.8,1 DSP:1,1 M9K:1,1 M144K:1,1
Packing with high fanout thresholds: io:128 PLL:128 LAB:32 DSP:128 M9K:128 M144K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
   456/11413     3%                           16    11 x 8     
   912/11413     7%                           33    13 x 10    
  1368/11413    11%                           48    14 x 10    
  1824/11413    15%                           65    16 x 12    
  2280/11413    19%                           83    17 x 13    
  2736/11413    23%                           99    17 x 13    
  3192/11413    27%                          117    19 x 14    
  3648/11413    31%                          136    20 x 15    
  4104/11413    35%                          154    20 x 15    
  4560/11413    39%                          173    21 x 16    
  5016/11413    43%                          192    22 x 16    
  5472/11413    47%                          211    23 x 17    
  5928/11413    51%                          230    24 x 18    
  6384/11413    55%                          250    24 x 18    
  6840/11413    59%                          271    25 x 19    
  7296/11413    63%                          291    26 x 19    
  7752/11413    67%                          312    27 x 20    
  8208/11413    71%                          333    27 x 20    
  8664/11413    75%                          355    28 x 21    
  9120/11413    79%                          376    29 x 21    
  9576/11413    83%                          398    30 x 22    
 10032/11413    87%                          420    30 x 22    
 10488/11413    91%                          443    31 x 23    
 10944/11413    95%                          760    50 x 37    
 11400/11413    99%                         1216   115 x 85    
Incr Slack updates 1 in 0.000288439 sec
Full Max Req/Worst Slack updates 1 in 1.9586e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 0.000646188 sec
FPGA sized to 117 x 87 (auto)
Device Utilization: 0.08 (target 1.00)
	Block Utilization: 0.99 Type: io
	Block Utilization: 0.06 Type: LAB

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        754                               0.299735                     0.700265   
       PLL          0                                      0                            0   
       LAB        476                                19.6849                      12.7206   
       DSP          0                                      0                            0   
       M9K          0                                      0                            0   
     M144K          0                                      0                            0   
Absorbed logical nets 4604 out of 11187 nets, 6583 nets not absorbed.

Netlist conversion complete.

# Packing took 4.50 seconds (max_rss 1017.5 MiB, delta_rss +62.4 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'rent_exp_0.60.net'.
Detected 0 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.33393 seconds).
Warning 3: Treated 0 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.35 seconds (max_rss 1055.8 MiB, delta_rss +38.2 MiB)
Warning 4: Netlist contains 0 global net to non-global architecture pin connections

Pb types usage...
  io         : 754
   pad       : 754
    inpad    : 528
    outpad   : 226
  LAB        : 476
   alm       : 4511
    lut      : 9000
     lut6    : 9000
      lut    : 9000
    dff      : 1659
     ff      : 1659

# Create Device
## Build Device Grid
FPGA sized to 117 x 87: 10179 grid tiles (auto)

Resource usage...
	Netlist
		754	blocks of type: io
	Architecture
		760	blocks of type: io
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL
	Netlist
		476	blocks of type: LAB
	Architecture
		8549	blocks of type: LAB
	Netlist
		0	blocks of type: DSP
	Architecture
		60	blocks of type: DSP
	Netlist
		0	blocks of type: M9K
	Architecture
		415	blocks of type: M9K
	Netlist
		0	blocks of type: M144K
	Architecture
		20	blocks of type: M144K

Device Utilization: 0.08 (target 1.00)
	Physical Tile io:
	Block Utilization: 0.99 Logical Block: io
	Physical Tile PLL:
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile LAB:
	Block Utilization: 0.06 Logical Block: LAB
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M9K:
	Block Utilization: 0.00 Logical Block: M9K
	Physical Tile M144K:
	Block Utilization: 0.00 Logical Block: M144K

FPGA size limited by block type(s): io

## Build Device Grid took 0.03 seconds (max_rss 1059.4 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1316008
OPIN->CHANX/CHANY edge count before creating direct connections: 2656804
OPIN->CHANX/CHANY edge count after creating direct connections: 3045364
CHAN->CHAN type edge count:7462856
## Build routing resource graph took 5.20 seconds (max_rss 1481.1 MiB, delta_rss +421.6 MiB)
  RR Graph Nodes: 2029506
  RR Graph Edges: 11824228
# Create Device took 5.40 seconds (max_rss 1481.1 MiB, delta_rss +421.6 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 27.55 seconds (max_rss 1481.1 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 1481.1 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 27.55 seconds (max_rss 1481.1 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1316008
OPIN->CHANX/CHANY edge count before creating direct connections: 14158918
OPIN->CHANX/CHANY edge count after creating direct connections: 14547478
CHAN->CHAN type edge count:42738102
## Build routing resource graph took 29.60 seconds (max_rss 2782.3 MiB, delta_rss +1301.2 MiB)
  RR Graph Nodes: 4022714
  RR Graph Edges: 58601588
## Computing router lookahead map
### Computing wire lookahead
### Computing wire lookahead took 150.35 seconds (max_rss 2782.3 MiB, delta_rss +0.0 MiB)
### Computing src/opin lookahead
### Computing src/opin lookahead took 0.00 seconds (max_rss 2782.3 MiB, delta_rss +0.0 MiB)
## Computing router lookahead map took 150.36 seconds (max_rss 2782.3 MiB, delta_rss +0.0 MiB)
## Computing delta delays
## Computing delta delays took 111.27 seconds (max_rss 2782.3 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 291.70 seconds (max_rss 2782.3 MiB, delta_rss +1301.2 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 2782.3 MiB, delta_rss +0.0 MiB)

There are 9222 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 270103

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 507.713 td_cost: 3.91183e-06
Initial placement estimated Critical Path Delay (CPD): 40.5735 ns
Initial placement estimated setup Total Negative Slack (sTNS): -33880.5 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -40.5735 ns

Initial placement estimated setup slack histogram:
[ -4.1e-08: -3.7e-08)   2 (  0.1%) |
[ -3.7e-08: -3.3e-08)  20 (  1.1%) |**
[ -3.3e-08: -2.8e-08)  99 (  5.3%) |*********
[ -2.8e-08: -2.4e-08) 295 ( 15.6%) |***************************
[ -2.4e-08:   -2e-08) 506 ( 26.8%) |***********************************************
[   -2e-08: -1.6e-08) 303 ( 16.1%) |****************************
[ -1.6e-08: -1.2e-08) 158 (  8.4%) |***************
[ -1.2e-08: -8.3e-09) 132 (  7.0%) |************
[ -8.3e-09: -4.3e-09) 247 ( 13.1%) |***********************
[ -4.3e-09: -2.3e-10) 123 (  6.5%) |***********
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 6587
Warning 5: Starting t: 458 of 1230 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 9.0e-04   0.842     328.95 2.8048e-06  35.701  -3.11e+04  -35.701   0.838  0.0582  116.0     1.00      6587  0.200
   2    0.0 8.1e-04   0.960     287.05 2.6104e-06  32.201  -2.85e+04  -32.201   0.807  0.0187  116.0     1.00     13174  0.900
   3    0.0 7.3e-04   0.976     272.61 2.719e-06   28.855  -2.77e+04  -28.855   0.781  0.0110  116.0     1.00     19761  0.900
   4    0.0 6.9e-04   0.983     262.13 2.5422e-06  29.332  -2.71e+04  -29.332   0.783  0.0086  116.0     1.00     26348  0.950
   5    0.0 6.6e-04   0.987     254.82 2.5133e-06  28.968  -2.71e+04  -28.968   0.761  0.0052  116.0     1.00     32935  0.950
   6    0.0 6.2e-04   0.988     251.96 2.5709e-06  27.831  -2.71e+04  -27.831   0.757  0.0055  116.0     1.00     39522  0.950
   7    0.0 5.9e-04   0.979     246.93 2.5575e-06  27.349  -2.69e+04  -27.349   0.752  0.0097  116.0     1.00     46109  0.950
   8    0.0 5.6e-04   0.998     245.71 2.558e-06   27.165  -2.67e+04  -27.165   0.758  0.0067  116.0     1.00     52696  0.950
   9    0.0 5.4e-04   0.985     241.99 2.4801e-06  27.506  -2.65e+04  -27.506   0.738  0.0072  116.0     1.00     59283  0.950
  10    0.0 5.1e-04   0.991     237.09 2.4104e-06  27.515  -2.64e+04  -27.515   0.726  0.0101  116.0     1.00     65870  0.950
  11    0.0 4.8e-04   0.985     232.31 2.4624e-06  26.289  -2.62e+04  -26.289   0.714  0.0116  116.0     1.00     72457  0.950
  12    0.0 4.6e-04   0.993     227.31 2.379e-06   26.659  -2.62e+04  -26.659   0.706  0.0075  116.0     1.00     79044  0.950
  13    0.0 4.4e-04   0.996     223.18 2.2576e-06  27.926  -2.64e+04  -27.926   0.701  0.0035  116.0     1.00     85631  0.950
  14    0.0 4.1e-04   1.004     222.63 2.2873e-06  27.142  -2.62e+04  -27.142   0.678  0.0031  116.0     1.00     92218  0.950
  15    0.0 3.9e-04   0.987     219.90 2.2627e-06  27.236  -2.61e+04  -27.236   0.691  0.0061  116.0     1.00     98805  0.950
  16    0.0 3.7e-04   0.993     218.29 2.1862e-06  27.731  -2.61e+04  -27.731   0.679  0.0043  116.0     1.00    105392  0.950
  17    0.0 3.6e-04   0.993     215.34 2.128e-06   28.186   -2.6e+04  -28.186   0.673  0.0057  116.0     1.00    111979  0.950
  18    0.0 3.4e-04   0.992     212.70 2.1717e-06  27.061  -2.59e+04  -27.061   0.642  0.0024  116.0     1.00    118566  0.950
  19    0.0 3.2e-04   1.005     213.99 2.1941e-06  26.854  -2.56e+04  -26.854   0.646  0.0032  116.0     1.00    125153  0.950
  20    0.0 3.0e-04   0.989     212.83 2.0758e-06  28.139  -2.58e+04  -28.139   0.637  0.0060  116.0     1.00    131740  0.950
  21    0.0 2.9e-04   0.993     210.71 2.0834e-06  27.543  -2.56e+04  -27.543   0.618  0.0043  116.0     1.00    138327  0.950
  22    0.0 2.8e-04   0.991     209.43 2.0696e-06  27.479  -2.57e+04  -27.479   0.615  0.0040  116.0     1.00    144914  0.950
  23    0.0 2.6e-04   0.994     207.04 2.1081e-06  26.537  -2.57e+04  -26.537   0.602  0.0028  116.0     1.00    151501  0.950
  24    0.0 2.5e-04   0.989     204.66 2.0735e-06  26.475  -2.55e+04  -26.475   0.586  0.0054  116.0     1.00    158088  0.950
  25    0.0 2.4e-04   0.989     203.10 2.0946e-06  26.036  -2.57e+04  -26.036   0.567  0.0049  116.0     1.00    164675  0.950
  26    0.0 2.2e-04   0.999     202.03 2.0298e-06  26.383  -2.54e+04  -26.383   0.567  0.0021  116.0     1.00    171262  0.950
  27    0.0 2.1e-04   0.995     201.08 2.0514e-06  25.764  -2.52e+04  -25.764   0.560  0.0034  116.0     1.00    177849  0.950
  28    0.0 2.0e-04   0.995     199.58 2.0076e-06  26.101  -2.53e+04  -26.101   0.526  0.0030  116.0     1.00    184436  0.950
  29    0.0 1.9e-04   1.004     198.73 1.9674e-06  26.686  -2.52e+04  -26.686   0.531  0.0038  116.0     1.00    191023  0.950
  30    0.0 1.8e-04   0.996     198.91 2.0362e-06  25.517  -2.51e+04  -25.517   0.516  0.0020  116.0     1.00    197610  0.950
  31    0.0 1.7e-04   0.996     197.76 1.9883e-06  25.965  -2.52e+04  -25.965   0.511  0.0035  116.0     1.00    204197  0.950
  32    0.0 1.6e-04   0.992     195.60 1.9527e-06  26.196  -2.53e+04  -26.196   0.494  0.0033  116.0     1.00    210784  0.950
  33    0.0 1.6e-04   0.996     195.14 1.9215e-06  26.353  -2.51e+04  -26.353   0.484  0.0025  116.0     1.00    217371  0.950
  34    0.0 1.5e-04   0.995     193.64 1.8912e-06  26.499  -2.51e+04  -26.499   0.464  0.0028  116.0     1.00    223958  0.950
  35    0.0 1.4e-04   0.993     193.47 1.9476e-06  25.714  -2.51e+04  -25.714   0.456  0.0041  116.0     1.00    230545  0.950
  36    0.0 1.3e-04   0.997     192.65 1.9148e-06  25.820  -2.53e+04  -25.820   0.445  0.0014  116.0     1.00    237132  0.950
  37    0.0 1.3e-04   0.989     191.39 1.892e-06   25.898  -2.51e+04  -25.898   0.429  0.0045  116.0     1.00    243719  0.950
  38    0.0 1.2e-04   0.994     190.05 1.8082e-06  25.979  -2.51e+04  -25.979   0.413  0.0038  114.7     1.08    250306  0.950
  39    0.0 1.1e-04   0.996     188.44 1.6555e-06  26.084   -2.5e+04  -26.084   0.382  0.0026  111.6     1.27    256893  0.950
  40    0.0 1.1e-04   0.994     187.67 1.5014e-06  25.075  -2.48e+04  -25.075   0.341  0.0030  105.1     1.66    263480  0.950
  41    0.0 1.0e-04   0.993     187.80 1.2101e-06  25.313  -2.48e+04  -25.313   0.342  0.0029   94.7     2.30    270067  0.950
  42    0.0 9.9e-05   0.993     187.32 1.0588e-06  24.860  -2.45e+04  -24.860   0.306  0.0038   85.4     2.86    276654  0.950
  43    0.0 9.4e-05   0.995     186.45 7.8036e-07  25.841  -2.48e+04  -25.841   0.279  0.0025   74.0     3.56    283241  0.950
  44    0.0 8.9e-05   0.994     186.34 7.2609e-07  24.903  -2.45e+04  -24.903   0.258  0.0029   62.1     4.28    289828  0.950
  45    0.0 8.5e-05   0.996     185.34 6.5361e-07  24.555  -2.44e+04  -24.555   0.230  0.0030   50.8     4.97    296415  0.950
  46    0.0 8.0e-05   0.994     185.29 5.7309e-07  24.650  -2.44e+04  -24.650   0.223  0.0030   40.2     5.62    303002  0.950
  47    0.0 7.6e-05   0.994     185.60 4.6932e-07  24.809  -2.42e+04  -24.809   0.214  0.0028   31.5     6.15    309589  0.950
  48    0.0 7.2e-05   0.995     185.20 4.9175e-07  24.152  -2.41e+04  -24.152   0.189  0.0029   24.3     6.58    316176  0.950
  49    0.0 6.9e-05   0.998     185.38 4.924e-07   23.764   -2.4e+04  -23.764   0.191  0.0016   18.2     6.95    322763  0.950
  50    0.0 6.5e-05   0.995     184.67 4.6875e-07  23.757   -2.4e+04  -23.757   0.405  0.0028   13.7     7.23    329350  0.950
  51    0.0 6.2e-05   0.994     183.51 4.2336e-07  24.165   -2.4e+04  -24.165   0.391  0.0032   13.2     7.26    335937  0.950
  52    0.0 5.9e-05   0.995     182.89 4.6448e-07  23.718  -2.39e+04  -23.718   0.374  0.0029   12.6     7.30    342524  0.950
  53    0.0 5.6e-05   0.998     182.45 4.0693e-07  24.017  -2.39e+04  -24.017   0.363  0.0014   11.7     7.35    349111  0.950
  54    0.0 5.3e-05   0.998     182.40 3.8986e-07  24.138  -2.38e+04  -24.138   0.357  0.0012   10.8     7.40    355698  0.950
  55    0.0 5.1e-05   0.998     182.18 3.9451e-07  24.055  -2.39e+04  -24.055   0.361  0.0007    9.9     7.46    362285  0.950
  56    0.0 4.8e-05   0.995     181.57 4.0341e-07  23.901  -2.38e+04  -23.901   0.346  0.0022    9.2     7.50    368872  0.950
  57    0.0 4.6e-05   0.998     181.46 4.0307e-07  23.838  -2.39e+04  -23.838   0.343  0.0016    8.3     7.56    375459  0.950
  58    0.0 4.3e-05   0.999     181.29 4.0895e-07  23.686  -2.37e+04  -23.686   0.334  0.0009    7.5     7.60    382046  0.950
  59    0.0 4.1e-05   0.998     181.12 3.8982e-07  23.822  -2.37e+04  -23.822   0.333  0.0012    6.7     7.65    388633  0.950
  60    0.0 3.9e-05   0.998     180.97 3.8362e-07  23.806  -2.37e+04  -23.806   0.322  0.0011    6.0     7.70    395220  0.950
  61    0.0 3.7e-05   0.998     180.53 3.9648e-07  23.644  -2.37e+04  -23.644   0.305  0.0008    5.3     7.74    401807  0.950
  62    0.0 3.5e-05   0.998     180.41 3.7863e-07  23.799  -2.37e+04  -23.799   0.301  0.0011    4.6     7.78    408394  0.950
  63    0.0 3.4e-05   0.997     180.35 3.4252e-07  24.086  -2.36e+04  -24.086   0.311  0.0013    3.9     7.82    414981  0.950
  64    0.0 3.2e-05   0.998     180.33 3.3506e-07  24.083  -2.37e+04  -24.083   0.305  0.0009    3.4     7.85    421568  0.950
  65    0.0 3.0e-05   0.997     179.94 3.5834e-07  23.774  -2.36e+04  -23.774   0.294  0.0011    3.0     7.88    428155  0.950
  66    0.0 2.9e-05   0.999     179.96 3.6358e-07  23.689  -2.36e+04  -23.689   0.299  0.0005    2.5     7.91    434742  0.950
  67    0.0 2.7e-05   0.999     179.74 3.674e-07   23.641  -2.36e+04  -23.641   0.300  0.0007    2.2     7.93    441329  0.950
  68    0.0 2.6e-05   0.999     179.67 3.6283e-07  23.641  -2.35e+04  -23.641   0.273  0.0003    1.9     7.95    447916  0.950
  69    0.0 2.5e-05   0.998     179.57 3.5975e-07  23.644  -2.36e+04  -23.644   0.270  0.0008    1.6     7.97    454503  0.950
  70    0.0 2.3e-05   0.999     179.44 3.6676e-07  23.549  -2.36e+04  -23.549   0.263  0.0004    1.3     7.98    461090  0.950
  71    0.0 2.2e-05   0.999     179.25 3.638e-07   23.552  -2.36e+04  -23.552   0.257  0.0003    1.1     8.00    467677  0.950
  72    0.0 2.1e-05   0.999     179.10 3.6396e-07  23.552  -2.36e+04  -23.552   0.234  0.0003    1.0     8.00    474264  0.950
  73    0.0 2.0e-05   1.000     179.24 3.6541e-07  23.552  -2.36e+04  -23.552   0.253  0.0002    1.0     8.00    480851  0.950
  74    0.0 1.9e-05   0.999     179.25 3.4208e-07  23.761  -2.36e+04  -23.761   0.244  0.0004    1.0     8.00    487438  0.950
  75    0.0 1.8e-05   0.999     179.23 3.4033e-07  23.761  -2.36e+04  -23.761   0.237  0.0003    1.0     8.00    494025  0.950
  76    0.0 1.7e-05   0.999     179.11 3.5992e-07  23.552  -2.35e+04  -23.552   0.233  0.0004    1.0     8.00    500612  0.950
  77    0.0 1.6e-05   1.000     178.96 3.617e-07   23.552  -2.36e+04  -23.552   0.218  0.0003    1.0     8.00    507199  0.950
  78    0.0 1.6e-05   1.000     178.96 3.596e-07   23.549  -2.35e+04  -23.549   0.217  0.0001    1.0     8.00    513786  0.950
  79    0.0 1.5e-05   1.000     178.90 3.609e-07   23.552  -2.36e+04  -23.552   0.206  0.0002    1.0     8.00    520373  0.950
  80    0.0 1.4e-05   1.000     178.86 3.6181e-07  23.549  -2.36e+04  -23.549   0.206  0.0001    1.0     8.00    526960  0.950
  81    0.0 1.3e-05   0.999     178.84 3.5862e-07  23.552  -2.35e+04  -23.552   0.197  0.0002    1.0     8.00    533547  0.950
  82    0.0 1.3e-05   0.999     178.78 3.5919e-07  23.552  -2.36e+04  -23.552   0.192  0.0004    1.0     8.00    540134  0.950
  83    0.0 1.2e-05   1.000     178.77 3.5692e-07  23.552  -2.35e+04  -23.552   0.197  0.0001    1.0     8.00    546721  0.950
  84    0.0 1.1e-05   1.000     178.81 3.5602e-07  23.552  -2.35e+04  -23.552   0.188  0.0001    1.0     8.00    553308  0.950
  85    0.0 1.1e-05   1.000     178.70 3.561e-07   23.552  -2.35e+04  -23.552   0.187  0.0001    1.0     8.00    559895  0.950
  86    0.0 1.0e-05   1.000     178.68 3.5879e-07  23.549  -2.35e+04  -23.549   0.181  0.0002    1.0     8.00    566482  0.950
  87    0.0 9.8e-06   1.000     178.69 3.5709e-07  23.549  -2.35e+04  -23.549   0.182  0.0002    1.0     8.00    573069  0.950
  88    0.0 9.3e-06   1.000     178.69 3.5622e-07  23.552  -2.35e+04  -23.552   0.181  0.0002    1.0     8.00    579656  0.950
  89    0.0 8.8e-06   1.000     178.71 3.3585e-07  23.765  -2.35e+04  -23.765   0.171  0.0001    1.0     8.00    586243  0.950
  90    0.0 8.4e-06   1.000     178.75 3.5685e-07  23.552  -2.35e+04  -23.552   0.172  0.0000    1.0     8.00    592830  0.950
