Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 10 14:26:36 2024
| Host         : YeYeTheLaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  76          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (76)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (100)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (76)
-------------------------
 There are 58 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (100)
--------------------------------------------------
 There are 100 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.405        0.000                      0                    1        0.451        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.405ns  (required time - arrival time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.589ns  (logic 0.580ns (36.502%)  route 1.009ns (63.498%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.565     5.086    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           1.009     6.551    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.124     6.675 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     6.675    genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.445    14.786    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism              0.300    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X35Y47         FDRE (Setup_fdre_C_D)        0.029    15.080    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                  8.405    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 genblk1[0].fDiv/clkDiv_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            genblk1[0].fDiv/clkDiv_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.186ns (34.320%)  route 0.356ns (65.680%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.563     1.446    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  genblk1[0].fDiv/clkDiv_reg/Q
                         net (fo=2, routed)           0.356     1.943    genblk1[0].fDiv/clkDiv_reg_0
    SLICE_X35Y47         LUT1 (Prop_lut1_I0_O)        0.045     1.988 r  genblk1[0].fDiv/clkDiv_i_1/O
                         net (fo=1, routed)           0.000     1.988    genblk1[0].fDiv/clkDiv_i_1_n_0
    SLICE_X35Y47         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.832     1.959    genblk1[0].fDiv/clk_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  genblk1[0].fDiv/clkDiv_reg/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.091     1.537    genblk1[0].fDiv/clkDiv_reg
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.451    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y47   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   genblk1[0].fDiv/clkDiv_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   genblk1[0].fDiv/clkDiv_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y47   genblk1[0].fDiv/clkDiv_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           111 Endpoints
Min Delay           111 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter2/outputs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.097ns  (logic 4.463ns (49.061%)  route 4.634ns (50.939%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE                         0.000     0.000 r  counter2/outputs_reg[0]/C
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter2/outputs_reg[0]/Q
                         net (fo=9, routed)           1.034     1.490    q7seg/seg_OBUF[0]_inst_i_1_2[0]
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.614 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.451     3.066    q7seg/sel0[0]
    SLICE_X54Y17         LUT4 (Prop_lut4_I2_O)        0.150     3.216 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.149     5.364    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.733     9.097 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.097    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2/outputs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.082ns  (logic 4.492ns (49.454%)  route 4.591ns (50.546%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE                         0.000     0.000 r  counter2/outputs_reg[0]/C
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter2/outputs_reg[0]/Q
                         net (fo=9, routed)           1.034     1.490    q7seg/seg_OBUF[0]_inst_i_1_2[0]
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.614 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.441     3.056    q7seg/sel0[0]
    SLICE_X54Y17         LUT4 (Prop_lut4_I3_O)        0.152     3.208 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.115     5.323    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     9.082 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.082    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2/outputs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.065ns  (logic 4.215ns (46.492%)  route 4.851ns (53.508%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE                         0.000     0.000 r  counter2/outputs_reg[0]/C
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  counter2/outputs_reg[0]/Q
                         net (fo=9, routed)           1.034     1.490    q7seg/seg_OBUF[0]_inst_i_1_2[0]
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.614 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.451     3.066    q7seg/sel0[0]
    SLICE_X54Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.190 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.365     5.555    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.065 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.065    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2/outputs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.954ns  (logic 4.506ns (50.330%)  route 4.447ns (49.670%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE                         0.000     0.000 r  counter2/outputs_reg[3]/C
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter2/outputs_reg[3]/Q
                         net (fo=8, routed)           1.119     1.637    q7seg/seg_OBUF[0]_inst_i_1_2[3]
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.761 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.254     3.015    q7seg/sel0[3]
    SLICE_X54Y17         LUT4 (Prop_lut4_I2_O)        0.153     3.168 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.074     5.242    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711     8.954 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.954    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2/outputs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.946ns  (logic 4.297ns (48.035%)  route 4.649ns (51.965%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE                         0.000     0.000 r  counter2/outputs_reg[3]/C
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter2/outputs_reg[3]/Q
                         net (fo=8, routed)           1.119     1.637    q7seg/seg_OBUF[0]_inst_i_1_2[3]
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.761 r  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.273     3.034    q7seg/sel0[3]
    SLICE_X54Y17         LUT4 (Prop_lut4_I0_O)        0.124     3.158 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.257     5.415    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.946 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.946    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2/outputs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.831ns  (logic 4.239ns (48.005%)  route 4.591ns (51.995%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y15         FDRE                         0.000     0.000 r  counter2/outputs_reg[0]/C
    SLICE_X44Y15         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  counter2/outputs_reg[0]/Q
                         net (fo=9, routed)           1.034     1.490    q7seg/seg_OBUF[0]_inst_i_1_2[0]
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.614 f  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.441     3.056    q7seg/sel0[0]
    SLICE_X54Y17         LUT4 (Prop_lut4_I2_O)        0.124     3.180 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.116     5.295    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     8.831 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.831    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter2/outputs_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 4.286ns (49.125%)  route 4.439ns (50.875%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y16         FDRE                         0.000     0.000 r  counter2/outputs_reg[3]/C
    SLICE_X42Y16         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter2/outputs_reg[3]/Q
                         net (fo=8, routed)           1.119     1.637    q7seg/seg_OBUF[0]_inst_i_1_2[3]
    SLICE_X44Y17         LUT6 (Prop_lut6_I5_O)        0.124     1.761 f  q7seg/seg_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.254     3.015    q7seg/sel0[3]
    SLICE_X54Y17         LUT4 (Prop_lut4_I1_O)        0.124     3.139 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.066     5.205    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     8.724 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.724    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.671ns  (logic 4.313ns (56.222%)  route 3.358ns (43.778%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.692     1.148    q7seg/ps[1]
    SLICE_X44Y21         LUT2 (Prop_lut2_I1_O)        0.152     1.300 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.666     3.966    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705     7.671 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.671    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.637ns  (logic 4.323ns (56.613%)  route 3.313ns (43.387%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.843     1.299    q7seg/ps[0]
    SLICE_X44Y21         LUT2 (Prop_lut2_I0_O)        0.154     1.453 r  q7seg/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.471     3.923    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.713     7.637 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.637    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.532ns  (logic 4.079ns (54.156%)  route 3.453ns (45.844%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y21         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X44Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           0.692     1.148    q7seg/ps[1]
    SLICE_X44Y21         LUT2 (Prop_lut2_I0_O)        0.124     1.272 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.761     4.033    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     7.532 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.532    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk2[3].dFF/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spUP1/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y15         FDRE                         0.000     0.000 r  genblk2[3].dFF/state_reg/C
    SLICE_X40Y15         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  genblk2[3].dFF/state_reg/Q
                         net (fo=2, routed)           0.059     0.187    spUP1/d_3
    SLICE_X41Y15         FDRE                                         r  spUP1/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[4].dFF/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spDOWN2/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE                         0.000     0.000 r  genblk2[4].dFF/state_reg/C
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[4].dFF/state_reg/Q
                         net (fo=2, routed)           0.099     0.240    spDOWN2/d_4
    SLICE_X45Y14         FDRE                                         r  spDOWN2/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spDOWN3/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spDOWN3/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE                         0.000     0.000 r  spDOWN3/state_reg/C
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  spDOWN3/state_reg/Q
                         net (fo=1, routed)           0.058     0.199    genblk2[6].dFF/p_0_in[0]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.244 r  genblk2[6].dFF/d_i_1__0/O
                         net (fo=1, routed)           0.000     0.244    spDOWN3/d_reg_0
    SLICE_X44Y14         FDRE                                         r  spDOWN3/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[5].dFF/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spUP2/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.225%)  route 0.114ns (44.775%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y13         FDRE                         0.000     0.000 r  genblk2[5].dFF/state_reg/C
    SLICE_X47Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[5].dFF/state_reg/Q
                         net (fo=2, routed)           0.114     0.255    spUP2/d_5
    SLICE_X44Y14         FDRE                                         r  spUP2/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[0].dFF2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk2[0].dFF/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.141ns (54.060%)  route 0.120ns (45.940%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE                         0.000     0.000 r  genblk2[0].dFF2/state_reg/C
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  genblk2[0].dFF2/state_reg/Q
                         net (fo=1, routed)           0.120     0.261    genblk2[0].dFF/d
    SLICE_X41Y15         FDRE                                         r  genblk2[0].dFF/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[1].dFF/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spUP0/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.128ns (48.889%)  route 0.134ns (51.111%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y17         FDRE                         0.000     0.000 r  genblk2[1].dFF/state_reg/C
    SLICE_X40Y17         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  genblk2[1].dFF/state_reg/Q
                         net (fo=2, routed)           0.134     0.262    spUP0/d_1
    SLICE_X40Y17         FDRE                                         r  spUP0/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[4].dFF2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            genblk2[4].dFF/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y11         FDRE                         0.000     0.000 r  genblk2[4].dFF2/state_reg/C
    SLICE_X46Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  genblk2[4].dFF2/state_reg/Q
                         net (fo=1, routed)           0.116     0.280    genblk2[4].dFF/state_reg_1
    SLICE_X47Y13         FDRE                                         r  genblk2[4].dFF/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk2[7].dFF/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spUP3/state_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.148ns (52.572%)  route 0.134ns (47.428%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y15         FDRE                         0.000     0.000 r  genblk2[7].dFF/state_reg/C
    SLICE_X46Y15         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  genblk2[7].dFF/state_reg/Q
                         net (fo=2, routed)           0.134     0.282    spUP3/d_7
    SLICE_X46Y15         FDRE                                         r  spUP3/state_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spDOWN2/state_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            spDOWN2/d_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y14         FDRE                         0.000     0.000 r  spDOWN2/state_reg/C
    SLICE_X45Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  spDOWN2/state_reg/Q
                         net (fo=1, routed)           0.097     0.238    genblk2[4].dFF/p_0_in[0]
    SLICE_X44Y14         LUT2 (Prop_lut2_I1_O)        0.045     0.283 r  genblk2[4].dFF/d_i_1__2/O
                         net (fo=1, routed)           0.000     0.283    spDOWN2/d_reg_0
    SLICE_X44Y14         FDRE                                         r  spDOWN2/d_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter1/outputs_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter1/cout_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.950%)  route 0.100ns (35.050%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y15         FDRE                         0.000     0.000 r  counter1/outputs_reg[0]/C
    SLICE_X43Y15         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter1/outputs_reg[0]/Q
                         net (fo=9, routed)           0.100     0.241    counter1/outputs_reg[3]_0[0]
    SLICE_X42Y15         LUT6 (Prop_lut6_I4_O)        0.045     0.286 r  counter1/cout_i_1/O
                         net (fo=1, routed)           0.000     0.286    counter1/cout_i_1_n_0
    SLICE_X42Y15         FDRE                                         r  counter1/cout_reg/D
  -------------------------------------------------------------------    -------------------





