
*** Running vivado
    with args -log Componentes.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Componentes.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Componentes.tcl -notrace
Command: synth_design -top Componentes -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7516 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 687.648 ; gain = 239.746
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Componentes' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:13]
INFO: [Synth 8-3491] module 'Condicion' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Condicion.vhd:4' bound to instance 'u1' of component 'Condicion' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:25]
INFO: [Synth 8-638] synthesizing module 'Condicion' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Condicion.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Condicion' (1#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Condicion.vhd:9]
INFO: [Synth 8-3491] module 'Control' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Control.vhd:4' bound to instance 'u2' of component 'Control' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:26]
INFO: [Synth 8-638] synthesizing module 'Control' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Control.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Control' (2#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Control.vhd:12]
INFO: [Synth 8-3491] module 'DecoInstruc' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/DecoInstruc.vhd:4' bound to instance 'u3' of component 'DecoInstruc' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:27]
INFO: [Synth 8-638] synthesizing module 'DecoInstruc' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/DecoInstruc.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'DecoInstruc' (3#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/DecoInstruc.vhd:15]
INFO: [Synth 8-3491] module 'DemuxCodOpera' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/DemuxCodOpera.vhd:5' bound to instance 'u4' of component 'DemuxCodOpera' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:28]
INFO: [Synth 8-638] synthesizing module 'DemuxCodOpera' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/DemuxCodOpera.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'DemuxCodOpera' (4#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/DemuxCodOpera.vhd:11]
INFO: [Synth 8-3491] module 'DemuxS' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/DemuxS.vhd:5' bound to instance 'u5' of component 'DemuxS' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:29]
INFO: [Synth 8-638] synthesizing module 'DemuxS' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/DemuxS.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'DemuxS' (5#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/DemuxS.vhd:12]
INFO: [Synth 8-3491] module 'MicrocodFuncion' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/MicrocodFuncion.vhd:6' bound to instance 'u6' of component 'MicrocodFuncion' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:30]
INFO: [Synth 8-638] synthesizing module 'MicrocodFuncion' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/MicrocodFuncion.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'MicrocodFuncion' (6#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/MicrocodFuncion.vhd:11]
INFO: [Synth 8-3491] module 'microcodOperacion' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/MicrocodOperacion.vhd:6' bound to instance 'u7' of component 'microcodOperacion' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:31]
INFO: [Synth 8-638] synthesizing module 'microcodOperacion' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/MicrocodOperacion.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'microcodOperacion' (7#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/MicrocodOperacion.vhd:11]
INFO: [Synth 8-3491] module 'Nivel' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Nivel.vhd:4' bound to instance 'u8' of component 'Nivel' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:32]
INFO: [Synth 8-638] synthesizing module 'Nivel' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Nivel.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Nivel' (8#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Nivel.vhd:9]
INFO: [Synth 8-3491] module 'RegistroEstado' declared at 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/RegistroEstado.vhd:5' bound to instance 'u9' of component 'RegistroEstado' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:33]
INFO: [Synth 8-638] synthesizing module 'RegistroEstado' [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/RegistroEstado.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'RegistroEstado' (9#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/RegistroEstado.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'Componentes' (10#1) [D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.srcs/sources_1/imports/Burbuja Final/Componentes.vhd:13]
WARNING: [Synth 8-3331] design Control has unconnected port clk
WARNING: [Synth 8-3331] design Control has unconnected port clr
WARNING: [Synth 8-3331] design Condicion has unconnected port rbanderas[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 760.336 ; gain = 312.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 760.336 ; gain = 312.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 760.336 ; gain = 312.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 760.336 ; gain = 312.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Condicion 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module DecoInstruc 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 7     
Module DemuxCodOpera 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module DemuxS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
Module Nivel 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                1 Bit    Registers := 2     
Module RegistroEstado 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 924.535 ; gain = 476.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 933.082 ; gain = 485.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 933.082 ; gain = 485.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 933.082 ; gain = 485.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 933.082 ; gain = 485.180
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 933.082 ; gain = 485.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 933.082 ; gain = 485.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 933.082 ; gain = 485.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 933.082 ; gain = 485.180
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     2|
|3     |LUT2 |     1|
|4     |LUT4 |     1|
|5     |LUT5 |     6|
|6     |LUT6 |    26|
|7     |FDCE |     4|
|8     |FDPE |     1|
|9     |IBUF |    15|
|10    |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |    77|
|2     |  u8     |Nivel          |    33|
|3     |  u9     |RegistroEstado |     4|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 933.082 ; gain = 485.180
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 933.082 ; gain = 485.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 933.082 ; gain = 485.180
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 945.203 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1037.590 ; gain = 614.516
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.590 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/ESCOM/ARQUITECTURA/ProyectoFinal/Control/Control.runs/synth_1/Componentes.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Componentes_utilization_synth.rpt -pb Componentes_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  1 19:38:17 2020...
