
---------- Begin Simulation Statistics ----------
final_tick                                 3734702000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 593311                       # Simulator instruction rate (inst/s)
host_mem_usage                                 851116                       # Number of bytes of host memory used
host_op_rate                                  1122293                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.69                       # Real time elapsed on the host
host_tick_rate                             2213748727                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000834                       # Number of instructions simulated
sim_ops                                       1893327                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003735                       # Number of seconds simulated
sim_ticks                                  3734702000                       # Number of ticks simulated
system.cpu.Branches                            223642                       # Number of branches fetched
system.cpu.committedInsts                     1000834                       # Number of instructions committed
system.cpu.committedOps                       1893327                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      225366                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            69                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      144097                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            50                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1310640                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           156                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                          3734695                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                    3734695                       # Number of busy cycles
system.cpu.num_cc_register_reads              1147740                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              615326                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       165340                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  23266                       # Number of float alu accesses
system.cpu.num_fp_insts                         23266                       # number of float instructions
system.cpu.num_fp_register_reads                37360                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               18378                       # number of times the floating registers were written
system.cpu.num_func_calls                       39524                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               1871600                       # Number of integer alu accesses
system.cpu.num_int_insts                      1871600                       # number of integer instructions
system.cpu.num_int_register_reads             3667340                       # number of times the integer registers were read
system.cpu.num_int_register_writes            1503414                       # number of times the integer registers were written
system.cpu.num_load_insts                      225061                       # Number of load instructions
system.cpu.num_mem_refs                        369090                       # number of memory refs
system.cpu.num_store_insts                     144029                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  7027      0.37%      0.37% # Class of executed instruction
system.cpu.op_class::IntAlu                   1498955     79.17%     79.54% # Class of executed instruction
system.cpu.op_class::IntMult                      177      0.01%     79.55% # Class of executed instruction
system.cpu.op_class::IntDiv                       210      0.01%     79.56% # Class of executed instruction
system.cpu.op_class::FloatAdd                      77      0.00%     79.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     79.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                     8578      0.45%     80.02% # Class of executed instruction
system.cpu.op_class::SimdCmp                      144      0.01%     80.03% # Class of executed instruction
system.cpu.op_class::SimdCvt                     4448      0.23%     80.26% # Class of executed instruction
system.cpu.op_class::SimdMisc                    4605      0.24%     80.50% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.50% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.50% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.50% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.50% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.50% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.50% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.50% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  21      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.51% # Class of executed instruction
system.cpu.op_class::MemRead                   220714     11.66%     92.16% # Class of executed instruction
system.cpu.op_class::MemWrite                  143312      7.57%     99.73% # Class of executed instruction
system.cpu.op_class::FloatMemRead                4347      0.23%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                717      0.04%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    1893348                       # Class of executed instruction
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          1301886                       # number of demand (read+write) hits
system.icache.demand_hits::total              1301886                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         1301886                       # number of overall hits
system.icache.overall_hits::total             1301886                       # number of overall hits
system.icache.demand_misses::.cpu.inst           8754                       # number of demand (read+write) misses
system.icache.demand_misses::total               8754                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst          8754                       # number of overall misses
system.icache.overall_misses::total              8754                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    210482000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    210482000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    210482000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    210482000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      1310640                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          1310640                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      1310640                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         1310640                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.006679                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.006679                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.006679                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.006679                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 24044.094128                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 24044.094128                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 24044.094128                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 24044.094128                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst         8754                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total          8754                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst         8754                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total         8754                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    192974000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    192974000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    192974000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    192974000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.006679                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.006679                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.006679                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.006679                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 22044.094128                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 22044.094128                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 22044.094128                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 22044.094128                       # average overall mshr miss latency
system.icache.replacements                       8245                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         1301886                       # number of ReadReq hits
system.icache.ReadReq_hits::total             1301886                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst          8754                       # number of ReadReq misses
system.icache.ReadReq_misses::total              8754                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    210482000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    210482000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      1310640                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         1310640                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.006679                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.006679                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 24044.094128                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 24044.094128                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst         8754                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total         8754                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    192974000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    192974000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006679                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.006679                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 22044.094128                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 22044.094128                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               469.049003                       # Cycle average of tags in use
system.icache.tags.total_refs                  954852                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                  8245                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                115.809824                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   469.049003                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.916111                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.916111                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2          186                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          282                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               1319394                       # Number of tag accesses
system.icache.tags.data_accesses              1319394                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2326                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           48                       # Transaction distribution
system.membus.trans_dist::CleanEvict              820                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1469                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2326                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port         8458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total         8458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8458                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       245952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       245952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  245952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3795                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3795    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3795                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4855000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           20271000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          123264                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          119616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              242880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       123264                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         123264                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3072                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3072                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1926                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             1869                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3795                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            48                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  48                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           33005043                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           32028258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               65033301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      33005043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          33005043                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          822556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                822556                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          822556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          33005043                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          32028258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              65855857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        36.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1926.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      1843.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.004561660500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             1                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             1                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 8543                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  17                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3795                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          48                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3795                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        48                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     12                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                484                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                301                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                234                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                218                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                176                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 84                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                246                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                123                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                149                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                224                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               141                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               200                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               224                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               340                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               434                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       16.16                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      34123250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    18845000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                104792000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9053.66                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 27803.66                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      2479                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       12                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  65.77                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 33.33                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3795                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    48                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3763                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        6                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       2                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1296                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     187.012346                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    137.373175                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    175.637429                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           515     39.74%     39.74% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          411     31.71%     71.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          230     17.75%     89.20% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           64      4.94%     94.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           30      2.31%     96.45% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           14      1.08%     97.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      0.46%     97.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      0.69%     98.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           17      1.31%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1296                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            1                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean            3500                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean    3500.000000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev            nan                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3456-3583            1    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              1                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean              18                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      18.000000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev            nan                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 1    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              1                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  241216                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     1664                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     1152                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   242880                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  3072                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         64.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      65.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.51                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.50                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     3728461000                       # Total gap between requests
system.mem_ctrl.avgGap                      970195.42                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       123264                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       117952                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         1152                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 33005042.972638782114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 31582707.268210422248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 308458.345538680209                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1926                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         1869                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           48                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     51723000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     53069000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks  33138058500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     26855.14                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28394.33                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 690376218.75                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     65.47                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               4933740                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               2622345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             13587420                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy               46980                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      294412560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1008848700                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy         584568960                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          1909020705                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         511.157438                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   1510361250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    124540000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   2099800750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               4319700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               2295975                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             13323240                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy               46980                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      294412560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy         621511470                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy         910747680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          1846657605                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         494.459158                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   2361557000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    124540000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   1248605000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data           363884                       # number of demand (read+write) hits
system.dcache.demand_hits::total               363884                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data          363959                       # number of overall hits
system.dcache.overall_hits::total              363959                       # number of overall hits
system.dcache.demand_misses::.cpu.data           5483                       # number of demand (read+write) misses
system.dcache.demand_misses::total               5483                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data          5483                       # number of overall misses
system.dcache.overall_misses::total              5483                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    173655000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    173655000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    173655000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    173655000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data       369367                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total           369367                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data       369442                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total          369442                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.014844                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.014844                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.014841                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.014841                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 31671.530184                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 31671.530184                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 31671.530184                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 31671.530184                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks            4132                       # number of writebacks
system.dcache.writebacks::total                  4132                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data         5483                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total          5483                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data         5483                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total         5483                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    162691000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    162691000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    162691000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    162691000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.014844                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.014844                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.014841                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.014841                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 29671.894948                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 29671.894948                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 29671.894948                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 29671.894948                       # average overall mshr miss latency
system.dcache.replacements                       4970                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          221928                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              221928                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          3363                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              3363                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data     62209000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total     62209000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       225291                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          225291                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014927                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014927                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 18498.067202                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 18498.067202                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         3363                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         3363                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data     55483000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total     55483000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014927                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014927                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16498.067202                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 16498.067202                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         141956                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             141956                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         2120                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             2120                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    111446000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    111446000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       144076                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         144076                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.014714                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.014714                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 52568.867925                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 52568.867925                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         2120                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         2120                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    107208000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    107208000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014714                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.014714                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50569.811321                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 50569.811321                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data            75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_accesses::.cpu.data           75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               468.056110                       # Cycle average of tags in use
system.dcache.tags.total_refs                  255380                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                  4970                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 51.384306                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   468.056110                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.914172                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.914172                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          184                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses                374924                       # Number of tag accesses
system.dcache.tags.data_accesses               374924                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            6828                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            3613                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               10441                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           6828                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           3613                       # number of overall hits
system.l2cache.overall_hits::total              10441                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1926                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          1870                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              3796                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1926                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         1870                       # number of overall misses
system.l2cache.overall_misses::total             3796                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    123632000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    122614000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    246246000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    123632000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    122614000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    246246000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         8754                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         5483                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           14237                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         8754                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         5483                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          14237                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.220014                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.341054                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.266629                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.220014                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.341054                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.266629                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64191.069574                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65568.983957                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 64869.863014                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64191.069574                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65568.983957                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 64869.863014                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             48                       # number of writebacks
system.l2cache.writebacks::total                   48                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         1926                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         1870                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         3796                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1926                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         1870                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         3796                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    119780000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    118876000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    238656000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    119780000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    118876000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    238656000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.220014                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.341054                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.266629                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.220014                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.341054                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.266629                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 62191.069574                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63570.053476                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 62870.389884                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 62191.069574                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63570.053476                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 62870.389884                       # average overall mshr miss latency
system.l2cache.replacements                       738                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         4132                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4132                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         4132                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4132                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          130                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          130                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          650                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              650                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1470                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1470                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     95470000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     95470000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2120                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2120                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.693396                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.693396                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64945.578231                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64945.578231                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1470                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1470                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     92532000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     92532000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.693396                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.693396                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62946.938776                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62946.938776                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         6828                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         2963                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         9791                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1926                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          400                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2326                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    123632000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     27144000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    150776000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         8754                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         3363                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        12117                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.220014                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.118941                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.191962                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64191.069574                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        67860                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 64822.012038                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1926                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          400                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2326                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    119780000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     26344000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    146124000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.220014                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.118941                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.191962                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 62191.069574                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        65860                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 62822.012038                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2379.748854                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2226                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  738                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.016260                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     7.629672                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1251.732770                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1120.386413                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.000466                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.076400                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.068383                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.145248                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3119                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          348                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2745                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.190369                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                31309                       # Number of tag accesses
system.l2cache.tags.data_accesses               31309                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               12117                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty          4132                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict              9083                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               2120                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              2119                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          12117                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        15935                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        25753                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                   41688                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side       615296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side       560256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  1175552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy            43770000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.2                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy             43980000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.2                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            27410000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3734702000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   3734702000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7294731000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 610218                       # Simulator instruction rate (inst/s)
host_mem_usage                                 852608                       # Number of bytes of host memory used
host_op_rate                                  1142445                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.28                       # Real time elapsed on the host
host_tick_rate                             2223279076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2002078                       # Number of instructions simulated
sim_ops                                       3748402                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007295                       # Number of seconds simulated
sim_ticks                                  7294731000                       # Number of ticks simulated
system.cpu.Branches                            445918                       # Number of branches fetched
system.cpu.committedInsts                     2002078                       # Number of instructions committed
system.cpu.committedOps                       3748402                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      468620                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            72                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      271692                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            68                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     2603632                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           158                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                          7294724                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                    7294724                       # Number of busy cycles
system.cpu.num_cc_register_reads              2299145                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1247600                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       334936                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  40552                       # Number of float alu accesses
system.cpu.num_fp_insts                         40552                       # number of float instructions
system.cpu.num_fp_register_reads                64940                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               32132                       # number of times the floating registers were written
system.cpu.num_func_calls                       71350                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               3709719                       # Number of integer alu accesses
system.cpu.num_int_insts                      3709719                       # number of integer instructions
system.cpu.num_int_register_reads             7302439                       # number of times the integer registers were read
system.cpu.num_int_register_writes            2990740                       # number of times the integer registers were written
system.cpu.num_load_insts                      468188                       # Number of load instructions
system.cpu.num_mem_refs                        739744                       # number of memory refs
system.cpu.num_store_insts                     271556                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 12028      0.32%      0.32% # Class of executed instruction
system.cpu.op_class::IntAlu                   2964885     79.10%     79.42% # Class of executed instruction
system.cpu.op_class::IntMult                      305      0.01%     79.43% # Class of executed instruction
system.cpu.op_class::IntDiv                       315      0.01%     79.43% # Class of executed instruction
system.cpu.op_class::FloatAdd                     151      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.44% # Class of executed instruction
system.cpu.op_class::SimdAlu                    14442      0.39%     79.82% # Class of executed instruction
system.cpu.op_class::SimdCmp                      288      0.01%     79.83% # Class of executed instruction
system.cpu.op_class::SimdCvt                     7956      0.21%     80.04% # Class of executed instruction
system.cpu.op_class::SimdMisc                    8242      0.22%     80.26% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.26% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  60      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.27% # Class of executed instruction
system.cpu.op_class::MemRead                   460368     12.28%     92.55% # Class of executed instruction
system.cpu.op_class::MemWrite                  270584      7.22%     99.77% # Class of executed instruction
system.cpu.op_class::FloatMemRead                7820      0.21%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                972      0.03%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    3748432                       # Class of executed instruction
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          2584182                       # number of demand (read+write) hits
system.icache.demand_hits::total              2584182                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         2584182                       # number of overall hits
system.icache.overall_hits::total             2584182                       # number of overall hits
system.icache.demand_misses::.cpu.inst          19450                       # number of demand (read+write) misses
system.icache.demand_misses::total              19450                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         19450                       # number of overall misses
system.icache.overall_misses::total             19450                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    350501000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    350501000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    350501000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    350501000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      2603632                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          2603632                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      2603632                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         2603632                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.007470                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.007470                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.007470                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.007470                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 18020.616967                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 18020.616967                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 18020.616967                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 18020.616967                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        19450                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         19450                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        19450                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        19450                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    311603000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    311603000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    311603000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    311603000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.007470                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.007470                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.007470                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.007470                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 16020.719794                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 16020.719794                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 16020.719794                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 16020.719794                       # average overall mshr miss latency
system.icache.replacements                      18937                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         2584182                       # number of ReadReq hits
system.icache.ReadReq_hits::total             2584182                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         19450                       # number of ReadReq misses
system.icache.ReadReq_misses::total             19450                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    350501000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    350501000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      2603632                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         2603632                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.007470                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.007470                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 18020.616967                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 18020.616967                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        19450                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        19450                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    311603000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    311603000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007470                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.007470                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16020.719794                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 16020.719794                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               489.267322                       # Cycle average of tags in use
system.icache.tags.total_refs                 1892015                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 18937                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 99.911021                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   489.267322                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.955600                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.955600                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               2623081                       # Number of tag accesses
system.icache.tags.data_accesses              2623081                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2794                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          148                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1594                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2108                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2108                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2794                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        11546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        11546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11546                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       323200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       323200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  323200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4902                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4902    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4902                       # Request fanout histogram
system.membus.reqLayer2.occupancy             7236000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           26201250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          145088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          168640                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              313728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       145088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         145088                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         9472                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             9472                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2267                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2635                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 4902                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           148                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 148                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           19889424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           23118056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               43007480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      19889424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          19889424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1298471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1298471                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1298471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          19889424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          23118056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              44305952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       124.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2267.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2575.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.004886706500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             6                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             6                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                11700                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                  98                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         4902                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         148                       # Number of write requests accepted
system.mem_ctrl.readBursts                       4902                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       148                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      60                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     24                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                495                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                441                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                494                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                349                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                306                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                225                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                376                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                123                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                153                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                226                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               195                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               200                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               224                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               341                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               503                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 10                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 18                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 37                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 23                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       19.78                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      46789750                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    24210000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                137577250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9663.31                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28413.31                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      3053                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                       85                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  63.05                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 68.55                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   4902                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   148                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     4835                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       5                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       6                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         1808                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     175.079646                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    129.161285                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    166.456564                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           783     43.31%     43.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          564     31.19%     74.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          284     15.71%     90.21% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           84      4.65%     94.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           39      2.16%     97.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           18      1.00%     98.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            7      0.39%     98.40% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      0.55%     98.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           19      1.05%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          1808                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            6                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean             803                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     373.286204                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1326.076016                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            2     33.33%     33.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            2     33.33%     66.67% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1     16.67%     83.33% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3456-3583            1     16.67%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              6                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            6                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.333333                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.306995                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       1.032796                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 2     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 4     66.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              6                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  309888                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     3840                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     6656                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   313728                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  9472                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         42.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      43.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.34                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.33                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                     7282411000                       # Total gap between requests
system.mem_ctrl.avgGap                     1442061.58                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       145088                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       164800                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         6656                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 19889424.298168089241                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 22591648.684509407729                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 912439.403180185822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2267                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2635                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          148                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     62946250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     74631000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 139176749750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     27766.32                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28322.96                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 940383444.26                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     63.19                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               5804820                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               3085335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             14515620                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy               62640                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      575303040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1263682020                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        1737023520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          3599476995                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         493.435192                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   4503828250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    243360000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   2547542750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               7104300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               3776025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             20056260                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy              480240                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      575303040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1311525540                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        1696734240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          3614979645                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         495.560377                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   4397959250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    243360000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   2653411750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data           729903                       # number of demand (read+write) hits
system.dcache.demand_hits::total               729903                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data          729978                       # number of overall hits
system.dcache.overall_hits::total              729978                       # number of overall hits
system.dcache.demand_misses::.cpu.data          10304                       # number of demand (read+write) misses
system.dcache.demand_misses::total              10304                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         10304                       # number of overall misses
system.dcache.overall_misses::total             10304                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    272801000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    272801000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    272801000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    272801000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data       740207                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total           740207                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data       740282                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total          740282                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.013920                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.013920                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.013919                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.013919                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 26475.252329                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 26475.252329                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 26475.252329                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 26475.252329                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks            8240                       # number of writebacks
system.dcache.writebacks::total                  8240                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        10304                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         10304                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        10304                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        10304                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    252193000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    252193000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    252193000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    252193000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.013920                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.013920                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.013919                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.013919                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 24475.252329                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 24475.252329                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 24475.252329                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 24475.252329                       # average overall mshr miss latency
system.dcache.replacements                       9792                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          461852                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              461852                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data          6693                       # number of ReadReq misses
system.dcache.ReadReq_misses::total              6693                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    106815000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    106815000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       468545                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          468545                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014285                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014285                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 15959.211116                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 15959.211116                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data         6693                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total         6693                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data     93429000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total     93429000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014285                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014285                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13959.211116                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 13959.211116                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         268051                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             268051                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         3611                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             3611                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    165986000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    165986000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       271662                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         271662                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.013292                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.013292                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 45966.768208                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 45966.768208                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         3611                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         3611                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    158764000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    158764000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013292                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.013292                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43966.768208                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 43966.768208                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data            75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_accesses::.cpu.data           75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               489.501935                       # Cycle average of tags in use
system.dcache.tags.total_refs                  638969                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                  9792                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 65.254187                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   489.501935                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.956058                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.956058                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          181                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          275                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses                750586                       # Number of tag accesses
system.dcache.tags.data_accesses               750586                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           17182                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            7669                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               24851                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          17182                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           7669                       # number of overall hits
system.l2cache.overall_hits::total              24851                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2268                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          2635                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              4903                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2268                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         2635                       # number of overall misses
system.l2cache.overall_misses::total             4903                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    147601000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    172445000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    320046000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    147601000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    172445000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    320046000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        19450                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        10304                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           29754                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        19450                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        10304                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          29754                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.116607                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.255726                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.164785                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.116607                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.255726                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.164785                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65079.805996                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65444.022770                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65275.545584                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65079.805996                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65444.022770                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65275.545584                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            148                       # number of writebacks
system.l2cache.writebacks::total                  148                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2268                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         2635                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         4903                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2268                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         2635                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         4903                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    143067000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    167175000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    310242000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    143067000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    167175000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    310242000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.116607                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.255726                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.164785                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.116607                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.255726                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.164785                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63080.687831                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63444.022770                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63275.953498                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63080.687831                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63444.022770                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63275.953498                       # average overall mshr miss latency
system.l2cache.replacements                      1482                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         8240                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         8240                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         8240                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         8240                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          260                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          260                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         1503                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1503                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         2108                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2108                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    136782000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    136782000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         3611                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3611                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.583772                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.583772                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64887.096774                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64887.096774                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2108                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2108                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    132566000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    132566000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.583772                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.583772                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62887.096774                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62887.096774                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        17182                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         6166                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        23348                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2268                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          527                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2795                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    147601000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     35663000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    183264000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        19450                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         6693                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        26143                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.116607                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.078739                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.106912                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65079.805996                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67671.726755                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65568.515206                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2268                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          527                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2795                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    143067000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     34609000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    177676000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.116607                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.078739                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.106912                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63080.687831                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65671.726755                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63569.230769                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2883.267221                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   6541                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1482                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.413630                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    22.652847                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1289.312034                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1571.302341                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.001383                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.078693                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.095905                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.175981                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3668                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         3377                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.223877                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                63633                       # Number of tag accesses
system.l2cache.tags.data_accesses               63633                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               26142                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty          8240                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             20489                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               3611                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              3611                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          26143                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        30400                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        57836                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                   88236                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      1186816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      1244736                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  2431552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy            97245000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy             91443000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            51520000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7294731000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   7294731000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10900658000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 572769                       # Simulator instruction rate (inst/s)
host_mem_usage                                 853128                       # Number of bytes of host memory used
host_op_rate                                  1067779                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.24                       # Real time elapsed on the host
host_tick_rate                             2078556650                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     3003696                       # Number of instructions simulated
sim_ops                                       5599754                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.010901                       # Number of seconds simulated
sim_ticks                                 10900658000                       # Number of ticks simulated
system.cpu.Branches                            663699                       # Number of branches fetched
system.cpu.committedInsts                     3003696                       # Number of instructions committed
system.cpu.committedOps                       5599754                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      693826                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            84                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      417668                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            82                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     3916734                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           159                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         10900651                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   10900651                       # Number of busy cycles
system.cpu.num_cc_register_reads              3411667                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             1864261                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       498972                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  53547                       # Number of float alu accesses
system.cpu.num_fp_insts                         53547                       # number of float instructions
system.cpu.num_fp_register_reads                85869                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               42599                       # number of times the floating registers were written
system.cpu.num_func_calls                      100636                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               5545967                       # Number of integer alu accesses
system.cpu.num_int_insts                      5545967                       # number of integer instructions
system.cpu.num_int_register_reads            10947712                       # number of times the integer registers were read
system.cpu.num_int_register_writes            4463970                       # number of times the integer registers were written
system.cpu.num_load_insts                      693295                       # Number of load instructions
system.cpu.num_mem_refs                       1110755                       # number of memory refs
system.cpu.num_store_insts                     417460                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 17220      0.31%      0.31% # Class of executed instruction
system.cpu.op_class::IntAlu                   4429600     79.10%     79.41% # Class of executed instruction
system.cpu.op_class::IntMult                      489      0.01%     79.42% # Class of executed instruction
system.cpu.op_class::IntDiv                       406      0.01%     79.43% # Class of executed instruction
system.cpu.op_class::FloatAdd                     220      0.00%     79.43% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.43% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.43% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.43% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.43% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.43% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.43% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.43% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     79.43% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.43% # Class of executed instruction
system.cpu.op_class::SimdAlu                    19534      0.35%     79.78% # Class of executed instruction
system.cpu.op_class::SimdCmp                      300      0.01%     79.78% # Class of executed instruction
system.cpu.op_class::SimdCvt                    10338      0.18%     79.97% # Class of executed instruction
system.cpu.op_class::SimdMisc                   10784      0.19%     80.16% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 129      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.16% # Class of executed instruction
system.cpu.op_class::MemRead                   683068     12.20%     92.36% # Class of executed instruction
system.cpu.op_class::MemWrite                  416263      7.43%     99.80% # Class of executed instruction
system.cpu.op_class::FloatMemRead               10227      0.18%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1197      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    5599791                       # Class of executed instruction
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          3884438                       # number of demand (read+write) hits
system.icache.demand_hits::total              3884438                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         3884438                       # number of overall hits
system.icache.overall_hits::total             3884438                       # number of overall hits
system.icache.demand_misses::.cpu.inst          32296                       # number of demand (read+write) misses
system.icache.demand_misses::total              32296                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         32296                       # number of overall misses
system.icache.overall_misses::total             32296                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    508319000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    508319000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    508319000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    508319000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      3916734                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          3916734                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      3916734                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         3916734                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.008246                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.008246                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.008246                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.008246                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 15739.379490                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 15739.379490                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 15739.379490                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 15739.379490                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        32296                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         32296                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        32296                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        32296                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    443729000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    443729000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    443729000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    443729000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.008246                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.008246                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.008246                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.008246                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 13739.441417                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 13739.441417                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 13739.441417                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 13739.441417                       # average overall mshr miss latency
system.icache.replacements                      31783                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         3884438                       # number of ReadReq hits
system.icache.ReadReq_hits::total             3884438                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         32296                       # number of ReadReq misses
system.icache.ReadReq_misses::total             32296                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    508319000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    508319000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      3916734                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         3916734                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.008246                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.008246                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 15739.379490                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 15739.379490                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        32296                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        32296                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    443729000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    443729000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008246                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.008246                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13739.441417                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 13739.441417                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               496.787270                       # Cycle average of tags in use
system.icache.tags.total_refs                 2665180                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 31783                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 83.855520                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   496.787270                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.970288                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.970288                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          104                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          269                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4           95                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               3949029                       # Number of tag accesses
system.icache.tags.data_accesses              3949029                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3166                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          213                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2108                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2533                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2533                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3166                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        13719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        13719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13719                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       378368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       378368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  378368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5699                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5699    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5699                       # Request fanout histogram
system.membus.reqLayer2.occupancy             8872000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           30475500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          161600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          203136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              364736                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       161600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         161600                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        13632                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            13632                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2525                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             3174                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 5699                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           213                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 213                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           14824793                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           18635205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               33459998                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      14824793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          14824793                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1250567                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1250567                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1250567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          14824793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          18635205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              34710565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       181.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2525.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      3093.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.004886706500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             9                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             9                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                14242                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 147                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         5699                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         213                       # Number of write requests accepted
system.mem_ctrl.readBursts                       5699                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       213                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                      81                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     32                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                503                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                444                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                664                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                354                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                307                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                231                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                507                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                293                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                312                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               269                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               202                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               191                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               224                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               341                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               524                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 12                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 23                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                 75                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  3                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 26                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       21.67                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      56190500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    28090000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                161528000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10001.87                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28751.87                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      3435                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      129                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  61.14                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 71.27                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   5699                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   213                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     5611                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       7                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      10                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       9                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2210                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     167.210860                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    123.320200                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    161.443241                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1028     46.52%     46.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          667     30.18%     76.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          305     13.80%     90.50% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          103      4.66%     95.16% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           48      2.17%     97.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           20      0.90%     98.24% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            9      0.41%     98.64% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      0.45%     99.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           20      0.90%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2210                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples            9                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      612.222222                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     314.402904                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev    1087.371346                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            4     44.44%     44.44% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            3     33.33%     77.78% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1     11.11%     88.89% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3456-3583            1     11.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total              9                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples            9                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.333333                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.306995                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev              1                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 3     33.33%     33.33% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                 6     66.67%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total              9                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  359552                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     5184                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                     9984                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   364736                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 13632                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         32.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      33.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.26                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.26                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    10868679000                       # Total gap between requests
system.mem_ctrl.avgGap                     1838409.84                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       161600                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       197952                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks         9984                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 14824793.145514700562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 18159637.702604740858                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 915908.012158532045                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2525                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         3174                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          213                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     70814000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     90714000                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 211450771750                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28045.15                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28580.34                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 992726627.93                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     61.46                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               7247100                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               3851925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             16821840                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy               62640                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      859881360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        1671336330                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        2778411840                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          5337613035                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         489.659710                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   7206841750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    363740000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   3330076250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               8532300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               4535025                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             23290680                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy              751680                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      859881360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1663883010                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        2784688320                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          5345562375                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         490.388963                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE   7222609250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    363740000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   3314308750                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          1096216                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1096216                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1096291                       # number of overall hits
system.dcache.overall_hits::total             1096291                       # number of overall hits
system.dcache.demand_misses::.cpu.data          15166                       # number of demand (read+write) misses
system.dcache.demand_misses::total              15166                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         15166                       # number of overall misses
system.dcache.overall_misses::total             15166                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    359694000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    359694000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    359694000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    359694000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1111382                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1111382                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1111457                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1111457                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.013646                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.013646                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.013645                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.013645                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 23717.130423                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 23717.130423                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 23717.130423                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 23717.130423                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           12260                       # number of writebacks
system.dcache.writebacks::total                 12260                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        15166                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         15166                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        15166                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        15166                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    329362000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    329362000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    329362000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    329362000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.013646                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.013646                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.013645                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.013645                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 21717.130423                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 21717.130423                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 21717.130423                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 21717.130423                       # average overall mshr miss latency
system.dcache.replacements                      14654                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          683457                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              683457                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         10294                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             10294                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    153662000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    153662000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       693751                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          693751                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.014838                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.014838                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 14927.336312                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 14927.336312                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        10294                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        10294                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    133074000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    133074000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014838                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.014838                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12927.336312                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 12927.336312                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         412759                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             412759                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         4872                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             4872                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    206032000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    206032000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       417631                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         417631                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.011666                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.011666                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 42288.998358                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 42288.998358                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         4872                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         4872                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    196288000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    196288000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011666                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.011666                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 40288.998358                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 40288.998358                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data            75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_accesses::.cpu.data           75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               496.944273                       # Cycle average of tags in use
system.dcache.tags.total_refs                  882922                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 14654                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 60.251262                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   496.944273                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.970594                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.970594                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          122                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          322                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1126623                       # Number of tag accesses
system.dcache.tags.data_accesses              1126623                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           29770                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           11992                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               41762                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          29770                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          11992                       # number of overall hits
system.l2cache.overall_hits::total              41762                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2526                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          3174                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              5700                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2526                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         3174                       # number of overall misses
system.l2cache.overall_misses::total             5700                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    165117000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    208448000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    373565000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    165117000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    208448000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    373565000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        32296                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        15166                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           47462                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        32296                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        15166                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          47462                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.078214                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.209284                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.120096                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.078214                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.209284                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.120096                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65366.983373                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65673.597984                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65537.719298                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65366.983373                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65673.597984                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65537.719298                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            213                       # number of writebacks
system.l2cache.writebacks::total                  213                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2526                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         3174                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         5700                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2526                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         3174                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         5700                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    160067000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    202100000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    362167000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    160067000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    202100000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    362167000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.078214                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.209284                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.120096                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.078214                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.209284                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.120096                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63367.775139                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63673.597984                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63538.070175                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63367.775139                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63673.597984                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63538.070175                       # average overall mshr miss latency
system.l2cache.replacements                      1912                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        12260                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        12260                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        12260                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        12260                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          409                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          409                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         2339                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2339                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         2533                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           2533                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    165069000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    165069000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         4872                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         4872                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.519910                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.519910                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65167.390446                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65167.390446                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         2533                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         2533                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    160003000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    160003000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.519910                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.519910                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63167.390446                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63167.390446                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        29770                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         9653                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        39423                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2526                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          641                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3167                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    165117000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     43379000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    208496000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        32296                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10294                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        42590                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.078214                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.062269                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.074360                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65366.983373                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67673.946958                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65833.912220                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2526                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          641                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3167                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    160067000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     42097000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    202164000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.078214                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.062269                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.074360                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63367.775139                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65673.946958                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63834.543732                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3212.895359                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   9339                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 1912                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.884414                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    42.646807                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1288.582985                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1881.665567                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.002603                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.078649                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.114848                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.196100                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4083                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2508                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         1426                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.249207                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                99894                       # Number of tag accesses
system.l2cache.tags.data_accesses               99894                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               42589                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         12260                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             34177                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               4872                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              4872                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          42590                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        44986                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side        96374                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  141360                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      1755264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      2066880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  3822144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           161475000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            142939000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            75830000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  10900658000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  10900658000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                14454164000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 554549                       # Simulator instruction rate (inst/s)
host_mem_usage                                 853800                       # Number of bytes of host memory used
host_op_rate                                  1034210                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     7.21                       # Real time elapsed on the host
host_tick_rate                             2003425645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4000830                       # Number of instructions simulated
sim_ops                                       7461518                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.014454                       # Number of seconds simulated
sim_ticks                                 14454164000                       # Number of ticks simulated
system.cpu.Branches                            890722                       # Number of branches fetched
system.cpu.committedInsts                     4000830                       # Number of instructions committed
system.cpu.committedOps                       7461518                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                      937895                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            91                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      549026                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            98                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     5205565                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           160                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         14454157                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   14454157                       # Number of busy cycles
system.cpu.num_cc_register_reads              4538415                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2480530                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       667779                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  68014                       # Number of float alu accesses
system.cpu.num_fp_insts                         68014                       # number of float instructions
system.cpu.num_fp_register_reads               108986                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               54138                       # number of times the floating registers were written
system.cpu.num_func_calls                      136724                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               7393151                       # Number of integer alu accesses
system.cpu.num_int_insts                      7393151                       # number of integer instructions
system.cpu.num_int_register_reads            14594776                       # number of times the integer registers were read
system.cpu.num_int_register_writes            5952621                       # number of times the integer registers were written
system.cpu.num_load_insts                      937045                       # Number of load instructions
system.cpu.num_mem_refs                       1485814                       # number of memory refs
system.cpu.num_store_insts                     548769                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 22375      0.30%      0.30% # Class of executed instruction
system.cpu.op_class::IntAlu                   5899609     79.07%     79.37% # Class of executed instruction
system.cpu.op_class::IntMult                      641      0.01%     79.38% # Class of executed instruction
system.cpu.op_class::IntDiv                       532      0.01%     79.38% # Class of executed instruction
system.cpu.op_class::FloatAdd                     280      0.00%     79.39% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.39% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.39% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.39% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.39% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.39% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.39% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.39% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     79.39% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.39% # Class of executed instruction
system.cpu.op_class::SimdAlu                    24826      0.33%     79.72% # Class of executed instruction
system.cpu.op_class::SimdCmp                      354      0.00%     79.72% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13176      0.18%     79.90% # Class of executed instruction
system.cpu.op_class::SimdMisc                   13784      0.18%     80.09% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 156      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     80.09% # Class of executed instruction
system.cpu.op_class::MemRead                   923995     12.38%     92.47% # Class of executed instruction
system.cpu.op_class::MemWrite                  547377      7.34%     99.81% # Class of executed instruction
system.cpu.op_class::FloatMemRead               13050      0.17%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1392      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    7461563                       # Class of executed instruction
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          5162924                       # number of demand (read+write) hits
system.icache.demand_hits::total              5162924                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         5162924                       # number of overall hits
system.icache.overall_hits::total             5162924                       # number of overall hits
system.icache.demand_misses::.cpu.inst          42641                       # number of demand (read+write) misses
system.icache.demand_misses::total              42641                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         42641                       # number of overall misses
system.icache.overall_misses::total             42641                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    639464000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    639464000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    639464000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    639464000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      5205565                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          5205565                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      5205565                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         5205565                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.008191                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.008191                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.008191                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.008191                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 14996.458807                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 14996.458807                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 14996.458807                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 14996.458807                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        42641                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         42641                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        42641                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        42641                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    554182000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    554182000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    554182000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    554182000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.008191                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.008191                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.008191                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.008191                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 12996.458807                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 12996.458807                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 12996.458807                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 12996.458807                       # average overall mshr miss latency
system.icache.replacements                      42129                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         5162924                       # number of ReadReq hits
system.icache.ReadReq_hits::total             5162924                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         42641                       # number of ReadReq misses
system.icache.ReadReq_misses::total             42641                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    639464000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    639464000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      5205565                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         5205565                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.008191                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.008191                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 14996.458807                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 14996.458807                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        42641                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        42641                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    554182000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    554182000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.008191                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.008191                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12996.458807                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 12996.458807                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               500.527267                       # Cycle average of tags in use
system.icache.tags.total_refs                 3868357                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 42129                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                 91.821714                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   500.527267                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.977592                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.977592                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           66                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          226                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               5248206                       # Number of tag accesses
system.icache.tags.data_accesses              5248206                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3565                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          330                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2718                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3101                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3101                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3565                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        16380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        16380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       447744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       447744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  447744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6666                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6666    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6666                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11034000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           35657500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          179712                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          246912                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              426624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       179712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         179712                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        21120                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            21120                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2808                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             3858                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 6666                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           330                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 330                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           12433234                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           17082413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               29515647                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      12433234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          12433234                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1461171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1461171                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1461171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          12433234                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          17082413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              30976817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       271.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2808.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      3730.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.004886706500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            14                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            14                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                17110                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 232                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         6666                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         330                       # Number of write requests accepted
system.mem_ctrl.readBursts                       6666                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       330                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     128                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     59                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                565                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                452                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                732                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                394                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                309                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                596                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                254                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                293                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                354                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               450                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               334                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               354                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               348                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               341                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               526                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 13                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 23                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                125                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                 16                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 45                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 1                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       22.76                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      64992250                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    32690000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                187579750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       9940.69                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 28690.69                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      3903                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      205                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  59.70                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 75.65                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   6666                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   330                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     6530                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      11                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      15                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      14                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         2674                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     162.321616                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    119.960572                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    158.811508                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1287     48.13%     48.13% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          807     30.18%     78.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          341     12.75%     91.06% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          114      4.26%     95.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           55      2.06%     97.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           24      0.90%     98.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           13      0.49%     98.77% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      0.37%     99.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           23      0.86%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          2674                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           14                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean             459                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     253.150116                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     879.966520                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              1      7.14%      7.14% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255            8     57.14%     64.29% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            3     21.43%     85.71% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1      7.14%     92.86% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3456-3583            1      7.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             14                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           14                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.428571                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.404338                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.937614                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 4     28.57%     28.57% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                10     71.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             14                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  418432                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                     8192                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    15616                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   426624                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 21120                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         28.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          1.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      29.52                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.23                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.23                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    14450292000                       # Total gap between requests
system.mem_ctrl.avgGap                     2065507.72                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       179712                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       238720                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        15616                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 12433233.772634653375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 16515655.972908567637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 1080380.712436914444                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2808                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         3858                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          330                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     78666000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    108913750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 304848283000                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28014.96                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28230.62                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 923782675.76                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     60.33                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               9224880                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               4903140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             21420000                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy               62640                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1140771840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        2259823710                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        3647389920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          7083596130                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         490.073043                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE   9459991750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    482560000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   4511612250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               9867480                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               5244690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             25261320                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             1211040                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1140771840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1961631630                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        3898499040                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          7042487040                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         487.228942                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  10115029000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    482560000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   3856575000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          1465906                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1465906                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1465981                       # number of overall hits
system.dcache.overall_hits::total             1465981                       # number of overall hits
system.dcache.demand_misses::.cpu.data          20895                       # number of demand (read+write) misses
system.dcache.demand_misses::total              20895                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         20895                       # number of overall misses
system.dcache.overall_misses::total             20895                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    462751000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    462751000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    462751000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    462751000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1486801                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1486801                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1486876                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1486876                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.014054                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.014054                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.014053                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.014053                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 22146.494377                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 22146.494377                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 22146.494377                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 22146.494377                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           17086                       # number of writebacks
system.dcache.writebacks::total                 17086                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        20895                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         20895                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        20895                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        20895                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    420963000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    420963000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    420963000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    420963000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.014054                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.014054                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.014053                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.014053                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 20146.590093                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 20146.590093                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 20146.590093                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 20146.590093                       # average overall mshr miss latency
system.dcache.replacements                      20382                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data          922976                       # number of ReadReq hits
system.dcache.ReadReq_hits::total              922976                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         14844                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             14844                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    210700000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    210700000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data       937820                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total          937820                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.015828                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.015828                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 14194.287254                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 14194.287254                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        14844                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        14844                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    181012000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    181012000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015828                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.015828                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12194.287254                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 12194.287254                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         542930                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             542930                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         6051                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             6051                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    252051000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    252051000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       548981                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         548981                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.011022                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.011022                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 41654.437283                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 41654.437283                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         6051                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         6051                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    239951000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    239951000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011022                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.011022                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39654.767807                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 39654.767807                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data            75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_accesses::.cpu.data           75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               500.645671                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1244375                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 20382                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 61.052644                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   500.645671                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.977824                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.977824                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          315                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1507770                       # Number of tag accesses
system.dcache.tags.data_accesses              1507770                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           39833                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           17036                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               56869                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          39833                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          17036                       # number of overall hits
system.l2cache.overall_hits::total              56869                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          2808                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          3859                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              6667                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2808                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         3859                       # number of overall misses
system.l2cache.overall_misses::total             6667                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    183555000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    251718000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    435273000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    183555000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    251718000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    435273000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        42641                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        20895                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           63536                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        42641                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        20895                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          63536                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.065852                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.184685                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.104933                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.065852                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.184685                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.104933                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65368.589744                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65228.815755                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65287.685616                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65368.589744                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65228.815755                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65287.685616                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            330                       # number of writebacks
system.l2cache.writebacks::total                  330                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         2808                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         3859                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         6667                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2808                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         3859                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         6667                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    177939000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    244002000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    421941000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    177939000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    244002000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    421941000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.065852                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.184685                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.104933                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.065852                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.184685                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.104933                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63368.589744                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63229.334024                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63287.985601                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63368.589744                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63229.334024                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63287.985601                       # average overall mshr miss latency
system.l2cache.replacements                      2443                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        17086                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        17086                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        17086                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        17086                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          605                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          605                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         2949                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2949                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         3102                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           3102                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    200956000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    200956000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         6051                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         6051                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.512643                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.512643                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 64782.720825                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 64782.720825                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         3102                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         3102                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    194754000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    194754000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.512643                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.512643                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62783.365571                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62783.365571                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        39833                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        14087                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        53920                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         2808                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          757                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         3565                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    183555000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     50762000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    234317000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        42641                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        14844                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        57485                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.065852                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.050997                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.062016                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65368.589744                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67056.803170                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65727.068724                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2808                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          757                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         3565                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    177939000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     49248000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    227187000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.065852                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.050997                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.062016                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63368.589744                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65056.803170                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63727.068724                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3499.491012                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  23566                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2443                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 9.646336                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    53.078797                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1293.196201                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2153.216014                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003240                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.078930                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.131422                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.213592                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4591                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1641                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2767                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.280212                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               133081                       # Number of tag accesses
system.l2cache.tags.data_accesses              133081                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               57485                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         17086                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             45425                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               6051                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              6050                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          57485                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        62171                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       127411                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  189582                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      2430720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      2729024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  5159744                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           213205000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.5                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            194391000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.3                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           104470000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.7                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  14454164000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  14454164000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                18021257000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 543498                       # Simulator instruction rate (inst/s)
host_mem_usage                                 854436                       # Number of bytes of host memory used
host_op_rate                                  1016678                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.20                       # Real time elapsed on the host
host_tick_rate                             1958855807                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000001                       # Number of instructions simulated
sim_ops                                       9353296                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.018021                       # Number of seconds simulated
sim_ticks                                 18021257000                       # Number of ticks simulated
system.cpu.Branches                           1126759                       # Number of branches fetched
system.cpu.committedInsts                     5000001                       # Number of instructions committed
system.cpu.committedOps                       9353296                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1204265                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           116                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      670718                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           116                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6481317                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           161                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         18021257                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   18021257                       # Number of busy cycles
system.cpu.num_cc_register_reads              5672553                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3094082                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       839193                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  84807                       # Number of float alu accesses
system.cpu.num_fp_insts                         84807                       # number of float instructions
system.cpu.num_fp_register_reads               135761                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               67483                       # number of times the floating registers were written
system.cpu.num_func_calls                      180970                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9268018                       # Number of integer alu accesses
system.cpu.num_int_insts                      9268018                       # number of integer instructions
system.cpu.num_int_register_reads            18288173                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7468938                       # number of times the integer registers were written
system.cpu.num_load_insts                     1203255                       # Number of load instructions
system.cpu.num_mem_refs                       1873664                       # number of memory refs
system.cpu.num_store_insts                     670409                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 28279      0.30%      0.30% # Class of executed instruction
system.cpu.op_class::IntAlu                   7384501     78.95%     79.25% # Class of executed instruction
system.cpu.op_class::IntMult                      733      0.01%     79.26% # Class of executed instruction
system.cpu.op_class::IntDiv                       609      0.01%     79.27% # Class of executed instruction
system.cpu.op_class::FloatAdd                     335      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::SimdAlu                    30580      0.33%     79.60% # Class of executed instruction
system.cpu.op_class::SimdCmp                      480      0.01%     79.60% # Class of executed instruction
system.cpu.op_class::SimdCvt                    16630      0.18%     79.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                   17348      0.19%     79.97% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 175      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::MemRead                  1186802     12.69%     92.66% # Class of executed instruction
system.cpu.op_class::MemWrite                  668830      7.15%     99.81% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16453      0.18%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1579      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9353350                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.dynamic_cache.invTick                        0                       # Ticks taken to invalidate
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             0                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.cache_small.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_small.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_small.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_small.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_small.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_small.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_small.replacements                     0                       # number of replacements
system.cache_small.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.cache_small.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_small.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_small.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_small.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_small.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_small.tags.tag_accesses                0                       # Number of tag accesses
system.cache_small.tags.data_accesses               0                       # Number of data accesses
system.cache_small.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6430496                       # number of demand (read+write) hits
system.icache.demand_hits::total              6430496                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6430496                       # number of overall hits
system.icache.overall_hits::total             6430496                       # number of overall hits
system.icache.demand_misses::.cpu.inst          50821                       # number of demand (read+write) misses
system.icache.demand_misses::total              50821                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         50821                       # number of overall misses
system.icache.overall_misses::total             50821                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst    756652000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total    756652000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst    756652000                       # number of overall miss cycles
system.icache.overall_miss_latency::total    756652000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6481317                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6481317                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6481317                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6481317                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.007841                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.007841                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.007841                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.007841                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 14888.569686                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 14888.569686                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 14888.569686                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 14888.569686                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        50821                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         50821                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        50821                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        50821                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst    655010000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total    655010000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst    655010000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total    655010000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.007841                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.007841                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.007841                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.007841                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 12888.569686                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 12888.569686                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 12888.569686                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 12888.569686                       # average overall mshr miss latency
system.icache.replacements                      50309                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6430496                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6430496                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         50821                       # number of ReadReq misses
system.icache.ReadReq_misses::total             50821                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst    756652000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total    756652000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6481317                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6481317                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.007841                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.007841                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 14888.569686                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 14888.569686                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        50821                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        50821                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst    655010000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total    655010000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007841                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.007841                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12888.569686                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 12888.569686                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               502.798157                       # Cycle average of tags in use
system.icache.tags.total_refs                 6481317                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 50821                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                127.532260                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                 81000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   502.798157                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.982028                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.982028                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          187                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          153                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6532138                       # Number of tag accesses
system.icache.tags.data_accesses              6532138                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4139                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          524                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3531                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3713                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3713                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4139                       # Transaction distribution
system.membus.pkt_count_system.dynamic_cache.mem_side::system.mem_ctrl.port        19759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.dynamic_cache.mem_side::total        19759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  19759                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::system.mem_ctrl.port       536064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.dynamic_cache.mem_side::total       536064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  536064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7852                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7852    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7852                       # Request fanout histogram
system.membus.reqLayer2.occupancy            14003000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy           42018250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          206464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          296064                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              502528                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       206464                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         206464                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        33536                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            33536                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             3226                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             4626                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 7852                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks           524                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                 524                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           11456693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           16428599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               27885291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      11456693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          11456693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         1860913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               1860913                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         1860913                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          11456693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          16428599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              29746205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples       457.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      3226.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      4456.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.004886706500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds            25                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds            25                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                20503                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                 411                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         7852                       # Number of read requests accepted
system.mem_ctrl.writeReqs                         524                       # Number of write requests accepted
system.mem_ctrl.readBursts                       7852                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                       524                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                     170                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                     67                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                750                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                632                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                795                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                501                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                309                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                243                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                679                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                258                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                295                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                354                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               503                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               348                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               382                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               449                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               529                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               655                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                 15                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                 25                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                125                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                109                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                 61                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  5                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  2                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 4                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                11                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                18                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                23                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                26                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                       23.26                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      79513500                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    38410000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                223551000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      10350.62                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29100.62                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      4485                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                      366                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  58.38                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                 80.09                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   7852                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                   524                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     7674                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                      18                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                      26                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                      26                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                      26                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                      26                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                      26                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                      26                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                      25                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                      25                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                      25                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                      25                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                      25                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                      25                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                      25                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                      25                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                      25                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                      25                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3265                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     159.088515                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    117.749174                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    156.805713                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127          1609     49.28%     49.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          983     30.11%     79.39% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          390     11.94%     91.33% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511          129      3.95%     95.28% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           73      2.24%     97.52% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           28      0.86%     98.38% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           15      0.46%     98.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      0.31%     99.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           28      0.86%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3265                       # Bytes accessed per row activation
system.mem_ctrl.rdPerTurnAround::samples           25                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::mean      306.880000                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::gmean     173.689396                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::stdev     671.320981                       # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::0-127              8     32.00%     32.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::128-255           12     48.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::256-383            3     12.00%     92.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::384-511            1      4.00%     96.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::3456-3583            1      4.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrl.rdPerTurnAround::total             25                       # Reads before turning the bus around for writes
system.mem_ctrl.wrPerTurnAround::samples           25                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::mean       17.360000                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::gmean      17.334196                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::stdev       0.952190                       # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::16                 8     32.00%     32.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::18                17     68.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrl.wrPerTurnAround::total             25                       # Writes before turning the bus around for reads
system.mem_ctrl.bytesReadDRAM                  491648                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                    10880                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                    27776                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   502528                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                 33536                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         27.28                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          1.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      27.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       1.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.23                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.21                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.01                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    18000494000                       # Total gap between requests
system.mem_ctrl.avgGap                     2149056.11                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       206464                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       285184                       # Per-master bytes read from memory
system.mem_ctrl.masterWriteBytes::.writebacks        27776                       # Per-master bytes write to memory
system.mem_ctrl.masterReadRate::.cpu.inst 11456692.504856903106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 15824867.266473144293                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterWriteRate::.writebacks 1541290.932147518964                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         3226                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         4626                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks          524                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     92078250                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    131472750                       # Per-master read total memory access latency
system.mem_ctrl.masterWriteTotalLat::.writebacks 401518823500                       # Per-master write total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     28542.54                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     28420.40                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks 766257296.76                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     59.60                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              11102700                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               5901225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             25097100                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy              464580                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1422276960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        2713594440                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        4635030720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          8813467725                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         489.059544                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  12022701250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    601640000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   5396915750                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              12209400                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               6489450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             29752380                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy             1800900                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1422276960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        2483277390                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        4828981920                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          8784788400                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         487.468127                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  12528608500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    601640000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   4891008500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.cache_medium.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_medium.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_medium.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cache_medium.blocked::no_targets             0                       # number of cycles access was blocked
system.cache_medium.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_medium.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_medium.replacements                    0                       # number of replacements
system.cache_medium.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.cache_medium.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cache_medium.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cache_medium.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cache_medium.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cache_medium.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cache_medium.tags.tag_accesses               0                       # Number of tag accesses
system.cache_medium.tags.data_accesses              0                       # Number of data accesses
system.cache_medium.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.dcache.demand_hits::.cpu.data          1845859                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1845859                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1845934                       # number of overall hits
system.dcache.overall_hits::total             1845934                       # number of overall hits
system.dcache.demand_misses::.cpu.data          28995                       # number of demand (read+write) misses
system.dcache.demand_misses::total              28995                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         28995                       # number of overall misses
system.dcache.overall_misses::total             28995                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data    599100000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total    599100000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data    599100000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total    599100000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1874854                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1874854                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1874929                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1874929                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.015465                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.015465                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.015465                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.015465                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 20662.183135                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 20662.183135                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 20662.183135                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 20662.183135                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           23796                       # number of writebacks
system.dcache.writebacks::total                 23796                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        28995                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         28995                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        28995                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        28995                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data    541110000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total    541110000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data    541110000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total    541110000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.015465                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.015465                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.015465                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.015465                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 18662.183135                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 18662.183135                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 18662.183135                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 18662.183135                       # average overall mshr miss latency
system.dcache.replacements                      28483                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1182918                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1182918                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         21272                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             21272                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data    290597000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total    290597000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1204190                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1204190                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.017665                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.017665                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 13661.009778                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 13661.009778                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        21272                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        21272                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data    248053000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total    248053000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017665                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.017665                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 11661.009778                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 11661.009778                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         662941                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             662941                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         7723                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             7723                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data    308503000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total    308503000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       670664                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         670664                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.011515                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.011515                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 39946.005438                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 39946.005438                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         7723                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         7723                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data    293057000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total    293057000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011515                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.011515                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37946.005438                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 37946.005438                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data            75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_accesses::.cpu.data           75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               502.893125                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1874929                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 28995                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 64.663873                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle                165000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   502.893125                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.982213                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.982213                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          152                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          290                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1903924                       # Number of tag accesses
system.dcache.tags.data_accesses              1903924                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.cache_large.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cache_large.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cache_large.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cache_large.blocked::no_targets              0                       # number of cycles access was blocked
system.cache_large.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cache_large.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cache_large.replacements                     0                       # number of replacements
system.cache_large.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.cache_large.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cache_large.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cache_large.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cache_large.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cache_large.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cache_large.tags.tag_accesses                0                       # Number of tag accesses
system.cache_large.tags.data_accesses               0                       # Number of data accesses
system.cache_large.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           47595                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           24369                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               71964                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          47595                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          24369                       # number of overall hits
system.l2cache.overall_hits::total              71964                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          3226                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4626                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              7852                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         3226                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4626                       # number of overall misses
system.l2cache.overall_misses::total             7852                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    212595000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    302542000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    515137000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    212595000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    302542000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    515137000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        50821                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        28995                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           79816                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        50821                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        28995                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          79816                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.063478                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.159545                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.098376                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.063478                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.159545                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.098376                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 65900.495970                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 65400.345871                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 65605.832909                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 65900.495970                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 65400.345871                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 65605.832909                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks            524                       # number of writebacks
system.l2cache.writebacks::total                  524                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         3226                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4626                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         7852                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         3226                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4626                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         7852                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    206143000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    293290000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    499433000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    206143000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    293290000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    499433000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.063478                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.159545                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.098376                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.063478                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.159545                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.098376                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 63900.495970                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 63400.345871                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 63605.832909                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 63900.495970                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 63400.345871                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 63605.832909                       # average overall mshr miss latency
system.l2cache.replacements                      3211                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        23796                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        23796                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        23796                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        23796                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          844                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          844                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data         4010                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             4010                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         3713                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           3713                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    242051000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    242051000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         7723                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         7723                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.480772                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.480772                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 65190.142742                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 65190.142742                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         3713                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         3713                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    234625000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    234625000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.480772                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.480772                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 63190.142742                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 63190.142742                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        47595                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        20359                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        67954                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         3226                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          913                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         4139                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    212595000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     60491000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    273086000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        50821                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        21272                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        72093                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.063478                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.042920                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.057412                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 65900.495970                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 66255.202629                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 65978.738826                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         3226                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          913                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         4139                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    206143000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     58665000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    264808000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.063478                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.042920                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.057412                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 63900.495970                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64255.202629                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 63978.738826                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3771.692016                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 157764                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 8374                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                18.839742                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                77000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    61.226260                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1299.365019                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2411.100736                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003737                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.079307                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.147162                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.230206                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         5163                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           39                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          213                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1665                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         3246                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.315125                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               166982                       # Number of tag accesses
system.l2cache.tags.data_accesses              166982                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               72093                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         23796                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             54996                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               7723                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              7723                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          72093                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        86473                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       151951                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  238424                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      3378624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      3252544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  6631168                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.respLayer1.occupancy           254105000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l2bar.reqLayer0.occupancy            253792000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy           144975000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.8                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  18021257000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  18021257000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
