

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_151_1'
================================================================
* Date:           Tue Sep 23 21:33:55 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.057 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32791|    32791|  0.328 ms|  0.328 ms|  32791|  32791|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_151_1  |    32789|    32789|        23|          1|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      71|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     7|     324|     905|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      36|    -|
|Register         |        -|     -|     221|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     7|     545|    1044|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fexp_32ns_32ns_32_8_full_dsp_1_U44  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  905|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   7|  324|  905|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln151_fu_101_p2  |         +|   0|  0|  23|          16|           1|
    |icmp_ln151_fu_95_p2  |      icmp|   0|  0|  13|          16|          17|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln152_fu_121_p2  |       xor|   0|  0|  33|          32|          33|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  71|          65|          53|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|   16|         32|
    |i_11_fu_42               |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   34|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_i1_reg_177                     |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |i_11_cast_reg_157                  |  16|   0|   64|         48|
    |i_11_fu_42                         |  16|   0|   16|          0|
    |tmp_reg_172                        |  32|   0|   32|          0|
    |trunc_ln_reg_182                   |  16|   0|   16|          0|
    |i_11_cast_reg_157                  |  64|  32|   64|         48|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 221|  32|  269|         96|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|grp_fu_369_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|grp_fu_369_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|grp_fu_369_p_opcode  |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|grp_fu_369_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|grp_fu_369_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|grp_fu_549_p_din0    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|grp_fu_549_p_din1    |  out|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|grp_fu_549_p_dout0   |   in|   32|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|grp_fu_549_p_ce      |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_VITIS_LOOP_151_1|  return value|
|x_address0           |  out|   15|   ap_memory|                                                 x|         array|
|x_ce0                |  out|    1|   ap_memory|                                                 x|         array|
|x_q0                 |   in|   32|   ap_memory|                                                 x|         array|
|buf2_address0        |  out|   15|   ap_memory|                                              buf2|         array|
|buf2_ce0             |  out|    1|   ap_memory|                                              buf2|         array|
|buf2_we0             |  out|    1|   ap_memory|                                              buf2|         array|
|buf2_d0              |  out|   16|   ap_memory|                                              buf2|         array|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

