# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../signal_generator_cmods7.srcs/sources_1/new/clock_divider.vhd" \
"../../../../signal_generator_cmods7.srcs/sources_1/new/counter.vhd" \
"../../../../signal_generator_cmods7.srcs/sources_1/new/lut.vhd" \
"../../../../signal_generator_cmods7.srcs/sources_1/new/signal_generator.vhd" \
"../../../../signal_generator_cmods7.srcs/sim_1/new/signal_generator_tb.vhd" \

# Do not sort compile order
nosort
