// Seed: 1728274011
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wor id_2;
  input wire id_1;
  assign id_2 = 1;
  logic id_5;
  assign id_5[1] = ~1;
endmodule
module module_1 #(
    parameter id_9 = 32'd77
) (
    input  tri1  id_0,
    input  tri0  id_1,
    output tri0  id_2,
    output uwire id_3,
    input  wire  id_4,
    input  tri0  id_5,
    input  uwire id_6,
    input  tri0  id_7,
    output uwire id_8,
    input  wire  _id_9
);
  logic [id_9 : 1] id_11;
  ;
  nand primCall (id_8, id_1, id_6, id_4, id_5, id_0, id_11, id_7);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
