C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/tb_uart.sv {1 {vlog -work work -sv -stats=none C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/tb_uart.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_uart
-- Importing package conf_t

Top level modules:
	tb_uart

} {} {}} C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/pll.v {1 {vlog -work work -stats=none C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/pll.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module pll

Top level modules:
	pll

} {} {}} C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv {1 {vlog -work work -sv -stats=none C:/Projects/FPGA/SystemVerilog/GitHubRelease/uart/uart.sv
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling package conf_t
-- Compiling module uart
-- Importing package conf_t

Top level modules:
	uart

} {} {}}
