
IND_X.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098f4  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000e8  080099b0  080099b0  000199b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009a98  08009a98  00025140  2**0
                  CONTENTS
  4 .ARM          00000000  08009a98  08009a98  00025140  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009a98  08009a98  00025140  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009a98  08009a98  00019a98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009a9c  08009a9c  00019a9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00005140  20000000  08009aa0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  20005140  0800ebe0  00025140  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200054c0  0800ebe0  000254c0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00025140  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019961  00000000  00000000  00025168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034a7  00000000  00000000  0003eac9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001858  00000000  00000000  00041f70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000016e0  00000000  00000000  000437c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c3eb  00000000  00000000  00044ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d17d  00000000  00000000  00061293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ae144  00000000  00000000  0007e410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0012c554  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000058f0  00000000  00000000  0012c5a8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20005140 	.word	0x20005140
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08009998 	.word	0x08009998

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20005144 	.word	0x20005144
 8000100:	08009998 	.word	0x08009998

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	0002      	movs	r2, r0
 8000224:	1dfb      	adds	r3, r7, #7
 8000226:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000228:	1dfb      	adds	r3, r7, #7
 800022a:	781b      	ldrb	r3, [r3, #0]
 800022c:	2b7f      	cmp	r3, #127	; 0x7f
 800022e:	d809      	bhi.n	8000244 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000230:	1dfb      	adds	r3, r7, #7
 8000232:	781b      	ldrb	r3, [r3, #0]
 8000234:	001a      	movs	r2, r3
 8000236:	231f      	movs	r3, #31
 8000238:	401a      	ands	r2, r3
 800023a:	4b04      	ldr	r3, [pc, #16]	; (800024c <__NVIC_EnableIRQ+0x30>)
 800023c:	2101      	movs	r1, #1
 800023e:	4091      	lsls	r1, r2
 8000240:	000a      	movs	r2, r1
 8000242:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000244:	46c0      	nop			; (mov r8, r8)
 8000246:	46bd      	mov	sp, r7
 8000248:	b002      	add	sp, #8
 800024a:	bd80      	pop	{r7, pc}
 800024c:	e000e100 	.word	0xe000e100

08000250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000250:	b590      	push	{r4, r7, lr}
 8000252:	b083      	sub	sp, #12
 8000254:	af00      	add	r7, sp, #0
 8000256:	0002      	movs	r2, r0
 8000258:	6039      	str	r1, [r7, #0]
 800025a:	1dfb      	adds	r3, r7, #7
 800025c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800025e:	1dfb      	adds	r3, r7, #7
 8000260:	781b      	ldrb	r3, [r3, #0]
 8000262:	2b7f      	cmp	r3, #127	; 0x7f
 8000264:	d828      	bhi.n	80002b8 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000266:	4a2f      	ldr	r2, [pc, #188]	; (8000324 <__NVIC_SetPriority+0xd4>)
 8000268:	1dfb      	adds	r3, r7, #7
 800026a:	781b      	ldrb	r3, [r3, #0]
 800026c:	b25b      	sxtb	r3, r3
 800026e:	089b      	lsrs	r3, r3, #2
 8000270:	33c0      	adds	r3, #192	; 0xc0
 8000272:	009b      	lsls	r3, r3, #2
 8000274:	589b      	ldr	r3, [r3, r2]
 8000276:	1dfa      	adds	r2, r7, #7
 8000278:	7812      	ldrb	r2, [r2, #0]
 800027a:	0011      	movs	r1, r2
 800027c:	2203      	movs	r2, #3
 800027e:	400a      	ands	r2, r1
 8000280:	00d2      	lsls	r2, r2, #3
 8000282:	21ff      	movs	r1, #255	; 0xff
 8000284:	4091      	lsls	r1, r2
 8000286:	000a      	movs	r2, r1
 8000288:	43d2      	mvns	r2, r2
 800028a:	401a      	ands	r2, r3
 800028c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800028e:	683b      	ldr	r3, [r7, #0]
 8000290:	019b      	lsls	r3, r3, #6
 8000292:	22ff      	movs	r2, #255	; 0xff
 8000294:	401a      	ands	r2, r3
 8000296:	1dfb      	adds	r3, r7, #7
 8000298:	781b      	ldrb	r3, [r3, #0]
 800029a:	0018      	movs	r0, r3
 800029c:	2303      	movs	r3, #3
 800029e:	4003      	ands	r3, r0
 80002a0:	00db      	lsls	r3, r3, #3
 80002a2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002a4:	481f      	ldr	r0, [pc, #124]	; (8000324 <__NVIC_SetPriority+0xd4>)
 80002a6:	1dfb      	adds	r3, r7, #7
 80002a8:	781b      	ldrb	r3, [r3, #0]
 80002aa:	b25b      	sxtb	r3, r3
 80002ac:	089b      	lsrs	r3, r3, #2
 80002ae:	430a      	orrs	r2, r1
 80002b0:	33c0      	adds	r3, #192	; 0xc0
 80002b2:	009b      	lsls	r3, r3, #2
 80002b4:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80002b6:	e031      	b.n	800031c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80002b8:	4a1b      	ldr	r2, [pc, #108]	; (8000328 <__NVIC_SetPriority+0xd8>)
 80002ba:	1dfb      	adds	r3, r7, #7
 80002bc:	781b      	ldrb	r3, [r3, #0]
 80002be:	0019      	movs	r1, r3
 80002c0:	230f      	movs	r3, #15
 80002c2:	400b      	ands	r3, r1
 80002c4:	3b08      	subs	r3, #8
 80002c6:	089b      	lsrs	r3, r3, #2
 80002c8:	3306      	adds	r3, #6
 80002ca:	009b      	lsls	r3, r3, #2
 80002cc:	18d3      	adds	r3, r2, r3
 80002ce:	3304      	adds	r3, #4
 80002d0:	681b      	ldr	r3, [r3, #0]
 80002d2:	1dfa      	adds	r2, r7, #7
 80002d4:	7812      	ldrb	r2, [r2, #0]
 80002d6:	0011      	movs	r1, r2
 80002d8:	2203      	movs	r2, #3
 80002da:	400a      	ands	r2, r1
 80002dc:	00d2      	lsls	r2, r2, #3
 80002de:	21ff      	movs	r1, #255	; 0xff
 80002e0:	4091      	lsls	r1, r2
 80002e2:	000a      	movs	r2, r1
 80002e4:	43d2      	mvns	r2, r2
 80002e6:	401a      	ands	r2, r3
 80002e8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80002ea:	683b      	ldr	r3, [r7, #0]
 80002ec:	019b      	lsls	r3, r3, #6
 80002ee:	22ff      	movs	r2, #255	; 0xff
 80002f0:	401a      	ands	r2, r3
 80002f2:	1dfb      	adds	r3, r7, #7
 80002f4:	781b      	ldrb	r3, [r3, #0]
 80002f6:	0018      	movs	r0, r3
 80002f8:	2303      	movs	r3, #3
 80002fa:	4003      	ands	r3, r0
 80002fc:	00db      	lsls	r3, r3, #3
 80002fe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000300:	4809      	ldr	r0, [pc, #36]	; (8000328 <__NVIC_SetPriority+0xd8>)
 8000302:	1dfb      	adds	r3, r7, #7
 8000304:	781b      	ldrb	r3, [r3, #0]
 8000306:	001c      	movs	r4, r3
 8000308:	230f      	movs	r3, #15
 800030a:	4023      	ands	r3, r4
 800030c:	3b08      	subs	r3, #8
 800030e:	089b      	lsrs	r3, r3, #2
 8000310:	430a      	orrs	r2, r1
 8000312:	3306      	adds	r3, #6
 8000314:	009b      	lsls	r3, r3, #2
 8000316:	18c3      	adds	r3, r0, r3
 8000318:	3304      	adds	r3, #4
 800031a:	601a      	str	r2, [r3, #0]
}
 800031c:	46c0      	nop			; (mov r8, r8)
 800031e:	46bd      	mov	sp, r7
 8000320:	b003      	add	sp, #12
 8000322:	bd90      	pop	{r4, r7, pc}
 8000324:	e000e100 	.word	0xe000e100
 8000328:	e000ed00 	.word	0xe000ed00

0800032c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b082      	sub	sp, #8
 8000330:	af00      	add	r7, sp, #0
 8000332:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	2201      	movs	r2, #1
 800033a:	431a      	orrs	r2, r3
 800033c:	687b      	ldr	r3, [r7, #4]
 800033e:	601a      	str	r2, [r3, #0]
}
 8000340:	46c0      	nop			; (mov r8, r8)
 8000342:	46bd      	mov	sp, r7
 8000344:	b002      	add	sp, #8
 8000346:	bd80      	pop	{r7, pc}

08000348 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b082      	sub	sp, #8
 800034c:	af00      	add	r7, sp, #0
 800034e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	681b      	ldr	r3, [r3, #0]
 8000354:	4a03      	ldr	r2, [pc, #12]	; (8000364 <LL_USART_DisableFIFO+0x1c>)
 8000356:	401a      	ands	r2, r3
 8000358:	687b      	ldr	r3, [r7, #4]
 800035a:	601a      	str	r2, [r3, #0]
}
 800035c:	46c0      	nop			; (mov r8, r8)
 800035e:	46bd      	mov	sp, r7
 8000360:	b002      	add	sp, #8
 8000362:	bd80      	pop	{r7, pc}
 8000364:	dfffffff 	.word	0xdfffffff

08000368 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000368:	b580      	push	{r7, lr}
 800036a:	b082      	sub	sp, #8
 800036c:	af00      	add	r7, sp, #0
 800036e:	6078      	str	r0, [r7, #4]
 8000370:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	689b      	ldr	r3, [r3, #8]
 8000376:	00db      	lsls	r3, r3, #3
 8000378:	08da      	lsrs	r2, r3, #3
 800037a:	683b      	ldr	r3, [r7, #0]
 800037c:	075b      	lsls	r3, r3, #29
 800037e:	431a      	orrs	r2, r3
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	609a      	str	r2, [r3, #8]
}
 8000384:	46c0      	nop			; (mov r8, r8)
 8000386:	46bd      	mov	sp, r7
 8000388:	b002      	add	sp, #8
 800038a:	bd80      	pop	{r7, pc}

0800038c <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 800038c:	b580      	push	{r7, lr}
 800038e:	b082      	sub	sp, #8
 8000390:	af00      	add	r7, sp, #0
 8000392:	6078      	str	r0, [r7, #4]
 8000394:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	689b      	ldr	r3, [r3, #8]
 800039a:	4a05      	ldr	r2, [pc, #20]	; (80003b0 <LL_USART_SetRXFIFOThreshold+0x24>)
 800039c:	401a      	ands	r2, r3
 800039e:	683b      	ldr	r3, [r7, #0]
 80003a0:	065b      	lsls	r3, r3, #25
 80003a2:	431a      	orrs	r2, r3
 80003a4:	687b      	ldr	r3, [r7, #4]
 80003a6:	609a      	str	r2, [r3, #8]
}
 80003a8:	46c0      	nop			; (mov r8, r8)
 80003aa:	46bd      	mov	sp, r7
 80003ac:	b002      	add	sp, #8
 80003ae:	bd80      	pop	{r7, pc}
 80003b0:	f1ffffff 	.word	0xf1ffffff

080003b4 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 80003b4:	b580      	push	{r7, lr}
 80003b6:	b082      	sub	sp, #8
 80003b8:	af00      	add	r7, sp, #0
 80003ba:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	685b      	ldr	r3, [r3, #4]
 80003c0:	4a07      	ldr	r2, [pc, #28]	; (80003e0 <LL_USART_ConfigAsyncMode+0x2c>)
 80003c2:	401a      	ands	r2, r3
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80003c8:	687b      	ldr	r3, [r7, #4]
 80003ca:	689b      	ldr	r3, [r3, #8]
 80003cc:	222a      	movs	r2, #42	; 0x2a
 80003ce:	4393      	bics	r3, r2
 80003d0:	001a      	movs	r2, r3
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	609a      	str	r2, [r3, #8]
}
 80003d6:	46c0      	nop			; (mov r8, r8)
 80003d8:	46bd      	mov	sp, r7
 80003da:	b002      	add	sp, #8
 80003dc:	bd80      	pop	{r7, pc}
 80003de:	46c0      	nop			; (mov r8, r8)
 80003e0:	ffffb7ff 	.word	0xffffb7ff

080003e4 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 80003e4:	b580      	push	{r7, lr}
 80003e6:	b082      	sub	sp, #8
 80003e8:	af00      	add	r7, sp, #0
 80003ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	69da      	ldr	r2, [r3, #28]
 80003f0:	2380      	movs	r3, #128	; 0x80
 80003f2:	039b      	lsls	r3, r3, #14
 80003f4:	401a      	ands	r2, r3
 80003f6:	2380      	movs	r3, #128	; 0x80
 80003f8:	039b      	lsls	r3, r3, #14
 80003fa:	429a      	cmp	r2, r3
 80003fc:	d101      	bne.n	8000402 <LL_USART_IsActiveFlag_TEACK+0x1e>
 80003fe:	2301      	movs	r3, #1
 8000400:	e000      	b.n	8000404 <LL_USART_IsActiveFlag_TEACK+0x20>
 8000402:	2300      	movs	r3, #0
}
 8000404:	0018      	movs	r0, r3
 8000406:	46bd      	mov	sp, r7
 8000408:	b002      	add	sp, #8
 800040a:	bd80      	pop	{r7, pc}

0800040c <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 800040c:	b580      	push	{r7, lr}
 800040e:	b082      	sub	sp, #8
 8000410:	af00      	add	r7, sp, #0
 8000412:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8000414:	687b      	ldr	r3, [r7, #4]
 8000416:	69da      	ldr	r2, [r3, #28]
 8000418:	2380      	movs	r3, #128	; 0x80
 800041a:	03db      	lsls	r3, r3, #15
 800041c:	401a      	ands	r2, r3
 800041e:	2380      	movs	r3, #128	; 0x80
 8000420:	03db      	lsls	r3, r3, #15
 8000422:	429a      	cmp	r2, r3
 8000424:	d101      	bne.n	800042a <LL_USART_IsActiveFlag_REACK+0x1e>
 8000426:	2301      	movs	r3, #1
 8000428:	e000      	b.n	800042c <LL_USART_IsActiveFlag_REACK+0x20>
 800042a:	2300      	movs	r3, #0
}
 800042c:	0018      	movs	r0, r3
 800042e:	46bd      	mov	sp, r7
 8000430:	b002      	add	sp, #8
 8000432:	bd80      	pop	{r7, pc}

08000434 <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	b082      	sub	sp, #8
 8000438:	af00      	add	r7, sp, #0
 800043a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	2220      	movs	r2, #32
 8000442:	431a      	orrs	r2, r3
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	601a      	str	r2, [r3, #0]
}
 8000448:	46c0      	nop			; (mov r8, r8)
 800044a:	46bd      	mov	sp, r7
 800044c:	b002      	add	sp, #8
 800044e:	bd80      	pop	{r7, pc}

08000450 <LL_USART_EnableIT_ERROR>:
  * @rmtoll CR3          EIE           LL_USART_EnableIT_ERROR
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_ERROR(USART_TypeDef *USARTx)
{
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0
 8000456:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_EIE);
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	689b      	ldr	r3, [r3, #8]
 800045c:	2201      	movs	r2, #1
 800045e:	431a      	orrs	r2, r3
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	609a      	str	r2, [r3, #8]
}
 8000464:	46c0      	nop			; (mov r8, r8)
 8000466:	46bd      	mov	sp, r7
 8000468:	b002      	add	sp, #8
 800046a:	bd80      	pop	{r7, pc}

0800046c <LL_USART_ReceiveData9>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData9
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0x1FF
  */
__STATIC_INLINE uint16_t LL_USART_ReceiveData9(USART_TypeDef *USARTx)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b082      	sub	sp, #8
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000478:	b29b      	uxth	r3, r3
 800047a:	05db      	lsls	r3, r3, #23
 800047c:	0ddb      	lsrs	r3, r3, #23
 800047e:	b29b      	uxth	r3, r3
}
 8000480:	0018      	movs	r0, r3
 8000482:	46bd      	mov	sp, r7
 8000484:	b002      	add	sp, #8
 8000486:	bd80      	pop	{r7, pc}

08000488 <LL_SYSCFG_EnableFastModePlus>:
  *
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	b082      	sub	sp, #8
 800048c:	af00      	add	r7, sp, #0
 800048e:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->CFGR1, ConfigFastModePlus);
 8000490:	4b04      	ldr	r3, [pc, #16]	; (80004a4 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 8000492:	6819      	ldr	r1, [r3, #0]
 8000494:	4b03      	ldr	r3, [pc, #12]	; (80004a4 <LL_SYSCFG_EnableFastModePlus+0x1c>)
 8000496:	687a      	ldr	r2, [r7, #4]
 8000498:	430a      	orrs	r2, r1
 800049a:	601a      	str	r2, [r3, #0]
}
 800049c:	46c0      	nop			; (mov r8, r8)
 800049e:	46bd      	mov	sp, r7
 80004a0:	b002      	add	sp, #8
 80004a2:	bd80      	pop	{r7, pc}
 80004a4:	40010000 	.word	0x40010000

080004a8 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
 80004b0:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80004b2:	687b      	ldr	r3, [r7, #4]
 80004b4:	683a      	ldr	r2, [r7, #0]
 80004b6:	619a      	str	r2, [r3, #24]
}
 80004b8:	46c0      	nop			; (mov r8, r8)
 80004ba:	46bd      	mov	sp, r7
 80004bc:	b002      	add	sp, #8
 80004be:	bd80      	pop	{r7, pc}

080004c0 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80004c0:	b580      	push	{r7, lr}
 80004c2:	b084      	sub	sp, #16
 80004c4:	af00      	add	r7, sp, #0
 80004c6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 80004c8:	4b07      	ldr	r3, [pc, #28]	; (80004e8 <LL_APB1_GRP1_EnableClock+0x28>)
 80004ca:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80004cc:	4b06      	ldr	r3, [pc, #24]	; (80004e8 <LL_APB1_GRP1_EnableClock+0x28>)
 80004ce:	687a      	ldr	r2, [r7, #4]
 80004d0:	430a      	orrs	r2, r1
 80004d2:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 80004d4:	4b04      	ldr	r3, [pc, #16]	; (80004e8 <LL_APB1_GRP1_EnableClock+0x28>)
 80004d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80004d8:	687a      	ldr	r2, [r7, #4]
 80004da:	4013      	ands	r3, r2
 80004dc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004de:	68fb      	ldr	r3, [r7, #12]
}
 80004e0:	46c0      	nop			; (mov r8, r8)
 80004e2:	46bd      	mov	sp, r7
 80004e4:	b004      	add	sp, #16
 80004e6:	bd80      	pop	{r7, pc}
 80004e8:	40021000 	.word	0x40021000

080004ec <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 80004ec:	b580      	push	{r7, lr}
 80004ee:	b084      	sub	sp, #16
 80004f0:	af00      	add	r7, sp, #0
 80004f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 80004f4:	4b07      	ldr	r3, [pc, #28]	; (8000514 <LL_IOP_GRP1_EnableClock+0x28>)
 80004f6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80004f8:	4b06      	ldr	r3, [pc, #24]	; (8000514 <LL_IOP_GRP1_EnableClock+0x28>)
 80004fa:	687a      	ldr	r2, [r7, #4]
 80004fc:	430a      	orrs	r2, r1
 80004fe:	635a      	str	r2, [r3, #52]	; 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000500:	4b04      	ldr	r3, [pc, #16]	; (8000514 <LL_IOP_GRP1_EnableClock+0x28>)
 8000502:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000504:	687a      	ldr	r2, [r7, #4]
 8000506:	4013      	ands	r3, r2
 8000508:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800050a:	68fb      	ldr	r3, [r7, #12]
}
 800050c:	46c0      	nop			; (mov r8, r8)
 800050e:	46bd      	mov	sp, r7
 8000510:	b004      	add	sp, #16
 8000512:	bd80      	pop	{r7, pc}
 8000514:	40021000 	.word	0x40021000

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b088      	sub	sp, #32
 800051c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	uint16_t testINPUT = 0;
 800051e:	2316      	movs	r3, #22
 8000520:	18fb      	adds	r3, r7, r3
 8000522:	2200      	movs	r2, #0
 8000524:	801a      	strh	r2, [r3, #0]
	uint16_t testAns = 0;
 8000526:	2314      	movs	r3, #20
 8000528:	18fb      	adds	r3, r7, r3
 800052a:	2200      	movs	r2, #0
 800052c:	801a      	strh	r2, [r3, #0]
	uint16_t i = 0;
 800052e:	2312      	movs	r3, #18
 8000530:	18fb      	adds	r3, r7, r3
 8000532:	2200      	movs	r2, #0
 8000534:	801a      	strh	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000536:	f002 fc11 	bl	8002d5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800053a:	f000 f875 	bl	8000628 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800053e:	4b34      	ldr	r3, [pc, #208]	; (8000610 <main+0xf8>)
 8000540:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000542:	4b33      	ldr	r3, [pc, #204]	; (8000610 <main+0xf8>)
 8000544:	2101      	movs	r1, #1
 8000546:	430a      	orrs	r2, r1
 8000548:	635a      	str	r2, [r3, #52]	; 0x34
 800054a:	4b31      	ldr	r3, [pc, #196]	; (8000610 <main+0xf8>)
 800054c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800054e:	2201      	movs	r2, #1
 8000550:	4013      	ands	r3, r2
 8000552:	60bb      	str	r3, [r7, #8]
 8000554:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000556:	4b2e      	ldr	r3, [pc, #184]	; (8000610 <main+0xf8>)
 8000558:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800055a:	4b2d      	ldr	r3, [pc, #180]	; (8000610 <main+0xf8>)
 800055c:	2102      	movs	r1, #2
 800055e:	430a      	orrs	r2, r1
 8000560:	635a      	str	r2, [r3, #52]	; 0x34
 8000562:	4b2b      	ldr	r3, [pc, #172]	; (8000610 <main+0xf8>)
 8000564:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000566:	2202      	movs	r2, #2
 8000568:	4013      	ands	r3, r2
 800056a:	607b      	str	r3, [r7, #4]
 800056c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800056e:	4b28      	ldr	r3, [pc, #160]	; (8000610 <main+0xf8>)
 8000570:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000572:	4b27      	ldr	r3, [pc, #156]	; (8000610 <main+0xf8>)
 8000574:	2104      	movs	r1, #4
 8000576:	430a      	orrs	r2, r1
 8000578:	635a      	str	r2, [r3, #52]	; 0x34
 800057a:	4b25      	ldr	r3, [pc, #148]	; (8000610 <main+0xf8>)
 800057c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800057e:	2204      	movs	r2, #4
 8000580:	4013      	ands	r3, r2
 8000582:	603b      	str	r3, [r7, #0]
 8000584:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000586:	f000 fb97 	bl	8000cb8 <MX_GPIO_Init>
  MX_DMA_Init();
 800058a:	f000 fb77 	bl	8000c7c <MX_DMA_Init>
  MX_USART2_UART_Init();
 800058e:	f000 fa9f 	bl	8000ad0 <MX_USART2_UART_Init>
  MX_COMP1_Init();
 8000592:	f000 f8c9 	bl	8000728 <MX_COMP1_Init>
  MX_TIM1_Init();
 8000596:	f000 f9a1 	bl	80008dc <MX_TIM1_Init>
  MX_USART3_Init();
 800059a:	f000 fb37 	bl	8000c0c <MX_USART3_Init>
  MX_I2S1_Init();
 800059e:	f000 f935 	bl	800080c <MX_I2S1_Init>
  MX_I2C1_Init();
 80005a2:	f000 f8f3 	bl	800078c <MX_I2C1_Init>
  MX_SPI2_Init();
 80005a6:	f000 f95b 	bl	8000860 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
	HAL_COMP_Start(&hcomp1);
 80005aa:	4b1a      	ldr	r3, [pc, #104]	; (8000614 <main+0xfc>)
 80005ac:	0018      	movs	r0, r3
 80005ae:	f002 fea3 	bl	80032f8 <HAL_COMP_Start>
	HAL_Delay(100);
 80005b2:	2064      	movs	r0, #100	; 0x64
 80005b4:	f002 fc58 	bl	8002e68 <HAL_Delay>
	uint8_t I2Cbuf[5];
	MEM_Reset();
 80005b8:	f001 fc20 	bl	8001dfc <MEM_Reset>
	weoClear();
 80005bc:	f000 fe58 	bl	8001270 <weoClear>
	weoInit();
 80005c0:	f000 fe00 	bl	80011c4 <weoInit>
	MEM_GetID();
 80005c4:	f001 fe6a 	bl	800229c <MEM_GetID>

	weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, h1);
 80005c8:	4b13      	ldr	r3, [pc, #76]	; (8000618 <main+0x100>)
 80005ca:	9301      	str	r3, [sp, #4]
 80005cc:	23ff      	movs	r3, #255	; 0xff
 80005ce:	9300      	str	r3, [sp, #0]
 80005d0:	237f      	movs	r3, #127	; 0x7f
 80005d2:	227f      	movs	r2, #127	; 0x7f
 80005d4:	2100      	movs	r1, #0
 80005d6:	2000      	movs	r0, #0
 80005d8:	f000 fe64 	bl	80012a4 <weoDrawRectangleFilled>
//	weoDrawRectangleFilled(0x00,0x00,0x06,0x0D,0xFF,FONT_X[0xFE]);
//	weoDrawRectangleFilled(0x00, 0x00,0x00+X_increment-1,0x00+ASCII_height-1, 0xFF, image_data_Font_0x31);
//	weoDrawRectangleFilled(0x00, 0x00, 0x0E, 0x25, 0xFF, h2);
	USART2->CR1 |= (USART_CR1_UE | USART_CR1_RE | USART_CR1_TE|USART_CR1_M); // Enable USART, Receive and Transmit
 80005dc:	4b0f      	ldr	r3, [pc, #60]	; (800061c <main+0x104>)
 80005de:	681a      	ldr	r2, [r3, #0]
 80005e0:	4b0e      	ldr	r3, [pc, #56]	; (800061c <main+0x104>)
 80005e2:	490f      	ldr	r1, [pc, #60]	; (8000620 <main+0x108>)
 80005e4:	430a      	orrs	r2, r1
 80005e6:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	LL_USART_EnableIT_RXNE(USART2);
 80005e8:	4b0c      	ldr	r3, [pc, #48]	; (800061c <main+0x104>)
 80005ea:	0018      	movs	r0, r3
 80005ec:	f7ff ff22 	bl	8000434 <LL_USART_EnableIT_RXNE_RXFNE>
	LL_USART_EnableIT_ERROR(USART2);
 80005f0:	4b0a      	ldr	r3, [pc, #40]	; (800061c <main+0x104>)
 80005f2:	0018      	movs	r0, r3
 80005f4:	f7ff ff2c 	bl	8000450 <LL_USART_EnableIT_ERROR>
//	dataASCII[0]= 0x30;
//	dataASCII[1]=0x31;
	USART2->ICR|=USART_ICR_ORECF;
 80005f8:	4b08      	ldr	r3, [pc, #32]	; (800061c <main+0x104>)
 80005fa:	6a1a      	ldr	r2, [r3, #32]
 80005fc:	4b07      	ldr	r3, [pc, #28]	; (800061c <main+0x104>)
 80005fe:	2108      	movs	r1, #8
 8000600:	430a      	orrs	r2, r1
 8000602:	621a      	str	r2, [r3, #32]
//	showFullScreen(0x00);
	while (1) {
//		MEM_GetID();
//		showSmallImage(0x00, 0x00, 0x00);
//		printASCIIarray(0,0,1,dataASCII);
		cmdExecute(cmd2Execute);
 8000604:	4b07      	ldr	r3, [pc, #28]	; (8000624 <main+0x10c>)
 8000606:	781b      	ldrb	r3, [r3, #0]
 8000608:	0018      	movs	r0, r3
 800060a:	f001 fea9 	bl	8002360 <cmdExecute>
 800060e:	e7f9      	b.n	8000604 <main+0xec>
 8000610:	40021000 	.word	0x40021000
 8000614:	20005280 	.word	0x20005280
 8000618:	20003134 	.word	0x20003134
 800061c:	40004400 	.word	0x40004400
 8000620:	1000100d 	.word	0x1000100d
 8000624:	20005376 	.word	0x20005376

08000628 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000628:	b590      	push	{r4, r7, lr}
 800062a:	b0a1      	sub	sp, #132	; 0x84
 800062c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062e:	2448      	movs	r4, #72	; 0x48
 8000630:	193b      	adds	r3, r7, r4
 8000632:	0018      	movs	r0, r3
 8000634:	2338      	movs	r3, #56	; 0x38
 8000636:	001a      	movs	r2, r3
 8000638:	2100      	movs	r1, #0
 800063a:	f009 f9a5 	bl	8009988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800063e:	2338      	movs	r3, #56	; 0x38
 8000640:	18fb      	adds	r3, r7, r3
 8000642:	0018      	movs	r0, r3
 8000644:	2310      	movs	r3, #16
 8000646:	001a      	movs	r2, r3
 8000648:	2100      	movs	r1, #0
 800064a:	f009 f99d 	bl	8009988 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800064e:	1d3b      	adds	r3, r7, #4
 8000650:	0018      	movs	r0, r3
 8000652:	2334      	movs	r3, #52	; 0x34
 8000654:	001a      	movs	r2, r3
 8000656:	2100      	movs	r1, #0
 8000658:	f009 f996 	bl	8009988 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800065c:	2380      	movs	r3, #128	; 0x80
 800065e:	009b      	lsls	r3, r3, #2
 8000660:	0018      	movs	r0, r3
 8000662:	f004 fbe5 	bl	8004e30 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000666:	193b      	adds	r3, r7, r4
 8000668:	2202      	movs	r2, #2
 800066a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800066c:	193b      	adds	r3, r7, r4
 800066e:	2280      	movs	r2, #128	; 0x80
 8000670:	0052      	lsls	r2, r2, #1
 8000672:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8000674:	0021      	movs	r1, r4
 8000676:	187b      	adds	r3, r7, r1
 8000678:	2200      	movs	r2, #0
 800067a:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800067c:	187b      	adds	r3, r7, r1
 800067e:	2240      	movs	r2, #64	; 0x40
 8000680:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000682:	187b      	adds	r3, r7, r1
 8000684:	2202      	movs	r2, #2
 8000686:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000688:	187b      	adds	r3, r7, r1
 800068a:	2202      	movs	r2, #2
 800068c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800068e:	187b      	adds	r3, r7, r1
 8000690:	2200      	movs	r2, #0
 8000692:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000694:	187b      	adds	r3, r7, r1
 8000696:	2208      	movs	r2, #8
 8000698:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800069a:	187b      	adds	r3, r7, r1
 800069c:	2280      	movs	r2, #128	; 0x80
 800069e:	0292      	lsls	r2, r2, #10
 80006a0:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006a2:	187b      	adds	r3, r7, r1
 80006a4:	2280      	movs	r2, #128	; 0x80
 80006a6:	0492      	lsls	r2, r2, #18
 80006a8:	631a      	str	r2, [r3, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006aa:	187b      	adds	r3, r7, r1
 80006ac:	2280      	movs	r2, #128	; 0x80
 80006ae:	0592      	lsls	r2, r2, #22
 80006b0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006b2:	187b      	adds	r3, r7, r1
 80006b4:	0018      	movs	r0, r3
 80006b6:	f004 fc07 	bl	8004ec8 <HAL_RCC_OscConfig>
 80006ba:	1e03      	subs	r3, r0, #0
 80006bc:	d001      	beq.n	80006c2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006be:	f001 ff75 	bl	80025ac <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006c2:	2138      	movs	r1, #56	; 0x38
 80006c4:	187b      	adds	r3, r7, r1
 80006c6:	2207      	movs	r2, #7
 80006c8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ca:	187b      	adds	r3, r7, r1
 80006cc:	2202      	movs	r2, #2
 80006ce:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006d0:	187b      	adds	r3, r7, r1
 80006d2:	2200      	movs	r2, #0
 80006d4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	2200      	movs	r2, #0
 80006da:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006dc:	187b      	adds	r3, r7, r1
 80006de:	2102      	movs	r1, #2
 80006e0:	0018      	movs	r0, r3
 80006e2:	f004 ff11 	bl	8005508 <HAL_RCC_ClockConfig>
 80006e6:	1e03      	subs	r3, r0, #0
 80006e8:	d001      	beq.n	80006ee <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006ea:	f001 ff5f 	bl	80025ac <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 80006ee:	1d3b      	adds	r3, r7, #4
 80006f0:	4a0c      	ldr	r2, [pc, #48]	; (8000724 <SystemClock_Config+0xfc>)
 80006f2:	601a      	str	r2, [r3, #0]
                              |RCC_PERIPHCLK_I2S1|RCC_PERIPHCLK_TIM1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	2200      	movs	r2, #0
 80006f8:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80006fa:	1d3b      	adds	r3, r7, #4
 80006fc:	2200      	movs	r2, #0
 80006fe:	611a      	str	r2, [r3, #16]
  PeriphClkInit.I2s1ClockSelection = RCC_I2S1CLKSOURCE_SYSCLK;
 8000700:	1d3b      	adds	r3, r7, #4
 8000702:	2200      	movs	r2, #0
 8000704:	615a      	str	r2, [r3, #20]
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLKSOURCE_PCLK1;
 8000706:	1d3b      	adds	r3, r7, #4
 8000708:	2200      	movs	r2, #0
 800070a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800070c:	1d3b      	adds	r3, r7, #4
 800070e:	0018      	movs	r0, r3
 8000710:	f005 f8a4 	bl	800585c <HAL_RCCEx_PeriphCLKConfig>
 8000714:	1e03      	subs	r3, r0, #0
 8000716:	d001      	beq.n	800071c <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8000718:	f001 ff48 	bl	80025ac <Error_Handler>
  }
}
 800071c:	46c0      	nop			; (mov r8, r8)
 800071e:	46bd      	mov	sp, r7
 8000720:	b021      	add	sp, #132	; 0x84
 8000722:	bd90      	pop	{r4, r7, pc}
 8000724:	00200822 	.word	0x00200822

08000728 <MX_COMP1_Init>:
  * @brief COMP1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_COMP1_Init(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  /* USER CODE END COMP1_Init 0 */

  /* USER CODE BEGIN COMP1_Init 1 */

  /* USER CODE END COMP1_Init 1 */
  hcomp1.Instance = COMP1;
 800072c:	4b15      	ldr	r3, [pc, #84]	; (8000784 <MX_COMP1_Init+0x5c>)
 800072e:	4a16      	ldr	r2, [pc, #88]	; (8000788 <MX_COMP1_Init+0x60>)
 8000730:	601a      	str	r2, [r3, #0]
  hcomp1.Init.InputPlus = COMP_INPUT_PLUS_IO2;
 8000732:	4b14      	ldr	r3, [pc, #80]	; (8000784 <MX_COMP1_Init+0x5c>)
 8000734:	2280      	movs	r2, #128	; 0x80
 8000736:	0052      	lsls	r2, r2, #1
 8000738:	611a      	str	r2, [r3, #16]
  hcomp1.Init.InputMinus = COMP_INPUT_MINUS_VREFINT;
 800073a:	4b12      	ldr	r3, [pc, #72]	; (8000784 <MX_COMP1_Init+0x5c>)
 800073c:	2230      	movs	r2, #48	; 0x30
 800073e:	615a      	str	r2, [r3, #20]
  hcomp1.Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
 8000740:	4b10      	ldr	r3, [pc, #64]	; (8000784 <MX_COMP1_Init+0x5c>)
 8000742:	2200      	movs	r2, #0
 8000744:	61da      	str	r2, [r3, #28]
  hcomp1.Init.WindowOutput = COMP_WINDOWOUTPUT_EACH_COMP;
 8000746:	4b0f      	ldr	r3, [pc, #60]	; (8000784 <MX_COMP1_Init+0x5c>)
 8000748:	2200      	movs	r2, #0
 800074a:	609a      	str	r2, [r3, #8]
  hcomp1.Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800074c:	4b0d      	ldr	r3, [pc, #52]	; (8000784 <MX_COMP1_Init+0x5c>)
 800074e:	2200      	movs	r2, #0
 8000750:	619a      	str	r2, [r3, #24]
  hcomp1.Init.BlankingSrce = COMP_BLANKINGSRC_TIM1_OC5;
 8000752:	4b0c      	ldr	r3, [pc, #48]	; (8000784 <MX_COMP1_Init+0x5c>)
 8000754:	2280      	movs	r2, #128	; 0x80
 8000756:	0392      	lsls	r2, r2, #14
 8000758:	621a      	str	r2, [r3, #32]
  hcomp1.Init.Mode = COMP_POWERMODE_HIGHSPEED;
 800075a:	4b0a      	ldr	r3, [pc, #40]	; (8000784 <MX_COMP1_Init+0x5c>)
 800075c:	2200      	movs	r2, #0
 800075e:	60da      	str	r2, [r3, #12]
  hcomp1.Init.WindowMode = COMP_WINDOWMODE_DISABLE;
 8000760:	4b08      	ldr	r3, [pc, #32]	; (8000784 <MX_COMP1_Init+0x5c>)
 8000762:	2200      	movs	r2, #0
 8000764:	605a      	str	r2, [r3, #4]
  hcomp1.Init.TriggerMode = COMP_TRIGGERMODE_EVENT_RISING;
 8000766:	4b07      	ldr	r3, [pc, #28]	; (8000784 <MX_COMP1_Init+0x5c>)
 8000768:	2212      	movs	r2, #18
 800076a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_COMP_Init(&hcomp1) != HAL_OK)
 800076c:	4b05      	ldr	r3, [pc, #20]	; (8000784 <MX_COMP1_Init+0x5c>)
 800076e:	0018      	movs	r0, r3
 8000770:	f002 fc60 	bl	8003034 <HAL_COMP_Init>
 8000774:	1e03      	subs	r3, r0, #0
 8000776:	d001      	beq.n	800077c <MX_COMP1_Init+0x54>
  {
    Error_Handler();
 8000778:	f001 ff18 	bl	80025ac <Error_Handler>
  }
  /* USER CODE BEGIN COMP1_Init 2 */

  /* USER CODE END COMP1_Init 2 */

}
 800077c:	46c0      	nop			; (mov r8, r8)
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	46c0      	nop			; (mov r8, r8)
 8000784:	20005280 	.word	0x20005280
 8000788:	40010200 	.word	0x40010200

0800078c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000790:	4b1b      	ldr	r3, [pc, #108]	; (8000800 <MX_I2C1_Init+0x74>)
 8000792:	4a1c      	ldr	r2, [pc, #112]	; (8000804 <MX_I2C1_Init+0x78>)
 8000794:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x1094102C;
 8000796:	4b1a      	ldr	r3, [pc, #104]	; (8000800 <MX_I2C1_Init+0x74>)
 8000798:	4a1b      	ldr	r2, [pc, #108]	; (8000808 <MX_I2C1_Init+0x7c>)
 800079a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800079c:	4b18      	ldr	r3, [pc, #96]	; (8000800 <MX_I2C1_Init+0x74>)
 800079e:	2200      	movs	r2, #0
 80007a0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007a2:	4b17      	ldr	r3, [pc, #92]	; (8000800 <MX_I2C1_Init+0x74>)
 80007a4:	2201      	movs	r2, #1
 80007a6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007a8:	4b15      	ldr	r3, [pc, #84]	; (8000800 <MX_I2C1_Init+0x74>)
 80007aa:	2200      	movs	r2, #0
 80007ac:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80007ae:	4b14      	ldr	r3, [pc, #80]	; (8000800 <MX_I2C1_Init+0x74>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80007b4:	4b12      	ldr	r3, [pc, #72]	; (8000800 <MX_I2C1_Init+0x74>)
 80007b6:	2200      	movs	r2, #0
 80007b8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007ba:	4b11      	ldr	r3, [pc, #68]	; (8000800 <MX_I2C1_Init+0x74>)
 80007bc:	2200      	movs	r2, #0
 80007be:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007c0:	4b0f      	ldr	r3, [pc, #60]	; (8000800 <MX_I2C1_Init+0x74>)
 80007c2:	2200      	movs	r2, #0
 80007c4:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007c6:	4b0e      	ldr	r3, [pc, #56]	; (8000800 <MX_I2C1_Init+0x74>)
 80007c8:	0018      	movs	r0, r3
 80007ca:	f003 fa2b 	bl	8003c24 <HAL_I2C_Init>
 80007ce:	1e03      	subs	r3, r0, #0
 80007d0:	d001      	beq.n	80007d6 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80007d2:	f001 feeb 	bl	80025ac <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80007d6:	4b0a      	ldr	r3, [pc, #40]	; (8000800 <MX_I2C1_Init+0x74>)
 80007d8:	2100      	movs	r1, #0
 80007da:	0018      	movs	r0, r3
 80007dc:	f004 f8b8 	bl	8004950 <HAL_I2CEx_ConfigAnalogFilter>
 80007e0:	1e03      	subs	r3, r0, #0
 80007e2:	d001      	beq.n	80007e8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80007e4:	f001 fee2 	bl	80025ac <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80007e8:	4b05      	ldr	r3, [pc, #20]	; (8000800 <MX_I2C1_Init+0x74>)
 80007ea:	2100      	movs	r1, #0
 80007ec:	0018      	movs	r0, r3
 80007ee:	f004 f8fb 	bl	80049e8 <HAL_I2CEx_ConfigDigitalFilter>
 80007f2:	1e03      	subs	r3, r0, #0
 80007f4:	d001      	beq.n	80007fa <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80007f6:	f001 fed9 	bl	80025ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	2000521c 	.word	0x2000521c
 8000804:	40005400 	.word	0x40005400
 8000808:	1094102c 	.word	0x1094102c

0800080c <MX_I2S1_Init>:
  * @brief I2S1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S1_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S1_Init 0 */

  /* USER CODE BEGIN I2S1_Init 1 */

  /* USER CODE END I2S1_Init 1 */
  hi2s1.Instance = SPI1;
 8000810:	4b11      	ldr	r3, [pc, #68]	; (8000858 <MX_I2S1_Init+0x4c>)
 8000812:	4a12      	ldr	r2, [pc, #72]	; (800085c <MX_I2S1_Init+0x50>)
 8000814:	601a      	str	r2, [r3, #0]
  hi2s1.Init.Mode = I2S_MODE_MASTER_TX;
 8000816:	4b10      	ldr	r3, [pc, #64]	; (8000858 <MX_I2S1_Init+0x4c>)
 8000818:	2280      	movs	r2, #128	; 0x80
 800081a:	0092      	lsls	r2, r2, #2
 800081c:	605a      	str	r2, [r3, #4]
  hi2s1.Init.Standard = I2S_STANDARD_PHILIPS;
 800081e:	4b0e      	ldr	r3, [pc, #56]	; (8000858 <MX_I2S1_Init+0x4c>)
 8000820:	2200      	movs	r2, #0
 8000822:	609a      	str	r2, [r3, #8]
  hi2s1.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000824:	4b0c      	ldr	r3, [pc, #48]	; (8000858 <MX_I2S1_Init+0x4c>)
 8000826:	2200      	movs	r2, #0
 8000828:	60da      	str	r2, [r3, #12]
  hi2s1.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800082a:	4b0b      	ldr	r3, [pc, #44]	; (8000858 <MX_I2S1_Init+0x4c>)
 800082c:	2280      	movs	r2, #128	; 0x80
 800082e:	0092      	lsls	r2, r2, #2
 8000830:	611a      	str	r2, [r3, #16]
  hi2s1.Init.AudioFreq = I2S_AUDIOFREQ_16K;
 8000832:	4b09      	ldr	r3, [pc, #36]	; (8000858 <MX_I2S1_Init+0x4c>)
 8000834:	22fa      	movs	r2, #250	; 0xfa
 8000836:	0192      	lsls	r2, r2, #6
 8000838:	615a      	str	r2, [r3, #20]
  hi2s1.Init.CPOL = I2S_CPOL_LOW;
 800083a:	4b07      	ldr	r3, [pc, #28]	; (8000858 <MX_I2S1_Init+0x4c>)
 800083c:	2200      	movs	r2, #0
 800083e:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s1) != HAL_OK)
 8000840:	4b05      	ldr	r3, [pc, #20]	; (8000858 <MX_I2S1_Init+0x4c>)
 8000842:	0018      	movs	r0, r3
 8000844:	f004 f91c 	bl	8004a80 <HAL_I2S_Init>
 8000848:	1e03      	subs	r3, r0, #0
 800084a:	d001      	beq.n	8000850 <MX_I2S1_Init+0x44>
  {
    Error_Handler();
 800084c:	f001 feae 	bl	80025ac <Error_Handler>
  }
  /* USER CODE BEGIN I2S1_Init 2 */

  /* USER CODE END I2S1_Init 2 */

}
 8000850:	46c0      	nop			; (mov r8, r8)
 8000852:	46bd      	mov	sp, r7
 8000854:	bd80      	pop	{r7, pc}
 8000856:	46c0      	nop			; (mov r8, r8)
 8000858:	20005378 	.word	0x20005378
 800085c:	40013000 	.word	0x40013000

08000860 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000864:	4b1b      	ldr	r3, [pc, #108]	; (80008d4 <MX_SPI2_Init+0x74>)
 8000866:	4a1c      	ldr	r2, [pc, #112]	; (80008d8 <MX_SPI2_Init+0x78>)
 8000868:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800086a:	4b1a      	ldr	r3, [pc, #104]	; (80008d4 <MX_SPI2_Init+0x74>)
 800086c:	2282      	movs	r2, #130	; 0x82
 800086e:	0052      	lsls	r2, r2, #1
 8000870:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000872:	4b18      	ldr	r3, [pc, #96]	; (80008d4 <MX_SPI2_Init+0x74>)
 8000874:	2200      	movs	r2, #0
 8000876:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000878:	4b16      	ldr	r3, [pc, #88]	; (80008d4 <MX_SPI2_Init+0x74>)
 800087a:	22e0      	movs	r2, #224	; 0xe0
 800087c:	00d2      	lsls	r2, r2, #3
 800087e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000880:	4b14      	ldr	r3, [pc, #80]	; (80008d4 <MX_SPI2_Init+0x74>)
 8000882:	2200      	movs	r2, #0
 8000884:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000886:	4b13      	ldr	r3, [pc, #76]	; (80008d4 <MX_SPI2_Init+0x74>)
 8000888:	2200      	movs	r2, #0
 800088a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800088c:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <MX_SPI2_Init+0x74>)
 800088e:	2280      	movs	r2, #128	; 0x80
 8000890:	0092      	lsls	r2, r2, #2
 8000892:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000894:	4b0f      	ldr	r3, [pc, #60]	; (80008d4 <MX_SPI2_Init+0x74>)
 8000896:	2210      	movs	r2, #16
 8000898:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800089a:	4b0e      	ldr	r3, [pc, #56]	; (80008d4 <MX_SPI2_Init+0x74>)
 800089c:	2200      	movs	r2, #0
 800089e:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80008a0:	4b0c      	ldr	r3, [pc, #48]	; (80008d4 <MX_SPI2_Init+0x74>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008a6:	4b0b      	ldr	r3, [pc, #44]	; (80008d4 <MX_SPI2_Init+0x74>)
 80008a8:	2200      	movs	r2, #0
 80008aa:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80008ac:	4b09      	ldr	r3, [pc, #36]	; (80008d4 <MX_SPI2_Init+0x74>)
 80008ae:	2207      	movs	r2, #7
 80008b0:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80008b2:	4b08      	ldr	r3, [pc, #32]	; (80008d4 <MX_SPI2_Init+0x74>)
 80008b4:	2200      	movs	r2, #0
 80008b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008b8:	4b06      	ldr	r3, [pc, #24]	; (80008d4 <MX_SPI2_Init+0x74>)
 80008ba:	2208      	movs	r2, #8
 80008bc:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80008be:	4b05      	ldr	r3, [pc, #20]	; (80008d4 <MX_SPI2_Init+0x74>)
 80008c0:	0018      	movs	r0, r3
 80008c2:	f005 fccb 	bl	800625c <HAL_SPI_Init>
 80008c6:	1e03      	subs	r3, r0, #0
 80008c8:	d001      	beq.n	80008ce <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80008ca:	f001 fe6f 	bl	80025ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80008ce:	46c0      	nop			; (mov r8, r8)
 80008d0:	46bd      	mov	sp, r7
 80008d2:	bd80      	pop	{r7, pc}
 80008d4:	200051a4 	.word	0x200051a4
 80008d8:	40003800 	.word	0x40003800

080008dc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80008dc:	b580      	push	{r7, lr}
 80008de:	b09e      	sub	sp, #120	; 0x78
 80008e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008e2:	2368      	movs	r3, #104	; 0x68
 80008e4:	18fb      	adds	r3, r7, r3
 80008e6:	0018      	movs	r0, r3
 80008e8:	2310      	movs	r3, #16
 80008ea:	001a      	movs	r2, r3
 80008ec:	2100      	movs	r1, #0
 80008ee:	f009 f84b 	bl	8009988 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008f2:	235c      	movs	r3, #92	; 0x5c
 80008f4:	18fb      	adds	r3, r7, r3
 80008f6:	0018      	movs	r0, r3
 80008f8:	230c      	movs	r3, #12
 80008fa:	001a      	movs	r2, r3
 80008fc:	2100      	movs	r1, #0
 80008fe:	f009 f843 	bl	8009988 <memset>
  TIMEx_BreakInputConfigTypeDef sBreakInputConfig = {0};
 8000902:	2350      	movs	r3, #80	; 0x50
 8000904:	18fb      	adds	r3, r7, r3
 8000906:	0018      	movs	r0, r3
 8000908:	230c      	movs	r3, #12
 800090a:	001a      	movs	r2, r3
 800090c:	2100      	movs	r1, #0
 800090e:	f009 f83b 	bl	8009988 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000912:	2334      	movs	r3, #52	; 0x34
 8000914:	18fb      	adds	r3, r7, r3
 8000916:	0018      	movs	r0, r3
 8000918:	231c      	movs	r3, #28
 800091a:	001a      	movs	r2, r3
 800091c:	2100      	movs	r1, #0
 800091e:	f009 f833 	bl	8009988 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000922:	003b      	movs	r3, r7
 8000924:	0018      	movs	r0, r3
 8000926:	2334      	movs	r3, #52	; 0x34
 8000928:	001a      	movs	r2, r3
 800092a:	2100      	movs	r1, #0
 800092c:	f009 f82c 	bl	8009988 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000930:	4b64      	ldr	r3, [pc, #400]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 8000932:	4a65      	ldr	r2, [pc, #404]	; (8000ac8 <MX_TIM1_Init+0x1ec>)
 8000934:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000936:	4b63      	ldr	r3, [pc, #396]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 8000938:	2200      	movs	r2, #0
 800093a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800093c:	4b61      	ldr	r3, [pc, #388]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 800093e:	2200      	movs	r2, #0
 8000940:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 639;
 8000942:	4b60      	ldr	r3, [pc, #384]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 8000944:	4a61      	ldr	r2, [pc, #388]	; (8000acc <MX_TIM1_Init+0x1f0>)
 8000946:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000948:	4b5e      	ldr	r3, [pc, #376]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 800094a:	2200      	movs	r2, #0
 800094c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800094e:	4b5d      	ldr	r3, [pc, #372]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 8000950:	2200      	movs	r2, #0
 8000952:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000954:	4b5b      	ldr	r3, [pc, #364]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 8000956:	2280      	movs	r2, #128	; 0x80
 8000958:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800095a:	4b5a      	ldr	r3, [pc, #360]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 800095c:	0018      	movs	r0, r3
 800095e:	f006 fc8f 	bl	8007280 <HAL_TIM_Base_Init>
 8000962:	1e03      	subs	r3, r0, #0
 8000964:	d001      	beq.n	800096a <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8000966:	f001 fe21 	bl	80025ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800096a:	2168      	movs	r1, #104	; 0x68
 800096c:	187b      	adds	r3, r7, r1
 800096e:	2280      	movs	r2, #128	; 0x80
 8000970:	0152      	lsls	r2, r2, #5
 8000972:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000974:	187a      	adds	r2, r7, r1
 8000976:	4b53      	ldr	r3, [pc, #332]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 8000978:	0011      	movs	r1, r2
 800097a:	0018      	movs	r0, r3
 800097c:	f006 ff18 	bl	80077b0 <HAL_TIM_ConfigClockSource>
 8000980:	1e03      	subs	r3, r0, #0
 8000982:	d001      	beq.n	8000988 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000984:	f001 fe12 	bl	80025ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000988:	4b4e      	ldr	r3, [pc, #312]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 800098a:	0018      	movs	r0, r3
 800098c:	f006 fcd0 	bl	8007330 <HAL_TIM_PWM_Init>
 8000990:	1e03      	subs	r3, r0, #0
 8000992:	d001      	beq.n	8000998 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 8000994:	f001 fe0a 	bl	80025ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000998:	215c      	movs	r1, #92	; 0x5c
 800099a:	187b      	adds	r3, r7, r1
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80009a0:	187b      	adds	r3, r7, r1
 80009a2:	2200      	movs	r2, #0
 80009a4:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009a6:	187b      	adds	r3, r7, r1
 80009a8:	2200      	movs	r2, #0
 80009aa:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80009ac:	187a      	adds	r2, r7, r1
 80009ae:	4b45      	ldr	r3, [pc, #276]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 80009b0:	0011      	movs	r1, r2
 80009b2:	0018      	movs	r0, r3
 80009b4:	f007 fbcc 	bl	8008150 <HAL_TIMEx_MasterConfigSynchronization>
 80009b8:	1e03      	subs	r3, r0, #0
 80009ba:	d001      	beq.n	80009c0 <MX_TIM1_Init+0xe4>
  {
    Error_Handler();
 80009bc:	f001 fdf6 	bl	80025ac <Error_Handler>
  }
  sBreakInputConfig.Source = TIM_BREAKINPUTSOURCE_COMP1;
 80009c0:	2150      	movs	r1, #80	; 0x50
 80009c2:	187b      	adds	r3, r7, r1
 80009c4:	2202      	movs	r2, #2
 80009c6:	601a      	str	r2, [r3, #0]
  sBreakInputConfig.Enable = TIM_BREAKINPUTSOURCE_ENABLE;
 80009c8:	187b      	adds	r3, r7, r1
 80009ca:	2201      	movs	r2, #1
 80009cc:	605a      	str	r2, [r3, #4]
  sBreakInputConfig.Polarity = TIM_BREAKINPUTSOURCE_POLARITY_HIGH;
 80009ce:	187b      	adds	r3, r7, r1
 80009d0:	2200      	movs	r2, #0
 80009d2:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_ConfigBreakInput(&htim1, TIM_BREAKINPUT_BRK, &sBreakInputConfig) != HAL_OK)
 80009d4:	187a      	adds	r2, r7, r1
 80009d6:	4b3b      	ldr	r3, [pc, #236]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 80009d8:	2101      	movs	r1, #1
 80009da:	0018      	movs	r0, r3
 80009dc:	f007 fccc 	bl	8008378 <HAL_TIMEx_ConfigBreakInput>
 80009e0:	1e03      	subs	r3, r0, #0
 80009e2:	d001      	beq.n	80009e8 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 80009e4:	f001 fde2 	bl	80025ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009e8:	2134      	movs	r1, #52	; 0x34
 80009ea:	187b      	adds	r3, r7, r1
 80009ec:	2260      	movs	r2, #96	; 0x60
 80009ee:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 300;
 80009f0:	187b      	adds	r3, r7, r1
 80009f2:	2296      	movs	r2, #150	; 0x96
 80009f4:	0052      	lsls	r2, r2, #1
 80009f6:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009f8:	187b      	adds	r3, r7, r1
 80009fa:	2200      	movs	r2, #0
 80009fc:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80009fe:	187b      	adds	r3, r7, r1
 8000a00:	2200      	movs	r2, #0
 8000a02:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8000a04:	187b      	adds	r3, r7, r1
 8000a06:	2204      	movs	r2, #4
 8000a08:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a0a:	187b      	adds	r3, r7, r1
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a10:	187b      	adds	r3, r7, r1
 8000a12:	2200      	movs	r2, #0
 8000a14:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a16:	1879      	adds	r1, r7, r1
 8000a18:	4b2a      	ldr	r3, [pc, #168]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 8000a1a:	2200      	movs	r2, #0
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	f006 fdd1 	bl	80075c4 <HAL_TIM_PWM_ConfigChannel>
 8000a22:	1e03      	subs	r3, r0, #0
 8000a24:	d001      	beq.n	8000a2a <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 8000a26:	f001 fdc1 	bl	80025ac <Error_Handler>
  }
  sConfigOC.Pulse = 50;
 8000a2a:	2134      	movs	r1, #52	; 0x34
 8000a2c:	187b      	adds	r3, r7, r1
 8000a2e:	2232      	movs	r2, #50	; 0x32
 8000a30:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_5) != HAL_OK)
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	4b23      	ldr	r3, [pc, #140]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 8000a36:	2210      	movs	r2, #16
 8000a38:	0018      	movs	r0, r3
 8000a3a:	f006 fdc3 	bl	80075c4 <HAL_TIM_PWM_ConfigChannel>
 8000a3e:	1e03      	subs	r3, r0, #0
 8000a40:	d001      	beq.n	8000a46 <MX_TIM1_Init+0x16a>
  {
    Error_Handler();
 8000a42:	f001 fdb3 	bl	80025ac <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_ENABLE;
 8000a46:	003b      	movs	r3, r7
 8000a48:	2280      	movs	r2, #128	; 0x80
 8000a4a:	0112      	lsls	r2, r2, #4
 8000a4c:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_ENABLE;
 8000a4e:	003b      	movs	r3, r7
 8000a50:	2280      	movs	r2, #128	; 0x80
 8000a52:	00d2      	lsls	r2, r2, #3
 8000a54:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a56:	003b      	movs	r3, r7
 8000a58:	2200      	movs	r2, #0
 8000a5a:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a5c:	003b      	movs	r3, r7
 8000a5e:	2200      	movs	r2, #0
 8000a60:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_ENABLE;
 8000a62:	003b      	movs	r3, r7
 8000a64:	2280      	movs	r2, #128	; 0x80
 8000a66:	0152      	lsls	r2, r2, #5
 8000a68:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a6a:	003b      	movs	r3, r7
 8000a6c:	2280      	movs	r2, #128	; 0x80
 8000a6e:	0192      	lsls	r2, r2, #6
 8000a70:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.BreakFilter = 10;
 8000a72:	003b      	movs	r3, r7
 8000a74:	220a      	movs	r2, #10
 8000a76:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000a78:	003b      	movs	r3, r7
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000a7e:	003b      	movs	r3, r7
 8000a80:	2200      	movs	r2, #0
 8000a82:	621a      	str	r2, [r3, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000a84:	003b      	movs	r3, r7
 8000a86:	2280      	movs	r2, #128	; 0x80
 8000a88:	0492      	lsls	r2, r2, #18
 8000a8a:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000a8c:	003b      	movs	r3, r7
 8000a8e:	2200      	movs	r2, #0
 8000a90:	629a      	str	r2, [r3, #40]	; 0x28
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000a92:	003b      	movs	r3, r7
 8000a94:	2200      	movs	r2, #0
 8000a96:	62da      	str	r2, [r3, #44]	; 0x2c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_ENABLE;
 8000a98:	003b      	movs	r3, r7
 8000a9a:	2280      	movs	r2, #128	; 0x80
 8000a9c:	01d2      	lsls	r2, r2, #7
 8000a9e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000aa0:	003a      	movs	r2, r7
 8000aa2:	4b08      	ldr	r3, [pc, #32]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 8000aa4:	0011      	movs	r1, r2
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f007 fbc0 	bl	800822c <HAL_TIMEx_ConfigBreakDeadTime>
 8000aac:	1e03      	subs	r3, r0, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_TIM1_Init+0x1d8>
  {
    Error_Handler();
 8000ab0:	f001 fd7c 	bl	80025ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000ab4:	4b03      	ldr	r3, [pc, #12]	; (8000ac4 <MX_TIM1_Init+0x1e8>)
 8000ab6:	0018      	movs	r0, r3
 8000ab8:	f001 ff60 	bl	800297c <HAL_TIM_MspPostInit>

}
 8000abc:	46c0      	nop			; (mov r8, r8)
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	b01e      	add	sp, #120	; 0x78
 8000ac2:	bd80      	pop	{r7, pc}
 8000ac4:	20005328 	.word	0x20005328
 8000ac8:	40012c00 	.word	0x40012c00
 8000acc:	0000027f 	.word	0x0000027f

08000ad0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000ad0:	b590      	push	{r4, r7, lr}
 8000ad2:	b08f      	sub	sp, #60	; 0x3c
 8000ad4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000ad6:	2418      	movs	r4, #24
 8000ad8:	193b      	adds	r3, r7, r4
 8000ada:	0018      	movs	r0, r3
 8000adc:	2320      	movs	r3, #32
 8000ade:	001a      	movs	r2, r3
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	f008 ff51 	bl	8009988 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae6:	003b      	movs	r3, r7
 8000ae8:	0018      	movs	r0, r3
 8000aea:	2318      	movs	r3, #24
 8000aec:	001a      	movs	r2, r3
 8000aee:	2100      	movs	r1, #0
 8000af0:	f008 ff4a 	bl	8009988 <memset>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000af4:	2380      	movs	r3, #128	; 0x80
 8000af6:	029b      	lsls	r3, r3, #10
 8000af8:	0018      	movs	r0, r3
 8000afa:	f7ff fce1 	bl	80004c0 <LL_APB1_GRP1_EnableClock>

  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000afe:	2001      	movs	r0, #1
 8000b00:	f7ff fcf4 	bl	80004ec <LL_IOP_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000b04:	003b      	movs	r3, r7
 8000b06:	2204      	movs	r2, #4
 8000b08:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000b0a:	003b      	movs	r3, r7
 8000b0c:	2202      	movs	r2, #2
 8000b0e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b10:	003b      	movs	r3, r7
 8000b12:	2200      	movs	r2, #0
 8000b14:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b16:	003b      	movs	r3, r7
 8000b18:	2200      	movs	r2, #0
 8000b1a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b1c:	003b      	movs	r3, r7
 8000b1e:	2200      	movs	r2, #0
 8000b20:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000b22:	003b      	movs	r3, r7
 8000b24:	2201      	movs	r2, #1
 8000b26:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b28:	003a      	movs	r2, r7
 8000b2a:	23a0      	movs	r3, #160	; 0xa0
 8000b2c:	05db      	lsls	r3, r3, #23
 8000b2e:	0011      	movs	r1, r2
 8000b30:	0018      	movs	r0, r3
 8000b32:	f008 fbab 	bl	800928c <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000b36:	003b      	movs	r3, r7
 8000b38:	2208      	movs	r2, #8
 8000b3a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000b3c:	003b      	movs	r3, r7
 8000b3e:	2202      	movs	r2, #2
 8000b40:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000b42:	003b      	movs	r3, r7
 8000b44:	2200      	movs	r2, #0
 8000b46:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000b48:	003b      	movs	r3, r7
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000b4e:	003b      	movs	r3, r7
 8000b50:	2200      	movs	r2, #0
 8000b52:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000b54:	003b      	movs	r3, r7
 8000b56:	2201      	movs	r2, #1
 8000b58:	615a      	str	r2, [r3, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b5a:	003a      	movs	r2, r7
 8000b5c:	23a0      	movs	r3, #160	; 0xa0
 8000b5e:	05db      	lsls	r3, r3, #23
 8000b60:	0011      	movs	r1, r2
 8000b62:	0018      	movs	r0, r3
 8000b64:	f008 fb92 	bl	800928c <LL_GPIO_Init>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8000b68:	2100      	movs	r1, #0
 8000b6a:	201c      	movs	r0, #28
 8000b6c:	f7ff fb70 	bl	8000250 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8000b70:	201c      	movs	r0, #28
 8000b72:	f7ff fb53 	bl	800021c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000b76:	193b      	adds	r3, r7, r4
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
  USART_InitStruct.BaudRate = 57600;
 8000b7c:	193b      	adds	r3, r7, r4
 8000b7e:	22e1      	movs	r2, #225	; 0xe1
 8000b80:	0212      	lsls	r2, r2, #8
 8000b82:	605a      	str	r2, [r3, #4]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_9B;
 8000b84:	193b      	adds	r3, r7, r4
 8000b86:	2280      	movs	r2, #128	; 0x80
 8000b88:	0152      	lsls	r2, r2, #5
 8000b8a:	609a      	str	r2, [r3, #8]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000b8c:	0021      	movs	r1, r4
 8000b8e:	187b      	adds	r3, r7, r1
 8000b90:	2200      	movs	r2, #0
 8000b92:	60da      	str	r2, [r3, #12]
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000b94:	187b      	adds	r3, r7, r1
 8000b96:	2200      	movs	r2, #0
 8000b98:	611a      	str	r2, [r3, #16]
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000b9a:	187b      	adds	r3, r7, r1
 8000b9c:	220c      	movs	r2, #12
 8000b9e:	615a      	str	r2, [r3, #20]
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000ba0:	187b      	adds	r3, r7, r1
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	619a      	str	r2, [r3, #24]
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000ba6:	187b      	adds	r3, r7, r1
 8000ba8:	2200      	movs	r2, #0
 8000baa:	61da      	str	r2, [r3, #28]
  LL_USART_Init(USART2, &USART_InitStruct);
 8000bac:	187b      	adds	r3, r7, r1
 8000bae:	4a16      	ldr	r2, [pc, #88]	; (8000c08 <MX_USART2_UART_Init+0x138>)
 8000bb0:	0019      	movs	r1, r3
 8000bb2:	0010      	movs	r0, r2
 8000bb4:	f008 fe36 	bl	8009824 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8000bb8:	4b13      	ldr	r3, [pc, #76]	; (8000c08 <MX_USART2_UART_Init+0x138>)
 8000bba:	2100      	movs	r1, #0
 8000bbc:	0018      	movs	r0, r3
 8000bbe:	f7ff fbd3 	bl	8000368 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART2, LL_USART_FIFOTHRESHOLD_1_8);
 8000bc2:	4b11      	ldr	r3, [pc, #68]	; (8000c08 <MX_USART2_UART_Init+0x138>)
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	0018      	movs	r0, r3
 8000bc8:	f7ff fbe0 	bl	800038c <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART2);
 8000bcc:	4b0e      	ldr	r3, [pc, #56]	; (8000c08 <MX_USART2_UART_Init+0x138>)
 8000bce:	0018      	movs	r0, r3
 8000bd0:	f7ff fbba 	bl	8000348 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART2);
 8000bd4:	4b0c      	ldr	r3, [pc, #48]	; (8000c08 <MX_USART2_UART_Init+0x138>)
 8000bd6:	0018      	movs	r0, r3
 8000bd8:	f7ff fbec 	bl	80003b4 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART2 */

  /* USER CODE END WKUPType USART2 */

  LL_USART_Enable(USART2);
 8000bdc:	4b0a      	ldr	r3, [pc, #40]	; (8000c08 <MX_USART2_UART_Init+0x138>)
 8000bde:	0018      	movs	r0, r3
 8000be0:	f7ff fba4 	bl	800032c <LL_USART_Enable>

  /* Polling USART2 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART2))) || (!(LL_USART_IsActiveFlag_REACK(USART2))))
 8000be4:	46c0      	nop			; (mov r8, r8)
 8000be6:	4b08      	ldr	r3, [pc, #32]	; (8000c08 <MX_USART2_UART_Init+0x138>)
 8000be8:	0018      	movs	r0, r3
 8000bea:	f7ff fbfb 	bl	80003e4 <LL_USART_IsActiveFlag_TEACK>
 8000bee:	1e03      	subs	r3, r0, #0
 8000bf0:	d0f9      	beq.n	8000be6 <MX_USART2_UART_Init+0x116>
 8000bf2:	4b05      	ldr	r3, [pc, #20]	; (8000c08 <MX_USART2_UART_Init+0x138>)
 8000bf4:	0018      	movs	r0, r3
 8000bf6:	f7ff fc09 	bl	800040c <LL_USART_IsActiveFlag_REACK>
 8000bfa:	1e03      	subs	r3, r0, #0
 8000bfc:	d0f3      	beq.n	8000be6 <MX_USART2_UART_Init+0x116>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	46c0      	nop			; (mov r8, r8)
 8000c02:	46bd      	mov	sp, r7
 8000c04:	b00f      	add	sp, #60	; 0x3c
 8000c06:	bd90      	pop	{r4, r7, pc}
 8000c08:	40004400 	.word	0x40004400

08000c0c <MX_USART3_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_Init(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  husart3.Instance = USART3;
 8000c10:	4b17      	ldr	r3, [pc, #92]	; (8000c70 <MX_USART3_Init+0x64>)
 8000c12:	4a18      	ldr	r2, [pc, #96]	; (8000c74 <MX_USART3_Init+0x68>)
 8000c14:	601a      	str	r2, [r3, #0]
  husart3.Init.BaudRate = 4000000;
 8000c16:	4b16      	ldr	r3, [pc, #88]	; (8000c70 <MX_USART3_Init+0x64>)
 8000c18:	4a17      	ldr	r2, [pc, #92]	; (8000c78 <MX_USART3_Init+0x6c>)
 8000c1a:	605a      	str	r2, [r3, #4]
  husart3.Init.WordLength = USART_WORDLENGTH_8B;
 8000c1c:	4b14      	ldr	r3, [pc, #80]	; (8000c70 <MX_USART3_Init+0x64>)
 8000c1e:	2200      	movs	r2, #0
 8000c20:	609a      	str	r2, [r3, #8]
  husart3.Init.StopBits = USART_STOPBITS_1;
 8000c22:	4b13      	ldr	r3, [pc, #76]	; (8000c70 <MX_USART3_Init+0x64>)
 8000c24:	2200      	movs	r2, #0
 8000c26:	60da      	str	r2, [r3, #12]
  husart3.Init.Parity = USART_PARITY_NONE;
 8000c28:	4b11      	ldr	r3, [pc, #68]	; (8000c70 <MX_USART3_Init+0x64>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	611a      	str	r2, [r3, #16]
  husart3.Init.Mode = USART_MODE_TX;
 8000c2e:	4b10      	ldr	r3, [pc, #64]	; (8000c70 <MX_USART3_Init+0x64>)
 8000c30:	2208      	movs	r2, #8
 8000c32:	615a      	str	r2, [r3, #20]
  husart3.Init.CLKPolarity = USART_POLARITY_HIGH;
 8000c34:	4b0e      	ldr	r3, [pc, #56]	; (8000c70 <MX_USART3_Init+0x64>)
 8000c36:	2280      	movs	r2, #128	; 0x80
 8000c38:	00d2      	lsls	r2, r2, #3
 8000c3a:	619a      	str	r2, [r3, #24]
  husart3.Init.CLKPhase = USART_PHASE_2EDGE;
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	; (8000c70 <MX_USART3_Init+0x64>)
 8000c3e:	2280      	movs	r2, #128	; 0x80
 8000c40:	0092      	lsls	r2, r2, #2
 8000c42:	61da      	str	r2, [r3, #28]
  husart3.Init.CLKLastBit = USART_LASTBIT_ENABLE;
 8000c44:	4b0a      	ldr	r3, [pc, #40]	; (8000c70 <MX_USART3_Init+0x64>)
 8000c46:	2280      	movs	r2, #128	; 0x80
 8000c48:	0052      	lsls	r2, r2, #1
 8000c4a:	621a      	str	r2, [r3, #32]
  husart3.Init.ClockPrescaler = USART_PRESCALER_DIV1;
 8000c4c:	4b08      	ldr	r3, [pc, #32]	; (8000c70 <MX_USART3_Init+0x64>)
 8000c4e:	2200      	movs	r2, #0
 8000c50:	625a      	str	r2, [r3, #36]	; 0x24
  husart3.SlaveMode = USART_SLAVEMODE_DISABLE;
 8000c52:	4b07      	ldr	r3, [pc, #28]	; (8000c70 <MX_USART3_Init+0x64>)
 8000c54:	2200      	movs	r2, #0
 8000c56:	641a      	str	r2, [r3, #64]	; 0x40
  if (HAL_USART_Init(&husart3) != HAL_OK)
 8000c58:	4b05      	ldr	r3, [pc, #20]	; (8000c70 <MX_USART3_Init+0x64>)
 8000c5a:	0018      	movs	r0, r3
 8000c5c:	f007 fc2c 	bl	80084b8 <HAL_USART_Init>
 8000c60:	1e03      	subs	r3, r0, #0
 8000c62:	d001      	beq.n	8000c68 <MX_USART3_Init+0x5c>
  {
    Error_Handler();
 8000c64:	f001 fca2 	bl	80025ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000c68:	46c0      	nop			; (mov r8, r8)
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}
 8000c6e:	46c0      	nop			; (mov r8, r8)
 8000c70:	200052b8 	.word	0x200052b8
 8000c74:	40004800 	.word	0x40004800
 8000c78:	003d0900 	.word	0x003d0900

08000c7c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000c7c:	b580      	push	{r7, lr}
 8000c7e:	b082      	sub	sp, #8
 8000c80:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c82:	4b0c      	ldr	r3, [pc, #48]	; (8000cb4 <MX_DMA_Init+0x38>)
 8000c84:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8000c86:	4b0b      	ldr	r3, [pc, #44]	; (8000cb4 <MX_DMA_Init+0x38>)
 8000c88:	2101      	movs	r1, #1
 8000c8a:	430a      	orrs	r2, r1
 8000c8c:	639a      	str	r2, [r3, #56]	; 0x38
 8000c8e:	4b09      	ldr	r3, [pc, #36]	; (8000cb4 <MX_DMA_Init+0x38>)
 8000c90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c92:	2201      	movs	r2, #1
 8000c94:	4013      	ands	r3, r2
 8000c96:	607b      	str	r3, [r7, #4]
 8000c98:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	2009      	movs	r0, #9
 8000ca0:	f002 fc28 	bl	80034f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ca4:	2009      	movs	r0, #9
 8000ca6:	f002 fc3a 	bl	800351e <HAL_NVIC_EnableIRQ>

}
 8000caa:	46c0      	nop			; (mov r8, r8)
 8000cac:	46bd      	mov	sp, r7
 8000cae:	b002      	add	sp, #8
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	46c0      	nop			; (mov r8, r8)
 8000cb4:	40021000 	.word	0x40021000

08000cb8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cbe:	003b      	movs	r3, r7
 8000cc0:	0018      	movs	r0, r3
 8000cc2:	2318      	movs	r3, #24
 8000cc4:	001a      	movs	r2, r3
 8000cc6:	2100      	movs	r1, #0
 8000cc8:	f008 fe5e 	bl	8009988 <memset>

  /* GPIO Ports Clock Enable */
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8000ccc:	2002      	movs	r0, #2
 8000cce:	f7ff fc0d 	bl	80004ec <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOC);
 8000cd2:	2004      	movs	r0, #4
 8000cd4:	f7ff fc0a 	bl	80004ec <LL_IOP_GRP1_EnableClock>
  LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000cd8:	2001      	movs	r0, #1
 8000cda:	f7ff fc07 	bl	80004ec <LL_IOP_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(MEM_HOLD_GPIO_Port, MEM_HOLD_Pin);
 8000cde:	2380      	movs	r3, #128	; 0x80
 8000ce0:	009b      	lsls	r3, r3, #2
 8000ce2:	4a92      	ldr	r2, [pc, #584]	; (8000f2c <MX_GPIO_Init+0x274>)
 8000ce4:	0019      	movs	r1, r3
 8000ce6:	0010      	movs	r0, r2
 8000ce8:	f7ff fbde 	bl	80004a8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_WP_GPIO_Port, MEM_WP_Pin);
 8000cec:	2380      	movs	r3, #128	; 0x80
 8000cee:	01db      	lsls	r3, r3, #7
 8000cf0:	4a8f      	ldr	r2, [pc, #572]	; (8000f30 <MX_GPIO_Init+0x278>)
 8000cf2:	0019      	movs	r1, r3
 8000cf4:	0010      	movs	r0, r2
 8000cf6:	f7ff fbd7 	bl	80004a8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(MEM_CS_GPIO_Port, MEM_CS_Pin);
 8000cfa:	2380      	movs	r3, #128	; 0x80
 8000cfc:	021b      	lsls	r3, r3, #8
 8000cfe:	4a8c      	ldr	r2, [pc, #560]	; (8000f30 <MX_GPIO_Init+0x278>)
 8000d00:	0019      	movs	r1, r3
 8000d02:	0010      	movs	r0, r2
 8000d04:	f7ff fbd0 	bl	80004a8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_CS_GPIO_Port, DISP_CS_Pin);
 8000d08:	23a0      	movs	r3, #160	; 0xa0
 8000d0a:	05db      	lsls	r3, r3, #23
 8000d0c:	2140      	movs	r1, #64	; 0x40
 8000d0e:	0018      	movs	r0, r3
 8000d10:	f7ff fbca 	bl	80004a8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(DISP_D_C_GPIO_Port, DISP_D_C_Pin);
 8000d14:	23a0      	movs	r3, #160	; 0xa0
 8000d16:	05db      	lsls	r3, r3, #23
 8000d18:	2180      	movs	r1, #128	; 0x80
 8000d1a:	0018      	movs	r0, r3
 8000d1c:	f7ff fbc4 	bl	80004a8 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(BF_GPIO_Port, BF_Pin);
 8000d20:	4b83      	ldr	r3, [pc, #524]	; (8000f30 <MX_GPIO_Init+0x278>)
 8000d22:	2140      	movs	r1, #64	; 0x40
 8000d24:	0018      	movs	r0, r3
 8000d26:	f7ff fbbf 	bl	80004a8 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = MEM_HOLD_Pin;
 8000d2a:	003b      	movs	r3, r7
 8000d2c:	2280      	movs	r2, #128	; 0x80
 8000d2e:	0092      	lsls	r2, r2, #2
 8000d30:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d32:	003b      	movs	r3, r7
 8000d34:	2201      	movs	r2, #1
 8000d36:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000d38:	003b      	movs	r3, r7
 8000d3a:	2203      	movs	r2, #3
 8000d3c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d3e:	003b      	movs	r3, r7
 8000d40:	2200      	movs	r2, #0
 8000d42:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d44:	003b      	movs	r3, r7
 8000d46:	2200      	movs	r2, #0
 8000d48:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_HOLD_GPIO_Port, &GPIO_InitStruct);
 8000d4a:	003b      	movs	r3, r7
 8000d4c:	4a77      	ldr	r2, [pc, #476]	; (8000f2c <MX_GPIO_Init+0x274>)
 8000d4e:	0019      	movs	r1, r3
 8000d50:	0010      	movs	r0, r2
 8000d52:	f008 fa9b 	bl	800928c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_WP_Pin;
 8000d56:	003b      	movs	r3, r7
 8000d58:	2280      	movs	r2, #128	; 0x80
 8000d5a:	01d2      	lsls	r2, r2, #7
 8000d5c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d5e:	003b      	movs	r3, r7
 8000d60:	2201      	movs	r2, #1
 8000d62:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d64:	003b      	movs	r3, r7
 8000d66:	2200      	movs	r2, #0
 8000d68:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d6a:	003b      	movs	r3, r7
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d70:	003b      	movs	r3, r7
 8000d72:	2200      	movs	r2, #0
 8000d74:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_WP_GPIO_Port, &GPIO_InitStruct);
 8000d76:	003b      	movs	r3, r7
 8000d78:	4a6d      	ldr	r2, [pc, #436]	; (8000f30 <MX_GPIO_Init+0x278>)
 8000d7a:	0019      	movs	r1, r3
 8000d7c:	0010      	movs	r0, r2
 8000d7e:	f008 fa85 	bl	800928c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MEM_CS_Pin;
 8000d82:	003b      	movs	r3, r7
 8000d84:	2280      	movs	r2, #128	; 0x80
 8000d86:	0212      	lsls	r2, r2, #8
 8000d88:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000d8a:	003b      	movs	r3, r7
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d90:	003b      	movs	r3, r7
 8000d92:	2200      	movs	r2, #0
 8000d94:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000d96:	003b      	movs	r3, r7
 8000d98:	2200      	movs	r2, #0
 8000d9a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d9c:	003b      	movs	r3, r7
 8000d9e:	2200      	movs	r2, #0
 8000da0:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(MEM_CS_GPIO_Port, &GPIO_InitStruct);
 8000da2:	003b      	movs	r3, r7
 8000da4:	4a62      	ldr	r2, [pc, #392]	; (8000f30 <MX_GPIO_Init+0x278>)
 8000da6:	0019      	movs	r1, r3
 8000da8:	0010      	movs	r0, r2
 8000daa:	f008 fa6f 	bl	800928c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_1_Pin;
 8000dae:	003b      	movs	r3, r7
 8000db0:	2201      	movs	r2, #1
 8000db2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000db4:	003b      	movs	r3, r7
 8000db6:	2200      	movs	r2, #0
 8000db8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000dba:	003b      	movs	r3, r7
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_1_GPIO_Port, &GPIO_InitStruct);
 8000dc0:	003a      	movs	r2, r7
 8000dc2:	23a0      	movs	r3, #160	; 0xa0
 8000dc4:	05db      	lsls	r3, r3, #23
 8000dc6:	0011      	movs	r1, r2
 8000dc8:	0018      	movs	r0, r3
 8000dca:	f008 fa5f 	bl	800928c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_2_Pin;
 8000dce:	003b      	movs	r3, r7
 8000dd0:	2202      	movs	r2, #2
 8000dd2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000dd4:	003b      	movs	r3, r7
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000dda:	003b      	movs	r3, r7
 8000ddc:	2201      	movs	r2, #1
 8000dde:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_2_GPIO_Port, &GPIO_InitStruct);
 8000de0:	003a      	movs	r2, r7
 8000de2:	23a0      	movs	r3, #160	; 0xa0
 8000de4:	05db      	lsls	r3, r3, #23
 8000de6:	0011      	movs	r1, r2
 8000de8:	0018      	movs	r0, r3
 8000dea:	f008 fa4f 	bl	800928c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = KEY_3_Pin;
 8000dee:	003b      	movs	r3, r7
 8000df0:	2210      	movs	r2, #16
 8000df2:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000df4:	003b      	movs	r3, r7
 8000df6:	2200      	movs	r2, #0
 8000df8:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000dfa:	003b      	movs	r3, r7
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(KEY_3_GPIO_Port, &GPIO_InitStruct);
 8000e00:	003a      	movs	r2, r7
 8000e02:	23a0      	movs	r3, #160	; 0xa0
 8000e04:	05db      	lsls	r3, r3, #23
 8000e06:	0011      	movs	r1, r2
 8000e08:	0018      	movs	r0, r3
 8000e0a:	f008 fa3f 	bl	800928c <LL_GPIO_Init>
  /**/
  	  GPIO_InitStruct.Pin = KEY_4_Pin;
 8000e0e:	003b      	movs	r3, r7
 8000e10:	2280      	movs	r2, #128	; 0x80
 8000e12:	0192      	lsls	r2, r2, #6
 8000e14:	601a      	str	r2, [r3, #0]
  	  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000e16:	003b      	movs	r3, r7
 8000e18:	2200      	movs	r2, #0
 8000e1a:	605a      	str	r2, [r3, #4]
  	  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000e1c:	003b      	movs	r3, r7
 8000e1e:	2201      	movs	r2, #1
 8000e20:	611a      	str	r2, [r3, #16]
  	  LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
 8000e22:	003a      	movs	r2, r7
 8000e24:	23a0      	movs	r3, #160	; 0xa0
 8000e26:	05db      	lsls	r3, r3, #23
 8000e28:	0011      	movs	r1, r2
 8000e2a:	0018      	movs	r0, r3
 8000e2c:	f008 fa2e 	bl	800928c <LL_GPIO_Init>
  	  /**/
  	    GPIO_InitStruct.Pin = KEY_5_Pin;
 8000e30:	003b      	movs	r3, r7
 8000e32:	2280      	movs	r2, #128	; 0x80
 8000e34:	01d2      	lsls	r2, r2, #7
 8000e36:	601a      	str	r2, [r3, #0]
  	    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000e38:	003b      	movs	r3, r7
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	605a      	str	r2, [r3, #4]
  	    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000e3e:	003b      	movs	r3, r7
 8000e40:	2201      	movs	r2, #1
 8000e42:	611a      	str	r2, [r3, #16]
  	    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
 8000e44:	003a      	movs	r2, r7
 8000e46:	23a0      	movs	r3, #160	; 0xa0
 8000e48:	05db      	lsls	r3, r3, #23
 8000e4a:	0011      	movs	r1, r2
 8000e4c:	0018      	movs	r0, r3
 8000e4e:	f008 fa1d 	bl	800928c <LL_GPIO_Init>
  /**/
  GPIO_InitStruct.Pin = DISP_CS_Pin;
 8000e52:	003b      	movs	r3, r7
 8000e54:	2240      	movs	r2, #64	; 0x40
 8000e56:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e58:	003b      	movs	r3, r7
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000e5e:	003b      	movs	r3, r7
 8000e60:	2203      	movs	r2, #3
 8000e62:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e64:	003b      	movs	r3, r7
 8000e66:	2200      	movs	r2, #0
 8000e68:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e6a:	003b      	movs	r3, r7
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_CS_GPIO_Port, &GPIO_InitStruct);
 8000e70:	003a      	movs	r2, r7
 8000e72:	23a0      	movs	r3, #160	; 0xa0
 8000e74:	05db      	lsls	r3, r3, #23
 8000e76:	0011      	movs	r1, r2
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f008 fa07 	bl	800928c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = DISP_D_C_Pin;
 8000e7e:	003b      	movs	r3, r7
 8000e80:	2280      	movs	r2, #128	; 0x80
 8000e82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000e84:	003b      	movs	r3, r7
 8000e86:	2201      	movs	r2, #1
 8000e88:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000e8a:	003b      	movs	r3, r7
 8000e8c:	2203      	movs	r2, #3
 8000e8e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e90:	003b      	movs	r3, r7
 8000e92:	2200      	movs	r2, #0
 8000e94:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e96:	003b      	movs	r3, r7
 8000e98:	2200      	movs	r2, #0
 8000e9a:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(DISP_D_C_GPIO_Port, &GPIO_InitStruct);
 8000e9c:	003a      	movs	r2, r7
 8000e9e:	23a0      	movs	r3, #160	; 0xa0
 8000ea0:	05db      	lsls	r3, r3, #23
 8000ea2:	0011      	movs	r1, r2
 8000ea4:	0018      	movs	r0, r3
 8000ea6:	f008 f9f1 	bl	800928c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BF_Pin;
 8000eaa:	003b      	movs	r3, r7
 8000eac:	2240      	movs	r2, #64	; 0x40
 8000eae:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000eb0:	003b      	movs	r3, r7
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb6:	003b      	movs	r3, r7
 8000eb8:	2203      	movs	r2, #3
 8000eba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ebc:	003b      	movs	r3, r7
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ec2:	003b      	movs	r3, r7
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(BF_GPIO_Port, &GPIO_InitStruct);
 8000ec8:	003b      	movs	r3, r7
 8000eca:	4a19      	ldr	r2, [pc, #100]	; (8000f30 <MX_GPIO_Init+0x278>)
 8000ecc:	0019      	movs	r1, r3
 8000ece:	0010      	movs	r0, r2
 8000ed0:	f008 f9dc 	bl	800928c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ACCEL_INT1_Pin;
 8000ed4:	003b      	movs	r3, r7
 8000ed6:	2280      	movs	r2, #128	; 0x80
 8000ed8:	0112      	lsls	r2, r2, #4
 8000eda:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000edc:	003b      	movs	r3, r7
 8000ede:	2200      	movs	r2, #0
 8000ee0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ee2:	003b      	movs	r3, r7
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(ACCEL_INT1_GPIO_Port, &GPIO_InitStruct);
 8000ee8:	003a      	movs	r2, r7
 8000eea:	23a0      	movs	r3, #160	; 0xa0
 8000eec:	05db      	lsls	r3, r3, #23
 8000eee:	0011      	movs	r1, r2
 8000ef0:	0018      	movs	r0, r3
 8000ef2:	f008 f9cb 	bl	800928c <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = ACCEL_INT2_Pin;
 8000ef6:	003b      	movs	r3, r7
 8000ef8:	2280      	movs	r2, #128	; 0x80
 8000efa:	0152      	lsls	r2, r2, #5
 8000efc:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000efe:	003b      	movs	r3, r7
 8000f00:	2200      	movs	r2, #0
 8000f02:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f04:	003b      	movs	r3, r7
 8000f06:	2200      	movs	r2, #0
 8000f08:	611a      	str	r2, [r3, #16]
  LL_GPIO_Init(ACCEL_INT2_GPIO_Port, &GPIO_InitStruct);
 8000f0a:	003a      	movs	r2, r7
 8000f0c:	23a0      	movs	r3, #160	; 0xa0
 8000f0e:	05db      	lsls	r3, r3, #23
 8000f10:	0011      	movs	r1, r2
 8000f12:	0018      	movs	r0, r3
 8000f14:	f008 f9ba 	bl	800928c <LL_GPIO_Init>

  /**/
  LL_SYSCFG_EnableFastModePlus(LL_SYSCFG_I2C_FASTMODEPLUS_PB9);
 8000f18:	2380      	movs	r3, #128	; 0x80
 8000f1a:	031b      	lsls	r3, r3, #12
 8000f1c:	0018      	movs	r0, r3
 8000f1e:	f7ff fab3 	bl	8000488 <LL_SYSCFG_EnableFastModePlus>

}
 8000f22:	46c0      	nop			; (mov r8, r8)
 8000f24:	46bd      	mov	sp, r7
 8000f26:	b006      	add	sp, #24
 8000f28:	bd80      	pop	{r7, pc}
 8000f2a:	46c0      	nop			; (mov r8, r8)
 8000f2c:	50000400 	.word	0x50000400
 8000f30:	50000800 	.word	0x50000800

08000f34 <USART2_RX_Callback>:
//	    GPIO_InitStruct.Pin = KEY_5_Pin;
//	    GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
//	    GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
//	    LL_GPIO_Init(KEY_5_GPIO_Port, &GPIO_InitStruct);
void  USART2_RX_Callback(void)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	af00      	add	r7, sp, #0

  dt1 = LL_USART_ReceiveData9(USART2);// LL implementaion of 1 byte receive
 8000f38:	4b16      	ldr	r3, [pc, #88]	; (8000f94 <USART2_RX_Callback+0x60>)
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f7ff fa96 	bl	800046c <LL_USART_ReceiveData9>
 8000f40:	0003      	movs	r3, r0
 8000f42:	001a      	movs	r2, r3
 8000f44:	4b14      	ldr	r3, [pc, #80]	; (8000f98 <USART2_RX_Callback+0x64>)
 8000f46:	801a      	strh	r2, [r3, #0]
	dt1 = (uint16_t)(USART2->RDR & 0x01FF);//CMSIS implementaion of 1 byte receive
 8000f48:	4b12      	ldr	r3, [pc, #72]	; (8000f94 <USART2_RX_Callback+0x60>)
 8000f4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f4c:	b29b      	uxth	r3, r3
 8000f4e:	05db      	lsls	r3, r3, #23
 8000f50:	0ddb      	lsrs	r3, r3, #23
 8000f52:	b29a      	uxth	r2, r3
 8000f54:	4b10      	ldr	r3, [pc, #64]	; (8000f98 <USART2_RX_Callback+0x64>)
 8000f56:	801a      	strh	r2, [r3, #0]
  ByteReceived=1;
 8000f58:	4b10      	ldr	r3, [pc, #64]	; (8000f9c <USART2_RX_Callback+0x68>)
 8000f5a:	2201      	movs	r2, #1
 8000f5c:	701a      	strb	r2, [r3, #0]
  if(dt1>0xFF){
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	; (8000f98 <USART2_RX_Callback+0x64>)
 8000f60:	881b      	ldrh	r3, [r3, #0]
 8000f62:	2bff      	cmp	r3, #255	; 0xff
 8000f64:	d90a      	bls.n	8000f7c <USART2_RX_Callback+0x48>
	  cmd[0]=dt1;
 8000f66:	4b0c      	ldr	r3, [pc, #48]	; (8000f98 <USART2_RX_Callback+0x64>)
 8000f68:	881b      	ldrh	r3, [r3, #0]
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	4b0c      	ldr	r3, [pc, #48]	; (8000fa0 <USART2_RX_Callback+0x6c>)
 8000f6e:	701a      	strb	r2, [r3, #0]
	  ind = 0;
 8000f70:	4b0c      	ldr	r3, [pc, #48]	; (8000fa4 <USART2_RX_Callback+0x70>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	801a      	strh	r2, [r3, #0]
	  firstByteReceived=1;
 8000f76:	4b0c      	ldr	r3, [pc, #48]	; (8000fa8 <USART2_RX_Callback+0x74>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	701a      	strb	r2, [r3, #0]
//  while (!LL_USART_IsActiveFlag_TXE(USART2)) {}
//  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
  }
//  cmdReceive();
  if(firstByteReceived==1){
 8000f7c:	4b0a      	ldr	r3, [pc, #40]	; (8000fa8 <USART2_RX_Callback+0x74>)
 8000f7e:	781b      	ldrb	r3, [r3, #0]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d104      	bne.n	8000f8e <USART2_RX_Callback+0x5a>
	  cmdReceive(dt1);
 8000f84:	4b04      	ldr	r3, [pc, #16]	; (8000f98 <USART2_RX_Callback+0x64>)
 8000f86:	881b      	ldrh	r3, [r3, #0]
 8000f88:	0018      	movs	r0, r3
 8000f8a:	f000 f80f 	bl	8000fac <cmdReceive>
  }
}
 8000f8e:	46c0      	nop			; (mov r8, r8)
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}
 8000f94:	40004400 	.word	0x40004400
 8000f98:	20005498 	.word	0x20005498
 8000f9c:	20005160 	.word	0x20005160
 8000fa0:	200054a0 	.word	0x200054a0
 8000fa4:	20005162 	.word	0x20005162
 8000fa8:	20005161 	.word	0x20005161

08000fac <cmdReceive>:
	void cmdReceive (uint16_t dt1)
	{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b084      	sub	sp, #16
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	0002      	movs	r2, r0
 8000fb4:	1dbb      	adds	r3, r7, #6
 8000fb6:	801a      	strh	r2, [r3, #0]
	  uint8_t inputCS=0;
 8000fb8:	230f      	movs	r3, #15
 8000fba:	18fb      	adds	r3, r7, r3
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	701a      	strb	r2, [r3, #0]
	  uint8_t i=0;
 8000fc0:	230e      	movs	r3, #14
 8000fc2:	18fb      	adds	r3, r7, r3
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	701a      	strb	r2, [r3, #0]
	  while (!ByteReceived) {}
 8000fc8:	46c0      	nop			; (mov r8, r8)
 8000fca:	4b28      	ldr	r3, [pc, #160]	; (800106c <cmdReceive+0xc0>)
 8000fcc:	781b      	ldrb	r3, [r3, #0]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d0fb      	beq.n	8000fca <cmdReceive+0x1e>
	  ByteReceived=0;
 8000fd2:	4b26      	ldr	r3, [pc, #152]	; (800106c <cmdReceive+0xc0>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	701a      	strb	r2, [r3, #0]
	  cmd[ind] = dt1;
 8000fd8:	4b25      	ldr	r3, [pc, #148]	; (8001070 <cmdReceive+0xc4>)
 8000fda:	881b      	ldrh	r3, [r3, #0]
 8000fdc:	001a      	movs	r2, r3
 8000fde:	1dbb      	adds	r3, r7, #6
 8000fe0:	881b      	ldrh	r3, [r3, #0]
 8000fe2:	b2d9      	uxtb	r1, r3
 8000fe4:	4b23      	ldr	r3, [pc, #140]	; (8001074 <cmdReceive+0xc8>)
 8000fe6:	5499      	strb	r1, [r3, r2]
	  ind++;
 8000fe8:	4b21      	ldr	r3, [pc, #132]	; (8001070 <cmdReceive+0xc4>)
 8000fea:	881b      	ldrh	r3, [r3, #0]
 8000fec:	3301      	adds	r3, #1
 8000fee:	b29a      	uxth	r2, r3
 8000ff0:	4b1f      	ldr	r3, [pc, #124]	; (8001070 <cmdReceive+0xc4>)
 8000ff2:	801a      	strh	r2, [r3, #0]
	  if(ind>=1){
 8000ff4:	4b1e      	ldr	r3, [pc, #120]	; (8001070 <cmdReceive+0xc4>)
 8000ff6:	881b      	ldrh	r3, [r3, #0]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d02d      	beq.n	8001058 <cmdReceive+0xac>
//		  LL_USART_TransmitData9(USART2,(uint16_t*)dt1);
		  if(ind>cmd[1]+1){
 8000ffc:	4b1c      	ldr	r3, [pc, #112]	; (8001070 <cmdReceive+0xc4>)
 8000ffe:	881b      	ldrh	r3, [r3, #0]
 8001000:	001a      	movs	r2, r3
 8001002:	4b1c      	ldr	r3, [pc, #112]	; (8001074 <cmdReceive+0xc8>)
 8001004:	785b      	ldrb	r3, [r3, #1]
 8001006:	3301      	adds	r3, #1
 8001008:	429a      	cmp	r2, r3
 800100a:	dd25      	ble.n	8001058 <cmdReceive+0xac>
//			  LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 for(i=0;i<(cmd[1]+2);i++){
 800100c:	230e      	movs	r3, #14
 800100e:	18fb      	adds	r3, r7, r3
 8001010:	2200      	movs	r2, #0
 8001012:	701a      	strb	r2, [r3, #0]
 8001014:	e00f      	b.n	8001036 <cmdReceive+0x8a>
				 inputCS+=cmd[i];
 8001016:	200e      	movs	r0, #14
 8001018:	183b      	adds	r3, r7, r0
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	4a15      	ldr	r2, [pc, #84]	; (8001074 <cmdReceive+0xc8>)
 800101e:	5cd1      	ldrb	r1, [r2, r3]
 8001020:	220f      	movs	r2, #15
 8001022:	18bb      	adds	r3, r7, r2
 8001024:	18ba      	adds	r2, r7, r2
 8001026:	7812      	ldrb	r2, [r2, #0]
 8001028:	188a      	adds	r2, r1, r2
 800102a:	701a      	strb	r2, [r3, #0]
			 for(i=0;i<(cmd[1]+2);i++){
 800102c:	183b      	adds	r3, r7, r0
 800102e:	781a      	ldrb	r2, [r3, #0]
 8001030:	183b      	adds	r3, r7, r0
 8001032:	3201      	adds	r2, #1
 8001034:	701a      	strb	r2, [r3, #0]
 8001036:	4b0f      	ldr	r3, [pc, #60]	; (8001074 <cmdReceive+0xc8>)
 8001038:	785b      	ldrb	r3, [r3, #1]
 800103a:	1c5a      	adds	r2, r3, #1
 800103c:	230e      	movs	r3, #14
 800103e:	18fb      	adds	r3, r7, r3
 8001040:	781b      	ldrb	r3, [r3, #0]
 8001042:	429a      	cmp	r2, r3
 8001044:	dae7      	bge.n	8001016 <cmdReceive+0x6a>
			 }
			 if(inputCS==0){
 8001046:	230f      	movs	r3, #15
 8001048:	18fb      	adds	r3, r7, r3
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d103      	bne.n	8001058 <cmdReceive+0xac>
//			 	LL_USART_TransmitData9(USART2,(uint16_t*)cmd[2]);
			 				  answer2CPU(cmd);
 8001050:	4b08      	ldr	r3, [pc, #32]	; (8001074 <cmdReceive+0xc8>)
 8001052:	0018      	movs	r0, r3
 8001054:	f000 fa9c 	bl	8001590 <answer2CPU>
			 }
		  }
	  }
//	  ind = 0;
	  USART2->ICR|=USART_ICR_ORECF;
 8001058:	4b07      	ldr	r3, [pc, #28]	; (8001078 <cmdReceive+0xcc>)
 800105a:	6a1a      	ldr	r2, [r3, #32]
 800105c:	4b06      	ldr	r3, [pc, #24]	; (8001078 <cmdReceive+0xcc>)
 800105e:	2108      	movs	r1, #8
 8001060:	430a      	orrs	r2, r1
 8001062:	621a      	str	r2, [r3, #32]
	}
 8001064:	46c0      	nop			; (mov r8, r8)
 8001066:	46bd      	mov	sp, r7
 8001068:	b004      	add	sp, #16
 800106a:	bd80      	pop	{r7, pc}
 800106c:	20005160 	.word	0x20005160
 8001070:	20005162 	.word	0x20005162
 8001074:	200054a0 	.word	0x200054a0
 8001078:	40004400 	.word	0x40004400

0800107c <USART_AS_SPI_sendCMD>:
	void USART_AS_SPI_sendCMD(uint8_t byte) {
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	0002      	movs	r2, r0
 8001084:	1dfb      	adds	r3, r7, #7
 8001086:	701a      	strb	r2, [r3, #0]
			byte = (byte & 0x55) << 1 | (byte & 0xAA) >> 1;
 8001088:	1dfb      	adds	r3, r7, #7
 800108a:	781b      	ldrb	r3, [r3, #0]
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	b25b      	sxtb	r3, r3
 8001090:	2255      	movs	r2, #85	; 0x55
 8001092:	4393      	bics	r3, r2
 8001094:	b25a      	sxtb	r2, r3
 8001096:	1dfb      	adds	r3, r7, #7
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	105b      	asrs	r3, r3, #1
 800109c:	b25b      	sxtb	r3, r3
 800109e:	2155      	movs	r1, #85	; 0x55
 80010a0:	400b      	ands	r3, r1
 80010a2:	b25b      	sxtb	r3, r3
 80010a4:	4313      	orrs	r3, r2
 80010a6:	b25b      	sxtb	r3, r3
 80010a8:	b2da      	uxtb	r2, r3
 80010aa:	1dfb      	adds	r3, r7, #7
 80010ac:	701a      	strb	r2, [r3, #0]
			byte = (byte & 0x33) << 2 | (byte & 0xCC) >> 2;
 80010ae:	1dfb      	adds	r3, r7, #7
 80010b0:	781b      	ldrb	r3, [r3, #0]
 80010b2:	009b      	lsls	r3, r3, #2
 80010b4:	b25b      	sxtb	r3, r3
 80010b6:	2233      	movs	r2, #51	; 0x33
 80010b8:	4393      	bics	r3, r2
 80010ba:	b25a      	sxtb	r2, r3
 80010bc:	1dfb      	adds	r3, r7, #7
 80010be:	781b      	ldrb	r3, [r3, #0]
 80010c0:	109b      	asrs	r3, r3, #2
 80010c2:	b25b      	sxtb	r3, r3
 80010c4:	2133      	movs	r1, #51	; 0x33
 80010c6:	400b      	ands	r3, r1
 80010c8:	b25b      	sxtb	r3, r3
 80010ca:	4313      	orrs	r3, r2
 80010cc:	b25b      	sxtb	r3, r3
 80010ce:	b2da      	uxtb	r2, r3
 80010d0:	1dfb      	adds	r3, r7, #7
 80010d2:	701a      	strb	r2, [r3, #0]
			byte = (byte & 0x0F) << 4 | (byte & 0xF0) >> 4;
 80010d4:	1dfb      	adds	r3, r7, #7
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	011b      	lsls	r3, r3, #4
 80010da:	b25a      	sxtb	r2, r3
 80010dc:	1dfb      	adds	r3, r7, #7
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	091b      	lsrs	r3, r3, #4
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	b25b      	sxtb	r3, r3
 80010e6:	4313      	orrs	r3, r2
 80010e8:	b25b      	sxtb	r3, r3
 80010ea:	b2da      	uxtb	r2, r3
 80010ec:	1dfb      	adds	r3, r7, #7
 80010ee:	701a      	strb	r2, [r3, #0]
	//		GPIOA->ODR &= ~(1 << 6); //reset cs
	//		GPIOA->ODR &= ~(1 << 7); // reset d/c
			HAL_USART_Transmit(&husart3, (uint8_t*) &byte, 1, 1);
 80010f0:	1df9      	adds	r1, r7, #7
 80010f2:	4804      	ldr	r0, [pc, #16]	; (8001104 <USART_AS_SPI_sendCMD+0x88>)
 80010f4:	2301      	movs	r3, #1
 80010f6:	2201      	movs	r2, #1
 80010f8:	f007 fa2e 	bl	8008558 <HAL_USART_Transmit>
	//		GPIOA->ODR |= 1 << 6; //set cs
		}
 80010fc:	46c0      	nop			; (mov r8, r8)
 80010fe:	46bd      	mov	sp, r7
 8001100:	b002      	add	sp, #8
 8001102:	bd80      	pop	{r7, pc}
 8001104:	200052b8 	.word	0x200052b8

08001108 <USART_AS_SPI_sendDAT>:
	void USART_AS_SPI_sendDAT(uint8_t byte) //(Without CS and D/C)
	{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	0002      	movs	r2, r0
 8001110:	1dfb      	adds	r3, r7, #7
 8001112:	701a      	strb	r2, [r3, #0]
		byte = (byte & 0x55) << 1 | (byte & 0xAA) >> 1;
 8001114:	1dfb      	adds	r3, r7, #7
 8001116:	781b      	ldrb	r3, [r3, #0]
 8001118:	005b      	lsls	r3, r3, #1
 800111a:	b25b      	sxtb	r3, r3
 800111c:	2255      	movs	r2, #85	; 0x55
 800111e:	4393      	bics	r3, r2
 8001120:	b25a      	sxtb	r2, r3
 8001122:	1dfb      	adds	r3, r7, #7
 8001124:	781b      	ldrb	r3, [r3, #0]
 8001126:	105b      	asrs	r3, r3, #1
 8001128:	b25b      	sxtb	r3, r3
 800112a:	2155      	movs	r1, #85	; 0x55
 800112c:	400b      	ands	r3, r1
 800112e:	b25b      	sxtb	r3, r3
 8001130:	4313      	orrs	r3, r2
 8001132:	b25b      	sxtb	r3, r3
 8001134:	b2da      	uxtb	r2, r3
 8001136:	1dfb      	adds	r3, r7, #7
 8001138:	701a      	strb	r2, [r3, #0]
		byte = (byte & 0x33) << 2 | (byte & 0xCC) >> 2;
 800113a:	1dfb      	adds	r3, r7, #7
 800113c:	781b      	ldrb	r3, [r3, #0]
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	b25b      	sxtb	r3, r3
 8001142:	2233      	movs	r2, #51	; 0x33
 8001144:	4393      	bics	r3, r2
 8001146:	b25a      	sxtb	r2, r3
 8001148:	1dfb      	adds	r3, r7, #7
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	109b      	asrs	r3, r3, #2
 800114e:	b25b      	sxtb	r3, r3
 8001150:	2133      	movs	r1, #51	; 0x33
 8001152:	400b      	ands	r3, r1
 8001154:	b25b      	sxtb	r3, r3
 8001156:	4313      	orrs	r3, r2
 8001158:	b25b      	sxtb	r3, r3
 800115a:	b2da      	uxtb	r2, r3
 800115c:	1dfb      	adds	r3, r7, #7
 800115e:	701a      	strb	r2, [r3, #0]
		byte = (byte & 0x0F) << 4 | (byte & 0xF0) >> 4;
 8001160:	1dfb      	adds	r3, r7, #7
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	011b      	lsls	r3, r3, #4
 8001166:	b25a      	sxtb	r2, r3
 8001168:	1dfb      	adds	r3, r7, #7
 800116a:	781b      	ldrb	r3, [r3, #0]
 800116c:	091b      	lsrs	r3, r3, #4
 800116e:	b2db      	uxtb	r3, r3
 8001170:	b25b      	sxtb	r3, r3
 8001172:	4313      	orrs	r3, r2
 8001174:	b25b      	sxtb	r3, r3
 8001176:	b2da      	uxtb	r2, r3
 8001178:	1dfb      	adds	r3, r7, #7
 800117a:	701a      	strb	r2, [r3, #0]
		GPIOA->ODR &= ~(1 << 6); //reset cs
 800117c:	23a0      	movs	r3, #160	; 0xa0
 800117e:	05db      	lsls	r3, r3, #23
 8001180:	695a      	ldr	r2, [r3, #20]
 8001182:	23a0      	movs	r3, #160	; 0xa0
 8001184:	05db      	lsls	r3, r3, #23
 8001186:	2140      	movs	r1, #64	; 0x40
 8001188:	438a      	bics	r2, r1
 800118a:	615a      	str	r2, [r3, #20]
		GPIOA->ODR |= 1 << 7; // set dc
 800118c:	23a0      	movs	r3, #160	; 0xa0
 800118e:	05db      	lsls	r3, r3, #23
 8001190:	695a      	ldr	r2, [r3, #20]
 8001192:	23a0      	movs	r3, #160	; 0xa0
 8001194:	05db      	lsls	r3, r3, #23
 8001196:	2180      	movs	r1, #128	; 0x80
 8001198:	430a      	orrs	r2, r1
 800119a:	615a      	str	r2, [r3, #20]
		HAL_USART_Transmit(&husart3, (uint8_t*) &byte, 1, 1);
 800119c:	1df9      	adds	r1, r7, #7
 800119e:	4808      	ldr	r0, [pc, #32]	; (80011c0 <USART_AS_SPI_sendDAT+0xb8>)
 80011a0:	2301      	movs	r3, #1
 80011a2:	2201      	movs	r2, #1
 80011a4:	f007 f9d8 	bl	8008558 <HAL_USART_Transmit>
		GPIOA->ODR |= 1 << 6; //set cs
 80011a8:	23a0      	movs	r3, #160	; 0xa0
 80011aa:	05db      	lsls	r3, r3, #23
 80011ac:	695a      	ldr	r2, [r3, #20]
 80011ae:	23a0      	movs	r3, #160	; 0xa0
 80011b0:	05db      	lsls	r3, r3, #23
 80011b2:	2140      	movs	r1, #64	; 0x40
 80011b4:	430a      	orrs	r2, r1
 80011b6:	615a      	str	r2, [r3, #20]

	}
 80011b8:	46c0      	nop			; (mov r8, r8)
 80011ba:	46bd      	mov	sp, r7
 80011bc:	b002      	add	sp, #8
 80011be:	bd80      	pop	{r7, pc}
 80011c0:	200052b8 	.word	0x200052b8

080011c4 <weoInit>:
	void weoInit(void) {
 80011c4:	b580      	push	{r7, lr}
 80011c6:	af00      	add	r7, sp, #0
		HAL_Delay(1);
 80011c8:	2001      	movs	r0, #1
 80011ca:	f001 fe4d 	bl	8002e68 <HAL_Delay>
		HAL_Delay(1);
 80011ce:	2001      	movs	r0, #1
 80011d0:	f001 fe4a 	bl	8002e68 <HAL_Delay>
		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80011d4:	4b25      	ldr	r3, [pc, #148]	; (800126c <weoInit+0xa8>)
 80011d6:	2100      	movs	r1, #0
 80011d8:	0018      	movs	r0, r3
 80011da:	f006 f909 	bl	80073f0 <HAL_TIM_PWM_Start>
		HAL_Delay(1);
 80011de:	2001      	movs	r0, #1
 80011e0:	f001 fe42 	bl	8002e68 <HAL_Delay>
		GPIOA->ODR &= ~(1 << 6);	//reset cs
 80011e4:	23a0      	movs	r3, #160	; 0xa0
 80011e6:	05db      	lsls	r3, r3, #23
 80011e8:	695a      	ldr	r2, [r3, #20]
 80011ea:	23a0      	movs	r3, #160	; 0xa0
 80011ec:	05db      	lsls	r3, r3, #23
 80011ee:	2140      	movs	r1, #64	; 0x40
 80011f0:	438a      	bics	r2, r1
 80011f2:	615a      	str	r2, [r3, #20]
		GPIOA->ODR &= ~(1 << 7);	// reset dc
 80011f4:	23a0      	movs	r3, #160	; 0xa0
 80011f6:	05db      	lsls	r3, r3, #23
 80011f8:	695a      	ldr	r2, [r3, #20]
 80011fa:	23a0      	movs	r3, #160	; 0xa0
 80011fc:	05db      	lsls	r3, r3, #23
 80011fe:	2180      	movs	r1, #128	; 0x80
 8001200:	438a      	bics	r2, r1
 8001202:	615a      	str	r2, [r3, #20]
		USART_AS_SPI_sendCMD(0xAF);
 8001204:	20af      	movs	r0, #175	; 0xaf
 8001206:	f7ff ff39 	bl	800107c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA0);	//Set Re-map
 800120a:	20a0      	movs	r0, #160	; 0xa0
 800120c:	f7ff ff36 	bl	800107c <USART_AS_SPI_sendCMD>
//		USART_AS_SPI_sendCMD(0x54);
//		USART_AS_SPI_sendCMD(0b00010100);
		USART_AS_SPI_sendCMD(0x51); //	0x51 is a proper remap!
 8001210:	2051      	movs	r0, #81	; 0x51
 8001212:	f7ff ff33 	bl	800107c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x81);	//Contrast Level
 8001216:	2081      	movs	r0, #129	; 0x81
 8001218:	f7ff ff30 	bl	800107c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xFF);
 800121c:	20ff      	movs	r0, #255	; 0xff
 800121e:	f7ff ff2d 	bl	800107c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA1);	//Set Display Start Line
 8001222:	20a1      	movs	r0, #161	; 0xa1
 8001224:	f7ff ff2a 	bl	800107c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 8001228:	2000      	movs	r0, #0
 800122a:	f7ff ff27 	bl	800107c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA2);	//Set Display Offset
 800122e:	20a2      	movs	r0, #162	; 0xa2
 8001230:	f7ff ff24 	bl	800107c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x00);
 8001234:	2000      	movs	r0, #0
 8001236:	f7ff ff21 	bl	800107c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0xA8);  // Select Multiplex Ratio
 800123a:	20a8      	movs	r0, #168	; 0xa8
 800123c:	f7ff ff1e 	bl	800107c <USART_AS_SPI_sendCMD>
		USART_AS_SPI_sendCMD(0x7F); // Default => 0x3F (1/64 Duty)	0x1F(1/32 Duty)
 8001240:	207f      	movs	r0, #127	; 0x7f
 8001242:	f7ff ff1b 	bl	800107c <USART_AS_SPI_sendCMD>
		GPIOA->ODR |= 1 << 7;	//set dc
 8001246:	23a0      	movs	r3, #160	; 0xa0
 8001248:	05db      	lsls	r3, r3, #23
 800124a:	695a      	ldr	r2, [r3, #20]
 800124c:	23a0      	movs	r3, #160	; 0xa0
 800124e:	05db      	lsls	r3, r3, #23
 8001250:	2180      	movs	r1, #128	; 0x80
 8001252:	430a      	orrs	r2, r1
 8001254:	615a      	str	r2, [r3, #20]
		GPIOA->ODR |= 1 << 6;	//set cs
 8001256:	23a0      	movs	r3, #160	; 0xa0
 8001258:	05db      	lsls	r3, r3, #23
 800125a:	695a      	ldr	r2, [r3, #20]
 800125c:	23a0      	movs	r3, #160	; 0xa0
 800125e:	05db      	lsls	r3, r3, #23
 8001260:	2140      	movs	r1, #64	; 0x40
 8001262:	430a      	orrs	r2, r1
 8001264:	615a      	str	r2, [r3, #20]
		//=======================================================================================================
	}
 8001266:	46c0      	nop			; (mov r8, r8)
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20005328 	.word	0x20005328

08001270 <weoClear>:
	void weoClear(void) {
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0
		uint16_t i;
		for (i = 0; i < 8192; i++) {
 8001276:	1dbb      	adds	r3, r7, #6
 8001278:	2200      	movs	r2, #0
 800127a:	801a      	strh	r2, [r3, #0]
 800127c:	e007      	b.n	800128e <weoClear+0x1e>
			USART_AS_SPI_sendDAT(BACKGROUND_COLOR);
 800127e:	2000      	movs	r0, #0
 8001280:	f7ff ff42 	bl	8001108 <USART_AS_SPI_sendDAT>
		for (i = 0; i < 8192; i++) {
 8001284:	1dbb      	adds	r3, r7, #6
 8001286:	881a      	ldrh	r2, [r3, #0]
 8001288:	1dbb      	adds	r3, r7, #6
 800128a:	3201      	adds	r2, #1
 800128c:	801a      	strh	r2, [r3, #0]
 800128e:	1dbb      	adds	r3, r7, #6
 8001290:	881a      	ldrh	r2, [r3, #0]
 8001292:	2380      	movs	r3, #128	; 0x80
 8001294:	019b      	lsls	r3, r3, #6
 8001296:	429a      	cmp	r2, r3
 8001298:	d3f1      	bcc.n	800127e <weoClear+0xe>
		}
	}
 800129a:	46c0      	nop			; (mov r8, r8)
 800129c:	46c0      	nop			; (mov r8, r8)
 800129e:	46bd      	mov	sp, r7
 80012a0:	b002      	add	sp, #8
 80012a2:	bd80      	pop	{r7, pc}

080012a4 <weoDrawRectangleFilled>:
			}
		}
	}
	void weoDrawRectangleFilled(unsigned char start_x, unsigned char start_y,
				unsigned char end_x, unsigned char end_y, unsigned char color,
				uint8_t MEM_Buffer[]) {
 80012a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012a6:	b085      	sub	sp, #20
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	0005      	movs	r5, r0
 80012ac:	000c      	movs	r4, r1
 80012ae:	0010      	movs	r0, r2
 80012b0:	0019      	movs	r1, r3
 80012b2:	1dfb      	adds	r3, r7, #7
 80012b4:	1c2a      	adds	r2, r5, #0
 80012b6:	701a      	strb	r2, [r3, #0]
 80012b8:	1dbb      	adds	r3, r7, #6
 80012ba:	1c22      	adds	r2, r4, #0
 80012bc:	701a      	strb	r2, [r3, #0]
 80012be:	1d7b      	adds	r3, r7, #5
 80012c0:	1c02      	adds	r2, r0, #0
 80012c2:	701a      	strb	r2, [r3, #0]
 80012c4:	1d3b      	adds	r3, r7, #4
 80012c6:	1c0a      	adds	r2, r1, #0
 80012c8:	701a      	strb	r2, [r3, #0]
			uint16_t i = 0;
 80012ca:	200e      	movs	r0, #14
 80012cc:	183b      	adds	r3, r7, r0
 80012ce:	2200      	movs	r2, #0
 80012d0:	801a      	strh	r2, [r3, #0]
			uint8_t start_x_New,start_y_New,end_x_New,end_y_New;
			if (start_x > OLED_DIM_WIDTH || start_y > OLED_DIM_HEIGHT
 80012d2:	1dfb      	adds	r3, r7, #7
 80012d4:	781b      	ldrb	r3, [r3, #0]
 80012d6:	b25b      	sxtb	r3, r3
 80012d8:	2b00      	cmp	r3, #0
 80012da:	da00      	bge.n	80012de <weoDrawRectangleFilled+0x3a>
 80012dc:	e151      	b.n	8001582 <weoDrawRectangleFilled+0x2de>
 80012de:	1dbb      	adds	r3, r7, #6
 80012e0:	781b      	ldrb	r3, [r3, #0]
 80012e2:	b25b      	sxtb	r3, r3
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	da00      	bge.n	80012ea <weoDrawRectangleFilled+0x46>
 80012e8:	e14b      	b.n	8001582 <weoDrawRectangleFilled+0x2de>
					|| end_x > OLED_DIM_WIDTH || end_y > OLED_DIM_HEIGHT) {
 80012ea:	1d7b      	adds	r3, r7, #5
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	b25b      	sxtb	r3, r3
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	da00      	bge.n	80012f6 <weoDrawRectangleFilled+0x52>
 80012f4:	e145      	b.n	8001582 <weoDrawRectangleFilled+0x2de>
 80012f6:	1d3b      	adds	r3, r7, #4
 80012f8:	781b      	ldrb	r3, [r3, #0]
 80012fa:	b25b      	sxtb	r3, r3
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	da00      	bge.n	8001302 <weoDrawRectangleFilled+0x5e>
 8001300:	e13f      	b.n	8001582 <weoDrawRectangleFilled+0x2de>
				return;
			}

			start_x_New=start_x;
 8001302:	230d      	movs	r3, #13
 8001304:	18fb      	adds	r3, r7, r3
 8001306:	1dfa      	adds	r2, r7, #7
 8001308:	7812      	ldrb	r2, [r2, #0]
 800130a:	701a      	strb	r2, [r3, #0]
			start_y_New=0x7F-end_y;
 800130c:	230c      	movs	r3, #12
 800130e:	18fb      	adds	r3, r7, r3
 8001310:	1d3a      	adds	r2, r7, #4
 8001312:	7812      	ldrb	r2, [r2, #0]
 8001314:	217f      	movs	r1, #127	; 0x7f
 8001316:	1a8a      	subs	r2, r1, r2
 8001318:	701a      	strb	r2, [r3, #0]
			end_x_New=end_x;
 800131a:	230b      	movs	r3, #11
 800131c:	18fb      	adds	r3, r7, r3
 800131e:	1d7a      	adds	r2, r7, #5
 8001320:	7812      	ldrb	r2, [r2, #0]
 8001322:	701a      	strb	r2, [r3, #0]
			end_y_New=0x7F-start_y;
 8001324:	230a      	movs	r3, #10
 8001326:	18fb      	adds	r3, r7, r3
 8001328:	1dba      	adds	r2, r7, #6
 800132a:	7812      	ldrb	r2, [r2, #0]
 800132c:	217f      	movs	r1, #127	; 0x7f
 800132e:	1a8a      	subs	r2, r1, r2
 8001330:	701a      	strb	r2, [r3, #0]

			for (i = 0; i < ((end_x_New/1 - start_x_New/1 + 1) * (end_y_New /2 - start_y_New/2 + 1));
 8001332:	183b      	adds	r3, r7, r0
 8001334:	2200      	movs	r2, #0
 8001336:	801a      	strh	r2, [r3, #0]
 8001338:	e054      	b.n	80013e4 <weoDrawRectangleFilled+0x140>
			i++) {
//			for (i = 0; i < 8192;i++) {
		MEM_Buffer[i] = (MEM_Buffer[i] & 0x55) << 1
 800133a:	200e      	movs	r0, #14
 800133c:	183b      	adds	r3, r7, r0
 800133e:	881b      	ldrh	r3, [r3, #0]
 8001340:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001342:	18d3      	adds	r3, r2, r3
 8001344:	781b      	ldrb	r3, [r3, #0]
 8001346:	005b      	lsls	r3, r3, #1
 8001348:	b25b      	sxtb	r3, r3
 800134a:	2255      	movs	r2, #85	; 0x55
 800134c:	4393      	bics	r3, r2
 800134e:	b25a      	sxtb	r2, r3
				| (MEM_Buffer[i] & 0xAA) >> 1;
 8001350:	183b      	adds	r3, r7, r0
 8001352:	881b      	ldrh	r3, [r3, #0]
 8001354:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001356:	18cb      	adds	r3, r1, r3
 8001358:	781b      	ldrb	r3, [r3, #0]
 800135a:	105b      	asrs	r3, r3, #1
 800135c:	b25b      	sxtb	r3, r3
 800135e:	2155      	movs	r1, #85	; 0x55
 8001360:	400b      	ands	r3, r1
 8001362:	b25b      	sxtb	r3, r3
 8001364:	4313      	orrs	r3, r2
 8001366:	b259      	sxtb	r1, r3
		MEM_Buffer[i] = (MEM_Buffer[i] & 0x55) << 1
 8001368:	183b      	adds	r3, r7, r0
 800136a:	881b      	ldrh	r3, [r3, #0]
 800136c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800136e:	18d3      	adds	r3, r2, r3
				| (MEM_Buffer[i] & 0xAA) >> 1;
 8001370:	b2ca      	uxtb	r2, r1
		MEM_Buffer[i] = (MEM_Buffer[i] & 0x55) << 1
 8001372:	701a      	strb	r2, [r3, #0]
		MEM_Buffer[i] = (MEM_Buffer[i] & 0x33) << 2
 8001374:	183b      	adds	r3, r7, r0
 8001376:	881b      	ldrh	r3, [r3, #0]
 8001378:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800137a:	18d3      	adds	r3, r2, r3
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	009b      	lsls	r3, r3, #2
 8001380:	b25b      	sxtb	r3, r3
 8001382:	2233      	movs	r2, #51	; 0x33
 8001384:	4393      	bics	r3, r2
 8001386:	b25a      	sxtb	r2, r3
				| (MEM_Buffer[i] & 0xCC) >> 2;
 8001388:	183b      	adds	r3, r7, r0
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800138e:	18cb      	adds	r3, r1, r3
 8001390:	781b      	ldrb	r3, [r3, #0]
 8001392:	109b      	asrs	r3, r3, #2
 8001394:	b25b      	sxtb	r3, r3
 8001396:	2133      	movs	r1, #51	; 0x33
 8001398:	400b      	ands	r3, r1
 800139a:	b25b      	sxtb	r3, r3
 800139c:	4313      	orrs	r3, r2
 800139e:	b259      	sxtb	r1, r3
		MEM_Buffer[i] = (MEM_Buffer[i] & 0x33) << 2
 80013a0:	183b      	adds	r3, r7, r0
 80013a2:	881b      	ldrh	r3, [r3, #0]
 80013a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80013a6:	18d3      	adds	r3, r2, r3
				| (MEM_Buffer[i] & 0xCC) >> 2;
 80013a8:	b2ca      	uxtb	r2, r1
		MEM_Buffer[i] = (MEM_Buffer[i] & 0x33) << 2
 80013aa:	701a      	strb	r2, [r3, #0]
		MEM_Buffer[i] = (MEM_Buffer[i] & 0x0F) << 4
 80013ac:	183b      	adds	r3, r7, r0
 80013ae:	881b      	ldrh	r3, [r3, #0]
 80013b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80013b2:	18d3      	adds	r3, r2, r3
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	011b      	lsls	r3, r3, #4
				| (MEM_Buffer[i] & 0xF0) >> 4;
 80013b8:	b25a      	sxtb	r2, r3
 80013ba:	183b      	adds	r3, r7, r0
 80013bc:	881b      	ldrh	r3, [r3, #0]
 80013be:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80013c0:	18cb      	adds	r3, r1, r3
 80013c2:	781b      	ldrb	r3, [r3, #0]
 80013c4:	091b      	lsrs	r3, r3, #4
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	b25b      	sxtb	r3, r3
 80013ca:	4313      	orrs	r3, r2
 80013cc:	b259      	sxtb	r1, r3
		MEM_Buffer[i] = (MEM_Buffer[i] & 0x0F) << 4
 80013ce:	183b      	adds	r3, r7, r0
 80013d0:	881b      	ldrh	r3, [r3, #0]
 80013d2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80013d4:	18d3      	adds	r3, r2, r3
				| (MEM_Buffer[i] & 0xF0) >> 4;
 80013d6:	b2ca      	uxtb	r2, r1
		MEM_Buffer[i] = (MEM_Buffer[i] & 0x0F) << 4
 80013d8:	701a      	strb	r2, [r3, #0]
			i++) {
 80013da:	183b      	adds	r3, r7, r0
 80013dc:	881a      	ldrh	r2, [r3, #0]
 80013de:	183b      	adds	r3, r7, r0
 80013e0:	3201      	adds	r2, #1
 80013e2:	801a      	strh	r2, [r3, #0]
			for (i = 0; i < ((end_x_New/1 - start_x_New/1 + 1) * (end_y_New /2 - start_y_New/2 + 1));
 80013e4:	240e      	movs	r4, #14
 80013e6:	193b      	adds	r3, r7, r4
 80013e8:	881a      	ldrh	r2, [r3, #0]
 80013ea:	250b      	movs	r5, #11
 80013ec:	197b      	adds	r3, r7, r5
 80013ee:	7819      	ldrb	r1, [r3, #0]
 80013f0:	260d      	movs	r6, #13
 80013f2:	19bb      	adds	r3, r7, r6
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	1acb      	subs	r3, r1, r3
 80013f8:	3301      	adds	r3, #1
 80013fa:	210a      	movs	r1, #10
 80013fc:	1879      	adds	r1, r7, r1
 80013fe:	7809      	ldrb	r1, [r1, #0]
 8001400:	0849      	lsrs	r1, r1, #1
 8001402:	b2c9      	uxtb	r1, r1
 8001404:	0008      	movs	r0, r1
 8001406:	210c      	movs	r1, #12
 8001408:	1879      	adds	r1, r7, r1
 800140a:	7809      	ldrb	r1, [r1, #0]
 800140c:	0849      	lsrs	r1, r1, #1
 800140e:	b2c9      	uxtb	r1, r1
 8001410:	1a41      	subs	r1, r0, r1
 8001412:	3101      	adds	r1, #1
 8001414:	434b      	muls	r3, r1
 8001416:	429a      	cmp	r2, r3
 8001418:	db8f      	blt.n	800133a <weoDrawRectangleFilled+0x96>
			}
			GPIOA->ODR &= ~(1 << 6);	//reset cs
 800141a:	23a0      	movs	r3, #160	; 0xa0
 800141c:	05db      	lsls	r3, r3, #23
 800141e:	695a      	ldr	r2, [r3, #20]
 8001420:	23a0      	movs	r3, #160	; 0xa0
 8001422:	05db      	lsls	r3, r3, #23
 8001424:	2140      	movs	r1, #64	; 0x40
 8001426:	438a      	bics	r2, r1
 8001428:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 7);	// reset dc
 800142a:	23a0      	movs	r3, #160	; 0xa0
 800142c:	05db      	lsls	r3, r3, #23
 800142e:	695a      	ldr	r2, [r3, #20]
 8001430:	23a0      	movs	r3, #160	; 0xa0
 8001432:	05db      	lsls	r3, r3, #23
 8001434:	2180      	movs	r1, #128	; 0x80
 8001436:	438a      	bics	r2, r1
 8001438:	615a      	str	r2, [r3, #20]
			USART_AS_SPI_sendCMD(SET_DISPLAY_ROW_ADD);
 800143a:	2075      	movs	r0, #117	; 0x75
 800143c:	f7ff fe1e 	bl	800107c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_x_New/1);
 8001440:	19bb      	adds	r3, r7, r6
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	0018      	movs	r0, r3
 8001446:	f7ff fe19 	bl	800107c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_x_New/1);
 800144a:	197b      	adds	r3, r7, r5
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	0018      	movs	r0, r3
 8001450:	f7ff fe14 	bl	800107c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(SET_DISPLAY_COL_ADD);
 8001454:	2015      	movs	r0, #21
 8001456:	f7ff fe11 	bl	800107c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(start_y_New/2);
 800145a:	230c      	movs	r3, #12
 800145c:	18fb      	adds	r3, r7, r3
 800145e:	781b      	ldrb	r3, [r3, #0]
 8001460:	085b      	lsrs	r3, r3, #1
 8001462:	b2db      	uxtb	r3, r3
 8001464:	0018      	movs	r0, r3
 8001466:	f7ff fe09 	bl	800107c <USART_AS_SPI_sendCMD>
					USART_AS_SPI_sendCMD(end_y_New/2);
 800146a:	210a      	movs	r1, #10
 800146c:	187b      	adds	r3, r7, r1
 800146e:	781b      	ldrb	r3, [r3, #0]
 8001470:	085b      	lsrs	r3, r3, #1
 8001472:	b2db      	uxtb	r3, r3
 8001474:	0018      	movs	r0, r3
 8001476:	f7ff fe01 	bl	800107c <USART_AS_SPI_sendCMD>
			GPIOA->ODR |= 1 << 7;	//set dc
 800147a:	23a0      	movs	r3, #160	; 0xa0
 800147c:	05db      	lsls	r3, r3, #23
 800147e:	695a      	ldr	r2, [r3, #20]
 8001480:	23a0      	movs	r3, #160	; 0xa0
 8001482:	05db      	lsls	r3, r3, #23
 8001484:	2180      	movs	r1, #128	; 0x80
 8001486:	430a      	orrs	r2, r1
 8001488:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 800148a:	23a0      	movs	r3, #160	; 0xa0
 800148c:	05db      	lsls	r3, r3, #23
 800148e:	695a      	ldr	r2, [r3, #20]
 8001490:	23a0      	movs	r3, #160	; 0xa0
 8001492:	05db      	lsls	r3, r3, #23
 8001494:	2140      	movs	r1, #64	; 0x40
 8001496:	430a      	orrs	r2, r1
 8001498:	615a      	str	r2, [r3, #20]
			GPIOA->ODR &= ~(1 << 6);	//reset cs
 800149a:	23a0      	movs	r3, #160	; 0xa0
 800149c:	05db      	lsls	r3, r3, #23
 800149e:	695a      	ldr	r2, [r3, #20]
 80014a0:	23a0      	movs	r3, #160	; 0xa0
 80014a2:	05db      	lsls	r3, r3, #23
 80014a4:	2140      	movs	r1, #64	; 0x40
 80014a6:	438a      	bics	r2, r1
 80014a8:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 7;	// set dc
 80014aa:	23a0      	movs	r3, #160	; 0xa0
 80014ac:	05db      	lsls	r3, r3, #23
 80014ae:	695a      	ldr	r2, [r3, #20]
 80014b0:	23a0      	movs	r3, #160	; 0xa0
 80014b2:	05db      	lsls	r3, r3, #23
 80014b4:	2180      	movs	r1, #128	; 0x80
 80014b6:	430a      	orrs	r2, r1
 80014b8:	615a      	str	r2, [r3, #20]
			for (i = 0; i < ((end_x_New/1 - start_x_New/1 + 1) * (end_y_New/2 - start_y_New /2 + 1));
 80014ba:	193b      	adds	r3, r7, r4
 80014bc:	2200      	movs	r2, #0
 80014be:	801a      	strh	r2, [r3, #0]
 80014c0:	e00e      	b.n	80014e0 <weoDrawRectangleFilled+0x23c>
					i++) {
				HAL_USART_Transmit(&husart3, (uint8_t*) &MEM_Buffer[i], 1, 1);
 80014c2:	240e      	movs	r4, #14
 80014c4:	193b      	adds	r3, r7, r4
 80014c6:	881b      	ldrh	r3, [r3, #0]
 80014c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80014ca:	18d1      	adds	r1, r2, r3
 80014cc:	482f      	ldr	r0, [pc, #188]	; (800158c <weoDrawRectangleFilled+0x2e8>)
 80014ce:	2301      	movs	r3, #1
 80014d0:	2201      	movs	r2, #1
 80014d2:	f007 f841 	bl	8008558 <HAL_USART_Transmit>
					i++) {
 80014d6:	193b      	adds	r3, r7, r4
 80014d8:	881a      	ldrh	r2, [r3, #0]
 80014da:	193b      	adds	r3, r7, r4
 80014dc:	3201      	adds	r2, #1
 80014de:	801a      	strh	r2, [r3, #0]
			for (i = 0; i < ((end_x_New/1 - start_x_New/1 + 1) * (end_y_New/2 - start_y_New /2 + 1));
 80014e0:	240e      	movs	r4, #14
 80014e2:	193b      	adds	r3, r7, r4
 80014e4:	881a      	ldrh	r2, [r3, #0]
 80014e6:	230b      	movs	r3, #11
 80014e8:	18fb      	adds	r3, r7, r3
 80014ea:	7819      	ldrb	r1, [r3, #0]
 80014ec:	230d      	movs	r3, #13
 80014ee:	18fb      	adds	r3, r7, r3
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	1acb      	subs	r3, r1, r3
 80014f4:	3301      	adds	r3, #1
 80014f6:	210a      	movs	r1, #10
 80014f8:	1879      	adds	r1, r7, r1
 80014fa:	7809      	ldrb	r1, [r1, #0]
 80014fc:	0849      	lsrs	r1, r1, #1
 80014fe:	b2c9      	uxtb	r1, r1
 8001500:	0008      	movs	r0, r1
 8001502:	210c      	movs	r1, #12
 8001504:	1879      	adds	r1, r7, r1
 8001506:	7809      	ldrb	r1, [r1, #0]
 8001508:	0849      	lsrs	r1, r1, #1
 800150a:	b2c9      	uxtb	r1, r1
 800150c:	1a41      	subs	r1, r0, r1
 800150e:	3101      	adds	r1, #1
 8001510:	434b      	muls	r3, r1
 8001512:	429a      	cmp	r2, r3
 8001514:	dbd5      	blt.n	80014c2 <weoDrawRectangleFilled+0x21e>
			}
			GPIOA->ODR &= ~(1 << 7);	//reset dc
 8001516:	23a0      	movs	r3, #160	; 0xa0
 8001518:	05db      	lsls	r3, r3, #23
 800151a:	695a      	ldr	r2, [r3, #20]
 800151c:	23a0      	movs	r3, #160	; 0xa0
 800151e:	05db      	lsls	r3, r3, #23
 8001520:	2180      	movs	r1, #128	; 0x80
 8001522:	438a      	bics	r2, r1
 8001524:	615a      	str	r2, [r3, #20]
			GPIOA->ODR |= 1 << 6;	//set cs
 8001526:	23a0      	movs	r3, #160	; 0xa0
 8001528:	05db      	lsls	r3, r3, #23
 800152a:	695a      	ldr	r2, [r3, #20]
 800152c:	23a0      	movs	r3, #160	; 0xa0
 800152e:	05db      	lsls	r3, r3, #23
 8001530:	2140      	movs	r1, #64	; 0x40
 8001532:	430a      	orrs	r2, r1
 8001534:	615a      	str	r2, [r3, #20]
			for (i = 0; i < ((end_x_New/1 - start_x_New/1 + 1) * (end_y_New/2 - start_y_New /2 + 1));
 8001536:	193b      	adds	r3, r7, r4
 8001538:	2200      	movs	r2, #0
 800153a:	801a      	strh	r2, [r3, #0]
 800153c:	e005      	b.n	800154a <weoDrawRectangleFilled+0x2a6>
								i++) {
 800153e:	210e      	movs	r1, #14
 8001540:	187b      	adds	r3, r7, r1
 8001542:	881a      	ldrh	r2, [r3, #0]
 8001544:	187b      	adds	r3, r7, r1
 8001546:	3201      	adds	r2, #1
 8001548:	801a      	strh	r2, [r3, #0]
			for (i = 0; i < ((end_x_New/1 - start_x_New/1 + 1) * (end_y_New/2 - start_y_New /2 + 1));
 800154a:	230e      	movs	r3, #14
 800154c:	18fb      	adds	r3, r7, r3
 800154e:	881a      	ldrh	r2, [r3, #0]
 8001550:	230b      	movs	r3, #11
 8001552:	18fb      	adds	r3, r7, r3
 8001554:	7819      	ldrb	r1, [r3, #0]
 8001556:	230d      	movs	r3, #13
 8001558:	18fb      	adds	r3, r7, r3
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	1acb      	subs	r3, r1, r3
 800155e:	3301      	adds	r3, #1
 8001560:	210a      	movs	r1, #10
 8001562:	1879      	adds	r1, r7, r1
 8001564:	7809      	ldrb	r1, [r1, #0]
 8001566:	0849      	lsrs	r1, r1, #1
 8001568:	b2c9      	uxtb	r1, r1
 800156a:	0008      	movs	r0, r1
 800156c:	210c      	movs	r1, #12
 800156e:	1879      	adds	r1, r7, r1
 8001570:	7809      	ldrb	r1, [r1, #0]
 8001572:	0849      	lsrs	r1, r1, #1
 8001574:	b2c9      	uxtb	r1, r1
 8001576:	1a41      	subs	r1, r0, r1
 8001578:	3101      	adds	r1, #1
 800157a:	434b      	muls	r3, r1
 800157c:	429a      	cmp	r2, r3
 800157e:	dbde      	blt.n	800153e <weoDrawRectangleFilled+0x29a>
 8001580:	e000      	b.n	8001584 <weoDrawRectangleFilled+0x2e0>
				return;
 8001582:	46c0      	nop			; (mov r8, r8)
						}
		}
 8001584:	46bd      	mov	sp, r7
 8001586:	b005      	add	sp, #20
 8001588:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800158a:	46c0      	nop			; (mov r8, r8)
 800158c:	200052b8 	.word	0x200052b8

08001590 <answer2CPU>:
		WriteReg_I2C_SOUND(0x3F, 0x90);	//DAC powered up, Soft step 1 per Fs. (P0, R63, D7=1, D5-D4=01, D3-D2=00, D1-D0=00)
		WriteReg_I2C_SOUND(0x41, 0x00);	//DAC digital gain 0dB (P0, R65, D7-D0=00000000)
		WriteReg_I2C_SOUND(0x40, 0x04);	//DAC volume not muted. (P0, R64, D3=0, D2=1)
	}
//=============================================================================================
	uint8_t answer2CPU(uint8_t cmd[]) {
 8001590:	b580      	push	{r7, lr}
 8001592:	b084      	sub	sp, #16
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
		uint8_t keyboard = 0xFF;
 8001598:	210f      	movs	r1, #15
 800159a:	187b      	adds	r3, r7, r1
 800159c:	22ff      	movs	r2, #255	; 0xff
 800159e:	701a      	strb	r2, [r3, #0]
//		uint16_t ans[10];
		uint8_t i;
		uint8_t myCS = 0;					//   COMMON PART FOR EVERY COMMAND
 80015a0:	230d      	movs	r3, #13
 80015a2:	18fb      	adds	r3, r7, r3
 80015a4:	2200      	movs	r2, #0
 80015a6:	701a      	strb	r2, [r3, #0]
		uint8_t myLength;
		uint16_t ind = 0;
 80015a8:	230a      	movs	r3, #10
 80015aa:	18fb      	adds	r3, r7, r3
 80015ac:	2200      	movs	r2, #0
 80015ae:	801a      	strh	r2, [r3, #0]
			ans[0] = cmd[0]|0x80;
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	2280      	movs	r2, #128	; 0x80
 80015b6:	4252      	negs	r2, r2
 80015b8:	4313      	orrs	r3, r2
 80015ba:	b2db      	uxtb	r3, r3
 80015bc:	b29a      	uxth	r2, r3
 80015be:	4bca      	ldr	r3, [pc, #808]	; (80018e8 <answer2CPU+0x358>)
 80015c0:	801a      	strh	r2, [r3, #0]
//==================================================================================================
			if ((cmd[0] >= 0x10)&&(cmd[0] < 0x16)) { //answer is keyboard + stuff information                  0003
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	2b0f      	cmp	r3, #15
 80015c8:	d800      	bhi.n	80015cc <answer2CPU+0x3c>
 80015ca:	e15e      	b.n	800188a <answer2CPU+0x2fa>
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	2b15      	cmp	r3, #21
 80015d2:	d900      	bls.n	80015d6 <answer2CPU+0x46>
 80015d4:	e159      	b.n	800188a <answer2CPU+0x2fa>
				if ((GPIOA->IDR & (1 << 0)) == 0) {
 80015d6:	23a0      	movs	r3, #160	; 0xa0
 80015d8:	05db      	lsls	r3, r3, #23
 80015da:	691b      	ldr	r3, [r3, #16]
 80015dc:	2201      	movs	r2, #1
 80015de:	4013      	ands	r3, r2
 80015e0:	d105      	bne.n	80015ee <answer2CPU+0x5e>
					keyboard &= 0b11111110;
 80015e2:	187b      	adds	r3, r7, r1
 80015e4:	187a      	adds	r2, r7, r1
 80015e6:	7812      	ldrb	r2, [r2, #0]
 80015e8:	2101      	movs	r1, #1
 80015ea:	438a      	bics	r2, r1
 80015ec:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 1)) == 0) {
 80015ee:	23a0      	movs	r3, #160	; 0xa0
 80015f0:	05db      	lsls	r3, r3, #23
 80015f2:	691b      	ldr	r3, [r3, #16]
 80015f4:	2202      	movs	r2, #2
 80015f6:	4013      	ands	r3, r2
 80015f8:	d106      	bne.n	8001608 <answer2CPU+0x78>
					keyboard &= 0b11111101;
 80015fa:	220f      	movs	r2, #15
 80015fc:	18bb      	adds	r3, r7, r2
 80015fe:	18ba      	adds	r2, r7, r2
 8001600:	7812      	ldrb	r2, [r2, #0]
 8001602:	2102      	movs	r1, #2
 8001604:	438a      	bics	r2, r1
 8001606:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 4)) == 0) {
 8001608:	23a0      	movs	r3, #160	; 0xa0
 800160a:	05db      	lsls	r3, r3, #23
 800160c:	691b      	ldr	r3, [r3, #16]
 800160e:	2210      	movs	r2, #16
 8001610:	4013      	ands	r3, r2
 8001612:	d106      	bne.n	8001622 <answer2CPU+0x92>
					keyboard &= 0b11111011;
 8001614:	220f      	movs	r2, #15
 8001616:	18bb      	adds	r3, r7, r2
 8001618:	18ba      	adds	r2, r7, r2
 800161a:	7812      	ldrb	r2, [r2, #0]
 800161c:	2104      	movs	r1, #4
 800161e:	438a      	bics	r2, r1
 8001620:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 13)) == 0) {
 8001622:	23a0      	movs	r3, #160	; 0xa0
 8001624:	05db      	lsls	r3, r3, #23
 8001626:	691a      	ldr	r2, [r3, #16]
 8001628:	2380      	movs	r3, #128	; 0x80
 800162a:	019b      	lsls	r3, r3, #6
 800162c:	4013      	ands	r3, r2
 800162e:	d106      	bne.n	800163e <answer2CPU+0xae>
					keyboard &= 0b11110111;
 8001630:	220f      	movs	r2, #15
 8001632:	18bb      	adds	r3, r7, r2
 8001634:	18ba      	adds	r2, r7, r2
 8001636:	7812      	ldrb	r2, [r2, #0]
 8001638:	2108      	movs	r1, #8
 800163a:	438a      	bics	r2, r1
 800163c:	701a      	strb	r2, [r3, #0]
				}
				if ((GPIOA->IDR & (1 << 14)) == 0) {
 800163e:	23a0      	movs	r3, #160	; 0xa0
 8001640:	05db      	lsls	r3, r3, #23
 8001642:	691a      	ldr	r2, [r3, #16]
 8001644:	2380      	movs	r3, #128	; 0x80
 8001646:	01db      	lsls	r3, r3, #7
 8001648:	4013      	ands	r3, r2
 800164a:	d106      	bne.n	800165a <answer2CPU+0xca>
					keyboard &= 0b11101111;
 800164c:	220f      	movs	r2, #15
 800164e:	18bb      	adds	r3, r7, r2
 8001650:	18ba      	adds	r2, r7, r2
 8001652:	7812      	ldrb	r2, [r2, #0]
 8001654:	2110      	movs	r1, #16
 8001656:	438a      	bics	r2, r1
 8001658:	701a      	strb	r2, [r3, #0]
				}

				keyboard = ~keyboard;
 800165a:	210f      	movs	r1, #15
 800165c:	187b      	adds	r3, r7, r1
 800165e:	187a      	adds	r2, r7, r1
 8001660:	7812      	ldrb	r2, [r2, #0]
 8001662:	43d2      	mvns	r2, r2
 8001664:	701a      	strb	r2, [r3, #0]
//				keyboard&=bf;
				myLength = 0x04;
 8001666:	2009      	movs	r0, #9
 8001668:	183b      	adds	r3, r7, r0
 800166a:	2204      	movs	r2, #4
 800166c:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 800166e:	183b      	adds	r3, r7, r0
 8001670:	781b      	ldrb	r3, [r3, #0]
 8001672:	b29b      	uxth	r3, r3
 8001674:	3b02      	subs	r3, #2
 8001676:	b29a      	uxth	r2, r3
 8001678:	4b9b      	ldr	r3, [pc, #620]	; (80018e8 <answer2CPU+0x358>)
 800167a:	805a      	strh	r2, [r3, #2]
				ans[2] = keyboard;				//			MANAGEMENT COMMANDS
 800167c:	187b      	adds	r3, r7, r1
 800167e:	781b      	ldrb	r3, [r3, #0]
 8001680:	b29a      	uxth	r2, r3
 8001682:	4b99      	ldr	r3, [pc, #612]	; (80018e8 <answer2CPU+0x358>)
 8001684:	809a      	strh	r2, [r3, #4]

				for (i = 0; i < myLength-1; i++) {
 8001686:	230e      	movs	r3, #14
 8001688:	18fb      	adds	r3, r7, r3
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
 800168e:	e011      	b.n	80016b4 <answer2CPU+0x124>
					myCS = myCS + ans[i];
 8001690:	200e      	movs	r0, #14
 8001692:	183b      	adds	r3, r7, r0
 8001694:	781a      	ldrb	r2, [r3, #0]
 8001696:	4b94      	ldr	r3, [pc, #592]	; (80018e8 <answer2CPU+0x358>)
 8001698:	0052      	lsls	r2, r2, #1
 800169a:	5ad3      	ldrh	r3, [r2, r3]
 800169c:	b2d9      	uxtb	r1, r3
 800169e:	220d      	movs	r2, #13
 80016a0:	18bb      	adds	r3, r7, r2
 80016a2:	18ba      	adds	r2, r7, r2
 80016a4:	7812      	ldrb	r2, [r2, #0]
 80016a6:	188a      	adds	r2, r1, r2
 80016a8:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 80016aa:	183b      	adds	r3, r7, r0
 80016ac:	781a      	ldrb	r2, [r3, #0]
 80016ae:	183b      	adds	r3, r7, r0
 80016b0:	3201      	adds	r2, #1
 80016b2:	701a      	strb	r2, [r3, #0]
 80016b4:	200e      	movs	r0, #14
 80016b6:	183b      	adds	r3, r7, r0
 80016b8:	781a      	ldrb	r2, [r3, #0]
 80016ba:	2309      	movs	r3, #9
 80016bc:	18fb      	adds	r3, r7, r3
 80016be:	781b      	ldrb	r3, [r3, #0]
 80016c0:	3b01      	subs	r3, #1
 80016c2:	429a      	cmp	r2, r3
 80016c4:	dbe4      	blt.n	8001690 <answer2CPU+0x100>
				}
				myCS = 0 - myCS;
 80016c6:	210d      	movs	r1, #13
 80016c8:	187b      	adds	r3, r7, r1
 80016ca:	187a      	adds	r2, r7, r1
 80016cc:	7812      	ldrb	r2, [r2, #0]
 80016ce:	4252      	negs	r2, r2
 80016d0:	701a      	strb	r2, [r3, #0]
				ans[3] = myCS;
 80016d2:	187b      	adds	r3, r7, r1
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	b29a      	uxth	r2, r3
 80016d8:	4b83      	ldr	r3, [pc, #524]	; (80018e8 <answer2CPU+0x358>)
 80016da:	80da      	strh	r2, [r3, #6]
				i=0;
 80016dc:	183b      	adds	r3, r7, r0
 80016de:	2200      	movs	r2, #0
 80016e0:	701a      	strb	r2, [r3, #0]
//======================================================================================================================================
				while(!(USART2->ISR & USART_ISR_TXE)){};
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	4b81      	ldr	r3, [pc, #516]	; (80018ec <answer2CPU+0x35c>)
 80016e6:	69db      	ldr	r3, [r3, #28]
 80016e8:	2280      	movs	r2, #128	; 0x80
 80016ea:	4013      	ands	r3, r2
 80016ec:	d0fa      	beq.n	80016e4 <answer2CPU+0x154>
				USART2->TDR = ans[0]|0x0100;
 80016ee:	4b7e      	ldr	r3, [pc, #504]	; (80018e8 <answer2CPU+0x358>)
 80016f0:	881b      	ldrh	r3, [r3, #0]
 80016f2:	2280      	movs	r2, #128	; 0x80
 80016f4:	0052      	lsls	r2, r2, #1
 80016f6:	4313      	orrs	r3, r2
 80016f8:	b29a      	uxth	r2, r3
 80016fa:	4b7c      	ldr	r3, [pc, #496]	; (80018ec <answer2CPU+0x35c>)
 80016fc:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 80016fe:	230e      	movs	r3, #14
 8001700:	18fb      	adds	r3, r7, r3
 8001702:	2201      	movs	r2, #1
 8001704:	701a      	strb	r2, [r3, #0]
 8001706:	e013      	b.n	8001730 <answer2CPU+0x1a0>
				  {												//answer2cpu was given
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8001708:	46c0      	nop			; (mov r8, r8)
 800170a:	4b78      	ldr	r3, [pc, #480]	; (80018ec <answer2CPU+0x35c>)
 800170c:	69db      	ldr	r3, [r3, #28]
 800170e:	2280      	movs	r2, #128	; 0x80
 8001710:	4013      	ands	r3, r2
 8001712:	d0fa      	beq.n	800170a <answer2CPU+0x17a>
				    USART2->TDR = (uint8_t)ans[i];
 8001714:	210e      	movs	r1, #14
 8001716:	187b      	adds	r3, r7, r1
 8001718:	781a      	ldrb	r2, [r3, #0]
 800171a:	4b73      	ldr	r3, [pc, #460]	; (80018e8 <answer2CPU+0x358>)
 800171c:	0052      	lsls	r2, r2, #1
 800171e:	5ad3      	ldrh	r3, [r2, r3]
 8001720:	b2da      	uxtb	r2, r3
 8001722:	4b72      	ldr	r3, [pc, #456]	; (80018ec <answer2CPU+0x35c>)
 8001724:	629a      	str	r2, [r3, #40]	; 0x28
				for(i=1;i<myLength;i++)
 8001726:	187b      	adds	r3, r7, r1
 8001728:	781a      	ldrb	r2, [r3, #0]
 800172a:	187b      	adds	r3, r7, r1
 800172c:	3201      	adds	r2, #1
 800172e:	701a      	strb	r2, [r3, #0]
 8001730:	230e      	movs	r3, #14
 8001732:	18fa      	adds	r2, r7, r3
 8001734:	2309      	movs	r3, #9
 8001736:	18fb      	adds	r3, r7, r3
 8001738:	7812      	ldrb	r2, [r2, #0]
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	429a      	cmp	r2, r3
 800173e:	d3e3      	bcc.n	8001708 <answer2CPU+0x178>
				  }
//=======================================================================================================================================
				if (cmd[0] == 0x11) {             //Show full screen background;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	781b      	ldrb	r3, [r3, #0]
 8001744:	2b11      	cmp	r3, #17
 8001746:	d10c      	bne.n	8001762 <answer2CPU+0x1d2>
					picNum = cmd[2];
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	789a      	ldrb	r2, [r3, #2]
 800174c:	4b68      	ldr	r3, [pc, #416]	; (80018f0 <answer2CPU+0x360>)
 800174e:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x11;
 8001750:	4b68      	ldr	r3, [pc, #416]	; (80018f4 <answer2CPU+0x364>)
 8001752:	2211      	movs	r2, #17
 8001754:	701a      	strb	r2, [r3, #0]
					cmd[0]=0xFF;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	22ff      	movs	r2, #255	; 0xff
 800175a:	701a      	strb	r2, [r3, #0]
					bf4me=0x00; //reset BF flag for me
 800175c:	4b66      	ldr	r3, [pc, #408]	; (80018f8 <answer2CPU+0x368>)
 800175e:	2200      	movs	r2, #0
 8001760:	701a      	strb	r2, [r3, #0]
				}
//=======================================================================================================================================
				if (cmd[0] == 0x12) {				//show small image
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	2b12      	cmp	r3, #18
 8001768:	d118      	bne.n	800179c <answer2CPU+0x20c>
					imX = cmd[2];
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	3302      	adds	r3, #2
 800176e:	781b      	ldrb	r3, [r3, #0]
 8001770:	001a      	movs	r2, r3
 8001772:	4b62      	ldr	r3, [pc, #392]	; (80018fc <answer2CPU+0x36c>)
 8001774:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	3303      	adds	r3, #3
 800177a:	781b      	ldrb	r3, [r3, #0]
 800177c:	001a      	movs	r2, r3
 800177e:	4b60      	ldr	r3, [pc, #384]	; (8001900 <answer2CPU+0x370>)
 8001780:	601a      	str	r2, [r3, #0]
					picNum=cmd[4];
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	791a      	ldrb	r2, [r3, #4]
 8001786:	4b5a      	ldr	r3, [pc, #360]	; (80018f0 <answer2CPU+0x360>)
 8001788:	701a      	strb	r2, [r3, #0]
//					showSmallImage(dataASCII[i], ASCII_X, ASCII_Y);
					cmd2Execute=0x12;
 800178a:	4b5a      	ldr	r3, [pc, #360]	; (80018f4 <answer2CPU+0x364>)
 800178c:	2212      	movs	r2, #18
 800178e:	701a      	strb	r2, [r3, #0]
					cmd[0]=0xFF;
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	22ff      	movs	r2, #255	; 0xff
 8001794:	701a      	strb	r2, [r3, #0]
					bf4me=0x00; //reset BF flag for me
 8001796:	4b58      	ldr	r3, [pc, #352]	; (80018f8 <answer2CPU+0x368>)
 8001798:	2200      	movs	r2, #0
 800179a:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x13) {			//show ASCII code(s)
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b13      	cmp	r3, #19
 80017a2:	d137      	bne.n	8001814 <answer2CPU+0x284>
					imX = cmd[2];
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3302      	adds	r3, #2
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	001a      	movs	r2, r3
 80017ac:	4b53      	ldr	r3, [pc, #332]	; (80018fc <answer2CPU+0x36c>)
 80017ae:	601a      	str	r2, [r3, #0]
					imY = cmd[3];
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	3303      	adds	r3, #3
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	001a      	movs	r2, r3
 80017b8:	4b51      	ldr	r3, [pc, #324]	; (8001900 <answer2CPU+0x370>)
 80017ba:	601a      	str	r2, [r3, #0]
					strLen = cmd[1] -0x03;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	3301      	adds	r3, #1
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	3b03      	subs	r3, #3
 80017c4:	b2da      	uxtb	r2, r3
 80017c6:	4b4f      	ldr	r3, [pc, #316]	; (8001904 <answer2CPU+0x374>)
 80017c8:	701a      	strb	r2, [r3, #0]
					for (i = 0; i <strLen; i++) {
 80017ca:	230e      	movs	r3, #14
 80017cc:	18fb      	adds	r3, r7, r3
 80017ce:	2200      	movs	r2, #0
 80017d0:	701a      	strb	r2, [r3, #0]
 80017d2:	e00f      	b.n	80017f4 <answer2CPU+0x264>
					dataASCII[i] = cmd[i+4];
 80017d4:	200e      	movs	r0, #14
 80017d6:	183b      	adds	r3, r7, r0
 80017d8:	781b      	ldrb	r3, [r3, #0]
 80017da:	3304      	adds	r3, #4
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	18d2      	adds	r2, r2, r3
 80017e0:	183b      	adds	r3, r7, r0
 80017e2:	781b      	ldrb	r3, [r3, #0]
 80017e4:	7811      	ldrb	r1, [r2, #0]
 80017e6:	4a48      	ldr	r2, [pc, #288]	; (8001908 <answer2CPU+0x378>)
 80017e8:	54d1      	strb	r1, [r2, r3]
					for (i = 0; i <strLen; i++) {
 80017ea:	183b      	adds	r3, r7, r0
 80017ec:	781a      	ldrb	r2, [r3, #0]
 80017ee:	183b      	adds	r3, r7, r0
 80017f0:	3201      	adds	r2, #1
 80017f2:	701a      	strb	r2, [r3, #0]
 80017f4:	4b43      	ldr	r3, [pc, #268]	; (8001904 <answer2CPU+0x374>)
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	220e      	movs	r2, #14
 80017fa:	18ba      	adds	r2, r7, r2
 80017fc:	7812      	ldrb	r2, [r2, #0]
 80017fe:	429a      	cmp	r2, r3
 8001800:	d3e8      	bcc.n	80017d4 <answer2CPU+0x244>
				}
					cmd2Execute=0x13;
 8001802:	4b3c      	ldr	r3, [pc, #240]	; (80018f4 <answer2CPU+0x364>)
 8001804:	2213      	movs	r2, #19
 8001806:	701a      	strb	r2, [r3, #0]
					cmd[0]=0xFF;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	22ff      	movs	r2, #255	; 0xff
 800180c:	701a      	strb	r2, [r3, #0]
					bf4me=0x00; //reset BF flag for me
 800180e:	4b3a      	ldr	r3, [pc, #232]	; (80018f8 <answer2CPU+0x368>)
 8001810:	2200      	movs	r2, #0
 8001812:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x14) {			// 
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	2b14      	cmp	r3, #20
 800181a:	d10c      	bne.n	8001836 <answer2CPU+0x2a6>
					numSound = cmd[3];
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	78da      	ldrb	r2, [r3, #3]
 8001820:	4b3a      	ldr	r3, [pc, #232]	; (800190c <answer2CPU+0x37c>)
 8001822:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x14;
 8001824:	4b33      	ldr	r3, [pc, #204]	; (80018f4 <answer2CPU+0x364>)
 8001826:	2214      	movs	r2, #20
 8001828:	701a      	strb	r2, [r3, #0]
					cmd[0]=0xFF;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	22ff      	movs	r2, #255	; 0xff
 800182e:	701a      	strb	r2, [r3, #0]
					bf4me=0x00; //reset BF flag for me
 8001830:	4b31      	ldr	r3, [pc, #196]	; (80018f8 <answer2CPU+0x368>)
 8001832:	2200      	movs	r2, #0
 8001834:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x15) {
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b15      	cmp	r3, #21
 800183c:	d110      	bne.n	8001860 <answer2CPU+0x2d0>
					volume = cmd[3];
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	78da      	ldrb	r2, [r3, #3]
 8001842:	4b33      	ldr	r3, [pc, #204]	; (8001910 <answer2CPU+0x380>)
 8001844:	701a      	strb	r2, [r3, #0]
					contrast = cmd[4];
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	791a      	ldrb	r2, [r3, #4]
 800184a:	4b32      	ldr	r3, [pc, #200]	; (8001914 <answer2CPU+0x384>)
 800184c:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x15;
 800184e:	4b29      	ldr	r3, [pc, #164]	; (80018f4 <answer2CPU+0x364>)
 8001850:	2215      	movs	r2, #21
 8001852:	701a      	strb	r2, [r3, #0]
					cmd[0]=0xFF;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	22ff      	movs	r2, #255	; 0xff
 8001858:	701a      	strb	r2, [r3, #0]
					bf4me=0x00; //reset BF flag for me
 800185a:	4b27      	ldr	r3, [pc, #156]	; (80018f8 <answer2CPU+0x368>)
 800185c:	2200      	movs	r2, #0
 800185e:	701a      	strb	r2, [r3, #0]
				}
				if (cmd[0] == 0x16) {
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b16      	cmp	r3, #22
 8001866:	d110      	bne.n	800188a <answer2CPU+0x2fa>
					volume = cmd[3];
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	78da      	ldrb	r2, [r3, #3]
 800186c:	4b28      	ldr	r3, [pc, #160]	; (8001910 <answer2CPU+0x380>)
 800186e:	701a      	strb	r2, [r3, #0]
					contrast = cmd[4];
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	791a      	ldrb	r2, [r3, #4]
 8001874:	4b27      	ldr	r3, [pc, #156]	; (8001914 <answer2CPU+0x384>)
 8001876:	701a      	strb	r2, [r3, #0]
					cmd2Execute=0x16;
 8001878:	4b1e      	ldr	r3, [pc, #120]	; (80018f4 <answer2CPU+0x364>)
 800187a:	2216      	movs	r2, #22
 800187c:	701a      	strb	r2, [r3, #0]
					cmd[0]=0xFF;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	22ff      	movs	r2, #255	; 0xff
 8001882:	701a      	strb	r2, [r3, #0]
					bf4me=0x00; //reset BF flag for me
 8001884:	4b1c      	ldr	r3, [pc, #112]	; (80018f8 <answer2CPU+0x368>)
 8001886:	2200      	movs	r2, #0
 8001888:	701a      	strb	r2, [r3, #0]
				}
//				weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, Image);
//				USART2->ICR|=USART_ICR_ORECF;
			}
//==========================================================================================================================
			if (cmd[0] == 0x00) { //request of pcb type
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d000      	beq.n	8001894 <answer2CPU+0x304>
 8001892:	e099      	b.n	80019c8 <answer2CPU+0x438>
				myLength = 0x14; //20 bytes length answer
 8001894:	2109      	movs	r1, #9
 8001896:	187b      	adds	r3, r7, r1
 8001898:	2214      	movs	r2, #20
 800189a:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 800189c:	187b      	adds	r3, r7, r1
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	b29b      	uxth	r3, r3
 80018a2:	3b02      	subs	r3, #2
 80018a4:	b29a      	uxth	r2, r3
 80018a6:	4b10      	ldr	r3, [pc, #64]	; (80018e8 <answer2CPU+0x358>)
 80018a8:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 80018aa:	230e      	movs	r3, #14
 80018ac:	18fb      	adds	r3, r7, r3
 80018ae:	2200      	movs	r2, #0
 80018b0:	701a      	strb	r2, [r3, #0]
 80018b2:	e010      	b.n	80018d6 <answer2CPU+0x346>
					ans[i + 2] = PCB_type[i];
 80018b4:	200e      	movs	r0, #14
 80018b6:	183b      	adds	r3, r7, r0
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	4a17      	ldr	r2, [pc, #92]	; (8001918 <answer2CPU+0x388>)
 80018bc:	5cd1      	ldrb	r1, [r2, r3]
 80018be:	183b      	adds	r3, r7, r0
 80018c0:	781b      	ldrb	r3, [r3, #0]
 80018c2:	1c9a      	adds	r2, r3, #2
 80018c4:	b289      	uxth	r1, r1
 80018c6:	4b08      	ldr	r3, [pc, #32]	; (80018e8 <answer2CPU+0x358>)
 80018c8:	0052      	lsls	r2, r2, #1
 80018ca:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 80018cc:	183b      	adds	r3, r7, r0
 80018ce:	781a      	ldrb	r2, [r3, #0]
 80018d0:	183b      	adds	r3, r7, r0
 80018d2:	3201      	adds	r2, #1
 80018d4:	701a      	strb	r2, [r3, #0]
 80018d6:	220e      	movs	r2, #14
 80018d8:	18bb      	adds	r3, r7, r2
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	2b10      	cmp	r3, #16
 80018de:	d9e9      	bls.n	80018b4 <answer2CPU+0x324>
				}
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 80018e0:	18bb      	adds	r3, r7, r2
 80018e2:	2200      	movs	r2, #0
 80018e4:	701a      	strb	r2, [r3, #0]
 80018e6:	e02b      	b.n	8001940 <answer2CPU+0x3b0>
 80018e8:	200053b8 	.word	0x200053b8
 80018ec:	40004400 	.word	0x40004400
 80018f0:	20005375 	.word	0x20005375
 80018f4:	20005376 	.word	0x20005376
 80018f8:	200053cc 	.word	0x200053cc
 80018fc:	2000527c 	.word	0x2000527c
 8001900:	200052b4 	.word	0x200052b4
 8001904:	200053b5 	.word	0x200053b5
 8001908:	20005194 	.word	0x20005194
 800190c:	20005434 	.word	0x20005434
 8001910:	2000527a 	.word	0x2000527a
 8001914:	20005318 	.word	0x20005318
 8001918:	20003100 	.word	0x20003100
					myCS = myCS + ans[i];
 800191c:	200e      	movs	r0, #14
 800191e:	183b      	adds	r3, r7, r0
 8001920:	781a      	ldrb	r2, [r3, #0]
 8001922:	4bdb      	ldr	r3, [pc, #876]	; (8001c90 <answer2CPU+0x700>)
 8001924:	0052      	lsls	r2, r2, #1
 8001926:	5ad3      	ldrh	r3, [r2, r3]
 8001928:	b2d9      	uxtb	r1, r3
 800192a:	220d      	movs	r2, #13
 800192c:	18bb      	adds	r3, r7, r2
 800192e:	18ba      	adds	r2, r7, r2
 8001930:	7812      	ldrb	r2, [r2, #0]
 8001932:	188a      	adds	r2, r1, r2
 8001934:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {	//			PCB TYPE REQUEST
 8001936:	183b      	adds	r3, r7, r0
 8001938:	781a      	ldrb	r2, [r3, #0]
 800193a:	183b      	adds	r3, r7, r0
 800193c:	3201      	adds	r2, #1
 800193e:	701a      	strb	r2, [r3, #0]
 8001940:	230e      	movs	r3, #14
 8001942:	18fb      	adds	r3, r7, r3
 8001944:	781a      	ldrb	r2, [r3, #0]
 8001946:	2009      	movs	r0, #9
 8001948:	183b      	adds	r3, r7, r0
 800194a:	781b      	ldrb	r3, [r3, #0]
 800194c:	3b01      	subs	r3, #1
 800194e:	429a      	cmp	r2, r3
 8001950:	dbe4      	blt.n	800191c <answer2CPU+0x38c>
				}
				myCS = 0 - myCS;
 8001952:	210d      	movs	r1, #13
 8001954:	187b      	adds	r3, r7, r1
 8001956:	187a      	adds	r2, r7, r1
 8001958:	7812      	ldrb	r2, [r2, #0]
 800195a:	4252      	negs	r2, r2
 800195c:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 800195e:	183b      	adds	r3, r7, r0
 8001960:	781b      	ldrb	r3, [r3, #0]
 8001962:	1e5a      	subs	r2, r3, #1
 8001964:	187b      	adds	r3, r7, r1
 8001966:	781b      	ldrb	r3, [r3, #0]
 8001968:	b299      	uxth	r1, r3
 800196a:	4bc9      	ldr	r3, [pc, #804]	; (8001c90 <answer2CPU+0x700>)
 800196c:	0052      	lsls	r2, r2, #1
 800196e:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001970:	46c0      	nop			; (mov r8, r8)
 8001972:	4bc8      	ldr	r3, [pc, #800]	; (8001c94 <answer2CPU+0x704>)
 8001974:	69db      	ldr	r3, [r3, #28]
 8001976:	2280      	movs	r2, #128	; 0x80
 8001978:	4013      	ands	r3, r2
 800197a:	d0fa      	beq.n	8001972 <answer2CPU+0x3e2>
				USART2->TDR = ans[0]|0x0100;
 800197c:	4bc4      	ldr	r3, [pc, #784]	; (8001c90 <answer2CPU+0x700>)
 800197e:	881b      	ldrh	r3, [r3, #0]
 8001980:	2280      	movs	r2, #128	; 0x80
 8001982:	0052      	lsls	r2, r2, #1
 8001984:	4313      	orrs	r3, r2
 8001986:	b29a      	uxth	r2, r3
 8001988:	4bc2      	ldr	r3, [pc, #776]	; (8001c94 <answer2CPU+0x704>)
 800198a:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 800198c:	e014      	b.n	80019b8 <answer2CPU+0x428>
				  {
				    i++;
 800198e:	210e      	movs	r1, #14
 8001990:	187b      	adds	r3, r7, r1
 8001992:	781a      	ldrb	r2, [r3, #0]
 8001994:	187b      	adds	r3, r7, r1
 8001996:	3201      	adds	r2, #1
 8001998:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 800199a:	46c0      	nop			; (mov r8, r8)
 800199c:	4bbd      	ldr	r3, [pc, #756]	; (8001c94 <answer2CPU+0x704>)
 800199e:	69db      	ldr	r3, [r3, #28]
 80019a0:	2280      	movs	r2, #128	; 0x80
 80019a2:	4013      	ands	r3, r2
 80019a4:	d0fa      	beq.n	800199c <answer2CPU+0x40c>
				    USART2->TDR = (uint8_t)ans[i];
 80019a6:	230e      	movs	r3, #14
 80019a8:	18fb      	adds	r3, r7, r3
 80019aa:	781a      	ldrb	r2, [r3, #0]
 80019ac:	4bb8      	ldr	r3, [pc, #736]	; (8001c90 <answer2CPU+0x700>)
 80019ae:	0052      	lsls	r2, r2, #1
 80019b0:	5ad3      	ldrh	r3, [r2, r3]
 80019b2:	b2da      	uxtb	r2, r3
 80019b4:	4bb7      	ldr	r3, [pc, #732]	; (8001c94 <answer2CPU+0x704>)
 80019b6:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 80019b8:	230e      	movs	r3, #14
 80019ba:	18fb      	adds	r3, r7, r3
 80019bc:	781a      	ldrb	r2, [r3, #0]
 80019be:	4bb4      	ldr	r3, [pc, #720]	; (8001c90 <answer2CPU+0x700>)
 80019c0:	0052      	lsls	r2, r2, #1
 80019c2:	5ad3      	ldrh	r3, [r2, r3]
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d1e2      	bne.n	800198e <answer2CPU+0x3fe>
				  }
//				 cmd2Execute=0x00;
			}
//============================================================================================================================
			if (cmd[0] == 0x01) { //request of pcb revision
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	781b      	ldrb	r3, [r3, #0]
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d000      	beq.n	80019d2 <answer2CPU+0x442>
 80019d0:	e07f      	b.n	8001ad2 <answer2CPU+0x542>
				myLength = 0x0B; //19 bytes length answer
 80019d2:	2109      	movs	r1, #9
 80019d4:	187b      	adds	r3, r7, r1
 80019d6:	220b      	movs	r2, #11
 80019d8:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 80019da:	187b      	adds	r3, r7, r1
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	b29b      	uxth	r3, r3
 80019e0:	3b02      	subs	r3, #2
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	4baa      	ldr	r3, [pc, #680]	; (8001c90 <answer2CPU+0x700>)
 80019e6:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 80019e8:	230e      	movs	r3, #14
 80019ea:	18fb      	adds	r3, r7, r3
 80019ec:	2200      	movs	r2, #0
 80019ee:	701a      	strb	r2, [r3, #0]
 80019f0:	e010      	b.n	8001a14 <answer2CPU+0x484>
					ans[i + 2] = PCB_rev[i];
 80019f2:	200e      	movs	r0, #14
 80019f4:	183b      	adds	r3, r7, r0
 80019f6:	781b      	ldrb	r3, [r3, #0]
 80019f8:	4aa7      	ldr	r2, [pc, #668]	; (8001c98 <answer2CPU+0x708>)
 80019fa:	5cd1      	ldrb	r1, [r2, r3]
 80019fc:	183b      	adds	r3, r7, r0
 80019fe:	781b      	ldrb	r3, [r3, #0]
 8001a00:	1c9a      	adds	r2, r3, #2
 8001a02:	b289      	uxth	r1, r1
 8001a04:	4ba2      	ldr	r3, [pc, #648]	; (8001c90 <answer2CPU+0x700>)
 8001a06:	0052      	lsls	r2, r2, #1
 8001a08:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8001a0a:	183b      	adds	r3, r7, r0
 8001a0c:	781a      	ldrb	r2, [r3, #0]
 8001a0e:	183b      	adds	r3, r7, r0
 8001a10:	3201      	adds	r2, #1
 8001a12:	701a      	strb	r2, [r3, #0]
 8001a14:	220e      	movs	r2, #14
 8001a16:	18bb      	adds	r3, r7, r2
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	2b10      	cmp	r3, #16
 8001a1c:	d9e9      	bls.n	80019f2 <answer2CPU+0x462>
				}
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8001a1e:	18bb      	adds	r3, r7, r2
 8001a20:	2200      	movs	r2, #0
 8001a22:	701a      	strb	r2, [r3, #0]
 8001a24:	e011      	b.n	8001a4a <answer2CPU+0x4ba>
					myCS = myCS + ans[i];
 8001a26:	200e      	movs	r0, #14
 8001a28:	183b      	adds	r3, r7, r0
 8001a2a:	781a      	ldrb	r2, [r3, #0]
 8001a2c:	4b98      	ldr	r3, [pc, #608]	; (8001c90 <answer2CPU+0x700>)
 8001a2e:	0052      	lsls	r2, r2, #1
 8001a30:	5ad3      	ldrh	r3, [r2, r3]
 8001a32:	b2d9      	uxtb	r1, r3
 8001a34:	220d      	movs	r2, #13
 8001a36:	18bb      	adds	r3, r7, r2
 8001a38:	18ba      	adds	r2, r7, r2
 8001a3a:	7812      	ldrb	r2, [r2, #0]
 8001a3c:	188a      	adds	r2, r1, r2
 8001a3e:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			PCB REVISION REQUEST
 8001a40:	183b      	adds	r3, r7, r0
 8001a42:	781a      	ldrb	r2, [r3, #0]
 8001a44:	183b      	adds	r3, r7, r0
 8001a46:	3201      	adds	r2, #1
 8001a48:	701a      	strb	r2, [r3, #0]
 8001a4a:	230e      	movs	r3, #14
 8001a4c:	18fb      	adds	r3, r7, r3
 8001a4e:	781a      	ldrb	r2, [r3, #0]
 8001a50:	2009      	movs	r0, #9
 8001a52:	183b      	adds	r3, r7, r0
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	3b01      	subs	r3, #1
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	dbe4      	blt.n	8001a26 <answer2CPU+0x496>
				}
				myCS = 0 - myCS;
 8001a5c:	210d      	movs	r1, #13
 8001a5e:	187b      	adds	r3, r7, r1
 8001a60:	187a      	adds	r2, r7, r1
 8001a62:	7812      	ldrb	r2, [r2, #0]
 8001a64:	4252      	negs	r2, r2
 8001a66:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001a68:	183b      	adds	r3, r7, r0
 8001a6a:	781b      	ldrb	r3, [r3, #0]
 8001a6c:	1e5a      	subs	r2, r3, #1
 8001a6e:	187b      	adds	r3, r7, r1
 8001a70:	781b      	ldrb	r3, [r3, #0]
 8001a72:	b299      	uxth	r1, r3
 8001a74:	4b86      	ldr	r3, [pc, #536]	; (8001c90 <answer2CPU+0x700>)
 8001a76:	0052      	lsls	r2, r2, #1
 8001a78:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001a7a:	46c0      	nop			; (mov r8, r8)
 8001a7c:	4b85      	ldr	r3, [pc, #532]	; (8001c94 <answer2CPU+0x704>)
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	2280      	movs	r2, #128	; 0x80
 8001a82:	4013      	ands	r3, r2
 8001a84:	d0fa      	beq.n	8001a7c <answer2CPU+0x4ec>
				USART2->TDR = ans[0]|0x0100;
 8001a86:	4b82      	ldr	r3, [pc, #520]	; (8001c90 <answer2CPU+0x700>)
 8001a88:	881b      	ldrh	r3, [r3, #0]
 8001a8a:	2280      	movs	r2, #128	; 0x80
 8001a8c:	0052      	lsls	r2, r2, #1
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	b29a      	uxth	r2, r3
 8001a92:	4b80      	ldr	r3, [pc, #512]	; (8001c94 <answer2CPU+0x704>)
 8001a94:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001a96:	e014      	b.n	8001ac2 <answer2CPU+0x532>
					  {
					    i++;
 8001a98:	210e      	movs	r1, #14
 8001a9a:	187b      	adds	r3, r7, r1
 8001a9c:	781a      	ldrb	r2, [r3, #0]
 8001a9e:	187b      	adds	r3, r7, r1
 8001aa0:	3201      	adds	r2, #1
 8001aa2:	701a      	strb	r2, [r3, #0]
					    while(!(USART2->ISR & USART_ISR_TXE)){};
 8001aa4:	46c0      	nop			; (mov r8, r8)
 8001aa6:	4b7b      	ldr	r3, [pc, #492]	; (8001c94 <answer2CPU+0x704>)
 8001aa8:	69db      	ldr	r3, [r3, #28]
 8001aaa:	2280      	movs	r2, #128	; 0x80
 8001aac:	4013      	ands	r3, r2
 8001aae:	d0fa      	beq.n	8001aa6 <answer2CPU+0x516>
					    USART2->TDR = (uint8_t)ans[i];
 8001ab0:	230e      	movs	r3, #14
 8001ab2:	18fb      	adds	r3, r7, r3
 8001ab4:	781a      	ldrb	r2, [r3, #0]
 8001ab6:	4b76      	ldr	r3, [pc, #472]	; (8001c90 <answer2CPU+0x700>)
 8001ab8:	0052      	lsls	r2, r2, #1
 8001aba:	5ad3      	ldrh	r3, [r2, r3]
 8001abc:	b2da      	uxtb	r2, r3
 8001abe:	4b75      	ldr	r3, [pc, #468]	; (8001c94 <answer2CPU+0x704>)
 8001ac0:	629a      	str	r2, [r3, #40]	; 0x28
				 while(ans[i])
 8001ac2:	230e      	movs	r3, #14
 8001ac4:	18fb      	adds	r3, r7, r3
 8001ac6:	781a      	ldrb	r2, [r3, #0]
 8001ac8:	4b71      	ldr	r3, [pc, #452]	; (8001c90 <answer2CPU+0x700>)
 8001aca:	0052      	lsls	r2, r2, #1
 8001acc:	5ad3      	ldrh	r3, [r2, r3]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d1e2      	bne.n	8001a98 <answer2CPU+0x508>
					  }
//				 cmd2Execute=0x01;
			}
//================================================================================================================================
			if (cmd[0] == 0x02) { //request of emitter SN
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	781b      	ldrb	r3, [r3, #0]
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d000      	beq.n	8001adc <answer2CPU+0x54c>
 8001ada:	e07f      	b.n	8001bdc <answer2CPU+0x64c>
				myLength = 0x13; //19 bytes length answer
 8001adc:	2109      	movs	r1, #9
 8001ade:	187b      	adds	r3, r7, r1
 8001ae0:	2213      	movs	r2, #19
 8001ae2:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001ae4:	187b      	adds	r3, r7, r1
 8001ae6:	781b      	ldrb	r3, [r3, #0]
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	3b02      	subs	r3, #2
 8001aec:	b29a      	uxth	r2, r3
 8001aee:	4b68      	ldr	r3, [pc, #416]	; (8001c90 <answer2CPU+0x700>)
 8001af0:	805a      	strh	r2, [r3, #2]
				for (i = 0; i < 17; i++) {
 8001af2:	230e      	movs	r3, #14
 8001af4:	18fb      	adds	r3, r7, r3
 8001af6:	2200      	movs	r2, #0
 8001af8:	701a      	strb	r2, [r3, #0]
 8001afa:	e010      	b.n	8001b1e <answer2CPU+0x58e>
					ans[i + 2] = EmitterSN[i];
 8001afc:	200e      	movs	r0, #14
 8001afe:	183b      	adds	r3, r7, r0
 8001b00:	781b      	ldrb	r3, [r3, #0]
 8001b02:	4a66      	ldr	r2, [pc, #408]	; (8001c9c <answer2CPU+0x70c>)
 8001b04:	5cd1      	ldrb	r1, [r2, r3]
 8001b06:	183b      	adds	r3, r7, r0
 8001b08:	781b      	ldrb	r3, [r3, #0]
 8001b0a:	1c9a      	adds	r2, r3, #2
 8001b0c:	b289      	uxth	r1, r1
 8001b0e:	4b60      	ldr	r3, [pc, #384]	; (8001c90 <answer2CPU+0x700>)
 8001b10:	0052      	lsls	r2, r2, #1
 8001b12:	52d1      	strh	r1, [r2, r3]
				for (i = 0; i < 17; i++) {
 8001b14:	183b      	adds	r3, r7, r0
 8001b16:	781a      	ldrb	r2, [r3, #0]
 8001b18:	183b      	adds	r3, r7, r0
 8001b1a:	3201      	adds	r2, #1
 8001b1c:	701a      	strb	r2, [r3, #0]
 8001b1e:	220e      	movs	r2, #14
 8001b20:	18bb      	adds	r3, r7, r2
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2b10      	cmp	r3, #16
 8001b26:	d9e9      	bls.n	8001afc <answer2CPU+0x56c>
				}
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8001b28:	18bb      	adds	r3, r7, r2
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	701a      	strb	r2, [r3, #0]
 8001b2e:	e011      	b.n	8001b54 <answer2CPU+0x5c4>
					myCS = myCS + ans[i];
 8001b30:	200e      	movs	r0, #14
 8001b32:	183b      	adds	r3, r7, r0
 8001b34:	781a      	ldrb	r2, [r3, #0]
 8001b36:	4b56      	ldr	r3, [pc, #344]	; (8001c90 <answer2CPU+0x700>)
 8001b38:	0052      	lsls	r2, r2, #1
 8001b3a:	5ad3      	ldrh	r3, [r2, r3]
 8001b3c:	b2d9      	uxtb	r1, r3
 8001b3e:	220d      	movs	r2, #13
 8001b40:	18bb      	adds	r3, r7, r2
 8001b42:	18ba      	adds	r2, r7, r2
 8001b44:	7812      	ldrb	r2, [r2, #0]
 8001b46:	188a      	adds	r2, r1, r2
 8001b48:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {//			EMITTER SN REQUEST
 8001b4a:	183b      	adds	r3, r7, r0
 8001b4c:	781a      	ldrb	r2, [r3, #0]
 8001b4e:	183b      	adds	r3, r7, r0
 8001b50:	3201      	adds	r2, #1
 8001b52:	701a      	strb	r2, [r3, #0]
 8001b54:	230e      	movs	r3, #14
 8001b56:	18fb      	adds	r3, r7, r3
 8001b58:	781a      	ldrb	r2, [r3, #0]
 8001b5a:	2009      	movs	r0, #9
 8001b5c:	183b      	adds	r3, r7, r0
 8001b5e:	781b      	ldrb	r3, [r3, #0]
 8001b60:	3b01      	subs	r3, #1
 8001b62:	429a      	cmp	r2, r3
 8001b64:	dbe4      	blt.n	8001b30 <answer2CPU+0x5a0>
				}
				myCS = 0 - myCS;
 8001b66:	210d      	movs	r1, #13
 8001b68:	187b      	adds	r3, r7, r1
 8001b6a:	187a      	adds	r2, r7, r1
 8001b6c:	7812      	ldrb	r2, [r2, #0]
 8001b6e:	4252      	negs	r2, r2
 8001b70:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001b72:	183b      	adds	r3, r7, r0
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	1e5a      	subs	r2, r3, #1
 8001b78:	187b      	adds	r3, r7, r1
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	b299      	uxth	r1, r3
 8001b7e:	4b44      	ldr	r3, [pc, #272]	; (8001c90 <answer2CPU+0x700>)
 8001b80:	0052      	lsls	r2, r2, #1
 8001b82:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001b84:	46c0      	nop			; (mov r8, r8)
 8001b86:	4b43      	ldr	r3, [pc, #268]	; (8001c94 <answer2CPU+0x704>)
 8001b88:	69db      	ldr	r3, [r3, #28]
 8001b8a:	2280      	movs	r2, #128	; 0x80
 8001b8c:	4013      	ands	r3, r2
 8001b8e:	d0fa      	beq.n	8001b86 <answer2CPU+0x5f6>
				USART2->TDR = ans[0]|0x0100;
 8001b90:	4b3f      	ldr	r3, [pc, #252]	; (8001c90 <answer2CPU+0x700>)
 8001b92:	881b      	ldrh	r3, [r3, #0]
 8001b94:	2280      	movs	r2, #128	; 0x80
 8001b96:	0052      	lsls	r2, r2, #1
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	b29a      	uxth	r2, r3
 8001b9c:	4b3d      	ldr	r3, [pc, #244]	; (8001c94 <answer2CPU+0x704>)
 8001b9e:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8001ba0:	e014      	b.n	8001bcc <answer2CPU+0x63c>
				  {
				    i++;
 8001ba2:	210e      	movs	r1, #14
 8001ba4:	187b      	adds	r3, r7, r1
 8001ba6:	781a      	ldrb	r2, [r3, #0]
 8001ba8:	187b      	adds	r3, r7, r1
 8001baa:	3201      	adds	r2, #1
 8001bac:	701a      	strb	r2, [r3, #0]
				    while(!(USART2->ISR & USART_ISR_TXE)){};
 8001bae:	46c0      	nop			; (mov r8, r8)
 8001bb0:	4b38      	ldr	r3, [pc, #224]	; (8001c94 <answer2CPU+0x704>)
 8001bb2:	69db      	ldr	r3, [r3, #28]
 8001bb4:	2280      	movs	r2, #128	; 0x80
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	d0fa      	beq.n	8001bb0 <answer2CPU+0x620>
				    	USART2->TDR = (uint8_t)ans[i];
 8001bba:	230e      	movs	r3, #14
 8001bbc:	18fb      	adds	r3, r7, r3
 8001bbe:	781a      	ldrb	r2, [r3, #0]
 8001bc0:	4b33      	ldr	r3, [pc, #204]	; (8001c90 <answer2CPU+0x700>)
 8001bc2:	0052      	lsls	r2, r2, #1
 8001bc4:	5ad3      	ldrh	r3, [r2, r3]
 8001bc6:	b2da      	uxtb	r2, r3
 8001bc8:	4b32      	ldr	r3, [pc, #200]	; (8001c94 <answer2CPU+0x704>)
 8001bca:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8001bcc:	230e      	movs	r3, #14
 8001bce:	18fb      	adds	r3, r7, r3
 8001bd0:	781a      	ldrb	r2, [r3, #0]
 8001bd2:	4b2f      	ldr	r3, [pc, #188]	; (8001c90 <answer2CPU+0x700>)
 8001bd4:	0052      	lsls	r2, r2, #1
 8001bd6:	5ad3      	ldrh	r3, [r2, r3]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d1e2      	bne.n	8001ba2 <answer2CPU+0x612>
				  }
//				cmd2Execute=0x02;
			}
//===============================================================================================================================
			if (cmd[0] == 0x03) { //request of current consumption
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	2b03      	cmp	r3, #3
 8001be2:	d000      	beq.n	8001be6 <answer2CPU+0x656>
 8001be4:	e07b      	b.n	8001cde <answer2CPU+0x74e>
				myLength = 0x04; //4 bytes length answer
 8001be6:	2109      	movs	r1, #9
 8001be8:	187b      	adds	r3, r7, r1
 8001bea:	2204      	movs	r2, #4
 8001bec:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001bee:	187b      	adds	r3, r7, r1
 8001bf0:	781b      	ldrb	r3, [r3, #0]
 8001bf2:	b29b      	uxth	r3, r3
 8001bf4:	3b02      	subs	r3, #2
 8001bf6:	b29a      	uxth	r2, r3
 8001bf8:	4b25      	ldr	r3, [pc, #148]	; (8001c90 <answer2CPU+0x700>)
 8001bfa:	805a      	strh	r2, [r3, #2]
				ans[2] = currentConsumption;
 8001bfc:	4b28      	ldr	r3, [pc, #160]	; (8001ca0 <answer2CPU+0x710>)
 8001bfe:	781b      	ldrb	r3, [r3, #0]
 8001c00:	b29a      	uxth	r2, r3
 8001c02:	4b23      	ldr	r3, [pc, #140]	; (8001c90 <answer2CPU+0x700>)
 8001c04:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8001c06:	230d      	movs	r3, #13
 8001c08:	18fb      	adds	r3, r7, r3
 8001c0a:	781b      	ldrb	r3, [r3, #0]
 8001c0c:	b29a      	uxth	r2, r3
 8001c0e:	4b20      	ldr	r3, [pc, #128]	; (8001c90 <answer2CPU+0x700>)
 8001c10:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8001c12:	230e      	movs	r3, #14
 8001c14:	18fb      	adds	r3, r7, r3
 8001c16:	2200      	movs	r2, #0
 8001c18:	701a      	strb	r2, [r3, #0]
 8001c1a:	e011      	b.n	8001c40 <answer2CPU+0x6b0>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8001c1c:	200e      	movs	r0, #14
 8001c1e:	183b      	adds	r3, r7, r0
 8001c20:	781a      	ldrb	r2, [r3, #0]
 8001c22:	4b1b      	ldr	r3, [pc, #108]	; (8001c90 <answer2CPU+0x700>)
 8001c24:	0052      	lsls	r2, r2, #1
 8001c26:	5ad3      	ldrh	r3, [r2, r3]
 8001c28:	b2d9      	uxtb	r1, r3
 8001c2a:	220d      	movs	r2, #13
 8001c2c:	18bb      	adds	r3, r7, r2
 8001c2e:	18ba      	adds	r2, r7, r2
 8001c30:	7812      	ldrb	r2, [r2, #0]
 8001c32:	188a      	adds	r2, r1, r2
 8001c34:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8001c36:	183b      	adds	r3, r7, r0
 8001c38:	781a      	ldrb	r2, [r3, #0]
 8001c3a:	183b      	adds	r3, r7, r0
 8001c3c:	3201      	adds	r2, #1
 8001c3e:	701a      	strb	r2, [r3, #0]
 8001c40:	230e      	movs	r3, #14
 8001c42:	18fb      	adds	r3, r7, r3
 8001c44:	781a      	ldrb	r2, [r3, #0]
 8001c46:	2009      	movs	r0, #9
 8001c48:	183b      	adds	r3, r7, r0
 8001c4a:	781b      	ldrb	r3, [r3, #0]
 8001c4c:	3b01      	subs	r3, #1
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	dbe4      	blt.n	8001c1c <answer2CPU+0x68c>
				}
				myCS = 0 - myCS;
 8001c52:	210d      	movs	r1, #13
 8001c54:	187b      	adds	r3, r7, r1
 8001c56:	187a      	adds	r2, r7, r1
 8001c58:	7812      	ldrb	r2, [r2, #0]
 8001c5a:	4252      	negs	r2, r2
 8001c5c:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001c5e:	183b      	adds	r3, r7, r0
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	1e5a      	subs	r2, r3, #1
 8001c64:	187b      	adds	r3, r7, r1
 8001c66:	781b      	ldrb	r3, [r3, #0]
 8001c68:	b299      	uxth	r1, r3
 8001c6a:	4b09      	ldr	r3, [pc, #36]	; (8001c90 <answer2CPU+0x700>)
 8001c6c:	0052      	lsls	r2, r2, #1
 8001c6e:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001c70:	46c0      	nop			; (mov r8, r8)
 8001c72:	4b08      	ldr	r3, [pc, #32]	; (8001c94 <answer2CPU+0x704>)
 8001c74:	69db      	ldr	r3, [r3, #28]
 8001c76:	2280      	movs	r2, #128	; 0x80
 8001c78:	4013      	ands	r3, r2
 8001c7a:	d0fa      	beq.n	8001c72 <answer2CPU+0x6e2>
					USART2->TDR = ans[0]|0x0100;
 8001c7c:	4b04      	ldr	r3, [pc, #16]	; (8001c90 <answer2CPU+0x700>)
 8001c7e:	881b      	ldrh	r3, [r3, #0]
 8001c80:	2280      	movs	r2, #128	; 0x80
 8001c82:	0052      	lsls	r2, r2, #1
 8001c84:	4313      	orrs	r3, r2
 8001c86:	b29a      	uxth	r2, r3
 8001c88:	4b02      	ldr	r3, [pc, #8]	; (8001c94 <answer2CPU+0x704>)
 8001c8a:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8001c8c:	e01f      	b.n	8001cce <answer2CPU+0x73e>
 8001c8e:	46c0      	nop			; (mov r8, r8)
 8001c90:	200053b8 	.word	0x200053b8
 8001c94:	40004400 	.word	0x40004400
 8001c98:	20003114 	.word	0x20003114
 8001c9c:	20003120 	.word	0x20003120
 8001ca0:	2000311c 	.word	0x2000311c
						{
						  i++;
 8001ca4:	210e      	movs	r1, #14
 8001ca6:	187b      	adds	r3, r7, r1
 8001ca8:	781a      	ldrb	r2, [r3, #0]
 8001caa:	187b      	adds	r3, r7, r1
 8001cac:	3201      	adds	r2, #1
 8001cae:	701a      	strb	r2, [r3, #0]
						  while(!(USART2->ISR & USART_ISR_TXE)){};
 8001cb0:	46c0      	nop			; (mov r8, r8)
 8001cb2:	4b4e      	ldr	r3, [pc, #312]	; (8001dec <answer2CPU+0x85c>)
 8001cb4:	69db      	ldr	r3, [r3, #28]
 8001cb6:	2280      	movs	r2, #128	; 0x80
 8001cb8:	4013      	ands	r3, r2
 8001cba:	d0fa      	beq.n	8001cb2 <answer2CPU+0x722>
						     USART2->TDR = (uint8_t)ans[i];
 8001cbc:	230e      	movs	r3, #14
 8001cbe:	18fb      	adds	r3, r7, r3
 8001cc0:	781a      	ldrb	r2, [r3, #0]
 8001cc2:	4b4b      	ldr	r3, [pc, #300]	; (8001df0 <answer2CPU+0x860>)
 8001cc4:	0052      	lsls	r2, r2, #1
 8001cc6:	5ad3      	ldrh	r3, [r2, r3]
 8001cc8:	b2da      	uxtb	r2, r3
 8001cca:	4b48      	ldr	r3, [pc, #288]	; (8001dec <answer2CPU+0x85c>)
 8001ccc:	629a      	str	r2, [r3, #40]	; 0x28
					while(ans[i])
 8001cce:	230e      	movs	r3, #14
 8001cd0:	18fb      	adds	r3, r7, r3
 8001cd2:	781a      	ldrb	r2, [r3, #0]
 8001cd4:	4b46      	ldr	r3, [pc, #280]	; (8001df0 <answer2CPU+0x860>)
 8001cd6:	0052      	lsls	r2, r2, #1
 8001cd8:	5ad3      	ldrh	r3, [r2, r3]
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d1e2      	bne.n	8001ca4 <answer2CPU+0x714>
						}
//					cmd2Execute=0x03;
			}
			if (cmd[0] == 0x04) { //request of current consumption
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	781b      	ldrb	r3, [r3, #0]
 8001ce2:	2b04      	cmp	r3, #4
 8001ce4:	d000      	beq.n	8001ce8 <answer2CPU+0x758>
 8001ce6:	e076      	b.n	8001dd6 <answer2CPU+0x846>
				myLength = 0x04; //4 bytes length answer
 8001ce8:	2109      	movs	r1, #9
 8001cea:	187b      	adds	r3, r7, r1
 8001cec:	2204      	movs	r2, #4
 8001cee:	701a      	strb	r2, [r3, #0]
				ans[1] = myLength-0x02;
 8001cf0:	187b      	adds	r3, r7, r1
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	b29b      	uxth	r3, r3
 8001cf6:	3b02      	subs	r3, #2
 8001cf8:	b29a      	uxth	r2, r3
 8001cfa:	4b3d      	ldr	r3, [pc, #244]	; (8001df0 <answer2CPU+0x860>)
 8001cfc:	805a      	strh	r2, [r3, #2]
				uartSpeed = cmd[2];
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	3302      	adds	r3, #2
 8001d02:	781b      	ldrb	r3, [r3, #0]
 8001d04:	001a      	movs	r2, r3
 8001d06:	4b3b      	ldr	r3, [pc, #236]	; (8001df4 <answer2CPU+0x864>)
 8001d08:	601a      	str	r2, [r3, #0]
				ans[2] = currentUARTspeed;
 8001d0a:	4b3b      	ldr	r3, [pc, #236]	; (8001df8 <answer2CPU+0x868>)
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	4b37      	ldr	r3, [pc, #220]	; (8001df0 <answer2CPU+0x860>)
 8001d12:	809a      	strh	r2, [r3, #4]
				ans[3] = myCS;
 8001d14:	230d      	movs	r3, #13
 8001d16:	18fb      	adds	r3, r7, r3
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	b29a      	uxth	r2, r3
 8001d1c:	4b34      	ldr	r3, [pc, #208]	; (8001df0 <answer2CPU+0x860>)
 8001d1e:	80da      	strh	r2, [r3, #6]
				for (i = 0; i < myLength-1; i++) {
 8001d20:	230e      	movs	r3, #14
 8001d22:	18fb      	adds	r3, r7, r3
 8001d24:	2200      	movs	r2, #0
 8001d26:	701a      	strb	r2, [r3, #0]
 8001d28:	e011      	b.n	8001d4e <answer2CPU+0x7be>
					myCS = myCS + ans[i];     //    CURRENT CONSUMPTION REQUEST
 8001d2a:	200e      	movs	r0, #14
 8001d2c:	183b      	adds	r3, r7, r0
 8001d2e:	781a      	ldrb	r2, [r3, #0]
 8001d30:	4b2f      	ldr	r3, [pc, #188]	; (8001df0 <answer2CPU+0x860>)
 8001d32:	0052      	lsls	r2, r2, #1
 8001d34:	5ad3      	ldrh	r3, [r2, r3]
 8001d36:	b2d9      	uxtb	r1, r3
 8001d38:	220d      	movs	r2, #13
 8001d3a:	18bb      	adds	r3, r7, r2
 8001d3c:	18ba      	adds	r2, r7, r2
 8001d3e:	7812      	ldrb	r2, [r2, #0]
 8001d40:	188a      	adds	r2, r1, r2
 8001d42:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < myLength-1; i++) {
 8001d44:	183b      	adds	r3, r7, r0
 8001d46:	781a      	ldrb	r2, [r3, #0]
 8001d48:	183b      	adds	r3, r7, r0
 8001d4a:	3201      	adds	r2, #1
 8001d4c:	701a      	strb	r2, [r3, #0]
 8001d4e:	230e      	movs	r3, #14
 8001d50:	18fb      	adds	r3, r7, r3
 8001d52:	781a      	ldrb	r2, [r3, #0]
 8001d54:	2009      	movs	r0, #9
 8001d56:	183b      	adds	r3, r7, r0
 8001d58:	781b      	ldrb	r3, [r3, #0]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	dbe4      	blt.n	8001d2a <answer2CPU+0x79a>
				}
				myCS = 0 - myCS;
 8001d60:	210d      	movs	r1, #13
 8001d62:	187b      	adds	r3, r7, r1
 8001d64:	187a      	adds	r2, r7, r1
 8001d66:	7812      	ldrb	r2, [r2, #0]
 8001d68:	4252      	negs	r2, r2
 8001d6a:	701a      	strb	r2, [r3, #0]
				ans[myLength - 1] = myCS;
 8001d6c:	183b      	adds	r3, r7, r0
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	1e5a      	subs	r2, r3, #1
 8001d72:	187b      	adds	r3, r7, r1
 8001d74:	781b      	ldrb	r3, [r3, #0]
 8001d76:	b299      	uxth	r1, r3
 8001d78:	4b1d      	ldr	r3, [pc, #116]	; (8001df0 <answer2CPU+0x860>)
 8001d7a:	0052      	lsls	r2, r2, #1
 8001d7c:	52d1      	strh	r1, [r2, r3]
				while(!(USART2->ISR & USART_ISR_TXE)){};
 8001d7e:	46c0      	nop			; (mov r8, r8)
 8001d80:	4b1a      	ldr	r3, [pc, #104]	; (8001dec <answer2CPU+0x85c>)
 8001d82:	69db      	ldr	r3, [r3, #28]
 8001d84:	2280      	movs	r2, #128	; 0x80
 8001d86:	4013      	ands	r3, r2
 8001d88:	d0fa      	beq.n	8001d80 <answer2CPU+0x7f0>
				USART2->TDR = ans[0]|0x0100;
 8001d8a:	4b19      	ldr	r3, [pc, #100]	; (8001df0 <answer2CPU+0x860>)
 8001d8c:	881b      	ldrh	r3, [r3, #0]
 8001d8e:	2280      	movs	r2, #128	; 0x80
 8001d90:	0052      	lsls	r2, r2, #1
 8001d92:	4313      	orrs	r3, r2
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	4b15      	ldr	r3, [pc, #84]	; (8001dec <answer2CPU+0x85c>)
 8001d98:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8001d9a:	e014      	b.n	8001dc6 <answer2CPU+0x836>
				{
				  i++;
 8001d9c:	210e      	movs	r1, #14
 8001d9e:	187b      	adds	r3, r7, r1
 8001da0:	781a      	ldrb	r2, [r3, #0]
 8001da2:	187b      	adds	r3, r7, r1
 8001da4:	3201      	adds	r2, #1
 8001da6:	701a      	strb	r2, [r3, #0]
				  while(!(USART2->ISR & USART_ISR_TXE)){};
 8001da8:	46c0      	nop			; (mov r8, r8)
 8001daa:	4b10      	ldr	r3, [pc, #64]	; (8001dec <answer2CPU+0x85c>)
 8001dac:	69db      	ldr	r3, [r3, #28]
 8001dae:	2280      	movs	r2, #128	; 0x80
 8001db0:	4013      	ands	r3, r2
 8001db2:	d0fa      	beq.n	8001daa <answer2CPU+0x81a>
				  USART2->TDR = (uint8_t)ans[i];
 8001db4:	230e      	movs	r3, #14
 8001db6:	18fb      	adds	r3, r7, r3
 8001db8:	781a      	ldrb	r2, [r3, #0]
 8001dba:	4b0d      	ldr	r3, [pc, #52]	; (8001df0 <answer2CPU+0x860>)
 8001dbc:	0052      	lsls	r2, r2, #1
 8001dbe:	5ad3      	ldrh	r3, [r2, r3]
 8001dc0:	b2da      	uxtb	r2, r3
 8001dc2:	4b0a      	ldr	r3, [pc, #40]	; (8001dec <answer2CPU+0x85c>)
 8001dc4:	629a      	str	r2, [r3, #40]	; 0x28
				while(ans[i])
 8001dc6:	230e      	movs	r3, #14
 8001dc8:	18fb      	adds	r3, r7, r3
 8001dca:	781a      	ldrb	r2, [r3, #0]
 8001dcc:	4b08      	ldr	r3, [pc, #32]	; (8001df0 <answer2CPU+0x860>)
 8001dce:	0052      	lsls	r2, r2, #1
 8001dd0:	5ad3      	ldrh	r3, [r2, r3]
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d1e2      	bne.n	8001d9c <answer2CPU+0x80c>
				}
//				cmd2Execute=0x04;
			}
//			weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, coala);
			USART2->ICR|=USART_ICR_ORECF;
 8001dd6:	4b05      	ldr	r3, [pc, #20]	; (8001dec <answer2CPU+0x85c>)
 8001dd8:	6a1a      	ldr	r2, [r3, #32]
 8001dda:	4b04      	ldr	r3, [pc, #16]	; (8001dec <answer2CPU+0x85c>)
 8001ddc:	2108      	movs	r1, #8
 8001dde:	430a      	orrs	r2, r1
 8001de0:	621a      	str	r2, [r3, #32]
}
 8001de2:	46c0      	nop			; (mov r8, r8)
 8001de4:	0018      	movs	r0, r3
 8001de6:	46bd      	mov	sp, r7
 8001de8:	b004      	add	sp, #16
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	40004400 	.word	0x40004400
 8001df0:	200053b8 	.word	0x200053b8
 8001df4:	2000531c 	.word	0x2000531c
 8001df8:	2000527b 	.word	0x2000527b

08001dfc <MEM_Reset>:
//==================================================================================================================================
	void MEM_Reset(void) {
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b082      	sub	sp, #8
 8001e00:	af00      	add	r7, sp, #0
		uint8_t memCMD;
		HAL_Delay(1); //200 ms by Andrew
 8001e02:	2001      	movs	r0, #1
 8001e04:	f001 f830 	bl	8002e68 <HAL_Delay>
		GPIOC->ODR &= ~(1 << 15); //reset cs
 8001e08:	4b28      	ldr	r3, [pc, #160]	; (8001eac <MEM_Reset+0xb0>)
 8001e0a:	695a      	ldr	r2, [r3, #20]
 8001e0c:	4b27      	ldr	r3, [pc, #156]	; (8001eac <MEM_Reset+0xb0>)
 8001e0e:	4928      	ldr	r1, [pc, #160]	; (8001eb0 <MEM_Reset+0xb4>)
 8001e10:	400a      	ands	r2, r1
 8001e12:	615a      	str	r2, [r3, #20]
		memCMD = 0x66;
 8001e14:	1dfb      	adds	r3, r7, #7
 8001e16:	2266      	movs	r2, #102	; 0x66
 8001e18:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 8001e1a:	1df9      	adds	r1, r7, #7
 8001e1c:	4825      	ldr	r0, [pc, #148]	; (8001eb4 <MEM_Reset+0xb8>)
 8001e1e:	2305      	movs	r3, #5
 8001e20:	2201      	movs	r2, #1
 8001e22:	f004 fad3 	bl	80063cc <HAL_SPI_Transmit>
		GPIOC->ODR |= 1 << 15; // set cs
 8001e26:	4b21      	ldr	r3, [pc, #132]	; (8001eac <MEM_Reset+0xb0>)
 8001e28:	695a      	ldr	r2, [r3, #20]
 8001e2a:	4b20      	ldr	r3, [pc, #128]	; (8001eac <MEM_Reset+0xb0>)
 8001e2c:	2180      	movs	r1, #128	; 0x80
 8001e2e:	0209      	lsls	r1, r1, #8
 8001e30:	430a      	orrs	r2, r1
 8001e32:	615a      	str	r2, [r3, #20]
		asm("NOP");
 8001e34:	46c0      	nop			; (mov r8, r8)
		__NOP();
 8001e36:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 8001e38:	46c0      	nop			; (mov r8, r8)
		__NOP();			//May be less NOPs?
 8001e3a:	46c0      	nop			; (mov r8, r8)
		asm("NOP");
 8001e3c:	46c0      	nop			; (mov r8, r8)
		__NOP();
 8001e3e:	46c0      	nop			; (mov r8, r8)
		GPIOC->ODR &= ~(1 << 15);			//reset cs
 8001e40:	4b1a      	ldr	r3, [pc, #104]	; (8001eac <MEM_Reset+0xb0>)
 8001e42:	695a      	ldr	r2, [r3, #20]
 8001e44:	4b19      	ldr	r3, [pc, #100]	; (8001eac <MEM_Reset+0xb0>)
 8001e46:	491a      	ldr	r1, [pc, #104]	; (8001eb0 <MEM_Reset+0xb4>)
 8001e48:	400a      	ands	r2, r1
 8001e4a:	615a      	str	r2, [r3, #20]
		memCMD = 0x99;
 8001e4c:	1dfb      	adds	r3, r7, #7
 8001e4e:	2299      	movs	r2, #153	; 0x99
 8001e50:	701a      	strb	r2, [r3, #0]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset memory
 8001e52:	1df9      	adds	r1, r7, #7
 8001e54:	4817      	ldr	r0, [pc, #92]	; (8001eb4 <MEM_Reset+0xb8>)
 8001e56:	2305      	movs	r3, #5
 8001e58:	2201      	movs	r2, #1
 8001e5a:	f004 fab7 	bl	80063cc <HAL_SPI_Transmit>
		GPIOC->ODR |= 1 << 15; // set cs
 8001e5e:	4b13      	ldr	r3, [pc, #76]	; (8001eac <MEM_Reset+0xb0>)
 8001e60:	695a      	ldr	r2, [r3, #20]
 8001e62:	4b12      	ldr	r3, [pc, #72]	; (8001eac <MEM_Reset+0xb0>)
 8001e64:	2180      	movs	r1, #128	; 0x80
 8001e66:	0209      	lsls	r1, r1, #8
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 8001e6c:	2001      	movs	r0, #1
 8001e6e:	f000 fffb 	bl	8002e68 <HAL_Delay>
//=============================================================================================================
		memCMD = 0xB7;												//	Activation 0f 4-bytes address mode
 8001e72:	1dfb      	adds	r3, r7, #7
 8001e74:	22b7      	movs	r2, #183	; 0xb7
 8001e76:	701a      	strb	r2, [r3, #0]
		GPIOC->ODR &= ~(1 << 15); //reset cs
 8001e78:	4b0c      	ldr	r3, [pc, #48]	; (8001eac <MEM_Reset+0xb0>)
 8001e7a:	695a      	ldr	r2, [r3, #20]
 8001e7c:	4b0b      	ldr	r3, [pc, #44]	; (8001eac <MEM_Reset+0xb0>)
 8001e7e:	490c      	ldr	r1, [pc, #48]	; (8001eb0 <MEM_Reset+0xb4>)
 8001e80:	400a      	ands	r2, r1
 8001e82:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 5); //reset enable
 8001e84:	1df9      	adds	r1, r7, #7
 8001e86:	480b      	ldr	r0, [pc, #44]	; (8001eb4 <MEM_Reset+0xb8>)
 8001e88:	2305      	movs	r3, #5
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f004 fa9e 	bl	80063cc <HAL_SPI_Transmit>
		GPIOC->ODR |= 1 << 15; // set cs
 8001e90:	4b06      	ldr	r3, [pc, #24]	; (8001eac <MEM_Reset+0xb0>)
 8001e92:	695a      	ldr	r2, [r3, #20]
 8001e94:	4b05      	ldr	r3, [pc, #20]	; (8001eac <MEM_Reset+0xb0>)
 8001e96:	2180      	movs	r1, #128	; 0x80
 8001e98:	0209      	lsls	r1, r1, #8
 8001e9a:	430a      	orrs	r2, r1
 8001e9c:	615a      	str	r2, [r3, #20]
		HAL_Delay(1); //200 ms by Andrew
 8001e9e:	2001      	movs	r0, #1
 8001ea0:	f000 ffe2 	bl	8002e68 <HAL_Delay>
	}
 8001ea4:	46c0      	nop			; (mov r8, r8)
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	b002      	add	sp, #8
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	50000800 	.word	0x50000800
 8001eb0:	ffff7fff 	.word	0xffff7fff
 8001eb4:	200051a4 	.word	0x200051a4

08001eb8 <showFullScreen>:
//==================================================================================================================================
	uint8_t showFullScreen(uint8_t picNum) {
 8001eb8:	b5b0      	push	{r4, r5, r7, lr}
 8001eba:	4c46      	ldr	r4, [pc, #280]	; (8001fd4 <showFullScreen+0x11c>)
 8001ebc:	44a5      	add	sp, r4
 8001ebe:	af02      	add	r7, sp, #8
 8001ec0:	0002      	movs	r2, r0
 8001ec2:	4b45      	ldr	r3, [pc, #276]	; (8001fd8 <showFullScreen+0x120>)
 8001ec4:	4945      	ldr	r1, [pc, #276]	; (8001fdc <showFullScreen+0x124>)
 8001ec6:	468c      	mov	ip, r1
 8001ec8:	44bc      	add	ip, r7
 8001eca:	4463      	add	r3, ip
 8001ecc:	701a      	strb	r2, [r3, #0]
		uint8_t memCMD,width,height,addr_l,addr_L,addr_h,addr_H;
		uint8_t MEM_Buffer[8192], firstImAddrArray[4],addrArray[4];
		uint16_t i, len;
		uint32_t addrInfo,addr,firstImAddr;
		memCMD = 0x13; //read command with 4-byte address
 8001ece:	4844      	ldr	r0, [pc, #272]	; (8001fe0 <showFullScreen+0x128>)
 8001ed0:	183b      	adds	r3, r7, r0
 8001ed2:	2213      	movs	r2, #19
 8001ed4:	701a      	strb	r2, [r3, #0]
//		picNum=0x02;
		addr=(picNum)*0x2000;
 8001ed6:	4b40      	ldr	r3, [pc, #256]	; (8001fd8 <showFullScreen+0x120>)
 8001ed8:	4a40      	ldr	r2, [pc, #256]	; (8001fdc <showFullScreen+0x124>)
 8001eda:	4694      	mov	ip, r2
 8001edc:	44bc      	add	ip, r7
 8001ede:	4463      	add	r3, ip
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	035b      	lsls	r3, r3, #13
 8001ee4:	493f      	ldr	r1, [pc, #252]	; (8001fe4 <showFullScreen+0x12c>)
 8001ee6:	187a      	adds	r2, r7, r1
 8001ee8:	6013      	str	r3, [r2, #0]
//		addr=0x00003800;
		addrArray[0]=addr & 0xFF;
 8001eea:	187b      	adds	r3, r7, r1
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	b2da      	uxtb	r2, r3
 8001ef0:	4b3d      	ldr	r3, [pc, #244]	; (8001fe8 <showFullScreen+0x130>)
 8001ef2:	4c3a      	ldr	r4, [pc, #232]	; (8001fdc <showFullScreen+0x124>)
 8001ef4:	46a4      	mov	ip, r4
 8001ef6:	44bc      	add	ip, r7
 8001ef8:	4463      	add	r3, ip
 8001efa:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 8001efc:	187b      	adds	r3, r7, r1
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	0a1b      	lsrs	r3, r3, #8
 8001f02:	b2da      	uxtb	r2, r3
 8001f04:	4b38      	ldr	r3, [pc, #224]	; (8001fe8 <showFullScreen+0x130>)
 8001f06:	4c35      	ldr	r4, [pc, #212]	; (8001fdc <showFullScreen+0x124>)
 8001f08:	46a4      	mov	ip, r4
 8001f0a:	44bc      	add	ip, r7
 8001f0c:	4463      	add	r3, ip
 8001f0e:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 8001f10:	187b      	adds	r3, r7, r1
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	0c1b      	lsrs	r3, r3, #16
 8001f16:	b2da      	uxtb	r2, r3
 8001f18:	4b33      	ldr	r3, [pc, #204]	; (8001fe8 <showFullScreen+0x130>)
 8001f1a:	4c30      	ldr	r4, [pc, #192]	; (8001fdc <showFullScreen+0x124>)
 8001f1c:	46a4      	mov	ip, r4
 8001f1e:	44bc      	add	ip, r7
 8001f20:	4463      	add	r3, ip
 8001f22:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 8001f24:	187b      	adds	r3, r7, r1
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	0e1b      	lsrs	r3, r3, #24
 8001f2a:	b2da      	uxtb	r2, r3
 8001f2c:	4b2e      	ldr	r3, [pc, #184]	; (8001fe8 <showFullScreen+0x130>)
 8001f2e:	492b      	ldr	r1, [pc, #172]	; (8001fdc <showFullScreen+0x124>)
 8001f30:	468c      	mov	ip, r1
 8001f32:	44bc      	add	ip, r7
 8001f34:	4463      	add	r3, ip
 8001f36:	70da      	strb	r2, [r3, #3]

		GPIOC->ODR &= ~(1 << 15); //reset cs
 8001f38:	4b2c      	ldr	r3, [pc, #176]	; (8001fec <showFullScreen+0x134>)
 8001f3a:	695a      	ldr	r2, [r3, #20]
 8001f3c:	4b2b      	ldr	r3, [pc, #172]	; (8001fec <showFullScreen+0x134>)
 8001f3e:	492c      	ldr	r1, [pc, #176]	; (8001ff0 <showFullScreen+0x138>)
 8001f40:	400a      	ands	r2, r1
 8001f42:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 8001f44:	1839      	adds	r1, r7, r0
 8001f46:	482b      	ldr	r0, [pc, #172]	; (8001ff4 <showFullScreen+0x13c>)
 8001f48:	2332      	movs	r3, #50	; 0x32
 8001f4a:	2201      	movs	r2, #1
 8001f4c:	f004 fa3e 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 8001f50:	2408      	movs	r4, #8
 8001f52:	193b      	adds	r3, r7, r4
 8001f54:	1cd9      	adds	r1, r3, #3
 8001f56:	4827      	ldr	r0, [pc, #156]	; (8001ff4 <showFullScreen+0x13c>)
 8001f58:	2332      	movs	r3, #50	; 0x32
 8001f5a:	2201      	movs	r2, #1
 8001f5c:	f004 fa36 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 8001f60:	193b      	adds	r3, r7, r4
 8001f62:	1c99      	adds	r1, r3, #2
 8001f64:	4823      	ldr	r0, [pc, #140]	; (8001ff4 <showFullScreen+0x13c>)
 8001f66:	2332      	movs	r3, #50	; 0x32
 8001f68:	2201      	movs	r2, #1
 8001f6a:	f004 fa2f 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 8001f6e:	193b      	adds	r3, r7, r4
 8001f70:	1c59      	adds	r1, r3, #1
 8001f72:	4820      	ldr	r0, [pc, #128]	; (8001ff4 <showFullScreen+0x13c>)
 8001f74:	2332      	movs	r3, #50	; 0x32
 8001f76:	2201      	movs	r2, #1
 8001f78:	f004 fa28 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 8001f7c:	1939      	adds	r1, r7, r4
 8001f7e:	481d      	ldr	r0, [pc, #116]	; (8001ff4 <showFullScreen+0x13c>)
 8001f80:	2332      	movs	r3, #50	; 0x32
 8001f82:	2201      	movs	r2, #1
 8001f84:	f004 fa22 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &MEM_Buffer,8192, 5000);
 8001f88:	4c1b      	ldr	r4, [pc, #108]	; (8001ff8 <showFullScreen+0x140>)
 8001f8a:	2380      	movs	r3, #128	; 0x80
 8001f8c:	019a      	lsls	r2, r3, #6
 8001f8e:	2510      	movs	r5, #16
 8001f90:	1979      	adds	r1, r7, r5
 8001f92:	4818      	ldr	r0, [pc, #96]	; (8001ff4 <showFullScreen+0x13c>)
 8001f94:	0023      	movs	r3, r4
 8001f96:	f004 fb71 	bl	800667c <HAL_SPI_Receive>
		GPIOC->ODR |= 1 << 15; // set cs
 8001f9a:	4b14      	ldr	r3, [pc, #80]	; (8001fec <showFullScreen+0x134>)
 8001f9c:	695a      	ldr	r2, [r3, #20]
 8001f9e:	4b13      	ldr	r3, [pc, #76]	; (8001fec <showFullScreen+0x134>)
 8001fa0:	2180      	movs	r1, #128	; 0x80
 8001fa2:	0209      	lsls	r1, r1, #8
 8001fa4:	430a      	orrs	r2, r1
 8001fa6:	615a      	str	r2, [r3, #20]
//    HAL_Delay(1);
		weoDrawRectangleFilled(0x00, 0x00, 0x7F, 0x7F, 0xFF, MEM_Buffer); //   
 8001fa8:	197b      	adds	r3, r7, r5
 8001faa:	9301      	str	r3, [sp, #4]
 8001fac:	23ff      	movs	r3, #255	; 0xff
 8001fae:	9300      	str	r3, [sp, #0]
 8001fb0:	237f      	movs	r3, #127	; 0x7f
 8001fb2:	227f      	movs	r2, #127	; 0x7f
 8001fb4:	2100      	movs	r1, #0
 8001fb6:	2000      	movs	r0, #0
 8001fb8:	f7ff f974 	bl	80012a4 <weoDrawRectangleFilled>
		GPIOC->ODR |= 1 << 6;	//set BF
 8001fbc:	4b0b      	ldr	r3, [pc, #44]	; (8001fec <showFullScreen+0x134>)
 8001fbe:	695a      	ldr	r2, [r3, #20]
 8001fc0:	4b0a      	ldr	r3, [pc, #40]	; (8001fec <showFullScreen+0x134>)
 8001fc2:	2140      	movs	r1, #64	; 0x40
 8001fc4:	430a      	orrs	r2, r1
 8001fc6:	615a      	str	r2, [r3, #20]

	}
 8001fc8:	46c0      	nop			; (mov r8, r8)
 8001fca:	0018      	movs	r0, r3
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	4b03      	ldr	r3, [pc, #12]	; (8001fdc <showFullScreen+0x124>)
 8001fd0:	449d      	add	sp, r3
 8001fd2:	bdb0      	pop	{r4, r5, r7, pc}
 8001fd4:	ffffdfe0 	.word	0xffffdfe0
 8001fd8:	ffffdfef 	.word	0xffffdfef
 8001fdc:	00002018 	.word	0x00002018
 8001fe0:	00002013 	.word	0x00002013
 8001fe4:	00002014 	.word	0x00002014
 8001fe8:	ffffdff0 	.word	0xffffdff0
 8001fec:	50000800 	.word	0x50000800
 8001ff0:	ffff7fff 	.word	0xffff7fff
 8001ff4:	200051a4 	.word	0x200051a4
 8001ff8:	00001388 	.word	0x00001388

08001ffc <showSmallImage>:
	uint8_t showSmallImage(uint8_t picNum, uint8_t imX, uint8_t imY) {
 8001ffc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ffe:	4c95      	ldr	r4, [pc, #596]	; (8002254 <showSmallImage+0x258>)
 8002000:	44a5      	add	sp, r4
 8002002:	af02      	add	r7, sp, #8
 8002004:	0004      	movs	r4, r0
 8002006:	0008      	movs	r0, r1
 8002008:	0011      	movs	r1, r2
 800200a:	4b93      	ldr	r3, [pc, #588]	; (8002258 <showSmallImage+0x25c>)
 800200c:	4a93      	ldr	r2, [pc, #588]	; (800225c <showSmallImage+0x260>)
 800200e:	4694      	mov	ip, r2
 8002010:	44bc      	add	ip, r7
 8002012:	4463      	add	r3, ip
 8002014:	1c22      	adds	r2, r4, #0
 8002016:	701a      	strb	r2, [r3, #0]
 8002018:	4b91      	ldr	r3, [pc, #580]	; (8002260 <showSmallImage+0x264>)
 800201a:	4a90      	ldr	r2, [pc, #576]	; (800225c <showSmallImage+0x260>)
 800201c:	4694      	mov	ip, r2
 800201e:	44bc      	add	ip, r7
 8002020:	4463      	add	r3, ip
 8002022:	1c02      	adds	r2, r0, #0
 8002024:	701a      	strb	r2, [r3, #0]
 8002026:	4b8f      	ldr	r3, [pc, #572]	; (8002264 <showSmallImage+0x268>)
 8002028:	4a8c      	ldr	r2, [pc, #560]	; (800225c <showSmallImage+0x260>)
 800202a:	4694      	mov	ip, r2
 800202c:	44bc      	add	ip, r7
 800202e:	4463      	add	r3, ip
 8002030:	1c0a      	adds	r2, r1, #0
 8002032:	701a      	strb	r2, [r3, #0]

		uint8_t memCMD,width,height,addr_l,addr_L,addr_h,addr_H;
		uint8_t MEM_Buffer[8192], imInfo[2],addrArray[4];
		uint16_t i, len;
		uint32_t addr;
		addr=0x00000000;
 8002034:	2300      	movs	r3, #0
 8002036:	498c      	ldr	r1, [pc, #560]	; (8002268 <showSmallImage+0x26c>)
 8002038:	187a      	adds	r2, r7, r1
 800203a:	6013      	str	r3, [r2, #0]
		memCMD = 0x13; //read command with 4-byte address
 800203c:	4d8b      	ldr	r5, [pc, #556]	; (800226c <showSmallImage+0x270>)
 800203e:	197b      	adds	r3, r7, r5
 8002040:	2213      	movs	r2, #19
 8002042:	701a      	strb	r2, [r3, #0]
		//look at info about image
//		picNum=0x20;
		addr=picNum*0x2000;// the right path is to multiply picNum * image repeat period!
 8002044:	4b84      	ldr	r3, [pc, #528]	; (8002258 <showSmallImage+0x25c>)
 8002046:	4a85      	ldr	r2, [pc, #532]	; (800225c <showSmallImage+0x260>)
 8002048:	4694      	mov	ip, r2
 800204a:	44bc      	add	ip, r7
 800204c:	4463      	add	r3, ip
 800204e:	781b      	ldrb	r3, [r3, #0]
 8002050:	035b      	lsls	r3, r3, #13
 8002052:	187a      	adds	r2, r7, r1
 8002054:	6013      	str	r3, [r2, #0]

		addrArray[0]=addr & 0xFF;
 8002056:	187b      	adds	r3, r7, r1
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	b2da      	uxtb	r2, r3
 800205c:	4b84      	ldr	r3, [pc, #528]	; (8002270 <showSmallImage+0x274>)
 800205e:	487f      	ldr	r0, [pc, #508]	; (800225c <showSmallImage+0x260>)
 8002060:	4684      	mov	ip, r0
 8002062:	44bc      	add	ip, r7
 8002064:	4463      	add	r3, ip
 8002066:	701a      	strb	r2, [r3, #0]
		addrArray[1]=(addr >> 8) & 0xFF;
 8002068:	187b      	adds	r3, r7, r1
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	0a1b      	lsrs	r3, r3, #8
 800206e:	b2da      	uxtb	r2, r3
 8002070:	4b7f      	ldr	r3, [pc, #508]	; (8002270 <showSmallImage+0x274>)
 8002072:	487a      	ldr	r0, [pc, #488]	; (800225c <showSmallImage+0x260>)
 8002074:	4684      	mov	ip, r0
 8002076:	44bc      	add	ip, r7
 8002078:	4463      	add	r3, ip
 800207a:	705a      	strb	r2, [r3, #1]
		addrArray[2]=(addr >> 16) & 0xFF;
 800207c:	187b      	adds	r3, r7, r1
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	0c1b      	lsrs	r3, r3, #16
 8002082:	b2da      	uxtb	r2, r3
 8002084:	4b7a      	ldr	r3, [pc, #488]	; (8002270 <showSmallImage+0x274>)
 8002086:	4875      	ldr	r0, [pc, #468]	; (800225c <showSmallImage+0x260>)
 8002088:	4684      	mov	ip, r0
 800208a:	44bc      	add	ip, r7
 800208c:	4463      	add	r3, ip
 800208e:	709a      	strb	r2, [r3, #2]
		addrArray[3]=(addr >> 24) & 0xFF;
 8002090:	187b      	adds	r3, r7, r1
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	0e1b      	lsrs	r3, r3, #24
 8002096:	b2da      	uxtb	r2, r3
 8002098:	4b75      	ldr	r3, [pc, #468]	; (8002270 <showSmallImage+0x274>)
 800209a:	4970      	ldr	r1, [pc, #448]	; (800225c <showSmallImage+0x260>)
 800209c:	468c      	mov	ip, r1
 800209e:	44bc      	add	ip, r7
 80020a0:	4463      	add	r3, ip
 80020a2:	70da      	strb	r2, [r3, #3]

		GPIOC->ODR &= ~(1 << 15); //reset cs
 80020a4:	4b73      	ldr	r3, [pc, #460]	; (8002274 <showSmallImage+0x278>)
 80020a6:	695a      	ldr	r2, [r3, #20]
 80020a8:	4b72      	ldr	r3, [pc, #456]	; (8002274 <showSmallImage+0x278>)
 80020aa:	4973      	ldr	r1, [pc, #460]	; (8002278 <showSmallImage+0x27c>)
 80020ac:	400a      	ands	r2, r1
 80020ae:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50); //read command with 4-byte address
 80020b0:	1979      	adds	r1, r7, r5
 80020b2:	4872      	ldr	r0, [pc, #456]	; (800227c <showSmallImage+0x280>)
 80020b4:	2332      	movs	r3, #50	; 0x32
 80020b6:	2201      	movs	r2, #1
 80020b8:	f004 f988 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3], 1, 50); //send address
 80020bc:	240c      	movs	r4, #12
 80020be:	193b      	adds	r3, r7, r4
 80020c0:	1cd9      	adds	r1, r3, #3
 80020c2:	486e      	ldr	r0, [pc, #440]	; (800227c <showSmallImage+0x280>)
 80020c4:	2332      	movs	r3, #50	; 0x32
 80020c6:	2201      	movs	r2, #1
 80020c8:	f004 f980 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2], 1, 50); //send address
 80020cc:	193b      	adds	r3, r7, r4
 80020ce:	1c99      	adds	r1, r3, #2
 80020d0:	486a      	ldr	r0, [pc, #424]	; (800227c <showSmallImage+0x280>)
 80020d2:	2332      	movs	r3, #50	; 0x32
 80020d4:	2201      	movs	r2, #1
 80020d6:	f004 f979 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1], 1, 50); //send address
 80020da:	193b      	adds	r3, r7, r4
 80020dc:	1c59      	adds	r1, r3, #1
 80020de:	4867      	ldr	r0, [pc, #412]	; (800227c <showSmallImage+0x280>)
 80020e0:	2332      	movs	r3, #50	; 0x32
 80020e2:	2201      	movs	r2, #1
 80020e4:	f004 f972 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0], 1, 50); //send address
 80020e8:	1939      	adds	r1, r7, r4
 80020ea:	4864      	ldr	r0, [pc, #400]	; (800227c <showSmallImage+0x280>)
 80020ec:	2332      	movs	r3, #50	; 0x32
 80020ee:	2201      	movs	r2, #1
 80020f0:	f004 f96c 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &imInfo,2, 5000);
 80020f4:	4b62      	ldr	r3, [pc, #392]	; (8002280 <showSmallImage+0x284>)
 80020f6:	2210      	movs	r2, #16
 80020f8:	18b9      	adds	r1, r7, r2
 80020fa:	4860      	ldr	r0, [pc, #384]	; (800227c <showSmallImage+0x280>)
 80020fc:	2202      	movs	r2, #2
 80020fe:	f004 fabd 	bl	800667c <HAL_SPI_Receive>
		GPIOC->ODR |= 1 << 15; // set cs
 8002102:	4b5c      	ldr	r3, [pc, #368]	; (8002274 <showSmallImage+0x278>)
 8002104:	695a      	ldr	r2, [r3, #20]
 8002106:	4b5b      	ldr	r3, [pc, #364]	; (8002274 <showSmallImage+0x278>)
 8002108:	2180      	movs	r1, #128	; 0x80
 800210a:	0209      	lsls	r1, r1, #8
 800210c:	430a      	orrs	r2, r1
 800210e:	615a      	str	r2, [r3, #20]
//
		width=imInfo[0];
 8002110:	4e5c      	ldr	r6, [pc, #368]	; (8002284 <showSmallImage+0x288>)
 8002112:	19bb      	adds	r3, r7, r6
 8002114:	4a5c      	ldr	r2, [pc, #368]	; (8002288 <showSmallImage+0x28c>)
 8002116:	4951      	ldr	r1, [pc, #324]	; (800225c <showSmallImage+0x260>)
 8002118:	468c      	mov	ip, r1
 800211a:	44bc      	add	ip, r7
 800211c:	4462      	add	r2, ip
 800211e:	7812      	ldrb	r2, [r2, #0]
 8002120:	701a      	strb	r2, [r3, #0]
//		width=0x10;
		height=imInfo[1];
 8002122:	495a      	ldr	r1, [pc, #360]	; (800228c <showSmallImage+0x290>)
 8002124:	187b      	adds	r3, r7, r1
 8002126:	4a58      	ldr	r2, [pc, #352]	; (8002288 <showSmallImage+0x28c>)
 8002128:	484c      	ldr	r0, [pc, #304]	; (800225c <showSmallImage+0x260>)
 800212a:	4684      	mov	ip, r0
 800212c:	44bc      	add	ip, r7
 800212e:	4462      	add	r2, ip
 8002130:	7852      	ldrb	r2, [r2, #1]
 8002132:	701a      	strb	r2, [r3, #0]
//		height=0x07;
		len=(width*height>>1)+0x20;
 8002134:	19bb      	adds	r3, r7, r6
 8002136:	781b      	ldrb	r3, [r3, #0]
 8002138:	187a      	adds	r2, r7, r1
 800213a:	7812      	ldrb	r2, [r2, #0]
 800213c:	4353      	muls	r3, r2
 800213e:	105b      	asrs	r3, r3, #1
 8002140:	b29a      	uxth	r2, r3
 8002142:	4b53      	ldr	r3, [pc, #332]	; (8002290 <showSmallImage+0x294>)
 8002144:	18fb      	adds	r3, r7, r3
 8002146:	3220      	adds	r2, #32
 8002148:	801a      	strh	r2, [r3, #0]
		addrArray[0]+=0x02;
 800214a:	4b49      	ldr	r3, [pc, #292]	; (8002270 <showSmallImage+0x274>)
 800214c:	4a43      	ldr	r2, [pc, #268]	; (800225c <showSmallImage+0x260>)
 800214e:	4694      	mov	ip, r2
 8002150:	44bc      	add	ip, r7
 8002152:	4463      	add	r3, ip
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	3302      	adds	r3, #2
 8002158:	b2da      	uxtb	r2, r3
 800215a:	4b45      	ldr	r3, [pc, #276]	; (8002270 <showSmallImage+0x274>)
 800215c:	483f      	ldr	r0, [pc, #252]	; (800225c <showSmallImage+0x260>)
 800215e:	4684      	mov	ip, r0
 8002160:	44bc      	add	ip, r7
 8002162:	4463      	add	r3, ip
 8002164:	701a      	strb	r2, [r3, #0]
//len=0x38;
		USART2->ICR|=USART_ICR_ORECF;
 8002166:	4b4b      	ldr	r3, [pc, #300]	; (8002294 <showSmallImage+0x298>)
 8002168:	6a1a      	ldr	r2, [r3, #32]
 800216a:	4b4a      	ldr	r3, [pc, #296]	; (8002294 <showSmallImage+0x298>)
 800216c:	2108      	movs	r1, #8
 800216e:	430a      	orrs	r2, r1
 8002170:	621a      	str	r2, [r3, #32]
				memCMD = 0x13; //read command with 4-byte address
 8002172:	197b      	adds	r3, r7, r5
 8002174:	2213      	movs	r2, #19
 8002176:	701a      	strb	r2, [r3, #0]
//						addrArray[3]=0x00;
//						addrArray[2]=0x03;
//						addrArray[1]=0xC0;
//						addrArray[0]=0x02;

		GPIOC->ODR &= ~(1 << 15);	//reset cs
 8002178:	4b3e      	ldr	r3, [pc, #248]	; (8002274 <showSmallImage+0x278>)
 800217a:	695a      	ldr	r2, [r3, #20]
 800217c:	4b3d      	ldr	r3, [pc, #244]	; (8002274 <showSmallImage+0x278>)
 800217e:	493e      	ldr	r1, [pc, #248]	; (8002278 <showSmallImage+0x27c>)
 8002180:	400a      	ands	r2, r1
 8002182:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &memCMD, 1, 50);//read command with 4-byte address
 8002184:	1979      	adds	r1, r7, r5
 8002186:	483d      	ldr	r0, [pc, #244]	; (800227c <showSmallImage+0x280>)
 8002188:	2332      	movs	r3, #50	; 0x32
 800218a:	2201      	movs	r2, #1
 800218c:	f004 f91e 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[3],1, 50);	//send address
 8002190:	193b      	adds	r3, r7, r4
 8002192:	1cd9      	adds	r1, r3, #3
 8002194:	4839      	ldr	r0, [pc, #228]	; (800227c <showSmallImage+0x280>)
 8002196:	2332      	movs	r3, #50	; 0x32
 8002198:	2201      	movs	r2, #1
 800219a:	f004 f917 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[2],1, 50);	//send address
 800219e:	193b      	adds	r3, r7, r4
 80021a0:	1c99      	adds	r1, r3, #2
 80021a2:	4836      	ldr	r0, [pc, #216]	; (800227c <showSmallImage+0x280>)
 80021a4:	2332      	movs	r3, #50	; 0x32
 80021a6:	2201      	movs	r2, #1
 80021a8:	f004 f910 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[1],1, 50);	//send address
 80021ac:	193b      	adds	r3, r7, r4
 80021ae:	1c59      	adds	r1, r3, #1
 80021b0:	4832      	ldr	r0, [pc, #200]	; (800227c <showSmallImage+0x280>)
 80021b2:	2332      	movs	r3, #50	; 0x32
 80021b4:	2201      	movs	r2, #1
 80021b6:	f004 f909 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &addrArray[0],1, 50);	//send address
 80021ba:	1939      	adds	r1, r7, r4
 80021bc:	482f      	ldr	r0, [pc, #188]	; (800227c <showSmallImage+0x280>)
 80021be:	2332      	movs	r3, #50	; 0x32
 80021c0:	2201      	movs	r2, #1
 80021c2:	f004 f903 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, (uint8_t*) &MEM_Buffer,len, 5000);// 7 information bits about the image
 80021c6:	4c2e      	ldr	r4, [pc, #184]	; (8002280 <showSmallImage+0x284>)
 80021c8:	4b31      	ldr	r3, [pc, #196]	; (8002290 <showSmallImage+0x294>)
 80021ca:	18fb      	adds	r3, r7, r3
 80021cc:	881a      	ldrh	r2, [r3, #0]
 80021ce:	2514      	movs	r5, #20
 80021d0:	1979      	adds	r1, r7, r5
 80021d2:	482a      	ldr	r0, [pc, #168]	; (800227c <showSmallImage+0x280>)
 80021d4:	0023      	movs	r3, r4
 80021d6:	f004 fa51 	bl	800667c <HAL_SPI_Receive>
		GPIOC->ODR |= 1 << 15;	// set cs
 80021da:	4b26      	ldr	r3, [pc, #152]	; (8002274 <showSmallImage+0x278>)
 80021dc:	695a      	ldr	r2, [r3, #20]
 80021de:	4b25      	ldr	r3, [pc, #148]	; (8002274 <showSmallImage+0x278>)
 80021e0:	2180      	movs	r1, #128	; 0x80
 80021e2:	0209      	lsls	r1, r1, #8
 80021e4:	430a      	orrs	r2, r1
 80021e6:	615a      	str	r2, [r3, #20]
		weoDrawRectangleFilled(imX, imY, (imX+width-0x01), (imY+height-0x01), 0xFF,MEM_Buffer);	//    0xFF - 
 80021e8:	4b1d      	ldr	r3, [pc, #116]	; (8002260 <showSmallImage+0x264>)
 80021ea:	481c      	ldr	r0, [pc, #112]	; (800225c <showSmallImage+0x260>)
 80021ec:	183a      	adds	r2, r7, r0
 80021ee:	18d2      	adds	r2, r2, r3
 80021f0:	19bb      	adds	r3, r7, r6
 80021f2:	7812      	ldrb	r2, [r2, #0]
 80021f4:	781b      	ldrb	r3, [r3, #0]
 80021f6:	18d3      	adds	r3, r2, r3
 80021f8:	b2db      	uxtb	r3, r3
 80021fa:	3b01      	subs	r3, #1
 80021fc:	b2dc      	uxtb	r4, r3
 80021fe:	4b19      	ldr	r3, [pc, #100]	; (8002264 <showSmallImage+0x268>)
 8002200:	183a      	adds	r2, r7, r0
 8002202:	18d2      	adds	r2, r2, r3
 8002204:	4921      	ldr	r1, [pc, #132]	; (800228c <showSmallImage+0x290>)
 8002206:	187b      	adds	r3, r7, r1
 8002208:	7812      	ldrb	r2, [r2, #0]
 800220a:	781b      	ldrb	r3, [r3, #0]
 800220c:	18d3      	adds	r3, r2, r3
 800220e:	b2db      	uxtb	r3, r3
 8002210:	3b01      	subs	r3, #1
 8002212:	b2da      	uxtb	r2, r3
 8002214:	4b13      	ldr	r3, [pc, #76]	; (8002264 <showSmallImage+0x268>)
 8002216:	4911      	ldr	r1, [pc, #68]	; (800225c <showSmallImage+0x260>)
 8002218:	468c      	mov	ip, r1
 800221a:	44bc      	add	ip, r7
 800221c:	4463      	add	r3, ip
 800221e:	7819      	ldrb	r1, [r3, #0]
 8002220:	4b0f      	ldr	r3, [pc, #60]	; (8002260 <showSmallImage+0x264>)
 8002222:	480e      	ldr	r0, [pc, #56]	; (800225c <showSmallImage+0x260>)
 8002224:	4684      	mov	ip, r0
 8002226:	44bc      	add	ip, r7
 8002228:	4463      	add	r3, ip
 800222a:	7818      	ldrb	r0, [r3, #0]
 800222c:	197b      	adds	r3, r7, r5
 800222e:	9301      	str	r3, [sp, #4]
 8002230:	23ff      	movs	r3, #255	; 0xff
 8002232:	9300      	str	r3, [sp, #0]
 8002234:	0013      	movs	r3, r2
 8002236:	0022      	movs	r2, r4
 8002238:	f7ff f834 	bl	80012a4 <weoDrawRectangleFilled>
//		weoDrawRectangleFilled(0x00, 0x00, 0x0F, 0x06, 0xFF,MEM_Buffer);
//		printASCIIarray(0x20,0x00,0x01,width);
		GPIOC->ODR |= 1 << 6;	//set BF
 800223c:	4b0d      	ldr	r3, [pc, #52]	; (8002274 <showSmallImage+0x278>)
 800223e:	695a      	ldr	r2, [r3, #20]
 8002240:	4b0c      	ldr	r3, [pc, #48]	; (8002274 <showSmallImage+0x278>)
 8002242:	2140      	movs	r1, #64	; 0x40
 8002244:	430a      	orrs	r2, r1
 8002246:	615a      	str	r2, [r3, #20]

	}
 8002248:	46c0      	nop			; (mov r8, r8)
 800224a:	0018      	movs	r0, r3
 800224c:	46bd      	mov	sp, r7
 800224e:	4b12      	ldr	r3, [pc, #72]	; (8002298 <showSmallImage+0x29c>)
 8002250:	449d      	add	sp, r3
 8002252:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002254:	ffffdfd4 	.word	0xffffdfd4
 8002258:	ffffdfe7 	.word	0xffffdfe7
 800225c:	00002020 	.word	0x00002020
 8002260:	ffffdfe6 	.word	0xffffdfe6
 8002264:	ffffdfe5 	.word	0xffffdfe5
 8002268:	0000201c 	.word	0x0000201c
 800226c:	00002017 	.word	0x00002017
 8002270:	ffffdfec 	.word	0xffffdfec
 8002274:	50000800 	.word	0x50000800
 8002278:	ffff7fff 	.word	0xffff7fff
 800227c:	200051a4 	.word	0x200051a4
 8002280:	00001388 	.word	0x00001388
 8002284:	0000201b 	.word	0x0000201b
 8002288:	ffffdff0 	.word	0xffffdff0
 800228c:	0000201a 	.word	0x0000201a
 8002290:	00002018 	.word	0x00002018
 8002294:	40004400 	.word	0x40004400
 8002298:	00002024 	.word	0x00002024

0800229c <MEM_GetID>:
		dat = 0x04;
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 5);//write disable Is it neccessary, if WP pin is used????????????????????????????
		GPIOC->ODR |= 1 << 15;	// set cs
//    GPIOC->ODR &= ~(1 << 14);//Write Disable
	}
	uint32_t MEM_GetID(void) {
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
		uint8_t dat;
		uint8_t tmp[1] = { 0x00 };
 80022a2:	1d3b      	adds	r3, r7, #4
 80022a4:	4a29      	ldr	r2, [pc, #164]	; (800234c <MEM_GetID+0xb0>)
 80022a6:	7812      	ldrb	r2, [r2, #0]
 80022a8:	701a      	strb	r2, [r3, #0]
		dat = 0x9E;
 80022aa:	1dfb      	adds	r3, r7, #7
 80022ac:	229e      	movs	r2, #158	; 0x9e
 80022ae:	701a      	strb	r2, [r3, #0]
		GPIOC->ODR &= ~(1 << 15);	//reset cs
 80022b0:	4b27      	ldr	r3, [pc, #156]	; (8002350 <MEM_GetID+0xb4>)
 80022b2:	695a      	ldr	r2, [r3, #20]
 80022b4:	4b26      	ldr	r3, [pc, #152]	; (8002350 <MEM_GetID+0xb4>)
 80022b6:	4927      	ldr	r1, [pc, #156]	; (8002354 <MEM_GetID+0xb8>)
 80022b8:	400a      	ands	r2, r1
 80022ba:	615a      	str	r2, [r3, #20]
		HAL_SPI_Transmit(&hspi2, (uint8_t*) &dat, 1, 50);	//read ID command
 80022bc:	1df9      	adds	r1, r7, #7
 80022be:	4826      	ldr	r0, [pc, #152]	; (8002358 <MEM_GetID+0xbc>)
 80022c0:	2332      	movs	r3, #50	; 0x32
 80022c2:	2201      	movs	r2, #1
 80022c4:	f004 f882 	bl	80063cc <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 80022c8:	23fa      	movs	r3, #250	; 0xfa
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	1d39      	adds	r1, r7, #4
 80022ce:	4822      	ldr	r0, [pc, #136]	; (8002358 <MEM_GetID+0xbc>)
 80022d0:	2201      	movs	r2, #1
 80022d2:	f004 f9d3 	bl	800667c <HAL_SPI_Receive>
		MEM_ID = (uint32_t) tmp[0];
 80022d6:	1d3b      	adds	r3, r7, #4
 80022d8:	781b      	ldrb	r3, [r3, #0]
 80022da:	001a      	movs	r2, r3
 80022dc:	4b1f      	ldr	r3, [pc, #124]	; (800235c <MEM_GetID+0xc0>)
 80022de:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;                    			//MSB
 80022e0:	4b1e      	ldr	r3, [pc, #120]	; (800235c <MEM_GetID+0xc0>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	021a      	lsls	r2, r3, #8
 80022e6:	4b1d      	ldr	r3, [pc, #116]	; (800235c <MEM_GetID+0xc0>)
 80022e8:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 80022ea:	23fa      	movs	r3, #250	; 0xfa
 80022ec:	009b      	lsls	r3, r3, #2
 80022ee:	1d39      	adds	r1, r7, #4
 80022f0:	4819      	ldr	r0, [pc, #100]	; (8002358 <MEM_GetID+0xbc>)
 80022f2:	2201      	movs	r2, #1
 80022f4:	f004 f9c2 	bl	800667c <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 80022f8:	1d3b      	adds	r3, r7, #4
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	001a      	movs	r2, r3
 80022fe:	4b17      	ldr	r3, [pc, #92]	; (800235c <MEM_GetID+0xc0>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	18d2      	adds	r2, r2, r3
 8002304:	4b15      	ldr	r3, [pc, #84]	; (800235c <MEM_GetID+0xc0>)
 8002306:	601a      	str	r2, [r3, #0]
		MEM_ID <<= 8;
 8002308:	4b14      	ldr	r3, [pc, #80]	; (800235c <MEM_GetID+0xc0>)
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	021a      	lsls	r2, r3, #8
 800230e:	4b13      	ldr	r3, [pc, #76]	; (800235c <MEM_GetID+0xc0>)
 8002310:	601a      	str	r2, [r3, #0]
		HAL_SPI_Receive(&hspi2, tmp, 1, 1000);
 8002312:	23fa      	movs	r3, #250	; 0xfa
 8002314:	009b      	lsls	r3, r3, #2
 8002316:	1d39      	adds	r1, r7, #4
 8002318:	480f      	ldr	r0, [pc, #60]	; (8002358 <MEM_GetID+0xbc>)
 800231a:	2201      	movs	r2, #1
 800231c:	f004 f9ae 	bl	800667c <HAL_SPI_Receive>
		MEM_ID += (uint32_t) tmp[0];
 8002320:	1d3b      	adds	r3, r7, #4
 8002322:	781b      	ldrb	r3, [r3, #0]
 8002324:	001a      	movs	r2, r3
 8002326:	4b0d      	ldr	r3, [pc, #52]	; (800235c <MEM_GetID+0xc0>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	18d2      	adds	r2, r2, r3
 800232c:	4b0b      	ldr	r3, [pc, #44]	; (800235c <MEM_GetID+0xc0>)
 800232e:	601a      	str	r2, [r3, #0]
		GPIOC->ODR |= 1 << 15;                    			// set cs
 8002330:	4b07      	ldr	r3, [pc, #28]	; (8002350 <MEM_GetID+0xb4>)
 8002332:	695a      	ldr	r2, [r3, #20]
 8002334:	4b06      	ldr	r3, [pc, #24]	; (8002350 <MEM_GetID+0xb4>)
 8002336:	2180      	movs	r1, #128	; 0x80
 8002338:	0209      	lsls	r1, r1, #8
 800233a:	430a      	orrs	r2, r1
 800233c:	615a      	str	r2, [r3, #20]
		return (MEM_ID);
 800233e:	4b07      	ldr	r3, [pc, #28]	; (800235c <MEM_GetID+0xc0>)
 8002340:	681b      	ldr	r3, [r3, #0]
	}
 8002342:	0018      	movs	r0, r3
 8002344:	46bd      	mov	sp, r7
 8002346:	b002      	add	sp, #8
 8002348:	bd80      	pop	{r7, pc}
 800234a:	46c0      	nop			; (mov r8, r8)
 800234c:	080099b0 	.word	0x080099b0
 8002350:	50000800 	.word	0x50000800
 8002354:	ffff7fff 	.word	0xffff7fff
 8002358:	200051a4 	.word	0x200051a4
 800235c:	2000515c 	.word	0x2000515c

08002360 <cmdExecute>:
//		HAL_Delay(1000);
	}
	uint16_t Scount(void){

	}
	uint8_t cmdExecute(uint8_t cmd2Execute){
 8002360:	b580      	push	{r7, lr}
 8002362:	b082      	sub	sp, #8
 8002364:	af00      	add	r7, sp, #0
 8002366:	0002      	movs	r2, r0
 8002368:	1dfb      	adds	r3, r7, #7
 800236a:	701a      	strb	r2, [r3, #0]
		if(cmd[0]==0xFF){}
 800236c:	4b39      	ldr	r3, [pc, #228]	; (8002454 <cmdExecute+0xf4>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	2bff      	cmp	r3, #255	; 0xff
 8002372:	d069      	beq.n	8002448 <cmdExecute+0xe8>
		else{
			if (bf4me!=0x00){}
 8002374:	4b38      	ldr	r3, [pc, #224]	; (8002458 <cmdExecute+0xf8>)
 8002376:	781b      	ldrb	r3, [r3, #0]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d165      	bne.n	8002448 <cmdExecute+0xe8>
			else{
		USART2->ICR|=USART_ICR_ORECF;
 800237c:	4b37      	ldr	r3, [pc, #220]	; (800245c <cmdExecute+0xfc>)
 800237e:	6a1a      	ldr	r2, [r3, #32]
 8002380:	4b36      	ldr	r3, [pc, #216]	; (800245c <cmdExecute+0xfc>)
 8002382:	2108      	movs	r1, #8
 8002384:	430a      	orrs	r2, r1
 8002386:	621a      	str	r2, [r3, #32]
//			dataASCII[0]=0x31;
//			dataASCII[1]=0x32;
//			printASCIIarray(0x00,0x00,0x02,dataASCII);
//			weoDrawRectangleFilled(0x00, 0x00, 0x0E, 0x25, 0xFF, h2);//works
				}
		if(cmd2Execute==0x11){
 8002388:	1dfb      	adds	r3, r7, #7
 800238a:	781b      	ldrb	r3, [r3, #0]
 800238c:	2b11      	cmp	r3, #17
 800238e:	d10d      	bne.n	80023ac <cmdExecute+0x4c>
			bf4me=0x11;	//set BF flag 4 me
 8002390:	4b31      	ldr	r3, [pc, #196]	; (8002458 <cmdExecute+0xf8>)
 8002392:	2211      	movs	r2, #17
 8002394:	701a      	strb	r2, [r3, #0]
			GPIOC->ODR &= ~(1 << 6);	//reset BF
 8002396:	4b32      	ldr	r3, [pc, #200]	; (8002460 <cmdExecute+0x100>)
 8002398:	695a      	ldr	r2, [r3, #20]
 800239a:	4b31      	ldr	r3, [pc, #196]	; (8002460 <cmdExecute+0x100>)
 800239c:	2140      	movs	r1, #64	; 0x40
 800239e:	438a      	bics	r2, r1
 80023a0:	615a      	str	r2, [r3, #20]

			showFullScreen(picNum);
 80023a2:	4b30      	ldr	r3, [pc, #192]	; (8002464 <cmdExecute+0x104>)
 80023a4:	781b      	ldrb	r3, [r3, #0]
 80023a6:	0018      	movs	r0, r3
 80023a8:	f7ff fd86 	bl	8001eb8 <showFullScreen>
//			showSmallImage(picNum,0x00,0x00);
				}
		if(cmd2Execute==0x12){
 80023ac:	1dfb      	adds	r3, r7, #7
 80023ae:	781b      	ldrb	r3, [r3, #0]
 80023b0:	2b12      	cmp	r3, #18
 80023b2:	d113      	bne.n	80023dc <cmdExecute+0x7c>
			bf4me=0x12;	//set BF flag 4 me
 80023b4:	4b28      	ldr	r3, [pc, #160]	; (8002458 <cmdExecute+0xf8>)
 80023b6:	2212      	movs	r2, #18
 80023b8:	701a      	strb	r2, [r3, #0]
			GPIOC->ODR &= ~(1 << 6);	//reset BF
 80023ba:	4b29      	ldr	r3, [pc, #164]	; (8002460 <cmdExecute+0x100>)
 80023bc:	695a      	ldr	r2, [r3, #20]
 80023be:	4b28      	ldr	r3, [pc, #160]	; (8002460 <cmdExecute+0x100>)
 80023c0:	2140      	movs	r1, #64	; 0x40
 80023c2:	438a      	bics	r2, r1
 80023c4:	615a      	str	r2, [r3, #20]

			showSmallImage(picNum,imX,imY);
 80023c6:	4b27      	ldr	r3, [pc, #156]	; (8002464 <cmdExecute+0x104>)
 80023c8:	7818      	ldrb	r0, [r3, #0]
 80023ca:	4b27      	ldr	r3, [pc, #156]	; (8002468 <cmdExecute+0x108>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	b2d9      	uxtb	r1, r3
 80023d0:	4b26      	ldr	r3, [pc, #152]	; (800246c <cmdExecute+0x10c>)
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	001a      	movs	r2, r3
 80023d8:	f7ff fe10 	bl	8001ffc <showSmallImage>
				}
		if(cmd2Execute==0x13){
 80023dc:	1dfb      	adds	r3, r7, #7
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	2b13      	cmp	r3, #19
 80023e2:	d113      	bne.n	800240c <cmdExecute+0xac>
			bf4me=0x13;	//set BF flag 4 me
 80023e4:	4b1c      	ldr	r3, [pc, #112]	; (8002458 <cmdExecute+0xf8>)
 80023e6:	2213      	movs	r2, #19
 80023e8:	701a      	strb	r2, [r3, #0]
			GPIOC->ODR &= ~(1 << 6);	//reset BF
 80023ea:	4b1d      	ldr	r3, [pc, #116]	; (8002460 <cmdExecute+0x100>)
 80023ec:	695a      	ldr	r2, [r3, #20]
 80023ee:	4b1c      	ldr	r3, [pc, #112]	; (8002460 <cmdExecute+0x100>)
 80023f0:	2140      	movs	r1, #64	; 0x40
 80023f2:	438a      	bics	r2, r1
 80023f4:	615a      	str	r2, [r3, #20]

//			printASCIIarray_old(imX,imY, strLen,dataASCII);
			printASCIIarray(imX,imY, strLen,dataASCII);
 80023f6:	4b1c      	ldr	r3, [pc, #112]	; (8002468 <cmdExecute+0x108>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	b2d8      	uxtb	r0, r3
 80023fc:	4b1b      	ldr	r3, [pc, #108]	; (800246c <cmdExecute+0x10c>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	b2d9      	uxtb	r1, r3
 8002402:	4b1b      	ldr	r3, [pc, #108]	; (8002470 <cmdExecute+0x110>)
 8002404:	781a      	ldrb	r2, [r3, #0]
 8002406:	4b1b      	ldr	r3, [pc, #108]	; (8002474 <cmdExecute+0x114>)
 8002408:	f000 f836 	bl	8002478 <printASCIIarray>
				}
		if(cmd2Execute==0x14){
 800240c:	1dfb      	adds	r3, r7, #7
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	2b14      	cmp	r3, #20
 8002412:	d108      	bne.n	8002426 <cmdExecute+0xc6>
			bf4me=0x14;	//set BF flag 4 me
 8002414:	4b10      	ldr	r3, [pc, #64]	; (8002458 <cmdExecute+0xf8>)
 8002416:	2214      	movs	r2, #20
 8002418:	701a      	strb	r2, [r3, #0]
			GPIOC->ODR &= ~(1 << 6);	//reset BF
 800241a:	4b11      	ldr	r3, [pc, #68]	; (8002460 <cmdExecute+0x100>)
 800241c:	695a      	ldr	r2, [r3, #20]
 800241e:	4b10      	ldr	r3, [pc, #64]	; (8002460 <cmdExecute+0x100>)
 8002420:	2140      	movs	r1, #64	; 0x40
 8002422:	438a      	bics	r2, r1
 8002424:	615a      	str	r2, [r3, #20]


				}
		if(cmd2Execute==0x15){
 8002426:	1dfb      	adds	r3, r7, #7
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	2b15      	cmp	r3, #21
 800242c:	d102      	bne.n	8002434 <cmdExecute+0xd4>
			bf4me=0x15;	//set BF flag 4 me
 800242e:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <cmdExecute+0xf8>)
 8002430:	2215      	movs	r2, #21
 8002432:	701a      	strb	r2, [r3, #0]
				}
		if(cmd2Execute==0x16){
 8002434:	1dfb      	adds	r3, r7, #7
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	2b16      	cmp	r3, #22
 800243a:	d102      	bne.n	8002442 <cmdExecute+0xe2>
			bf4me=0x16;	//set BF flag 4 me
 800243c:	4b06      	ldr	r3, [pc, #24]	; (8002458 <cmdExecute+0xf8>)
 800243e:	2216      	movs	r2, #22
 8002440:	701a      	strb	r2, [r3, #0]

				}
		if(cmd2Execute==0x00){

				}
		if(cmd2Execute=0x00){
 8002442:	1dfb      	adds	r3, r7, #7
 8002444:	2200      	movs	r2, #0
 8002446:	701a      	strb	r2, [r3, #0]

				}
			}
		}
	}
 8002448:	46c0      	nop			; (mov r8, r8)
 800244a:	0018      	movs	r0, r3
 800244c:	46bd      	mov	sp, r7
 800244e:	b002      	add	sp, #8
 8002450:	bd80      	pop	{r7, pc}
 8002452:	46c0      	nop			; (mov r8, r8)
 8002454:	200054a0 	.word	0x200054a0
 8002458:	200053cc 	.word	0x200053cc
 800245c:	40004400 	.word	0x40004400
 8002460:	50000800 	.word	0x50000800
 8002464:	20005375 	.word	0x20005375
 8002468:	2000527c 	.word	0x2000527c
 800246c:	200052b4 	.word	0x200052b4
 8002470:	200053b5 	.word	0x200053b5
 8002474:	20005194 	.word	0x20005194

08002478 <printASCIIarray>:
		for(i=0;i<48;i++){
		weoBuffer[i]=0x00;
		}
		GPIOC->ODR |= 1 << 6;	//set BF
	}
	uint8_t printASCIIarray(uint8_t imX,uint8_t imY,uint8_t strLen,uint8_t dataASCII[]){
 8002478:	b5b0      	push	{r4, r5, r7, lr}
 800247a:	b092      	sub	sp, #72	; 0x48
 800247c:	af02      	add	r7, sp, #8
 800247e:	0004      	movs	r4, r0
 8002480:	0008      	movs	r0, r1
 8002482:	0011      	movs	r1, r2
 8002484:	603b      	str	r3, [r7, #0]
 8002486:	1dfb      	adds	r3, r7, #7
 8002488:	1c22      	adds	r2, r4, #0
 800248a:	701a      	strb	r2, [r3, #0]
 800248c:	1dbb      	adds	r3, r7, #6
 800248e:	1c02      	adds	r2, r0, #0
 8002490:	701a      	strb	r2, [r3, #0]
 8002492:	1d7b      	adds	r3, r7, #5
 8002494:	1c0a      	adds	r2, r1, #0
 8002496:	701a      	strb	r2, [r3, #0]
			uint8_t j,Y_height,X_width,ASCII_X;
			uint8_t weoBuffer[49];
			uint16_t i;
			ASCII_X=imX;
 8002498:	233e      	movs	r3, #62	; 0x3e
 800249a:	18fb      	adds	r3, r7, r3
 800249c:	1dfa      	adds	r2, r7, #7
 800249e:	7812      	ldrb	r2, [r2, #0]
 80024a0:	701a      	strb	r2, [r3, #0]

			for (i=0;i<=strLen;i++){
 80024a2:	233c      	movs	r3, #60	; 0x3c
 80024a4:	18fb      	adds	r3, r7, r3
 80024a6:	2200      	movs	r2, #0
 80024a8:	801a      	strh	r2, [r3, #0]
 80024aa:	e04f      	b.n	800254c <printASCIIarray+0xd4>
//			if ( dataASCII[i]==0x39 ) {
				for(j=0;j<49;j++){
 80024ac:	233f      	movs	r3, #63	; 0x3f
 80024ae:	18fb      	adds	r3, r7, r3
 80024b0:	2200      	movs	r2, #0
 80024b2:	701a      	strb	r2, [r3, #0]
 80024b4:	e01b      	b.n	80024ee <printASCIIarray+0x76>
									weoBuffer[j]=FONT_X[dataASCII[i]][j];
 80024b6:	233c      	movs	r3, #60	; 0x3c
 80024b8:	18fb      	adds	r3, r7, r3
 80024ba:	881b      	ldrh	r3, [r3, #0]
 80024bc:	683a      	ldr	r2, [r7, #0]
 80024be:	18d3      	adds	r3, r2, r3
 80024c0:	781b      	ldrb	r3, [r3, #0]
 80024c2:	001a      	movs	r2, r3
 80024c4:	253f      	movs	r5, #63	; 0x3f
 80024c6:	197b      	adds	r3, r7, r5
 80024c8:	7818      	ldrb	r0, [r3, #0]
 80024ca:	197b      	adds	r3, r7, r5
 80024cc:	7819      	ldrb	r1, [r3, #0]
 80024ce:	4c33      	ldr	r4, [pc, #204]	; (800259c <printASCIIarray+0x124>)
 80024d0:	0013      	movs	r3, r2
 80024d2:	00db      	lsls	r3, r3, #3
 80024d4:	1a9b      	subs	r3, r3, r2
 80024d6:	00da      	lsls	r2, r3, #3
 80024d8:	1ad2      	subs	r2, r2, r3
 80024da:	18a3      	adds	r3, r4, r2
 80024dc:	5c1a      	ldrb	r2, [r3, r0]
 80024de:	2308      	movs	r3, #8
 80024e0:	18fb      	adds	r3, r7, r3
 80024e2:	545a      	strb	r2, [r3, r1]
				for(j=0;j<49;j++){
 80024e4:	197b      	adds	r3, r7, r5
 80024e6:	781a      	ldrb	r2, [r3, #0]
 80024e8:	197b      	adds	r3, r7, r5
 80024ea:	3201      	adds	r2, #1
 80024ec:	701a      	strb	r2, [r3, #0]
 80024ee:	233f      	movs	r3, #63	; 0x3f
 80024f0:	18fb      	adds	r3, r7, r3
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b30      	cmp	r3, #48	; 0x30
 80024f6:	d9de      	bls.n	80024b6 <printASCIIarray+0x3e>
									}
			        	weoDrawRectangleFilled(ASCII_X,imY,ASCII_X+X_increment-0,imY+ASCII_height-0,0xFF,weoBuffer);
 80024f8:	4b29      	ldr	r3, [pc, #164]	; (80025a0 <printASCIIarray+0x128>)
 80024fa:	781a      	ldrb	r2, [r3, #0]
 80024fc:	203e      	movs	r0, #62	; 0x3e
 80024fe:	183b      	adds	r3, r7, r0
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	18d3      	adds	r3, r2, r3
 8002504:	b2dc      	uxtb	r4, r3
 8002506:	4b27      	ldr	r3, [pc, #156]	; (80025a4 <printASCIIarray+0x12c>)
 8002508:	781a      	ldrb	r2, [r3, #0]
 800250a:	1dbb      	adds	r3, r7, #6
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	18d3      	adds	r3, r2, r3
 8002510:	b2da      	uxtb	r2, r3
 8002512:	1dbb      	adds	r3, r7, #6
 8002514:	7819      	ldrb	r1, [r3, #0]
 8002516:	0005      	movs	r5, r0
 8002518:	183b      	adds	r3, r7, r0
 800251a:	7818      	ldrb	r0, [r3, #0]
 800251c:	2308      	movs	r3, #8
 800251e:	18fb      	adds	r3, r7, r3
 8002520:	9301      	str	r3, [sp, #4]
 8002522:	23ff      	movs	r3, #255	; 0xff
 8002524:	9300      	str	r3, [sp, #0]
 8002526:	0013      	movs	r3, r2
 8002528:	0022      	movs	r2, r4
 800252a:	f7fe febb 	bl	80012a4 <weoDrawRectangleFilled>
//				weoDrawRectangleFilled(ASCII_X,imY,ASCII_X+X_increment-0,imY+ASCII_height-0,0xFF,FONT_X[dataASCII[i]]);
//				weoDrawRectangleFilled(ASCII_X,imY,ASCII_X+0x06,imY+0x0D,0xFF,weoBuffer);
//			}

				ASCII_X += X_increment+1;
 800252e:	4b1c      	ldr	r3, [pc, #112]	; (80025a0 <printASCIIarray+0x128>)
 8002530:	781a      	ldrb	r2, [r3, #0]
 8002532:	197b      	adds	r3, r7, r5
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	18d3      	adds	r3, r2, r3
 8002538:	b2da      	uxtb	r2, r3
 800253a:	197b      	adds	r3, r7, r5
 800253c:	3201      	adds	r2, #1
 800253e:	701a      	strb	r2, [r3, #0]
			for (i=0;i<=strLen;i++){
 8002540:	213c      	movs	r1, #60	; 0x3c
 8002542:	187b      	adds	r3, r7, r1
 8002544:	881a      	ldrh	r2, [r3, #0]
 8002546:	187b      	adds	r3, r7, r1
 8002548:	3201      	adds	r2, #1
 800254a:	801a      	strh	r2, [r3, #0]
 800254c:	1d7b      	adds	r3, r7, #5
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	b29b      	uxth	r3, r3
 8002552:	213c      	movs	r1, #60	; 0x3c
 8002554:	187a      	adds	r2, r7, r1
 8002556:	8812      	ldrh	r2, [r2, #0]
 8002558:	429a      	cmp	r2, r3
 800255a:	d9a7      	bls.n	80024ac <printASCIIarray+0x34>
			}
			for(i=0;i<49;i++){
 800255c:	187b      	adds	r3, r7, r1
 800255e:	2200      	movs	r2, #0
 8002560:	801a      	strh	r2, [r3, #0]
 8002562:	e00b      	b.n	800257c <printASCIIarray+0x104>
			weoBuffer[i]=0x00;
 8002564:	203c      	movs	r0, #60	; 0x3c
 8002566:	183b      	adds	r3, r7, r0
 8002568:	881b      	ldrh	r3, [r3, #0]
 800256a:	2208      	movs	r2, #8
 800256c:	18ba      	adds	r2, r7, r2
 800256e:	2100      	movs	r1, #0
 8002570:	54d1      	strb	r1, [r2, r3]
			for(i=0;i<49;i++){
 8002572:	183b      	adds	r3, r7, r0
 8002574:	881a      	ldrh	r2, [r3, #0]
 8002576:	183b      	adds	r3, r7, r0
 8002578:	3201      	adds	r2, #1
 800257a:	801a      	strh	r2, [r3, #0]
 800257c:	233c      	movs	r3, #60	; 0x3c
 800257e:	18fb      	adds	r3, r7, r3
 8002580:	881b      	ldrh	r3, [r3, #0]
 8002582:	2b30      	cmp	r3, #48	; 0x30
 8002584:	d9ee      	bls.n	8002564 <printASCIIarray+0xec>
			}
			GPIOC->ODR |= 1 << 6;	//set BF
 8002586:	4b08      	ldr	r3, [pc, #32]	; (80025a8 <printASCIIarray+0x130>)
 8002588:	695a      	ldr	r2, [r3, #20]
 800258a:	4b07      	ldr	r3, [pc, #28]	; (80025a8 <printASCIIarray+0x130>)
 800258c:	2140      	movs	r1, #64	; 0x40
 800258e:	430a      	orrs	r2, r1
 8002590:	615a      	str	r2, [r3, #20]

		}
 8002592:	46c0      	nop			; (mov r8, r8)
 8002594:	0018      	movs	r0, r3
 8002596:	46bd      	mov	sp, r7
 8002598:	b010      	add	sp, #64	; 0x40
 800259a:	bdb0      	pop	{r4, r5, r7, pc}
 800259c:	20000000 	.word	0x20000000
 80025a0:	20003130 	.word	0x20003130
 80025a4:	20003131 	.word	0x20003131
 80025a8:	50000800 	.word	0x50000800

080025ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
		/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80025b0:	46c0      	nop			; (mov r8, r8)
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
	...

080025b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025be:	4b11      	ldr	r3, [pc, #68]	; (8002604 <HAL_MspInit+0x4c>)
 80025c0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80025c2:	4b10      	ldr	r3, [pc, #64]	; (8002604 <HAL_MspInit+0x4c>)
 80025c4:	2101      	movs	r1, #1
 80025c6:	430a      	orrs	r2, r1
 80025c8:	641a      	str	r2, [r3, #64]	; 0x40
 80025ca:	4b0e      	ldr	r3, [pc, #56]	; (8002604 <HAL_MspInit+0x4c>)
 80025cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ce:	2201      	movs	r2, #1
 80025d0:	4013      	ands	r3, r2
 80025d2:	607b      	str	r3, [r7, #4]
 80025d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025d6:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <HAL_MspInit+0x4c>)
 80025d8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025da:	4b0a      	ldr	r3, [pc, #40]	; (8002604 <HAL_MspInit+0x4c>)
 80025dc:	2180      	movs	r1, #128	; 0x80
 80025de:	0549      	lsls	r1, r1, #21
 80025e0:	430a      	orrs	r2, r1
 80025e2:	63da      	str	r2, [r3, #60]	; 0x3c
 80025e4:	4b07      	ldr	r3, [pc, #28]	; (8002604 <HAL_MspInit+0x4c>)
 80025e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80025e8:	2380      	movs	r3, #128	; 0x80
 80025ea:	055b      	lsls	r3, r3, #21
 80025ec:	4013      	ands	r3, r2
 80025ee:	603b      	str	r3, [r7, #0]
 80025f0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE);
 80025f2:	2380      	movs	r3, #128	; 0x80
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	0018      	movs	r0, r3
 80025f8:	f000 fc5a 	bl	8002eb0 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025fc:	46c0      	nop			; (mov r8, r8)
 80025fe:	46bd      	mov	sp, r7
 8002600:	b002      	add	sp, #8
 8002602:	bd80      	pop	{r7, pc}
 8002604:	40021000 	.word	0x40021000

08002608 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8002608:	b590      	push	{r4, r7, lr}
 800260a:	b089      	sub	sp, #36	; 0x24
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002610:	240c      	movs	r4, #12
 8002612:	193b      	adds	r3, r7, r4
 8002614:	0018      	movs	r0, r3
 8002616:	2314      	movs	r3, #20
 8002618:	001a      	movs	r2, r3
 800261a:	2100      	movs	r1, #0
 800261c:	f007 f9b4 	bl	8009988 <memset>
  if(hcomp->Instance==COMP1)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a10      	ldr	r2, [pc, #64]	; (8002668 <HAL_COMP_MspInit+0x60>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d11a      	bne.n	8002660 <HAL_COMP_MspInit+0x58>
  {
  /* USER CODE BEGIN COMP1_MspInit 0 */

  /* USER CODE END COMP1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800262a:	4b10      	ldr	r3, [pc, #64]	; (800266c <HAL_COMP_MspInit+0x64>)
 800262c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800262e:	4b0f      	ldr	r3, [pc, #60]	; (800266c <HAL_COMP_MspInit+0x64>)
 8002630:	2102      	movs	r1, #2
 8002632:	430a      	orrs	r2, r1
 8002634:	635a      	str	r2, [r3, #52]	; 0x34
 8002636:	4b0d      	ldr	r3, [pc, #52]	; (800266c <HAL_COMP_MspInit+0x64>)
 8002638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800263a:	2202      	movs	r2, #2
 800263c:	4013      	ands	r3, r2
 800263e:	60bb      	str	r3, [r7, #8]
 8002640:	68bb      	ldr	r3, [r7, #8]
    /**COMP1 GPIO Configuration
    PB2     ------> COMP1_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002642:	193b      	adds	r3, r7, r4
 8002644:	2204      	movs	r2, #4
 8002646:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002648:	193b      	adds	r3, r7, r4
 800264a:	2203      	movs	r2, #3
 800264c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800264e:	193b      	adds	r3, r7, r4
 8002650:	2200      	movs	r2, #0
 8002652:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002654:	193b      	adds	r3, r7, r4
 8002656:	4a06      	ldr	r2, [pc, #24]	; (8002670 <HAL_COMP_MspInit+0x68>)
 8002658:	0019      	movs	r1, r3
 800265a:	0010      	movs	r0, r2
 800265c:	f001 f97e 	bl	800395c <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP1_MspInit 1 */

  /* USER CODE END COMP1_MspInit 1 */
  }

}
 8002660:	46c0      	nop			; (mov r8, r8)
 8002662:	46bd      	mov	sp, r7
 8002664:	b009      	add	sp, #36	; 0x24
 8002666:	bd90      	pop	{r4, r7, pc}
 8002668:	40010200 	.word	0x40010200
 800266c:	40021000 	.word	0x40021000
 8002670:	50000400 	.word	0x50000400

08002674 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002674:	b590      	push	{r4, r7, lr}
 8002676:	b08b      	sub	sp, #44	; 0x2c
 8002678:	af00      	add	r7, sp, #0
 800267a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800267c:	2414      	movs	r4, #20
 800267e:	193b      	adds	r3, r7, r4
 8002680:	0018      	movs	r0, r3
 8002682:	2314      	movs	r3, #20
 8002684:	001a      	movs	r2, r3
 8002686:	2100      	movs	r1, #0
 8002688:	f007 f97e 	bl	8009988 <memset>
  if(hi2c->Instance==I2C1)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	4a20      	ldr	r2, [pc, #128]	; (8002714 <HAL_I2C_MspInit+0xa0>)
 8002692:	4293      	cmp	r3, r2
 8002694:	d139      	bne.n	800270a <HAL_I2C_MspInit+0x96>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002696:	4b20      	ldr	r3, [pc, #128]	; (8002718 <HAL_I2C_MspInit+0xa4>)
 8002698:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800269a:	4b1f      	ldr	r3, [pc, #124]	; (8002718 <HAL_I2C_MspInit+0xa4>)
 800269c:	2101      	movs	r1, #1
 800269e:	430a      	orrs	r2, r1
 80026a0:	635a      	str	r2, [r3, #52]	; 0x34
 80026a2:	4b1d      	ldr	r3, [pc, #116]	; (8002718 <HAL_I2C_MspInit+0xa4>)
 80026a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80026a6:	2201      	movs	r2, #1
 80026a8:	4013      	ands	r3, r2
 80026aa:	613b      	str	r3, [r7, #16]
 80026ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80026ae:	193b      	adds	r3, r7, r4
 80026b0:	22c0      	movs	r2, #192	; 0xc0
 80026b2:	00d2      	lsls	r2, r2, #3
 80026b4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026b6:	0021      	movs	r1, r4
 80026b8:	187b      	adds	r3, r7, r1
 80026ba:	2212      	movs	r2, #18
 80026bc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80026be:	187b      	adds	r3, r7, r1
 80026c0:	2201      	movs	r2, #1
 80026c2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026c4:	187b      	adds	r3, r7, r1
 80026c6:	2200      	movs	r2, #0
 80026c8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80026ca:	187b      	adds	r3, r7, r1
 80026cc:	2206      	movs	r2, #6
 80026ce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d0:	187a      	adds	r2, r7, r1
 80026d2:	23a0      	movs	r3, #160	; 0xa0
 80026d4:	05db      	lsls	r3, r3, #23
 80026d6:	0011      	movs	r1, r2
 80026d8:	0018      	movs	r0, r3
 80026da:	f001 f93f 	bl	800395c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80026de:	4b0e      	ldr	r3, [pc, #56]	; (8002718 <HAL_I2C_MspInit+0xa4>)
 80026e0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80026e2:	4b0d      	ldr	r3, [pc, #52]	; (8002718 <HAL_I2C_MspInit+0xa4>)
 80026e4:	2180      	movs	r1, #128	; 0x80
 80026e6:	0389      	lsls	r1, r1, #14
 80026e8:	430a      	orrs	r2, r1
 80026ea:	63da      	str	r2, [r3, #60]	; 0x3c
 80026ec:	4b0a      	ldr	r3, [pc, #40]	; (8002718 <HAL_I2C_MspInit+0xa4>)
 80026ee:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80026f0:	2380      	movs	r3, #128	; 0x80
 80026f2:	039b      	lsls	r3, r3, #14
 80026f4:	4013      	ands	r3, r2
 80026f6:	60fb      	str	r3, [r7, #12]
 80026f8:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 80026fa:	2200      	movs	r2, #0
 80026fc:	2100      	movs	r1, #0
 80026fe:	2017      	movs	r0, #23
 8002700:	f000 fef8 	bl	80034f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 8002704:	2017      	movs	r0, #23
 8002706:	f000 ff0a 	bl	800351e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800270a:	46c0      	nop			; (mov r8, r8)
 800270c:	46bd      	mov	sp, r7
 800270e:	b00b      	add	sp, #44	; 0x2c
 8002710:	bd90      	pop	{r4, r7, pc}
 8002712:	46c0      	nop			; (mov r8, r8)
 8002714:	40005400 	.word	0x40005400
 8002718:	40021000 	.word	0x40021000

0800271c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800271c:	b590      	push	{r4, r7, lr}
 800271e:	b08b      	sub	sp, #44	; 0x2c
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002724:	2414      	movs	r4, #20
 8002726:	193b      	adds	r3, r7, r4
 8002728:	0018      	movs	r0, r3
 800272a:	2314      	movs	r3, #20
 800272c:	001a      	movs	r2, r3
 800272e:	2100      	movs	r1, #0
 8002730:	f007 f92a 	bl	8009988 <memset>
  if(hi2s->Instance==SPI1)
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a46      	ldr	r2, [pc, #280]	; (8002854 <HAL_I2S_MspInit+0x138>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d000      	beq.n	8002740 <HAL_I2S_MspInit+0x24>
 800273e:	e085      	b.n	800284c <HAL_I2S_MspInit+0x130>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002740:	4b45      	ldr	r3, [pc, #276]	; (8002858 <HAL_I2S_MspInit+0x13c>)
 8002742:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002744:	4b44      	ldr	r3, [pc, #272]	; (8002858 <HAL_I2S_MspInit+0x13c>)
 8002746:	2180      	movs	r1, #128	; 0x80
 8002748:	0149      	lsls	r1, r1, #5
 800274a:	430a      	orrs	r2, r1
 800274c:	641a      	str	r2, [r3, #64]	; 0x40
 800274e:	4b42      	ldr	r3, [pc, #264]	; (8002858 <HAL_I2S_MspInit+0x13c>)
 8002750:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002752:	2380      	movs	r3, #128	; 0x80
 8002754:	015b      	lsls	r3, r3, #5
 8002756:	4013      	ands	r3, r2
 8002758:	613b      	str	r3, [r7, #16]
 800275a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800275c:	4b3e      	ldr	r3, [pc, #248]	; (8002858 <HAL_I2S_MspInit+0x13c>)
 800275e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002760:	4b3d      	ldr	r3, [pc, #244]	; (8002858 <HAL_I2S_MspInit+0x13c>)
 8002762:	2101      	movs	r1, #1
 8002764:	430a      	orrs	r2, r1
 8002766:	635a      	str	r2, [r3, #52]	; 0x34
 8002768:	4b3b      	ldr	r3, [pc, #236]	; (8002858 <HAL_I2S_MspInit+0x13c>)
 800276a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800276c:	2201      	movs	r2, #1
 800276e:	4013      	ands	r3, r2
 8002770:	60fb      	str	r3, [r7, #12]
 8002772:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002774:	4b38      	ldr	r3, [pc, #224]	; (8002858 <HAL_I2S_MspInit+0x13c>)
 8002776:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002778:	4b37      	ldr	r3, [pc, #220]	; (8002858 <HAL_I2S_MspInit+0x13c>)
 800277a:	2102      	movs	r1, #2
 800277c:	430a      	orrs	r2, r1
 800277e:	635a      	str	r2, [r3, #52]	; 0x34
 8002780:	4b35      	ldr	r3, [pc, #212]	; (8002858 <HAL_I2S_MspInit+0x13c>)
 8002782:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002784:	2202      	movs	r2, #2
 8002786:	4013      	ands	r3, r2
 8002788:	60bb      	str	r3, [r7, #8]
 800278a:	68bb      	ldr	r3, [r7, #8]
    PA15     ------> I2S1_WS
    PB3     ------> I2S1_CK
    PB4     ------> I2S1_MCK
    PB5     ------> I2S1_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800278c:	193b      	adds	r3, r7, r4
 800278e:	2280      	movs	r2, #128	; 0x80
 8002790:	0212      	lsls	r2, r2, #8
 8002792:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002794:	193b      	adds	r3, r7, r4
 8002796:	2202      	movs	r2, #2
 8002798:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800279a:	193b      	adds	r3, r7, r4
 800279c:	2200      	movs	r2, #0
 800279e:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027a0:	193b      	adds	r3, r7, r4
 80027a2:	2200      	movs	r2, #0
 80027a4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80027a6:	193b      	adds	r3, r7, r4
 80027a8:	2200      	movs	r2, #0
 80027aa:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ac:	193a      	adds	r2, r7, r4
 80027ae:	23a0      	movs	r3, #160	; 0xa0
 80027b0:	05db      	lsls	r3, r3, #23
 80027b2:	0011      	movs	r1, r2
 80027b4:	0018      	movs	r0, r3
 80027b6:	f001 f8d1 	bl	800395c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80027ba:	0021      	movs	r1, r4
 80027bc:	187b      	adds	r3, r7, r1
 80027be:	2238      	movs	r2, #56	; 0x38
 80027c0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027c2:	187b      	adds	r3, r7, r1
 80027c4:	2202      	movs	r2, #2
 80027c6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027c8:	187b      	adds	r3, r7, r1
 80027ca:	2200      	movs	r2, #0
 80027cc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027ce:	187b      	adds	r3, r7, r1
 80027d0:	2200      	movs	r2, #0
 80027d2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80027d4:	187b      	adds	r3, r7, r1
 80027d6:	2200      	movs	r2, #0
 80027d8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027da:	187b      	adds	r3, r7, r1
 80027dc:	4a1f      	ldr	r2, [pc, #124]	; (800285c <HAL_I2S_MspInit+0x140>)
 80027de:	0019      	movs	r1, r3
 80027e0:	0010      	movs	r0, r2
 80027e2:	f001 f8bb 	bl	800395c <HAL_GPIO_Init>

    /* I2S1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel1;
 80027e6:	4b1e      	ldr	r3, [pc, #120]	; (8002860 <HAL_I2S_MspInit+0x144>)
 80027e8:	4a1e      	ldr	r2, [pc, #120]	; (8002864 <HAL_I2S_MspInit+0x148>)
 80027ea:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_SPI1_TX;
 80027ec:	4b1c      	ldr	r3, [pc, #112]	; (8002860 <HAL_I2S_MspInit+0x144>)
 80027ee:	2211      	movs	r2, #17
 80027f0:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80027f2:	4b1b      	ldr	r3, [pc, #108]	; (8002860 <HAL_I2S_MspInit+0x144>)
 80027f4:	2210      	movs	r2, #16
 80027f6:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80027f8:	4b19      	ldr	r3, [pc, #100]	; (8002860 <HAL_I2S_MspInit+0x144>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80027fe:	4b18      	ldr	r3, [pc, #96]	; (8002860 <HAL_I2S_MspInit+0x144>)
 8002800:	2280      	movs	r2, #128	; 0x80
 8002802:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002804:	4b16      	ldr	r3, [pc, #88]	; (8002860 <HAL_I2S_MspInit+0x144>)
 8002806:	2280      	movs	r2, #128	; 0x80
 8002808:	0052      	lsls	r2, r2, #1
 800280a:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800280c:	4b14      	ldr	r3, [pc, #80]	; (8002860 <HAL_I2S_MspInit+0x144>)
 800280e:	2280      	movs	r2, #128	; 0x80
 8002810:	00d2      	lsls	r2, r2, #3
 8002812:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002814:	4b12      	ldr	r3, [pc, #72]	; (8002860 <HAL_I2S_MspInit+0x144>)
 8002816:	2200      	movs	r2, #0
 8002818:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800281a:	4b11      	ldr	r3, [pc, #68]	; (8002860 <HAL_I2S_MspInit+0x144>)
 800281c:	2200      	movs	r2, #0
 800281e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002820:	4b0f      	ldr	r3, [pc, #60]	; (8002860 <HAL_I2S_MspInit+0x144>)
 8002822:	0018      	movs	r0, r3
 8002824:	f000 fe98 	bl	8003558 <HAL_DMA_Init>
 8002828:	1e03      	subs	r3, r0, #0
 800282a:	d001      	beq.n	8002830 <HAL_I2S_MspInit+0x114>
    {
      Error_Handler();
 800282c:	f7ff febe 	bl	80025ac <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi1_tx);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	4a0b      	ldr	r2, [pc, #44]	; (8002860 <HAL_I2S_MspInit+0x144>)
 8002834:	62da      	str	r2, [r3, #44]	; 0x2c
 8002836:	4b0a      	ldr	r3, [pc, #40]	; (8002860 <HAL_I2S_MspInit+0x144>)
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	629a      	str	r2, [r3, #40]	; 0x28

    /* I2S1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 800283c:	2200      	movs	r2, #0
 800283e:	2100      	movs	r1, #0
 8002840:	2019      	movs	r0, #25
 8002842:	f000 fe57 	bl	80034f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002846:	2019      	movs	r0, #25
 8002848:	f000 fe69 	bl	800351e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800284c:	46c0      	nop			; (mov r8, r8)
 800284e:	46bd      	mov	sp, r7
 8002850:	b00b      	add	sp, #44	; 0x2c
 8002852:	bd90      	pop	{r4, r7, pc}
 8002854:	40013000 	.word	0x40013000
 8002858:	40021000 	.word	0x40021000
 800285c:	50000400 	.word	0x50000400
 8002860:	2000543c 	.word	0x2000543c
 8002864:	40020008 	.word	0x40020008

08002868 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002868:	b590      	push	{r4, r7, lr}
 800286a:	b08b      	sub	sp, #44	; 0x2c
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002870:	2414      	movs	r4, #20
 8002872:	193b      	adds	r3, r7, r4
 8002874:	0018      	movs	r0, r3
 8002876:	2314      	movs	r3, #20
 8002878:	001a      	movs	r2, r3
 800287a:	2100      	movs	r1, #0
 800287c:	f007 f884 	bl	8009988 <memset>
  if(hspi->Instance==SPI2)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a2a      	ldr	r2, [pc, #168]	; (8002930 <HAL_SPI_MspInit+0xc8>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d14d      	bne.n	8002926 <HAL_SPI_MspInit+0xbe>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800288a:	4b2a      	ldr	r3, [pc, #168]	; (8002934 <HAL_SPI_MspInit+0xcc>)
 800288c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800288e:	4b29      	ldr	r3, [pc, #164]	; (8002934 <HAL_SPI_MspInit+0xcc>)
 8002890:	2180      	movs	r1, #128	; 0x80
 8002892:	01c9      	lsls	r1, r1, #7
 8002894:	430a      	orrs	r2, r1
 8002896:	63da      	str	r2, [r3, #60]	; 0x3c
 8002898:	4b26      	ldr	r3, [pc, #152]	; (8002934 <HAL_SPI_MspInit+0xcc>)
 800289a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800289c:	2380      	movs	r3, #128	; 0x80
 800289e:	01db      	lsls	r3, r3, #7
 80028a0:	4013      	ands	r3, r2
 80028a2:	613b      	str	r3, [r7, #16]
 80028a4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028a6:	4b23      	ldr	r3, [pc, #140]	; (8002934 <HAL_SPI_MspInit+0xcc>)
 80028a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028aa:	4b22      	ldr	r3, [pc, #136]	; (8002934 <HAL_SPI_MspInit+0xcc>)
 80028ac:	2102      	movs	r1, #2
 80028ae:	430a      	orrs	r2, r1
 80028b0:	635a      	str	r2, [r3, #52]	; 0x34
 80028b2:	4b20      	ldr	r3, [pc, #128]	; (8002934 <HAL_SPI_MspInit+0xcc>)
 80028b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80028b6:	2202      	movs	r2, #2
 80028b8:	4013      	ands	r3, r2
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB6     ------> SPI2_MISO
    PB7     ------> SPI2_MOSI
    PB8     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80028be:	193b      	adds	r3, r7, r4
 80028c0:	2240      	movs	r2, #64	; 0x40
 80028c2:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028c4:	193b      	adds	r3, r7, r4
 80028c6:	2202      	movs	r2, #2
 80028c8:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028ca:	193b      	adds	r3, r7, r4
 80028cc:	2200      	movs	r2, #0
 80028ce:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028d0:	193b      	adds	r3, r7, r4
 80028d2:	2200      	movs	r2, #0
 80028d4:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_SPI2;
 80028d6:	193b      	adds	r3, r7, r4
 80028d8:	2204      	movs	r2, #4
 80028da:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028dc:	193b      	adds	r3, r7, r4
 80028de:	4a16      	ldr	r2, [pc, #88]	; (8002938 <HAL_SPI_MspInit+0xd0>)
 80028e0:	0019      	movs	r1, r3
 80028e2:	0010      	movs	r0, r2
 80028e4:	f001 f83a 	bl	800395c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80028e8:	0021      	movs	r1, r4
 80028ea:	187b      	adds	r3, r7, r1
 80028ec:	22c0      	movs	r2, #192	; 0xc0
 80028ee:	0052      	lsls	r2, r2, #1
 80028f0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f2:	187b      	adds	r3, r7, r1
 80028f4:	2202      	movs	r2, #2
 80028f6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f8:	187b      	adds	r3, r7, r1
 80028fa:	2200      	movs	r2, #0
 80028fc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fe:	187b      	adds	r3, r7, r1
 8002900:	2200      	movs	r2, #0
 8002902:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_SPI2;
 8002904:	187b      	adds	r3, r7, r1
 8002906:	2201      	movs	r2, #1
 8002908:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800290a:	187b      	adds	r3, r7, r1
 800290c:	4a0a      	ldr	r2, [pc, #40]	; (8002938 <HAL_SPI_MspInit+0xd0>)
 800290e:	0019      	movs	r1, r3
 8002910:	0010      	movs	r0, r2
 8002912:	f001 f823 	bl	800395c <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8002916:	2200      	movs	r2, #0
 8002918:	2100      	movs	r1, #0
 800291a:	201a      	movs	r0, #26
 800291c:	f000 fdea 	bl	80034f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8002920:	201a      	movs	r0, #26
 8002922:	f000 fdfc 	bl	800351e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002926:	46c0      	nop			; (mov r8, r8)
 8002928:	46bd      	mov	sp, r7
 800292a:	b00b      	add	sp, #44	; 0x2c
 800292c:	bd90      	pop	{r4, r7, pc}
 800292e:	46c0      	nop			; (mov r8, r8)
 8002930:	40003800 	.word	0x40003800
 8002934:	40021000 	.word	0x40021000
 8002938:	50000400 	.word	0x50000400

0800293c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800293c:	b580      	push	{r7, lr}
 800293e:	b084      	sub	sp, #16
 8002940:	af00      	add	r7, sp, #0
 8002942:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4a0a      	ldr	r2, [pc, #40]	; (8002974 <HAL_TIM_Base_MspInit+0x38>)
 800294a:	4293      	cmp	r3, r2
 800294c:	d10d      	bne.n	800296a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800294e:	4b0a      	ldr	r3, [pc, #40]	; (8002978 <HAL_TIM_Base_MspInit+0x3c>)
 8002950:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002952:	4b09      	ldr	r3, [pc, #36]	; (8002978 <HAL_TIM_Base_MspInit+0x3c>)
 8002954:	2180      	movs	r1, #128	; 0x80
 8002956:	0109      	lsls	r1, r1, #4
 8002958:	430a      	orrs	r2, r1
 800295a:	641a      	str	r2, [r3, #64]	; 0x40
 800295c:	4b06      	ldr	r3, [pc, #24]	; (8002978 <HAL_TIM_Base_MspInit+0x3c>)
 800295e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002960:	2380      	movs	r3, #128	; 0x80
 8002962:	011b      	lsls	r3, r3, #4
 8002964:	4013      	ands	r3, r2
 8002966:	60fb      	str	r3, [r7, #12]
 8002968:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800296a:	46c0      	nop			; (mov r8, r8)
 800296c:	46bd      	mov	sp, r7
 800296e:	b004      	add	sp, #16
 8002970:	bd80      	pop	{r7, pc}
 8002972:	46c0      	nop			; (mov r8, r8)
 8002974:	40012c00 	.word	0x40012c00
 8002978:	40021000 	.word	0x40021000

0800297c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800297c:	b590      	push	{r4, r7, lr}
 800297e:	b089      	sub	sp, #36	; 0x24
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002984:	240c      	movs	r4, #12
 8002986:	193b      	adds	r3, r7, r4
 8002988:	0018      	movs	r0, r3
 800298a:	2314      	movs	r3, #20
 800298c:	001a      	movs	r2, r3
 800298e:	2100      	movs	r1, #0
 8002990:	f006 fffa 	bl	8009988 <memset>
  if(htim->Instance==TIM1)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a15      	ldr	r2, [pc, #84]	; (80029f0 <HAL_TIM_MspPostInit+0x74>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d123      	bne.n	80029e6 <HAL_TIM_MspPostInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800299e:	4b15      	ldr	r3, [pc, #84]	; (80029f4 <HAL_TIM_MspPostInit+0x78>)
 80029a0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80029a2:	4b14      	ldr	r3, [pc, #80]	; (80029f4 <HAL_TIM_MspPostInit+0x78>)
 80029a4:	2101      	movs	r1, #1
 80029a6:	430a      	orrs	r2, r1
 80029a8:	635a      	str	r2, [r3, #52]	; 0x34
 80029aa:	4b12      	ldr	r3, [pc, #72]	; (80029f4 <HAL_TIM_MspPostInit+0x78>)
 80029ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029ae:	2201      	movs	r2, #1
 80029b0:	4013      	ands	r3, r2
 80029b2:	60bb      	str	r3, [r7, #8]
 80029b4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80029b6:	193b      	adds	r3, r7, r4
 80029b8:	2280      	movs	r2, #128	; 0x80
 80029ba:	0052      	lsls	r2, r2, #1
 80029bc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029be:	0021      	movs	r1, r4
 80029c0:	187b      	adds	r3, r7, r1
 80029c2:	2202      	movs	r2, #2
 80029c4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80029c6:	187b      	adds	r3, r7, r1
 80029c8:	2202      	movs	r2, #2
 80029ca:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029cc:	187b      	adds	r3, r7, r1
 80029ce:	2203      	movs	r2, #3
 80029d0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80029d2:	187b      	adds	r3, r7, r1
 80029d4:	2202      	movs	r2, #2
 80029d6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d8:	187a      	adds	r2, r7, r1
 80029da:	23a0      	movs	r3, #160	; 0xa0
 80029dc:	05db      	lsls	r3, r3, #23
 80029de:	0011      	movs	r1, r2
 80029e0:	0018      	movs	r0, r3
 80029e2:	f000 ffbb 	bl	800395c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80029e6:	46c0      	nop			; (mov r8, r8)
 80029e8:	46bd      	mov	sp, r7
 80029ea:	b009      	add	sp, #36	; 0x24
 80029ec:	bd90      	pop	{r4, r7, pc}
 80029ee:	46c0      	nop			; (mov r8, r8)
 80029f0:	40012c00 	.word	0x40012c00
 80029f4:	40021000 	.word	0x40021000

080029f8 <HAL_USART_MspInit>:
* This function configures the hardware resources used in this example
* @param husart: USART handle pointer
* @retval None
*/
void HAL_USART_MspInit(USART_HandleTypeDef* husart)
{
 80029f8:	b590      	push	{r4, r7, lr}
 80029fa:	b08b      	sub	sp, #44	; 0x2c
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a00:	2414      	movs	r4, #20
 8002a02:	193b      	adds	r3, r7, r4
 8002a04:	0018      	movs	r0, r3
 8002a06:	2314      	movs	r3, #20
 8002a08:	001a      	movs	r2, r3
 8002a0a:	2100      	movs	r1, #0
 8002a0c:	f006 ffbc 	bl	8009988 <memset>
  if(husart->Instance==USART3)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a30      	ldr	r2, [pc, #192]	; (8002ad8 <HAL_USART_MspInit+0xe0>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d159      	bne.n	8002ace <HAL_USART_MspInit+0xd6>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002a1a:	4b30      	ldr	r3, [pc, #192]	; (8002adc <HAL_USART_MspInit+0xe4>)
 8002a1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a1e:	4b2f      	ldr	r3, [pc, #188]	; (8002adc <HAL_USART_MspInit+0xe4>)
 8002a20:	2180      	movs	r1, #128	; 0x80
 8002a22:	02c9      	lsls	r1, r1, #11
 8002a24:	430a      	orrs	r2, r1
 8002a26:	63da      	str	r2, [r3, #60]	; 0x3c
 8002a28:	4b2c      	ldr	r3, [pc, #176]	; (8002adc <HAL_USART_MspInit+0xe4>)
 8002a2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002a2c:	2380      	movs	r3, #128	; 0x80
 8002a2e:	02db      	lsls	r3, r3, #11
 8002a30:	4013      	ands	r3, r2
 8002a32:	613b      	str	r3, [r7, #16]
 8002a34:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a36:	4b29      	ldr	r3, [pc, #164]	; (8002adc <HAL_USART_MspInit+0xe4>)
 8002a38:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a3a:	4b28      	ldr	r3, [pc, #160]	; (8002adc <HAL_USART_MspInit+0xe4>)
 8002a3c:	2101      	movs	r1, #1
 8002a3e:	430a      	orrs	r2, r1
 8002a40:	635a      	str	r2, [r3, #52]	; 0x34
 8002a42:	4b26      	ldr	r3, [pc, #152]	; (8002adc <HAL_USART_MspInit+0xe4>)
 8002a44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a46:	2201      	movs	r2, #1
 8002a48:	4013      	ands	r3, r2
 8002a4a:	60fb      	str	r3, [r7, #12]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a4e:	4b23      	ldr	r3, [pc, #140]	; (8002adc <HAL_USART_MspInit+0xe4>)
 8002a50:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002a52:	4b22      	ldr	r3, [pc, #136]	; (8002adc <HAL_USART_MspInit+0xe4>)
 8002a54:	2102      	movs	r1, #2
 8002a56:	430a      	orrs	r2, r1
 8002a58:	635a      	str	r2, [r3, #52]	; 0x34
 8002a5a:	4b20      	ldr	r3, [pc, #128]	; (8002adc <HAL_USART_MspInit+0xe4>)
 8002a5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a5e:	2202      	movs	r2, #2
 8002a60:	4013      	ands	r3, r2
 8002a62:	60bb      	str	r3, [r7, #8]
 8002a64:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PA5     ------> USART3_TX
    PB0     ------> USART3_RX
    PB1     ------> USART3_CK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002a66:	193b      	adds	r3, r7, r4
 8002a68:	2220      	movs	r2, #32
 8002a6a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a6c:	193b      	adds	r3, r7, r4
 8002a6e:	2202      	movs	r2, #2
 8002a70:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a72:	193b      	adds	r3, r7, r4
 8002a74:	2200      	movs	r2, #0
 8002a76:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a78:	193b      	adds	r3, r7, r4
 8002a7a:	2203      	movs	r2, #3
 8002a7c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8002a7e:	193b      	adds	r3, r7, r4
 8002a80:	2204      	movs	r2, #4
 8002a82:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a84:	193a      	adds	r2, r7, r4
 8002a86:	23a0      	movs	r3, #160	; 0xa0
 8002a88:	05db      	lsls	r3, r3, #23
 8002a8a:	0011      	movs	r1, r2
 8002a8c:	0018      	movs	r0, r3
 8002a8e:	f000 ff65 	bl	800395c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002a92:	0021      	movs	r1, r4
 8002a94:	187b      	adds	r3, r7, r1
 8002a96:	2203      	movs	r2, #3
 8002a98:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a9a:	187b      	adds	r3, r7, r1
 8002a9c:	2202      	movs	r2, #2
 8002a9e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa0:	187b      	adds	r3, r7, r1
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002aa6:	187b      	adds	r3, r7, r1
 8002aa8:	2203      	movs	r2, #3
 8002aaa:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART3;
 8002aac:	187b      	adds	r3, r7, r1
 8002aae:	2204      	movs	r2, #4
 8002ab0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ab2:	187b      	adds	r3, r7, r1
 8002ab4:	4a0a      	ldr	r2, [pc, #40]	; (8002ae0 <HAL_USART_MspInit+0xe8>)
 8002ab6:	0019      	movs	r1, r3
 8002ab8:	0010      	movs	r0, r2
 8002aba:	f000 ff4f 	bl	800395c <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_4_LPUART1_IRQn, 0, 0);
 8002abe:	2200      	movs	r2, #0
 8002ac0:	2100      	movs	r1, #0
 8002ac2:	201d      	movs	r0, #29
 8002ac4:	f000 fd16 	bl	80034f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_4_LPUART1_IRQn);
 8002ac8:	201d      	movs	r0, #29
 8002aca:	f000 fd28 	bl	800351e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002ace:	46c0      	nop			; (mov r8, r8)
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	b00b      	add	sp, #44	; 0x2c
 8002ad4:	bd90      	pop	{r4, r7, pc}
 8002ad6:	46c0      	nop			; (mov r8, r8)
 8002ad8:	40004800 	.word	0x40004800
 8002adc:	40021000 	.word	0x40021000
 8002ae0:	50000400 	.word	0x50000400

08002ae4 <LL_USART_IsActiveFlag_FE>:
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b082      	sub	sp, #8
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	69db      	ldr	r3, [r3, #28]
 8002af0:	2202      	movs	r2, #2
 8002af2:	4013      	ands	r3, r2
 8002af4:	2b02      	cmp	r3, #2
 8002af6:	d101      	bne.n	8002afc <LL_USART_IsActiveFlag_FE+0x18>
 8002af8:	2301      	movs	r3, #1
 8002afa:	e000      	b.n	8002afe <LL_USART_IsActiveFlag_FE+0x1a>
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	0018      	movs	r0, r3
 8002b00:	46bd      	mov	sp, r7
 8002b02:	b002      	add	sp, #8
 8002b04:	bd80      	pop	{r7, pc}

08002b06 <LL_USART_IsActiveFlag_NE>:
{
 8002b06:	b580      	push	{r7, lr}
 8002b08:	b082      	sub	sp, #8
 8002b0a:	af00      	add	r7, sp, #0
 8002b0c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	69db      	ldr	r3, [r3, #28]
 8002b12:	2204      	movs	r2, #4
 8002b14:	4013      	ands	r3, r2
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	d101      	bne.n	8002b1e <LL_USART_IsActiveFlag_NE+0x18>
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e000      	b.n	8002b20 <LL_USART_IsActiveFlag_NE+0x1a>
 8002b1e:	2300      	movs	r3, #0
}
 8002b20:	0018      	movs	r0, r3
 8002b22:	46bd      	mov	sp, r7
 8002b24:	b002      	add	sp, #8
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <LL_USART_IsActiveFlag_ORE>:
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	69db      	ldr	r3, [r3, #28]
 8002b34:	2208      	movs	r2, #8
 8002b36:	4013      	ands	r3, r2
 8002b38:	2b08      	cmp	r3, #8
 8002b3a:	d101      	bne.n	8002b40 <LL_USART_IsActiveFlag_ORE+0x18>
 8002b3c:	2301      	movs	r3, #1
 8002b3e:	e000      	b.n	8002b42 <LL_USART_IsActiveFlag_ORE+0x1a>
 8002b40:	2300      	movs	r3, #0
}
 8002b42:	0018      	movs	r0, r3
 8002b44:	46bd      	mov	sp, r7
 8002b46:	b002      	add	sp, #8
 8002b48:	bd80      	pop	{r7, pc}

08002b4a <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8002b4a:	b580      	push	{r7, lr}
 8002b4c:	b082      	sub	sp, #8
 8002b4e:	af00      	add	r7, sp, #0
 8002b50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	69db      	ldr	r3, [r3, #28]
 8002b56:	2220      	movs	r2, #32
 8002b58:	4013      	ands	r3, r2
 8002b5a:	2b20      	cmp	r3, #32
 8002b5c:	d101      	bne.n	8002b62 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e000      	b.n	8002b64 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8002b62:	2300      	movs	r3, #0
}
 8002b64:	0018      	movs	r0, r3
 8002b66:	46bd      	mov	sp, r7
 8002b68:	b002      	add	sp, #8
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <LL_USART_IsEnabledIT_RXNE_RXFNE>:
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b082      	sub	sp, #8
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	2220      	movs	r2, #32
 8002b7a:	4013      	ands	r3, r2
 8002b7c:	2b20      	cmp	r3, #32
 8002b7e:	d101      	bne.n	8002b84 <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 8002b80:	2301      	movs	r3, #1
 8002b82:	e000      	b.n	8002b86 <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 8002b84:	2300      	movs	r3, #0
}
 8002b86:	0018      	movs	r0, r3
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	b002      	add	sp, #8
 8002b8c:	bd80      	pop	{r7, pc}

08002b8e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002b8e:	b580      	push	{r7, lr}
 8002b90:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002b92:	46c0      	nop			; (mov r8, r8)
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bd80      	pop	{r7, pc}

08002b98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002b9c:	e7fe      	b.n	8002b9c <HardFault_Handler+0x4>

08002b9e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b9e:	b580      	push	{r7, lr}
 8002ba0:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8002ba2:	46c0      	nop			; (mov r8, r8)
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bac:	46c0      	nop			; (mov r8, r8)
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}

08002bb2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bb2:	b580      	push	{r7, lr}
 8002bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bb6:	f000 f93b 	bl	8002e30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002bba:	46c0      	nop			; (mov r8, r8)
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	bd80      	pop	{r7, pc}

08002bc0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002bc4:	4b03      	ldr	r3, [pc, #12]	; (8002bd4 <DMA1_Channel1_IRQHandler+0x14>)
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	f000 fdba 	bl	8003740 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002bcc:	46c0      	nop			; (mov r8, r8)
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	46c0      	nop			; (mov r8, r8)
 8002bd4:	2000543c 	.word	0x2000543c

08002bd8 <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8002bdc:	4b09      	ldr	r3, [pc, #36]	; (8002c04 <I2C1_IRQHandler+0x2c>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	699a      	ldr	r2, [r3, #24]
 8002be2:	23e0      	movs	r3, #224	; 0xe0
 8002be4:	00db      	lsls	r3, r3, #3
 8002be6:	4013      	ands	r3, r2
 8002be8:	d004      	beq.n	8002bf4 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 8002bea:	4b06      	ldr	r3, [pc, #24]	; (8002c04 <I2C1_IRQHandler+0x2c>)
 8002bec:	0018      	movs	r0, r3
 8002bee:	f001 f8c9 	bl	8003d84 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8002bf2:	e003      	b.n	8002bfc <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8002bf4:	4b03      	ldr	r3, [pc, #12]	; (8002c04 <I2C1_IRQHandler+0x2c>)
 8002bf6:	0018      	movs	r0, r3
 8002bf8:	f001 f8aa 	bl	8003d50 <HAL_I2C_EV_IRQHandler>
}
 8002bfc:	46c0      	nop			; (mov r8, r8)
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	46c0      	nop			; (mov r8, r8)
 8002c04:	2000521c 	.word	0x2000521c

08002c08 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8002c08:	b580      	push	{r7, lr}
 8002c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_I2S_IRQHandler(&hi2s1);
 8002c0c:	4b03      	ldr	r3, [pc, #12]	; (8002c1c <SPI1_IRQHandler+0x14>)
 8002c0e:	0018      	movs	r0, r3
 8002c10:	f002 f82c 	bl	8004c6c <HAL_I2S_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8002c14:	46c0      	nop			; (mov r8, r8)
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	46c0      	nop			; (mov r8, r8)
 8002c1c:	20005378 	.word	0x20005378

08002c20 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8002c24:	4b03      	ldr	r3, [pc, #12]	; (8002c34 <SPI2_IRQHandler+0x14>)
 8002c26:	0018      	movs	r0, r3
 8002c28:	f004 f846 	bl	8006cb8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8002c2c:	46c0      	nop			; (mov r8, r8)
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	46c0      	nop			; (mov r8, r8)
 8002c34:	200051a4 	.word	0x200051a4

08002c38 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	USART2->ICR|=USART_ICR_ORECF;
 8002c3c:	4b25      	ldr	r3, [pc, #148]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002c3e:	6a1a      	ldr	r2, [r3, #32]
 8002c40:	4b24      	ldr	r3, [pc, #144]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002c42:	2108      	movs	r1, #8
 8002c44:	430a      	orrs	r2, r1
 8002c46:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_FECF;
 8002c48:	4b22      	ldr	r3, [pc, #136]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002c4a:	6a1a      	ldr	r2, [r3, #32]
 8002c4c:	4b21      	ldr	r3, [pc, #132]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002c4e:	2102      	movs	r1, #2
 8002c50:	430a      	orrs	r2, r1
 8002c52:	621a      	str	r2, [r3, #32]
	USART2->ICR|=USART_ICR_NECF;
 8002c54:	4b1f      	ldr	r3, [pc, #124]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002c56:	6a1a      	ldr	r2, [r3, #32]
 8002c58:	4b1e      	ldr	r3, [pc, #120]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002c5a:	2104      	movs	r1, #4
 8002c5c:	430a      	orrs	r2, r1
 8002c5e:	621a      	str	r2, [r3, #32]
	if(LL_USART_IsActiveFlag_RXNE(USART2) && LL_USART_IsEnabledIT_RXNE(USART2))
 8002c60:	4b1c      	ldr	r3, [pc, #112]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002c62:	0018      	movs	r0, r3
 8002c64:	f7ff ff71 	bl	8002b4a <LL_USART_IsActiveFlag_RXNE_RXFNE>
 8002c68:	1e03      	subs	r3, r0, #0
 8002c6a:	d009      	beq.n	8002c80 <USART2_IRQHandler+0x48>
 8002c6c:	4b19      	ldr	r3, [pc, #100]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002c6e:	0018      	movs	r0, r3
 8002c70:	f7ff ff7c 	bl	8002b6c <LL_USART_IsEnabledIT_RXNE_RXFNE>
 8002c74:	1e03      	subs	r3, r0, #0
 8002c76:	d003      	beq.n	8002c80 <USART2_IRQHandler+0x48>
	  {
	    USART2_RX_Callback();// launching the receiving callback function //LL implentation
 8002c78:	f7fe f95c 	bl	8000f34 <USART2_RX_Callback>
	  {
 8002c7c:	46c0      	nop			; (mov r8, r8)
	  }
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002c7e:	e025      	b.n	8002ccc <USART2_IRQHandler+0x94>
		  USART2->ICR|=USART_ICR_ORECF;
 8002c80:	4b14      	ldr	r3, [pc, #80]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002c82:	6a1a      	ldr	r2, [r3, #32]
 8002c84:	4b13      	ldr	r3, [pc, #76]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002c86:	2108      	movs	r1, #8
 8002c88:	430a      	orrs	r2, r1
 8002c8a:	621a      	str	r2, [r3, #32]
	    if(LL_USART_IsActiveFlag_ORE(USART2))//clear the overrun flag by reading from RDR
 8002c8c:	4b11      	ldr	r3, [pc, #68]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002c8e:	0018      	movs	r0, r3
 8002c90:	f7ff ff4a 	bl	8002b28 <LL_USART_IsActiveFlag_ORE>
 8002c94:	1e03      	subs	r3, r0, #0
 8002c96:	d008      	beq.n	8002caa <USART2_IRQHandler+0x72>
	    	USART2->ICR|=USART_ICR_ORECF;
 8002c98:	4b0e      	ldr	r3, [pc, #56]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002c9a:	6a1a      	ldr	r2, [r3, #32]
 8002c9c:	4b0d      	ldr	r3, [pc, #52]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002c9e:	2108      	movs	r1, #8
 8002ca0:	430a      	orrs	r2, r1
 8002ca2:	621a      	str	r2, [r3, #32]
	      (void) USART2->RDR;
 8002ca4:	4b0b      	ldr	r3, [pc, #44]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002ca8:	e010      	b.n	8002ccc <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_FE(USART2))//clear another flag by reading from RDR
 8002caa:	4b0a      	ldr	r3, [pc, #40]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002cac:	0018      	movs	r0, r3
 8002cae:	f7ff ff19 	bl	8002ae4 <LL_USART_IsActiveFlag_FE>
 8002cb2:	1e03      	subs	r3, r0, #0
 8002cb4:	d002      	beq.n	8002cbc <USART2_IRQHandler+0x84>
	      (void) USART2->RDR;
 8002cb6:	4b07      	ldr	r3, [pc, #28]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002cba:	e007      	b.n	8002ccc <USART2_IRQHandler+0x94>
	    else if(LL_USART_IsActiveFlag_NE(USART2))//clear another flag by reading from RDR
 8002cbc:	4b05      	ldr	r3, [pc, #20]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	f7ff ff21 	bl	8002b06 <LL_USART_IsActiveFlag_NE>
 8002cc4:	1e03      	subs	r3, r0, #0
 8002cc6:	d001      	beq.n	8002ccc <USART2_IRQHandler+0x94>
	      (void) USART2->RDR;
 8002cc8:	4b02      	ldr	r3, [pc, #8]	; (8002cd4 <USART2_IRQHandler+0x9c>)
 8002cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 8002ccc:	46c0      	nop			; (mov r8, r8)
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
 8002cd2:	46c0      	nop			; (mov r8, r8)
 8002cd4:	40004400 	.word	0x40004400

08002cd8 <USART3_4_LPUART1_IRQHandler>:

/**
  * @brief This function handles USART3, USART4 and LPUART1 interrupts / LPUART1 wake-up interrupt through EXTI line 28.
  */
void USART3_4_LPUART1_IRQHandler(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 0 */

  /* USER CODE END USART3_4_LPUART1_IRQn 0 */
  HAL_USART_IRQHandler(&husart3);
 8002cdc:	4b03      	ldr	r3, [pc, #12]	; (8002cec <USART3_4_LPUART1_IRQHandler+0x14>)
 8002cde:	0018      	movs	r0, r3
 8002ce0:	f005 fcf8 	bl	80086d4 <HAL_USART_IRQHandler>
  /* USER CODE BEGIN USART3_4_LPUART1_IRQn 1 */

  /* USER CODE END USART3_4_LPUART1_IRQn 1 */
}
 8002ce4:	46c0      	nop			; (mov r8, r8)
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	46c0      	nop			; (mov r8, r8)
 8002cec:	200052b8 	.word	0x200052b8

08002cf0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002cf4:	4b03      	ldr	r3, [pc, #12]	; (8002d04 <SystemInit+0x14>)
 8002cf6:	2280      	movs	r2, #128	; 0x80
 8002cf8:	0512      	lsls	r2, r2, #20
 8002cfa:	609a      	str	r2, [r3, #8]
#endif
}
 8002cfc:	46c0      	nop			; (mov r8, r8)
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	46c0      	nop			; (mov r8, r8)
 8002d04:	e000ed00 	.word	0xe000ed00

08002d08 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002d08:	480d      	ldr	r0, [pc, #52]	; (8002d40 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002d0a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002d0c:	f7ff fff0 	bl	8002cf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002d10:	480c      	ldr	r0, [pc, #48]	; (8002d44 <LoopForever+0x6>)
  ldr r1, =_edata
 8002d12:	490d      	ldr	r1, [pc, #52]	; (8002d48 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002d14:	4a0d      	ldr	r2, [pc, #52]	; (8002d4c <LoopForever+0xe>)
  movs r3, #0
 8002d16:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d18:	e002      	b.n	8002d20 <LoopCopyDataInit>

08002d1a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d1a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d1c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d1e:	3304      	adds	r3, #4

08002d20 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d20:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d22:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d24:	d3f9      	bcc.n	8002d1a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d26:	4a0a      	ldr	r2, [pc, #40]	; (8002d50 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002d28:	4c0a      	ldr	r4, [pc, #40]	; (8002d54 <LoopForever+0x16>)
  movs r3, #0
 8002d2a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d2c:	e001      	b.n	8002d32 <LoopFillZerobss>

08002d2e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d2e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d30:	3204      	adds	r2, #4

08002d32 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d32:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d34:	d3fb      	bcc.n	8002d2e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002d36:	f006 fe03 	bl	8009940 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8002d3a:	f7fd fbed 	bl	8000518 <main>

08002d3e <LoopForever>:

LoopForever:
  b LoopForever
 8002d3e:	e7fe      	b.n	8002d3e <LoopForever>
  ldr   r0, =_estack
 8002d40:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8002d44:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d48:	20005140 	.word	0x20005140
  ldr r2, =_sidata
 8002d4c:	08009aa0 	.word	0x08009aa0
  ldr r2, =_sbss
 8002d50:	20005140 	.word	0x20005140
  ldr r4, =_ebss
 8002d54:	200054c0 	.word	0x200054c0

08002d58 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d58:	e7fe      	b.n	8002d58 <ADC1_COMP_IRQHandler>
	...

08002d5c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d62:	1dfb      	adds	r3, r7, #7
 8002d64:	2200      	movs	r2, #0
 8002d66:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002d68:	4b0b      	ldr	r3, [pc, #44]	; (8002d98 <HAL_Init+0x3c>)
 8002d6a:	681a      	ldr	r2, [r3, #0]
 8002d6c:	4b0a      	ldr	r3, [pc, #40]	; (8002d98 <HAL_Init+0x3c>)
 8002d6e:	2180      	movs	r1, #128	; 0x80
 8002d70:	0049      	lsls	r1, r1, #1
 8002d72:	430a      	orrs	r2, r1
 8002d74:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d76:	2000      	movs	r0, #0
 8002d78:	f000 f810 	bl	8002d9c <HAL_InitTick>
 8002d7c:	1e03      	subs	r3, r0, #0
 8002d7e:	d003      	beq.n	8002d88 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002d80:	1dfb      	adds	r3, r7, #7
 8002d82:	2201      	movs	r2, #1
 8002d84:	701a      	strb	r2, [r3, #0]
 8002d86:	e001      	b.n	8002d8c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8002d88:	f7ff fc16 	bl	80025b8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d8c:	1dfb      	adds	r3, r7, #7
 8002d8e:	781b      	ldrb	r3, [r3, #0]
}
 8002d90:	0018      	movs	r0, r3
 8002d92:	46bd      	mov	sp, r7
 8002d94:	b002      	add	sp, #8
 8002d96:	bd80      	pop	{r7, pc}
 8002d98:	40022000 	.word	0x40022000

08002d9c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d9c:	b590      	push	{r4, r7, lr}
 8002d9e:	b085      	sub	sp, #20
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002da4:	230f      	movs	r3, #15
 8002da6:	18fb      	adds	r3, r7, r3
 8002da8:	2200      	movs	r2, #0
 8002daa:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8002dac:	4b1d      	ldr	r3, [pc, #116]	; (8002e24 <HAL_InitTick+0x88>)
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d02b      	beq.n	8002e0c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8002db4:	4b1c      	ldr	r3, [pc, #112]	; (8002e28 <HAL_InitTick+0x8c>)
 8002db6:	681c      	ldr	r4, [r3, #0]
 8002db8:	4b1a      	ldr	r3, [pc, #104]	; (8002e24 <HAL_InitTick+0x88>)
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	0019      	movs	r1, r3
 8002dbe:	23fa      	movs	r3, #250	; 0xfa
 8002dc0:	0098      	lsls	r0, r3, #2
 8002dc2:	f7fd f99f 	bl	8000104 <__udivsi3>
 8002dc6:	0003      	movs	r3, r0
 8002dc8:	0019      	movs	r1, r3
 8002dca:	0020      	movs	r0, r4
 8002dcc:	f7fd f99a 	bl	8000104 <__udivsi3>
 8002dd0:	0003      	movs	r3, r0
 8002dd2:	0018      	movs	r0, r3
 8002dd4:	f000 fbb3 	bl	800353e <HAL_SYSTICK_Config>
 8002dd8:	1e03      	subs	r3, r0, #0
 8002dda:	d112      	bne.n	8002e02 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2b03      	cmp	r3, #3
 8002de0:	d80a      	bhi.n	8002df8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002de2:	6879      	ldr	r1, [r7, #4]
 8002de4:	2301      	movs	r3, #1
 8002de6:	425b      	negs	r3, r3
 8002de8:	2200      	movs	r2, #0
 8002dea:	0018      	movs	r0, r3
 8002dec:	f000 fb82 	bl	80034f4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002df0:	4b0e      	ldr	r3, [pc, #56]	; (8002e2c <HAL_InitTick+0x90>)
 8002df2:	687a      	ldr	r2, [r7, #4]
 8002df4:	601a      	str	r2, [r3, #0]
 8002df6:	e00d      	b.n	8002e14 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8002df8:	230f      	movs	r3, #15
 8002dfa:	18fb      	adds	r3, r7, r3
 8002dfc:	2201      	movs	r2, #1
 8002dfe:	701a      	strb	r2, [r3, #0]
 8002e00:	e008      	b.n	8002e14 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002e02:	230f      	movs	r3, #15
 8002e04:	18fb      	adds	r3, r7, r3
 8002e06:	2201      	movs	r2, #1
 8002e08:	701a      	strb	r2, [r3, #0]
 8002e0a:	e003      	b.n	8002e14 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002e0c:	230f      	movs	r3, #15
 8002e0e:	18fb      	adds	r3, r7, r3
 8002e10:	2201      	movs	r2, #1
 8002e12:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8002e14:	230f      	movs	r3, #15
 8002e16:	18fb      	adds	r3, r7, r3
 8002e18:	781b      	ldrb	r3, [r3, #0]
}
 8002e1a:	0018      	movs	r0, r3
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	b005      	add	sp, #20
 8002e20:	bd90      	pop	{r4, r7, pc}
 8002e22:	46c0      	nop			; (mov r8, r8)
 8002e24:	2000513c 	.word	0x2000513c
 8002e28:	20005134 	.word	0x20005134
 8002e2c:	20005138 	.word	0x20005138

08002e30 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002e34:	4b05      	ldr	r3, [pc, #20]	; (8002e4c <HAL_IncTick+0x1c>)
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	001a      	movs	r2, r3
 8002e3a:	4b05      	ldr	r3, [pc, #20]	; (8002e50 <HAL_IncTick+0x20>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	18d2      	adds	r2, r2, r3
 8002e40:	4b03      	ldr	r3, [pc, #12]	; (8002e50 <HAL_IncTick+0x20>)
 8002e42:	601a      	str	r2, [r3, #0]
}
 8002e44:	46c0      	nop			; (mov r8, r8)
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	46c0      	nop			; (mov r8, r8)
 8002e4c:	2000513c 	.word	0x2000513c
 8002e50:	200054bc 	.word	0x200054bc

08002e54 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
  return uwTick;
 8002e58:	4b02      	ldr	r3, [pc, #8]	; (8002e64 <HAL_GetTick+0x10>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
}
 8002e5c:	0018      	movs	r0, r3
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	46c0      	nop			; (mov r8, r8)
 8002e64:	200054bc 	.word	0x200054bc

08002e68 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	b084      	sub	sp, #16
 8002e6c:	af00      	add	r7, sp, #0
 8002e6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e70:	f7ff fff0 	bl	8002e54 <HAL_GetTick>
 8002e74:	0003      	movs	r3, r0
 8002e76:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	3301      	adds	r3, #1
 8002e80:	d005      	beq.n	8002e8e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e82:	4b0a      	ldr	r3, [pc, #40]	; (8002eac <HAL_Delay+0x44>)
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	001a      	movs	r2, r3
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	189b      	adds	r3, r3, r2
 8002e8c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002e8e:	46c0      	nop			; (mov r8, r8)
 8002e90:	f7ff ffe0 	bl	8002e54 <HAL_GetTick>
 8002e94:	0002      	movs	r2, r0
 8002e96:	68bb      	ldr	r3, [r7, #8]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	68fa      	ldr	r2, [r7, #12]
 8002e9c:	429a      	cmp	r2, r3
 8002e9e:	d8f7      	bhi.n	8002e90 <HAL_Delay+0x28>
  {
  }
}
 8002ea0:	46c0      	nop			; (mov r8, r8)
 8002ea2:	46c0      	nop			; (mov r8, r8)
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	b004      	add	sp, #16
 8002ea8:	bd80      	pop	{r7, pc}
 8002eaa:	46c0      	nop			; (mov r8, r8)
 8002eac:	2000513c 	.word	0x2000513c

08002eb0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b082      	sub	sp, #8
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8002eb8:	4b06      	ldr	r3, [pc, #24]	; (8002ed4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a06      	ldr	r2, [pc, #24]	; (8002ed8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8002ebe:	4013      	ands	r3, r2
 8002ec0:	0019      	movs	r1, r3
 8002ec2:	4b04      	ldr	r3, [pc, #16]	; (8002ed4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8002ec4:	687a      	ldr	r2, [r7, #4]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	601a      	str	r2, [r3, #0]
}
 8002eca:	46c0      	nop			; (mov r8, r8)
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	b002      	add	sp, #8
 8002ed0:	bd80      	pop	{r7, pc}
 8002ed2:	46c0      	nop			; (mov r8, r8)
 8002ed4:	40010000 	.word	0x40010000
 8002ed8:	fffff9ff 	.word	0xfffff9ff

08002edc <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b082      	sub	sp, #8
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002ee4:	4a05      	ldr	r2, [pc, #20]	; (8002efc <LL_EXTI_EnableIT_0_31+0x20>)
 8002ee6:	2380      	movs	r3, #128	; 0x80
 8002ee8:	58d2      	ldr	r2, [r2, r3]
 8002eea:	4904      	ldr	r1, [pc, #16]	; (8002efc <LL_EXTI_EnableIT_0_31+0x20>)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	2280      	movs	r2, #128	; 0x80
 8002ef2:	508b      	str	r3, [r1, r2]
}
 8002ef4:	46c0      	nop			; (mov r8, r8)
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	b002      	add	sp, #8
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	40021800 	.word	0x40021800

08002f00 <LL_EXTI_DisableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b082      	sub	sp, #8
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 8002f08:	4a06      	ldr	r2, [pc, #24]	; (8002f24 <LL_EXTI_DisableIT_0_31+0x24>)
 8002f0a:	2380      	movs	r3, #128	; 0x80
 8002f0c:	58d3      	ldr	r3, [r2, r3]
 8002f0e:	687a      	ldr	r2, [r7, #4]
 8002f10:	43d2      	mvns	r2, r2
 8002f12:	4904      	ldr	r1, [pc, #16]	; (8002f24 <LL_EXTI_DisableIT_0_31+0x24>)
 8002f14:	4013      	ands	r3, r2
 8002f16:	2280      	movs	r2, #128	; 0x80
 8002f18:	508b      	str	r3, [r1, r2]
}
 8002f1a:	46c0      	nop			; (mov r8, r8)
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	b002      	add	sp, #8
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	46c0      	nop			; (mov r8, r8)
 8002f24:	40021800 	.word	0x40021800

08002f28 <LL_EXTI_EnableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR1, ExtiLine);
 8002f30:	4a05      	ldr	r2, [pc, #20]	; (8002f48 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002f32:	2384      	movs	r3, #132	; 0x84
 8002f34:	58d2      	ldr	r2, [r2, r3]
 8002f36:	4904      	ldr	r1, [pc, #16]	; (8002f48 <LL_EXTI_EnableEvent_0_31+0x20>)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	2284      	movs	r2, #132	; 0x84
 8002f3e:	508b      	str	r3, [r1, r2]

}
 8002f40:	46c0      	nop			; (mov r8, r8)
 8002f42:	46bd      	mov	sp, r7
 8002f44:	b002      	add	sp, #8
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	40021800 	.word	0x40021800

08002f4c <LL_EXTI_DisableEvent_0_31>:
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8002f54:	4a06      	ldr	r2, [pc, #24]	; (8002f70 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002f56:	2384      	movs	r3, #132	; 0x84
 8002f58:	58d3      	ldr	r3, [r2, r3]
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	43d2      	mvns	r2, r2
 8002f5e:	4904      	ldr	r1, [pc, #16]	; (8002f70 <LL_EXTI_DisableEvent_0_31+0x24>)
 8002f60:	4013      	ands	r3, r2
 8002f62:	2284      	movs	r2, #132	; 0x84
 8002f64:	508b      	str	r3, [r1, r2]
}
 8002f66:	46c0      	nop			; (mov r8, r8)
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	b002      	add	sp, #8
 8002f6c:	bd80      	pop	{r7, pc}
 8002f6e:	46c0      	nop			; (mov r8, r8)
 8002f70:	40021800 	.word	0x40021800

08002f74 <LL_EXTI_EnableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b082      	sub	sp, #8
 8002f78:	af00      	add	r7, sp, #0
 8002f7a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR1, ExtiLine);
 8002f7c:	4b04      	ldr	r3, [pc, #16]	; (8002f90 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8002f7e:	6819      	ldr	r1, [r3, #0]
 8002f80:	4b03      	ldr	r3, [pc, #12]	; (8002f90 <LL_EXTI_EnableRisingTrig_0_31+0x1c>)
 8002f82:	687a      	ldr	r2, [r7, #4]
 8002f84:	430a      	orrs	r2, r1
 8002f86:	601a      	str	r2, [r3, #0]

}
 8002f88:	46c0      	nop			; (mov r8, r8)
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	b002      	add	sp, #8
 8002f8e:	bd80      	pop	{r7, pc}
 8002f90:	40021800 	.word	0x40021800

08002f94 <LL_EXTI_DisableRisingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002f94:	b580      	push	{r7, lr}
 8002f96:	b082      	sub	sp, #8
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8002f9c:	4b05      	ldr	r3, [pc, #20]	; (8002fb4 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8002f9e:	681a      	ldr	r2, [r3, #0]
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	43d9      	mvns	r1, r3
 8002fa4:	4b03      	ldr	r3, [pc, #12]	; (8002fb4 <LL_EXTI_DisableRisingTrig_0_31+0x20>)
 8002fa6:	400a      	ands	r2, r1
 8002fa8:	601a      	str	r2, [r3, #0]

}
 8002faa:	46c0      	nop			; (mov r8, r8)
 8002fac:	46bd      	mov	sp, r7
 8002fae:	b002      	add	sp, #8
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	46c0      	nop			; (mov r8, r8)
 8002fb4:	40021800 	.word	0x40021800

08002fb8 <LL_EXTI_EnableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b082      	sub	sp, #8
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR1, ExtiLine);
 8002fc0:	4b04      	ldr	r3, [pc, #16]	; (8002fd4 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8002fc2:	6859      	ldr	r1, [r3, #4]
 8002fc4:	4b03      	ldr	r3, [pc, #12]	; (8002fd4 <LL_EXTI_EnableFallingTrig_0_31+0x1c>)
 8002fc6:	687a      	ldr	r2, [r7, #4]
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	605a      	str	r2, [r3, #4]
}
 8002fcc:	46c0      	nop			; (mov r8, r8)
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	b002      	add	sp, #8
 8002fd2:	bd80      	pop	{r7, pc}
 8002fd4:	40021800 	.word	0x40021800

08002fd8 <LL_EXTI_DisableFallingTrig_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b082      	sub	sp, #8
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8002fe0:	4b05      	ldr	r3, [pc, #20]	; (8002ff8 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8002fe2:	685a      	ldr	r2, [r3, #4]
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	43d9      	mvns	r1, r3
 8002fe8:	4b03      	ldr	r3, [pc, #12]	; (8002ff8 <LL_EXTI_DisableFallingTrig_0_31+0x20>)
 8002fea:	400a      	ands	r2, r1
 8002fec:	605a      	str	r2, [r3, #4]
}
 8002fee:	46c0      	nop			; (mov r8, r8)
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	b002      	add	sp, #8
 8002ff4:	bd80      	pop	{r7, pc}
 8002ff6:	46c0      	nop			; (mov r8, r8)
 8002ff8:	40021800 	.word	0x40021800

08002ffc <LL_EXTI_ClearFallingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFallingFlag_0_31(uint32_t ExtiLine)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->FPR1, ExtiLine);
 8003004:	4b03      	ldr	r3, [pc, #12]	; (8003014 <LL_EXTI_ClearFallingFlag_0_31+0x18>)
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	611a      	str	r2, [r3, #16]
}
 800300a:	46c0      	nop			; (mov r8, r8)
 800300c:	46bd      	mov	sp, r7
 800300e:	b002      	add	sp, #8
 8003010:	bd80      	pop	{r7, pc}
 8003012:	46c0      	nop			; (mov r8, r8)
 8003014:	40021800 	.word	0x40021800

08003018 <LL_EXTI_ClearRisingFlag_0_31>:
  *         @arg @ref LL_EXTI_LINE_20
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearRisingFlag_0_31(uint32_t ExtiLine)
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
  WRITE_REG(EXTI->RPR1, ExtiLine);
 8003020:	4b03      	ldr	r3, [pc, #12]	; (8003030 <LL_EXTI_ClearRisingFlag_0_31+0x18>)
 8003022:	687a      	ldr	r2, [r7, #4]
 8003024:	60da      	str	r2, [r3, #12]
}
 8003026:	46c0      	nop			; (mov r8, r8)
 8003028:	46bd      	mov	sp, r7
 800302a:	b002      	add	sp, #8
 800302c:	bd80      	pop	{r7, pc}
 800302e:	46c0      	nop			; (mov r8, r8)
 8003030:	40021800 	.word	0x40021800

08003034 <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 8003034:	b580      	push	{r7, lr}
 8003036:	b088      	sub	sp, #32
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800303c:	2300      	movs	r3, #0
 800303e:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef status = HAL_OK;
 8003040:	211f      	movs	r1, #31
 8003042:	187b      	adds	r3, r7, r1
 8003044:	2200      	movs	r2, #0
 8003046:	701a      	strb	r2, [r3, #0]
  __IO uint32_t * comp_common_odd;
  __IO uint32_t * comp_common_even;
#endif

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2b00      	cmp	r3, #0
 800304c:	d103      	bne.n	8003056 <HAL_COMP_Init+0x22>
  {
    status = HAL_ERROR;
 800304e:	187b      	adds	r3, r7, r1
 8003050:	2201      	movs	r2, #1
 8003052:	701a      	strb	r2, [r3, #0]
 8003054:	e13d      	b.n	80032d2 <HAL_COMP_Init+0x29e>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	0fdb      	lsrs	r3, r3, #31
 800305e:	07da      	lsls	r2, r3, #31
 8003060:	2380      	movs	r3, #128	; 0x80
 8003062:	061b      	lsls	r3, r3, #24
 8003064:	429a      	cmp	r2, r3
 8003066:	d104      	bne.n	8003072 <HAL_COMP_Init+0x3e>
  {
    status = HAL_ERROR;
 8003068:	231f      	movs	r3, #31
 800306a:	18fb      	adds	r3, r7, r3
 800306c:	2201      	movs	r2, #1
 800306e:	701a      	strb	r2, [r3, #0]
 8003070:	e12f      	b.n	80032d2 <HAL_COMP_Init+0x29e>
    if(hcomp->Init.WindowMode != COMP_WINDOWMODE_DISABLE)
    {
      assert_param(IS_COMP_WINDOWOUTPUT(hcomp->Init.WindowOutput));
    }

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	2229      	movs	r2, #41	; 0x29
 8003076:	5c9b      	ldrb	r3, [r3, r2]
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d10a      	bne.n	8003094 <HAL_COMP_Init+0x60>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2228      	movs	r2, #40	; 0x28
 8003082:	2100      	movs	r1, #0
 8003084:	5499      	strb	r1, [r3, r2]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	62da      	str	r2, [r3, #44]	; 0x2c
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	0018      	movs	r0, r3
 8003090:	f7ff faba 	bl	8002608 <HAL_COMP_MspInit>
#endif /* USE_HAL_COMP_REGISTER_CALLBACKS */
    }

    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0));
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2230      	movs	r2, #48	; 0x30
 800309c:	4013      	ands	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	695a      	ldr	r2, [r3, #20]
               | hcomp->Init.InputPlus
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	431a      	orrs	r2, r3
               | hcomp->Init.BlankingSrce
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	6a1b      	ldr	r3, [r3, #32]
 80030ae:	431a      	orrs	r2, r3
               | hcomp->Init.Hysteresis
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	431a      	orrs	r2, r3
               | hcomp->Init.OutputPol
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	69db      	ldr	r3, [r3, #28]
 80030ba:	431a      	orrs	r2, r3
               | hcomp->Init.Mode
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	68db      	ldr	r3, [r3, #12]
    tmp_csr = (  hcomp->Init.InputMinus
 80030c0:	4313      	orrs	r3, r2
 80030c2:	617b      	str	r3, [r7, #20]
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a85      	ldr	r2, [pc, #532]	; (80032e0 <HAL_COMP_Init+0x2ac>)
 80030cc:	4013      	ands	r3, r2
 80030ce:	0019      	movs	r1, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	430a      	orrs	r2, r1
 80030d8:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(*comp_common_odd, COMP_CSR_WINOUT);
        CLEAR_BIT(*comp_common_even, COMP_CSR_WINOUT);
        break;
    }
#else
    if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP1_INPUT_PLUS_COMMON)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	685a      	ldr	r2, [r3, #4]
 80030de:	2380      	movs	r3, #128	; 0x80
 80030e0:	011b      	lsls	r3, r3, #4
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d10d      	bne.n	8003102 <HAL_COMP_Init+0xce>
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 80030e6:	4b7f      	ldr	r3, [pc, #508]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	4b7e      	ldr	r3, [pc, #504]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 80030ec:	497e      	ldr	r1, [pc, #504]	; (80032e8 <HAL_COMP_Init+0x2b4>)
 80030ee:	400a      	ands	r2, r1
 80030f0:	601a      	str	r2, [r3, #0]
      SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 80030f2:	4b7c      	ldr	r3, [pc, #496]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 80030f4:	685a      	ldr	r2, [r3, #4]
 80030f6:	4b7b      	ldr	r3, [pc, #492]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 80030f8:	2180      	movs	r1, #128	; 0x80
 80030fa:	0109      	lsls	r1, r1, #4
 80030fc:	430a      	orrs	r2, r1
 80030fe:	605a      	str	r2, [r3, #4]
 8003100:	e01f      	b.n	8003142 <HAL_COMP_Init+0x10e>
    }
    else if(hcomp->Init.WindowMode == COMP_WINDOWMODE_COMP2_INPUT_PLUS_COMMON)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	685a      	ldr	r2, [r3, #4]
 8003106:	23c0      	movs	r3, #192	; 0xc0
 8003108:	015b      	lsls	r3, r3, #5
 800310a:	429a      	cmp	r2, r3
 800310c:	d10d      	bne.n	800312a <HAL_COMP_Init+0xf6>
    {
      SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 800310e:	4b75      	ldr	r3, [pc, #468]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	4b74      	ldr	r3, [pc, #464]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 8003114:	2180      	movs	r1, #128	; 0x80
 8003116:	0109      	lsls	r1, r1, #4
 8003118:	430a      	orrs	r2, r1
 800311a:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 800311c:	4b71      	ldr	r3, [pc, #452]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 800311e:	685a      	ldr	r2, [r3, #4]
 8003120:	4b70      	ldr	r3, [pc, #448]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 8003122:	4971      	ldr	r1, [pc, #452]	; (80032e8 <HAL_COMP_Init+0x2b4>)
 8003124:	400a      	ands	r2, r1
 8003126:	605a      	str	r2, [r3, #4]
 8003128:	e00b      	b.n	8003142 <HAL_COMP_Init+0x10e>
    }
    else
    {
      CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINMODE);
 800312a:	4b6e      	ldr	r3, [pc, #440]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 800312c:	681a      	ldr	r2, [r3, #0]
 800312e:	4b6d      	ldr	r3, [pc, #436]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 8003130:	496d      	ldr	r1, [pc, #436]	; (80032e8 <HAL_COMP_Init+0x2b4>)
 8003132:	400a      	ands	r2, r1
 8003134:	601a      	str	r2, [r3, #0]
      CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINMODE);
 8003136:	4b6b      	ldr	r3, [pc, #428]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 8003138:	685a      	ldr	r2, [r3, #4]
 800313a:	4b6a      	ldr	r3, [pc, #424]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 800313c:	496a      	ldr	r1, [pc, #424]	; (80032e8 <HAL_COMP_Init+0x2b4>)
 800313e:	400a      	ands	r2, r1
 8003140:	605a      	str	r2, [r3, #4]

    /* Set window mode output */
    /* Note: Window mode mode output can also be used when window mode        */
    /*       is disabled, to use comparators in independent mode with their   */
    /*       output connected through exclusive-or circuitry.                 */
    switch (hcomp->Init.WindowOutput)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	689b      	ldr	r3, [r3, #8]
 8003146:	22a0      	movs	r2, #160	; 0xa0
 8003148:	01d2      	lsls	r2, r2, #7
 800314a:	4293      	cmp	r3, r2
 800314c:	d017      	beq.n	800317e <HAL_COMP_Init+0x14a>
 800314e:	22a0      	movs	r2, #160	; 0xa0
 8003150:	01d2      	lsls	r2, r2, #7
 8003152:	4293      	cmp	r3, r2
 8003154:	d830      	bhi.n	80031b8 <HAL_COMP_Init+0x184>
 8003156:	2b01      	cmp	r3, #1
 8003158:	d01f      	beq.n	800319a <HAL_COMP_Init+0x166>
 800315a:	2280      	movs	r2, #128	; 0x80
 800315c:	01d2      	lsls	r2, r2, #7
 800315e:	4293      	cmp	r3, r2
 8003160:	d12a      	bne.n	80031b8 <HAL_COMP_Init+0x184>
    {
      case COMP_WINDOWOUTPUT_COMP1:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 8003162:	4b60      	ldr	r3, [pc, #384]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	4b5f      	ldr	r3, [pc, #380]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 8003168:	2180      	movs	r1, #128	; 0x80
 800316a:	01c9      	lsls	r1, r1, #7
 800316c:	430a      	orrs	r2, r1
 800316e:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 8003170:	4b5c      	ldr	r3, [pc, #368]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 8003172:	685a      	ldr	r2, [r3, #4]
 8003174:	4b5b      	ldr	r3, [pc, #364]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 8003176:	495d      	ldr	r1, [pc, #372]	; (80032ec <HAL_COMP_Init+0x2b8>)
 8003178:	400a      	ands	r2, r1
 800317a:	605a      	str	r2, [r3, #4]
        break;
 800317c:	e029      	b.n	80031d2 <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_COMP2:
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 800317e:	4b59      	ldr	r3, [pc, #356]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	4b58      	ldr	r3, [pc, #352]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 8003184:	4959      	ldr	r1, [pc, #356]	; (80032ec <HAL_COMP_Init+0x2b8>)
 8003186:	400a      	ands	r2, r1
 8003188:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 800318a:	4b56      	ldr	r3, [pc, #344]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 800318c:	685a      	ldr	r2, [r3, #4]
 800318e:	4b55      	ldr	r3, [pc, #340]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 8003190:	2180      	movs	r1, #128	; 0x80
 8003192:	01c9      	lsls	r1, r1, #7
 8003194:	430a      	orrs	r2, r1
 8003196:	605a      	str	r2, [r3, #4]
        break;
 8003198:	e01b      	b.n	80031d2 <HAL_COMP_Init+0x19e>

      case COMP_WINDOWOUTPUT_BOTH:
        SET_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 800319a:	4b52      	ldr	r3, [pc, #328]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 800319c:	681a      	ldr	r2, [r3, #0]
 800319e:	4b51      	ldr	r3, [pc, #324]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 80031a0:	2180      	movs	r1, #128	; 0x80
 80031a2:	01c9      	lsls	r1, r1, #7
 80031a4:	430a      	orrs	r2, r1
 80031a6:	601a      	str	r2, [r3, #0]
        SET_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80031a8:	4b4e      	ldr	r3, [pc, #312]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 80031aa:	685a      	ldr	r2, [r3, #4]
 80031ac:	4b4d      	ldr	r3, [pc, #308]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 80031ae:	2180      	movs	r1, #128	; 0x80
 80031b0:	01c9      	lsls	r1, r1, #7
 80031b2:	430a      	orrs	r2, r1
 80031b4:	605a      	str	r2, [r3, #4]
        break;
 80031b6:	e00c      	b.n	80031d2 <HAL_COMP_Init+0x19e>

      default: /* COMP_WINDOWOUTPUT_EACH_COMP */
        CLEAR_BIT(COMP12_COMMON->CSR_ODD, COMP_CSR_WINOUT);
 80031b8:	4b4a      	ldr	r3, [pc, #296]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 80031ba:	681a      	ldr	r2, [r3, #0]
 80031bc:	4b49      	ldr	r3, [pc, #292]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 80031be:	494b      	ldr	r1, [pc, #300]	; (80032ec <HAL_COMP_Init+0x2b8>)
 80031c0:	400a      	ands	r2, r1
 80031c2:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(COMP12_COMMON->CSR_EVEN, COMP_CSR_WINOUT);
 80031c4:	4b47      	ldr	r3, [pc, #284]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 80031c6:	685a      	ldr	r2, [r3, #4]
 80031c8:	4b46      	ldr	r3, [pc, #280]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 80031ca:	4948      	ldr	r1, [pc, #288]	; (80032ec <HAL_COMP_Init+0x2b8>)
 80031cc:	400a      	ands	r2, r1
 80031ce:	605a      	str	r2, [r3, #4]
        break;
 80031d0:	46c0      	nop			; (mov r8, r8)
    }
#endif

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, (COMP_CSR_INMSEL_1 | COMP_CSR_INMSEL_0)) != 0UL) &&
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2230      	movs	r2, #48	; 0x30
 80031da:	4013      	ands	r3, r2
 80031dc:	d016      	beq.n	800320c <HAL_COMP_Init+0x1d8>
 80031de:	69bb      	ldr	r3, [r7, #24]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d113      	bne.n	800320c <HAL_COMP_Init+0x1d8>
    {
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80031e4:	4b42      	ldr	r3, [pc, #264]	; (80032f0 <HAL_COMP_Init+0x2bc>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4942      	ldr	r1, [pc, #264]	; (80032f4 <HAL_COMP_Init+0x2c0>)
 80031ea:	0018      	movs	r0, r3
 80031ec:	f7fc ff8a 	bl	8000104 <__udivsi3>
 80031f0:	0003      	movs	r3, r0
 80031f2:	001a      	movs	r2, r3
 80031f4:	0013      	movs	r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
 80031f8:	189b      	adds	r3, r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 80031fe:	e002      	b.n	8003206 <HAL_COMP_Init+0x1d2>
      {
        wait_loop_index--;
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	3b01      	subs	r3, #1
 8003204:	60fb      	str	r3, [r7, #12]
      while(wait_loop_index != 0UL)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d1f9      	bne.n	8003200 <HAL_COMP_Init+0x1cc>
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	4a34      	ldr	r2, [pc, #208]	; (80032e4 <HAL_COMP_Init+0x2b0>)
 8003212:	4293      	cmp	r3, r2
 8003214:	d102      	bne.n	800321c <HAL_COMP_Init+0x1e8>
 8003216:	2380      	movs	r3, #128	; 0x80
 8003218:	029b      	lsls	r3, r3, #10
 800321a:	e001      	b.n	8003220 <HAL_COMP_Init+0x1ec>
 800321c:	2380      	movs	r3, #128	; 0x80
 800321e:	02db      	lsls	r3, r3, #11
 8003220:	613b      	str	r3, [r7, #16]

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003226:	2203      	movs	r2, #3
 8003228:	4013      	ands	r3, r2
 800322a:	d040      	beq.n	80032ae <HAL_COMP_Init+0x27a>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003230:	2210      	movs	r2, #16
 8003232:	4013      	ands	r3, r2
 8003234:	d004      	beq.n	8003240 <HAL_COMP_Init+0x20c>
      {
        LL_EXTI_EnableRisingTrig_0_31(exti_line);
 8003236:	693b      	ldr	r3, [r7, #16]
 8003238:	0018      	movs	r0, r3
 800323a:	f7ff fe9b 	bl	8002f74 <LL_EXTI_EnableRisingTrig_0_31>
 800323e:	e003      	b.n	8003248 <HAL_COMP_Init+0x214>
      }
      else
      {
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
 8003240:	693b      	ldr	r3, [r7, #16]
 8003242:	0018      	movs	r0, r3
 8003244:	f7ff fea6 	bl	8002f94 <LL_EXTI_DisableRisingTrig_0_31>
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800324c:	2220      	movs	r2, #32
 800324e:	4013      	ands	r3, r2
 8003250:	d004      	beq.n	800325c <HAL_COMP_Init+0x228>
      {
        LL_EXTI_EnableFallingTrig_0_31(exti_line);
 8003252:	693b      	ldr	r3, [r7, #16]
 8003254:	0018      	movs	r0, r3
 8003256:	f7ff feaf 	bl	8002fb8 <LL_EXTI_EnableFallingTrig_0_31>
 800325a:	e003      	b.n	8003264 <HAL_COMP_Init+0x230>
      }
      else
      {
        LL_EXTI_DisableFallingTrig_0_31(exti_line);
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	0018      	movs	r0, r3
 8003260:	f7ff feba 	bl	8002fd8 <LL_EXTI_DisableFallingTrig_0_31>
      }

      /* Clear COMP EXTI pending bit (if any) */
      LL_EXTI_ClearRisingFlag_0_31(exti_line);
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	0018      	movs	r0, r3
 8003268:	f7ff fed6 	bl	8003018 <LL_EXTI_ClearRisingFlag_0_31>
      LL_EXTI_ClearFallingFlag_0_31(exti_line);
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	0018      	movs	r0, r3
 8003270:	f7ff fec4 	bl	8002ffc <LL_EXTI_ClearFallingFlag_0_31>

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003278:	2202      	movs	r2, #2
 800327a:	4013      	ands	r3, r2
 800327c:	d004      	beq.n	8003288 <HAL_COMP_Init+0x254>
      {
        LL_EXTI_EnableEvent_0_31(exti_line);
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	0018      	movs	r0, r3
 8003282:	f7ff fe51 	bl	8002f28 <LL_EXTI_EnableEvent_0_31>
 8003286:	e003      	b.n	8003290 <HAL_COMP_Init+0x25c>
      }
      else
      {
        LL_EXTI_DisableEvent_0_31(exti_line);
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	0018      	movs	r0, r3
 800328c:	f7ff fe5e 	bl	8002f4c <LL_EXTI_DisableEvent_0_31>
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003294:	2201      	movs	r2, #1
 8003296:	4013      	ands	r3, r2
 8003298:	d004      	beq.n	80032a4 <HAL_COMP_Init+0x270>
      {
        LL_EXTI_EnableIT_0_31(exti_line);
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	0018      	movs	r0, r3
 800329e:	f7ff fe1d 	bl	8002edc <LL_EXTI_EnableIT_0_31>
 80032a2:	e00c      	b.n	80032be <HAL_COMP_Init+0x28a>
      }
      else
      {
        LL_EXTI_DisableIT_0_31(exti_line);
 80032a4:	693b      	ldr	r3, [r7, #16]
 80032a6:	0018      	movs	r0, r3
 80032a8:	f7ff fe2a 	bl	8002f00 <LL_EXTI_DisableIT_0_31>
 80032ac:	e007      	b.n	80032be <HAL_COMP_Init+0x28a>
      }
    }
    else
    {
      /* Disable EXTI event mode */
      LL_EXTI_DisableEvent_0_31(exti_line);
 80032ae:	693b      	ldr	r3, [r7, #16]
 80032b0:	0018      	movs	r0, r3
 80032b2:	f7ff fe4b 	bl	8002f4c <LL_EXTI_DisableEvent_0_31>

      /* Disable EXTI interrupt mode */
      LL_EXTI_DisableIT_0_31(exti_line);
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	0018      	movs	r0, r3
 80032ba:	f7ff fe21 	bl	8002f00 <LL_EXTI_DisableIT_0_31>
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	2229      	movs	r2, #41	; 0x29
 80032c2:	5c9b      	ldrb	r3, [r3, r2]
 80032c4:	b2db      	uxtb	r3, r3
 80032c6:	2b00      	cmp	r3, #0
 80032c8:	d103      	bne.n	80032d2 <HAL_COMP_Init+0x29e>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2229      	movs	r2, #41	; 0x29
 80032ce:	2101      	movs	r1, #1
 80032d0:	5499      	strb	r1, [r3, r2]
    }
  }

  return status;
 80032d2:	231f      	movs	r3, #31
 80032d4:	18fb      	adds	r3, r7, r3
 80032d6:	781b      	ldrb	r3, [r3, #0]
}
 80032d8:	0018      	movs	r0, r3
 80032da:	46bd      	mov	sp, r7
 80032dc:	b008      	add	sp, #32
 80032de:	bd80      	pop	{r7, pc}
 80032e0:	fe00740f 	.word	0xfe00740f
 80032e4:	40010200 	.word	0x40010200
 80032e8:	fffff7ff 	.word	0xfffff7ff
 80032ec:	ffffbfff 	.word	0xffffbfff
 80032f0:	20005134 	.word	0x20005134
 80032f4:	00030d40 	.word	0x00030d40

080032f8 <HAL_COMP_Start>:
  * @brief  Start the comparator.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Start(COMP_HandleTypeDef *hcomp)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b084      	sub	sp, #16
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  __IO uint32_t wait_loop_index = 0UL;
 8003300:	2300      	movs	r3, #0
 8003302:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003304:	210f      	movs	r1, #15
 8003306:	187b      	adds	r3, r7, r1
 8003308:	2200      	movs	r2, #0
 800330a:	701a      	strb	r2, [r3, #0]

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d103      	bne.n	800331a <HAL_COMP_Start+0x22>
  {
    status = HAL_ERROR;
 8003312:	187b      	adds	r3, r7, r1
 8003314:	2201      	movs	r2, #1
 8003316:	701a      	strb	r2, [r3, #0]
 8003318:	e034      	b.n	8003384 <HAL_COMP_Start+0x8c>
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	0fdb      	lsrs	r3, r3, #31
 8003322:	07da      	lsls	r2, r3, #31
 8003324:	2380      	movs	r3, #128	; 0x80
 8003326:	061b      	lsls	r3, r3, #24
 8003328:	429a      	cmp	r2, r3
 800332a:	d104      	bne.n	8003336 <HAL_COMP_Start+0x3e>
  {
    status = HAL_ERROR;
 800332c:	230f      	movs	r3, #15
 800332e:	18fb      	adds	r3, r7, r3
 8003330:	2201      	movs	r2, #1
 8003332:	701a      	strb	r2, [r3, #0]
 8003334:	e026      	b.n	8003384 <HAL_COMP_Start+0x8c>
  else
  {
    /* Check the parameter */
    assert_param(IS_COMP_ALL_INSTANCE(hcomp->Instance));

    if(hcomp->State == HAL_COMP_STATE_READY)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2229      	movs	r2, #41	; 0x29
 800333a:	5c9b      	ldrb	r3, [r3, r2]
 800333c:	b2db      	uxtb	r3, r3
 800333e:	2b01      	cmp	r3, #1
 8003340:	d11c      	bne.n	800337c <HAL_COMP_Start+0x84>
    {
      /* Enable the selected comparator */
      SET_BIT(hcomp->Instance->CSR, COMP_CSR_EN);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	2101      	movs	r1, #1
 800334e:	430a      	orrs	r2, r1
 8003350:	601a      	str	r2, [r3, #0]

      /* Set HAL COMP handle state */
      hcomp->State = HAL_COMP_STATE_BUSY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2229      	movs	r2, #41	; 0x29
 8003356:	2102      	movs	r1, #2
 8003358:	5499      	strb	r1, [r3, r2]
      /* Delay for COMP startup time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((COMP_DELAY_STARTUP_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800335a:	4b0e      	ldr	r3, [pc, #56]	; (8003394 <HAL_COMP_Start+0x9c>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	490e      	ldr	r1, [pc, #56]	; (8003398 <HAL_COMP_Start+0xa0>)
 8003360:	0018      	movs	r0, r3
 8003362:	f7fc fecf 	bl	8000104 <__udivsi3>
 8003366:	0003      	movs	r3, r0
 8003368:	00db      	lsls	r3, r3, #3
 800336a:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800336c:	e002      	b.n	8003374 <HAL_COMP_Start+0x7c>
      {
        wait_loop_index--;
 800336e:	68bb      	ldr	r3, [r7, #8]
 8003370:	3b01      	subs	r3, #1
 8003372:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	2b00      	cmp	r3, #0
 8003378:	d1f9      	bne.n	800336e <HAL_COMP_Start+0x76>
 800337a:	e003      	b.n	8003384 <HAL_COMP_Start+0x8c>
      }
    }
    else
    {
      status = HAL_ERROR;
 800337c:	230f      	movs	r3, #15
 800337e:	18fb      	adds	r3, r7, r3
 8003380:	2201      	movs	r2, #1
 8003382:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8003384:	230f      	movs	r3, #15
 8003386:	18fb      	adds	r3, r7, r3
 8003388:	781b      	ldrb	r3, [r3, #0]
}
 800338a:	0018      	movs	r0, r3
 800338c:	46bd      	mov	sp, r7
 800338e:	b004      	add	sp, #16
 8003390:	bd80      	pop	{r7, pc}
 8003392:	46c0      	nop			; (mov r8, r8)
 8003394:	20005134 	.word	0x20005134
 8003398:	00030d40 	.word	0x00030d40

0800339c <__NVIC_EnableIRQ>:
{
 800339c:	b580      	push	{r7, lr}
 800339e:	b082      	sub	sp, #8
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	0002      	movs	r2, r0
 80033a4:	1dfb      	adds	r3, r7, #7
 80033a6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80033a8:	1dfb      	adds	r3, r7, #7
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	2b7f      	cmp	r3, #127	; 0x7f
 80033ae:	d809      	bhi.n	80033c4 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80033b0:	1dfb      	adds	r3, r7, #7
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	001a      	movs	r2, r3
 80033b6:	231f      	movs	r3, #31
 80033b8:	401a      	ands	r2, r3
 80033ba:	4b04      	ldr	r3, [pc, #16]	; (80033cc <__NVIC_EnableIRQ+0x30>)
 80033bc:	2101      	movs	r1, #1
 80033be:	4091      	lsls	r1, r2
 80033c0:	000a      	movs	r2, r1
 80033c2:	601a      	str	r2, [r3, #0]
}
 80033c4:	46c0      	nop			; (mov r8, r8)
 80033c6:	46bd      	mov	sp, r7
 80033c8:	b002      	add	sp, #8
 80033ca:	bd80      	pop	{r7, pc}
 80033cc:	e000e100 	.word	0xe000e100

080033d0 <__NVIC_SetPriority>:
{
 80033d0:	b590      	push	{r4, r7, lr}
 80033d2:	b083      	sub	sp, #12
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	0002      	movs	r2, r0
 80033d8:	6039      	str	r1, [r7, #0]
 80033da:	1dfb      	adds	r3, r7, #7
 80033dc:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80033de:	1dfb      	adds	r3, r7, #7
 80033e0:	781b      	ldrb	r3, [r3, #0]
 80033e2:	2b7f      	cmp	r3, #127	; 0x7f
 80033e4:	d828      	bhi.n	8003438 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80033e6:	4a2f      	ldr	r2, [pc, #188]	; (80034a4 <__NVIC_SetPriority+0xd4>)
 80033e8:	1dfb      	adds	r3, r7, #7
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	b25b      	sxtb	r3, r3
 80033ee:	089b      	lsrs	r3, r3, #2
 80033f0:	33c0      	adds	r3, #192	; 0xc0
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	589b      	ldr	r3, [r3, r2]
 80033f6:	1dfa      	adds	r2, r7, #7
 80033f8:	7812      	ldrb	r2, [r2, #0]
 80033fa:	0011      	movs	r1, r2
 80033fc:	2203      	movs	r2, #3
 80033fe:	400a      	ands	r2, r1
 8003400:	00d2      	lsls	r2, r2, #3
 8003402:	21ff      	movs	r1, #255	; 0xff
 8003404:	4091      	lsls	r1, r2
 8003406:	000a      	movs	r2, r1
 8003408:	43d2      	mvns	r2, r2
 800340a:	401a      	ands	r2, r3
 800340c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	019b      	lsls	r3, r3, #6
 8003412:	22ff      	movs	r2, #255	; 0xff
 8003414:	401a      	ands	r2, r3
 8003416:	1dfb      	adds	r3, r7, #7
 8003418:	781b      	ldrb	r3, [r3, #0]
 800341a:	0018      	movs	r0, r3
 800341c:	2303      	movs	r3, #3
 800341e:	4003      	ands	r3, r0
 8003420:	00db      	lsls	r3, r3, #3
 8003422:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003424:	481f      	ldr	r0, [pc, #124]	; (80034a4 <__NVIC_SetPriority+0xd4>)
 8003426:	1dfb      	adds	r3, r7, #7
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	b25b      	sxtb	r3, r3
 800342c:	089b      	lsrs	r3, r3, #2
 800342e:	430a      	orrs	r2, r1
 8003430:	33c0      	adds	r3, #192	; 0xc0
 8003432:	009b      	lsls	r3, r3, #2
 8003434:	501a      	str	r2, [r3, r0]
}
 8003436:	e031      	b.n	800349c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003438:	4a1b      	ldr	r2, [pc, #108]	; (80034a8 <__NVIC_SetPriority+0xd8>)
 800343a:	1dfb      	adds	r3, r7, #7
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	0019      	movs	r1, r3
 8003440:	230f      	movs	r3, #15
 8003442:	400b      	ands	r3, r1
 8003444:	3b08      	subs	r3, #8
 8003446:	089b      	lsrs	r3, r3, #2
 8003448:	3306      	adds	r3, #6
 800344a:	009b      	lsls	r3, r3, #2
 800344c:	18d3      	adds	r3, r2, r3
 800344e:	3304      	adds	r3, #4
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	1dfa      	adds	r2, r7, #7
 8003454:	7812      	ldrb	r2, [r2, #0]
 8003456:	0011      	movs	r1, r2
 8003458:	2203      	movs	r2, #3
 800345a:	400a      	ands	r2, r1
 800345c:	00d2      	lsls	r2, r2, #3
 800345e:	21ff      	movs	r1, #255	; 0xff
 8003460:	4091      	lsls	r1, r2
 8003462:	000a      	movs	r2, r1
 8003464:	43d2      	mvns	r2, r2
 8003466:	401a      	ands	r2, r3
 8003468:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800346a:	683b      	ldr	r3, [r7, #0]
 800346c:	019b      	lsls	r3, r3, #6
 800346e:	22ff      	movs	r2, #255	; 0xff
 8003470:	401a      	ands	r2, r3
 8003472:	1dfb      	adds	r3, r7, #7
 8003474:	781b      	ldrb	r3, [r3, #0]
 8003476:	0018      	movs	r0, r3
 8003478:	2303      	movs	r3, #3
 800347a:	4003      	ands	r3, r0
 800347c:	00db      	lsls	r3, r3, #3
 800347e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8003480:	4809      	ldr	r0, [pc, #36]	; (80034a8 <__NVIC_SetPriority+0xd8>)
 8003482:	1dfb      	adds	r3, r7, #7
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	001c      	movs	r4, r3
 8003488:	230f      	movs	r3, #15
 800348a:	4023      	ands	r3, r4
 800348c:	3b08      	subs	r3, #8
 800348e:	089b      	lsrs	r3, r3, #2
 8003490:	430a      	orrs	r2, r1
 8003492:	3306      	adds	r3, #6
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	18c3      	adds	r3, r0, r3
 8003498:	3304      	adds	r3, #4
 800349a:	601a      	str	r2, [r3, #0]
}
 800349c:	46c0      	nop			; (mov r8, r8)
 800349e:	46bd      	mov	sp, r7
 80034a0:	b003      	add	sp, #12
 80034a2:	bd90      	pop	{r4, r7, pc}
 80034a4:	e000e100 	.word	0xe000e100
 80034a8:	e000ed00 	.word	0xe000ed00

080034ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	1e5a      	subs	r2, r3, #1
 80034b8:	2380      	movs	r3, #128	; 0x80
 80034ba:	045b      	lsls	r3, r3, #17
 80034bc:	429a      	cmp	r2, r3
 80034be:	d301      	bcc.n	80034c4 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80034c0:	2301      	movs	r3, #1
 80034c2:	e010      	b.n	80034e6 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80034c4:	4b0a      	ldr	r3, [pc, #40]	; (80034f0 <SysTick_Config+0x44>)
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	3a01      	subs	r2, #1
 80034ca:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80034cc:	2301      	movs	r3, #1
 80034ce:	425b      	negs	r3, r3
 80034d0:	2103      	movs	r1, #3
 80034d2:	0018      	movs	r0, r3
 80034d4:	f7ff ff7c 	bl	80033d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80034d8:	4b05      	ldr	r3, [pc, #20]	; (80034f0 <SysTick_Config+0x44>)
 80034da:	2200      	movs	r2, #0
 80034dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034de:	4b04      	ldr	r3, [pc, #16]	; (80034f0 <SysTick_Config+0x44>)
 80034e0:	2207      	movs	r2, #7
 80034e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034e4:	2300      	movs	r3, #0
}
 80034e6:	0018      	movs	r0, r3
 80034e8:	46bd      	mov	sp, r7
 80034ea:	b002      	add	sp, #8
 80034ec:	bd80      	pop	{r7, pc}
 80034ee:	46c0      	nop			; (mov r8, r8)
 80034f0:	e000e010 	.word	0xe000e010

080034f4 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	b084      	sub	sp, #16
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60b9      	str	r1, [r7, #8]
 80034fc:	607a      	str	r2, [r7, #4]
 80034fe:	210f      	movs	r1, #15
 8003500:	187b      	adds	r3, r7, r1
 8003502:	1c02      	adds	r2, r0, #0
 8003504:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8003506:	68ba      	ldr	r2, [r7, #8]
 8003508:	187b      	adds	r3, r7, r1
 800350a:	781b      	ldrb	r3, [r3, #0]
 800350c:	b25b      	sxtb	r3, r3
 800350e:	0011      	movs	r1, r2
 8003510:	0018      	movs	r0, r3
 8003512:	f7ff ff5d 	bl	80033d0 <__NVIC_SetPriority>
}
 8003516:	46c0      	nop			; (mov r8, r8)
 8003518:	46bd      	mov	sp, r7
 800351a:	b004      	add	sp, #16
 800351c:	bd80      	pop	{r7, pc}

0800351e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800351e:	b580      	push	{r7, lr}
 8003520:	b082      	sub	sp, #8
 8003522:	af00      	add	r7, sp, #0
 8003524:	0002      	movs	r2, r0
 8003526:	1dfb      	adds	r3, r7, #7
 8003528:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800352a:	1dfb      	adds	r3, r7, #7
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	b25b      	sxtb	r3, r3
 8003530:	0018      	movs	r0, r3
 8003532:	f7ff ff33 	bl	800339c <__NVIC_EnableIRQ>
}
 8003536:	46c0      	nop			; (mov r8, r8)
 8003538:	46bd      	mov	sp, r7
 800353a:	b002      	add	sp, #8
 800353c:	bd80      	pop	{r7, pc}

0800353e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800353e:	b580      	push	{r7, lr}
 8003540:	b082      	sub	sp, #8
 8003542:	af00      	add	r7, sp, #0
 8003544:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	0018      	movs	r0, r3
 800354a:	f7ff ffaf 	bl	80034ac <SysTick_Config>
 800354e:	0003      	movs	r3, r0
}
 8003550:	0018      	movs	r0, r3
 8003552:	46bd      	mov	sp, r7
 8003554:	b002      	add	sp, #8
 8003556:	bd80      	pop	{r7, pc}

08003558 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b082      	sub	sp, #8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2b00      	cmp	r3, #0
 8003564:	d101      	bne.n	800356a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003566:	2301      	movs	r3, #1
 8003568:	e077      	b.n	800365a <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4a3d      	ldr	r2, [pc, #244]	; (8003664 <HAL_DMA_Init+0x10c>)
 8003570:	4694      	mov	ip, r2
 8003572:	4463      	add	r3, ip
 8003574:	2114      	movs	r1, #20
 8003576:	0018      	movs	r0, r3
 8003578:	f7fc fdc4 	bl	8000104 <__udivsi3>
 800357c:	0003      	movs	r3, r0
 800357e:	009a      	lsls	r2, r3, #2
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	641a      	str	r2, [r3, #64]	; 0x40
#endif

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	2225      	movs	r2, #37	; 0x25
 8003588:	2102      	movs	r1, #2
 800358a:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	681a      	ldr	r2, [r3, #0]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	4934      	ldr	r1, [pc, #208]	; (8003668 <HAL_DMA_Init+0x110>)
 8003598:	400a      	ands	r2, r1
 800359a:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	6819      	ldr	r1, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	689a      	ldr	r2, [r3, #8]
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	68db      	ldr	r3, [r3, #12]
 80035aa:	431a      	orrs	r2, r3
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	691b      	ldr	r3, [r3, #16]
 80035b0:	431a      	orrs	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	431a      	orrs	r2, r3
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	699b      	ldr	r3, [r3, #24]
 80035bc:	431a      	orrs	r2, r3
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69db      	ldr	r3, [r3, #28]
 80035c2:	431a      	orrs	r2, r3
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a1b      	ldr	r3, [r3, #32]
 80035c8:	431a      	orrs	r2, r3
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	430a      	orrs	r2, r1
 80035d0:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	0018      	movs	r0, r3
 80035d6:	f000 f971 	bl	80038bc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	689a      	ldr	r2, [r3, #8]
 80035de:	2380      	movs	r3, #128	; 0x80
 80035e0:	01db      	lsls	r3, r3, #7
 80035e2:	429a      	cmp	r2, r3
 80035e4:	d102      	bne.n	80035ec <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	685a      	ldr	r2, [r3, #4]
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035f4:	213f      	movs	r1, #63	; 0x3f
 80035f6:	400a      	ands	r2, r1
 80035f8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003602:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d011      	beq.n	8003630 <HAL_DMA_Init+0xd8>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	2b04      	cmp	r3, #4
 8003612:	d80d      	bhi.n	8003630 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	0018      	movs	r0, r3
 8003618:	f000 f97c 	bl	8003914 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003620:	2200      	movs	r2, #0
 8003622:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003628:	687a      	ldr	r2, [r7, #4]
 800362a:	6d92      	ldr	r2, [r2, #88]	; 0x58
 800362c:	605a      	str	r2, [r3, #4]
 800362e:	e008      	b.n	8003642 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2200      	movs	r2, #0
 8003634:	651a      	str	r2, [r3, #80]	; 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2200      	movs	r2, #0
 800363a:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	659a      	str	r2, [r3, #88]	; 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2200      	movs	r2, #0
 8003646:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2225      	movs	r2, #37	; 0x25
 800364c:	2101      	movs	r1, #1
 800364e:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2224      	movs	r2, #36	; 0x24
 8003654:	2100      	movs	r1, #0
 8003656:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	0018      	movs	r0, r3
 800365c:	46bd      	mov	sp, r7
 800365e:	b002      	add	sp, #8
 8003660:	bd80      	pop	{r7, pc}
 8003662:	46c0      	nop			; (mov r8, r8)
 8003664:	bffdfff8 	.word	0xbffdfff8
 8003668:	ffff800f 	.word	0xffff800f

0800366c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003674:	210f      	movs	r1, #15
 8003676:	187b      	adds	r3, r7, r1
 8003678:	2200      	movs	r2, #0
 800367a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2225      	movs	r2, #37	; 0x25
 8003680:	5c9b      	ldrb	r3, [r3, r2]
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b02      	cmp	r3, #2
 8003686:	d006      	beq.n	8003696 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2204      	movs	r2, #4
 800368c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800368e:	187b      	adds	r3, r7, r1
 8003690:	2201      	movs	r2, #1
 8003692:	701a      	strb	r2, [r3, #0]
 8003694:	e049      	b.n	800372a <HAL_DMA_Abort_IT+0xbe>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681a      	ldr	r2, [r3, #0]
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	210e      	movs	r1, #14
 80036a2:	438a      	bics	r2, r1
 80036a4:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681a      	ldr	r2, [r3, #0]
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	2101      	movs	r1, #1
 80036b2:	438a      	bics	r2, r1
 80036b4:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c0:	491d      	ldr	r1, [pc, #116]	; (8003738 <HAL_DMA_Abort_IT+0xcc>)
 80036c2:	400a      	ands	r2, r1
 80036c4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
 80036c6:	4b1d      	ldr	r3, [pc, #116]	; (800373c <HAL_DMA_Abort_IT+0xd0>)
 80036c8:	6859      	ldr	r1, [r3, #4]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ce:	221c      	movs	r2, #28
 80036d0:	4013      	ands	r3, r2
 80036d2:	2201      	movs	r2, #1
 80036d4:	409a      	lsls	r2, r3
 80036d6:	4b19      	ldr	r3, [pc, #100]	; (800373c <HAL_DMA_Abort_IT+0xd0>)
 80036d8:	430a      	orrs	r2, r1
 80036da:	605a      	str	r2, [r3, #4]
#endif

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036e0:	687a      	ldr	r2, [r7, #4]
 80036e2:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 80036e4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d00c      	beq.n	8003708 <HAL_DMA_Abort_IT+0x9c>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80036f8:	490f      	ldr	r1, [pc, #60]	; (8003738 <HAL_DMA_Abort_IT+0xcc>)
 80036fa:	400a      	ands	r2, r1
 80036fc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8003706:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	2225      	movs	r2, #37	; 0x25
 800370c:	2101      	movs	r1, #1
 800370e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2224      	movs	r2, #36	; 0x24
 8003714:	2100      	movs	r1, #0
 8003716:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800371c:	2b00      	cmp	r3, #0
 800371e:	d004      	beq.n	800372a <HAL_DMA_Abort_IT+0xbe>
    {
      hdma->XferAbortCallback(hdma);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003724:	687a      	ldr	r2, [r7, #4]
 8003726:	0010      	movs	r0, r2
 8003728:	4798      	blx	r3
    }
  }
  return status;
 800372a:	230f      	movs	r3, #15
 800372c:	18fb      	adds	r3, r7, r3
 800372e:	781b      	ldrb	r3, [r3, #0]
}
 8003730:	0018      	movs	r0, r3
 8003732:	46bd      	mov	sp, r7
 8003734:	b004      	add	sp, #16
 8003736:	bd80      	pop	{r7, pc}
 8003738:	fffffeff 	.word	0xfffffeff
 800373c:	40020000 	.word	0x40020000

08003740 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 8003748:	4b55      	ldr	r3, [pc, #340]	; (80038a0 <HAL_DMA_IRQHandler+0x160>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	60fb      	str	r3, [r7, #12]
#endif
  uint32_t source_it = hdma->Instance->CCR;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800375a:	221c      	movs	r2, #28
 800375c:	4013      	ands	r3, r2
 800375e:	2204      	movs	r2, #4
 8003760:	409a      	lsls	r2, r3
 8003762:	0013      	movs	r3, r2
 8003764:	68fa      	ldr	r2, [r7, #12]
 8003766:	4013      	ands	r3, r2
 8003768:	d027      	beq.n	80037ba <HAL_DMA_IRQHandler+0x7a>
 800376a:	68bb      	ldr	r3, [r7, #8]
 800376c:	2204      	movs	r2, #4
 800376e:	4013      	ands	r3, r2
 8003770:	d023      	beq.n	80037ba <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	2220      	movs	r2, #32
 800377a:	4013      	ands	r3, r2
 800377c:	d107      	bne.n	800378e <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	2104      	movs	r1, #4
 800378a:	438a      	bics	r2, r1
 800378c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 800378e:	4b44      	ldr	r3, [pc, #272]	; (80038a0 <HAL_DMA_IRQHandler+0x160>)
 8003790:	6859      	ldr	r1, [r3, #4]
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003796:	221c      	movs	r2, #28
 8003798:	4013      	ands	r3, r2
 800379a:	2204      	movs	r2, #4
 800379c:	409a      	lsls	r2, r3
 800379e:	4b40      	ldr	r3, [pc, #256]	; (80038a0 <HAL_DMA_IRQHandler+0x160>)
 80037a0:	430a      	orrs	r2, r1
 80037a2:	605a      	str	r2, [r3, #4]
#endif

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d100      	bne.n	80037ae <HAL_DMA_IRQHandler+0x6e>
 80037ac:	e073      	b.n	8003896 <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037b2:	687a      	ldr	r2, [r7, #4]
 80037b4:	0010      	movs	r0, r2
 80037b6:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80037b8:	e06d      	b.n	8003896 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037be:	221c      	movs	r2, #28
 80037c0:	4013      	ands	r3, r2
 80037c2:	2202      	movs	r2, #2
 80037c4:	409a      	lsls	r2, r3
 80037c6:	0013      	movs	r3, r2
 80037c8:	68fa      	ldr	r2, [r7, #12]
 80037ca:	4013      	ands	r3, r2
 80037cc:	d02e      	beq.n	800382c <HAL_DMA_IRQHandler+0xec>
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	2202      	movs	r2, #2
 80037d2:	4013      	ands	r3, r2
 80037d4:	d02a      	beq.n	800382c <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2220      	movs	r2, #32
 80037de:	4013      	ands	r3, r2
 80037e0:	d10b      	bne.n	80037fa <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	681a      	ldr	r2, [r3, #0]
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	210a      	movs	r1, #10
 80037ee:	438a      	bics	r2, r1
 80037f0:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2225      	movs	r2, #37	; 0x25
 80037f6:	2101      	movs	r1, #1
 80037f8:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80037fa:	4b29      	ldr	r3, [pc, #164]	; (80038a0 <HAL_DMA_IRQHandler+0x160>)
 80037fc:	6859      	ldr	r1, [r3, #4]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003802:	221c      	movs	r2, #28
 8003804:	4013      	ands	r3, r2
 8003806:	2202      	movs	r2, #2
 8003808:	409a      	lsls	r2, r3
 800380a:	4b25      	ldr	r3, [pc, #148]	; (80038a0 <HAL_DMA_IRQHandler+0x160>)
 800380c:	430a      	orrs	r2, r1
 800380e:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2224      	movs	r2, #36	; 0x24
 8003814:	2100      	movs	r1, #0
 8003816:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800381c:	2b00      	cmp	r3, #0
 800381e:	d03a      	beq.n	8003896 <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	0010      	movs	r0, r2
 8003828:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800382a:	e034      	b.n	8003896 <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003830:	221c      	movs	r2, #28
 8003832:	4013      	ands	r3, r2
 8003834:	2208      	movs	r2, #8
 8003836:	409a      	lsls	r2, r3
 8003838:	0013      	movs	r3, r2
 800383a:	68fa      	ldr	r2, [r7, #12]
 800383c:	4013      	ands	r3, r2
 800383e:	d02b      	beq.n	8003898 <HAL_DMA_IRQHandler+0x158>
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	2208      	movs	r2, #8
 8003844:	4013      	ands	r3, r2
 8003846:	d027      	beq.n	8003898 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	210e      	movs	r1, #14
 8003854:	438a      	bics	r2, r1
 8003856:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 8003858:	4b11      	ldr	r3, [pc, #68]	; (80038a0 <HAL_DMA_IRQHandler+0x160>)
 800385a:	6859      	ldr	r1, [r3, #4]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003860:	221c      	movs	r2, #28
 8003862:	4013      	ands	r3, r2
 8003864:	2201      	movs	r2, #1
 8003866:	409a      	lsls	r2, r3
 8003868:	4b0d      	ldr	r3, [pc, #52]	; (80038a0 <HAL_DMA_IRQHandler+0x160>)
 800386a:	430a      	orrs	r2, r1
 800386c:	605a      	str	r2, [r3, #4]
#endif

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2201      	movs	r2, #1
 8003872:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2225      	movs	r2, #37	; 0x25
 8003878:	2101      	movs	r1, #1
 800387a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2224      	movs	r2, #36	; 0x24
 8003880:	2100      	movs	r1, #0
 8003882:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003888:	2b00      	cmp	r3, #0
 800388a:	d005      	beq.n	8003898 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003890:	687a      	ldr	r2, [r7, #4]
 8003892:	0010      	movs	r0, r2
 8003894:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003896:	46c0      	nop			; (mov r8, r8)
 8003898:	46c0      	nop			; (mov r8, r8)
}
 800389a:	46bd      	mov	sp, r7
 800389c:	b004      	add	sp, #16
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	40020000 	.word	0x40020000

080038a4 <HAL_DMA_GetState>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2225      	movs	r2, #37	; 0x25
 80038b0:	5c9b      	ldrb	r3, [r3, r2]
 80038b2:	b2db      	uxtb	r3, r3
}
 80038b4:	0018      	movs	r0, r3
 80038b6:	46bd      	mov	sp, r7
 80038b8:	b002      	add	sp, #8
 80038ba:	bd80      	pop	{r7, pc}

080038bc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b084      	sub	sp, #16
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c8:	089b      	lsrs	r3, r3, #2
 80038ca:	4a10      	ldr	r2, [pc, #64]	; (800390c <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 80038cc:	4694      	mov	ip, r2
 80038ce:	4463      	add	r3, ip
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	001a      	movs	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	645a      	str	r2, [r3, #68]	; 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	001a      	movs	r2, r3
 80038de:	23ff      	movs	r3, #255	; 0xff
 80038e0:	4013      	ands	r3, r2
 80038e2:	3b08      	subs	r3, #8
 80038e4:	2114      	movs	r1, #20
 80038e6:	0018      	movs	r0, r3
 80038e8:	f7fc fc0c 	bl	8000104 <__udivsi3>
 80038ec:	0003      	movs	r3, r0
 80038ee:	60fb      	str	r3, [r7, #12]
#endif

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	4a07      	ldr	r2, [pc, #28]	; (8003910 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 80038f4:	649a      	str	r2, [r3, #72]	; 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	221f      	movs	r2, #31
 80038fa:	4013      	ands	r3, r2
 80038fc:	2201      	movs	r2, #1
 80038fe:	409a      	lsls	r2, r3
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8003904:	46c0      	nop			; (mov r8, r8)
 8003906:	46bd      	mov	sp, r7
 8003908:	b004      	add	sp, #16
 800390a:	bd80      	pop	{r7, pc}
 800390c:	10008200 	.word	0x10008200
 8003910:	40020880 	.word	0x40020880

08003914 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	685b      	ldr	r3, [r3, #4]
 8003920:	223f      	movs	r2, #63	; 0x3f
 8003922:	4013      	ands	r3, r2
 8003924:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	4a0a      	ldr	r2, [pc, #40]	; (8003954 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800392a:	4694      	mov	ip, r2
 800392c:	4463      	add	r3, ip
 800392e:	009b      	lsls	r3, r3, #2
 8003930:	001a      	movs	r2, r3
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	651a      	str	r2, [r3, #80]	; 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	4a07      	ldr	r2, [pc, #28]	; (8003958 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800393a:	655a      	str	r2, [r3, #84]	; 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	3b01      	subs	r3, #1
 8003940:	2203      	movs	r2, #3
 8003942:	4013      	ands	r3, r2
 8003944:	2201      	movs	r2, #1
 8003946:	409a      	lsls	r2, r3
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	659a      	str	r2, [r3, #88]	; 0x58
}
 800394c:	46c0      	nop			; (mov r8, r8)
 800394e:	46bd      	mov	sp, r7
 8003950:	b004      	add	sp, #16
 8003952:	bd80      	pop	{r7, pc}
 8003954:	1000823f 	.word	0x1000823f
 8003958:	40020940 	.word	0x40020940

0800395c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800395c:	b580      	push	{r7, lr}
 800395e:	b086      	sub	sp, #24
 8003960:	af00      	add	r7, sp, #0
 8003962:	6078      	str	r0, [r7, #4]
 8003964:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003966:	2300      	movs	r3, #0
 8003968:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800396a:	e147      	b.n	8003bfc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	2101      	movs	r1, #1
 8003972:	697a      	ldr	r2, [r7, #20]
 8003974:	4091      	lsls	r1, r2
 8003976:	000a      	movs	r2, r1
 8003978:	4013      	ands	r3, r2
 800397a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d100      	bne.n	8003984 <HAL_GPIO_Init+0x28>
 8003982:	e138      	b.n	8003bf6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d00b      	beq.n	80039a4 <HAL_GPIO_Init+0x48>
 800398c:	683b      	ldr	r3, [r7, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	2b02      	cmp	r3, #2
 8003992:	d007      	beq.n	80039a4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003994:	683b      	ldr	r3, [r7, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003998:	2b11      	cmp	r3, #17
 800399a:	d003      	beq.n	80039a4 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800399c:	683b      	ldr	r3, [r7, #0]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	2b12      	cmp	r3, #18
 80039a2:	d130      	bne.n	8003a06 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039aa:	697b      	ldr	r3, [r7, #20]
 80039ac:	005b      	lsls	r3, r3, #1
 80039ae:	2203      	movs	r2, #3
 80039b0:	409a      	lsls	r2, r3
 80039b2:	0013      	movs	r3, r2
 80039b4:	43da      	mvns	r2, r3
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	4013      	ands	r3, r2
 80039ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	68da      	ldr	r2, [r3, #12]
 80039c0:	697b      	ldr	r3, [r7, #20]
 80039c2:	005b      	lsls	r3, r3, #1
 80039c4:	409a      	lsls	r2, r3
 80039c6:	0013      	movs	r3, r2
 80039c8:	693a      	ldr	r2, [r7, #16]
 80039ca:	4313      	orrs	r3, r2
 80039cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	693a      	ldr	r2, [r7, #16]
 80039d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80039da:	2201      	movs	r2, #1
 80039dc:	697b      	ldr	r3, [r7, #20]
 80039de:	409a      	lsls	r2, r3
 80039e0:	0013      	movs	r3, r2
 80039e2:	43da      	mvns	r2, r3
 80039e4:	693b      	ldr	r3, [r7, #16]
 80039e6:	4013      	ands	r3, r2
 80039e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	685b      	ldr	r3, [r3, #4]
 80039ee:	091b      	lsrs	r3, r3, #4
 80039f0:	2201      	movs	r2, #1
 80039f2:	401a      	ands	r2, r3
 80039f4:	697b      	ldr	r3, [r7, #20]
 80039f6:	409a      	lsls	r2, r3
 80039f8:	0013      	movs	r3, r2
 80039fa:	693a      	ldr	r2, [r7, #16]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	693a      	ldr	r2, [r7, #16]
 8003a04:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	68db      	ldr	r3, [r3, #12]
 8003a0a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	2203      	movs	r2, #3
 8003a12:	409a      	lsls	r2, r3
 8003a14:	0013      	movs	r3, r2
 8003a16:	43da      	mvns	r2, r3
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	4013      	ands	r3, r2
 8003a1c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	689a      	ldr	r2, [r3, #8]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	005b      	lsls	r3, r3, #1
 8003a26:	409a      	lsls	r2, r3
 8003a28:	0013      	movs	r3, r2
 8003a2a:	693a      	ldr	r2, [r7, #16]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	693a      	ldr	r2, [r7, #16]
 8003a34:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d003      	beq.n	8003a46 <HAL_GPIO_Init+0xea>
 8003a3e:	683b      	ldr	r3, [r7, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	2b12      	cmp	r3, #18
 8003a44:	d123      	bne.n	8003a8e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	08da      	lsrs	r2, r3, #3
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	3208      	adds	r2, #8
 8003a4e:	0092      	lsls	r2, r2, #2
 8003a50:	58d3      	ldr	r3, [r2, r3]
 8003a52:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	2207      	movs	r2, #7
 8003a58:	4013      	ands	r3, r2
 8003a5a:	009b      	lsls	r3, r3, #2
 8003a5c:	220f      	movs	r2, #15
 8003a5e:	409a      	lsls	r2, r3
 8003a60:	0013      	movs	r3, r2
 8003a62:	43da      	mvns	r2, r3
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	4013      	ands	r3, r2
 8003a68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	691a      	ldr	r2, [r3, #16]
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	2107      	movs	r1, #7
 8003a72:	400b      	ands	r3, r1
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	409a      	lsls	r2, r3
 8003a78:	0013      	movs	r3, r2
 8003a7a:	693a      	ldr	r2, [r7, #16]
 8003a7c:	4313      	orrs	r3, r2
 8003a7e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003a80:	697b      	ldr	r3, [r7, #20]
 8003a82:	08da      	lsrs	r2, r3, #3
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	3208      	adds	r2, #8
 8003a88:	0092      	lsls	r2, r2, #2
 8003a8a:	6939      	ldr	r1, [r7, #16]
 8003a8c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	005b      	lsls	r3, r3, #1
 8003a98:	2203      	movs	r2, #3
 8003a9a:	409a      	lsls	r2, r3
 8003a9c:	0013      	movs	r3, r2
 8003a9e:	43da      	mvns	r2, r3
 8003aa0:	693b      	ldr	r3, [r7, #16]
 8003aa2:	4013      	ands	r3, r2
 8003aa4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	2203      	movs	r2, #3
 8003aac:	401a      	ands	r2, r3
 8003aae:	697b      	ldr	r3, [r7, #20]
 8003ab0:	005b      	lsls	r3, r3, #1
 8003ab2:	409a      	lsls	r2, r3
 8003ab4:	0013      	movs	r3, r2
 8003ab6:	693a      	ldr	r2, [r7, #16]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	693a      	ldr	r2, [r7, #16]
 8003ac0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	2380      	movs	r3, #128	; 0x80
 8003ac8:	055b      	lsls	r3, r3, #21
 8003aca:	4013      	ands	r3, r2
 8003acc:	d100      	bne.n	8003ad0 <HAL_GPIO_Init+0x174>
 8003ace:	e092      	b.n	8003bf6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003ad0:	4a50      	ldr	r2, [pc, #320]	; (8003c14 <HAL_GPIO_Init+0x2b8>)
 8003ad2:	697b      	ldr	r3, [r7, #20]
 8003ad4:	089b      	lsrs	r3, r3, #2
 8003ad6:	3318      	adds	r3, #24
 8003ad8:	009b      	lsls	r3, r3, #2
 8003ada:	589b      	ldr	r3, [r3, r2]
 8003adc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003ade:	697b      	ldr	r3, [r7, #20]
 8003ae0:	2203      	movs	r2, #3
 8003ae2:	4013      	ands	r3, r2
 8003ae4:	00db      	lsls	r3, r3, #3
 8003ae6:	220f      	movs	r2, #15
 8003ae8:	409a      	lsls	r2, r3
 8003aea:	0013      	movs	r3, r2
 8003aec:	43da      	mvns	r2, r3
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	4013      	ands	r3, r2
 8003af2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	23a0      	movs	r3, #160	; 0xa0
 8003af8:	05db      	lsls	r3, r3, #23
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d013      	beq.n	8003b26 <HAL_GPIO_Init+0x1ca>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	4a45      	ldr	r2, [pc, #276]	; (8003c18 <HAL_GPIO_Init+0x2bc>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d00d      	beq.n	8003b22 <HAL_GPIO_Init+0x1c6>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	4a44      	ldr	r2, [pc, #272]	; (8003c1c <HAL_GPIO_Init+0x2c0>)
 8003b0a:	4293      	cmp	r3, r2
 8003b0c:	d007      	beq.n	8003b1e <HAL_GPIO_Init+0x1c2>
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a43      	ldr	r2, [pc, #268]	; (8003c20 <HAL_GPIO_Init+0x2c4>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d101      	bne.n	8003b1a <HAL_GPIO_Init+0x1be>
 8003b16:	2303      	movs	r3, #3
 8003b18:	e006      	b.n	8003b28 <HAL_GPIO_Init+0x1cc>
 8003b1a:	2305      	movs	r3, #5
 8003b1c:	e004      	b.n	8003b28 <HAL_GPIO_Init+0x1cc>
 8003b1e:	2302      	movs	r3, #2
 8003b20:	e002      	b.n	8003b28 <HAL_GPIO_Init+0x1cc>
 8003b22:	2301      	movs	r3, #1
 8003b24:	e000      	b.n	8003b28 <HAL_GPIO_Init+0x1cc>
 8003b26:	2300      	movs	r3, #0
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	2103      	movs	r1, #3
 8003b2c:	400a      	ands	r2, r1
 8003b2e:	00d2      	lsls	r2, r2, #3
 8003b30:	4093      	lsls	r3, r2
 8003b32:	693a      	ldr	r2, [r7, #16]
 8003b34:	4313      	orrs	r3, r2
 8003b36:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003b38:	4936      	ldr	r1, [pc, #216]	; (8003c14 <HAL_GPIO_Init+0x2b8>)
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	089b      	lsrs	r3, r3, #2
 8003b3e:	3318      	adds	r3, #24
 8003b40:	009b      	lsls	r3, r3, #2
 8003b42:	693a      	ldr	r2, [r7, #16]
 8003b44:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003b46:	4a33      	ldr	r2, [pc, #204]	; (8003c14 <HAL_GPIO_Init+0x2b8>)
 8003b48:	2380      	movs	r3, #128	; 0x80
 8003b4a:	58d3      	ldr	r3, [r2, r3]
 8003b4c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	43da      	mvns	r2, r3
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	4013      	ands	r3, r2
 8003b56:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003b58:	683b      	ldr	r3, [r7, #0]
 8003b5a:	685a      	ldr	r2, [r3, #4]
 8003b5c:	2380      	movs	r3, #128	; 0x80
 8003b5e:	025b      	lsls	r3, r3, #9
 8003b60:	4013      	ands	r3, r2
 8003b62:	d003      	beq.n	8003b6c <HAL_GPIO_Init+0x210>
        {
          temp |= iocurrent;
 8003b64:	693a      	ldr	r2, [r7, #16]
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	4313      	orrs	r3, r2
 8003b6a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003b6c:	4929      	ldr	r1, [pc, #164]	; (8003c14 <HAL_GPIO_Init+0x2b8>)
 8003b6e:	2280      	movs	r2, #128	; 0x80
 8003b70:	693b      	ldr	r3, [r7, #16]
 8003b72:	508b      	str	r3, [r1, r2]

        temp = EXTI->EMR1;
 8003b74:	4a27      	ldr	r2, [pc, #156]	; (8003c14 <HAL_GPIO_Init+0x2b8>)
 8003b76:	2384      	movs	r3, #132	; 0x84
 8003b78:	58d3      	ldr	r3, [r2, r3]
 8003b7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	43da      	mvns	r2, r3
 8003b80:	693b      	ldr	r3, [r7, #16]
 8003b82:	4013      	ands	r3, r2
 8003b84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	685a      	ldr	r2, [r3, #4]
 8003b8a:	2380      	movs	r3, #128	; 0x80
 8003b8c:	029b      	lsls	r3, r3, #10
 8003b8e:	4013      	ands	r3, r2
 8003b90:	d003      	beq.n	8003b9a <HAL_GPIO_Init+0x23e>
        {
          temp |= iocurrent;
 8003b92:	693a      	ldr	r2, [r7, #16]
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	4313      	orrs	r3, r2
 8003b98:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003b9a:	491e      	ldr	r1, [pc, #120]	; (8003c14 <HAL_GPIO_Init+0x2b8>)
 8003b9c:	2284      	movs	r2, #132	; 0x84
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003ba2:	4b1c      	ldr	r3, [pc, #112]	; (8003c14 <HAL_GPIO_Init+0x2b8>)
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	43da      	mvns	r2, r3
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	4013      	ands	r3, r2
 8003bb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003bb2:	683b      	ldr	r3, [r7, #0]
 8003bb4:	685a      	ldr	r2, [r3, #4]
 8003bb6:	2380      	movs	r3, #128	; 0x80
 8003bb8:	035b      	lsls	r3, r3, #13
 8003bba:	4013      	ands	r3, r2
 8003bbc:	d003      	beq.n	8003bc6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003bbe:	693a      	ldr	r2, [r7, #16]
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003bc6:	4b13      	ldr	r3, [pc, #76]	; (8003c14 <HAL_GPIO_Init+0x2b8>)
 8003bc8:	693a      	ldr	r2, [r7, #16]
 8003bca:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003bcc:	4b11      	ldr	r3, [pc, #68]	; (8003c14 <HAL_GPIO_Init+0x2b8>)
 8003bce:	685b      	ldr	r3, [r3, #4]
 8003bd0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	43da      	mvns	r2, r3
 8003bd6:	693b      	ldr	r3, [r7, #16]
 8003bd8:	4013      	ands	r3, r2
 8003bda:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	685a      	ldr	r2, [r3, #4]
 8003be0:	2380      	movs	r3, #128	; 0x80
 8003be2:	039b      	lsls	r3, r3, #14
 8003be4:	4013      	ands	r3, r2
 8003be6:	d003      	beq.n	8003bf0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003be8:	693a      	ldr	r2, [r7, #16]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	4313      	orrs	r3, r2
 8003bee:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003bf0:	4b08      	ldr	r3, [pc, #32]	; (8003c14 <HAL_GPIO_Init+0x2b8>)
 8003bf2:	693a      	ldr	r2, [r7, #16]
 8003bf4:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8003bf6:	697b      	ldr	r3, [r7, #20]
 8003bf8:	3301      	adds	r3, #1
 8003bfa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	681a      	ldr	r2, [r3, #0]
 8003c00:	697b      	ldr	r3, [r7, #20]
 8003c02:	40da      	lsrs	r2, r3
 8003c04:	1e13      	subs	r3, r2, #0
 8003c06:	d000      	beq.n	8003c0a <HAL_GPIO_Init+0x2ae>
 8003c08:	e6b0      	b.n	800396c <HAL_GPIO_Init+0x10>
  }
}
 8003c0a:	46c0      	nop			; (mov r8, r8)
 8003c0c:	46c0      	nop			; (mov r8, r8)
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	b006      	add	sp, #24
 8003c12:	bd80      	pop	{r7, pc}
 8003c14:	40021800 	.word	0x40021800
 8003c18:	50000400 	.word	0x50000400
 8003c1c:	50000800 	.word	0x50000800
 8003c20:	50000c00 	.word	0x50000c00

08003c24 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b082      	sub	sp, #8
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d101      	bne.n	8003c36 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e082      	b.n	8003d3c <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2241      	movs	r2, #65	; 0x41
 8003c3a:	5c9b      	ldrb	r3, [r3, r2]
 8003c3c:	b2db      	uxtb	r3, r3
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d107      	bne.n	8003c52 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2240      	movs	r2, #64	; 0x40
 8003c46:	2100      	movs	r1, #0
 8003c48:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	0018      	movs	r0, r3
 8003c4e:	f7fe fd11 	bl	8002674 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	2241      	movs	r2, #65	; 0x41
 8003c56:	2124      	movs	r1, #36	; 0x24
 8003c58:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2101      	movs	r1, #1
 8003c66:	438a      	bics	r2, r1
 8003c68:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	685a      	ldr	r2, [r3, #4]
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	4934      	ldr	r1, [pc, #208]	; (8003d44 <HAL_I2C_Init+0x120>)
 8003c74:	400a      	ands	r2, r1
 8003c76:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	689a      	ldr	r2, [r3, #8]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	4931      	ldr	r1, [pc, #196]	; (8003d48 <HAL_I2C_Init+0x124>)
 8003c84:	400a      	ands	r2, r1
 8003c86:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	68db      	ldr	r3, [r3, #12]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d108      	bne.n	8003ca2 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	689a      	ldr	r2, [r3, #8]
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	2180      	movs	r1, #128	; 0x80
 8003c9a:	0209      	lsls	r1, r1, #8
 8003c9c:	430a      	orrs	r2, r1
 8003c9e:	609a      	str	r2, [r3, #8]
 8003ca0:	e007      	b.n	8003cb2 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689a      	ldr	r2, [r3, #8]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2184      	movs	r1, #132	; 0x84
 8003cac:	0209      	lsls	r1, r1, #8
 8003cae:	430a      	orrs	r2, r1
 8003cb0:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	2b02      	cmp	r3, #2
 8003cb8:	d104      	bne.n	8003cc4 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	2280      	movs	r2, #128	; 0x80
 8003cc0:	0112      	lsls	r2, r2, #4
 8003cc2:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	685a      	ldr	r2, [r3, #4]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	491f      	ldr	r1, [pc, #124]	; (8003d4c <HAL_I2C_Init+0x128>)
 8003cd0:	430a      	orrs	r2, r1
 8003cd2:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	68da      	ldr	r2, [r3, #12]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	491a      	ldr	r1, [pc, #104]	; (8003d48 <HAL_I2C_Init+0x124>)
 8003ce0:	400a      	ands	r2, r1
 8003ce2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	691a      	ldr	r2, [r3, #16]
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	695b      	ldr	r3, [r3, #20]
 8003cec:	431a      	orrs	r2, r3
 8003cee:	0011      	movs	r1, r2
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	021a      	lsls	r2, r3, #8
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	430a      	orrs	r2, r1
 8003cfc:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	69d9      	ldr	r1, [r3, #28]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	6a1a      	ldr	r2, [r3, #32]
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	430a      	orrs	r2, r1
 8003d0c:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	681a      	ldr	r2, [r3, #0]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	2101      	movs	r1, #1
 8003d1a:	430a      	orrs	r2, r1
 8003d1c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2200      	movs	r2, #0
 8003d22:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2241      	movs	r2, #65	; 0x41
 8003d28:	2120      	movs	r1, #32
 8003d2a:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2242      	movs	r2, #66	; 0x42
 8003d36:	2100      	movs	r1, #0
 8003d38:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	0018      	movs	r0, r3
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	b002      	add	sp, #8
 8003d42:	bd80      	pop	{r7, pc}
 8003d44:	f0ffffff 	.word	0xf0ffffff
 8003d48:	ffff7fff 	.word	0xffff7fff
 8003d4c:	02008000 	.word	0x02008000

08003d50 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003d50:	b580      	push	{r7, lr}
 8003d52:	b084      	sub	sp, #16
 8003d54:	af00      	add	r7, sp, #0
 8003d56:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d005      	beq.n	8003d7c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d74:	68ba      	ldr	r2, [r7, #8]
 8003d76:	68f9      	ldr	r1, [r7, #12]
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	4798      	blx	r3
  }
}
 8003d7c:	46c0      	nop			; (mov r8, r8)
 8003d7e:	46bd      	mov	sp, r7
 8003d80:	b004      	add	sp, #16
 8003d82:	bd80      	pop	{r7, pc}

08003d84 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003d84:	b580      	push	{r7, lr}
 8003d86:	b086      	sub	sp, #24
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	699b      	ldr	r3, [r3, #24]
 8003d92:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	0a1b      	lsrs	r3, r3, #8
 8003da0:	001a      	movs	r2, r3
 8003da2:	2301      	movs	r3, #1
 8003da4:	4013      	ands	r3, r2
 8003da6:	d010      	beq.n	8003dca <HAL_I2C_ER_IRQHandler+0x46>
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	09db      	lsrs	r3, r3, #7
 8003dac:	001a      	movs	r2, r3
 8003dae:	2301      	movs	r3, #1
 8003db0:	4013      	ands	r3, r2
 8003db2:	d00a      	beq.n	8003dca <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003db8:	2201      	movs	r2, #1
 8003dba:	431a      	orrs	r2, r3
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	2280      	movs	r2, #128	; 0x80
 8003dc6:	0052      	lsls	r2, r2, #1
 8003dc8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003dca:	697b      	ldr	r3, [r7, #20]
 8003dcc:	0a9b      	lsrs	r3, r3, #10
 8003dce:	001a      	movs	r2, r3
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	4013      	ands	r3, r2
 8003dd4:	d010      	beq.n	8003df8 <HAL_I2C_ER_IRQHandler+0x74>
 8003dd6:	693b      	ldr	r3, [r7, #16]
 8003dd8:	09db      	lsrs	r3, r3, #7
 8003dda:	001a      	movs	r2, r3
 8003ddc:	2301      	movs	r3, #1
 8003dde:	4013      	ands	r3, r2
 8003de0:	d00a      	beq.n	8003df8 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003de6:	2208      	movs	r2, #8
 8003de8:	431a      	orrs	r2, r3
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	2280      	movs	r2, #128	; 0x80
 8003df4:	00d2      	lsls	r2, r2, #3
 8003df6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	0a5b      	lsrs	r3, r3, #9
 8003dfc:	001a      	movs	r2, r3
 8003dfe:	2301      	movs	r3, #1
 8003e00:	4013      	ands	r3, r2
 8003e02:	d010      	beq.n	8003e26 <HAL_I2C_ER_IRQHandler+0xa2>
 8003e04:	693b      	ldr	r3, [r7, #16]
 8003e06:	09db      	lsrs	r3, r3, #7
 8003e08:	001a      	movs	r2, r3
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	d00a      	beq.n	8003e26 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e14:	2202      	movs	r2, #2
 8003e16:	431a      	orrs	r2, r3
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2280      	movs	r2, #128	; 0x80
 8003e22:	0092      	lsls	r2, r2, #2
 8003e24:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e2a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	220b      	movs	r2, #11
 8003e30:	4013      	ands	r3, r2
 8003e32:	d005      	beq.n	8003e40 <HAL_I2C_ER_IRQHandler+0xbc>
  {
    I2C_ITError(hi2c, tmperror);
 8003e34:	68fa      	ldr	r2, [r7, #12]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	0011      	movs	r1, r2
 8003e3a:	0018      	movs	r0, r3
 8003e3c:	f000 fbd8 	bl	80045f0 <I2C_ITError>
  }
}
 8003e40:	46c0      	nop			; (mov r8, r8)
 8003e42:	46bd      	mov	sp, r7
 8003e44:	b006      	add	sp, #24
 8003e46:	bd80      	pop	{r7, pc}

08003e48 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	b082      	sub	sp, #8
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003e50:	46c0      	nop			; (mov r8, r8)
 8003e52:	46bd      	mov	sp, r7
 8003e54:	b002      	add	sp, #8
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b082      	sub	sp, #8
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003e60:	46c0      	nop			; (mov r8, r8)
 8003e62:	46bd      	mov	sp, r7
 8003e64:	b002      	add	sp, #8
 8003e66:	bd80      	pop	{r7, pc}

08003e68 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b082      	sub	sp, #8
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	0008      	movs	r0, r1
 8003e72:	0011      	movs	r1, r2
 8003e74:	1cfb      	adds	r3, r7, #3
 8003e76:	1c02      	adds	r2, r0, #0
 8003e78:	701a      	strb	r2, [r3, #0]
 8003e7a:	003b      	movs	r3, r7
 8003e7c:	1c0a      	adds	r2, r1, #0
 8003e7e:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003e80:	46c0      	nop			; (mov r8, r8)
 8003e82:	46bd      	mov	sp, r7
 8003e84:	b002      	add	sp, #8
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003e90:	46c0      	nop			; (mov r8, r8)
 8003e92:	46bd      	mov	sp, r7
 8003e94:	b002      	add	sp, #8
 8003e96:	bd80      	pop	{r7, pc}

08003e98 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b082      	sub	sp, #8
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8003ea0:	46c0      	nop			; (mov r8, r8)
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	b002      	add	sp, #8
 8003ea6:	bd80      	pop	{r7, pc}

08003ea8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003eb0:	46c0      	nop			; (mov r8, r8)
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	b002      	add	sp, #8
 8003eb6:	bd80      	pop	{r7, pc}

08003eb8 <I2C_Slave_ISR_IT>:
  * @param  ITFlags Interrupt flags to handle.
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags, uint32_t ITSources)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b086      	sub	sp, #24
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	60f8      	str	r0, [r7, #12]
 8003ec0:	60b9      	str	r1, [r7, #8]
 8003ec2:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec8:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2240      	movs	r2, #64	; 0x40
 8003ed2:	5c9b      	ldrb	r3, [r3, r2]
 8003ed4:	2b01      	cmp	r3, #1
 8003ed6:	d101      	bne.n	8003edc <I2C_Slave_ISR_IT+0x24>
 8003ed8:	2302      	movs	r3, #2
 8003eda:	e0fa      	b.n	80040d2 <I2C_Slave_ISR_IT+0x21a>
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	2240      	movs	r2, #64	; 0x40
 8003ee0:	2101      	movs	r1, #1
 8003ee2:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	095b      	lsrs	r3, r3, #5
 8003ee8:	001a      	movs	r2, r3
 8003eea:	2301      	movs	r3, #1
 8003eec:	4013      	ands	r3, r2
 8003eee:	d00b      	beq.n	8003f08 <I2C_Slave_ISR_IT+0x50>
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	095b      	lsrs	r3, r3, #5
 8003ef4:	001a      	movs	r2, r3
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	4013      	ands	r3, r2
 8003efa:	d005      	beq.n	8003f08 <I2C_Slave_ISR_IT+0x50>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8003efc:	693a      	ldr	r2, [r7, #16]
 8003efe:	68fb      	ldr	r3, [r7, #12]
 8003f00:	0011      	movs	r1, r2
 8003f02:	0018      	movs	r0, r3
 8003f04:	f000 f9f6 	bl	80042f4 <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	091b      	lsrs	r3, r3, #4
 8003f0c:	001a      	movs	r2, r3
 8003f0e:	2301      	movs	r3, #1
 8003f10:	4013      	ands	r3, r2
 8003f12:	d054      	beq.n	8003fbe <I2C_Slave_ISR_IT+0x106>
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	091b      	lsrs	r3, r3, #4
 8003f18:	001a      	movs	r2, r3
 8003f1a:	2301      	movs	r3, #1
 8003f1c:	4013      	ands	r3, r2
 8003f1e:	d04e      	beq.n	8003fbe <I2C_Slave_ISR_IT+0x106>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003f24:	b29b      	uxth	r3, r3
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d12d      	bne.n	8003f86 <I2C_Slave_ISR_IT+0xce>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME)) /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for Warning[Pa134]: left and right operands are identical */
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	2241      	movs	r2, #65	; 0x41
 8003f2e:	5c9b      	ldrb	r3, [r3, r2]
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b28      	cmp	r3, #40	; 0x28
 8003f34:	d10b      	bne.n	8003f4e <I2C_Slave_ISR_IT+0x96>
 8003f36:	697a      	ldr	r2, [r7, #20]
 8003f38:	2380      	movs	r3, #128	; 0x80
 8003f3a:	049b      	lsls	r3, r3, #18
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d106      	bne.n	8003f4e <I2C_Slave_ISR_IT+0x96>
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003f40:	693a      	ldr	r2, [r7, #16]
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	0011      	movs	r1, r2
 8003f46:	0018      	movs	r0, r3
 8003f48:	f000 faf8 	bl	800453c <I2C_ITListenCplt>
 8003f4c:	e036      	b.n	8003fbc <I2C_Slave_ISR_IT+0x104>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	2241      	movs	r2, #65	; 0x41
 8003f52:	5c9b      	ldrb	r3, [r3, r2]
 8003f54:	b2db      	uxtb	r3, r3
 8003f56:	2b29      	cmp	r3, #41	; 0x29
 8003f58:	d110      	bne.n	8003f7c <I2C_Slave_ISR_IT+0xc4>
 8003f5a:	697b      	ldr	r3, [r7, #20]
 8003f5c:	4a5f      	ldr	r2, [pc, #380]	; (80040dc <I2C_Slave_ISR_IT+0x224>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d00c      	beq.n	8003f7c <I2C_Slave_ISR_IT+0xc4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	2210      	movs	r2, #16
 8003f68:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	0018      	movs	r0, r3
 8003f6e:	f000 fc4a 	bl	8004806 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	0018      	movs	r0, r3
 8003f76:	f000 f957 	bl	8004228 <I2C_ITSlaveSeqCplt>
 8003f7a:	e01f      	b.n	8003fbc <I2C_Slave_ISR_IT+0x104>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	2210      	movs	r2, #16
 8003f82:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003f84:	e09d      	b.n	80040c2 <I2C_Slave_ISR_IT+0x20a>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	2210      	movs	r2, #16
 8003f8c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f92:	2204      	movs	r2, #4
 8003f94:	431a      	orrs	r2, r3
 8003f96:	68fb      	ldr	r3, [r7, #12]
 8003f98:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d005      	beq.n	8003fac <I2C_Slave_ISR_IT+0xf4>
 8003fa0:	697a      	ldr	r2, [r7, #20]
 8003fa2:	2380      	movs	r3, #128	; 0x80
 8003fa4:	045b      	lsls	r3, r3, #17
 8003fa6:	429a      	cmp	r2, r3
 8003fa8:	d000      	beq.n	8003fac <I2C_Slave_ISR_IT+0xf4>
 8003faa:	e08a      	b.n	80040c2 <I2C_Slave_ISR_IT+0x20a>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	0011      	movs	r1, r2
 8003fb4:	0018      	movs	r0, r3
 8003fb6:	f000 fb1b 	bl	80045f0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003fba:	e082      	b.n	80040c2 <I2C_Slave_ISR_IT+0x20a>
 8003fbc:	e081      	b.n	80040c2 <I2C_Slave_ISR_IT+0x20a>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	089b      	lsrs	r3, r3, #2
 8003fc2:	001a      	movs	r2, r3
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	4013      	ands	r3, r2
 8003fc8:	d031      	beq.n	800402e <I2C_Slave_ISR_IT+0x176>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	089b      	lsrs	r3, r3, #2
 8003fce:	001a      	movs	r2, r3
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	4013      	ands	r3, r2
 8003fd4:	d02b      	beq.n	800402e <I2C_Slave_ISR_IT+0x176>
  {
    if (hi2c->XferCount > 0U)
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fda:	b29b      	uxth	r3, r3
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d018      	beq.n	8004012 <I2C_Slave_ISR_IT+0x15a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fea:	b2d2      	uxtb	r2, r2
 8003fec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ff2:	1c5a      	adds	r2, r3, #1
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ffc:	3b01      	subs	r3, #1
 8003ffe:	b29a      	uxth	r2, r3
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004008:	b29b      	uxth	r3, r3
 800400a:	3b01      	subs	r3, #1
 800400c:	b29a      	uxth	r2, r3
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004016:	b29b      	uxth	r3, r3
 8004018:	2b00      	cmp	r3, #0
 800401a:	d154      	bne.n	80040c6 <I2C_Slave_ISR_IT+0x20e>
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	4a2f      	ldr	r2, [pc, #188]	; (80040dc <I2C_Slave_ISR_IT+0x224>)
 8004020:	4293      	cmp	r3, r2
 8004022:	d050      	beq.n	80040c6 <I2C_Slave_ISR_IT+0x20e>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	0018      	movs	r0, r3
 8004028:	f000 f8fe 	bl	8004228 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800402c:	e04b      	b.n	80040c6 <I2C_Slave_ISR_IT+0x20e>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	08db      	lsrs	r3, r3, #3
 8004032:	001a      	movs	r2, r3
 8004034:	2301      	movs	r3, #1
 8004036:	4013      	ands	r3, r2
 8004038:	d00c      	beq.n	8004054 <I2C_Slave_ISR_IT+0x19c>
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	08db      	lsrs	r3, r3, #3
 800403e:	001a      	movs	r2, r3
 8004040:	2301      	movs	r3, #1
 8004042:	4013      	ands	r3, r2
 8004044:	d006      	beq.n	8004054 <I2C_Slave_ISR_IT+0x19c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	0011      	movs	r1, r2
 800404c:	0018      	movs	r0, r3
 800404e:	f000 f847 	bl	80040e0 <I2C_ITAddrCplt>
 8004052:	e039      	b.n	80040c8 <I2C_Slave_ISR_IT+0x210>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	085b      	lsrs	r3, r3, #1
 8004058:	001a      	movs	r2, r3
 800405a:	2301      	movs	r3, #1
 800405c:	4013      	ands	r3, r2
 800405e:	d033      	beq.n	80040c8 <I2C_Slave_ISR_IT+0x210>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	085b      	lsrs	r3, r3, #1
 8004064:	001a      	movs	r2, r3
 8004066:	2301      	movs	r3, #1
 8004068:	4013      	ands	r3, r2
 800406a:	d02d      	beq.n	80040c8 <I2C_Slave_ISR_IT+0x210>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004070:	b29b      	uxth	r3, r3
 8004072:	2b00      	cmp	r3, #0
 8004074:	d018      	beq.n	80040a8 <I2C_Slave_ISR_IT+0x1f0>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407a:	781a      	ldrb	r2, [r3, #0]
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004086:	1c5a      	adds	r2, r3, #1
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004090:	b29b      	uxth	r3, r3
 8004092:	3b01      	subs	r3, #1
 8004094:	b29a      	uxth	r2, r3
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800409e:	3b01      	subs	r3, #1
 80040a0:	b29a      	uxth	r2, r3
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	851a      	strh	r2, [r3, #40]	; 0x28
 80040a6:	e00f      	b.n	80040c8 <I2C_Slave_ISR_IT+0x210>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80040a8:	697a      	ldr	r2, [r7, #20]
 80040aa:	2380      	movs	r3, #128	; 0x80
 80040ac:	045b      	lsls	r3, r3, #17
 80040ae:	429a      	cmp	r2, r3
 80040b0:	d002      	beq.n	80040b8 <I2C_Slave_ISR_IT+0x200>
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d107      	bne.n	80040c8 <I2C_Slave_ISR_IT+0x210>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	0018      	movs	r0, r3
 80040bc:	f000 f8b4 	bl	8004228 <I2C_ITSlaveSeqCplt>
 80040c0:	e002      	b.n	80040c8 <I2C_Slave_ISR_IT+0x210>
    if (hi2c->XferCount == 0U)
 80040c2:	46c0      	nop			; (mov r8, r8)
 80040c4:	e000      	b.n	80040c8 <I2C_Slave_ISR_IT+0x210>
    if ((hi2c->XferCount == 0U) && \
 80040c6:	46c0      	nop			; (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2240      	movs	r2, #64	; 0x40
 80040cc:	2100      	movs	r1, #0
 80040ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	0018      	movs	r0, r3
 80040d4:	46bd      	mov	sp, r7
 80040d6:	b006      	add	sp, #24
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	46c0      	nop			; (mov r8, r8)
 80040dc:	ffff0000 	.word	0xffff0000

080040e0 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80040e0:	b5b0      	push	{r4, r5, r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2241      	movs	r2, #65	; 0x41
 80040ee:	5c9b      	ldrb	r3, [r3, r2]
 80040f0:	b2db      	uxtb	r3, r3
 80040f2:	001a      	movs	r2, r3
 80040f4:	2328      	movs	r3, #40	; 0x28
 80040f6:	4013      	ands	r3, r2
 80040f8:	2b28      	cmp	r3, #40	; 0x28
 80040fa:	d000      	beq.n	80040fe <I2C_ITAddrCplt+0x1e>
 80040fc:	e088      	b.n	8004210 <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	699b      	ldr	r3, [r3, #24]
 8004104:	0c1b      	lsrs	r3, r3, #16
 8004106:	b2da      	uxtb	r2, r3
 8004108:	250f      	movs	r5, #15
 800410a:	197b      	adds	r3, r7, r5
 800410c:	2101      	movs	r1, #1
 800410e:	400a      	ands	r2, r1
 8004110:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	699b      	ldr	r3, [r3, #24]
 8004118:	0c1b      	lsrs	r3, r3, #16
 800411a:	b29a      	uxth	r2, r3
 800411c:	200c      	movs	r0, #12
 800411e:	183b      	adds	r3, r7, r0
 8004120:	21fe      	movs	r1, #254	; 0xfe
 8004122:	400a      	ands	r2, r1
 8004124:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	b29a      	uxth	r2, r3
 800412e:	240a      	movs	r4, #10
 8004130:	193b      	adds	r3, r7, r4
 8004132:	0592      	lsls	r2, r2, #22
 8004134:	0d92      	lsrs	r2, r2, #22
 8004136:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	b29a      	uxth	r2, r3
 8004140:	2308      	movs	r3, #8
 8004142:	18fb      	adds	r3, r7, r3
 8004144:	21fe      	movs	r1, #254	; 0xfe
 8004146:	400a      	ands	r2, r1
 8004148:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	2b02      	cmp	r3, #2
 8004150:	d148      	bne.n	80041e4 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SlaveAddr_MSK) == ((ownadd1code >> SlaveAddr_SHIFT) & SlaveAddr_MSK))
 8004152:	0021      	movs	r1, r4
 8004154:	187b      	adds	r3, r7, r1
 8004156:	881b      	ldrh	r3, [r3, #0]
 8004158:	09db      	lsrs	r3, r3, #7
 800415a:	b29a      	uxth	r2, r3
 800415c:	183b      	adds	r3, r7, r0
 800415e:	881b      	ldrh	r3, [r3, #0]
 8004160:	4053      	eors	r3, r2
 8004162:	b29b      	uxth	r3, r3
 8004164:	001a      	movs	r2, r3
 8004166:	2306      	movs	r3, #6
 8004168:	4013      	ands	r3, r2
 800416a:	d120      	bne.n	80041ae <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 800416c:	183b      	adds	r3, r7, r0
 800416e:	187a      	adds	r2, r7, r1
 8004170:	8812      	ldrh	r2, [r2, #0]
 8004172:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004178:	1c5a      	adds	r2, r3, #1
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004182:	2b02      	cmp	r3, #2
 8004184:	d14c      	bne.n	8004220 <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	2208      	movs	r2, #8
 8004192:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2240      	movs	r2, #64	; 0x40
 8004198:	2100      	movs	r1, #0
 800419a:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800419c:	183b      	adds	r3, r7, r0
 800419e:	881a      	ldrh	r2, [r3, #0]
 80041a0:	197b      	adds	r3, r7, r5
 80041a2:	7819      	ldrb	r1, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	0018      	movs	r0, r3
 80041a8:	f7ff fe5e 	bl	8003e68 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80041ac:	e038      	b.n	8004220 <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 80041ae:	240c      	movs	r4, #12
 80041b0:	193b      	adds	r3, r7, r4
 80041b2:	2208      	movs	r2, #8
 80041b4:	18ba      	adds	r2, r7, r2
 80041b6:	8812      	ldrh	r2, [r2, #0]
 80041b8:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80041ba:	2380      	movs	r3, #128	; 0x80
 80041bc:	021a      	lsls	r2, r3, #8
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	0011      	movs	r1, r2
 80041c2:	0018      	movs	r0, r3
 80041c4:	f000 fb60 	bl	8004888 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2240      	movs	r2, #64	; 0x40
 80041cc:	2100      	movs	r1, #0
 80041ce:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80041d0:	193b      	adds	r3, r7, r4
 80041d2:	881a      	ldrh	r2, [r3, #0]
 80041d4:	230f      	movs	r3, #15
 80041d6:	18fb      	adds	r3, r7, r3
 80041d8:	7819      	ldrb	r1, [r3, #0]
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	0018      	movs	r0, r3
 80041de:	f7ff fe43 	bl	8003e68 <HAL_I2C_AddrCallback>
}
 80041e2:	e01d      	b.n	8004220 <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80041e4:	2380      	movs	r3, #128	; 0x80
 80041e6:	021a      	lsls	r2, r3, #8
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	0011      	movs	r1, r2
 80041ec:	0018      	movs	r0, r3
 80041ee:	f000 fb4b 	bl	8004888 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2240      	movs	r2, #64	; 0x40
 80041f6:	2100      	movs	r1, #0
 80041f8:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80041fa:	230c      	movs	r3, #12
 80041fc:	18fb      	adds	r3, r7, r3
 80041fe:	881a      	ldrh	r2, [r3, #0]
 8004200:	230f      	movs	r3, #15
 8004202:	18fb      	adds	r3, r7, r3
 8004204:	7819      	ldrb	r1, [r3, #0]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	0018      	movs	r0, r3
 800420a:	f7ff fe2d 	bl	8003e68 <HAL_I2C_AddrCallback>
}
 800420e:	e007      	b.n	8004220 <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	2208      	movs	r2, #8
 8004216:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2240      	movs	r2, #64	; 0x40
 800421c:	2100      	movs	r1, #0
 800421e:	5499      	strb	r1, [r3, r2]
}
 8004220:	46c0      	nop			; (mov r8, r8)
 8004222:	46bd      	mov	sp, r7
 8004224:	b004      	add	sp, #16
 8004226:	bdb0      	pop	{r4, r5, r7, pc}

08004228 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2242      	movs	r2, #66	; 0x42
 800423c:	2100      	movs	r1, #0
 800423e:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	0b9b      	lsrs	r3, r3, #14
 8004244:	001a      	movs	r2, r3
 8004246:	2301      	movs	r3, #1
 8004248:	4013      	ands	r3, r2
 800424a:	d008      	beq.n	800425e <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	681a      	ldr	r2, [r3, #0]
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4925      	ldr	r1, [pc, #148]	; (80042ec <I2C_ITSlaveSeqCplt+0xc4>)
 8004258:	400a      	ands	r2, r1
 800425a:	601a      	str	r2, [r3, #0]
 800425c:	e00d      	b.n	800427a <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	0bdb      	lsrs	r3, r3, #15
 8004262:	001a      	movs	r2, r3
 8004264:	2301      	movs	r3, #1
 8004266:	4013      	ands	r3, r2
 8004268:	d007      	beq.n	800427a <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	491e      	ldr	r1, [pc, #120]	; (80042f0 <I2C_ITSlaveSeqCplt+0xc8>)
 8004276:	400a      	ands	r2, r1
 8004278:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2241      	movs	r2, #65	; 0x41
 800427e:	5c9b      	ldrb	r3, [r3, r2]
 8004280:	b2db      	uxtb	r3, r3
 8004282:	2b29      	cmp	r3, #41	; 0x29
 8004284:	d114      	bne.n	80042b0 <I2C_ITSlaveSeqCplt+0x88>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2241      	movs	r2, #65	; 0x41
 800428a:	2128      	movs	r1, #40	; 0x28
 800428c:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2221      	movs	r2, #33	; 0x21
 8004292:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2101      	movs	r1, #1
 8004298:	0018      	movs	r0, r3
 800429a:	f000 faf5 	bl	8004888 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2240      	movs	r2, #64	; 0x40
 80042a2:	2100      	movs	r1, #0
 80042a4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	0018      	movs	r0, r3
 80042aa:	f7ff fdcd 	bl	8003e48 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80042ae:	e019      	b.n	80042e4 <I2C_ITSlaveSeqCplt+0xbc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2241      	movs	r2, #65	; 0x41
 80042b4:	5c9b      	ldrb	r3, [r3, r2]
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	2b2a      	cmp	r3, #42	; 0x2a
 80042ba:	d113      	bne.n	80042e4 <I2C_ITSlaveSeqCplt+0xbc>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2241      	movs	r2, #65	; 0x41
 80042c0:	2128      	movs	r1, #40	; 0x28
 80042c2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2222      	movs	r2, #34	; 0x22
 80042c8:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	2102      	movs	r1, #2
 80042ce:	0018      	movs	r0, r3
 80042d0:	f000 fada 	bl	8004888 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2240      	movs	r2, #64	; 0x40
 80042d8:	2100      	movs	r1, #0
 80042da:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	0018      	movs	r0, r3
 80042e0:	f7ff fdba 	bl	8003e58 <HAL_I2C_SlaveRxCpltCallback>
}
 80042e4:	46c0      	nop			; (mov r8, r8)
 80042e6:	46bd      	mov	sp, r7
 80042e8:	b004      	add	sp, #16
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	ffffbfff 	.word	0xffffbfff
 80042f0:	ffff7fff 	.word	0xffff7fff

080042f4 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004306:	683b      	ldr	r3, [r7, #0]
 8004308:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800430a:	200f      	movs	r0, #15
 800430c:	183b      	adds	r3, r7, r0
 800430e:	687a      	ldr	r2, [r7, #4]
 8004310:	2141      	movs	r1, #65	; 0x41
 8004312:	5c52      	ldrb	r2, [r2, r1]
 8004314:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2220      	movs	r2, #32
 800431c:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800431e:	183b      	adds	r3, r7, r0
 8004320:	781b      	ldrb	r3, [r3, #0]
 8004322:	2b21      	cmp	r3, #33	; 0x21
 8004324:	d003      	beq.n	800432e <I2C_ITSlaveCplt+0x3a>
 8004326:	183b      	adds	r3, r7, r0
 8004328:	781b      	ldrb	r3, [r3, #0]
 800432a:	2b29      	cmp	r3, #41	; 0x29
 800432c:	d109      	bne.n	8004342 <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800432e:	4a7d      	ldr	r2, [pc, #500]	; (8004524 <I2C_ITSlaveCplt+0x230>)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	0011      	movs	r1, r2
 8004334:	0018      	movs	r0, r3
 8004336:	f000 faa7 	bl	8004888 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2221      	movs	r2, #33	; 0x21
 800433e:	631a      	str	r2, [r3, #48]	; 0x30
 8004340:	e011      	b.n	8004366 <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004342:	220f      	movs	r2, #15
 8004344:	18bb      	adds	r3, r7, r2
 8004346:	781b      	ldrb	r3, [r3, #0]
 8004348:	2b22      	cmp	r3, #34	; 0x22
 800434a:	d003      	beq.n	8004354 <I2C_ITSlaveCplt+0x60>
 800434c:	18bb      	adds	r3, r7, r2
 800434e:	781b      	ldrb	r3, [r3, #0]
 8004350:	2b2a      	cmp	r3, #42	; 0x2a
 8004352:	d108      	bne.n	8004366 <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004354:	4a74      	ldr	r2, [pc, #464]	; (8004528 <I2C_ITSlaveCplt+0x234>)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	0011      	movs	r1, r2
 800435a:	0018      	movs	r0, r3
 800435c:	f000 fa94 	bl	8004888 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2222      	movs	r2, #34	; 0x22
 8004364:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	685a      	ldr	r2, [r3, #4]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	2180      	movs	r1, #128	; 0x80
 8004372:	0209      	lsls	r1, r1, #8
 8004374:	430a      	orrs	r2, r1
 8004376:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	685a      	ldr	r2, [r3, #4]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	496a      	ldr	r1, [pc, #424]	; (800452c <I2C_ITSlaveCplt+0x238>)
 8004384:	400a      	ands	r2, r1
 8004386:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	0018      	movs	r0, r3
 800438c:	f000 fa3b 	bl	8004806 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	0b9b      	lsrs	r3, r3, #14
 8004394:	001a      	movs	r2, r3
 8004396:	2301      	movs	r3, #1
 8004398:	4013      	ands	r3, r2
 800439a:	d013      	beq.n	80043c4 <I2C_ITSlaveCplt+0xd0>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	4962      	ldr	r1, [pc, #392]	; (8004530 <I2C_ITSlaveCplt+0x23c>)
 80043a8:	400a      	ands	r2, r1
 80043aa:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d020      	beq.n	80043f6 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmatx);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	685b      	ldr	r3, [r3, #4]
 80043bc:	b29a      	uxth	r2, r3
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80043c2:	e018      	b.n	80043f6 <I2C_ITSlaveCplt+0x102>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	0bdb      	lsrs	r3, r3, #15
 80043c8:	001a      	movs	r2, r3
 80043ca:	2301      	movs	r3, #1
 80043cc:	4013      	ands	r3, r2
 80043ce:	d012      	beq.n	80043f6 <I2C_ITSlaveCplt+0x102>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	4956      	ldr	r1, [pc, #344]	; (8004534 <I2C_ITSlaveCplt+0x240>)
 80043dc:	400a      	ands	r2, r1
 80043de:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d006      	beq.n	80043f6 <I2C_ITSlaveCplt+0x102>
    {
      hi2c->XferCount = (uint16_t)__HAL_DMA_GET_COUNTER(hi2c->hdmarx);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	b29a      	uxth	r2, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	089b      	lsrs	r3, r3, #2
 80043fa:	001a      	movs	r2, r3
 80043fc:	2301      	movs	r3, #1
 80043fe:	4013      	ands	r3, r2
 8004400:	d020      	beq.n	8004444 <I2C_ITSlaveCplt+0x150>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004402:	697b      	ldr	r3, [r7, #20]
 8004404:	2204      	movs	r2, #4
 8004406:	4393      	bics	r3, r2
 8004408:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004414:	b2d2      	uxtb	r2, r2
 8004416:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441c:	1c5a      	adds	r2, r3, #1
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004426:	2b00      	cmp	r3, #0
 8004428:	d00c      	beq.n	8004444 <I2C_ITSlaveCplt+0x150>
    {
      hi2c->XferSize--;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800442e:	3b01      	subs	r3, #1
 8004430:	b29a      	uxth	r2, r3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800443a:	b29b      	uxth	r3, r3
 800443c:	3b01      	subs	r3, #1
 800443e:	b29a      	uxth	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004448:	b29b      	uxth	r3, r3
 800444a:	2b00      	cmp	r3, #0
 800444c:	d005      	beq.n	800445a <I2C_ITSlaveCplt+0x166>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004452:	2204      	movs	r2, #4
 8004454:	431a      	orrs	r2, r3
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2242      	movs	r2, #66	; 0x42
 800445e:	2100      	movs	r1, #0
 8004460:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800446c:	2b00      	cmp	r3, #0
 800446e:	d013      	beq.n	8004498 <I2C_ITSlaveCplt+0x1a4>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	0011      	movs	r1, r2
 8004478:	0018      	movs	r0, r3
 800447a:	f000 f8b9 	bl	80045f0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2241      	movs	r2, #65	; 0x41
 8004482:	5c9b      	ldrb	r3, [r3, r2]
 8004484:	b2db      	uxtb	r3, r3
 8004486:	2b28      	cmp	r3, #40	; 0x28
 8004488:	d147      	bne.n	800451a <I2C_ITSlaveCplt+0x226>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	0011      	movs	r1, r2
 8004490:	0018      	movs	r0, r3
 8004492:	f000 f853 	bl	800453c <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004496:	e040      	b.n	800451a <I2C_ITSlaveCplt+0x226>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800449c:	4a26      	ldr	r2, [pc, #152]	; (8004538 <I2C_ITSlaveCplt+0x244>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d016      	beq.n	80044d0 <I2C_ITSlaveCplt+0x1dc>
    I2C_ITSlaveSeqCplt(hi2c);
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	0018      	movs	r0, r3
 80044a6:	f7ff febf 	bl	8004228 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a22      	ldr	r2, [pc, #136]	; (8004538 <I2C_ITSlaveCplt+0x244>)
 80044ae:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	2241      	movs	r2, #65	; 0x41
 80044b4:	2120      	movs	r1, #32
 80044b6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2200      	movs	r2, #0
 80044bc:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2240      	movs	r2, #64	; 0x40
 80044c2:	2100      	movs	r1, #0
 80044c4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	0018      	movs	r0, r3
 80044ca:	f7ff fcdd 	bl	8003e88 <HAL_I2C_ListenCpltCallback>
}
 80044ce:	e024      	b.n	800451a <I2C_ITSlaveCplt+0x226>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	2241      	movs	r2, #65	; 0x41
 80044d4:	5c9b      	ldrb	r3, [r3, r2]
 80044d6:	b2db      	uxtb	r3, r3
 80044d8:	2b22      	cmp	r3, #34	; 0x22
 80044da:	d10f      	bne.n	80044fc <I2C_ITSlaveCplt+0x208>
    hi2c->State = HAL_I2C_STATE_READY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2241      	movs	r2, #65	; 0x41
 80044e0:	2120      	movs	r1, #32
 80044e2:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2240      	movs	r2, #64	; 0x40
 80044ee:	2100      	movs	r1, #0
 80044f0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	0018      	movs	r0, r3
 80044f6:	f7ff fcaf 	bl	8003e58 <HAL_I2C_SlaveRxCpltCallback>
}
 80044fa:	e00e      	b.n	800451a <I2C_ITSlaveCplt+0x226>
    hi2c->State = HAL_I2C_STATE_READY;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2241      	movs	r2, #65	; 0x41
 8004500:	2120      	movs	r1, #32
 8004502:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2240      	movs	r2, #64	; 0x40
 800450e:	2100      	movs	r1, #0
 8004510:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	0018      	movs	r0, r3
 8004516:	f7ff fc97 	bl	8003e48 <HAL_I2C_SlaveTxCpltCallback>
}
 800451a:	46c0      	nop			; (mov r8, r8)
 800451c:	46bd      	mov	sp, r7
 800451e:	b006      	add	sp, #24
 8004520:	bd80      	pop	{r7, pc}
 8004522:	46c0      	nop			; (mov r8, r8)
 8004524:	00008001 	.word	0x00008001
 8004528:	00008002 	.word	0x00008002
 800452c:	fe00e800 	.word	0xfe00e800
 8004530:	ffffbfff 	.word	0xffffbfff
 8004534:	ffff7fff 	.word	0xffff7fff
 8004538:	ffff0000 	.word	0xffff0000

0800453c <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800453c:	b580      	push	{r7, lr}
 800453e:	b082      	sub	sp, #8
 8004540:	af00      	add	r7, sp, #0
 8004542:	6078      	str	r0, [r7, #4]
 8004544:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a27      	ldr	r2, [pc, #156]	; (80045e8 <I2C_ITListenCplt+0xac>)
 800454a:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2200      	movs	r2, #0
 8004550:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	2241      	movs	r2, #65	; 0x41
 8004556:	2120      	movs	r1, #32
 8004558:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2242      	movs	r2, #66	; 0x42
 800455e:	2100      	movs	r1, #0
 8004560:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	089b      	lsrs	r3, r3, #2
 800456c:	001a      	movs	r2, r3
 800456e:	2301      	movs	r3, #1
 8004570:	4013      	ands	r3, r2
 8004572:	d022      	beq.n	80045ba <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800457e:	b2d2      	uxtb	r2, r2
 8004580:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004586:	1c5a      	adds	r2, r3, #1
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004590:	2b00      	cmp	r3, #0
 8004592:	d012      	beq.n	80045ba <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004598:	3b01      	subs	r3, #1
 800459a:	b29a      	uxth	r2, r3
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045a4:	b29b      	uxth	r3, r3
 80045a6:	3b01      	subs	r3, #1
 80045a8:	b29a      	uxth	r2, r3
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045b2:	2204      	movs	r2, #4
 80045b4:	431a      	orrs	r2, r3
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80045ba:	4a0c      	ldr	r2, [pc, #48]	; (80045ec <I2C_ITListenCplt+0xb0>)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	0011      	movs	r1, r2
 80045c0:	0018      	movs	r0, r3
 80045c2:	f000 f961 	bl	8004888 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	2210      	movs	r2, #16
 80045cc:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	2240      	movs	r2, #64	; 0x40
 80045d2:	2100      	movs	r1, #0
 80045d4:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	0018      	movs	r0, r3
 80045da:	f7ff fc55 	bl	8003e88 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80045de:	46c0      	nop			; (mov r8, r8)
 80045e0:	46bd      	mov	sp, r7
 80045e2:	b002      	add	sp, #8
 80045e4:	bd80      	pop	{r7, pc}
 80045e6:	46c0      	nop			; (mov r8, r8)
 80045e8:	ffff0000 	.word	0xffff0000
 80045ec:	00008003 	.word	0x00008003

080045f0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b084      	sub	sp, #16
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]
 80045f8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80045fa:	200f      	movs	r0, #15
 80045fc:	183b      	adds	r3, r7, r0
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	2141      	movs	r1, #65	; 0x41
 8004602:	5c52      	ldrb	r2, [r2, r1]
 8004604:	701a      	strb	r2, [r3, #0]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	2242      	movs	r2, #66	; 0x42
 800460a:	2100      	movs	r1, #0
 800460c:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a62      	ldr	r2, [pc, #392]	; (800479c <I2C_ITError+0x1ac>)
 8004612:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2200      	movs	r2, #0
 8004618:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	431a      	orrs	r2, r3
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004626:	183b      	adds	r3, r7, r0
 8004628:	781b      	ldrb	r3, [r3, #0]
 800462a:	2b28      	cmp	r3, #40	; 0x28
 800462c:	d007      	beq.n	800463e <I2C_ITError+0x4e>
 800462e:	183b      	adds	r3, r7, r0
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	2b29      	cmp	r3, #41	; 0x29
 8004634:	d003      	beq.n	800463e <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004636:	183b      	adds	r3, r7, r0
 8004638:	781b      	ldrb	r3, [r3, #0]
 800463a:	2b2a      	cmp	r3, #42	; 0x2a
 800463c:	d10c      	bne.n	8004658 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2103      	movs	r1, #3
 8004642:	0018      	movs	r0, r3
 8004644:	f000 f920 	bl	8004888 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2241      	movs	r2, #65	; 0x41
 800464c:	2128      	movs	r1, #40	; 0x28
 800464e:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a53      	ldr	r2, [pc, #332]	; (80047a0 <I2C_ITError+0x1b0>)
 8004654:	635a      	str	r2, [r3, #52]	; 0x34
 8004656:	e012      	b.n	800467e <I2C_ITError+0x8e>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004658:	4a52      	ldr	r2, [pc, #328]	; (80047a4 <I2C_ITError+0x1b4>)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	0011      	movs	r1, r2
 800465e:	0018      	movs	r0, r3
 8004660:	f000 f912 	bl	8004888 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2241      	movs	r2, #65	; 0x41
 8004668:	5c9b      	ldrb	r3, [r3, r2]
 800466a:	b2db      	uxtb	r3, r3
 800466c:	2b60      	cmp	r3, #96	; 0x60
 800466e:	d003      	beq.n	8004678 <I2C_ITError+0x88>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2241      	movs	r2, #65	; 0x41
 8004674:	2120      	movs	r1, #32
 8004676:	5499      	strb	r1, [r3, r2]
    }
    hi2c->XferISR       = NULL;
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2200      	movs	r2, #0
 800467c:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004682:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004688:	2b00      	cmp	r3, #0
 800468a:	d03b      	beq.n	8004704 <I2C_ITError+0x114>
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	2b11      	cmp	r3, #17
 8004690:	d002      	beq.n	8004698 <I2C_ITError+0xa8>
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	2b21      	cmp	r3, #33	; 0x21
 8004696:	d135      	bne.n	8004704 <I2C_ITError+0x114>
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	681a      	ldr	r2, [r3, #0]
 800469e:	2380      	movs	r3, #128	; 0x80
 80046a0:	01db      	lsls	r3, r3, #7
 80046a2:	401a      	ands	r2, r3
 80046a4:	2380      	movs	r3, #128	; 0x80
 80046a6:	01db      	lsls	r3, r3, #7
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d107      	bne.n	80046bc <I2C_ITError+0xcc>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	681a      	ldr	r2, [r3, #0]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	493c      	ldr	r1, [pc, #240]	; (80047a8 <I2C_ITError+0x1b8>)
 80046b8:	400a      	ands	r2, r1
 80046ba:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046c0:	0018      	movs	r0, r3
 80046c2:	f7ff f8ef 	bl	80038a4 <HAL_DMA_GetState>
 80046c6:	0003      	movs	r3, r0
 80046c8:	2b01      	cmp	r3, #1
 80046ca:	d016      	beq.n	80046fa <I2C_ITError+0x10a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046d0:	4a36      	ldr	r2, [pc, #216]	; (80047ac <I2C_ITError+0x1bc>)
 80046d2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	2240      	movs	r2, #64	; 0x40
 80046d8:	2100      	movs	r1, #0
 80046da:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e0:	0018      	movs	r0, r3
 80046e2:	f7fe ffc3 	bl	800366c <HAL_DMA_Abort_IT>
 80046e6:	1e03      	subs	r3, r0, #0
 80046e8:	d051      	beq.n	800478e <I2C_ITError+0x19e>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f4:	0018      	movs	r0, r3
 80046f6:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80046f8:	e049      	b.n	800478e <I2C_ITError+0x19e>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	0018      	movs	r0, r3
 80046fe:	f000 f859 	bl	80047b4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004702:	e044      	b.n	800478e <I2C_ITError+0x19e>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004708:	2b00      	cmp	r3, #0
 800470a:	d03b      	beq.n	8004784 <I2C_ITError+0x194>
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	2b12      	cmp	r3, #18
 8004710:	d002      	beq.n	8004718 <I2C_ITError+0x128>
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	2b22      	cmp	r3, #34	; 0x22
 8004716:	d135      	bne.n	8004784 <I2C_ITError+0x194>
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	2380      	movs	r3, #128	; 0x80
 8004720:	021b      	lsls	r3, r3, #8
 8004722:	401a      	ands	r2, r3
 8004724:	2380      	movs	r3, #128	; 0x80
 8004726:	021b      	lsls	r3, r3, #8
 8004728:	429a      	cmp	r2, r3
 800472a:	d107      	bne.n	800473c <I2C_ITError+0x14c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	681a      	ldr	r2, [r3, #0]
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	491e      	ldr	r1, [pc, #120]	; (80047b0 <I2C_ITError+0x1c0>)
 8004738:	400a      	ands	r2, r1
 800473a:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004740:	0018      	movs	r0, r3
 8004742:	f7ff f8af 	bl	80038a4 <HAL_DMA_GetState>
 8004746:	0003      	movs	r3, r0
 8004748:	2b01      	cmp	r3, #1
 800474a:	d016      	beq.n	800477a <I2C_ITError+0x18a>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004750:	4a16      	ldr	r2, [pc, #88]	; (80047ac <I2C_ITError+0x1bc>)
 8004752:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2240      	movs	r2, #64	; 0x40
 8004758:	2100      	movs	r1, #0
 800475a:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004760:	0018      	movs	r0, r3
 8004762:	f7fe ff83 	bl	800366c <HAL_DMA_Abort_IT>
 8004766:	1e03      	subs	r3, r0, #0
 8004768:	d013      	beq.n	8004792 <I2C_ITError+0x1a2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800476e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004774:	0018      	movs	r0, r3
 8004776:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004778:	e00b      	b.n	8004792 <I2C_ITError+0x1a2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	0018      	movs	r0, r3
 800477e:	f000 f819 	bl	80047b4 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004782:	e006      	b.n	8004792 <I2C_ITError+0x1a2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	0018      	movs	r0, r3
 8004788:	f000 f814 	bl	80047b4 <I2C_TreatErrorCallback>
  }
}
 800478c:	e002      	b.n	8004794 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800478e:	46c0      	nop			; (mov r8, r8)
 8004790:	e000      	b.n	8004794 <I2C_ITError+0x1a4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004792:	46c0      	nop			; (mov r8, r8)
}
 8004794:	46c0      	nop			; (mov r8, r8)
 8004796:	46bd      	mov	sp, r7
 8004798:	b004      	add	sp, #16
 800479a:	bd80      	pop	{r7, pc}
 800479c:	ffff0000 	.word	0xffff0000
 80047a0:	08003eb9 	.word	0x08003eb9
 80047a4:	00008003 	.word	0x00008003
 80047a8:	ffffbfff 	.word	0xffffbfff
 80047ac:	0800484b 	.word	0x0800484b
 80047b0:	ffff7fff 	.word	0xffff7fff

080047b4 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80047b4:	b580      	push	{r7, lr}
 80047b6:	b082      	sub	sp, #8
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2241      	movs	r2, #65	; 0x41
 80047c0:	5c9b      	ldrb	r3, [r3, r2]
 80047c2:	b2db      	uxtb	r3, r3
 80047c4:	2b60      	cmp	r3, #96	; 0x60
 80047c6:	d10f      	bne.n	80047e8 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2241      	movs	r2, #65	; 0x41
 80047cc:	2120      	movs	r1, #32
 80047ce:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	2200      	movs	r2, #0
 80047d4:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2240      	movs	r2, #64	; 0x40
 80047da:	2100      	movs	r1, #0
 80047dc:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	0018      	movs	r0, r3
 80047e2:	f7ff fb61 	bl	8003ea8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80047e6:	e00a      	b.n	80047fe <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	2240      	movs	r2, #64	; 0x40
 80047f2:	2100      	movs	r1, #0
 80047f4:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	0018      	movs	r0, r3
 80047fa:	f7ff fb4d 	bl	8003e98 <HAL_I2C_ErrorCallback>
}
 80047fe:	46c0      	nop			; (mov r8, r8)
 8004800:	46bd      	mov	sp, r7
 8004802:	b002      	add	sp, #8
 8004804:	bd80      	pop	{r7, pc}

08004806 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004806:	b580      	push	{r7, lr}
 8004808:	b082      	sub	sp, #8
 800480a:	af00      	add	r7, sp, #0
 800480c:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	699b      	ldr	r3, [r3, #24]
 8004814:	2202      	movs	r2, #2
 8004816:	4013      	ands	r3, r2
 8004818:	2b02      	cmp	r3, #2
 800481a:	d103      	bne.n	8004824 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2200      	movs	r2, #0
 8004822:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	699b      	ldr	r3, [r3, #24]
 800482a:	2201      	movs	r2, #1
 800482c:	4013      	ands	r3, r2
 800482e:	2b01      	cmp	r3, #1
 8004830:	d007      	beq.n	8004842 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	699a      	ldr	r2, [r3, #24]
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	2101      	movs	r1, #1
 800483e:	430a      	orrs	r2, r1
 8004840:	619a      	str	r2, [r3, #24]
  }
}
 8004842:	46c0      	nop			; (mov r8, r8)
 8004844:	46bd      	mov	sp, r7
 8004846:	b002      	add	sp, #8
 8004848:	bd80      	pop	{r7, pc}

0800484a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b084      	sub	sp, #16
 800484e:	af00      	add	r7, sp, #0
 8004850:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004856:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800485c:	2b00      	cmp	r3, #0
 800485e:	d003      	beq.n	8004868 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004864:	2200      	movs	r2, #0
 8004866:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800486c:	2b00      	cmp	r3, #0
 800486e:	d003      	beq.n	8004878 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004874:	2200      	movs	r2, #0
 8004876:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	0018      	movs	r0, r3
 800487c:	f7ff ff9a 	bl	80047b4 <I2C_TreatErrorCallback>
}
 8004880:	46c0      	nop			; (mov r8, r8)
 8004882:	46bd      	mov	sp, r7
 8004884:	b004      	add	sp, #16
 8004886:	bd80      	pop	{r7, pc}

08004888 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004888:	b580      	push	{r7, lr}
 800488a:	b084      	sub	sp, #16
 800488c:	af00      	add	r7, sp, #0
 800488e:	6078      	str	r0, [r7, #4]
 8004890:	000a      	movs	r2, r1
 8004892:	1cbb      	adds	r3, r7, #2
 8004894:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8004896:	2300      	movs	r3, #0
 8004898:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800489a:	1cbb      	adds	r3, r7, #2
 800489c:	881b      	ldrh	r3, [r3, #0]
 800489e:	2201      	movs	r2, #1
 80048a0:	4013      	ands	r3, r2
 80048a2:	d010      	beq.n	80048c6 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	2242      	movs	r2, #66	; 0x42
 80048a8:	4313      	orrs	r3, r2
 80048aa:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2241      	movs	r2, #65	; 0x41
 80048b0:	5c9b      	ldrb	r3, [r3, r2]
 80048b2:	b2db      	uxtb	r3, r3
 80048b4:	001a      	movs	r2, r3
 80048b6:	2328      	movs	r3, #40	; 0x28
 80048b8:	4013      	ands	r3, r2
 80048ba:	2b28      	cmp	r3, #40	; 0x28
 80048bc:	d003      	beq.n	80048c6 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	22b0      	movs	r2, #176	; 0xb0
 80048c2:	4313      	orrs	r3, r2
 80048c4:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80048c6:	1cbb      	adds	r3, r7, #2
 80048c8:	881b      	ldrh	r3, [r3, #0]
 80048ca:	2202      	movs	r2, #2
 80048cc:	4013      	ands	r3, r2
 80048ce:	d010      	beq.n	80048f2 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	2244      	movs	r2, #68	; 0x44
 80048d4:	4313      	orrs	r3, r2
 80048d6:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2241      	movs	r2, #65	; 0x41
 80048dc:	5c9b      	ldrb	r3, [r3, r2]
 80048de:	b2db      	uxtb	r3, r3
 80048e0:	001a      	movs	r2, r3
 80048e2:	2328      	movs	r3, #40	; 0x28
 80048e4:	4013      	ands	r3, r2
 80048e6:	2b28      	cmp	r3, #40	; 0x28
 80048e8:	d003      	beq.n	80048f2 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	22b0      	movs	r2, #176	; 0xb0
 80048ee:	4313      	orrs	r3, r2
 80048f0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80048f2:	1cbb      	adds	r3, r7, #2
 80048f4:	2200      	movs	r2, #0
 80048f6:	5e9b      	ldrsh	r3, [r3, r2]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	da03      	bge.n	8004904 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	22b8      	movs	r2, #184	; 0xb8
 8004900:	4313      	orrs	r3, r2
 8004902:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004904:	1cbb      	adds	r3, r7, #2
 8004906:	881b      	ldrh	r3, [r3, #0]
 8004908:	2b10      	cmp	r3, #16
 800490a:	d103      	bne.n	8004914 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2290      	movs	r2, #144	; 0x90
 8004910:	4313      	orrs	r3, r2
 8004912:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004914:	1cbb      	adds	r3, r7, #2
 8004916:	881b      	ldrh	r3, [r3, #0]
 8004918:	2b20      	cmp	r3, #32
 800491a:	d103      	bne.n	8004924 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2220      	movs	r2, #32
 8004920:	4313      	orrs	r3, r2
 8004922:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004924:	1cbb      	adds	r3, r7, #2
 8004926:	881b      	ldrh	r3, [r3, #0]
 8004928:	2b40      	cmp	r3, #64	; 0x40
 800492a:	d103      	bne.n	8004934 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	2240      	movs	r2, #64	; 0x40
 8004930:	4313      	orrs	r3, r2
 8004932:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681a      	ldr	r2, [r3, #0]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	43d9      	mvns	r1, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	400a      	ands	r2, r1
 8004944:	601a      	str	r2, [r3, #0]
}
 8004946:	46c0      	nop			; (mov r8, r8)
 8004948:	46bd      	mov	sp, r7
 800494a:	b004      	add	sp, #16
 800494c:	bd80      	pop	{r7, pc}
	...

08004950 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2241      	movs	r2, #65	; 0x41
 800495e:	5c9b      	ldrb	r3, [r3, r2]
 8004960:	b2db      	uxtb	r3, r3
 8004962:	2b20      	cmp	r3, #32
 8004964:	d138      	bne.n	80049d8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2240      	movs	r2, #64	; 0x40
 800496a:	5c9b      	ldrb	r3, [r3, r2]
 800496c:	2b01      	cmp	r3, #1
 800496e:	d101      	bne.n	8004974 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004970:	2302      	movs	r3, #2
 8004972:	e032      	b.n	80049da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2240      	movs	r2, #64	; 0x40
 8004978:	2101      	movs	r1, #1
 800497a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2241      	movs	r2, #65	; 0x41
 8004980:	2124      	movs	r1, #36	; 0x24
 8004982:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	681a      	ldr	r2, [r3, #0]
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	2101      	movs	r1, #1
 8004990:	438a      	bics	r2, r1
 8004992:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	681a      	ldr	r2, [r3, #0]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4911      	ldr	r1, [pc, #68]	; (80049e4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 80049a0:	400a      	ands	r2, r1
 80049a2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	6819      	ldr	r1, [r3, #0]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	683a      	ldr	r2, [r7, #0]
 80049b0:	430a      	orrs	r2, r1
 80049b2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	2101      	movs	r1, #1
 80049c0:	430a      	orrs	r2, r1
 80049c2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2241      	movs	r2, #65	; 0x41
 80049c8:	2120      	movs	r1, #32
 80049ca:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2240      	movs	r2, #64	; 0x40
 80049d0:	2100      	movs	r1, #0
 80049d2:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80049d4:	2300      	movs	r3, #0
 80049d6:	e000      	b.n	80049da <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80049d8:	2302      	movs	r3, #2
  }
}
 80049da:	0018      	movs	r0, r3
 80049dc:	46bd      	mov	sp, r7
 80049de:	b002      	add	sp, #8
 80049e0:	bd80      	pop	{r7, pc}
 80049e2:	46c0      	nop			; (mov r8, r8)
 80049e4:	ffffefff 	.word	0xffffefff

080049e8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
 80049f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	2241      	movs	r2, #65	; 0x41
 80049f6:	5c9b      	ldrb	r3, [r3, r2]
 80049f8:	b2db      	uxtb	r3, r3
 80049fa:	2b20      	cmp	r3, #32
 80049fc:	d139      	bne.n	8004a72 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	2240      	movs	r2, #64	; 0x40
 8004a02:	5c9b      	ldrb	r3, [r3, r2]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d101      	bne.n	8004a0c <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004a08:	2302      	movs	r3, #2
 8004a0a:	e033      	b.n	8004a74 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2240      	movs	r2, #64	; 0x40
 8004a10:	2101      	movs	r1, #1
 8004a12:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2241      	movs	r2, #65	; 0x41
 8004a18:	2124      	movs	r1, #36	; 0x24
 8004a1a:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	2101      	movs	r1, #1
 8004a28:	438a      	bics	r2, r1
 8004a2a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	4a11      	ldr	r2, [pc, #68]	; (8004a7c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8004a38:	4013      	ands	r3, r2
 8004a3a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	021b      	lsls	r3, r3, #8
 8004a40:	68fa      	ldr	r2, [r7, #12]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	68fa      	ldr	r2, [r7, #12]
 8004a4c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	681a      	ldr	r2, [r3, #0]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	2101      	movs	r1, #1
 8004a5a:	430a      	orrs	r2, r1
 8004a5c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2241      	movs	r2, #65	; 0x41
 8004a62:	2120      	movs	r1, #32
 8004a64:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2240      	movs	r2, #64	; 0x40
 8004a6a:	2100      	movs	r1, #0
 8004a6c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	e000      	b.n	8004a74 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004a72:	2302      	movs	r3, #2
  }
}
 8004a74:	0018      	movs	r0, r3
 8004a76:	46bd      	mov	sp, r7
 8004a78:	b004      	add	sp, #16
 8004a7a:	bd80      	pop	{r7, pc}
 8004a7c:	fffff0ff 	.word	0xfffff0ff

08004a80 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b088      	sub	sp, #32
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d101      	bne.n	8004a92 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e0e5      	b.n	8004c5e <HAL_I2S_Init+0x1de>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2235      	movs	r2, #53	; 0x35
 8004a96:	5c9b      	ldrb	r3, [r3, r2]
 8004a98:	b2db      	uxtb	r3, r3
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d107      	bne.n	8004aae <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	2234      	movs	r2, #52	; 0x34
 8004aa2:	2100      	movs	r1, #0
 8004aa4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	0018      	movs	r0, r3
 8004aaa:	f7fd fe37 	bl	800271c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2235      	movs	r2, #53	; 0x35
 8004ab2:	2102      	movs	r1, #2
 8004ab4:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	69da      	ldr	r2, [r3, #28]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4969      	ldr	r1, [pc, #420]	; (8004c68 <HAL_I2S_Init+0x1e8>)
 8004ac2:	400a      	ands	r2, r1
 8004ac4:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	2202      	movs	r2, #2
 8004acc:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	695b      	ldr	r3, [r3, #20]
 8004ad2:	2b02      	cmp	r3, #2
 8004ad4:	d100      	bne.n	8004ad8 <HAL_I2S_Init+0x58>
 8004ad6:	e076      	b.n	8004bc6 <HAL_I2S_Init+0x146>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	68db      	ldr	r3, [r3, #12]
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d102      	bne.n	8004ae6 <HAL_I2S_Init+0x66>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8004ae0:	2310      	movs	r3, #16
 8004ae2:	617b      	str	r3, [r7, #20]
 8004ae4:	e001      	b.n	8004aea <HAL_I2S_Init+0x6a>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8004ae6:	2320      	movs	r3, #32
 8004ae8:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	2b20      	cmp	r3, #32
 8004af0:	d802      	bhi.n	8004af8 <HAL_I2S_Init+0x78>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8004af2:	697b      	ldr	r3, [r7, #20]
 8004af4:	005b      	lsls	r3, r3, #1
 8004af6:	617b      	str	r3, [r7, #20]
      /* Get the source clock value: based on System Clock value */
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S2);
    }
#else
    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S1);
 8004af8:	2380      	movs	r3, #128	; 0x80
 8004afa:	011b      	lsls	r3, r3, #4
 8004afc:	0018      	movs	r0, r3
 8004afe:	f001 f865 	bl	8005bcc <HAL_RCCEx_GetPeriphCLKFreq>
 8004b02:	0003      	movs	r3, r0
 8004b04:	60fb      	str	r3, [r7, #12]
#endif
    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	691a      	ldr	r2, [r3, #16]
 8004b0a:	2380      	movs	r3, #128	; 0x80
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	429a      	cmp	r2, r3
 8004b10:	d131      	bne.n	8004b76 <HAL_I2S_Init+0xf6>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d016      	beq.n	8004b48 <HAL_I2S_Init+0xc8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	009b      	lsls	r3, r3, #2
 8004b1e:	0019      	movs	r1, r3
 8004b20:	68f8      	ldr	r0, [r7, #12]
 8004b22:	f7fb faef 	bl	8000104 <__udivsi3>
 8004b26:	0003      	movs	r3, r0
 8004b28:	001a      	movs	r2, r3
 8004b2a:	0013      	movs	r3, r2
 8004b2c:	009b      	lsls	r3, r3, #2
 8004b2e:	189b      	adds	r3, r3, r2
 8004b30:	005b      	lsls	r3, r3, #1
 8004b32:	001a      	movs	r2, r3
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	695b      	ldr	r3, [r3, #20]
 8004b38:	0019      	movs	r1, r3
 8004b3a:	0010      	movs	r0, r2
 8004b3c:	f7fb fae2 	bl	8000104 <__udivsi3>
 8004b40:	0003      	movs	r3, r0
 8004b42:	3305      	adds	r3, #5
 8004b44:	613b      	str	r3, [r7, #16]
 8004b46:	e02a      	b.n	8004b9e <HAL_I2S_Init+0x11e>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004b48:	697b      	ldr	r3, [r7, #20]
 8004b4a:	00db      	lsls	r3, r3, #3
 8004b4c:	0019      	movs	r1, r3
 8004b4e:	68f8      	ldr	r0, [r7, #12]
 8004b50:	f7fb fad8 	bl	8000104 <__udivsi3>
 8004b54:	0003      	movs	r3, r0
 8004b56:	001a      	movs	r2, r3
 8004b58:	0013      	movs	r3, r2
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	189b      	adds	r3, r3, r2
 8004b5e:	005b      	lsls	r3, r3, #1
 8004b60:	001a      	movs	r2, r3
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	695b      	ldr	r3, [r3, #20]
 8004b66:	0019      	movs	r1, r3
 8004b68:	0010      	movs	r0, r2
 8004b6a:	f7fb facb 	bl	8000104 <__udivsi3>
 8004b6e:	0003      	movs	r3, r0
 8004b70:	3305      	adds	r3, #5
 8004b72:	613b      	str	r3, [r7, #16]
 8004b74:	e013      	b.n	8004b9e <HAL_I2S_Init+0x11e>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8004b76:	6979      	ldr	r1, [r7, #20]
 8004b78:	68f8      	ldr	r0, [r7, #12]
 8004b7a:	f7fb fac3 	bl	8000104 <__udivsi3>
 8004b7e:	0003      	movs	r3, r0
 8004b80:	001a      	movs	r2, r3
 8004b82:	0013      	movs	r3, r2
 8004b84:	009b      	lsls	r3, r3, #2
 8004b86:	189b      	adds	r3, r3, r2
 8004b88:	005b      	lsls	r3, r3, #1
 8004b8a:	001a      	movs	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	0019      	movs	r1, r3
 8004b92:	0010      	movs	r0, r2
 8004b94:	f7fb fab6 	bl	8000104 <__udivsi3>
 8004b98:	0003      	movs	r3, r0
 8004b9a:	3305      	adds	r3, #5
 8004b9c:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	210a      	movs	r1, #10
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f7fb faae 	bl	8000104 <__udivsi3>
 8004ba8:	0003      	movs	r3, r0
 8004baa:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8004bac:	693b      	ldr	r3, [r7, #16]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8004bb4:	693a      	ldr	r2, [r7, #16]
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	085b      	lsrs	r3, r3, #1
 8004bbc:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8004bbe:	69bb      	ldr	r3, [r7, #24]
 8004bc0:	021b      	lsls	r3, r3, #8
 8004bc2:	61bb      	str	r3, [r7, #24]
 8004bc4:	e003      	b.n	8004bce <HAL_I2S_Init+0x14e>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8004bc6:	2302      	movs	r3, #2
 8004bc8:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8004bca:	2300      	movs	r3, #0
 8004bcc:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8004bce:	69fb      	ldr	r3, [r7, #28]
 8004bd0:	2b01      	cmp	r3, #1
 8004bd2:	d902      	bls.n	8004bda <HAL_I2S_Init+0x15a>
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	2bff      	cmp	r3, #255	; 0xff
 8004bd8:	d907      	bls.n	8004bea <HAL_I2S_Init+0x16a>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bde:	2210      	movs	r2, #16
 8004be0:	431a      	orrs	r2, r3
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	639a      	str	r2, [r3, #56]	; 0x38
    return  HAL_ERROR;
 8004be6:	2301      	movs	r3, #1
 8004be8:	e039      	b.n	8004c5e <HAL_I2S_Init+0x1de>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	691a      	ldr	r2, [r3, #16]
 8004bee:	69bb      	ldr	r3, [r7, #24]
 8004bf0:	431a      	orrs	r2, r3
 8004bf2:	0011      	movs	r1, r2
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	69fa      	ldr	r2, [r7, #28]
 8004bfa:	430a      	orrs	r2, r1
 8004bfc:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	69db      	ldr	r3, [r3, #28]
 8004c04:	4a18      	ldr	r2, [pc, #96]	; (8004c68 <HAL_I2S_Init+0x1e8>)
 8004c06:	401a      	ands	r2, r3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6859      	ldr	r1, [r3, #4]
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	689b      	ldr	r3, [r3, #8]
 8004c10:	4319      	orrs	r1, r3
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	4319      	orrs	r1, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	699b      	ldr	r3, [r3, #24]
 8004c1c:	430b      	orrs	r3, r1
 8004c1e:	431a      	orrs	r2, r3
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	2180      	movs	r1, #128	; 0x80
 8004c26:	0109      	lsls	r1, r1, #4
 8004c28:	430a      	orrs	r2, r1
 8004c2a:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	689b      	ldr	r3, [r3, #8]
 8004c30:	2b30      	cmp	r3, #48	; 0x30
 8004c32:	d003      	beq.n	8004c3c <HAL_I2S_Init+0x1bc>
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	689b      	ldr	r3, [r3, #8]
 8004c38:	2bb0      	cmp	r3, #176	; 0xb0
 8004c3a:	d108      	bne.n	8004c4e <HAL_I2S_Init+0x1ce>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	69da      	ldr	r2, [r3, #28]
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	2180      	movs	r1, #128	; 0x80
 8004c48:	0149      	lsls	r1, r1, #5
 8004c4a:	430a      	orrs	r2, r1
 8004c4c:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	2200      	movs	r2, #0
 8004c52:	639a      	str	r2, [r3, #56]	; 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	2235      	movs	r2, #53	; 0x35
 8004c58:	2101      	movs	r1, #1
 8004c5a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004c5c:	2300      	movs	r3, #0
}
 8004c5e:	0018      	movs	r0, r3
 8004c60:	46bd      	mov	sp, r7
 8004c62:	b008      	add	sp, #32
 8004c64:	bd80      	pop	{r7, pc}
 8004c66:	46c0      	nop			; (mov r8, r8)
 8004c68:	fffff040 	.word	0xfffff040

08004c6c <HAL_I2S_IRQHandler>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
void HAL_I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b084      	sub	sp, #16
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hi2s->Instance->CR2;
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	685b      	ldr	r3, [r3, #4]
 8004c7a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hi2s->Instance->SR;
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	689b      	ldr	r3, [r3, #8]
 8004c82:	60bb      	str	r3, [r7, #8]

  /* I2S in mode Receiver ------------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	099b      	lsrs	r3, r3, #6
 8004c88:	001a      	movs	r2, r3
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	d10e      	bne.n	8004cae <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	2201      	movs	r2, #1
 8004c94:	4013      	ands	r3, r2
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) == RESET) &&
 8004c96:	d00a      	beq.n	8004cae <HAL_I2S_IRQHandler+0x42>
      (I2S_CHECK_FLAG(itflag, I2S_FLAG_RXNE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_RXNE) != RESET))
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	099b      	lsrs	r3, r3, #6
 8004c9c:	001a      	movs	r2, r3
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	d004      	beq.n	8004cae <HAL_I2S_IRQHandler+0x42>
  {
    I2S_Receive_IT(hi2s);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	0018      	movs	r0, r3
 8004ca8:	f000 f892 	bl	8004dd0 <I2S_Receive_IT>
    return;
 8004cac:	e046      	b.n	8004d3c <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S in mode Tramitter -----------------------------------------------*/
  if ((I2S_CHECK_FLAG(itflag, I2S_FLAG_TXE) != RESET) && (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_TXE) != RESET))
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	085b      	lsrs	r3, r3, #1
 8004cb2:	001a      	movs	r2, r3
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	4013      	ands	r3, r2
 8004cb8:	d00a      	beq.n	8004cd0 <HAL_I2S_IRQHandler+0x64>
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	09db      	lsrs	r3, r3, #7
 8004cbe:	001a      	movs	r2, r3
 8004cc0:	2301      	movs	r3, #1
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	d004      	beq.n	8004cd0 <HAL_I2S_IRQHandler+0x64>
  {
    I2S_Transmit_IT(hi2s);
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	0018      	movs	r0, r3
 8004cca:	f000 f852 	bl	8004d72 <I2S_Transmit_IT>
    return;
 8004cce:	e035      	b.n	8004d3c <HAL_I2S_IRQHandler+0xd0>
  }

  /* I2S interrupt error -------------------------------------------------*/
  if (I2S_CHECK_IT_SOURCE(itsource, I2S_IT_ERR) != RESET)
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	095b      	lsrs	r3, r3, #5
 8004cd4:	001a      	movs	r2, r3
 8004cd6:	2301      	movs	r3, #1
 8004cd8:	4013      	ands	r3, r2
 8004cda:	d02f      	beq.n	8004d3c <HAL_I2S_IRQHandler+0xd0>
  {
    /* I2S Overrun error interrupt occurred ---------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_OVR) != RESET)
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	099b      	lsrs	r3, r3, #6
 8004ce0:	001a      	movs	r2, r3
 8004ce2:	2301      	movs	r3, #1
 8004ce4:	4013      	ands	r3, r2
 8004ce6:	d00d      	beq.n	8004d04 <HAL_I2S_IRQHandler+0x98>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	685a      	ldr	r2, [r3, #4]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	2160      	movs	r1, #96	; 0x60
 8004cf4:	438a      	bics	r2, r1
 8004cf6:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004cfc:	2202      	movs	r2, #2
 8004cfe:	431a      	orrs	r2, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (I2S_CHECK_FLAG(itflag, I2S_FLAG_UDR) != RESET)
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	08db      	lsrs	r3, r3, #3
 8004d08:	001a      	movs	r2, r3
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	4013      	ands	r3, r2
 8004d0e:	d00d      	beq.n	8004d2c <HAL_I2S_IRQHandler+0xc0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	685a      	ldr	r2, [r3, #4]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	21a0      	movs	r1, #160	; 0xa0
 8004d1c:	438a      	bics	r2, r1
 8004d1e:	605a      	str	r2, [r3, #4]

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d24:	2204      	movs	r2, #4
 8004d26:	431a      	orrs	r2, r3
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	639a      	str	r2, [r3, #56]	; 0x38
    }

    /* Set the I2S State ready */
    hi2s->State = HAL_I2S_STATE_READY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2235      	movs	r2, #53	; 0x35
 8004d30:	2101      	movs	r1, #1
 8004d32:	5499      	strb	r1, [r3, r2]

    /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->ErrorCallback(hi2s);
#else
    HAL_I2S_ErrorCallback(hi2s);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	0018      	movs	r0, r3
 8004d38:	f000 f813 	bl	8004d62 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	b004      	add	sp, #16
 8004d40:	bd80      	pop	{r7, pc}

08004d42 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004d42:	b580      	push	{r7, lr}
 8004d44:	b082      	sub	sp, #8
 8004d46:	af00      	add	r7, sp, #0
 8004d48:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004d4a:	46c0      	nop			; (mov r8, r8)
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	b002      	add	sp, #8
 8004d50:	bd80      	pop	{r7, pc}

08004d52 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004d52:	b580      	push	{r7, lr}
 8004d54:	b082      	sub	sp, #8
 8004d56:	af00      	add	r7, sp, #0
 8004d58:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8004d5a:	46c0      	nop			; (mov r8, r8)
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	b002      	add	sp, #8
 8004d60:	bd80      	pop	{r7, pc}

08004d62 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004d62:	b580      	push	{r7, lr}
 8004d64:	b082      	sub	sp, #8
 8004d66:	af00      	add	r7, sp, #0
 8004d68:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8004d6a:	46c0      	nop			; (mov r8, r8)
 8004d6c:	46bd      	mov	sp, r7
 8004d6e:	b002      	add	sp, #8
 8004d70:	bd80      	pop	{r7, pc}

08004d72 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8004d72:	b580      	push	{r7, lr}
 8004d74:	b082      	sub	sp, #8
 8004d76:	af00      	add	r7, sp, #0
 8004d78:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	69db      	ldr	r3, [r3, #28]
 8004d7e:	881a      	ldrh	r2, [r3, #0]
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	69db      	ldr	r3, [r3, #28]
 8004d8a:	1c9a      	adds	r2, r3, #2
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	61da      	str	r2, [r3, #28]
  hi2s->TxXferCount--;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	3b01      	subs	r3, #1
 8004d98:	b29a      	uxth	r2, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	845a      	strh	r2, [r3, #34]	; 0x22

  if (hi2s->TxXferCount == 0U)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d10f      	bne.n	8004dc8 <I2S_Transmit_IT+0x56>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	685a      	ldr	r2, [r3, #4]
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	21a0      	movs	r1, #160	; 0xa0
 8004db4:	438a      	bics	r2, r1
 8004db6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2235      	movs	r2, #53	; 0x35
 8004dbc:	2101      	movs	r1, #1
 8004dbe:	5499      	strb	r1, [r3, r2]
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	0018      	movs	r0, r3
 8004dc4:	f7ff ffbd 	bl	8004d42 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004dc8:	46c0      	nop			; (mov r8, r8)
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	b002      	add	sp, #8
 8004dce:	bd80      	pop	{r7, pc}

08004dd0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004dd0:	b580      	push	{r7, lr}
 8004dd2:	b082      	sub	sp, #8
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	68da      	ldr	r2, [r3, #12]
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de2:	b292      	uxth	r2, r2
 8004de4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dea:	1c9a      	adds	r2, r3, #2
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->RxXferCount--;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004df4:	b29b      	uxth	r3, r3
 8004df6:	3b01      	subs	r3, #1
 8004df8:	b29a      	uxth	r2, r3
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->RxXferCount == 0U)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e02:	b29b      	uxth	r3, r3
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d10f      	bne.n	8004e28 <I2S_Receive_IT+0x58>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	685a      	ldr	r2, [r3, #4]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2160      	movs	r1, #96	; 0x60
 8004e14:	438a      	bics	r2, r1
 8004e16:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2235      	movs	r2, #53	; 0x35
 8004e1c:	2101      	movs	r1, #1
 8004e1e:	5499      	strb	r1, [r3, r2]
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	0018      	movs	r0, r3
 8004e24:	f7ff ff95 	bl	8004d52 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004e28:	46c0      	nop			; (mov r8, r8)
 8004e2a:	46bd      	mov	sp, r7
 8004e2c:	b002      	add	sp, #8
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004e38:	4b19      	ldr	r3, [pc, #100]	; (8004ea0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a19      	ldr	r2, [pc, #100]	; (8004ea4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8004e3e:	4013      	ands	r3, r2
 8004e40:	0019      	movs	r1, r3
 8004e42:	4b17      	ldr	r3, [pc, #92]	; (8004ea0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	430a      	orrs	r2, r1
 8004e48:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if(VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004e4a:	687a      	ldr	r2, [r7, #4]
 8004e4c:	2380      	movs	r3, #128	; 0x80
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	429a      	cmp	r2, r3
 8004e52:	d11f      	bne.n	8004e94 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock ) / 1000000U) + 1U;
 8004e54:	4b14      	ldr	r3, [pc, #80]	; (8004ea8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	0013      	movs	r3, r2
 8004e5a:	005b      	lsls	r3, r3, #1
 8004e5c:	189b      	adds	r3, r3, r2
 8004e5e:	005b      	lsls	r3, r3, #1
 8004e60:	4912      	ldr	r1, [pc, #72]	; (8004eac <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8004e62:	0018      	movs	r0, r3
 8004e64:	f7fb f94e 	bl	8000104 <__udivsi3>
 8004e68:	0003      	movs	r3, r0
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e6e:	e008      	b.n	8004e82 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if(wait_loop_index != 0U)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d003      	beq.n	8004e7e <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	3b01      	subs	r3, #1
 8004e7a:	60fb      	str	r3, [r7, #12]
 8004e7c:	e001      	b.n	8004e82 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8004e7e:	2303      	movs	r3, #3
 8004e80:	e009      	b.n	8004e96 <HAL_PWREx_ControlVoltageScaling+0x66>
    while(HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e82:	4b07      	ldr	r3, [pc, #28]	; (8004ea0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004e84:	695a      	ldr	r2, [r3, #20]
 8004e86:	2380      	movs	r3, #128	; 0x80
 8004e88:	00db      	lsls	r3, r3, #3
 8004e8a:	401a      	ands	r2, r3
 8004e8c:	2380      	movs	r3, #128	; 0x80
 8004e8e:	00db      	lsls	r3, r3, #3
 8004e90:	429a      	cmp	r2, r3
 8004e92:	d0ed      	beq.n	8004e70 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8004e94:	2300      	movs	r3, #0
}
 8004e96:	0018      	movs	r0, r3
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	b004      	add	sp, #16
 8004e9c:	bd80      	pop	{r7, pc}
 8004e9e:	46c0      	nop			; (mov r8, r8)
 8004ea0:	40007000 	.word	0x40007000
 8004ea4:	fffff9ff 	.word	0xfffff9ff
 8004ea8:	20005134 	.word	0x20005134
 8004eac:	000f4240 	.word	0x000f4240

08004eb0 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8004eb4:	4b03      	ldr	r3, [pc, #12]	; (8004ec4 <LL_RCC_GetAPB1Prescaler+0x14>)
 8004eb6:	689a      	ldr	r2, [r3, #8]
 8004eb8:	23e0      	movs	r3, #224	; 0xe0
 8004eba:	01db      	lsls	r3, r3, #7
 8004ebc:	4013      	ands	r3, r2
}
 8004ebe:	0018      	movs	r0, r3
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}
 8004ec4:	40021000 	.word	0x40021000

08004ec8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b088      	sub	sp, #32
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d101      	bne.n	8004eda <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004ed6:	2301      	movs	r3, #1
 8004ed8:	e304      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2201      	movs	r2, #1
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	d100      	bne.n	8004ee6 <HAL_RCC_OscConfig+0x1e>
 8004ee4:	e07c      	b.n	8004fe0 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004ee6:	4bc3      	ldr	r3, [pc, #780]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004ee8:	689b      	ldr	r3, [r3, #8]
 8004eea:	2238      	movs	r2, #56	; 0x38
 8004eec:	4013      	ands	r3, r2
 8004eee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ef0:	4bc0      	ldr	r3, [pc, #768]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004ef2:	68db      	ldr	r3, [r3, #12]
 8004ef4:	2203      	movs	r2, #3
 8004ef6:	4013      	ands	r3, r2
 8004ef8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	2b10      	cmp	r3, #16
 8004efe:	d102      	bne.n	8004f06 <HAL_RCC_OscConfig+0x3e>
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	2b03      	cmp	r3, #3
 8004f04:	d002      	beq.n	8004f0c <HAL_RCC_OscConfig+0x44>
 8004f06:	69bb      	ldr	r3, [r7, #24]
 8004f08:	2b08      	cmp	r3, #8
 8004f0a:	d10b      	bne.n	8004f24 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f0c:	4bb9      	ldr	r3, [pc, #740]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f0e:	681a      	ldr	r2, [r3, #0]
 8004f10:	2380      	movs	r3, #128	; 0x80
 8004f12:	029b      	lsls	r3, r3, #10
 8004f14:	4013      	ands	r3, r2
 8004f16:	d062      	beq.n	8004fde <HAL_RCC_OscConfig+0x116>
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d15e      	bne.n	8004fde <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004f20:	2301      	movs	r3, #1
 8004f22:	e2df      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	685a      	ldr	r2, [r3, #4]
 8004f28:	2380      	movs	r3, #128	; 0x80
 8004f2a:	025b      	lsls	r3, r3, #9
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d107      	bne.n	8004f40 <HAL_RCC_OscConfig+0x78>
 8004f30:	4bb0      	ldr	r3, [pc, #704]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f32:	681a      	ldr	r2, [r3, #0]
 8004f34:	4baf      	ldr	r3, [pc, #700]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f36:	2180      	movs	r1, #128	; 0x80
 8004f38:	0249      	lsls	r1, r1, #9
 8004f3a:	430a      	orrs	r2, r1
 8004f3c:	601a      	str	r2, [r3, #0]
 8004f3e:	e020      	b.n	8004f82 <HAL_RCC_OscConfig+0xba>
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	685a      	ldr	r2, [r3, #4]
 8004f44:	23a0      	movs	r3, #160	; 0xa0
 8004f46:	02db      	lsls	r3, r3, #11
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d10e      	bne.n	8004f6a <HAL_RCC_OscConfig+0xa2>
 8004f4c:	4ba9      	ldr	r3, [pc, #676]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	4ba8      	ldr	r3, [pc, #672]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f52:	2180      	movs	r1, #128	; 0x80
 8004f54:	02c9      	lsls	r1, r1, #11
 8004f56:	430a      	orrs	r2, r1
 8004f58:	601a      	str	r2, [r3, #0]
 8004f5a:	4ba6      	ldr	r3, [pc, #664]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f5c:	681a      	ldr	r2, [r3, #0]
 8004f5e:	4ba5      	ldr	r3, [pc, #660]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f60:	2180      	movs	r1, #128	; 0x80
 8004f62:	0249      	lsls	r1, r1, #9
 8004f64:	430a      	orrs	r2, r1
 8004f66:	601a      	str	r2, [r3, #0]
 8004f68:	e00b      	b.n	8004f82 <HAL_RCC_OscConfig+0xba>
 8004f6a:	4ba2      	ldr	r3, [pc, #648]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	4ba1      	ldr	r3, [pc, #644]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f70:	49a1      	ldr	r1, [pc, #644]	; (80051f8 <HAL_RCC_OscConfig+0x330>)
 8004f72:	400a      	ands	r2, r1
 8004f74:	601a      	str	r2, [r3, #0]
 8004f76:	4b9f      	ldr	r3, [pc, #636]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f78:	681a      	ldr	r2, [r3, #0]
 8004f7a:	4b9e      	ldr	r3, [pc, #632]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004f7c:	499f      	ldr	r1, [pc, #636]	; (80051fc <HAL_RCC_OscConfig+0x334>)
 8004f7e:	400a      	ands	r2, r1
 8004f80:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	685b      	ldr	r3, [r3, #4]
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d014      	beq.n	8004fb4 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f8a:	f7fd ff63 	bl	8002e54 <HAL_GetTick>
 8004f8e:	0003      	movs	r3, r0
 8004f90:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004f92:	e008      	b.n	8004fa6 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004f94:	f7fd ff5e 	bl	8002e54 <HAL_GetTick>
 8004f98:	0002      	movs	r2, r0
 8004f9a:	693b      	ldr	r3, [r7, #16]
 8004f9c:	1ad3      	subs	r3, r2, r3
 8004f9e:	2b64      	cmp	r3, #100	; 0x64
 8004fa0:	d901      	bls.n	8004fa6 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8004fa2:	2303      	movs	r3, #3
 8004fa4:	e29e      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004fa6:	4b93      	ldr	r3, [pc, #588]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	2380      	movs	r3, #128	; 0x80
 8004fac:	029b      	lsls	r3, r3, #10
 8004fae:	4013      	ands	r3, r2
 8004fb0:	d0f0      	beq.n	8004f94 <HAL_RCC_OscConfig+0xcc>
 8004fb2:	e015      	b.n	8004fe0 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004fb4:	f7fd ff4e 	bl	8002e54 <HAL_GetTick>
 8004fb8:	0003      	movs	r3, r0
 8004fba:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004fbc:	e008      	b.n	8004fd0 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004fbe:	f7fd ff49 	bl	8002e54 <HAL_GetTick>
 8004fc2:	0002      	movs	r2, r0
 8004fc4:	693b      	ldr	r3, [r7, #16]
 8004fc6:	1ad3      	subs	r3, r2, r3
 8004fc8:	2b64      	cmp	r3, #100	; 0x64
 8004fca:	d901      	bls.n	8004fd0 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004fcc:	2303      	movs	r3, #3
 8004fce:	e289      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004fd0:	4b88      	ldr	r3, [pc, #544]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004fd2:	681a      	ldr	r2, [r3, #0]
 8004fd4:	2380      	movs	r3, #128	; 0x80
 8004fd6:	029b      	lsls	r3, r3, #10
 8004fd8:	4013      	ands	r3, r2
 8004fda:	d1f0      	bne.n	8004fbe <HAL_RCC_OscConfig+0xf6>
 8004fdc:	e000      	b.n	8004fe0 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004fde:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	2202      	movs	r2, #2
 8004fe6:	4013      	ands	r3, r2
 8004fe8:	d100      	bne.n	8004fec <HAL_RCC_OscConfig+0x124>
 8004fea:	e099      	b.n	8005120 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004fec:	4b81      	ldr	r3, [pc, #516]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	2238      	movs	r2, #56	; 0x38
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004ff6:	4b7f      	ldr	r3, [pc, #508]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8004ff8:	68db      	ldr	r3, [r3, #12]
 8004ffa:	2203      	movs	r2, #3
 8004ffc:	4013      	ands	r3, r2
 8004ffe:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005000:	69bb      	ldr	r3, [r7, #24]
 8005002:	2b10      	cmp	r3, #16
 8005004:	d102      	bne.n	800500c <HAL_RCC_OscConfig+0x144>
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	2b02      	cmp	r3, #2
 800500a:	d002      	beq.n	8005012 <HAL_RCC_OscConfig+0x14a>
 800500c:	69bb      	ldr	r3, [r7, #24]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d135      	bne.n	800507e <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005012:	4b78      	ldr	r3, [pc, #480]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	2380      	movs	r3, #128	; 0x80
 8005018:	00db      	lsls	r3, r3, #3
 800501a:	4013      	ands	r3, r2
 800501c:	d005      	beq.n	800502a <HAL_RCC_OscConfig+0x162>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	2b00      	cmp	r3, #0
 8005024:	d101      	bne.n	800502a <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e25c      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800502a:	4b72      	ldr	r3, [pc, #456]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	4a74      	ldr	r2, [pc, #464]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 8005030:	4013      	ands	r3, r2
 8005032:	0019      	movs	r1, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	695b      	ldr	r3, [r3, #20]
 8005038:	021a      	lsls	r2, r3, #8
 800503a:	4b6e      	ldr	r3, [pc, #440]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800503c:	430a      	orrs	r2, r1
 800503e:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005040:	69bb      	ldr	r3, [r7, #24]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d112      	bne.n	800506c <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005046:	4b6b      	ldr	r3, [pc, #428]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a6e      	ldr	r2, [pc, #440]	; (8005204 <HAL_RCC_OscConfig+0x33c>)
 800504c:	4013      	ands	r3, r2
 800504e:	0019      	movs	r1, r3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	691a      	ldr	r2, [r3, #16]
 8005054:	4b67      	ldr	r3, [pc, #412]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005056:	430a      	orrs	r2, r1
 8005058:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800505a:	4b66      	ldr	r3, [pc, #408]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	0adb      	lsrs	r3, r3, #11
 8005060:	2207      	movs	r2, #7
 8005062:	4013      	ands	r3, r2
 8005064:	4a68      	ldr	r2, [pc, #416]	; (8005208 <HAL_RCC_OscConfig+0x340>)
 8005066:	40da      	lsrs	r2, r3
 8005068:	4b68      	ldr	r3, [pc, #416]	; (800520c <HAL_RCC_OscConfig+0x344>)
 800506a:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800506c:	4b68      	ldr	r3, [pc, #416]	; (8005210 <HAL_RCC_OscConfig+0x348>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	0018      	movs	r0, r3
 8005072:	f7fd fe93 	bl	8002d9c <HAL_InitTick>
 8005076:	1e03      	subs	r3, r0, #0
 8005078:	d051      	beq.n	800511e <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
 800507c:	e232      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	68db      	ldr	r3, [r3, #12]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d030      	beq.n	80050e8 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8005086:	4b5b      	ldr	r3, [pc, #364]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a5e      	ldr	r2, [pc, #376]	; (8005204 <HAL_RCC_OscConfig+0x33c>)
 800508c:	4013      	ands	r3, r2
 800508e:	0019      	movs	r1, r3
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	691a      	ldr	r2, [r3, #16]
 8005094:	4b57      	ldr	r3, [pc, #348]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005096:	430a      	orrs	r2, r1
 8005098:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 800509a:	4b56      	ldr	r3, [pc, #344]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	4b55      	ldr	r3, [pc, #340]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80050a0:	2180      	movs	r1, #128	; 0x80
 80050a2:	0049      	lsls	r1, r1, #1
 80050a4:	430a      	orrs	r2, r1
 80050a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050a8:	f7fd fed4 	bl	8002e54 <HAL_GetTick>
 80050ac:	0003      	movs	r3, r0
 80050ae:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050b0:	e008      	b.n	80050c4 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050b2:	f7fd fecf 	bl	8002e54 <HAL_GetTick>
 80050b6:	0002      	movs	r2, r0
 80050b8:	693b      	ldr	r3, [r7, #16]
 80050ba:	1ad3      	subs	r3, r2, r3
 80050bc:	2b02      	cmp	r3, #2
 80050be:	d901      	bls.n	80050c4 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80050c0:	2303      	movs	r3, #3
 80050c2:	e20f      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050c4:	4b4b      	ldr	r3, [pc, #300]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80050c6:	681a      	ldr	r2, [r3, #0]
 80050c8:	2380      	movs	r3, #128	; 0x80
 80050ca:	00db      	lsls	r3, r3, #3
 80050cc:	4013      	ands	r3, r2
 80050ce:	d0f0      	beq.n	80050b2 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050d0:	4b48      	ldr	r3, [pc, #288]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80050d2:	685b      	ldr	r3, [r3, #4]
 80050d4:	4a4a      	ldr	r2, [pc, #296]	; (8005200 <HAL_RCC_OscConfig+0x338>)
 80050d6:	4013      	ands	r3, r2
 80050d8:	0019      	movs	r1, r3
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	021a      	lsls	r2, r3, #8
 80050e0:	4b44      	ldr	r3, [pc, #272]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80050e2:	430a      	orrs	r2, r1
 80050e4:	605a      	str	r2, [r3, #4]
 80050e6:	e01b      	b.n	8005120 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 80050e8:	4b42      	ldr	r3, [pc, #264]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80050ea:	681a      	ldr	r2, [r3, #0]
 80050ec:	4b41      	ldr	r3, [pc, #260]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80050ee:	4949      	ldr	r1, [pc, #292]	; (8005214 <HAL_RCC_OscConfig+0x34c>)
 80050f0:	400a      	ands	r2, r1
 80050f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050f4:	f7fd feae 	bl	8002e54 <HAL_GetTick>
 80050f8:	0003      	movs	r3, r0
 80050fa:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80050fc:	e008      	b.n	8005110 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050fe:	f7fd fea9 	bl	8002e54 <HAL_GetTick>
 8005102:	0002      	movs	r2, r0
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	1ad3      	subs	r3, r2, r3
 8005108:	2b02      	cmp	r3, #2
 800510a:	d901      	bls.n	8005110 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 800510c:	2303      	movs	r3, #3
 800510e:	e1e9      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005110:	4b38      	ldr	r3, [pc, #224]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	2380      	movs	r3, #128	; 0x80
 8005116:	00db      	lsls	r3, r3, #3
 8005118:	4013      	ands	r3, r2
 800511a:	d1f0      	bne.n	80050fe <HAL_RCC_OscConfig+0x236>
 800511c:	e000      	b.n	8005120 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800511e:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2208      	movs	r2, #8
 8005126:	4013      	ands	r3, r2
 8005128:	d047      	beq.n	80051ba <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800512a:	4b32      	ldr	r3, [pc, #200]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800512c:	689b      	ldr	r3, [r3, #8]
 800512e:	2238      	movs	r2, #56	; 0x38
 8005130:	4013      	ands	r3, r2
 8005132:	2b18      	cmp	r3, #24
 8005134:	d10a      	bne.n	800514c <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8005136:	4b2f      	ldr	r3, [pc, #188]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005138:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800513a:	2202      	movs	r2, #2
 800513c:	4013      	ands	r3, r2
 800513e:	d03c      	beq.n	80051ba <HAL_RCC_OscConfig+0x2f2>
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d138      	bne.n	80051ba <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	e1cb      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	699b      	ldr	r3, [r3, #24]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d019      	beq.n	8005188 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8005154:	4b27      	ldr	r3, [pc, #156]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 8005156:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005158:	4b26      	ldr	r3, [pc, #152]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800515a:	2101      	movs	r1, #1
 800515c:	430a      	orrs	r2, r1
 800515e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005160:	f7fd fe78 	bl	8002e54 <HAL_GetTick>
 8005164:	0003      	movs	r3, r0
 8005166:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005168:	e008      	b.n	800517c <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800516a:	f7fd fe73 	bl	8002e54 <HAL_GetTick>
 800516e:	0002      	movs	r2, r0
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	1ad3      	subs	r3, r2, r3
 8005174:	2b02      	cmp	r3, #2
 8005176:	d901      	bls.n	800517c <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005178:	2303      	movs	r3, #3
 800517a:	e1b3      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800517c:	4b1d      	ldr	r3, [pc, #116]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800517e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005180:	2202      	movs	r2, #2
 8005182:	4013      	ands	r3, r2
 8005184:	d0f1      	beq.n	800516a <HAL_RCC_OscConfig+0x2a2>
 8005186:	e018      	b.n	80051ba <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8005188:	4b1a      	ldr	r3, [pc, #104]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800518a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800518c:	4b19      	ldr	r3, [pc, #100]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 800518e:	2101      	movs	r1, #1
 8005190:	438a      	bics	r2, r1
 8005192:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005194:	f7fd fe5e 	bl	8002e54 <HAL_GetTick>
 8005198:	0003      	movs	r3, r0
 800519a:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800519c:	e008      	b.n	80051b0 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800519e:	f7fd fe59 	bl	8002e54 <HAL_GetTick>
 80051a2:	0002      	movs	r2, r0
 80051a4:	693b      	ldr	r3, [r7, #16]
 80051a6:	1ad3      	subs	r3, r2, r3
 80051a8:	2b02      	cmp	r3, #2
 80051aa:	d901      	bls.n	80051b0 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80051ac:	2303      	movs	r3, #3
 80051ae:	e199      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80051b0:	4b10      	ldr	r3, [pc, #64]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80051b2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80051b4:	2202      	movs	r2, #2
 80051b6:	4013      	ands	r3, r2
 80051b8:	d1f1      	bne.n	800519e <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	2204      	movs	r2, #4
 80051c0:	4013      	ands	r3, r2
 80051c2:	d100      	bne.n	80051c6 <HAL_RCC_OscConfig+0x2fe>
 80051c4:	e0c6      	b.n	8005354 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051c6:	231f      	movs	r3, #31
 80051c8:	18fb      	adds	r3, r7, r3
 80051ca:	2200      	movs	r2, #0
 80051cc:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80051ce:	4b09      	ldr	r3, [pc, #36]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80051d0:	689b      	ldr	r3, [r3, #8]
 80051d2:	2238      	movs	r2, #56	; 0x38
 80051d4:	4013      	ands	r3, r2
 80051d6:	2b20      	cmp	r3, #32
 80051d8:	d11e      	bne.n	8005218 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80051da:	4b06      	ldr	r3, [pc, #24]	; (80051f4 <HAL_RCC_OscConfig+0x32c>)
 80051dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80051de:	2202      	movs	r2, #2
 80051e0:	4013      	ands	r3, r2
 80051e2:	d100      	bne.n	80051e6 <HAL_RCC_OscConfig+0x31e>
 80051e4:	e0b6      	b.n	8005354 <HAL_RCC_OscConfig+0x48c>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d000      	beq.n	80051f0 <HAL_RCC_OscConfig+0x328>
 80051ee:	e0b1      	b.n	8005354 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 80051f0:	2301      	movs	r3, #1
 80051f2:	e177      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
 80051f4:	40021000 	.word	0x40021000
 80051f8:	fffeffff 	.word	0xfffeffff
 80051fc:	fffbffff 	.word	0xfffbffff
 8005200:	ffff80ff 	.word	0xffff80ff
 8005204:	ffffc7ff 	.word	0xffffc7ff
 8005208:	00f42400 	.word	0x00f42400
 800520c:	20005134 	.word	0x20005134
 8005210:	20005138 	.word	0x20005138
 8005214:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005218:	4bb4      	ldr	r3, [pc, #720]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 800521a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800521c:	2380      	movs	r3, #128	; 0x80
 800521e:	055b      	lsls	r3, r3, #21
 8005220:	4013      	ands	r3, r2
 8005222:	d101      	bne.n	8005228 <HAL_RCC_OscConfig+0x360>
 8005224:	2301      	movs	r3, #1
 8005226:	e000      	b.n	800522a <HAL_RCC_OscConfig+0x362>
 8005228:	2300      	movs	r3, #0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d011      	beq.n	8005252 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 800522e:	4baf      	ldr	r3, [pc, #700]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 8005230:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005232:	4bae      	ldr	r3, [pc, #696]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 8005234:	2180      	movs	r1, #128	; 0x80
 8005236:	0549      	lsls	r1, r1, #21
 8005238:	430a      	orrs	r2, r1
 800523a:	63da      	str	r2, [r3, #60]	; 0x3c
 800523c:	4bab      	ldr	r3, [pc, #684]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 800523e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005240:	2380      	movs	r3, #128	; 0x80
 8005242:	055b      	lsls	r3, r3, #21
 8005244:	4013      	ands	r3, r2
 8005246:	60fb      	str	r3, [r7, #12]
 8005248:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800524a:	231f      	movs	r3, #31
 800524c:	18fb      	adds	r3, r7, r3
 800524e:	2201      	movs	r2, #1
 8005250:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005252:	4ba7      	ldr	r3, [pc, #668]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	2380      	movs	r3, #128	; 0x80
 8005258:	005b      	lsls	r3, r3, #1
 800525a:	4013      	ands	r3, r2
 800525c:	d11a      	bne.n	8005294 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800525e:	4ba4      	ldr	r3, [pc, #656]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 8005260:	681a      	ldr	r2, [r3, #0]
 8005262:	4ba3      	ldr	r3, [pc, #652]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 8005264:	2180      	movs	r1, #128	; 0x80
 8005266:	0049      	lsls	r1, r1, #1
 8005268:	430a      	orrs	r2, r1
 800526a:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 800526c:	f7fd fdf2 	bl	8002e54 <HAL_GetTick>
 8005270:	0003      	movs	r3, r0
 8005272:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005274:	e008      	b.n	8005288 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005276:	f7fd fded 	bl	8002e54 <HAL_GetTick>
 800527a:	0002      	movs	r2, r0
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	1ad3      	subs	r3, r2, r3
 8005280:	2b02      	cmp	r3, #2
 8005282:	d901      	bls.n	8005288 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8005284:	2303      	movs	r3, #3
 8005286:	e12d      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005288:	4b99      	ldr	r3, [pc, #612]	; (80054f0 <HAL_RCC_OscConfig+0x628>)
 800528a:	681a      	ldr	r2, [r3, #0]
 800528c:	2380      	movs	r3, #128	; 0x80
 800528e:	005b      	lsls	r3, r3, #1
 8005290:	4013      	ands	r3, r2
 8005292:	d0f0      	beq.n	8005276 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	2b01      	cmp	r3, #1
 800529a:	d106      	bne.n	80052aa <HAL_RCC_OscConfig+0x3e2>
 800529c:	4b93      	ldr	r3, [pc, #588]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 800529e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052a0:	4b92      	ldr	r3, [pc, #584]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80052a2:	2101      	movs	r1, #1
 80052a4:	430a      	orrs	r2, r1
 80052a6:	65da      	str	r2, [r3, #92]	; 0x5c
 80052a8:	e01c      	b.n	80052e4 <HAL_RCC_OscConfig+0x41c>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	2b05      	cmp	r3, #5
 80052b0:	d10c      	bne.n	80052cc <HAL_RCC_OscConfig+0x404>
 80052b2:	4b8e      	ldr	r3, [pc, #568]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80052b4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052b6:	4b8d      	ldr	r3, [pc, #564]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80052b8:	2104      	movs	r1, #4
 80052ba:	430a      	orrs	r2, r1
 80052bc:	65da      	str	r2, [r3, #92]	; 0x5c
 80052be:	4b8b      	ldr	r3, [pc, #556]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80052c0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052c2:	4b8a      	ldr	r3, [pc, #552]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80052c4:	2101      	movs	r1, #1
 80052c6:	430a      	orrs	r2, r1
 80052c8:	65da      	str	r2, [r3, #92]	; 0x5c
 80052ca:	e00b      	b.n	80052e4 <HAL_RCC_OscConfig+0x41c>
 80052cc:	4b87      	ldr	r3, [pc, #540]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80052ce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052d0:	4b86      	ldr	r3, [pc, #536]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80052d2:	2101      	movs	r1, #1
 80052d4:	438a      	bics	r2, r1
 80052d6:	65da      	str	r2, [r3, #92]	; 0x5c
 80052d8:	4b84      	ldr	r3, [pc, #528]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80052da:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80052dc:	4b83      	ldr	r3, [pc, #524]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80052de:	2104      	movs	r1, #4
 80052e0:	438a      	bics	r2, r1
 80052e2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	689b      	ldr	r3, [r3, #8]
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d014      	beq.n	8005316 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ec:	f7fd fdb2 	bl	8002e54 <HAL_GetTick>
 80052f0:	0003      	movs	r3, r0
 80052f2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80052f4:	e009      	b.n	800530a <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052f6:	f7fd fdad 	bl	8002e54 <HAL_GetTick>
 80052fa:	0002      	movs	r2, r0
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	1ad3      	subs	r3, r2, r3
 8005300:	4a7c      	ldr	r2, [pc, #496]	; (80054f4 <HAL_RCC_OscConfig+0x62c>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d901      	bls.n	800530a <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e0ec      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800530a:	4b78      	ldr	r3, [pc, #480]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 800530c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800530e:	2202      	movs	r2, #2
 8005310:	4013      	ands	r3, r2
 8005312:	d0f0      	beq.n	80052f6 <HAL_RCC_OscConfig+0x42e>
 8005314:	e013      	b.n	800533e <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005316:	f7fd fd9d 	bl	8002e54 <HAL_GetTick>
 800531a:	0003      	movs	r3, r0
 800531c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800531e:	e009      	b.n	8005334 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005320:	f7fd fd98 	bl	8002e54 <HAL_GetTick>
 8005324:	0002      	movs	r2, r0
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	4a72      	ldr	r2, [pc, #456]	; (80054f4 <HAL_RCC_OscConfig+0x62c>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d901      	bls.n	8005334 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005330:	2303      	movs	r3, #3
 8005332:	e0d7      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005334:	4b6d      	ldr	r3, [pc, #436]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 8005336:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005338:	2202      	movs	r2, #2
 800533a:	4013      	ands	r3, r2
 800533c:	d1f0      	bne.n	8005320 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 800533e:	231f      	movs	r3, #31
 8005340:	18fb      	adds	r3, r7, r3
 8005342:	781b      	ldrb	r3, [r3, #0]
 8005344:	2b01      	cmp	r3, #1
 8005346:	d105      	bne.n	8005354 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005348:	4b68      	ldr	r3, [pc, #416]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 800534a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800534c:	4b67      	ldr	r3, [pc, #412]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 800534e:	496a      	ldr	r1, [pc, #424]	; (80054f8 <HAL_RCC_OscConfig+0x630>)
 8005350:	400a      	ands	r2, r1
 8005352:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	69db      	ldr	r3, [r3, #28]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d100      	bne.n	800535e <HAL_RCC_OscConfig+0x496>
 800535c:	e0c1      	b.n	80054e2 <HAL_RCC_OscConfig+0x61a>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800535e:	4b63      	ldr	r3, [pc, #396]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	2238      	movs	r2, #56	; 0x38
 8005364:	4013      	ands	r3, r2
 8005366:	2b10      	cmp	r3, #16
 8005368:	d100      	bne.n	800536c <HAL_RCC_OscConfig+0x4a4>
 800536a:	e081      	b.n	8005470 <HAL_RCC_OscConfig+0x5a8>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	69db      	ldr	r3, [r3, #28]
 8005370:	2b02      	cmp	r3, #2
 8005372:	d156      	bne.n	8005422 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005374:	4b5d      	ldr	r3, [pc, #372]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	4b5c      	ldr	r3, [pc, #368]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 800537a:	4960      	ldr	r1, [pc, #384]	; (80054fc <HAL_RCC_OscConfig+0x634>)
 800537c:	400a      	ands	r2, r1
 800537e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005380:	f7fd fd68 	bl	8002e54 <HAL_GetTick>
 8005384:	0003      	movs	r3, r0
 8005386:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005388:	e008      	b.n	800539c <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800538a:	f7fd fd63 	bl	8002e54 <HAL_GetTick>
 800538e:	0002      	movs	r2, r0
 8005390:	693b      	ldr	r3, [r7, #16]
 8005392:	1ad3      	subs	r3, r2, r3
 8005394:	2b02      	cmp	r3, #2
 8005396:	d901      	bls.n	800539c <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8005398:	2303      	movs	r3, #3
 800539a:	e0a3      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800539c:	4b53      	ldr	r3, [pc, #332]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 800539e:	681a      	ldr	r2, [r3, #0]
 80053a0:	2380      	movs	r3, #128	; 0x80
 80053a2:	049b      	lsls	r3, r3, #18
 80053a4:	4013      	ands	r3, r2
 80053a6:	d1f0      	bne.n	800538a <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80053a8:	4b50      	ldr	r3, [pc, #320]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80053aa:	68db      	ldr	r3, [r3, #12]
 80053ac:	4a54      	ldr	r2, [pc, #336]	; (8005500 <HAL_RCC_OscConfig+0x638>)
 80053ae:	4013      	ands	r3, r2
 80053b0:	0019      	movs	r1, r3
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6a1a      	ldr	r2, [r3, #32]
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ba:	431a      	orrs	r2, r3
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80053c0:	021b      	lsls	r3, r3, #8
 80053c2:	431a      	orrs	r2, r3
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80053c8:	431a      	orrs	r2, r3
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053ce:	431a      	orrs	r2, r3
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053d4:	431a      	orrs	r2, r3
 80053d6:	4b45      	ldr	r3, [pc, #276]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80053d8:	430a      	orrs	r2, r1
 80053da:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80053dc:	4b43      	ldr	r3, [pc, #268]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	4b42      	ldr	r3, [pc, #264]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80053e2:	2180      	movs	r1, #128	; 0x80
 80053e4:	0449      	lsls	r1, r1, #17
 80053e6:	430a      	orrs	r2, r1
 80053e8:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80053ea:	4b40      	ldr	r3, [pc, #256]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80053ec:	68da      	ldr	r2, [r3, #12]
 80053ee:	4b3f      	ldr	r3, [pc, #252]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 80053f0:	2180      	movs	r1, #128	; 0x80
 80053f2:	0549      	lsls	r1, r1, #21
 80053f4:	430a      	orrs	r2, r1
 80053f6:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053f8:	f7fd fd2c 	bl	8002e54 <HAL_GetTick>
 80053fc:	0003      	movs	r3, r0
 80053fe:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005400:	e008      	b.n	8005414 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005402:	f7fd fd27 	bl	8002e54 <HAL_GetTick>
 8005406:	0002      	movs	r2, r0
 8005408:	693b      	ldr	r3, [r7, #16]
 800540a:	1ad3      	subs	r3, r2, r3
 800540c:	2b02      	cmp	r3, #2
 800540e:	d901      	bls.n	8005414 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8005410:	2303      	movs	r3, #3
 8005412:	e067      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005414:	4b35      	ldr	r3, [pc, #212]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 8005416:	681a      	ldr	r2, [r3, #0]
 8005418:	2380      	movs	r3, #128	; 0x80
 800541a:	049b      	lsls	r3, r3, #18
 800541c:	4013      	ands	r3, r2
 800541e:	d0f0      	beq.n	8005402 <HAL_RCC_OscConfig+0x53a>
 8005420:	e05f      	b.n	80054e2 <HAL_RCC_OscConfig+0x61a>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005422:	4b32      	ldr	r3, [pc, #200]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 8005424:	681a      	ldr	r2, [r3, #0]
 8005426:	4b31      	ldr	r3, [pc, #196]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 8005428:	4934      	ldr	r1, [pc, #208]	; (80054fc <HAL_RCC_OscConfig+0x634>)
 800542a:	400a      	ands	r2, r1
 800542c:	601a      	str	r2, [r3, #0]

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 800542e:	4b2f      	ldr	r3, [pc, #188]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 8005430:	68da      	ldr	r2, [r3, #12]
 8005432:	4b2e      	ldr	r3, [pc, #184]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 8005434:	2103      	movs	r1, #3
 8005436:	438a      	bics	r2, r1
 8005438:	60da      	str	r2, [r3, #12]

#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800543a:	4b2c      	ldr	r3, [pc, #176]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 800543c:	68da      	ldr	r2, [r3, #12]
 800543e:	4b2b      	ldr	r3, [pc, #172]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 8005440:	4930      	ldr	r1, [pc, #192]	; (8005504 <HAL_RCC_OscConfig+0x63c>)
 8005442:	400a      	ands	r2, r1
 8005444:	60da      	str	r2, [r3, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
#endif /* RCC_PLLQ_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005446:	f7fd fd05 	bl	8002e54 <HAL_GetTick>
 800544a:	0003      	movs	r3, r0
 800544c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800544e:	e008      	b.n	8005462 <HAL_RCC_OscConfig+0x59a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005450:	f7fd fd00 	bl	8002e54 <HAL_GetTick>
 8005454:	0002      	movs	r2, r0
 8005456:	693b      	ldr	r3, [r7, #16]
 8005458:	1ad3      	subs	r3, r2, r3
 800545a:	2b02      	cmp	r3, #2
 800545c:	d901      	bls.n	8005462 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800545e:	2303      	movs	r3, #3
 8005460:	e040      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005462:	4b22      	ldr	r3, [pc, #136]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 8005464:	681a      	ldr	r2, [r3, #0]
 8005466:	2380      	movs	r3, #128	; 0x80
 8005468:	049b      	lsls	r3, r3, #18
 800546a:	4013      	ands	r3, r2
 800546c:	d1f0      	bne.n	8005450 <HAL_RCC_OscConfig+0x588>
 800546e:	e038      	b.n	80054e2 <HAL_RCC_OscConfig+0x61a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	69db      	ldr	r3, [r3, #28]
 8005474:	2b01      	cmp	r3, #1
 8005476:	d101      	bne.n	800547c <HAL_RCC_OscConfig+0x5b4>
      {
        return HAL_ERROR;
 8005478:	2301      	movs	r3, #1
 800547a:	e033      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 800547c:	4b1b      	ldr	r3, [pc, #108]	; (80054ec <HAL_RCC_OscConfig+0x624>)
 800547e:	68db      	ldr	r3, [r3, #12]
 8005480:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	2203      	movs	r2, #3
 8005486:	401a      	ands	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a1b      	ldr	r3, [r3, #32]
 800548c:	429a      	cmp	r2, r3
 800548e:	d126      	bne.n	80054de <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	2270      	movs	r2, #112	; 0x70
 8005494:	401a      	ands	r2, r3
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800549a:	429a      	cmp	r2, r3
 800549c:	d11f      	bne.n	80054de <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800549e:	697a      	ldr	r2, [r7, #20]
 80054a0:	23fe      	movs	r3, #254	; 0xfe
 80054a2:	01db      	lsls	r3, r3, #7
 80054a4:	401a      	ands	r2, r3
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054aa:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d116      	bne.n	80054de <HAL_RCC_OscConfig+0x616>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80054b0:	697a      	ldr	r2, [r7, #20]
 80054b2:	23f8      	movs	r3, #248	; 0xf8
 80054b4:	039b      	lsls	r3, r3, #14
 80054b6:	401a      	ands	r2, r3
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054bc:	429a      	cmp	r2, r3
 80054be:	d10e      	bne.n	80054de <HAL_RCC_OscConfig+0x616>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80054c0:	697a      	ldr	r2, [r7, #20]
 80054c2:	23e0      	movs	r3, #224	; 0xe0
 80054c4:	051b      	lsls	r3, r3, #20
 80054c6:	401a      	ands	r2, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d106      	bne.n	80054de <HAL_RCC_OscConfig+0x616>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	0f5b      	lsrs	r3, r3, #29
 80054d4:	075a      	lsls	r2, r3, #29
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80054da:	429a      	cmp	r2, r3
 80054dc:	d001      	beq.n	80054e2 <HAL_RCC_OscConfig+0x61a>
        {
          return HAL_ERROR;
 80054de:	2301      	movs	r3, #1
 80054e0:	e000      	b.n	80054e4 <HAL_RCC_OscConfig+0x61c>
        }
      }
    }
  }
  return HAL_OK;
 80054e2:	2300      	movs	r3, #0
}
 80054e4:	0018      	movs	r0, r3
 80054e6:	46bd      	mov	sp, r7
 80054e8:	b008      	add	sp, #32
 80054ea:	bd80      	pop	{r7, pc}
 80054ec:	40021000 	.word	0x40021000
 80054f0:	40007000 	.word	0x40007000
 80054f4:	00001388 	.word	0x00001388
 80054f8:	efffffff 	.word	0xefffffff
 80054fc:	feffffff 	.word	0xfeffffff
 8005500:	11c1808c 	.word	0x11c1808c
 8005504:	eefeffff 	.word	0xeefeffff

08005508 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b084      	sub	sp, #16
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d101      	bne.n	800551c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e0e9      	b.n	80056f0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800551c:	4b76      	ldr	r3, [pc, #472]	; (80056f8 <HAL_RCC_ClockConfig+0x1f0>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2207      	movs	r2, #7
 8005522:	4013      	ands	r3, r2
 8005524:	683a      	ldr	r2, [r7, #0]
 8005526:	429a      	cmp	r2, r3
 8005528:	d91e      	bls.n	8005568 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800552a:	4b73      	ldr	r3, [pc, #460]	; (80056f8 <HAL_RCC_ClockConfig+0x1f0>)
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	2207      	movs	r2, #7
 8005530:	4393      	bics	r3, r2
 8005532:	0019      	movs	r1, r3
 8005534:	4b70      	ldr	r3, [pc, #448]	; (80056f8 <HAL_RCC_ClockConfig+0x1f0>)
 8005536:	683a      	ldr	r2, [r7, #0]
 8005538:	430a      	orrs	r2, r1
 800553a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800553c:	f7fd fc8a 	bl	8002e54 <HAL_GetTick>
 8005540:	0003      	movs	r3, r0
 8005542:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005544:	e009      	b.n	800555a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005546:	f7fd fc85 	bl	8002e54 <HAL_GetTick>
 800554a:	0002      	movs	r2, r0
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	1ad3      	subs	r3, r2, r3
 8005550:	4a6a      	ldr	r2, [pc, #424]	; (80056fc <HAL_RCC_ClockConfig+0x1f4>)
 8005552:	4293      	cmp	r3, r2
 8005554:	d901      	bls.n	800555a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005556:	2303      	movs	r3, #3
 8005558:	e0ca      	b.n	80056f0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800555a:	4b67      	ldr	r3, [pc, #412]	; (80056f8 <HAL_RCC_ClockConfig+0x1f0>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	2207      	movs	r2, #7
 8005560:	4013      	ands	r3, r2
 8005562:	683a      	ldr	r2, [r7, #0]
 8005564:	429a      	cmp	r2, r3
 8005566:	d1ee      	bne.n	8005546 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2202      	movs	r2, #2
 800556e:	4013      	ands	r3, r2
 8005570:	d015      	beq.n	800559e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	2204      	movs	r2, #4
 8005578:	4013      	ands	r3, r2
 800557a:	d006      	beq.n	800558a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800557c:	4b60      	ldr	r3, [pc, #384]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 800557e:	689a      	ldr	r2, [r3, #8]
 8005580:	4b5f      	ldr	r3, [pc, #380]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 8005582:	21e0      	movs	r1, #224	; 0xe0
 8005584:	01c9      	lsls	r1, r1, #7
 8005586:	430a      	orrs	r2, r1
 8005588:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800558a:	4b5d      	ldr	r3, [pc, #372]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 800558c:	689b      	ldr	r3, [r3, #8]
 800558e:	4a5d      	ldr	r2, [pc, #372]	; (8005704 <HAL_RCC_ClockConfig+0x1fc>)
 8005590:	4013      	ands	r3, r2
 8005592:	0019      	movs	r1, r3
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	689a      	ldr	r2, [r3, #8]
 8005598:	4b59      	ldr	r3, [pc, #356]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 800559a:	430a      	orrs	r2, r1
 800559c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	2201      	movs	r2, #1
 80055a4:	4013      	ands	r3, r2
 80055a6:	d057      	beq.n	8005658 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	2b01      	cmp	r3, #1
 80055ae:	d107      	bne.n	80055c0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80055b0:	4b53      	ldr	r3, [pc, #332]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	2380      	movs	r3, #128	; 0x80
 80055b6:	029b      	lsls	r3, r3, #10
 80055b8:	4013      	ands	r3, r2
 80055ba:	d12b      	bne.n	8005614 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e097      	b.n	80056f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d107      	bne.n	80055d8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055c8:	4b4d      	ldr	r3, [pc, #308]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 80055ca:	681a      	ldr	r2, [r3, #0]
 80055cc:	2380      	movs	r3, #128	; 0x80
 80055ce:	049b      	lsls	r3, r3, #18
 80055d0:	4013      	ands	r3, r2
 80055d2:	d11f      	bne.n	8005614 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055d4:	2301      	movs	r3, #1
 80055d6:	e08b      	b.n	80056f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d107      	bne.n	80055f0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80055e0:	4b47      	ldr	r3, [pc, #284]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 80055e2:	681a      	ldr	r2, [r3, #0]
 80055e4:	2380      	movs	r3, #128	; 0x80
 80055e6:	00db      	lsls	r3, r3, #3
 80055e8:	4013      	ands	r3, r2
 80055ea:	d113      	bne.n	8005614 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e07f      	b.n	80056f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	685b      	ldr	r3, [r3, #4]
 80055f4:	2b03      	cmp	r3, #3
 80055f6:	d106      	bne.n	8005606 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80055f8:	4b41      	ldr	r3, [pc, #260]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 80055fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80055fc:	2202      	movs	r2, #2
 80055fe:	4013      	ands	r3, r2
 8005600:	d108      	bne.n	8005614 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e074      	b.n	80056f0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005606:	4b3e      	ldr	r3, [pc, #248]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 8005608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800560a:	2202      	movs	r2, #2
 800560c:	4013      	ands	r3, r2
 800560e:	d101      	bne.n	8005614 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	e06d      	b.n	80056f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005614:	4b3a      	ldr	r3, [pc, #232]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 8005616:	689b      	ldr	r3, [r3, #8]
 8005618:	2207      	movs	r2, #7
 800561a:	4393      	bics	r3, r2
 800561c:	0019      	movs	r1, r3
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	685a      	ldr	r2, [r3, #4]
 8005622:	4b37      	ldr	r3, [pc, #220]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 8005624:	430a      	orrs	r2, r1
 8005626:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005628:	f7fd fc14 	bl	8002e54 <HAL_GetTick>
 800562c:	0003      	movs	r3, r0
 800562e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005630:	e009      	b.n	8005646 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005632:	f7fd fc0f 	bl	8002e54 <HAL_GetTick>
 8005636:	0002      	movs	r2, r0
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	1ad3      	subs	r3, r2, r3
 800563c:	4a2f      	ldr	r2, [pc, #188]	; (80056fc <HAL_RCC_ClockConfig+0x1f4>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d901      	bls.n	8005646 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005642:	2303      	movs	r3, #3
 8005644:	e054      	b.n	80056f0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005646:	4b2e      	ldr	r3, [pc, #184]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	2238      	movs	r2, #56	; 0x38
 800564c:	401a      	ands	r2, r3
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	685b      	ldr	r3, [r3, #4]
 8005652:	00db      	lsls	r3, r3, #3
 8005654:	429a      	cmp	r2, r3
 8005656:	d1ec      	bne.n	8005632 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005658:	4b27      	ldr	r3, [pc, #156]	; (80056f8 <HAL_RCC_ClockConfig+0x1f0>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	2207      	movs	r2, #7
 800565e:	4013      	ands	r3, r2
 8005660:	683a      	ldr	r2, [r7, #0]
 8005662:	429a      	cmp	r2, r3
 8005664:	d21e      	bcs.n	80056a4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005666:	4b24      	ldr	r3, [pc, #144]	; (80056f8 <HAL_RCC_ClockConfig+0x1f0>)
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	2207      	movs	r2, #7
 800566c:	4393      	bics	r3, r2
 800566e:	0019      	movs	r1, r3
 8005670:	4b21      	ldr	r3, [pc, #132]	; (80056f8 <HAL_RCC_ClockConfig+0x1f0>)
 8005672:	683a      	ldr	r2, [r7, #0]
 8005674:	430a      	orrs	r2, r1
 8005676:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005678:	f7fd fbec 	bl	8002e54 <HAL_GetTick>
 800567c:	0003      	movs	r3, r0
 800567e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005680:	e009      	b.n	8005696 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005682:	f7fd fbe7 	bl	8002e54 <HAL_GetTick>
 8005686:	0002      	movs	r2, r0
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	1ad3      	subs	r3, r2, r3
 800568c:	4a1b      	ldr	r2, [pc, #108]	; (80056fc <HAL_RCC_ClockConfig+0x1f4>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d901      	bls.n	8005696 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005692:	2303      	movs	r3, #3
 8005694:	e02c      	b.n	80056f0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005696:	4b18      	ldr	r3, [pc, #96]	; (80056f8 <HAL_RCC_ClockConfig+0x1f0>)
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2207      	movs	r2, #7
 800569c:	4013      	ands	r3, r2
 800569e:	683a      	ldr	r2, [r7, #0]
 80056a0:	429a      	cmp	r2, r3
 80056a2:	d1ee      	bne.n	8005682 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	2204      	movs	r2, #4
 80056aa:	4013      	ands	r3, r2
 80056ac:	d009      	beq.n	80056c2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80056ae:	4b14      	ldr	r3, [pc, #80]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 80056b0:	689b      	ldr	r3, [r3, #8]
 80056b2:	4a15      	ldr	r2, [pc, #84]	; (8005708 <HAL_RCC_ClockConfig+0x200>)
 80056b4:	4013      	ands	r3, r2
 80056b6:	0019      	movs	r1, r3
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	68da      	ldr	r2, [r3, #12]
 80056bc:	4b10      	ldr	r3, [pc, #64]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 80056be:	430a      	orrs	r2, r1
 80056c0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80056c2:	f000 f829 	bl	8005718 <HAL_RCC_GetSysClockFreq>
 80056c6:	0001      	movs	r1, r0
 80056c8:	4b0d      	ldr	r3, [pc, #52]	; (8005700 <HAL_RCC_ClockConfig+0x1f8>)
 80056ca:	689b      	ldr	r3, [r3, #8]
 80056cc:	0a1b      	lsrs	r3, r3, #8
 80056ce:	220f      	movs	r2, #15
 80056d0:	401a      	ands	r2, r3
 80056d2:	4b0e      	ldr	r3, [pc, #56]	; (800570c <HAL_RCC_ClockConfig+0x204>)
 80056d4:	0092      	lsls	r2, r2, #2
 80056d6:	58d3      	ldr	r3, [r2, r3]
 80056d8:	221f      	movs	r2, #31
 80056da:	4013      	ands	r3, r2
 80056dc:	000a      	movs	r2, r1
 80056de:	40da      	lsrs	r2, r3
 80056e0:	4b0b      	ldr	r3, [pc, #44]	; (8005710 <HAL_RCC_ClockConfig+0x208>)
 80056e2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80056e4:	4b0b      	ldr	r3, [pc, #44]	; (8005714 <HAL_RCC_ClockConfig+0x20c>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	0018      	movs	r0, r3
 80056ea:	f7fd fb57 	bl	8002d9c <HAL_InitTick>
 80056ee:	0003      	movs	r3, r0
}
 80056f0:	0018      	movs	r0, r3
 80056f2:	46bd      	mov	sp, r7
 80056f4:	b004      	add	sp, #16
 80056f6:	bd80      	pop	{r7, pc}
 80056f8:	40022000 	.word	0x40022000
 80056fc:	00001388 	.word	0x00001388
 8005700:	40021000 	.word	0x40021000
 8005704:	fffff0ff 	.word	0xfffff0ff
 8005708:	ffff8fff 	.word	0xffff8fff
 800570c:	080099b4 	.word	0x080099b4
 8005710:	20005134 	.word	0x20005134
 8005714:	20005138 	.word	0x20005138

08005718 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005718:	b580      	push	{r7, lr}
 800571a:	b086      	sub	sp, #24
 800571c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800571e:	4b3c      	ldr	r3, [pc, #240]	; (8005810 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	2238      	movs	r2, #56	; 0x38
 8005724:	4013      	ands	r3, r2
 8005726:	d10f      	bne.n	8005748 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005728:	4b39      	ldr	r3, [pc, #228]	; (8005810 <HAL_RCC_GetSysClockFreq+0xf8>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	0adb      	lsrs	r3, r3, #11
 800572e:	2207      	movs	r2, #7
 8005730:	4013      	ands	r3, r2
 8005732:	2201      	movs	r2, #1
 8005734:	409a      	lsls	r2, r3
 8005736:	0013      	movs	r3, r2
 8005738:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800573a:	6839      	ldr	r1, [r7, #0]
 800573c:	4835      	ldr	r0, [pc, #212]	; (8005814 <HAL_RCC_GetSysClockFreq+0xfc>)
 800573e:	f7fa fce1 	bl	8000104 <__udivsi3>
 8005742:	0003      	movs	r3, r0
 8005744:	613b      	str	r3, [r7, #16]
 8005746:	e05d      	b.n	8005804 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005748:	4b31      	ldr	r3, [pc, #196]	; (8005810 <HAL_RCC_GetSysClockFreq+0xf8>)
 800574a:	689b      	ldr	r3, [r3, #8]
 800574c:	2238      	movs	r2, #56	; 0x38
 800574e:	4013      	ands	r3, r2
 8005750:	2b08      	cmp	r3, #8
 8005752:	d102      	bne.n	800575a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005754:	4b30      	ldr	r3, [pc, #192]	; (8005818 <HAL_RCC_GetSysClockFreq+0x100>)
 8005756:	613b      	str	r3, [r7, #16]
 8005758:	e054      	b.n	8005804 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800575a:	4b2d      	ldr	r3, [pc, #180]	; (8005810 <HAL_RCC_GetSysClockFreq+0xf8>)
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	2238      	movs	r2, #56	; 0x38
 8005760:	4013      	ands	r3, r2
 8005762:	2b10      	cmp	r3, #16
 8005764:	d138      	bne.n	80057d8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005766:	4b2a      	ldr	r3, [pc, #168]	; (8005810 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	2203      	movs	r2, #3
 800576c:	4013      	ands	r3, r2
 800576e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005770:	4b27      	ldr	r3, [pc, #156]	; (8005810 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005772:	68db      	ldr	r3, [r3, #12]
 8005774:	091b      	lsrs	r3, r3, #4
 8005776:	2207      	movs	r2, #7
 8005778:	4013      	ands	r3, r2
 800577a:	3301      	adds	r3, #1
 800577c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	2b03      	cmp	r3, #3
 8005782:	d10d      	bne.n	80057a0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005784:	68b9      	ldr	r1, [r7, #8]
 8005786:	4824      	ldr	r0, [pc, #144]	; (8005818 <HAL_RCC_GetSysClockFreq+0x100>)
 8005788:	f7fa fcbc 	bl	8000104 <__udivsi3>
 800578c:	0003      	movs	r3, r0
 800578e:	0019      	movs	r1, r3
 8005790:	4b1f      	ldr	r3, [pc, #124]	; (8005810 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005792:	68db      	ldr	r3, [r3, #12]
 8005794:	0a1b      	lsrs	r3, r3, #8
 8005796:	227f      	movs	r2, #127	; 0x7f
 8005798:	4013      	ands	r3, r2
 800579a:	434b      	muls	r3, r1
 800579c:	617b      	str	r3, [r7, #20]
        break;
 800579e:	e00d      	b.n	80057bc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80057a0:	68b9      	ldr	r1, [r7, #8]
 80057a2:	481c      	ldr	r0, [pc, #112]	; (8005814 <HAL_RCC_GetSysClockFreq+0xfc>)
 80057a4:	f7fa fcae 	bl	8000104 <__udivsi3>
 80057a8:	0003      	movs	r3, r0
 80057aa:	0019      	movs	r1, r3
 80057ac:	4b18      	ldr	r3, [pc, #96]	; (8005810 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057ae:	68db      	ldr	r3, [r3, #12]
 80057b0:	0a1b      	lsrs	r3, r3, #8
 80057b2:	227f      	movs	r2, #127	; 0x7f
 80057b4:	4013      	ands	r3, r2
 80057b6:	434b      	muls	r3, r1
 80057b8:	617b      	str	r3, [r7, #20]
        break;
 80057ba:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80057bc:	4b14      	ldr	r3, [pc, #80]	; (8005810 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	0f5b      	lsrs	r3, r3, #29
 80057c2:	2207      	movs	r2, #7
 80057c4:	4013      	ands	r3, r2
 80057c6:	3301      	adds	r3, #1
 80057c8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80057ca:	6879      	ldr	r1, [r7, #4]
 80057cc:	6978      	ldr	r0, [r7, #20]
 80057ce:	f7fa fc99 	bl	8000104 <__udivsi3>
 80057d2:	0003      	movs	r3, r0
 80057d4:	613b      	str	r3, [r7, #16]
 80057d6:	e015      	b.n	8005804 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80057d8:	4b0d      	ldr	r3, [pc, #52]	; (8005810 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	2238      	movs	r2, #56	; 0x38
 80057de:	4013      	ands	r3, r2
 80057e0:	2b20      	cmp	r3, #32
 80057e2:	d103      	bne.n	80057ec <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80057e4:	2380      	movs	r3, #128	; 0x80
 80057e6:	021b      	lsls	r3, r3, #8
 80057e8:	613b      	str	r3, [r7, #16]
 80057ea:	e00b      	b.n	8005804 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80057ec:	4b08      	ldr	r3, [pc, #32]	; (8005810 <HAL_RCC_GetSysClockFreq+0xf8>)
 80057ee:	689b      	ldr	r3, [r3, #8]
 80057f0:	2238      	movs	r2, #56	; 0x38
 80057f2:	4013      	ands	r3, r2
 80057f4:	2b18      	cmp	r3, #24
 80057f6:	d103      	bne.n	8005800 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80057f8:	23fa      	movs	r3, #250	; 0xfa
 80057fa:	01db      	lsls	r3, r3, #7
 80057fc:	613b      	str	r3, [r7, #16]
 80057fe:	e001      	b.n	8005804 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005800:	2300      	movs	r3, #0
 8005802:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005804:	693b      	ldr	r3, [r7, #16]
}
 8005806:	0018      	movs	r0, r3
 8005808:	46bd      	mov	sp, r7
 800580a:	b006      	add	sp, #24
 800580c:	bd80      	pop	{r7, pc}
 800580e:	46c0      	nop			; (mov r8, r8)
 8005810:	40021000 	.word	0x40021000
 8005814:	00f42400 	.word	0x00f42400
 8005818:	007a1200 	.word	0x007a1200

0800581c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800581c:	b580      	push	{r7, lr}
 800581e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005820:	4b02      	ldr	r3, [pc, #8]	; (800582c <HAL_RCC_GetHCLKFreq+0x10>)
 8005822:	681b      	ldr	r3, [r3, #0]
}
 8005824:	0018      	movs	r0, r3
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
 800582a:	46c0      	nop			; (mov r8, r8)
 800582c:	20005134 	.word	0x20005134

08005830 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005830:	b5b0      	push	{r4, r5, r7, lr}
 8005832:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005834:	f7ff fff2 	bl	800581c <HAL_RCC_GetHCLKFreq>
 8005838:	0004      	movs	r4, r0
 800583a:	f7ff fb39 	bl	8004eb0 <LL_RCC_GetAPB1Prescaler>
 800583e:	0003      	movs	r3, r0
 8005840:	0b1a      	lsrs	r2, r3, #12
 8005842:	4b05      	ldr	r3, [pc, #20]	; (8005858 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005844:	0092      	lsls	r2, r2, #2
 8005846:	58d3      	ldr	r3, [r2, r3]
 8005848:	221f      	movs	r2, #31
 800584a:	4013      	ands	r3, r2
 800584c:	40dc      	lsrs	r4, r3
 800584e:	0023      	movs	r3, r4
}
 8005850:	0018      	movs	r0, r3
 8005852:	46bd      	mov	sp, r7
 8005854:	bdb0      	pop	{r4, r5, r7, pc}
 8005856:	46c0      	nop			; (mov r8, r8)
 8005858:	080099f4 	.word	0x080099f4

0800585c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b086      	sub	sp, #24
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005864:	2313      	movs	r3, #19
 8005866:	18fb      	adds	r3, r7, r3
 8005868:	2200      	movs	r2, #0
 800586a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800586c:	2312      	movs	r3, #18
 800586e:	18fb      	adds	r3, r7, r3
 8005870:	2200      	movs	r2, #0
 8005872:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681a      	ldr	r2, [r3, #0]
 8005878:	2380      	movs	r3, #128	; 0x80
 800587a:	029b      	lsls	r3, r3, #10
 800587c:	4013      	ands	r3, r2
 800587e:	d100      	bne.n	8005882 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005880:	e0a3      	b.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005882:	2011      	movs	r0, #17
 8005884:	183b      	adds	r3, r7, r0
 8005886:	2200      	movs	r2, #0
 8005888:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800588a:	4bc3      	ldr	r3, [pc, #780]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800588c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800588e:	2380      	movs	r3, #128	; 0x80
 8005890:	055b      	lsls	r3, r3, #21
 8005892:	4013      	ands	r3, r2
 8005894:	d110      	bne.n	80058b8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005896:	4bc0      	ldr	r3, [pc, #768]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005898:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800589a:	4bbf      	ldr	r3, [pc, #764]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800589c:	2180      	movs	r1, #128	; 0x80
 800589e:	0549      	lsls	r1, r1, #21
 80058a0:	430a      	orrs	r2, r1
 80058a2:	63da      	str	r2, [r3, #60]	; 0x3c
 80058a4:	4bbc      	ldr	r3, [pc, #752]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80058a6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80058a8:	2380      	movs	r3, #128	; 0x80
 80058aa:	055b      	lsls	r3, r3, #21
 80058ac:	4013      	ands	r3, r2
 80058ae:	60bb      	str	r3, [r7, #8]
 80058b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058b2:	183b      	adds	r3, r7, r0
 80058b4:	2201      	movs	r2, #1
 80058b6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80058b8:	4bb8      	ldr	r3, [pc, #736]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	4bb7      	ldr	r3, [pc, #732]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80058be:	2180      	movs	r1, #128	; 0x80
 80058c0:	0049      	lsls	r1, r1, #1
 80058c2:	430a      	orrs	r2, r1
 80058c4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80058c6:	f7fd fac5 	bl	8002e54 <HAL_GetTick>
 80058ca:	0003      	movs	r3, r0
 80058cc:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058ce:	e00b      	b.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80058d0:	f7fd fac0 	bl	8002e54 <HAL_GetTick>
 80058d4:	0002      	movs	r2, r0
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	2b02      	cmp	r3, #2
 80058dc:	d904      	bls.n	80058e8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80058de:	2313      	movs	r3, #19
 80058e0:	18fb      	adds	r3, r7, r3
 80058e2:	2203      	movs	r2, #3
 80058e4:	701a      	strb	r2, [r3, #0]
        break;
 80058e6:	e005      	b.n	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80058e8:	4bac      	ldr	r3, [pc, #688]	; (8005b9c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80058ea:	681a      	ldr	r2, [r3, #0]
 80058ec:	2380      	movs	r3, #128	; 0x80
 80058ee:	005b      	lsls	r3, r3, #1
 80058f0:	4013      	ands	r3, r2
 80058f2:	d0ed      	beq.n	80058d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80058f4:	2313      	movs	r3, #19
 80058f6:	18fb      	adds	r3, r7, r3
 80058f8:	781b      	ldrb	r3, [r3, #0]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d154      	bne.n	80059a8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80058fe:	4ba6      	ldr	r3, [pc, #664]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005900:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005902:	23c0      	movs	r3, #192	; 0xc0
 8005904:	009b      	lsls	r3, r3, #2
 8005906:	4013      	ands	r3, r2
 8005908:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800590a:	697b      	ldr	r3, [r7, #20]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d019      	beq.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005914:	697a      	ldr	r2, [r7, #20]
 8005916:	429a      	cmp	r2, r3
 8005918:	d014      	beq.n	8005944 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800591a:	4b9f      	ldr	r3, [pc, #636]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800591c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800591e:	4aa0      	ldr	r2, [pc, #640]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005920:	4013      	ands	r3, r2
 8005922:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005924:	4b9c      	ldr	r3, [pc, #624]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005926:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005928:	4b9b      	ldr	r3, [pc, #620]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800592a:	2180      	movs	r1, #128	; 0x80
 800592c:	0249      	lsls	r1, r1, #9
 800592e:	430a      	orrs	r2, r1
 8005930:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005932:	4b99      	ldr	r3, [pc, #612]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005934:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005936:	4b98      	ldr	r3, [pc, #608]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005938:	499a      	ldr	r1, [pc, #616]	; (8005ba4 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800593a:	400a      	ands	r2, r1
 800593c:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800593e:	4b96      	ldr	r3, [pc, #600]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005940:	697a      	ldr	r2, [r7, #20]
 8005942:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	2201      	movs	r2, #1
 8005948:	4013      	ands	r3, r2
 800594a:	d016      	beq.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800594c:	f7fd fa82 	bl	8002e54 <HAL_GetTick>
 8005950:	0003      	movs	r3, r0
 8005952:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005954:	e00c      	b.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005956:	f7fd fa7d 	bl	8002e54 <HAL_GetTick>
 800595a:	0002      	movs	r2, r0
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	4a91      	ldr	r2, [pc, #580]	; (8005ba8 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8005962:	4293      	cmp	r3, r2
 8005964:	d904      	bls.n	8005970 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005966:	2313      	movs	r3, #19
 8005968:	18fb      	adds	r3, r7, r3
 800596a:	2203      	movs	r2, #3
 800596c:	701a      	strb	r2, [r3, #0]
            break;
 800596e:	e004      	b.n	800597a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005970:	4b89      	ldr	r3, [pc, #548]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005972:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005974:	2202      	movs	r2, #2
 8005976:	4013      	ands	r3, r2
 8005978:	d0ed      	beq.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800597a:	2313      	movs	r3, #19
 800597c:	18fb      	adds	r3, r7, r3
 800597e:	781b      	ldrb	r3, [r3, #0]
 8005980:	2b00      	cmp	r3, #0
 8005982:	d10a      	bne.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005984:	4b84      	ldr	r3, [pc, #528]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005988:	4a85      	ldr	r2, [pc, #532]	; (8005ba0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800598a:	4013      	ands	r3, r2
 800598c:	0019      	movs	r1, r3
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005992:	4b81      	ldr	r3, [pc, #516]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005994:	430a      	orrs	r2, r1
 8005996:	65da      	str	r2, [r3, #92]	; 0x5c
 8005998:	e00c      	b.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800599a:	2312      	movs	r3, #18
 800599c:	18fb      	adds	r3, r7, r3
 800599e:	2213      	movs	r2, #19
 80059a0:	18ba      	adds	r2, r7, r2
 80059a2:	7812      	ldrb	r2, [r2, #0]
 80059a4:	701a      	strb	r2, [r3, #0]
 80059a6:	e005      	b.n	80059b4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80059a8:	2312      	movs	r3, #18
 80059aa:	18fb      	adds	r3, r7, r3
 80059ac:	2213      	movs	r2, #19
 80059ae:	18ba      	adds	r2, r7, r2
 80059b0:	7812      	ldrb	r2, [r2, #0]
 80059b2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80059b4:	2311      	movs	r3, #17
 80059b6:	18fb      	adds	r3, r7, r3
 80059b8:	781b      	ldrb	r3, [r3, #0]
 80059ba:	2b01      	cmp	r3, #1
 80059bc:	d105      	bne.n	80059ca <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059be:	4b76      	ldr	r3, [pc, #472]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80059c0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80059c2:	4b75      	ldr	r3, [pc, #468]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80059c4:	4979      	ldr	r1, [pc, #484]	; (8005bac <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80059c6:	400a      	ands	r2, r1
 80059c8:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	2201      	movs	r2, #1
 80059d0:	4013      	ands	r3, r2
 80059d2:	d009      	beq.n	80059e8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80059d4:	4b70      	ldr	r3, [pc, #448]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80059d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059d8:	2203      	movs	r2, #3
 80059da:	4393      	bics	r3, r2
 80059dc:	0019      	movs	r1, r3
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	685a      	ldr	r2, [r3, #4]
 80059e2:	4b6d      	ldr	r3, [pc, #436]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80059e4:	430a      	orrs	r2, r1
 80059e6:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	2202      	movs	r2, #2
 80059ee:	4013      	ands	r3, r2
 80059f0:	d009      	beq.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80059f2:	4b69      	ldr	r3, [pc, #420]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80059f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059f6:	220c      	movs	r2, #12
 80059f8:	4393      	bics	r3, r2
 80059fa:	0019      	movs	r1, r3
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	689a      	ldr	r2, [r3, #8]
 8005a00:	4b65      	ldr	r3, [pc, #404]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a02:	430a      	orrs	r2, r1
 8005a04:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	2210      	movs	r2, #16
 8005a0c:	4013      	ands	r3, r2
 8005a0e:	d009      	beq.n	8005a24 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005a10:	4b61      	ldr	r3, [pc, #388]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a14:	4a66      	ldr	r2, [pc, #408]	; (8005bb0 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8005a16:	4013      	ands	r3, r2
 8005a18:	0019      	movs	r1, r3
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	68da      	ldr	r2, [r3, #12]
 8005a1e:	4b5e      	ldr	r3, [pc, #376]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a20:	430a      	orrs	r2, r1
 8005a22:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	2380      	movs	r3, #128	; 0x80
 8005a2a:	009b      	lsls	r3, r3, #2
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	d009      	beq.n	8005a44 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005a30:	4b59      	ldr	r3, [pc, #356]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a34:	4a5f      	ldr	r2, [pc, #380]	; (8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005a36:	4013      	ands	r3, r2
 8005a38:	0019      	movs	r1, r3
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	699a      	ldr	r2, [r3, #24]
 8005a3e:	4b56      	ldr	r3, [pc, #344]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a40:	430a      	orrs	r2, r1
 8005a42:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	2380      	movs	r3, #128	; 0x80
 8005a4a:	00db      	lsls	r3, r3, #3
 8005a4c:	4013      	ands	r3, r2
 8005a4e:	d009      	beq.n	8005a64 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005a50:	4b51      	ldr	r3, [pc, #324]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a54:	4a58      	ldr	r2, [pc, #352]	; (8005bb8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005a56:	4013      	ands	r3, r2
 8005a58:	0019      	movs	r1, r3
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	69da      	ldr	r2, [r3, #28]
 8005a5e:	4b4e      	ldr	r3, [pc, #312]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a60:	430a      	orrs	r2, r1
 8005a62:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2220      	movs	r2, #32
 8005a6a:	4013      	ands	r3, r2
 8005a6c:	d009      	beq.n	8005a82 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005a6e:	4b4a      	ldr	r3, [pc, #296]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a72:	4a52      	ldr	r2, [pc, #328]	; (8005bbc <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8005a74:	4013      	ands	r3, r2
 8005a76:	0019      	movs	r1, r3
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	691a      	ldr	r2, [r3, #16]
 8005a7c:	4b46      	ldr	r3, [pc, #280]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a7e:	430a      	orrs	r2, r1
 8005a80:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	2380      	movs	r3, #128	; 0x80
 8005a88:	01db      	lsls	r3, r3, #7
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	d015      	beq.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a8e:	4b42      	ldr	r3, [pc, #264]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a92:	009b      	lsls	r3, r3, #2
 8005a94:	0899      	lsrs	r1, r3, #2
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6a1a      	ldr	r2, [r3, #32]
 8005a9a:	4b3f      	ldr	r3, [pc, #252]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	6a1a      	ldr	r2, [r3, #32]
 8005aa4:	2380      	movs	r3, #128	; 0x80
 8005aa6:	05db      	lsls	r3, r3, #23
 8005aa8:	429a      	cmp	r2, r3
 8005aaa:	d106      	bne.n	8005aba <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005aac:	4b3a      	ldr	r3, [pc, #232]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005aae:	68da      	ldr	r2, [r3, #12]
 8005ab0:	4b39      	ldr	r3, [pc, #228]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005ab2:	2180      	movs	r1, #128	; 0x80
 8005ab4:	0249      	lsls	r1, r1, #9
 8005ab6:	430a      	orrs	r2, r1
 8005ab8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681a      	ldr	r2, [r3, #0]
 8005abe:	2380      	movs	r3, #128	; 0x80
 8005ac0:	031b      	lsls	r3, r3, #12
 8005ac2:	4013      	ands	r3, r2
 8005ac4:	d009      	beq.n	8005ada <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8005ac6:	4b34      	ldr	r3, [pc, #208]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005ac8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aca:	2240      	movs	r2, #64	; 0x40
 8005acc:	4393      	bics	r3, r2
 8005ace:	0019      	movs	r1, r3
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005ad4:	4b30      	ldr	r3, [pc, #192]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005ad6:	430a      	orrs	r2, r1
 8005ad8:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681a      	ldr	r2, [r3, #0]
 8005ade:	2380      	movs	r3, #128	; 0x80
 8005ae0:	039b      	lsls	r3, r3, #14
 8005ae2:	4013      	ands	r3, r2
 8005ae4:	d016      	beq.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8005ae6:	4b2c      	ldr	r3, [pc, #176]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005ae8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005aea:	4a35      	ldr	r2, [pc, #212]	; (8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8005aec:	4013      	ands	r3, r2
 8005aee:	0019      	movs	r1, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005af4:	4b28      	ldr	r3, [pc, #160]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005af6:	430a      	orrs	r2, r1
 8005af8:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005afe:	2380      	movs	r3, #128	; 0x80
 8005b00:	03db      	lsls	r3, r3, #15
 8005b02:	429a      	cmp	r2, r3
 8005b04:	d106      	bne.n	8005b14 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005b06:	4b24      	ldr	r3, [pc, #144]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b08:	68da      	ldr	r2, [r3, #12]
 8005b0a:	4b23      	ldr	r3, [pc, #140]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b0c:	2180      	movs	r1, #128	; 0x80
 8005b0e:	0449      	lsls	r1, r1, #17
 8005b10:	430a      	orrs	r2, r1
 8005b12:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681a      	ldr	r2, [r3, #0]
 8005b18:	2380      	movs	r3, #128	; 0x80
 8005b1a:	03db      	lsls	r3, r3, #15
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	d016      	beq.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005b20:	4b1d      	ldr	r3, [pc, #116]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b24:	4a27      	ldr	r2, [pc, #156]	; (8005bc4 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8005b26:	4013      	ands	r3, r2
 8005b28:	0019      	movs	r1, r3
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b2e:	4b1a      	ldr	r3, [pc, #104]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b30:	430a      	orrs	r2, r1
 8005b32:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b38:	2380      	movs	r3, #128	; 0x80
 8005b3a:	045b      	lsls	r3, r3, #17
 8005b3c:	429a      	cmp	r2, r3
 8005b3e:	d106      	bne.n	8005b4e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005b40:	4b15      	ldr	r3, [pc, #84]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b42:	68da      	ldr	r2, [r3, #12]
 8005b44:	4b14      	ldr	r3, [pc, #80]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b46:	2180      	movs	r1, #128	; 0x80
 8005b48:	0449      	lsls	r1, r1, #17
 8005b4a:	430a      	orrs	r2, r1
 8005b4c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681a      	ldr	r2, [r3, #0]
 8005b52:	2380      	movs	r3, #128	; 0x80
 8005b54:	011b      	lsls	r3, r3, #4
 8005b56:	4013      	ands	r3, r2
 8005b58:	d016      	beq.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8005b5a:	4b0f      	ldr	r3, [pc, #60]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b5e:	4a1a      	ldr	r2, [pc, #104]	; (8005bc8 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8005b60:	4013      	ands	r3, r2
 8005b62:	0019      	movs	r1, r3
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	695a      	ldr	r2, [r3, #20]
 8005b68:	4b0b      	ldr	r3, [pc, #44]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b6a:	430a      	orrs	r2, r1
 8005b6c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	695a      	ldr	r2, [r3, #20]
 8005b72:	2380      	movs	r3, #128	; 0x80
 8005b74:	01db      	lsls	r3, r3, #7
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d106      	bne.n	8005b88 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8005b7a:	4b07      	ldr	r3, [pc, #28]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b7c:	68da      	ldr	r2, [r3, #12]
 8005b7e:	4b06      	ldr	r3, [pc, #24]	; (8005b98 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005b80:	2180      	movs	r1, #128	; 0x80
 8005b82:	0249      	lsls	r1, r1, #9
 8005b84:	430a      	orrs	r2, r1
 8005b86:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005b88:	2312      	movs	r3, #18
 8005b8a:	18fb      	adds	r3, r7, r3
 8005b8c:	781b      	ldrb	r3, [r3, #0]
}
 8005b8e:	0018      	movs	r0, r3
 8005b90:	46bd      	mov	sp, r7
 8005b92:	b006      	add	sp, #24
 8005b94:	bd80      	pop	{r7, pc}
 8005b96:	46c0      	nop			; (mov r8, r8)
 8005b98:	40021000 	.word	0x40021000
 8005b9c:	40007000 	.word	0x40007000
 8005ba0:	fffffcff 	.word	0xfffffcff
 8005ba4:	fffeffff 	.word	0xfffeffff
 8005ba8:	00001388 	.word	0x00001388
 8005bac:	efffffff 	.word	0xefffffff
 8005bb0:	fffff3ff 	.word	0xfffff3ff
 8005bb4:	fff3ffff 	.word	0xfff3ffff
 8005bb8:	ffcfffff 	.word	0xffcfffff
 8005bbc:	ffffcfff 	.word	0xffffcfff
 8005bc0:	ffbfffff 	.word	0xffbfffff
 8005bc4:	feffffff 	.word	0xfeffffff
 8005bc8:	ffff3fff 	.word	0xffff3fff

08005bcc <HAL_RCCEx_GetPeriphCLKFreq>:
  * @note   (1) Peripheral not available on all devices
  * @note   (2) Peripheral Clock configuration not available on all devices
  * @retval Frequency in Hz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005bcc:	b580      	push	{r7, lr}
 8005bce:	b086      	sub	sp, #24
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0U;
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	617b      	str	r3, [r7, #20]
  uint32_t rngdiv;
#endif /* RCC_CCIPR_RNGSEL */
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 8005bd8:	687a      	ldr	r2, [r7, #4]
 8005bda:	2380      	movs	r3, #128	; 0x80
 8005bdc:	029b      	lsls	r3, r3, #10
 8005bde:	429a      	cmp	r2, r3
 8005be0:	d136      	bne.n	8005c50 <HAL_RCCEx_GetPeriphCLKFreq+0x84>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8005be2:	4bcd      	ldr	r3, [pc, #820]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005be4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8005be6:	23c0      	movs	r3, #192	; 0xc0
 8005be8:	009b      	lsls	r3, r3, #2
 8005bea:	4013      	ands	r3, r2
 8005bec:	60fb      	str	r3, [r7, #12]

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8005bee:	4bca      	ldr	r3, [pc, #808]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005bf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005bf2:	2202      	movs	r2, #2
 8005bf4:	4013      	ands	r3, r2
 8005bf6:	2b02      	cmp	r3, #2
 8005bf8:	d108      	bne.n	8005c0c <HAL_RCCEx_GetPeriphCLKFreq+0x40>
 8005bfa:	68fa      	ldr	r2, [r7, #12]
 8005bfc:	2380      	movs	r3, #128	; 0x80
 8005bfe:	005b      	lsls	r3, r3, #1
 8005c00:	429a      	cmp	r2, r3
 8005c02:	d103      	bne.n	8005c0c <HAL_RCCEx_GetPeriphCLKFreq+0x40>
    {
      frequency = LSE_VALUE;
 8005c04:	2380      	movs	r3, #128	; 0x80
 8005c06:	021b      	lsls	r3, r3, #8
 8005c08:	617b      	str	r3, [r7, #20]
 8005c0a:	e31c      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8005c0c:	4bc2      	ldr	r3, [pc, #776]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005c0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c10:	2202      	movs	r2, #2
 8005c12:	4013      	ands	r3, r2
 8005c14:	2b02      	cmp	r3, #2
 8005c16:	d108      	bne.n	8005c2a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
 8005c18:	68fa      	ldr	r2, [r7, #12]
 8005c1a:	2380      	movs	r3, #128	; 0x80
 8005c1c:	009b      	lsls	r3, r3, #2
 8005c1e:	429a      	cmp	r2, r3
 8005c20:	d103      	bne.n	8005c2a <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
    {
      frequency = LSI_VALUE;
 8005c22:	23fa      	movs	r3, #250	; 0xfa
 8005c24:	01db      	lsls	r3, r3, #7
 8005c26:	617b      	str	r3, [r7, #20]
 8005c28:	e30d      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 8005c2a:	4bbb      	ldr	r3, [pc, #748]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005c2c:	681a      	ldr	r2, [r3, #0]
 8005c2e:	2380      	movs	r3, #128	; 0x80
 8005c30:	029b      	lsls	r3, r3, #10
 8005c32:	401a      	ands	r2, r3
 8005c34:	2380      	movs	r3, #128	; 0x80
 8005c36:	029b      	lsls	r3, r3, #10
 8005c38:	429a      	cmp	r2, r3
 8005c3a:	d000      	beq.n	8005c3e <HAL_RCCEx_GetPeriphCLKFreq+0x72>
 8005c3c:	e303      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
 8005c3e:	68fa      	ldr	r2, [r7, #12]
 8005c40:	23c0      	movs	r3, #192	; 0xc0
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d000      	beq.n	8005c4a <HAL_RCCEx_GetPeriphCLKFreq+0x7e>
 8005c48:	e2fd      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
    {
      frequency = HSE_VALUE / 32U;
 8005c4a:	4bb4      	ldr	r3, [pc, #720]	; (8005f1c <HAL_RCCEx_GetPeriphCLKFreq+0x350>)
 8005c4c:	617b      	str	r3, [r7, #20]
 8005c4e:	e2fa      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
  else
  {
    /* Other external peripheral clock source than RTC */

    /* Compute PLL clock input */
    if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)  /* HSI ? */
 8005c50:	4bb1      	ldr	r3, [pc, #708]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005c52:	68db      	ldr	r3, [r3, #12]
 8005c54:	2203      	movs	r2, #3
 8005c56:	4013      	ands	r3, r2
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d102      	bne.n	8005c62 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
    {
      pllvco = HSI_VALUE;
 8005c5c:	4bb0      	ldr	r3, [pc, #704]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005c5e:	613b      	str	r3, [r7, #16]
 8005c60:	e00a      	b.n	8005c78 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)  /* HSE ? */
 8005c62:	4bad      	ldr	r3, [pc, #692]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005c64:	68db      	ldr	r3, [r3, #12]
 8005c66:	2203      	movs	r2, #3
 8005c68:	4013      	ands	r3, r2
 8005c6a:	2b03      	cmp	r3, #3
 8005c6c:	d102      	bne.n	8005c74 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
    {
      pllvco = HSE_VALUE;
 8005c6e:	4bad      	ldr	r3, [pc, #692]	; (8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0x358>)
 8005c70:	613b      	str	r3, [r7, #16]
 8005c72:	e001      	b.n	8005c78 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
    }
    else /* No source */
    {
      pllvco = 0U;
 8005c74:	2300      	movs	r3, #0
 8005c76:	613b      	str	r3, [r7, #16]
    }

    /* f(PLL Source) / PLLM */
    pllvco = (pllvco / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U));
 8005c78:	4ba7      	ldr	r3, [pc, #668]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005c7a:	68db      	ldr	r3, [r3, #12]
 8005c7c:	091b      	lsrs	r3, r3, #4
 8005c7e:	2207      	movs	r2, #7
 8005c80:	4013      	ands	r3, r2
 8005c82:	3301      	adds	r3, #1
 8005c84:	0019      	movs	r1, r3
 8005c86:	6938      	ldr	r0, [r7, #16]
 8005c88:	f7fa fa3c 	bl	8000104 <__udivsi3>
 8005c8c:	0003      	movs	r3, r0
 8005c8e:	613b      	str	r3, [r7, #16]

    switch (PeriphClk)
 8005c90:	687a      	ldr	r2, [r7, #4]
 8005c92:	2380      	movs	r3, #128	; 0x80
 8005c94:	03db      	lsls	r3, r3, #15
 8005c96:	429a      	cmp	r2, r3
 8005c98:	d100      	bne.n	8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0xd0>
 8005c9a:	e28e      	b.n	80061ba <HAL_RCCEx_GetPeriphCLKFreq+0x5ee>
 8005c9c:	687a      	ldr	r2, [r7, #4]
 8005c9e:	2380      	movs	r3, #128	; 0x80
 8005ca0:	03db      	lsls	r3, r3, #15
 8005ca2:	429a      	cmp	r2, r3
 8005ca4:	d900      	bls.n	8005ca8 <HAL_RCCEx_GetPeriphCLKFreq+0xdc>
 8005ca6:	e2b7      	b.n	8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005ca8:	687a      	ldr	r2, [r7, #4]
 8005caa:	2380      	movs	r3, #128	; 0x80
 8005cac:	039b      	lsls	r3, r3, #14
 8005cae:	429a      	cmp	r2, r3
 8005cb0:	d100      	bne.n	8005cb4 <HAL_RCCEx_GetPeriphCLKFreq+0xe8>
 8005cb2:	e253      	b.n	800615c <HAL_RCCEx_GetPeriphCLKFreq+0x590>
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	2380      	movs	r3, #128	; 0x80
 8005cb8:	039b      	lsls	r3, r3, #14
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d900      	bls.n	8005cc0 <HAL_RCCEx_GetPeriphCLKFreq+0xf4>
 8005cbe:	e2ab      	b.n	8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005cc0:	687a      	ldr	r2, [r7, #4]
 8005cc2:	2380      	movs	r3, #128	; 0x80
 8005cc4:	031b      	lsls	r3, r3, #12
 8005cc6:	429a      	cmp	r2, r3
 8005cc8:	d100      	bne.n	8005ccc <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8005cca:	e0b2      	b.n	8005e32 <HAL_RCCEx_GetPeriphCLKFreq+0x266>
 8005ccc:	687a      	ldr	r2, [r7, #4]
 8005cce:	2380      	movs	r3, #128	; 0x80
 8005cd0:	031b      	lsls	r3, r3, #12
 8005cd2:	429a      	cmp	r2, r3
 8005cd4:	d900      	bls.n	8005cd8 <HAL_RCCEx_GetPeriphCLKFreq+0x10c>
 8005cd6:	e29f      	b.n	8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005cd8:	687a      	ldr	r2, [r7, #4]
 8005cda:	2380      	movs	r3, #128	; 0x80
 8005cdc:	01db      	lsls	r3, r3, #7
 8005cde:	429a      	cmp	r2, r3
 8005ce0:	d100      	bne.n	8005ce4 <HAL_RCCEx_GetPeriphCLKFreq+0x118>
 8005ce2:	e103      	b.n	8005eec <HAL_RCCEx_GetPeriphCLKFreq+0x320>
 8005ce4:	687a      	ldr	r2, [r7, #4]
 8005ce6:	2380      	movs	r3, #128	; 0x80
 8005ce8:	01db      	lsls	r3, r3, #7
 8005cea:	429a      	cmp	r2, r3
 8005cec:	d900      	bls.n	8005cf0 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 8005cee:	e293      	b.n	8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005cf0:	687a      	ldr	r2, [r7, #4]
 8005cf2:	2380      	movs	r3, #128	; 0x80
 8005cf4:	011b      	lsls	r3, r3, #4
 8005cf6:	429a      	cmp	r2, r3
 8005cf8:	d100      	bne.n	8005cfc <HAL_RCCEx_GetPeriphCLKFreq+0x130>
 8005cfa:	e165      	b.n	8005fc8 <HAL_RCCEx_GetPeriphCLKFreq+0x3fc>
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	2380      	movs	r3, #128	; 0x80
 8005d00:	011b      	lsls	r3, r3, #4
 8005d02:	429a      	cmp	r2, r3
 8005d04:	d900      	bls.n	8005d08 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8005d06:	e287      	b.n	8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005d08:	687a      	ldr	r2, [r7, #4]
 8005d0a:	2380      	movs	r3, #128	; 0x80
 8005d0c:	00db      	lsls	r3, r3, #3
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d100      	bne.n	8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 8005d12:	e1e3      	b.n	80060dc <HAL_RCCEx_GetPeriphCLKFreq+0x510>
 8005d14:	687a      	ldr	r2, [r7, #4]
 8005d16:	2380      	movs	r3, #128	; 0x80
 8005d18:	00db      	lsls	r3, r3, #3
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d900      	bls.n	8005d20 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8005d1e:	e27b      	b.n	8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005d20:	687a      	ldr	r2, [r7, #4]
 8005d22:	2380      	movs	r3, #128	; 0x80
 8005d24:	009b      	lsls	r3, r3, #2
 8005d26:	429a      	cmp	r2, r3
 8005d28:	d100      	bne.n	8005d2c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8005d2a:	e197      	b.n	800605c <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 8005d2c:	687a      	ldr	r2, [r7, #4]
 8005d2e:	2380      	movs	r3, #128	; 0x80
 8005d30:	009b      	lsls	r3, r3, #2
 8005d32:	429a      	cmp	r2, r3
 8005d34:	d900      	bls.n	8005d38 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>
 8005d36:	e26f      	b.n	8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	2b20      	cmp	r3, #32
 8005d3c:	d100      	bne.n	8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x174>
 8005d3e:	e118      	b.n	8005f72 <HAL_RCCEx_GetPeriphCLKFreq+0x3a6>
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2b20      	cmp	r3, #32
 8005d44:	d900      	bls.n	8005d48 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>
 8005d46:	e267      	b.n	8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2b10      	cmp	r3, #16
 8005d4c:	d100      	bne.n	8005d50 <HAL_RCCEx_GetPeriphCLKFreq+0x184>
 8005d4e:	e093      	b.n	8005e78 <HAL_RCCEx_GetPeriphCLKFreq+0x2ac>
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	2b10      	cmp	r3, #16
 8005d54:	d900      	bls.n	8005d58 <HAL_RCCEx_GetPeriphCLKFreq+0x18c>
 8005d56:	e25f      	b.n	8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2b01      	cmp	r3, #1
 8005d5c:	d003      	beq.n	8005d66 <HAL_RCCEx_GetPeriphCLKFreq+0x19a>
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2b02      	cmp	r3, #2
 8005d62:	d033      	beq.n	8005dcc <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        }
        break;
#endif /* RCC_CCIPR2_FDCANSEL */

      default:
        break;
 8005d64:	e258      	b.n	8006218 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
        srcclk = __HAL_RCC_GET_USART1_SOURCE();
 8005d66:	4b6c      	ldr	r3, [pc, #432]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005d68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005d6a:	2203      	movs	r2, #3
 8005d6c:	4013      	ands	r3, r2
 8005d6e:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART1CLKSOURCE_PCLK1)            /* PCLK1 ? */
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d104      	bne.n	8005d80 <HAL_RCCEx_GetPeriphCLKFreq+0x1b4>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005d76:	f7ff fd5b 	bl	8005830 <HAL_RCC_GetPCLK1Freq>
 8005d7a:	0003      	movs	r3, r0
 8005d7c:	617b      	str	r3, [r7, #20]
        break;
 8005d7e:	e24d      	b.n	800621c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)     /* SYSCLK ? */
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d104      	bne.n	8005d90 <HAL_RCCEx_GetPeriphCLKFreq+0x1c4>
          frequency = HAL_RCC_GetSysClockFreq();
 8005d86:	f7ff fcc7 	bl	8005718 <HAL_RCC_GetSysClockFreq>
 8005d8a:	0003      	movs	r3, r0
 8005d8c:	617b      	str	r3, [r7, #20]
        break;
 8005d8e:	e245      	b.n	800621c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 8005d90:	4b61      	ldr	r3, [pc, #388]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005d92:	681a      	ldr	r2, [r3, #0]
 8005d94:	2380      	movs	r3, #128	; 0x80
 8005d96:	00db      	lsls	r3, r3, #3
 8005d98:	401a      	ands	r2, r3
 8005d9a:	2380      	movs	r3, #128	; 0x80
 8005d9c:	00db      	lsls	r3, r3, #3
 8005d9e:	429a      	cmp	r2, r3
 8005da0:	d105      	bne.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2b02      	cmp	r3, #2
 8005da6:	d102      	bne.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0x1e2>
          frequency = HSI_VALUE;
 8005da8:	4b5d      	ldr	r3, [pc, #372]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005daa:	617b      	str	r3, [r7, #20]
        break;
 8005dac:	e236      	b.n	800621c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8005dae:	4b5a      	ldr	r3, [pc, #360]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005db0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005db2:	2202      	movs	r2, #2
 8005db4:	4013      	ands	r3, r2
 8005db6:	2b02      	cmp	r3, #2
 8005db8:	d000      	beq.n	8005dbc <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
 8005dba:	e22f      	b.n	800621c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	2b03      	cmp	r3, #3
 8005dc0:	d000      	beq.n	8005dc4 <HAL_RCCEx_GetPeriphCLKFreq+0x1f8>
 8005dc2:	e22b      	b.n	800621c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
          frequency = LSE_VALUE;
 8005dc4:	2380      	movs	r3, #128	; 0x80
 8005dc6:	021b      	lsls	r3, r3, #8
 8005dc8:	617b      	str	r3, [r7, #20]
        break;
 8005dca:	e227      	b.n	800621c <HAL_RCCEx_GetPeriphCLKFreq+0x650>
        srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8005dcc:	4b52      	ldr	r3, [pc, #328]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005dce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005dd0:	220c      	movs	r2, #12
 8005dd2:	4013      	ands	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d104      	bne.n	8005de6 <HAL_RCCEx_GetPeriphCLKFreq+0x21a>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005ddc:	f7ff fd28 	bl	8005830 <HAL_RCC_GetPCLK1Freq>
 8005de0:	0003      	movs	r3, r0
 8005de2:	617b      	str	r3, [r7, #20]
        break;
 8005de4:	e21c      	b.n	8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	2b04      	cmp	r3, #4
 8005dea:	d104      	bne.n	8005df6 <HAL_RCCEx_GetPeriphCLKFreq+0x22a>
          frequency = HAL_RCC_GetSysClockFreq();
 8005dec:	f7ff fc94 	bl	8005718 <HAL_RCC_GetSysClockFreq>
 8005df0:	0003      	movs	r3, r0
 8005df2:	617b      	str	r3, [r7, #20]
        break;
 8005df4:	e214      	b.n	8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8005df6:	4b48      	ldr	r3, [pc, #288]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005df8:	681a      	ldr	r2, [r3, #0]
 8005dfa:	2380      	movs	r3, #128	; 0x80
 8005dfc:	00db      	lsls	r3, r3, #3
 8005dfe:	401a      	ands	r2, r3
 8005e00:	2380      	movs	r3, #128	; 0x80
 8005e02:	00db      	lsls	r3, r3, #3
 8005e04:	429a      	cmp	r2, r3
 8005e06:	d105      	bne.n	8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	2b08      	cmp	r3, #8
 8005e0c:	d102      	bne.n	8005e14 <HAL_RCCEx_GetPeriphCLKFreq+0x248>
          frequency = HSI_VALUE;
 8005e0e:	4b44      	ldr	r3, [pc, #272]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005e10:	617b      	str	r3, [r7, #20]
        break;
 8005e12:	e205      	b.n	8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 8005e14:	4b40      	ldr	r3, [pc, #256]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005e16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e18:	2202      	movs	r2, #2
 8005e1a:	4013      	ands	r3, r2
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	d000      	beq.n	8005e22 <HAL_RCCEx_GetPeriphCLKFreq+0x256>
 8005e20:	e1fe      	b.n	8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	2b0c      	cmp	r3, #12
 8005e26:	d000      	beq.n	8005e2a <HAL_RCCEx_GetPeriphCLKFreq+0x25e>
 8005e28:	e1fa      	b.n	8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
          frequency = LSE_VALUE;
 8005e2a:	2380      	movs	r3, #128	; 0x80
 8005e2c:	021b      	lsls	r3, r3, #8
 8005e2e:	617b      	str	r3, [r7, #20]
        break;
 8005e30:	e1f6      	b.n	8006220 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
        srcclk = __HAL_RCC_GET_CEC_SOURCE();
 8005e32:	4b39      	ldr	r3, [pc, #228]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005e34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e36:	2240      	movs	r2, #64	; 0x40
 8005e38:	4013      	ands	r3, r2
 8005e3a:	60fb      	str	r3, [r7, #12]
        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_CECCLKSOURCE_HSI_DIV488))
 8005e3c:	4b36      	ldr	r3, [pc, #216]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005e3e:	681a      	ldr	r2, [r3, #0]
 8005e40:	2380      	movs	r3, #128	; 0x80
 8005e42:	00db      	lsls	r3, r3, #3
 8005e44:	401a      	ands	r2, r3
 8005e46:	2380      	movs	r3, #128	; 0x80
 8005e48:	00db      	lsls	r3, r3, #3
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d105      	bne.n	8005e5a <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d102      	bne.n	8005e5a <HAL_RCCEx_GetPeriphCLKFreq+0x28e>
          frequency = (HSI_VALUE / 488U);
 8005e54:	4b34      	ldr	r3, [pc, #208]	; (8005f28 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>)
 8005e56:	617b      	str	r3, [r7, #20]
        break;
 8005e58:	e1e4      	b.n	8006224 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_CECCLKSOURCE_LSE))
 8005e5a:	4b2f      	ldr	r3, [pc, #188]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e5e:	2202      	movs	r2, #2
 8005e60:	4013      	ands	r3, r2
 8005e62:	2b02      	cmp	r3, #2
 8005e64:	d000      	beq.n	8005e68 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
 8005e66:	e1dd      	b.n	8006224 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	2b40      	cmp	r3, #64	; 0x40
 8005e6c:	d000      	beq.n	8005e70 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>
 8005e6e:	e1d9      	b.n	8006224 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
          frequency = LSE_VALUE;
 8005e70:	2380      	movs	r3, #128	; 0x80
 8005e72:	021b      	lsls	r3, r3, #8
 8005e74:	617b      	str	r3, [r7, #20]
        break;
 8005e76:	e1d5      	b.n	8006224 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
        srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005e78:	4b27      	ldr	r3, [pc, #156]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005e7a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005e7c:	23c0      	movs	r3, #192	; 0xc0
 8005e7e:	011b      	lsls	r3, r3, #4
 8005e80:	4013      	ands	r3, r2
 8005e82:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPUART1CLKSOURCE_PCLK1)
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d104      	bne.n	8005e94 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005e8a:	f7ff fcd1 	bl	8005830 <HAL_RCC_GetPCLK1Freq>
 8005e8e:	0003      	movs	r3, r0
 8005e90:	617b      	str	r3, [r7, #20]
        break;
 8005e92:	e1c9      	b.n	8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	2380      	movs	r3, #128	; 0x80
 8005e98:	00db      	lsls	r3, r3, #3
 8005e9a:	429a      	cmp	r2, r3
 8005e9c:	d104      	bne.n	8005ea8 <HAL_RCCEx_GetPeriphCLKFreq+0x2dc>
          frequency = HAL_RCC_GetSysClockFreq();
 8005e9e:	f7ff fc3b 	bl	8005718 <HAL_RCC_GetSysClockFreq>
 8005ea2:	0003      	movs	r3, r0
 8005ea4:	617b      	str	r3, [r7, #20]
        break;
 8005ea6:	e1bf      	b.n	8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8005ea8:	4b1b      	ldr	r3, [pc, #108]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	2380      	movs	r3, #128	; 0x80
 8005eae:	00db      	lsls	r3, r3, #3
 8005eb0:	401a      	ands	r2, r3
 8005eb2:	2380      	movs	r3, #128	; 0x80
 8005eb4:	00db      	lsls	r3, r3, #3
 8005eb6:	429a      	cmp	r2, r3
 8005eb8:	d107      	bne.n	8005eca <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
 8005eba:	68fa      	ldr	r2, [r7, #12]
 8005ebc:	2380      	movs	r3, #128	; 0x80
 8005ebe:	011b      	lsls	r3, r3, #4
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d102      	bne.n	8005eca <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
          frequency = HSI_VALUE;
 8005ec4:	4b16      	ldr	r3, [pc, #88]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005ec6:	617b      	str	r3, [r7, #20]
        break;
 8005ec8:	e1ae      	b.n	8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8005eca:	4b13      	ldr	r3, [pc, #76]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005ecc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ece:	2202      	movs	r2, #2
 8005ed0:	4013      	ands	r3, r2
 8005ed2:	2b02      	cmp	r3, #2
 8005ed4:	d000      	beq.n	8005ed8 <HAL_RCCEx_GetPeriphCLKFreq+0x30c>
 8005ed6:	e1a7      	b.n	8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
 8005ed8:	68fa      	ldr	r2, [r7, #12]
 8005eda:	23c0      	movs	r3, #192	; 0xc0
 8005edc:	011b      	lsls	r3, r3, #4
 8005ede:	429a      	cmp	r2, r3
 8005ee0:	d000      	beq.n	8005ee4 <HAL_RCCEx_GetPeriphCLKFreq+0x318>
 8005ee2:	e1a1      	b.n	8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
          frequency = LSE_VALUE;
 8005ee4:	2380      	movs	r3, #128	; 0x80
 8005ee6:	021b      	lsls	r3, r3, #8
 8005ee8:	617b      	str	r3, [r7, #20]
        break;
 8005eea:	e19d      	b.n	8006228 <HAL_RCCEx_GetPeriphCLKFreq+0x65c>
        srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8005eec:	4b0a      	ldr	r3, [pc, #40]	; (8005f18 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>)
 8005eee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ef0:	0f9b      	lsrs	r3, r3, #30
 8005ef2:	079b      	lsls	r3, r3, #30
 8005ef4:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_ADCCLKSOURCE_SYSCLK)
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d104      	bne.n	8005f06 <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
          frequency = HAL_RCC_GetSysClockFreq();
 8005efc:	f7ff fc0c 	bl	8005718 <HAL_RCC_GetSysClockFreq>
 8005f00:	0003      	movs	r3, r0
 8005f02:	617b      	str	r3, [r7, #20]
        break;
 8005f04:	e192      	b.n	800622c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        else if (srcclk == RCC_ADCCLKSOURCE_HSI)
 8005f06:	68fa      	ldr	r2, [r7, #12]
 8005f08:	2380      	movs	r3, #128	; 0x80
 8005f0a:	061b      	lsls	r3, r3, #24
 8005f0c:	429a      	cmp	r2, r3
 8005f0e:	d10d      	bne.n	8005f2c <HAL_RCCEx_GetPeriphCLKFreq+0x360>
          frequency = HSI_VALUE;
 8005f10:	4b03      	ldr	r3, [pc, #12]	; (8005f20 <HAL_RCCEx_GetPeriphCLKFreq+0x354>)
 8005f12:	617b      	str	r3, [r7, #20]
        break;
 8005f14:	e18a      	b.n	800622c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8005f16:	46c0      	nop			; (mov r8, r8)
 8005f18:	40021000 	.word	0x40021000
 8005f1c:	0003d090 	.word	0x0003d090
 8005f20:	00f42400 	.word	0x00f42400
 8005f24:	007a1200 	.word	0x007a1200
 8005f28:	00008012 	.word	0x00008012
        else if (srcclk == RCC_ADCCLKSOURCE_PLLADC)
 8005f2c:	68fa      	ldr	r2, [r7, #12]
 8005f2e:	2380      	movs	r3, #128	; 0x80
 8005f30:	05db      	lsls	r3, r3, #23
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d000      	beq.n	8005f38 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
 8005f36:	e179      	b.n	800622c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8005f38:	4bc5      	ldr	r3, [pc, #788]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8005f3a:	68da      	ldr	r2, [r3, #12]
 8005f3c:	2380      	movs	r3, #128	; 0x80
 8005f3e:	025b      	lsls	r3, r3, #9
 8005f40:	4013      	ands	r3, r2
 8005f42:	d100      	bne.n	8005f46 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8005f44:	e172      	b.n	800622c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005f46:	4bc2      	ldr	r3, [pc, #776]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	0a1b      	lsrs	r3, r3, #8
 8005f4c:	227f      	movs	r2, #127	; 0x7f
 8005f4e:	4013      	ands	r3, r2
 8005f50:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8005f52:	693b      	ldr	r3, [r7, #16]
 8005f54:	68ba      	ldr	r2, [r7, #8]
 8005f56:	435a      	muls	r2, r3
 8005f58:	4bbd      	ldr	r3, [pc, #756]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8005f5a:	68db      	ldr	r3, [r3, #12]
 8005f5c:	0c5b      	lsrs	r3, r3, #17
 8005f5e:	211f      	movs	r1, #31
 8005f60:	400b      	ands	r3, r1
 8005f62:	3301      	adds	r3, #1
 8005f64:	0019      	movs	r1, r3
 8005f66:	0010      	movs	r0, r2
 8005f68:	f7fa f8cc 	bl	8000104 <__udivsi3>
 8005f6c:	0003      	movs	r3, r0
 8005f6e:	617b      	str	r3, [r7, #20]
        break;
 8005f70:	e15c      	b.n	800622c <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8005f72:	4bb7      	ldr	r3, [pc, #732]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8005f74:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005f76:	23c0      	movs	r3, #192	; 0xc0
 8005f78:	019b      	lsls	r3, r3, #6
 8005f7a:	4013      	ands	r3, r2
 8005f7c:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2b00      	cmp	r3, #0
 8005f82:	d104      	bne.n	8005f8e <HAL_RCCEx_GetPeriphCLKFreq+0x3c2>
          frequency = HAL_RCC_GetPCLK1Freq();
 8005f84:	f7ff fc54 	bl	8005830 <HAL_RCC_GetPCLK1Freq>
 8005f88:	0003      	movs	r3, r0
 8005f8a:	617b      	str	r3, [r7, #20]
        break;
 8005f8c:	e150      	b.n	8006230 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	2380      	movs	r3, #128	; 0x80
 8005f92:	015b      	lsls	r3, r3, #5
 8005f94:	429a      	cmp	r2, r3
 8005f96:	d104      	bne.n	8005fa2 <HAL_RCCEx_GetPeriphCLKFreq+0x3d6>
          frequency = HAL_RCC_GetSysClockFreq();
 8005f98:	f7ff fbbe 	bl	8005718 <HAL_RCC_GetSysClockFreq>
 8005f9c:	0003      	movs	r3, r0
 8005f9e:	617b      	str	r3, [r7, #20]
        break;
 8005fa0:	e146      	b.n	8006230 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8005fa2:	4bab      	ldr	r3, [pc, #684]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8005fa4:	681a      	ldr	r2, [r3, #0]
 8005fa6:	2380      	movs	r3, #128	; 0x80
 8005fa8:	00db      	lsls	r3, r3, #3
 8005faa:	401a      	ands	r2, r3
 8005fac:	2380      	movs	r3, #128	; 0x80
 8005fae:	00db      	lsls	r3, r3, #3
 8005fb0:	429a      	cmp	r2, r3
 8005fb2:	d000      	beq.n	8005fb6 <HAL_RCCEx_GetPeriphCLKFreq+0x3ea>
 8005fb4:	e13c      	b.n	8006230 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
 8005fb6:	68fa      	ldr	r2, [r7, #12]
 8005fb8:	2380      	movs	r3, #128	; 0x80
 8005fba:	019b      	lsls	r3, r3, #6
 8005fbc:	429a      	cmp	r2, r3
 8005fbe:	d000      	beq.n	8005fc2 <HAL_RCCEx_GetPeriphCLKFreq+0x3f6>
 8005fc0:	e136      	b.n	8006230 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
          frequency = HSI_VALUE;
 8005fc2:	4ba4      	ldr	r3, [pc, #656]	; (8006254 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8005fc4:	617b      	str	r3, [r7, #20]
        break;
 8005fc6:	e133      	b.n	8006230 <HAL_RCCEx_GetPeriphCLKFreq+0x664>
        srcclk = __HAL_RCC_GET_I2S1_SOURCE();
 8005fc8:	4ba1      	ldr	r3, [pc, #644]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8005fca:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8005fcc:	23c0      	movs	r3, #192	; 0xc0
 8005fce:	021b      	lsls	r3, r3, #8
 8005fd0:	4013      	ands	r3, r2
 8005fd2:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_I2S1CLKSOURCE_PLL)
 8005fd4:	68fa      	ldr	r2, [r7, #12]
 8005fd6:	2380      	movs	r3, #128	; 0x80
 8005fd8:	01db      	lsls	r3, r3, #7
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d11c      	bne.n	8006018 <HAL_RCCEx_GetPeriphCLKFreq+0x44c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLPCLK) != 0U)
 8005fde:	4b9c      	ldr	r3, [pc, #624]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8005fe0:	68da      	ldr	r2, [r3, #12]
 8005fe2:	2380      	movs	r3, #128	; 0x80
 8005fe4:	025b      	lsls	r3, r3, #9
 8005fe6:	4013      	ands	r3, r2
 8005fe8:	d100      	bne.n	8005fec <HAL_RCCEx_GetPeriphCLKFreq+0x420>
 8005fea:	e123      	b.n	8006234 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 8005fec:	4b98      	ldr	r3, [pc, #608]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8005fee:	68db      	ldr	r3, [r3, #12]
 8005ff0:	0a1b      	lsrs	r3, r3, #8
 8005ff2:	227f      	movs	r2, #127	; 0x7f
 8005ff4:	4013      	ands	r3, r2
 8005ff6:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U);
 8005ff8:	693b      	ldr	r3, [r7, #16]
 8005ffa:	68ba      	ldr	r2, [r7, #8]
 8005ffc:	435a      	muls	r2, r3
 8005ffe:	4b94      	ldr	r3, [pc, #592]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	0c5b      	lsrs	r3, r3, #17
 8006004:	211f      	movs	r1, #31
 8006006:	400b      	ands	r3, r1
 8006008:	3301      	adds	r3, #1
 800600a:	0019      	movs	r1, r3
 800600c:	0010      	movs	r0, r2
 800600e:	f7fa f879 	bl	8000104 <__udivsi3>
 8006012:	0003      	movs	r3, r0
 8006014:	617b      	str	r3, [r7, #20]
        break;
 8006016:	e10d      	b.n	8006234 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_SYSCLK)
 8006018:	68fb      	ldr	r3, [r7, #12]
 800601a:	2b00      	cmp	r3, #0
 800601c:	d104      	bne.n	8006028 <HAL_RCCEx_GetPeriphCLKFreq+0x45c>
          frequency = HAL_RCC_GetSysClockFreq();
 800601e:	f7ff fb7b 	bl	8005718 <HAL_RCC_GetSysClockFreq>
 8006022:	0003      	movs	r3, r0
 8006024:	617b      	str	r3, [r7, #20]
        break;
 8006026:	e105      	b.n	8006234 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2S1CLKSOURCE_HSI))
 8006028:	4b89      	ldr	r3, [pc, #548]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800602a:	681a      	ldr	r2, [r3, #0]
 800602c:	2380      	movs	r3, #128	; 0x80
 800602e:	00db      	lsls	r3, r3, #3
 8006030:	401a      	ands	r2, r3
 8006032:	2380      	movs	r3, #128	; 0x80
 8006034:	00db      	lsls	r3, r3, #3
 8006036:	429a      	cmp	r2, r3
 8006038:	d107      	bne.n	800604a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
 800603a:	68fa      	ldr	r2, [r7, #12]
 800603c:	2380      	movs	r3, #128	; 0x80
 800603e:	021b      	lsls	r3, r3, #8
 8006040:	429a      	cmp	r2, r3
 8006042:	d102      	bne.n	800604a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          frequency = HSI_VALUE;
 8006044:	4b83      	ldr	r3, [pc, #524]	; (8006254 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8006046:	617b      	str	r3, [r7, #20]
        break;
 8006048:	e0f4      	b.n	8006234 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        else if (srcclk == RCC_I2S1CLKSOURCE_EXT)
 800604a:	68fa      	ldr	r2, [r7, #12]
 800604c:	23c0      	movs	r3, #192	; 0xc0
 800604e:	021b      	lsls	r3, r3, #8
 8006050:	429a      	cmp	r2, r3
 8006052:	d000      	beq.n	8006056 <HAL_RCCEx_GetPeriphCLKFreq+0x48a>
 8006054:	e0ee      	b.n	8006234 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = EXTERNAL_I2S1_CLOCK_VALUE;
 8006056:	4b80      	ldr	r3, [pc, #512]	; (8006258 <HAL_RCCEx_GetPeriphCLKFreq+0x68c>)
 8006058:	617b      	str	r3, [r7, #20]
        break;
 800605a:	e0eb      	b.n	8006234 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
        srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 800605c:	4b7c      	ldr	r3, [pc, #496]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800605e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006060:	23c0      	movs	r3, #192	; 0xc0
 8006062:	031b      	lsls	r3, r3, #12
 8006064:	4013      	ands	r3, r2
 8006066:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM1CLKSOURCE_PCLK1)
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d104      	bne.n	8006078 <HAL_RCCEx_GetPeriphCLKFreq+0x4ac>
          frequency = HAL_RCC_GetPCLK1Freq();
 800606e:	f7ff fbdf 	bl	8005830 <HAL_RCC_GetPCLK1Freq>
 8006072:	0003      	movs	r3, r0
 8006074:	617b      	str	r3, [r7, #20]
        break;
 8006076:	e0df      	b.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8006078:	4b75      	ldr	r3, [pc, #468]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800607a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800607c:	2202      	movs	r2, #2
 800607e:	4013      	ands	r3, r2
 8006080:	2b02      	cmp	r3, #2
 8006082:	d108      	bne.n	8006096 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
 8006084:	68fa      	ldr	r2, [r7, #12]
 8006086:	2380      	movs	r3, #128	; 0x80
 8006088:	02db      	lsls	r3, r3, #11
 800608a:	429a      	cmp	r2, r3
 800608c:	d103      	bne.n	8006096 <HAL_RCCEx_GetPeriphCLKFreq+0x4ca>
          frequency = LSI_VALUE;
 800608e:	23fa      	movs	r3, #250	; 0xfa
 8006090:	01db      	lsls	r3, r3, #7
 8006092:	617b      	str	r3, [r7, #20]
 8006094:	e021      	b.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8006096:	4b6e      	ldr	r3, [pc, #440]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	2380      	movs	r3, #128	; 0x80
 800609c:	00db      	lsls	r3, r3, #3
 800609e:	401a      	ands	r2, r3
 80060a0:	2380      	movs	r3, #128	; 0x80
 80060a2:	00db      	lsls	r3, r3, #3
 80060a4:	429a      	cmp	r2, r3
 80060a6:	d107      	bne.n	80060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 80060a8:	68fa      	ldr	r2, [r7, #12]
 80060aa:	2380      	movs	r3, #128	; 0x80
 80060ac:	031b      	lsls	r3, r3, #12
 80060ae:	429a      	cmp	r2, r3
 80060b0:	d102      	bne.n	80060b8 <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
          frequency = HSI_VALUE;
 80060b2:	4b68      	ldr	r3, [pc, #416]	; (8006254 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 80060b4:	617b      	str	r3, [r7, #20]
 80060b6:	e010      	b.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 80060b8:	4b65      	ldr	r3, [pc, #404]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80060ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80060bc:	2202      	movs	r2, #2
 80060be:	4013      	ands	r3, r2
 80060c0:	2b02      	cmp	r3, #2
 80060c2:	d000      	beq.n	80060c6 <HAL_RCCEx_GetPeriphCLKFreq+0x4fa>
 80060c4:	e0b8      	b.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80060c6:	68fa      	ldr	r2, [r7, #12]
 80060c8:	23c0      	movs	r3, #192	; 0xc0
 80060ca:	031b      	lsls	r3, r3, #12
 80060cc:	429a      	cmp	r2, r3
 80060ce:	d000      	beq.n	80060d2 <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 80060d0:	e0b2      	b.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
          frequency = LSE_VALUE;
 80060d2:	2380      	movs	r3, #128	; 0x80
 80060d4:	021b      	lsls	r3, r3, #8
 80060d6:	617b      	str	r3, [r7, #20]
        break;
 80060d8:	e0ae      	b.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
 80060da:	e0ad      	b.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x66c>
        srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 80060dc:	4b5c      	ldr	r3, [pc, #368]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80060de:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80060e0:	23c0      	movs	r3, #192	; 0xc0
 80060e2:	039b      	lsls	r3, r3, #14
 80060e4:	4013      	ands	r3, r2
 80060e6:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80060e8:	68fb      	ldr	r3, [r7, #12]
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d104      	bne.n	80060f8 <HAL_RCCEx_GetPeriphCLKFreq+0x52c>
          frequency = HAL_RCC_GetPCLK1Freq();
 80060ee:	f7ff fb9f 	bl	8005830 <HAL_RCC_GetPCLK1Freq>
 80060f2:	0003      	movs	r3, r0
 80060f4:	617b      	str	r3, [r7, #20]
        break;
 80060f6:	e0a1      	b.n	800623c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        else if ((HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80060f8:	4b55      	ldr	r3, [pc, #340]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80060fa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060fc:	2202      	movs	r2, #2
 80060fe:	4013      	ands	r3, r2
 8006100:	2b02      	cmp	r3, #2
 8006102:	d108      	bne.n	8006116 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
 8006104:	68fa      	ldr	r2, [r7, #12]
 8006106:	2380      	movs	r3, #128	; 0x80
 8006108:	035b      	lsls	r3, r3, #13
 800610a:	429a      	cmp	r2, r3
 800610c:	d103      	bne.n	8006116 <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
          frequency = LSI_VALUE;
 800610e:	23fa      	movs	r3, #250	; 0xfa
 8006110:	01db      	lsls	r3, r3, #7
 8006112:	617b      	str	r3, [r7, #20]
 8006114:	e021      	b.n	800615a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 8006116:	4b4e      	ldr	r3, [pc, #312]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	2380      	movs	r3, #128	; 0x80
 800611c:	00db      	lsls	r3, r3, #3
 800611e:	401a      	ands	r2, r3
 8006120:	2380      	movs	r3, #128	; 0x80
 8006122:	00db      	lsls	r3, r3, #3
 8006124:	429a      	cmp	r2, r3
 8006126:	d107      	bne.n	8006138 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
 8006128:	68fa      	ldr	r2, [r7, #12]
 800612a:	2380      	movs	r3, #128	; 0x80
 800612c:	039b      	lsls	r3, r3, #14
 800612e:	429a      	cmp	r2, r3
 8006130:	d102      	bne.n	8006138 <HAL_RCCEx_GetPeriphCLKFreq+0x56c>
          frequency = HSI_VALUE;
 8006132:	4b48      	ldr	r3, [pc, #288]	; (8006254 <HAL_RCCEx_GetPeriphCLKFreq+0x688>)
 8006134:	617b      	str	r3, [r7, #20]
 8006136:	e010      	b.n	800615a <HAL_RCCEx_GetPeriphCLKFreq+0x58e>
        else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8006138:	4b45      	ldr	r3, [pc, #276]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800613a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800613c:	2202      	movs	r2, #2
 800613e:	4013      	ands	r3, r2
 8006140:	2b02      	cmp	r3, #2
 8006142:	d000      	beq.n	8006146 <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 8006144:	e07a      	b.n	800623c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	23c0      	movs	r3, #192	; 0xc0
 800614a:	039b      	lsls	r3, r3, #14
 800614c:	429a      	cmp	r2, r3
 800614e:	d000      	beq.n	8006152 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 8006150:	e074      	b.n	800623c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
          frequency = LSE_VALUE;
 8006152:	2380      	movs	r3, #128	; 0x80
 8006154:	021b      	lsls	r3, r3, #8
 8006156:	617b      	str	r3, [r7, #20]
        break;
 8006158:	e070      	b.n	800623c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
 800615a:	e06f      	b.n	800623c <HAL_RCCEx_GetPeriphCLKFreq+0x670>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM1SEL);
 800615c:	4b3c      	ldr	r3, [pc, #240]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 800615e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006160:	2380      	movs	r3, #128	; 0x80
 8006162:	03db      	lsls	r3, r3, #15
 8006164:	4013      	ands	r3, r2
 8006166:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM1CLKSOURCE_PLL) /* PLL ? */
 8006168:	68fa      	ldr	r2, [r7, #12]
 800616a:	2380      	movs	r3, #128	; 0x80
 800616c:	03db      	lsls	r3, r3, #15
 800616e:	429a      	cmp	r2, r3
 8006170:	d11b      	bne.n	80061aa <HAL_RCCEx_GetPeriphCLKFreq+0x5de>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 8006172:	4b37      	ldr	r3, [pc, #220]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006174:	68da      	ldr	r2, [r3, #12]
 8006176:	2380      	movs	r3, #128	; 0x80
 8006178:	045b      	lsls	r3, r3, #17
 800617a:	4013      	ands	r3, r2
 800617c:	d060      	beq.n	8006240 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 800617e:	4b34      	ldr	r3, [pc, #208]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006180:	68db      	ldr	r3, [r3, #12]
 8006182:	0a1b      	lsrs	r3, r3, #8
 8006184:	227f      	movs	r2, #127	; 0x7f
 8006186:	4013      	ands	r3, r2
 8006188:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	68ba      	ldr	r2, [r7, #8]
 800618e:	435a      	muls	r2, r3
 8006190:	4b2f      	ldr	r3, [pc, #188]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	0e5b      	lsrs	r3, r3, #25
 8006196:	2107      	movs	r1, #7
 8006198:	400b      	ands	r3, r1
 800619a:	3301      	adds	r3, #1
 800619c:	0019      	movs	r1, r3
 800619e:	0010      	movs	r0, r2
 80061a0:	f7f9 ffb0 	bl	8000104 <__udivsi3>
 80061a4:	0003      	movs	r3, r0
 80061a6:	617b      	str	r3, [r7, #20]
        break;
 80061a8:	e04a      	b.n	8006240 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        else if (srcclk == RCC_TIM1CLKSOURCE_PCLK1) /* PCLK1 ? */
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d147      	bne.n	8006240 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = HAL_RCC_GetPCLK1Freq();
 80061b0:	f7ff fb3e 	bl	8005830 <HAL_RCC_GetPCLK1Freq>
 80061b4:	0003      	movs	r3, r0
 80061b6:	617b      	str	r3, [r7, #20]
        break;
 80061b8:	e042      	b.n	8006240 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
        srcclk = READ_BIT(RCC->CCIPR, RCC_CCIPR_TIM15SEL);
 80061ba:	4b25      	ldr	r3, [pc, #148]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80061bc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80061be:	2380      	movs	r3, #128	; 0x80
 80061c0:	045b      	lsls	r3, r3, #17
 80061c2:	4013      	ands	r3, r2
 80061c4:	60fb      	str	r3, [r7, #12]
        if (srcclk == RCC_TIM15CLKSOURCE_PLL) /* PLL ? */
 80061c6:	68fa      	ldr	r2, [r7, #12]
 80061c8:	2380      	movs	r3, #128	; 0x80
 80061ca:	045b      	lsls	r3, r3, #17
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d11b      	bne.n	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
          if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLLQCLK) != 0U)
 80061d0:	4b1f      	ldr	r3, [pc, #124]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80061d2:	68da      	ldr	r2, [r3, #12]
 80061d4:	2380      	movs	r3, #128	; 0x80
 80061d6:	045b      	lsls	r3, r3, #17
 80061d8:	4013      	ands	r3, r2
 80061da:	d033      	beq.n	8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
            plln = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos;
 80061dc:	4b1c      	ldr	r3, [pc, #112]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80061de:	68db      	ldr	r3, [r3, #12]
 80061e0:	0a1b      	lsrs	r3, r3, #8
 80061e2:	227f      	movs	r2, #127	; 0x7f
 80061e4:	4013      	ands	r3, r2
 80061e6:	60bb      	str	r3, [r7, #8]
            frequency = (pllvco * plln) / ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLQ) >> RCC_PLLCFGR_PLLQ_Pos) + 1U);
 80061e8:	693b      	ldr	r3, [r7, #16]
 80061ea:	68ba      	ldr	r2, [r7, #8]
 80061ec:	435a      	muls	r2, r3
 80061ee:	4b18      	ldr	r3, [pc, #96]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x684>)
 80061f0:	68db      	ldr	r3, [r3, #12]
 80061f2:	0e5b      	lsrs	r3, r3, #25
 80061f4:	2107      	movs	r1, #7
 80061f6:	400b      	ands	r3, r1
 80061f8:	3301      	adds	r3, #1
 80061fa:	0019      	movs	r1, r3
 80061fc:	0010      	movs	r0, r2
 80061fe:	f7f9 ff81 	bl	8000104 <__udivsi3>
 8006202:	0003      	movs	r3, r0
 8006204:	617b      	str	r3, [r7, #20]
        break;
 8006206:	e01d      	b.n	8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        else if (srcclk == RCC_TIM15CLKSOURCE_PCLK1) /* PCLK1 ? */
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d11a      	bne.n	8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
          frequency = HAL_RCC_GetPCLK1Freq();
 800620e:	f7ff fb0f 	bl	8005830 <HAL_RCC_GetPCLK1Freq>
 8006212:	0003      	movs	r3, r0
 8006214:	617b      	str	r3, [r7, #20]
        break;
 8006216:	e015      	b.n	8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x678>
        break;
 8006218:	46c0      	nop			; (mov r8, r8)
 800621a:	e014      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800621c:	46c0      	nop			; (mov r8, r8)
 800621e:	e012      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006220:	46c0      	nop			; (mov r8, r8)
 8006222:	e010      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006224:	46c0      	nop			; (mov r8, r8)
 8006226:	e00e      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006228:	46c0      	nop			; (mov r8, r8)
 800622a:	e00c      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800622c:	46c0      	nop			; (mov r8, r8)
 800622e:	e00a      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006230:	46c0      	nop			; (mov r8, r8)
 8006232:	e008      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006234:	46c0      	nop			; (mov r8, r8)
 8006236:	e006      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006238:	46c0      	nop			; (mov r8, r8)
 800623a:	e004      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 800623c:	46c0      	nop			; (mov r8, r8)
 800623e:	e002      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006240:	46c0      	nop			; (mov r8, r8)
 8006242:	e000      	b.n	8006246 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
        break;
 8006244:	46c0      	nop			; (mov r8, r8)
    }
  }

  return (frequency);
 8006246:	697b      	ldr	r3, [r7, #20]
}
 8006248:	0018      	movs	r0, r3
 800624a:	46bd      	mov	sp, r7
 800624c:	b006      	add	sp, #24
 800624e:	bd80      	pop	{r7, pc}
 8006250:	40021000 	.word	0x40021000
 8006254:	00f42400 	.word	0x00f42400
 8006258:	0000bb80 	.word	0x0000bb80

0800625c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b084      	sub	sp, #16
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d101      	bne.n	800626e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e0a8      	b.n	80063c0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006272:	2b00      	cmp	r3, #0
 8006274:	d109      	bne.n	800628a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	685a      	ldr	r2, [r3, #4]
 800627a:	2382      	movs	r3, #130	; 0x82
 800627c:	005b      	lsls	r3, r3, #1
 800627e:	429a      	cmp	r2, r3
 8006280:	d009      	beq.n	8006296 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2200      	movs	r2, #0
 8006286:	61da      	str	r2, [r3, #28]
 8006288:	e005      	b.n	8006296 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	2200      	movs	r2, #0
 800628e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2200      	movs	r2, #0
 8006294:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	2200      	movs	r2, #0
 800629a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	225d      	movs	r2, #93	; 0x5d
 80062a0:	5c9b      	ldrb	r3, [r3, r2]
 80062a2:	b2db      	uxtb	r3, r3
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d107      	bne.n	80062b8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	225c      	movs	r2, #92	; 0x5c
 80062ac:	2100      	movs	r1, #0
 80062ae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	0018      	movs	r0, r3
 80062b4:	f7fc fad8 	bl	8002868 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	225d      	movs	r2, #93	; 0x5d
 80062bc:	2102      	movs	r1, #2
 80062be:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	2140      	movs	r1, #64	; 0x40
 80062cc:	438a      	bics	r2, r1
 80062ce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	68da      	ldr	r2, [r3, #12]
 80062d4:	23e0      	movs	r3, #224	; 0xe0
 80062d6:	00db      	lsls	r3, r3, #3
 80062d8:	429a      	cmp	r2, r3
 80062da:	d902      	bls.n	80062e2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80062dc:	2300      	movs	r3, #0
 80062de:	60fb      	str	r3, [r7, #12]
 80062e0:	e002      	b.n	80062e8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80062e2:	2380      	movs	r3, #128	; 0x80
 80062e4:	015b      	lsls	r3, r3, #5
 80062e6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	68da      	ldr	r2, [r3, #12]
 80062ec:	23f0      	movs	r3, #240	; 0xf0
 80062ee:	011b      	lsls	r3, r3, #4
 80062f0:	429a      	cmp	r2, r3
 80062f2:	d008      	beq.n	8006306 <HAL_SPI_Init+0xaa>
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	68da      	ldr	r2, [r3, #12]
 80062f8:	23e0      	movs	r3, #224	; 0xe0
 80062fa:	00db      	lsls	r3, r3, #3
 80062fc:	429a      	cmp	r2, r3
 80062fe:	d002      	beq.n	8006306 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2200      	movs	r2, #0
 8006304:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	685a      	ldr	r2, [r3, #4]
 800630a:	2382      	movs	r3, #130	; 0x82
 800630c:	005b      	lsls	r3, r3, #1
 800630e:	401a      	ands	r2, r3
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6899      	ldr	r1, [r3, #8]
 8006314:	2384      	movs	r3, #132	; 0x84
 8006316:	021b      	lsls	r3, r3, #8
 8006318:	400b      	ands	r3, r1
 800631a:	431a      	orrs	r2, r3
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	691b      	ldr	r3, [r3, #16]
 8006320:	2102      	movs	r1, #2
 8006322:	400b      	ands	r3, r1
 8006324:	431a      	orrs	r2, r3
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	695b      	ldr	r3, [r3, #20]
 800632a:	2101      	movs	r1, #1
 800632c:	400b      	ands	r3, r1
 800632e:	431a      	orrs	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6999      	ldr	r1, [r3, #24]
 8006334:	2380      	movs	r3, #128	; 0x80
 8006336:	009b      	lsls	r3, r3, #2
 8006338:	400b      	ands	r3, r1
 800633a:	431a      	orrs	r2, r3
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	69db      	ldr	r3, [r3, #28]
 8006340:	2138      	movs	r1, #56	; 0x38
 8006342:	400b      	ands	r3, r1
 8006344:	431a      	orrs	r2, r3
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6a1b      	ldr	r3, [r3, #32]
 800634a:	2180      	movs	r1, #128	; 0x80
 800634c:	400b      	ands	r3, r1
 800634e:	431a      	orrs	r2, r3
 8006350:	0011      	movs	r1, r2
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006356:	2380      	movs	r3, #128	; 0x80
 8006358:	019b      	lsls	r3, r3, #6
 800635a:	401a      	ands	r2, r3
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	430a      	orrs	r2, r1
 8006362:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	699b      	ldr	r3, [r3, #24]
 8006368:	0c1b      	lsrs	r3, r3, #16
 800636a:	2204      	movs	r2, #4
 800636c:	401a      	ands	r2, r3
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006372:	2110      	movs	r1, #16
 8006374:	400b      	ands	r3, r1
 8006376:	431a      	orrs	r2, r3
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800637c:	2108      	movs	r1, #8
 800637e:	400b      	ands	r3, r1
 8006380:	431a      	orrs	r2, r3
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	68d9      	ldr	r1, [r3, #12]
 8006386:	23f0      	movs	r3, #240	; 0xf0
 8006388:	011b      	lsls	r3, r3, #4
 800638a:	400b      	ands	r3, r1
 800638c:	431a      	orrs	r2, r3
 800638e:	0011      	movs	r1, r2
 8006390:	68fa      	ldr	r2, [r7, #12]
 8006392:	2380      	movs	r3, #128	; 0x80
 8006394:	015b      	lsls	r3, r3, #5
 8006396:	401a      	ands	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	430a      	orrs	r2, r1
 800639e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	69da      	ldr	r2, [r3, #28]
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	4907      	ldr	r1, [pc, #28]	; (80063c8 <HAL_SPI_Init+0x16c>)
 80063ac:	400a      	ands	r2, r1
 80063ae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2200      	movs	r2, #0
 80063b4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	225d      	movs	r2, #93	; 0x5d
 80063ba:	2101      	movs	r1, #1
 80063bc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80063be:	2300      	movs	r3, #0
}
 80063c0:	0018      	movs	r0, r3
 80063c2:	46bd      	mov	sp, r7
 80063c4:	b004      	add	sp, #16
 80063c6:	bd80      	pop	{r7, pc}
 80063c8:	fffff7ff 	.word	0xfffff7ff

080063cc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063cc:	b580      	push	{r7, lr}
 80063ce:	b088      	sub	sp, #32
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	60f8      	str	r0, [r7, #12]
 80063d4:	60b9      	str	r1, [r7, #8]
 80063d6:	603b      	str	r3, [r7, #0]
 80063d8:	1dbb      	adds	r3, r7, #6
 80063da:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80063dc:	231f      	movs	r3, #31
 80063de:	18fb      	adds	r3, r7, r3
 80063e0:	2200      	movs	r2, #0
 80063e2:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	225c      	movs	r2, #92	; 0x5c
 80063e8:	5c9b      	ldrb	r3, [r3, r2]
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d101      	bne.n	80063f2 <HAL_SPI_Transmit+0x26>
 80063ee:	2302      	movs	r3, #2
 80063f0:	e140      	b.n	8006674 <HAL_SPI_Transmit+0x2a8>
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	225c      	movs	r2, #92	; 0x5c
 80063f6:	2101      	movs	r1, #1
 80063f8:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80063fa:	f7fc fd2b 	bl	8002e54 <HAL_GetTick>
 80063fe:	0003      	movs	r3, r0
 8006400:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006402:	2316      	movs	r3, #22
 8006404:	18fb      	adds	r3, r7, r3
 8006406:	1dba      	adds	r2, r7, #6
 8006408:	8812      	ldrh	r2, [r2, #0]
 800640a:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	225d      	movs	r2, #93	; 0x5d
 8006410:	5c9b      	ldrb	r3, [r3, r2]
 8006412:	b2db      	uxtb	r3, r3
 8006414:	2b01      	cmp	r3, #1
 8006416:	d004      	beq.n	8006422 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 8006418:	231f      	movs	r3, #31
 800641a:	18fb      	adds	r3, r7, r3
 800641c:	2202      	movs	r2, #2
 800641e:	701a      	strb	r2, [r3, #0]
    goto error;
 8006420:	e11d      	b.n	800665e <HAL_SPI_Transmit+0x292>
  }

  if ((pData == NULL) || (Size == 0U))
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d003      	beq.n	8006430 <HAL_SPI_Transmit+0x64>
 8006428:	1dbb      	adds	r3, r7, #6
 800642a:	881b      	ldrh	r3, [r3, #0]
 800642c:	2b00      	cmp	r3, #0
 800642e:	d104      	bne.n	800643a <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8006430:	231f      	movs	r3, #31
 8006432:	18fb      	adds	r3, r7, r3
 8006434:	2201      	movs	r2, #1
 8006436:	701a      	strb	r2, [r3, #0]
    goto error;
 8006438:	e111      	b.n	800665e <HAL_SPI_Transmit+0x292>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	225d      	movs	r2, #93	; 0x5d
 800643e:	2103      	movs	r1, #3
 8006440:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	2200      	movs	r2, #0
 8006446:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006448:	68fb      	ldr	r3, [r7, #12]
 800644a:	68ba      	ldr	r2, [r7, #8]
 800644c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	1dba      	adds	r2, r7, #6
 8006452:	8812      	ldrh	r2, [r2, #0]
 8006454:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	1dba      	adds	r2, r7, #6
 800645a:	8812      	ldrh	r2, [r2, #0]
 800645c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	2200      	movs	r2, #0
 8006462:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	2244      	movs	r2, #68	; 0x44
 8006468:	2100      	movs	r1, #0
 800646a:	5299      	strh	r1, [r3, r2]
  hspi->RxXferCount = 0U;
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	2246      	movs	r2, #70	; 0x46
 8006470:	2100      	movs	r1, #0
 8006472:	5299      	strh	r1, [r3, r2]
  hspi->TxISR       = NULL;
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2200      	movs	r2, #0
 8006478:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	689a      	ldr	r2, [r3, #8]
 8006484:	2380      	movs	r3, #128	; 0x80
 8006486:	021b      	lsls	r3, r3, #8
 8006488:	429a      	cmp	r2, r3
 800648a:	d110      	bne.n	80064ae <HAL_SPI_Transmit+0xe2>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	681a      	ldr	r2, [r3, #0]
 8006492:	68fb      	ldr	r3, [r7, #12]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	2140      	movs	r1, #64	; 0x40
 8006498:	438a      	bics	r2, r1
 800649a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	681a      	ldr	r2, [r3, #0]
 80064a2:	68fb      	ldr	r3, [r7, #12]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	2180      	movs	r1, #128	; 0x80
 80064a8:	01c9      	lsls	r1, r1, #7
 80064aa:	430a      	orrs	r2, r1
 80064ac:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80064ae:	68fb      	ldr	r3, [r7, #12]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	2240      	movs	r2, #64	; 0x40
 80064b6:	4013      	ands	r3, r2
 80064b8:	2b40      	cmp	r3, #64	; 0x40
 80064ba:	d007      	beq.n	80064cc <HAL_SPI_Transmit+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	681a      	ldr	r2, [r3, #0]
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	2140      	movs	r1, #64	; 0x40
 80064c8:	430a      	orrs	r2, r1
 80064ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	68da      	ldr	r2, [r3, #12]
 80064d0:	23e0      	movs	r3, #224	; 0xe0
 80064d2:	00db      	lsls	r3, r3, #3
 80064d4:	429a      	cmp	r2, r3
 80064d6:	d94e      	bls.n	8006576 <HAL_SPI_Transmit+0x1aa>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	685b      	ldr	r3, [r3, #4]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d004      	beq.n	80064ea <HAL_SPI_Transmit+0x11e>
 80064e0:	2316      	movs	r3, #22
 80064e2:	18fb      	adds	r3, r7, r3
 80064e4:	881b      	ldrh	r3, [r3, #0]
 80064e6:	2b01      	cmp	r3, #1
 80064e8:	d13f      	bne.n	800656a <HAL_SPI_Transmit+0x19e>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064ee:	881a      	ldrh	r2, [r3, #0]
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064fa:	1c9a      	adds	r2, r3, #2
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006504:	b29b      	uxth	r3, r3
 8006506:	3b01      	subs	r3, #1
 8006508:	b29a      	uxth	r2, r3
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800650e:	e02c      	b.n	800656a <HAL_SPI_Transmit+0x19e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	689b      	ldr	r3, [r3, #8]
 8006516:	2202      	movs	r2, #2
 8006518:	4013      	ands	r3, r2
 800651a:	2b02      	cmp	r3, #2
 800651c:	d112      	bne.n	8006544 <HAL_SPI_Transmit+0x178>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006522:	881a      	ldrh	r2, [r3, #0]
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800652e:	1c9a      	adds	r2, r3, #2
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006534:	68fb      	ldr	r3, [r7, #12]
 8006536:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006538:	b29b      	uxth	r3, r3
 800653a:	3b01      	subs	r3, #1
 800653c:	b29a      	uxth	r2, r3
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006542:	e012      	b.n	800656a <HAL_SPI_Transmit+0x19e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006544:	f7fc fc86 	bl	8002e54 <HAL_GetTick>
 8006548:	0002      	movs	r2, r0
 800654a:	69bb      	ldr	r3, [r7, #24]
 800654c:	1ad3      	subs	r3, r2, r3
 800654e:	683a      	ldr	r2, [r7, #0]
 8006550:	429a      	cmp	r2, r3
 8006552:	d802      	bhi.n	800655a <HAL_SPI_Transmit+0x18e>
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	3301      	adds	r3, #1
 8006558:	d102      	bne.n	8006560 <HAL_SPI_Transmit+0x194>
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	2b00      	cmp	r3, #0
 800655e:	d104      	bne.n	800656a <HAL_SPI_Transmit+0x19e>
        {
          errorcode = HAL_TIMEOUT;
 8006560:	231f      	movs	r3, #31
 8006562:	18fb      	adds	r3, r7, r3
 8006564:	2203      	movs	r2, #3
 8006566:	701a      	strb	r2, [r3, #0]
          goto error;
 8006568:	e079      	b.n	800665e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800656e:	b29b      	uxth	r3, r3
 8006570:	2b00      	cmp	r3, #0
 8006572:	d1cd      	bne.n	8006510 <HAL_SPI_Transmit+0x144>
 8006574:	e04f      	b.n	8006616 <HAL_SPI_Transmit+0x24a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	685b      	ldr	r3, [r3, #4]
 800657a:	2b00      	cmp	r3, #0
 800657c:	d004      	beq.n	8006588 <HAL_SPI_Transmit+0x1bc>
 800657e:	2316      	movs	r3, #22
 8006580:	18fb      	adds	r3, r7, r3
 8006582:	881b      	ldrh	r3, [r3, #0]
 8006584:	2b01      	cmp	r3, #1
 8006586:	d141      	bne.n	800660c <HAL_SPI_Transmit+0x240>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	330c      	adds	r3, #12
 8006592:	7812      	ldrb	r2, [r2, #0]
 8006594:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800659a:	1c5a      	adds	r2, r3, #1
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	3b01      	subs	r3, #1
 80065a8:	b29a      	uxth	r2, r3
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while (hspi->TxXferCount > 0U)
 80065ae:	e02d      	b.n	800660c <HAL_SPI_Transmit+0x240>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	689b      	ldr	r3, [r3, #8]
 80065b6:	2202      	movs	r2, #2
 80065b8:	4013      	ands	r3, r2
 80065ba:	2b02      	cmp	r3, #2
 80065bc:	d113      	bne.n	80065e6 <HAL_SPI_Transmit+0x21a>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	330c      	adds	r3, #12
 80065c8:	7812      	ldrb	r2, [r2, #0]
 80065ca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80065d0:	1c5a      	adds	r2, r3, #1
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80065da:	b29b      	uxth	r3, r3
 80065dc:	3b01      	subs	r3, #1
 80065de:	b29a      	uxth	r2, r3
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80065e4:	e012      	b.n	800660c <HAL_SPI_Transmit+0x240>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80065e6:	f7fc fc35 	bl	8002e54 <HAL_GetTick>
 80065ea:	0002      	movs	r2, r0
 80065ec:	69bb      	ldr	r3, [r7, #24]
 80065ee:	1ad3      	subs	r3, r2, r3
 80065f0:	683a      	ldr	r2, [r7, #0]
 80065f2:	429a      	cmp	r2, r3
 80065f4:	d802      	bhi.n	80065fc <HAL_SPI_Transmit+0x230>
 80065f6:	683b      	ldr	r3, [r7, #0]
 80065f8:	3301      	adds	r3, #1
 80065fa:	d102      	bne.n	8006602 <HAL_SPI_Transmit+0x236>
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d104      	bne.n	800660c <HAL_SPI_Transmit+0x240>
        {
          errorcode = HAL_TIMEOUT;
 8006602:	231f      	movs	r3, #31
 8006604:	18fb      	adds	r3, r7, r3
 8006606:	2203      	movs	r2, #3
 8006608:	701a      	strb	r2, [r3, #0]
          goto error;
 800660a:	e028      	b.n	800665e <HAL_SPI_Transmit+0x292>
    while (hspi->TxXferCount > 0U)
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006610:	b29b      	uxth	r3, r3
 8006612:	2b00      	cmp	r3, #0
 8006614:	d1cc      	bne.n	80065b0 <HAL_SPI_Transmit+0x1e4>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006616:	69ba      	ldr	r2, [r7, #24]
 8006618:	6839      	ldr	r1, [r7, #0]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	0018      	movs	r0, r3
 800661e:	f000 fde9 	bl	80071f4 <SPI_EndRxTxTransaction>
 8006622:	1e03      	subs	r3, r0, #0
 8006624:	d002      	beq.n	800662c <HAL_SPI_Transmit+0x260>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	2220      	movs	r2, #32
 800662a:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	689b      	ldr	r3, [r3, #8]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d10a      	bne.n	800664a <HAL_SPI_Transmit+0x27e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006634:	2300      	movs	r3, #0
 8006636:	613b      	str	r3, [r7, #16]
 8006638:	68fb      	ldr	r3, [r7, #12]
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	68db      	ldr	r3, [r3, #12]
 800663e:	613b      	str	r3, [r7, #16]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	689b      	ldr	r3, [r3, #8]
 8006646:	613b      	str	r3, [r7, #16]
 8006648:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800664e:	2b00      	cmp	r3, #0
 8006650:	d004      	beq.n	800665c <HAL_SPI_Transmit+0x290>
  {
    errorcode = HAL_ERROR;
 8006652:	231f      	movs	r3, #31
 8006654:	18fb      	adds	r3, r7, r3
 8006656:	2201      	movs	r2, #1
 8006658:	701a      	strb	r2, [r3, #0]
 800665a:	e000      	b.n	800665e <HAL_SPI_Transmit+0x292>
  }

error:
 800665c:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	225d      	movs	r2, #93	; 0x5d
 8006662:	2101      	movs	r1, #1
 8006664:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	225c      	movs	r2, #92	; 0x5c
 800666a:	2100      	movs	r1, #0
 800666c:	5499      	strb	r1, [r3, r2]
  return errorcode;
 800666e:	231f      	movs	r3, #31
 8006670:	18fb      	adds	r3, r7, r3
 8006672:	781b      	ldrb	r3, [r3, #0]
}
 8006674:	0018      	movs	r0, r3
 8006676:	46bd      	mov	sp, r7
 8006678:	b008      	add	sp, #32
 800667a:	bd80      	pop	{r7, pc}

0800667c <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800667c:	b590      	push	{r4, r7, lr}
 800667e:	b089      	sub	sp, #36	; 0x24
 8006680:	af02      	add	r7, sp, #8
 8006682:	60f8      	str	r0, [r7, #12]
 8006684:	60b9      	str	r1, [r7, #8]
 8006686:	603b      	str	r3, [r7, #0]
 8006688:	1dbb      	adds	r3, r7, #6
 800668a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800668c:	2317      	movs	r3, #23
 800668e:	18fb      	adds	r3, r7, r3
 8006690:	2200      	movs	r2, #0
 8006692:	701a      	strb	r2, [r3, #0]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006694:	68fb      	ldr	r3, [r7, #12]
 8006696:	685a      	ldr	r2, [r3, #4]
 8006698:	2382      	movs	r3, #130	; 0x82
 800669a:	005b      	lsls	r3, r3, #1
 800669c:	429a      	cmp	r2, r3
 800669e:	d113      	bne.n	80066c8 <HAL_SPI_Receive+0x4c>
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d10f      	bne.n	80066c8 <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	225d      	movs	r2, #93	; 0x5d
 80066ac:	2104      	movs	r1, #4
 80066ae:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80066b0:	1dbb      	adds	r3, r7, #6
 80066b2:	881c      	ldrh	r4, [r3, #0]
 80066b4:	68ba      	ldr	r2, [r7, #8]
 80066b6:	68b9      	ldr	r1, [r7, #8]
 80066b8:	68f8      	ldr	r0, [r7, #12]
 80066ba:	683b      	ldr	r3, [r7, #0]
 80066bc:	9300      	str	r3, [sp, #0]
 80066be:	0023      	movs	r3, r4
 80066c0:	f000 f928 	bl	8006914 <HAL_SPI_TransmitReceive>
 80066c4:	0003      	movs	r3, r0
 80066c6:	e11c      	b.n	8006902 <HAL_SPI_Receive+0x286>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	225c      	movs	r2, #92	; 0x5c
 80066cc:	5c9b      	ldrb	r3, [r3, r2]
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d101      	bne.n	80066d6 <HAL_SPI_Receive+0x5a>
 80066d2:	2302      	movs	r3, #2
 80066d4:	e115      	b.n	8006902 <HAL_SPI_Receive+0x286>
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	225c      	movs	r2, #92	; 0x5c
 80066da:	2101      	movs	r1, #1
 80066dc:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80066de:	f7fc fbb9 	bl	8002e54 <HAL_GetTick>
 80066e2:	0003      	movs	r3, r0
 80066e4:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	225d      	movs	r2, #93	; 0x5d
 80066ea:	5c9b      	ldrb	r3, [r3, r2]
 80066ec:	b2db      	uxtb	r3, r3
 80066ee:	2b01      	cmp	r3, #1
 80066f0:	d004      	beq.n	80066fc <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 80066f2:	2317      	movs	r3, #23
 80066f4:	18fb      	adds	r3, r7, r3
 80066f6:	2202      	movs	r2, #2
 80066f8:	701a      	strb	r2, [r3, #0]
    goto error;
 80066fa:	e0f7      	b.n	80068ec <HAL_SPI_Receive+0x270>
  }

  if ((pData == NULL) || (Size == 0U))
 80066fc:	68bb      	ldr	r3, [r7, #8]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d003      	beq.n	800670a <HAL_SPI_Receive+0x8e>
 8006702:	1dbb      	adds	r3, r7, #6
 8006704:	881b      	ldrh	r3, [r3, #0]
 8006706:	2b00      	cmp	r3, #0
 8006708:	d104      	bne.n	8006714 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 800670a:	2317      	movs	r3, #23
 800670c:	18fb      	adds	r3, r7, r3
 800670e:	2201      	movs	r2, #1
 8006710:	701a      	strb	r2, [r3, #0]
    goto error;
 8006712:	e0eb      	b.n	80068ec <HAL_SPI_Receive+0x270>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	225d      	movs	r2, #93	; 0x5d
 8006718:	2104      	movs	r1, #4
 800671a:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2200      	movs	r2, #0
 8006720:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	68ba      	ldr	r2, [r7, #8]
 8006726:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	1dba      	adds	r2, r7, #6
 800672c:	2144      	movs	r1, #68	; 0x44
 800672e:	8812      	ldrh	r2, [r2, #0]
 8006730:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	1dba      	adds	r2, r7, #6
 8006736:	2146      	movs	r1, #70	; 0x46
 8006738:	8812      	ldrh	r2, [r2, #0]
 800673a:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	2200      	movs	r2, #0
 8006740:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	2200      	movs	r2, #0
 8006746:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	2200      	movs	r2, #0
 800674c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2200      	movs	r2, #0
 8006752:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2200      	movs	r2, #0
 8006758:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	68da      	ldr	r2, [r3, #12]
 800675e:	23e0      	movs	r3, #224	; 0xe0
 8006760:	00db      	lsls	r3, r3, #3
 8006762:	429a      	cmp	r2, r3
 8006764:	d908      	bls.n	8006778 <HAL_SPI_Receive+0xfc>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	685a      	ldr	r2, [r3, #4]
 800676c:	68fb      	ldr	r3, [r7, #12]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	4966      	ldr	r1, [pc, #408]	; (800690c <HAL_SPI_Receive+0x290>)
 8006772:	400a      	ands	r2, r1
 8006774:	605a      	str	r2, [r3, #4]
 8006776:	e008      	b.n	800678a <HAL_SPI_Receive+0x10e>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006778:	68fb      	ldr	r3, [r7, #12]
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	685a      	ldr	r2, [r3, #4]
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	2180      	movs	r1, #128	; 0x80
 8006784:	0149      	lsls	r1, r1, #5
 8006786:	430a      	orrs	r2, r1
 8006788:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	689a      	ldr	r2, [r3, #8]
 800678e:	2380      	movs	r3, #128	; 0x80
 8006790:	021b      	lsls	r3, r3, #8
 8006792:	429a      	cmp	r2, r3
 8006794:	d10f      	bne.n	80067b6 <HAL_SPI_Receive+0x13a>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	681a      	ldr	r2, [r3, #0]
 800679c:	68fb      	ldr	r3, [r7, #12]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	2140      	movs	r1, #64	; 0x40
 80067a2:	438a      	bics	r2, r1
 80067a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	681a      	ldr	r2, [r3, #0]
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	4957      	ldr	r1, [pc, #348]	; (8006910 <HAL_SPI_Receive+0x294>)
 80067b2:	400a      	ands	r2, r1
 80067b4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	2240      	movs	r2, #64	; 0x40
 80067be:	4013      	ands	r3, r2
 80067c0:	2b40      	cmp	r3, #64	; 0x40
 80067c2:	d007      	beq.n	80067d4 <HAL_SPI_Receive+0x158>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	68fb      	ldr	r3, [r7, #12]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	2140      	movs	r1, #64	; 0x40
 80067d0:	430a      	orrs	r2, r1
 80067d2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	68da      	ldr	r2, [r3, #12]
 80067d8:	23e0      	movs	r3, #224	; 0xe0
 80067da:	00db      	lsls	r3, r3, #3
 80067dc:	429a      	cmp	r2, r3
 80067de:	d900      	bls.n	80067e2 <HAL_SPI_Receive+0x166>
 80067e0:	e069      	b.n	80068b6 <HAL_SPI_Receive+0x23a>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80067e2:	e031      	b.n	8006848 <HAL_SPI_Receive+0x1cc>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	689b      	ldr	r3, [r3, #8]
 80067ea:	2201      	movs	r2, #1
 80067ec:	4013      	ands	r3, r2
 80067ee:	2b01      	cmp	r3, #1
 80067f0:	d117      	bne.n	8006822 <HAL_SPI_Receive+0x1a6>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80067f2:	68fb      	ldr	r3, [r7, #12]
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	330c      	adds	r3, #12
 80067f8:	001a      	movs	r2, r3
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067fe:	7812      	ldrb	r2, [r2, #0]
 8006800:	b2d2      	uxtb	r2, r2
 8006802:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006808:	1c5a      	adds	r2, r3, #1
 800680a:	68fb      	ldr	r3, [r7, #12]
 800680c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	2246      	movs	r2, #70	; 0x46
 8006812:	5a9b      	ldrh	r3, [r3, r2]
 8006814:	b29b      	uxth	r3, r3
 8006816:	3b01      	subs	r3, #1
 8006818:	b299      	uxth	r1, r3
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	2246      	movs	r2, #70	; 0x46
 800681e:	5299      	strh	r1, [r3, r2]
 8006820:	e012      	b.n	8006848 <HAL_SPI_Receive+0x1cc>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006822:	f7fc fb17 	bl	8002e54 <HAL_GetTick>
 8006826:	0002      	movs	r2, r0
 8006828:	693b      	ldr	r3, [r7, #16]
 800682a:	1ad3      	subs	r3, r2, r3
 800682c:	683a      	ldr	r2, [r7, #0]
 800682e:	429a      	cmp	r2, r3
 8006830:	d802      	bhi.n	8006838 <HAL_SPI_Receive+0x1bc>
 8006832:	683b      	ldr	r3, [r7, #0]
 8006834:	3301      	adds	r3, #1
 8006836:	d102      	bne.n	800683e <HAL_SPI_Receive+0x1c2>
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d104      	bne.n	8006848 <HAL_SPI_Receive+0x1cc>
        {
          errorcode = HAL_TIMEOUT;
 800683e:	2317      	movs	r3, #23
 8006840:	18fb      	adds	r3, r7, r3
 8006842:	2203      	movs	r2, #3
 8006844:	701a      	strb	r2, [r3, #0]
          goto error;
 8006846:	e051      	b.n	80068ec <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2246      	movs	r2, #70	; 0x46
 800684c:	5a9b      	ldrh	r3, [r3, r2]
 800684e:	b29b      	uxth	r3, r3
 8006850:	2b00      	cmp	r3, #0
 8006852:	d1c7      	bne.n	80067e4 <HAL_SPI_Receive+0x168>
 8006854:	e035      	b.n	80068c2 <HAL_SPI_Receive+0x246>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	689b      	ldr	r3, [r3, #8]
 800685c:	2201      	movs	r2, #1
 800685e:	4013      	ands	r3, r2
 8006860:	2b01      	cmp	r3, #1
 8006862:	d115      	bne.n	8006890 <HAL_SPI_Receive+0x214>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	68da      	ldr	r2, [r3, #12]
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800686e:	b292      	uxth	r2, r2
 8006870:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006876:	1c9a      	adds	r2, r3, #2
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	2246      	movs	r2, #70	; 0x46
 8006880:	5a9b      	ldrh	r3, [r3, r2]
 8006882:	b29b      	uxth	r3, r3
 8006884:	3b01      	subs	r3, #1
 8006886:	b299      	uxth	r1, r3
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	2246      	movs	r2, #70	; 0x46
 800688c:	5299      	strh	r1, [r3, r2]
 800688e:	e012      	b.n	80068b6 <HAL_SPI_Receive+0x23a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006890:	f7fc fae0 	bl	8002e54 <HAL_GetTick>
 8006894:	0002      	movs	r2, r0
 8006896:	693b      	ldr	r3, [r7, #16]
 8006898:	1ad3      	subs	r3, r2, r3
 800689a:	683a      	ldr	r2, [r7, #0]
 800689c:	429a      	cmp	r2, r3
 800689e:	d802      	bhi.n	80068a6 <HAL_SPI_Receive+0x22a>
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	3301      	adds	r3, #1
 80068a4:	d102      	bne.n	80068ac <HAL_SPI_Receive+0x230>
 80068a6:	683b      	ldr	r3, [r7, #0]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d104      	bne.n	80068b6 <HAL_SPI_Receive+0x23a>
        {
          errorcode = HAL_TIMEOUT;
 80068ac:	2317      	movs	r3, #23
 80068ae:	18fb      	adds	r3, r7, r3
 80068b0:	2203      	movs	r2, #3
 80068b2:	701a      	strb	r2, [r3, #0]
          goto error;
 80068b4:	e01a      	b.n	80068ec <HAL_SPI_Receive+0x270>
    while (hspi->RxXferCount > 0U)
 80068b6:	68fb      	ldr	r3, [r7, #12]
 80068b8:	2246      	movs	r2, #70	; 0x46
 80068ba:	5a9b      	ldrh	r3, [r3, r2]
 80068bc:	b29b      	uxth	r3, r3
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1c9      	bne.n	8006856 <HAL_SPI_Receive+0x1da>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80068c2:	693a      	ldr	r2, [r7, #16]
 80068c4:	6839      	ldr	r1, [r7, #0]
 80068c6:	68fb      	ldr	r3, [r7, #12]
 80068c8:	0018      	movs	r0, r3
 80068ca:	f000 fc35 	bl	8007138 <SPI_EndRxTransaction>
 80068ce:	1e03      	subs	r3, r0, #0
 80068d0:	d002      	beq.n	80068d8 <HAL_SPI_Receive+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	2220      	movs	r2, #32
 80068d6:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d004      	beq.n	80068ea <HAL_SPI_Receive+0x26e>
  {
    errorcode = HAL_ERROR;
 80068e0:	2317      	movs	r3, #23
 80068e2:	18fb      	adds	r3, r7, r3
 80068e4:	2201      	movs	r2, #1
 80068e6:	701a      	strb	r2, [r3, #0]
 80068e8:	e000      	b.n	80068ec <HAL_SPI_Receive+0x270>
  }

error :
 80068ea:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80068ec:	68fb      	ldr	r3, [r7, #12]
 80068ee:	225d      	movs	r2, #93	; 0x5d
 80068f0:	2101      	movs	r1, #1
 80068f2:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	225c      	movs	r2, #92	; 0x5c
 80068f8:	2100      	movs	r1, #0
 80068fa:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80068fc:	2317      	movs	r3, #23
 80068fe:	18fb      	adds	r3, r7, r3
 8006900:	781b      	ldrb	r3, [r3, #0]
}
 8006902:	0018      	movs	r0, r3
 8006904:	46bd      	mov	sp, r7
 8006906:	b007      	add	sp, #28
 8006908:	bd90      	pop	{r4, r7, pc}
 800690a:	46c0      	nop			; (mov r8, r8)
 800690c:	ffffefff 	.word	0xffffefff
 8006910:	ffffbfff 	.word	0xffffbfff

08006914 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8006914:	b580      	push	{r7, lr}
 8006916:	b08a      	sub	sp, #40	; 0x28
 8006918:	af00      	add	r7, sp, #0
 800691a:	60f8      	str	r0, [r7, #12]
 800691c:	60b9      	str	r1, [r7, #8]
 800691e:	607a      	str	r2, [r7, #4]
 8006920:	001a      	movs	r2, r3
 8006922:	1cbb      	adds	r3, r7, #2
 8006924:	801a      	strh	r2, [r3, #0]
  uint32_t             spi_cr1;
  uint32_t             spi_cr2;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006926:	2301      	movs	r3, #1
 8006928:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800692a:	2323      	movs	r3, #35	; 0x23
 800692c:	18fb      	adds	r3, r7, r3
 800692e:	2200      	movs	r2, #0
 8006930:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	225c      	movs	r2, #92	; 0x5c
 8006936:	5c9b      	ldrb	r3, [r3, r2]
 8006938:	2b01      	cmp	r3, #1
 800693a:	d101      	bne.n	8006940 <HAL_SPI_TransmitReceive+0x2c>
 800693c:	2302      	movs	r3, #2
 800693e:	e1b5      	b.n	8006cac <HAL_SPI_TransmitReceive+0x398>
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	225c      	movs	r2, #92	; 0x5c
 8006944:	2101      	movs	r1, #1
 8006946:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006948:	f7fc fa84 	bl	8002e54 <HAL_GetTick>
 800694c:	0003      	movs	r3, r0
 800694e:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006950:	201b      	movs	r0, #27
 8006952:	183b      	adds	r3, r7, r0
 8006954:	68fa      	ldr	r2, [r7, #12]
 8006956:	215d      	movs	r1, #93	; 0x5d
 8006958:	5c52      	ldrb	r2, [r2, r1]
 800695a:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8006962:	2312      	movs	r3, #18
 8006964:	18fb      	adds	r3, r7, r3
 8006966:	1cba      	adds	r2, r7, #2
 8006968:	8812      	ldrh	r2, [r2, #0]
 800696a:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800696c:	183b      	adds	r3, r7, r0
 800696e:	781b      	ldrb	r3, [r3, #0]
 8006970:	2b01      	cmp	r3, #1
 8006972:	d011      	beq.n	8006998 <HAL_SPI_TransmitReceive+0x84>
 8006974:	697a      	ldr	r2, [r7, #20]
 8006976:	2382      	movs	r3, #130	; 0x82
 8006978:	005b      	lsls	r3, r3, #1
 800697a:	429a      	cmp	r2, r3
 800697c:	d107      	bne.n	800698e <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	689b      	ldr	r3, [r3, #8]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d103      	bne.n	800698e <HAL_SPI_TransmitReceive+0x7a>
 8006986:	183b      	adds	r3, r7, r0
 8006988:	781b      	ldrb	r3, [r3, #0]
 800698a:	2b04      	cmp	r3, #4
 800698c:	d004      	beq.n	8006998 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 800698e:	2323      	movs	r3, #35	; 0x23
 8006990:	18fb      	adds	r3, r7, r3
 8006992:	2202      	movs	r2, #2
 8006994:	701a      	strb	r2, [r3, #0]
    goto error;
 8006996:	e17e      	b.n	8006c96 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006998:	68bb      	ldr	r3, [r7, #8]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d006      	beq.n	80069ac <HAL_SPI_TransmitReceive+0x98>
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d003      	beq.n	80069ac <HAL_SPI_TransmitReceive+0x98>
 80069a4:	1cbb      	adds	r3, r7, #2
 80069a6:	881b      	ldrh	r3, [r3, #0]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d104      	bne.n	80069b6 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 80069ac:	2323      	movs	r3, #35	; 0x23
 80069ae:	18fb      	adds	r3, r7, r3
 80069b0:	2201      	movs	r2, #1
 80069b2:	701a      	strb	r2, [r3, #0]
    goto error;
 80069b4:	e16f      	b.n	8006c96 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	225d      	movs	r2, #93	; 0x5d
 80069ba:	5c9b      	ldrb	r3, [r3, r2]
 80069bc:	b2db      	uxtb	r3, r3
 80069be:	2b04      	cmp	r3, #4
 80069c0:	d003      	beq.n	80069ca <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80069c2:	68fb      	ldr	r3, [r7, #12]
 80069c4:	225d      	movs	r2, #93	; 0x5d
 80069c6:	2105      	movs	r1, #5
 80069c8:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	2200      	movs	r2, #0
 80069ce:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	1cba      	adds	r2, r7, #2
 80069da:	2146      	movs	r1, #70	; 0x46
 80069dc:	8812      	ldrh	r2, [r2, #0]
 80069de:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	1cba      	adds	r2, r7, #2
 80069e4:	2144      	movs	r1, #68	; 0x44
 80069e6:	8812      	ldrh	r2, [r2, #0]
 80069e8:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80069ea:	68fb      	ldr	r3, [r7, #12]
 80069ec:	68ba      	ldr	r2, [r7, #8]
 80069ee:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	1cba      	adds	r2, r7, #2
 80069f4:	8812      	ldrh	r2, [r2, #0]
 80069f6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	1cba      	adds	r2, r7, #2
 80069fc:	8812      	ldrh	r2, [r2, #0]
 80069fe:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	2200      	movs	r2, #0
 8006a04:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006a06:	68fb      	ldr	r3, [r7, #12]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	68da      	ldr	r2, [r3, #12]
 8006a10:	23e0      	movs	r3, #224	; 0xe0
 8006a12:	00db      	lsls	r3, r3, #3
 8006a14:	429a      	cmp	r2, r3
 8006a16:	d908      	bls.n	8006a2a <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	685a      	ldr	r2, [r3, #4]
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	49a4      	ldr	r1, [pc, #656]	; (8006cb4 <HAL_SPI_TransmitReceive+0x3a0>)
 8006a24:	400a      	ands	r2, r1
 8006a26:	605a      	str	r2, [r3, #4]
 8006a28:	e008      	b.n	8006a3c <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	685a      	ldr	r2, [r3, #4]
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	2180      	movs	r1, #128	; 0x80
 8006a36:	0149      	lsls	r1, r1, #5
 8006a38:	430a      	orrs	r2, r1
 8006a3a:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	681b      	ldr	r3, [r3, #0]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	2240      	movs	r2, #64	; 0x40
 8006a44:	4013      	ands	r3, r2
 8006a46:	2b40      	cmp	r3, #64	; 0x40
 8006a48:	d007      	beq.n	8006a5a <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	681a      	ldr	r2, [r3, #0]
 8006a50:	68fb      	ldr	r3, [r7, #12]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	2140      	movs	r1, #64	; 0x40
 8006a56:	430a      	orrs	r2, r1
 8006a58:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	68da      	ldr	r2, [r3, #12]
 8006a5e:	23e0      	movs	r3, #224	; 0xe0
 8006a60:	00db      	lsls	r3, r3, #3
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d800      	bhi.n	8006a68 <HAL_SPI_TransmitReceive+0x154>
 8006a66:	e07f      	b.n	8006b68 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	685b      	ldr	r3, [r3, #4]
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d005      	beq.n	8006a7c <HAL_SPI_TransmitReceive+0x168>
 8006a70:	2312      	movs	r3, #18
 8006a72:	18fb      	adds	r3, r7, r3
 8006a74:	881b      	ldrh	r3, [r3, #0]
 8006a76:	2b01      	cmp	r3, #1
 8006a78:	d000      	beq.n	8006a7c <HAL_SPI_TransmitReceive+0x168>
 8006a7a:	e069      	b.n	8006b50 <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a80:	881a      	ldrh	r2, [r3, #0]
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a8c:	1c9a      	adds	r2, r3, #2
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	3b01      	subs	r3, #1
 8006a9a:	b29a      	uxth	r2, r3
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006aa0:	e056      	b.n	8006b50 <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	689b      	ldr	r3, [r3, #8]
 8006aa8:	2202      	movs	r2, #2
 8006aaa:	4013      	ands	r3, r2
 8006aac:	2b02      	cmp	r3, #2
 8006aae:	d11b      	bne.n	8006ae8 <HAL_SPI_TransmitReceive+0x1d4>
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ab4:	b29b      	uxth	r3, r3
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d016      	beq.n	8006ae8 <HAL_SPI_TransmitReceive+0x1d4>
 8006aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006abc:	2b01      	cmp	r3, #1
 8006abe:	d113      	bne.n	8006ae8 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac4:	881a      	ldrh	r2, [r3, #0]
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ad0:	1c9a      	adds	r2, r3, #2
 8006ad2:	68fb      	ldr	r3, [r7, #12]
 8006ad4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	3b01      	subs	r3, #1
 8006ade:	b29a      	uxth	r2, r3
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	2201      	movs	r2, #1
 8006af0:	4013      	ands	r3, r2
 8006af2:	2b01      	cmp	r3, #1
 8006af4:	d11c      	bne.n	8006b30 <HAL_SPI_TransmitReceive+0x21c>
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	2246      	movs	r2, #70	; 0x46
 8006afa:	5a9b      	ldrh	r3, [r3, r2]
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d016      	beq.n	8006b30 <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	68da      	ldr	r2, [r3, #12]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b0c:	b292      	uxth	r2, r2
 8006b0e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b14:	1c9a      	adds	r2, r3, #2
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2246      	movs	r2, #70	; 0x46
 8006b1e:	5a9b      	ldrh	r3, [r3, r2]
 8006b20:	b29b      	uxth	r3, r3
 8006b22:	3b01      	subs	r3, #1
 8006b24:	b299      	uxth	r1, r3
 8006b26:	68fb      	ldr	r3, [r7, #12]
 8006b28:	2246      	movs	r2, #70	; 0x46
 8006b2a:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006b2c:	2301      	movs	r3, #1
 8006b2e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006b30:	f7fc f990 	bl	8002e54 <HAL_GetTick>
 8006b34:	0002      	movs	r2, r0
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	1ad3      	subs	r3, r2, r3
 8006b3a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b3c:	429a      	cmp	r2, r3
 8006b3e:	d807      	bhi.n	8006b50 <HAL_SPI_TransmitReceive+0x23c>
 8006b40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006b42:	3301      	adds	r3, #1
 8006b44:	d004      	beq.n	8006b50 <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8006b46:	2323      	movs	r3, #35	; 0x23
 8006b48:	18fb      	adds	r3, r7, r3
 8006b4a:	2203      	movs	r2, #3
 8006b4c:	701a      	strb	r2, [r3, #0]
        goto error;
 8006b4e:	e0a2      	b.n	8006c96 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b54:	b29b      	uxth	r3, r3
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d1a3      	bne.n	8006aa2 <HAL_SPI_TransmitReceive+0x18e>
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	2246      	movs	r2, #70	; 0x46
 8006b5e:	5a9b      	ldrh	r3, [r3, r2]
 8006b60:	b29b      	uxth	r3, r3
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d19d      	bne.n	8006aa2 <HAL_SPI_TransmitReceive+0x18e>
 8006b66:	e085      	b.n	8006c74 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d005      	beq.n	8006b7c <HAL_SPI_TransmitReceive+0x268>
 8006b70:	2312      	movs	r3, #18
 8006b72:	18fb      	adds	r3, r7, r3
 8006b74:	881b      	ldrh	r3, [r3, #0]
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d000      	beq.n	8006b7c <HAL_SPI_TransmitReceive+0x268>
 8006b7a:	e070      	b.n	8006c5e <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	330c      	adds	r3, #12
 8006b86:	7812      	ldrb	r2, [r2, #0]
 8006b88:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b8e:	1c5a      	adds	r2, r3, #1
 8006b90:	68fb      	ldr	r3, [r7, #12]
 8006b92:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	3b01      	subs	r3, #1
 8006b9c:	b29a      	uxth	r2, r3
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006ba2:	e05c      	b.n	8006c5e <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006ba4:	68fb      	ldr	r3, [r7, #12]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	689b      	ldr	r3, [r3, #8]
 8006baa:	2202      	movs	r2, #2
 8006bac:	4013      	ands	r3, r2
 8006bae:	2b02      	cmp	r3, #2
 8006bb0:	d11c      	bne.n	8006bec <HAL_SPI_TransmitReceive+0x2d8>
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	d017      	beq.n	8006bec <HAL_SPI_TransmitReceive+0x2d8>
 8006bbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bbe:	2b01      	cmp	r3, #1
 8006bc0:	d114      	bne.n	8006bec <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	330c      	adds	r3, #12
 8006bcc:	7812      	ldrb	r2, [r2, #0]
 8006bce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8006bd0:	68fb      	ldr	r3, [r7, #12]
 8006bd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd4:	1c5a      	adds	r2, r3, #1
 8006bd6:	68fb      	ldr	r3, [r7, #12]
 8006bd8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006bde:	b29b      	uxth	r3, r3
 8006be0:	3b01      	subs	r3, #1
 8006be2:	b29a      	uxth	r2, r3
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006be8:	2300      	movs	r3, #0
 8006bea:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	689b      	ldr	r3, [r3, #8]
 8006bf2:	2201      	movs	r2, #1
 8006bf4:	4013      	ands	r3, r2
 8006bf6:	2b01      	cmp	r3, #1
 8006bf8:	d11e      	bne.n	8006c38 <HAL_SPI_TransmitReceive+0x324>
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2246      	movs	r2, #70	; 0x46
 8006bfe:	5a9b      	ldrh	r3, [r3, r2]
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d018      	beq.n	8006c38 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	330c      	adds	r3, #12
 8006c0c:	001a      	movs	r2, r3
 8006c0e:	68fb      	ldr	r3, [r7, #12]
 8006c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c12:	7812      	ldrb	r2, [r2, #0]
 8006c14:	b2d2      	uxtb	r2, r2
 8006c16:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1c:	1c5a      	adds	r2, r3, #1
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8006c22:	68fb      	ldr	r3, [r7, #12]
 8006c24:	2246      	movs	r2, #70	; 0x46
 8006c26:	5a9b      	ldrh	r3, [r3, r2]
 8006c28:	b29b      	uxth	r3, r3
 8006c2a:	3b01      	subs	r3, #1
 8006c2c:	b299      	uxth	r1, r3
 8006c2e:	68fb      	ldr	r3, [r7, #12]
 8006c30:	2246      	movs	r2, #70	; 0x46
 8006c32:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8006c34:	2301      	movs	r3, #1
 8006c36:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8006c38:	f7fc f90c 	bl	8002e54 <HAL_GetTick>
 8006c3c:	0002      	movs	r2, r0
 8006c3e:	69fb      	ldr	r3, [r7, #28]
 8006c40:	1ad3      	subs	r3, r2, r3
 8006c42:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006c44:	429a      	cmp	r2, r3
 8006c46:	d802      	bhi.n	8006c4e <HAL_SPI_TransmitReceive+0x33a>
 8006c48:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c4a:	3301      	adds	r3, #1
 8006c4c:	d102      	bne.n	8006c54 <HAL_SPI_TransmitReceive+0x340>
 8006c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c50:	2b00      	cmp	r3, #0
 8006c52:	d104      	bne.n	8006c5e <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8006c54:	2323      	movs	r3, #35	; 0x23
 8006c56:	18fb      	adds	r3, r7, r3
 8006c58:	2203      	movs	r2, #3
 8006c5a:	701a      	strb	r2, [r3, #0]
        goto error;
 8006c5c:	e01b      	b.n	8006c96 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006c62:	b29b      	uxth	r3, r3
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d19d      	bne.n	8006ba4 <HAL_SPI_TransmitReceive+0x290>
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	2246      	movs	r2, #70	; 0x46
 8006c6c:	5a9b      	ldrh	r3, [r3, r2]
 8006c6e:	b29b      	uxth	r3, r3
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d197      	bne.n	8006ba4 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c74:	69fa      	ldr	r2, [r7, #28]
 8006c76:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	0018      	movs	r0, r3
 8006c7c:	f000 faba 	bl	80071f4 <SPI_EndRxTxTransaction>
 8006c80:	1e03      	subs	r3, r0, #0
 8006c82:	d007      	beq.n	8006c94 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8006c84:	2323      	movs	r3, #35	; 0x23
 8006c86:	18fb      	adds	r3, r7, r3
 8006c88:	2201      	movs	r2, #1
 8006c8a:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	2220      	movs	r2, #32
 8006c90:	661a      	str	r2, [r3, #96]	; 0x60
 8006c92:	e000      	b.n	8006c96 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8006c94:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	225d      	movs	r2, #93	; 0x5d
 8006c9a:	2101      	movs	r1, #1
 8006c9c:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	225c      	movs	r2, #92	; 0x5c
 8006ca2:	2100      	movs	r1, #0
 8006ca4:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8006ca6:	2323      	movs	r3, #35	; 0x23
 8006ca8:	18fb      	adds	r3, r7, r3
 8006caa:	781b      	ldrb	r3, [r3, #0]
}
 8006cac:	0018      	movs	r0, r3
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	b00a      	add	sp, #40	; 0x28
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	ffffefff 	.word	0xffffefff

08006cb8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b088      	sub	sp, #32
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	685b      	ldr	r3, [r3, #4]
 8006cc6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	689b      	ldr	r3, [r3, #8]
 8006cce:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006cd0:	69bb      	ldr	r3, [r7, #24]
 8006cd2:	099b      	lsrs	r3, r3, #6
 8006cd4:	001a      	movs	r2, r3
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	4013      	ands	r3, r2
 8006cda:	d10f      	bne.n	8006cfc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006cdc:	69bb      	ldr	r3, [r7, #24]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006ce2:	d00b      	beq.n	8006cfc <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006ce4:	69fb      	ldr	r3, [r7, #28]
 8006ce6:	099b      	lsrs	r3, r3, #6
 8006ce8:	001a      	movs	r2, r3
 8006cea:	2301      	movs	r3, #1
 8006cec:	4013      	ands	r3, r2
 8006cee:	d005      	beq.n	8006cfc <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	0010      	movs	r0, r2
 8006cf8:	4798      	blx	r3
    return;
 8006cfa:	e0d5      	b.n	8006ea8 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006cfc:	69bb      	ldr	r3, [r7, #24]
 8006cfe:	085b      	lsrs	r3, r3, #1
 8006d00:	001a      	movs	r2, r3
 8006d02:	2301      	movs	r3, #1
 8006d04:	4013      	ands	r3, r2
 8006d06:	d00b      	beq.n	8006d20 <HAL_SPI_IRQHandler+0x68>
 8006d08:	69fb      	ldr	r3, [r7, #28]
 8006d0a:	09db      	lsrs	r3, r3, #7
 8006d0c:	001a      	movs	r2, r3
 8006d0e:	2301      	movs	r3, #1
 8006d10:	4013      	ands	r3, r2
 8006d12:	d005      	beq.n	8006d20 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d18:	687a      	ldr	r2, [r7, #4]
 8006d1a:	0010      	movs	r0, r2
 8006d1c:	4798      	blx	r3
    return;
 8006d1e:	e0c3      	b.n	8006ea8 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006d20:	69bb      	ldr	r3, [r7, #24]
 8006d22:	095b      	lsrs	r3, r3, #5
 8006d24:	001a      	movs	r2, r3
 8006d26:	2301      	movs	r3, #1
 8006d28:	4013      	ands	r3, r2
 8006d2a:	d10c      	bne.n	8006d46 <HAL_SPI_IRQHandler+0x8e>
 8006d2c:	69bb      	ldr	r3, [r7, #24]
 8006d2e:	099b      	lsrs	r3, r3, #6
 8006d30:	001a      	movs	r2, r3
 8006d32:	2301      	movs	r3, #1
 8006d34:	4013      	ands	r3, r2
 8006d36:	d106      	bne.n	8006d46 <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006d38:	69bb      	ldr	r3, [r7, #24]
 8006d3a:	0a1b      	lsrs	r3, r3, #8
 8006d3c:	001a      	movs	r2, r3
 8006d3e:	2301      	movs	r3, #1
 8006d40:	4013      	ands	r3, r2
 8006d42:	d100      	bne.n	8006d46 <HAL_SPI_IRQHandler+0x8e>
 8006d44:	e0b0      	b.n	8006ea8 <HAL_SPI_IRQHandler+0x1f0>
 8006d46:	69fb      	ldr	r3, [r7, #28]
 8006d48:	095b      	lsrs	r3, r3, #5
 8006d4a:	001a      	movs	r2, r3
 8006d4c:	2301      	movs	r3, #1
 8006d4e:	4013      	ands	r3, r2
 8006d50:	d100      	bne.n	8006d54 <HAL_SPI_IRQHandler+0x9c>
 8006d52:	e0a9      	b.n	8006ea8 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006d54:	69bb      	ldr	r3, [r7, #24]
 8006d56:	099b      	lsrs	r3, r3, #6
 8006d58:	001a      	movs	r2, r3
 8006d5a:	2301      	movs	r3, #1
 8006d5c:	4013      	ands	r3, r2
 8006d5e:	d023      	beq.n	8006da8 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	225d      	movs	r2, #93	; 0x5d
 8006d64:	5c9b      	ldrb	r3, [r3, r2]
 8006d66:	b2db      	uxtb	r3, r3
 8006d68:	2b03      	cmp	r3, #3
 8006d6a:	d011      	beq.n	8006d90 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006d70:	2204      	movs	r2, #4
 8006d72:	431a      	orrs	r2, r3
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d78:	2300      	movs	r3, #0
 8006d7a:	617b      	str	r3, [r7, #20]
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	68db      	ldr	r3, [r3, #12]
 8006d82:	617b      	str	r3, [r7, #20]
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	689b      	ldr	r3, [r3, #8]
 8006d8a:	617b      	str	r3, [r7, #20]
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	e00b      	b.n	8006da8 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006d90:	2300      	movs	r3, #0
 8006d92:	613b      	str	r3, [r7, #16]
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	68db      	ldr	r3, [r3, #12]
 8006d9a:	613b      	str	r3, [r7, #16]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	689b      	ldr	r3, [r3, #8]
 8006da2:	613b      	str	r3, [r7, #16]
 8006da4:	693b      	ldr	r3, [r7, #16]
        return;
 8006da6:	e07f      	b.n	8006ea8 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006da8:	69bb      	ldr	r3, [r7, #24]
 8006daa:	095b      	lsrs	r3, r3, #5
 8006dac:	001a      	movs	r2, r3
 8006dae:	2301      	movs	r3, #1
 8006db0:	4013      	ands	r3, r2
 8006db2:	d014      	beq.n	8006dde <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006db8:	2201      	movs	r2, #1
 8006dba:	431a      	orrs	r2, r3
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	60fb      	str	r3, [r7, #12]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	689b      	ldr	r3, [r3, #8]
 8006dca:	60fb      	str	r3, [r7, #12]
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	681a      	ldr	r2, [r3, #0]
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	2140      	movs	r1, #64	; 0x40
 8006dd8:	438a      	bics	r2, r1
 8006dda:	601a      	str	r2, [r3, #0]
 8006ddc:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006dde:	69bb      	ldr	r3, [r7, #24]
 8006de0:	0a1b      	lsrs	r3, r3, #8
 8006de2:	001a      	movs	r2, r3
 8006de4:	2301      	movs	r3, #1
 8006de6:	4013      	ands	r3, r2
 8006de8:	d00c      	beq.n	8006e04 <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006dee:	2208      	movs	r2, #8
 8006df0:	431a      	orrs	r2, r3
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8006df6:	2300      	movs	r3, #0
 8006df8:	60bb      	str	r3, [r7, #8]
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	689b      	ldr	r3, [r3, #8]
 8006e00:	60bb      	str	r3, [r7, #8]
 8006e02:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d04c      	beq.n	8006ea6 <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	685a      	ldr	r2, [r3, #4]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	21e0      	movs	r1, #224	; 0xe0
 8006e18:	438a      	bics	r2, r1
 8006e1a:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	225d      	movs	r2, #93	; 0x5d
 8006e20:	2101      	movs	r1, #1
 8006e22:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006e24:	69fb      	ldr	r3, [r7, #28]
 8006e26:	2202      	movs	r2, #2
 8006e28:	4013      	ands	r3, r2
 8006e2a:	d103      	bne.n	8006e34 <HAL_SPI_IRQHandler+0x17c>
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	4013      	ands	r3, r2
 8006e32:	d032      	beq.n	8006e9a <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	685a      	ldr	r2, [r3, #4]
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2103      	movs	r1, #3
 8006e40:	438a      	bics	r2, r1
 8006e42:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d010      	beq.n	8006e6e <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e50:	4a17      	ldr	r2, [pc, #92]	; (8006eb0 <HAL_SPI_IRQHandler+0x1f8>)
 8006e52:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e58:	0018      	movs	r0, r3
 8006e5a:	f7fc fc07 	bl	800366c <HAL_DMA_Abort_IT>
 8006e5e:	1e03      	subs	r3, r0, #0
 8006e60:	d005      	beq.n	8006e6e <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e66:	2240      	movs	r2, #64	; 0x40
 8006e68:	431a      	orrs	r2, r3
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d016      	beq.n	8006ea4 <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e7a:	4a0d      	ldr	r2, [pc, #52]	; (8006eb0 <HAL_SPI_IRQHandler+0x1f8>)
 8006e7c:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e82:	0018      	movs	r0, r3
 8006e84:	f7fc fbf2 	bl	800366c <HAL_DMA_Abort_IT>
 8006e88:	1e03      	subs	r3, r0, #0
 8006e8a:	d00b      	beq.n	8006ea4 <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006e90:	2240      	movs	r2, #64	; 0x40
 8006e92:	431a      	orrs	r2, r3
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8006e98:	e004      	b.n	8006ea4 <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	0018      	movs	r0, r3
 8006e9e:	f000 f809 	bl	8006eb4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006ea2:	e000      	b.n	8006ea6 <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8006ea4:	46c0      	nop			; (mov r8, r8)
    return;
 8006ea6:	46c0      	nop			; (mov r8, r8)
  }
}
 8006ea8:	46bd      	mov	sp, r7
 8006eaa:	b008      	add	sp, #32
 8006eac:	bd80      	pop	{r7, pc}
 8006eae:	46c0      	nop			; (mov r8, r8)
 8006eb0:	08006ec5 	.word	0x08006ec5

08006eb4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b082      	sub	sp, #8
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006ebc:	46c0      	nop			; (mov r8, r8)
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	b002      	add	sp, #8
 8006ec2:	bd80      	pop	{r7, pc}

08006ec4 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006ec4:	b580      	push	{r7, lr}
 8006ec6:	b084      	sub	sp, #16
 8006ec8:	af00      	add	r7, sp, #0
 8006eca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ed0:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	2246      	movs	r2, #70	; 0x46
 8006ed6:	2100      	movs	r1, #0
 8006ed8:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	2200      	movs	r2, #0
 8006ede:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	0018      	movs	r0, r3
 8006ee4:	f7ff ffe6 	bl	8006eb4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006ee8:	46c0      	nop			; (mov r8, r8)
 8006eea:	46bd      	mov	sp, r7
 8006eec:	b004      	add	sp, #16
 8006eee:	bd80      	pop	{r7, pc}

08006ef0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b088      	sub	sp, #32
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	60b9      	str	r1, [r7, #8]
 8006efa:	603b      	str	r3, [r7, #0]
 8006efc:	1dfb      	adds	r3, r7, #7
 8006efe:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006f00:	f7fb ffa8 	bl	8002e54 <HAL_GetTick>
 8006f04:	0002      	movs	r2, r0
 8006f06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f08:	1a9b      	subs	r3, r3, r2
 8006f0a:	683a      	ldr	r2, [r7, #0]
 8006f0c:	18d3      	adds	r3, r2, r3
 8006f0e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006f10:	f7fb ffa0 	bl	8002e54 <HAL_GetTick>
 8006f14:	0003      	movs	r3, r0
 8006f16:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006f18:	4b3a      	ldr	r3, [pc, #232]	; (8007004 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	015b      	lsls	r3, r3, #5
 8006f1e:	0d1b      	lsrs	r3, r3, #20
 8006f20:	69fa      	ldr	r2, [r7, #28]
 8006f22:	4353      	muls	r3, r2
 8006f24:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006f26:	e058      	b.n	8006fda <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	3301      	adds	r3, #1
 8006f2c:	d055      	beq.n	8006fda <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006f2e:	f7fb ff91 	bl	8002e54 <HAL_GetTick>
 8006f32:	0002      	movs	r2, r0
 8006f34:	69bb      	ldr	r3, [r7, #24]
 8006f36:	1ad3      	subs	r3, r2, r3
 8006f38:	69fa      	ldr	r2, [r7, #28]
 8006f3a:	429a      	cmp	r2, r3
 8006f3c:	d902      	bls.n	8006f44 <SPI_WaitFlagStateUntilTimeout+0x54>
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d142      	bne.n	8006fca <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	685a      	ldr	r2, [r3, #4]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	21e0      	movs	r1, #224	; 0xe0
 8006f50:	438a      	bics	r2, r1
 8006f52:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	685a      	ldr	r2, [r3, #4]
 8006f58:	2382      	movs	r3, #130	; 0x82
 8006f5a:	005b      	lsls	r3, r3, #1
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d113      	bne.n	8006f88 <SPI_WaitFlagStateUntilTimeout+0x98>
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	689a      	ldr	r2, [r3, #8]
 8006f64:	2380      	movs	r3, #128	; 0x80
 8006f66:	021b      	lsls	r3, r3, #8
 8006f68:	429a      	cmp	r2, r3
 8006f6a:	d005      	beq.n	8006f78 <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	689a      	ldr	r2, [r3, #8]
 8006f70:	2380      	movs	r3, #128	; 0x80
 8006f72:	00db      	lsls	r3, r3, #3
 8006f74:	429a      	cmp	r2, r3
 8006f76:	d107      	bne.n	8006f88 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2140      	movs	r1, #64	; 0x40
 8006f84:	438a      	bics	r2, r1
 8006f86:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006f8c:	2380      	movs	r3, #128	; 0x80
 8006f8e:	019b      	lsls	r3, r3, #6
 8006f90:	429a      	cmp	r2, r3
 8006f92:	d110      	bne.n	8006fb6 <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	491a      	ldr	r1, [pc, #104]	; (8007008 <SPI_WaitFlagStateUntilTimeout+0x118>)
 8006fa0:	400a      	ands	r2, r1
 8006fa2:	601a      	str	r2, [r3, #0]
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	2180      	movs	r1, #128	; 0x80
 8006fb0:	0189      	lsls	r1, r1, #6
 8006fb2:	430a      	orrs	r2, r1
 8006fb4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	225d      	movs	r2, #93	; 0x5d
 8006fba:	2101      	movs	r1, #1
 8006fbc:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	225c      	movs	r2, #92	; 0x5c
 8006fc2:	2100      	movs	r1, #0
 8006fc4:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8006fc6:	2303      	movs	r3, #3
 8006fc8:	e017      	b.n	8006ffa <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d101      	bne.n	8006fd4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8006fd0:	2300      	movs	r3, #0
 8006fd2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006fd4:	697b      	ldr	r3, [r7, #20]
 8006fd6:	3b01      	subs	r3, #1
 8006fd8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	689b      	ldr	r3, [r3, #8]
 8006fe0:	68ba      	ldr	r2, [r7, #8]
 8006fe2:	4013      	ands	r3, r2
 8006fe4:	68ba      	ldr	r2, [r7, #8]
 8006fe6:	1ad3      	subs	r3, r2, r3
 8006fe8:	425a      	negs	r2, r3
 8006fea:	4153      	adcs	r3, r2
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	001a      	movs	r2, r3
 8006ff0:	1dfb      	adds	r3, r7, #7
 8006ff2:	781b      	ldrb	r3, [r3, #0]
 8006ff4:	429a      	cmp	r2, r3
 8006ff6:	d197      	bne.n	8006f28 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006ff8:	2300      	movs	r3, #0
}
 8006ffa:	0018      	movs	r0, r3
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	b008      	add	sp, #32
 8007000:	bd80      	pop	{r7, pc}
 8007002:	46c0      	nop			; (mov r8, r8)
 8007004:	20005134 	.word	0x20005134
 8007008:	ffffdfff 	.word	0xffffdfff

0800700c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800700c:	b580      	push	{r7, lr}
 800700e:	b088      	sub	sp, #32
 8007010:	af00      	add	r7, sp, #0
 8007012:	60f8      	str	r0, [r7, #12]
 8007014:	60b9      	str	r1, [r7, #8]
 8007016:	607a      	str	r2, [r7, #4]
 8007018:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800701a:	f7fb ff1b 	bl	8002e54 <HAL_GetTick>
 800701e:	0002      	movs	r2, r0
 8007020:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007022:	1a9b      	subs	r3, r3, r2
 8007024:	683a      	ldr	r2, [r7, #0]
 8007026:	18d3      	adds	r3, r2, r3
 8007028:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800702a:	f7fb ff13 	bl	8002e54 <HAL_GetTick>
 800702e:	0003      	movs	r3, r0
 8007030:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8007032:	4b3f      	ldr	r3, [pc, #252]	; (8007130 <SPI_WaitFifoStateUntilTimeout+0x124>)
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	0013      	movs	r3, r2
 8007038:	009b      	lsls	r3, r3, #2
 800703a:	189b      	adds	r3, r3, r2
 800703c:	00da      	lsls	r2, r3, #3
 800703e:	1ad3      	subs	r3, r2, r3
 8007040:	0d1b      	lsrs	r3, r3, #20
 8007042:	69fa      	ldr	r2, [r7, #28]
 8007044:	4353      	muls	r3, r2
 8007046:	617b      	str	r3, [r7, #20]

  while ((hspi->Instance->SR & Fifo) != State)
 8007048:	e064      	b.n	8007114 <SPI_WaitFifoStateUntilTimeout+0x108>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800704a:	68ba      	ldr	r2, [r7, #8]
 800704c:	23c0      	movs	r3, #192	; 0xc0
 800704e:	00db      	lsls	r3, r3, #3
 8007050:	429a      	cmp	r2, r3
 8007052:	d106      	bne.n	8007062 <SPI_WaitFifoStateUntilTimeout+0x56>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2b00      	cmp	r3, #0
 8007058:	d103      	bne.n	8007062 <SPI_WaitFifoStateUntilTimeout+0x56>
    {
      /* Read 8bit CRC to flush Data Register */
      READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	330c      	adds	r3, #12
 8007060:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 8007062:	683b      	ldr	r3, [r7, #0]
 8007064:	3301      	adds	r3, #1
 8007066:	d055      	beq.n	8007114 <SPI_WaitFifoStateUntilTimeout+0x108>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007068:	f7fb fef4 	bl	8002e54 <HAL_GetTick>
 800706c:	0002      	movs	r2, r0
 800706e:	69bb      	ldr	r3, [r7, #24]
 8007070:	1ad3      	subs	r3, r2, r3
 8007072:	69fa      	ldr	r2, [r7, #28]
 8007074:	429a      	cmp	r2, r3
 8007076:	d902      	bls.n	800707e <SPI_WaitFifoStateUntilTimeout+0x72>
 8007078:	69fb      	ldr	r3, [r7, #28]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d142      	bne.n	8007104 <SPI_WaitFifoStateUntilTimeout+0xf8>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800707e:	68fb      	ldr	r3, [r7, #12]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	685a      	ldr	r2, [r3, #4]
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	21e0      	movs	r1, #224	; 0xe0
 800708a:	438a      	bics	r2, r1
 800708c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	685a      	ldr	r2, [r3, #4]
 8007092:	2382      	movs	r3, #130	; 0x82
 8007094:	005b      	lsls	r3, r3, #1
 8007096:	429a      	cmp	r2, r3
 8007098:	d113      	bne.n	80070c2 <SPI_WaitFifoStateUntilTimeout+0xb6>
 800709a:	68fb      	ldr	r3, [r7, #12]
 800709c:	689a      	ldr	r2, [r3, #8]
 800709e:	2380      	movs	r3, #128	; 0x80
 80070a0:	021b      	lsls	r3, r3, #8
 80070a2:	429a      	cmp	r2, r3
 80070a4:	d005      	beq.n	80070b2 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	689a      	ldr	r2, [r3, #8]
 80070aa:	2380      	movs	r3, #128	; 0x80
 80070ac:	00db      	lsls	r3, r3, #3
 80070ae:	429a      	cmp	r2, r3
 80070b0:	d107      	bne.n	80070c2 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	681a      	ldr	r2, [r3, #0]
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	2140      	movs	r1, #64	; 0x40
 80070be:	438a      	bics	r2, r1
 80070c0:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80070c6:	2380      	movs	r3, #128	; 0x80
 80070c8:	019b      	lsls	r3, r3, #6
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d110      	bne.n	80070f0 <SPI_WaitFifoStateUntilTimeout+0xe4>
        {
          SPI_RESET_CRC(hspi);
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	681a      	ldr	r2, [r3, #0]
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	4916      	ldr	r1, [pc, #88]	; (8007134 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80070da:	400a      	ands	r2, r1
 80070dc:	601a      	str	r2, [r3, #0]
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2180      	movs	r1, #128	; 0x80
 80070ea:	0189      	lsls	r1, r1, #6
 80070ec:	430a      	orrs	r2, r1
 80070ee:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	225d      	movs	r2, #93	; 0x5d
 80070f4:	2101      	movs	r1, #1
 80070f6:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	225c      	movs	r2, #92	; 0x5c
 80070fc:	2100      	movs	r1, #0
 80070fe:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8007100:	2303      	movs	r3, #3
 8007102:	e010      	b.n	8007126 <SPI_WaitFifoStateUntilTimeout+0x11a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8007104:	697b      	ldr	r3, [r7, #20]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d101      	bne.n	800710e <SPI_WaitFifoStateUntilTimeout+0x102>
      {
        tmp_timeout = 0U;
 800710a:	2300      	movs	r3, #0
 800710c:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 800710e:	697b      	ldr	r3, [r7, #20]
 8007110:	3b01      	subs	r3, #1
 8007112:	617b      	str	r3, [r7, #20]
  while ((hspi->Instance->SR & Fifo) != State)
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	68ba      	ldr	r2, [r7, #8]
 800711c:	4013      	ands	r3, r2
 800711e:	687a      	ldr	r2, [r7, #4]
 8007120:	429a      	cmp	r2, r3
 8007122:	d192      	bne.n	800704a <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8007124:	2300      	movs	r3, #0
}
 8007126:	0018      	movs	r0, r3
 8007128:	46bd      	mov	sp, r7
 800712a:	b008      	add	sp, #32
 800712c:	bd80      	pop	{r7, pc}
 800712e:	46c0      	nop			; (mov r8, r8)
 8007130:	20005134 	.word	0x20005134
 8007134:	ffffdfff 	.word	0xffffdfff

08007138 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8007138:	b580      	push	{r7, lr}
 800713a:	b086      	sub	sp, #24
 800713c:	af02      	add	r7, sp, #8
 800713e:	60f8      	str	r0, [r7, #12]
 8007140:	60b9      	str	r1, [r7, #8]
 8007142:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	685a      	ldr	r2, [r3, #4]
 8007148:	2382      	movs	r3, #130	; 0x82
 800714a:	005b      	lsls	r3, r3, #1
 800714c:	429a      	cmp	r2, r3
 800714e:	d113      	bne.n	8007178 <SPI_EndRxTransaction+0x40>
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	689a      	ldr	r2, [r3, #8]
 8007154:	2380      	movs	r3, #128	; 0x80
 8007156:	021b      	lsls	r3, r3, #8
 8007158:	429a      	cmp	r2, r3
 800715a:	d005      	beq.n	8007168 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	689a      	ldr	r2, [r3, #8]
 8007160:	2380      	movs	r3, #128	; 0x80
 8007162:	00db      	lsls	r3, r3, #3
 8007164:	429a      	cmp	r2, r3
 8007166:	d107      	bne.n	8007178 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	681a      	ldr	r2, [r3, #0]
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2140      	movs	r1, #64	; 0x40
 8007174:	438a      	bics	r2, r1
 8007176:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007178:	68ba      	ldr	r2, [r7, #8]
 800717a:	68f8      	ldr	r0, [r7, #12]
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	9300      	str	r3, [sp, #0]
 8007180:	0013      	movs	r3, r2
 8007182:	2200      	movs	r2, #0
 8007184:	2180      	movs	r1, #128	; 0x80
 8007186:	f7ff feb3 	bl	8006ef0 <SPI_WaitFlagStateUntilTimeout>
 800718a:	1e03      	subs	r3, r0, #0
 800718c:	d007      	beq.n	800719e <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007192:	2220      	movs	r2, #32
 8007194:	431a      	orrs	r2, r3
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800719a:	2303      	movs	r3, #3
 800719c:	e026      	b.n	80071ec <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	685a      	ldr	r2, [r3, #4]
 80071a2:	2382      	movs	r3, #130	; 0x82
 80071a4:	005b      	lsls	r3, r3, #1
 80071a6:	429a      	cmp	r2, r3
 80071a8:	d11f      	bne.n	80071ea <SPI_EndRxTransaction+0xb2>
 80071aa:	68fb      	ldr	r3, [r7, #12]
 80071ac:	689a      	ldr	r2, [r3, #8]
 80071ae:	2380      	movs	r3, #128	; 0x80
 80071b0:	021b      	lsls	r3, r3, #8
 80071b2:	429a      	cmp	r2, r3
 80071b4:	d005      	beq.n	80071c2 <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	689a      	ldr	r2, [r3, #8]
 80071ba:	2380      	movs	r3, #128	; 0x80
 80071bc:	00db      	lsls	r3, r3, #3
 80071be:	429a      	cmp	r2, r3
 80071c0:	d113      	bne.n	80071ea <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80071c2:	68ba      	ldr	r2, [r7, #8]
 80071c4:	23c0      	movs	r3, #192	; 0xc0
 80071c6:	00d9      	lsls	r1, r3, #3
 80071c8:	68f8      	ldr	r0, [r7, #12]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	9300      	str	r3, [sp, #0]
 80071ce:	0013      	movs	r3, r2
 80071d0:	2200      	movs	r2, #0
 80071d2:	f7ff ff1b 	bl	800700c <SPI_WaitFifoStateUntilTimeout>
 80071d6:	1e03      	subs	r3, r0, #0
 80071d8:	d007      	beq.n	80071ea <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80071de:	2220      	movs	r2, #32
 80071e0:	431a      	orrs	r2, r3
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 80071e6:	2303      	movs	r3, #3
 80071e8:	e000      	b.n	80071ec <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80071ea:	2300      	movs	r3, #0
}
 80071ec:	0018      	movs	r0, r3
 80071ee:	46bd      	mov	sp, r7
 80071f0:	b004      	add	sp, #16
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b086      	sub	sp, #24
 80071f8:	af02      	add	r7, sp, #8
 80071fa:	60f8      	str	r0, [r7, #12]
 80071fc:	60b9      	str	r1, [r7, #8]
 80071fe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007200:	68ba      	ldr	r2, [r7, #8]
 8007202:	23c0      	movs	r3, #192	; 0xc0
 8007204:	0159      	lsls	r1, r3, #5
 8007206:	68f8      	ldr	r0, [r7, #12]
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	9300      	str	r3, [sp, #0]
 800720c:	0013      	movs	r3, r2
 800720e:	2200      	movs	r2, #0
 8007210:	f7ff fefc 	bl	800700c <SPI_WaitFifoStateUntilTimeout>
 8007214:	1e03      	subs	r3, r0, #0
 8007216:	d007      	beq.n	8007228 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800721c:	2220      	movs	r2, #32
 800721e:	431a      	orrs	r2, r3
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007224:	2303      	movs	r3, #3
 8007226:	e027      	b.n	8007278 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007228:	68ba      	ldr	r2, [r7, #8]
 800722a:	68f8      	ldr	r0, [r7, #12]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	9300      	str	r3, [sp, #0]
 8007230:	0013      	movs	r3, r2
 8007232:	2200      	movs	r2, #0
 8007234:	2180      	movs	r1, #128	; 0x80
 8007236:	f7ff fe5b 	bl	8006ef0 <SPI_WaitFlagStateUntilTimeout>
 800723a:	1e03      	subs	r3, r0, #0
 800723c:	d007      	beq.n	800724e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007242:	2220      	movs	r2, #32
 8007244:	431a      	orrs	r2, r3
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800724a:	2303      	movs	r3, #3
 800724c:	e014      	b.n	8007278 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800724e:	68ba      	ldr	r2, [r7, #8]
 8007250:	23c0      	movs	r3, #192	; 0xc0
 8007252:	00d9      	lsls	r1, r3, #3
 8007254:	68f8      	ldr	r0, [r7, #12]
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	9300      	str	r3, [sp, #0]
 800725a:	0013      	movs	r3, r2
 800725c:	2200      	movs	r2, #0
 800725e:	f7ff fed5 	bl	800700c <SPI_WaitFifoStateUntilTimeout>
 8007262:	1e03      	subs	r3, r0, #0
 8007264:	d007      	beq.n	8007276 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800726a:	2220      	movs	r2, #32
 800726c:	431a      	orrs	r2, r3
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007272:	2303      	movs	r3, #3
 8007274:	e000      	b.n	8007278 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007276:	2300      	movs	r3, #0
}
 8007278:	0018      	movs	r0, r3
 800727a:	46bd      	mov	sp, r7
 800727c:	b004      	add	sp, #16
 800727e:	bd80      	pop	{r7, pc}

08007280 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b082      	sub	sp, #8
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	2b00      	cmp	r3, #0
 800728c:	d101      	bne.n	8007292 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800728e:	2301      	movs	r3, #1
 8007290:	e04a      	b.n	8007328 <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	223d      	movs	r2, #61	; 0x3d
 8007296:	5c9b      	ldrb	r3, [r3, r2]
 8007298:	b2db      	uxtb	r3, r3
 800729a:	2b00      	cmp	r3, #0
 800729c:	d107      	bne.n	80072ae <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	223c      	movs	r2, #60	; 0x3c
 80072a2:	2100      	movs	r1, #0
 80072a4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	0018      	movs	r0, r3
 80072aa:	f7fb fb47 	bl	800293c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	223d      	movs	r2, #61	; 0x3d
 80072b2:	2102      	movs	r1, #2
 80072b4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	681a      	ldr	r2, [r3, #0]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	3304      	adds	r3, #4
 80072be:	0019      	movs	r1, r3
 80072c0:	0010      	movs	r0, r2
 80072c2:	f000 fb41 	bl	8007948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2248      	movs	r2, #72	; 0x48
 80072ca:	2101      	movs	r1, #1
 80072cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	223e      	movs	r2, #62	; 0x3e
 80072d2:	2101      	movs	r1, #1
 80072d4:	5499      	strb	r1, [r3, r2]
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	223f      	movs	r2, #63	; 0x3f
 80072da:	2101      	movs	r1, #1
 80072dc:	5499      	strb	r1, [r3, r2]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2240      	movs	r2, #64	; 0x40
 80072e2:	2101      	movs	r1, #1
 80072e4:	5499      	strb	r1, [r3, r2]
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2241      	movs	r2, #65	; 0x41
 80072ea:	2101      	movs	r1, #1
 80072ec:	5499      	strb	r1, [r3, r2]
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2242      	movs	r2, #66	; 0x42
 80072f2:	2101      	movs	r1, #1
 80072f4:	5499      	strb	r1, [r3, r2]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	2243      	movs	r2, #67	; 0x43
 80072fa:	2101      	movs	r1, #1
 80072fc:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	2244      	movs	r2, #68	; 0x44
 8007302:	2101      	movs	r1, #1
 8007304:	5499      	strb	r1, [r3, r2]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	2245      	movs	r2, #69	; 0x45
 800730a:	2101      	movs	r1, #1
 800730c:	5499      	strb	r1, [r3, r2]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	2246      	movs	r2, #70	; 0x46
 8007312:	2101      	movs	r1, #1
 8007314:	5499      	strb	r1, [r3, r2]
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	2247      	movs	r2, #71	; 0x47
 800731a:	2101      	movs	r1, #1
 800731c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	223d      	movs	r2, #61	; 0x3d
 8007322:	2101      	movs	r1, #1
 8007324:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007326:	2300      	movs	r3, #0
}
 8007328:	0018      	movs	r0, r3
 800732a:	46bd      	mov	sp, r7
 800732c:	b002      	add	sp, #8
 800732e:	bd80      	pop	{r7, pc}

08007330 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b082      	sub	sp, #8
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d101      	bne.n	8007342 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	e04a      	b.n	80073d8 <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	223d      	movs	r2, #61	; 0x3d
 8007346:	5c9b      	ldrb	r3, [r3, r2]
 8007348:	b2db      	uxtb	r3, r3
 800734a:	2b00      	cmp	r3, #0
 800734c:	d107      	bne.n	800735e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	223c      	movs	r2, #60	; 0x3c
 8007352:	2100      	movs	r1, #0
 8007354:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	0018      	movs	r0, r3
 800735a:	f000 f841 	bl	80073e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	223d      	movs	r2, #61	; 0x3d
 8007362:	2102      	movs	r1, #2
 8007364:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681a      	ldr	r2, [r3, #0]
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	3304      	adds	r3, #4
 800736e:	0019      	movs	r1, r3
 8007370:	0010      	movs	r0, r2
 8007372:	f000 fae9 	bl	8007948 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	2248      	movs	r2, #72	; 0x48
 800737a:	2101      	movs	r1, #1
 800737c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	223e      	movs	r2, #62	; 0x3e
 8007382:	2101      	movs	r1, #1
 8007384:	5499      	strb	r1, [r3, r2]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	223f      	movs	r2, #63	; 0x3f
 800738a:	2101      	movs	r1, #1
 800738c:	5499      	strb	r1, [r3, r2]
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	2240      	movs	r2, #64	; 0x40
 8007392:	2101      	movs	r1, #1
 8007394:	5499      	strb	r1, [r3, r2]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	2241      	movs	r2, #65	; 0x41
 800739a:	2101      	movs	r1, #1
 800739c:	5499      	strb	r1, [r3, r2]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	2242      	movs	r2, #66	; 0x42
 80073a2:	2101      	movs	r1, #1
 80073a4:	5499      	strb	r1, [r3, r2]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2243      	movs	r2, #67	; 0x43
 80073aa:	2101      	movs	r1, #1
 80073ac:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2244      	movs	r2, #68	; 0x44
 80073b2:	2101      	movs	r1, #1
 80073b4:	5499      	strb	r1, [r3, r2]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	2245      	movs	r2, #69	; 0x45
 80073ba:	2101      	movs	r1, #1
 80073bc:	5499      	strb	r1, [r3, r2]
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2246      	movs	r2, #70	; 0x46
 80073c2:	2101      	movs	r1, #1
 80073c4:	5499      	strb	r1, [r3, r2]
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2247      	movs	r2, #71	; 0x47
 80073ca:	2101      	movs	r1, #1
 80073cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	223d      	movs	r2, #61	; 0x3d
 80073d2:	2101      	movs	r1, #1
 80073d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80073d6:	2300      	movs	r3, #0
}
 80073d8:	0018      	movs	r0, r3
 80073da:	46bd      	mov	sp, r7
 80073dc:	b002      	add	sp, #8
 80073de:	bd80      	pop	{r7, pc}

080073e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b082      	sub	sp, #8
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80073e8:	46c0      	nop			; (mov r8, r8)
 80073ea:	46bd      	mov	sp, r7
 80073ec:	b002      	add	sp, #8
 80073ee:	bd80      	pop	{r7, pc}

080073f0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073f0:	b580      	push	{r7, lr}
 80073f2:	b084      	sub	sp, #16
 80073f4:	af00      	add	r7, sp, #0
 80073f6:	6078      	str	r0, [r7, #4]
 80073f8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	2b00      	cmp	r3, #0
 80073fe:	d108      	bne.n	8007412 <HAL_TIM_PWM_Start+0x22>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	223e      	movs	r2, #62	; 0x3e
 8007404:	5c9b      	ldrb	r3, [r3, r2]
 8007406:	b2db      	uxtb	r3, r3
 8007408:	3b01      	subs	r3, #1
 800740a:	1e5a      	subs	r2, r3, #1
 800740c:	4193      	sbcs	r3, r2
 800740e:	b2db      	uxtb	r3, r3
 8007410:	e037      	b.n	8007482 <HAL_TIM_PWM_Start+0x92>
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	2b04      	cmp	r3, #4
 8007416:	d108      	bne.n	800742a <HAL_TIM_PWM_Start+0x3a>
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	223f      	movs	r2, #63	; 0x3f
 800741c:	5c9b      	ldrb	r3, [r3, r2]
 800741e:	b2db      	uxtb	r3, r3
 8007420:	3b01      	subs	r3, #1
 8007422:	1e5a      	subs	r2, r3, #1
 8007424:	4193      	sbcs	r3, r2
 8007426:	b2db      	uxtb	r3, r3
 8007428:	e02b      	b.n	8007482 <HAL_TIM_PWM_Start+0x92>
 800742a:	683b      	ldr	r3, [r7, #0]
 800742c:	2b08      	cmp	r3, #8
 800742e:	d108      	bne.n	8007442 <HAL_TIM_PWM_Start+0x52>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2240      	movs	r2, #64	; 0x40
 8007434:	5c9b      	ldrb	r3, [r3, r2]
 8007436:	b2db      	uxtb	r3, r3
 8007438:	3b01      	subs	r3, #1
 800743a:	1e5a      	subs	r2, r3, #1
 800743c:	4193      	sbcs	r3, r2
 800743e:	b2db      	uxtb	r3, r3
 8007440:	e01f      	b.n	8007482 <HAL_TIM_PWM_Start+0x92>
 8007442:	683b      	ldr	r3, [r7, #0]
 8007444:	2b0c      	cmp	r3, #12
 8007446:	d108      	bne.n	800745a <HAL_TIM_PWM_Start+0x6a>
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2241      	movs	r2, #65	; 0x41
 800744c:	5c9b      	ldrb	r3, [r3, r2]
 800744e:	b2db      	uxtb	r3, r3
 8007450:	3b01      	subs	r3, #1
 8007452:	1e5a      	subs	r2, r3, #1
 8007454:	4193      	sbcs	r3, r2
 8007456:	b2db      	uxtb	r3, r3
 8007458:	e013      	b.n	8007482 <HAL_TIM_PWM_Start+0x92>
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	2b10      	cmp	r3, #16
 800745e:	d108      	bne.n	8007472 <HAL_TIM_PWM_Start+0x82>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2242      	movs	r2, #66	; 0x42
 8007464:	5c9b      	ldrb	r3, [r3, r2]
 8007466:	b2db      	uxtb	r3, r3
 8007468:	3b01      	subs	r3, #1
 800746a:	1e5a      	subs	r2, r3, #1
 800746c:	4193      	sbcs	r3, r2
 800746e:	b2db      	uxtb	r3, r3
 8007470:	e007      	b.n	8007482 <HAL_TIM_PWM_Start+0x92>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	2243      	movs	r2, #67	; 0x43
 8007476:	5c9b      	ldrb	r3, [r3, r2]
 8007478:	b2db      	uxtb	r3, r3
 800747a:	3b01      	subs	r3, #1
 800747c:	1e5a      	subs	r2, r3, #1
 800747e:	4193      	sbcs	r3, r2
 8007480:	b2db      	uxtb	r3, r3
 8007482:	2b00      	cmp	r3, #0
 8007484:	d001      	beq.n	800748a <HAL_TIM_PWM_Start+0x9a>
  {
    return HAL_ERROR;
 8007486:	2301      	movs	r3, #1
 8007488:	e08b      	b.n	80075a2 <HAL_TIM_PWM_Start+0x1b2>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800748a:	683b      	ldr	r3, [r7, #0]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d104      	bne.n	800749a <HAL_TIM_PWM_Start+0xaa>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	223e      	movs	r2, #62	; 0x3e
 8007494:	2102      	movs	r1, #2
 8007496:	5499      	strb	r1, [r3, r2]
 8007498:	e023      	b.n	80074e2 <HAL_TIM_PWM_Start+0xf2>
 800749a:	683b      	ldr	r3, [r7, #0]
 800749c:	2b04      	cmp	r3, #4
 800749e:	d104      	bne.n	80074aa <HAL_TIM_PWM_Start+0xba>
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	223f      	movs	r2, #63	; 0x3f
 80074a4:	2102      	movs	r1, #2
 80074a6:	5499      	strb	r1, [r3, r2]
 80074a8:	e01b      	b.n	80074e2 <HAL_TIM_PWM_Start+0xf2>
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	2b08      	cmp	r3, #8
 80074ae:	d104      	bne.n	80074ba <HAL_TIM_PWM_Start+0xca>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2240      	movs	r2, #64	; 0x40
 80074b4:	2102      	movs	r1, #2
 80074b6:	5499      	strb	r1, [r3, r2]
 80074b8:	e013      	b.n	80074e2 <HAL_TIM_PWM_Start+0xf2>
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	2b0c      	cmp	r3, #12
 80074be:	d104      	bne.n	80074ca <HAL_TIM_PWM_Start+0xda>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2241      	movs	r2, #65	; 0x41
 80074c4:	2102      	movs	r1, #2
 80074c6:	5499      	strb	r1, [r3, r2]
 80074c8:	e00b      	b.n	80074e2 <HAL_TIM_PWM_Start+0xf2>
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	2b10      	cmp	r3, #16
 80074ce:	d104      	bne.n	80074da <HAL_TIM_PWM_Start+0xea>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2242      	movs	r2, #66	; 0x42
 80074d4:	2102      	movs	r1, #2
 80074d6:	5499      	strb	r1, [r3, r2]
 80074d8:	e003      	b.n	80074e2 <HAL_TIM_PWM_Start+0xf2>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2243      	movs	r2, #67	; 0x43
 80074de:	2102      	movs	r1, #2
 80074e0:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	6839      	ldr	r1, [r7, #0]
 80074e8:	2201      	movs	r2, #1
 80074ea:	0018      	movs	r0, r3
 80074ec:	f000 fe0c 	bl	8008108 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	4a2d      	ldr	r2, [pc, #180]	; (80075ac <HAL_TIM_PWM_Start+0x1bc>)
 80074f6:	4293      	cmp	r3, r2
 80074f8:	d00e      	beq.n	8007518 <HAL_TIM_PWM_Start+0x128>
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	4a2c      	ldr	r2, [pc, #176]	; (80075b0 <HAL_TIM_PWM_Start+0x1c0>)
 8007500:	4293      	cmp	r3, r2
 8007502:	d009      	beq.n	8007518 <HAL_TIM_PWM_Start+0x128>
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	4a2a      	ldr	r2, [pc, #168]	; (80075b4 <HAL_TIM_PWM_Start+0x1c4>)
 800750a:	4293      	cmp	r3, r2
 800750c:	d004      	beq.n	8007518 <HAL_TIM_PWM_Start+0x128>
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	4a29      	ldr	r2, [pc, #164]	; (80075b8 <HAL_TIM_PWM_Start+0x1c8>)
 8007514:	4293      	cmp	r3, r2
 8007516:	d101      	bne.n	800751c <HAL_TIM_PWM_Start+0x12c>
 8007518:	2301      	movs	r3, #1
 800751a:	e000      	b.n	800751e <HAL_TIM_PWM_Start+0x12e>
 800751c:	2300      	movs	r3, #0
 800751e:	2b00      	cmp	r3, #0
 8007520:	d008      	beq.n	8007534 <HAL_TIM_PWM_Start+0x144>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	681b      	ldr	r3, [r3, #0]
 8007526:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	2180      	movs	r1, #128	; 0x80
 800752e:	0209      	lsls	r1, r1, #8
 8007530:	430a      	orrs	r2, r1
 8007532:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a1c      	ldr	r2, [pc, #112]	; (80075ac <HAL_TIM_PWM_Start+0x1bc>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d00f      	beq.n	800755e <HAL_TIM_PWM_Start+0x16e>
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681a      	ldr	r2, [r3, #0]
 8007542:	2380      	movs	r3, #128	; 0x80
 8007544:	05db      	lsls	r3, r3, #23
 8007546:	429a      	cmp	r2, r3
 8007548:	d009      	beq.n	800755e <HAL_TIM_PWM_Start+0x16e>
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	4a1b      	ldr	r2, [pc, #108]	; (80075bc <HAL_TIM_PWM_Start+0x1cc>)
 8007550:	4293      	cmp	r3, r2
 8007552:	d004      	beq.n	800755e <HAL_TIM_PWM_Start+0x16e>
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a15      	ldr	r2, [pc, #84]	; (80075b0 <HAL_TIM_PWM_Start+0x1c0>)
 800755a:	4293      	cmp	r3, r2
 800755c:	d116      	bne.n	800758c <HAL_TIM_PWM_Start+0x19c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	4a16      	ldr	r2, [pc, #88]	; (80075c0 <HAL_TIM_PWM_Start+0x1d0>)
 8007566:	4013      	ands	r3, r2
 8007568:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2b06      	cmp	r3, #6
 800756e:	d016      	beq.n	800759e <HAL_TIM_PWM_Start+0x1ae>
 8007570:	68fa      	ldr	r2, [r7, #12]
 8007572:	2380      	movs	r3, #128	; 0x80
 8007574:	025b      	lsls	r3, r3, #9
 8007576:	429a      	cmp	r2, r3
 8007578:	d011      	beq.n	800759e <HAL_TIM_PWM_Start+0x1ae>
    {
      __HAL_TIM_ENABLE(htim);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2101      	movs	r1, #1
 8007586:	430a      	orrs	r2, r1
 8007588:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800758a:	e008      	b.n	800759e <HAL_TIM_PWM_Start+0x1ae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	681a      	ldr	r2, [r3, #0]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	2101      	movs	r1, #1
 8007598:	430a      	orrs	r2, r1
 800759a:	601a      	str	r2, [r3, #0]
 800759c:	e000      	b.n	80075a0 <HAL_TIM_PWM_Start+0x1b0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800759e:	46c0      	nop			; (mov r8, r8)
  }

  /* Return function status */
  return HAL_OK;
 80075a0:	2300      	movs	r3, #0
}
 80075a2:	0018      	movs	r0, r3
 80075a4:	46bd      	mov	sp, r7
 80075a6:	b004      	add	sp, #16
 80075a8:	bd80      	pop	{r7, pc}
 80075aa:	46c0      	nop			; (mov r8, r8)
 80075ac:	40012c00 	.word	0x40012c00
 80075b0:	40014000 	.word	0x40014000
 80075b4:	40014400 	.word	0x40014400
 80075b8:	40014800 	.word	0x40014800
 80075bc:	40000400 	.word	0x40000400
 80075c0:	00010007 	.word	0x00010007

080075c4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	60f8      	str	r0, [r7, #12]
 80075cc:	60b9      	str	r1, [r7, #8]
 80075ce:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	223c      	movs	r2, #60	; 0x3c
 80075d4:	5c9b      	ldrb	r3, [r3, r2]
 80075d6:	2b01      	cmp	r3, #1
 80075d8:	d101      	bne.n	80075de <HAL_TIM_PWM_ConfigChannel+0x1a>
 80075da:	2302      	movs	r3, #2
 80075dc:	e0df      	b.n	800779e <HAL_TIM_PWM_ConfigChannel+0x1da>
 80075de:	68fb      	ldr	r3, [r7, #12]
 80075e0:	223c      	movs	r2, #60	; 0x3c
 80075e2:	2101      	movs	r1, #1
 80075e4:	5499      	strb	r1, [r3, r2]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2b14      	cmp	r3, #20
 80075ea:	d900      	bls.n	80075ee <HAL_TIM_PWM_ConfigChannel+0x2a>
 80075ec:	e0d1      	b.n	8007792 <HAL_TIM_PWM_ConfigChannel+0x1ce>
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	009a      	lsls	r2, r3, #2
 80075f2:	4b6d      	ldr	r3, [pc, #436]	; (80077a8 <HAL_TIM_PWM_ConfigChannel+0x1e4>)
 80075f4:	18d3      	adds	r3, r2, r3
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	68ba      	ldr	r2, [r7, #8]
 8007600:	0011      	movs	r1, r2
 8007602:	0018      	movs	r0, r3
 8007604:	f000 fa20 	bl	8007a48 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007608:	68fb      	ldr	r3, [r7, #12]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	699a      	ldr	r2, [r3, #24]
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2108      	movs	r1, #8
 8007614:	430a      	orrs	r2, r1
 8007616:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007618:	68fb      	ldr	r3, [r7, #12]
 800761a:	681b      	ldr	r3, [r3, #0]
 800761c:	699a      	ldr	r2, [r3, #24]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	2104      	movs	r1, #4
 8007624:	438a      	bics	r2, r1
 8007626:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	6999      	ldr	r1, [r3, #24]
 800762e:	68bb      	ldr	r3, [r7, #8]
 8007630:	691a      	ldr	r2, [r3, #16]
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	430a      	orrs	r2, r1
 8007638:	619a      	str	r2, [r3, #24]
      break;
 800763a:	e0ab      	b.n	8007794 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	68ba      	ldr	r2, [r7, #8]
 8007642:	0011      	movs	r1, r2
 8007644:	0018      	movs	r0, r3
 8007646:	f000 fa89 	bl	8007b5c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	699a      	ldr	r2, [r3, #24]
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	2180      	movs	r1, #128	; 0x80
 8007656:	0109      	lsls	r1, r1, #4
 8007658:	430a      	orrs	r2, r1
 800765a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	699a      	ldr	r2, [r3, #24]
 8007662:	68fb      	ldr	r3, [r7, #12]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	4951      	ldr	r1, [pc, #324]	; (80077ac <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8007668:	400a      	ands	r2, r1
 800766a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	6999      	ldr	r1, [r3, #24]
 8007672:	68bb      	ldr	r3, [r7, #8]
 8007674:	691b      	ldr	r3, [r3, #16]
 8007676:	021a      	lsls	r2, r3, #8
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	430a      	orrs	r2, r1
 800767e:	619a      	str	r2, [r3, #24]
      break;
 8007680:	e088      	b.n	8007794 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	68ba      	ldr	r2, [r7, #8]
 8007688:	0011      	movs	r1, r2
 800768a:	0018      	movs	r0, r3
 800768c:	f000 faea 	bl	8007c64 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	69da      	ldr	r2, [r3, #28]
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	2108      	movs	r1, #8
 800769c:	430a      	orrs	r2, r1
 800769e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80076a0:	68fb      	ldr	r3, [r7, #12]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	69da      	ldr	r2, [r3, #28]
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	2104      	movs	r1, #4
 80076ac:	438a      	bics	r2, r1
 80076ae:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	69d9      	ldr	r1, [r3, #28]
 80076b6:	68bb      	ldr	r3, [r7, #8]
 80076b8:	691a      	ldr	r2, [r3, #16]
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	430a      	orrs	r2, r1
 80076c0:	61da      	str	r2, [r3, #28]
      break;
 80076c2:	e067      	b.n	8007794 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	68ba      	ldr	r2, [r7, #8]
 80076ca:	0011      	movs	r1, r2
 80076cc:	0018      	movs	r0, r3
 80076ce:	f000 fb51 	bl	8007d74 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	69da      	ldr	r2, [r3, #28]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	2180      	movs	r1, #128	; 0x80
 80076de:	0109      	lsls	r1, r1, #4
 80076e0:	430a      	orrs	r2, r1
 80076e2:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	69da      	ldr	r2, [r3, #28]
 80076ea:	68fb      	ldr	r3, [r7, #12]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	492f      	ldr	r1, [pc, #188]	; (80077ac <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 80076f0:	400a      	ands	r2, r1
 80076f2:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	69d9      	ldr	r1, [r3, #28]
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	691b      	ldr	r3, [r3, #16]
 80076fe:	021a      	lsls	r2, r3, #8
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	430a      	orrs	r2, r1
 8007706:	61da      	str	r2, [r3, #28]
      break;
 8007708:	e044      	b.n	8007794 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	68ba      	ldr	r2, [r7, #8]
 8007710:	0011      	movs	r1, r2
 8007712:	0018      	movs	r0, r3
 8007714:	f000 fb98 	bl	8007e48 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	2108      	movs	r1, #8
 8007724:	430a      	orrs	r2, r1
 8007726:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	2104      	movs	r1, #4
 8007734:	438a      	bics	r2, r1
 8007736:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800773e:	68bb      	ldr	r3, [r7, #8]
 8007740:	691a      	ldr	r2, [r3, #16]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	430a      	orrs	r2, r1
 8007748:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800774a:	e023      	b.n	8007794 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	68ba      	ldr	r2, [r7, #8]
 8007752:	0011      	movs	r1, r2
 8007754:	0018      	movs	r0, r3
 8007756:	f000 fbd7 	bl	8007f08 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2180      	movs	r1, #128	; 0x80
 8007766:	0109      	lsls	r1, r1, #4
 8007768:	430a      	orrs	r2, r1
 800776a:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	490d      	ldr	r1, [pc, #52]	; (80077ac <HAL_TIM_PWM_ConfigChannel+0x1e8>)
 8007778:	400a      	ands	r2, r1
 800777a:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007782:	68bb      	ldr	r3, [r7, #8]
 8007784:	691b      	ldr	r3, [r3, #16]
 8007786:	021a      	lsls	r2, r3, #8
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	430a      	orrs	r2, r1
 800778e:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007790:	e000      	b.n	8007794 <HAL_TIM_PWM_ConfigChannel+0x1d0>
    }

    default:
      break;
 8007792:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	223c      	movs	r2, #60	; 0x3c
 8007798:	2100      	movs	r1, #0
 800779a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800779c:	2300      	movs	r3, #0
}
 800779e:	0018      	movs	r0, r3
 80077a0:	46bd      	mov	sp, r7
 80077a2:	b004      	add	sp, #16
 80077a4:	bd80      	pop	{r7, pc}
 80077a6:	46c0      	nop			; (mov r8, r8)
 80077a8:	08009a14 	.word	0x08009a14
 80077ac:	fffffbff 	.word	0xfffffbff

080077b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80077b0:	b580      	push	{r7, lr}
 80077b2:	b084      	sub	sp, #16
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	223c      	movs	r2, #60	; 0x3c
 80077be:	5c9b      	ldrb	r3, [r3, r2]
 80077c0:	2b01      	cmp	r3, #1
 80077c2:	d101      	bne.n	80077c8 <HAL_TIM_ConfigClockSource+0x18>
 80077c4:	2302      	movs	r3, #2
 80077c6:	e0b7      	b.n	8007938 <HAL_TIM_ConfigClockSource+0x188>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	223c      	movs	r2, #60	; 0x3c
 80077cc:	2101      	movs	r1, #1
 80077ce:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	223d      	movs	r2, #61	; 0x3d
 80077d4:	2102      	movs	r1, #2
 80077d6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	4a57      	ldr	r2, [pc, #348]	; (8007940 <HAL_TIM_ConfigClockSource+0x190>)
 80077e4:	4013      	ands	r3, r2
 80077e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	4a56      	ldr	r2, [pc, #344]	; (8007944 <HAL_TIM_ConfigClockSource+0x194>)
 80077ec:	4013      	ands	r3, r2
 80077ee:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	68fa      	ldr	r2, [r7, #12]
 80077f6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2280      	movs	r2, #128	; 0x80
 80077fe:	0192      	lsls	r2, r2, #6
 8007800:	4293      	cmp	r3, r2
 8007802:	d040      	beq.n	8007886 <HAL_TIM_ConfigClockSource+0xd6>
 8007804:	2280      	movs	r2, #128	; 0x80
 8007806:	0192      	lsls	r2, r2, #6
 8007808:	4293      	cmp	r3, r2
 800780a:	d900      	bls.n	800780e <HAL_TIM_ConfigClockSource+0x5e>
 800780c:	e088      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x170>
 800780e:	2280      	movs	r2, #128	; 0x80
 8007810:	0152      	lsls	r2, r2, #5
 8007812:	4293      	cmp	r3, r2
 8007814:	d100      	bne.n	8007818 <HAL_TIM_ConfigClockSource+0x68>
 8007816:	e085      	b.n	8007924 <HAL_TIM_ConfigClockSource+0x174>
 8007818:	2280      	movs	r2, #128	; 0x80
 800781a:	0152      	lsls	r2, r2, #5
 800781c:	4293      	cmp	r3, r2
 800781e:	d900      	bls.n	8007822 <HAL_TIM_ConfigClockSource+0x72>
 8007820:	e07e      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x170>
 8007822:	2b70      	cmp	r3, #112	; 0x70
 8007824:	d018      	beq.n	8007858 <HAL_TIM_ConfigClockSource+0xa8>
 8007826:	d900      	bls.n	800782a <HAL_TIM_ConfigClockSource+0x7a>
 8007828:	e07a      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x170>
 800782a:	2b60      	cmp	r3, #96	; 0x60
 800782c:	d04f      	beq.n	80078ce <HAL_TIM_ConfigClockSource+0x11e>
 800782e:	d900      	bls.n	8007832 <HAL_TIM_ConfigClockSource+0x82>
 8007830:	e076      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x170>
 8007832:	2b50      	cmp	r3, #80	; 0x50
 8007834:	d03b      	beq.n	80078ae <HAL_TIM_ConfigClockSource+0xfe>
 8007836:	d900      	bls.n	800783a <HAL_TIM_ConfigClockSource+0x8a>
 8007838:	e072      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x170>
 800783a:	2b40      	cmp	r3, #64	; 0x40
 800783c:	d057      	beq.n	80078ee <HAL_TIM_ConfigClockSource+0x13e>
 800783e:	d900      	bls.n	8007842 <HAL_TIM_ConfigClockSource+0x92>
 8007840:	e06e      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x170>
 8007842:	2b30      	cmp	r3, #48	; 0x30
 8007844:	d063      	beq.n	800790e <HAL_TIM_ConfigClockSource+0x15e>
 8007846:	d86b      	bhi.n	8007920 <HAL_TIM_ConfigClockSource+0x170>
 8007848:	2b20      	cmp	r3, #32
 800784a:	d060      	beq.n	800790e <HAL_TIM_ConfigClockSource+0x15e>
 800784c:	d868      	bhi.n	8007920 <HAL_TIM_ConfigClockSource+0x170>
 800784e:	2b00      	cmp	r3, #0
 8007850:	d05d      	beq.n	800790e <HAL_TIM_ConfigClockSource+0x15e>
 8007852:	2b10      	cmp	r3, #16
 8007854:	d05b      	beq.n	800790e <HAL_TIM_ConfigClockSource+0x15e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8007856:	e063      	b.n	8007920 <HAL_TIM_ConfigClockSource+0x170>
      TIM_ETR_SetConfig(htim->Instance,
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	6818      	ldr	r0, [r3, #0]
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	6899      	ldr	r1, [r3, #8]
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	685a      	ldr	r2, [r3, #4]
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	68db      	ldr	r3, [r3, #12]
 8007868:	f000 fc2e 	bl	80080c8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	2277      	movs	r2, #119	; 0x77
 8007878:	4313      	orrs	r3, r2
 800787a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	68fa      	ldr	r2, [r7, #12]
 8007882:	609a      	str	r2, [r3, #8]
      break;
 8007884:	e04f      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x176>
      TIM_ETR_SetConfig(htim->Instance,
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	6818      	ldr	r0, [r3, #0]
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	6899      	ldr	r1, [r3, #8]
 800788e:	683b      	ldr	r3, [r7, #0]
 8007890:	685a      	ldr	r2, [r3, #4]
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	68db      	ldr	r3, [r3, #12]
 8007896:	f000 fc17 	bl	80080c8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	689a      	ldr	r2, [r3, #8]
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	2180      	movs	r1, #128	; 0x80
 80078a6:	01c9      	lsls	r1, r1, #7
 80078a8:	430a      	orrs	r2, r1
 80078aa:	609a      	str	r2, [r3, #8]
      break;
 80078ac:	e03b      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	6818      	ldr	r0, [r3, #0]
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	6859      	ldr	r1, [r3, #4]
 80078b6:	683b      	ldr	r3, [r7, #0]
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	001a      	movs	r2, r3
 80078bc:	f000 fb88 	bl	8007fd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2150      	movs	r1, #80	; 0x50
 80078c6:	0018      	movs	r0, r3
 80078c8:	f000 fbe2 	bl	8008090 <TIM_ITRx_SetConfig>
      break;
 80078cc:	e02b      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	6818      	ldr	r0, [r3, #0]
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	6859      	ldr	r1, [r3, #4]
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	68db      	ldr	r3, [r3, #12]
 80078da:	001a      	movs	r2, r3
 80078dc:	f000 fba6 	bl	800802c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	2160      	movs	r1, #96	; 0x60
 80078e6:	0018      	movs	r0, r3
 80078e8:	f000 fbd2 	bl	8008090 <TIM_ITRx_SetConfig>
      break;
 80078ec:	e01b      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x176>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6818      	ldr	r0, [r3, #0]
 80078f2:	683b      	ldr	r3, [r7, #0]
 80078f4:	6859      	ldr	r1, [r3, #4]
 80078f6:	683b      	ldr	r3, [r7, #0]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	001a      	movs	r2, r3
 80078fc:	f000 fb68 	bl	8007fd0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	2140      	movs	r1, #64	; 0x40
 8007906:	0018      	movs	r0, r3
 8007908:	f000 fbc2 	bl	8008090 <TIM_ITRx_SetConfig>
      break;
 800790c:	e00b      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x176>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681a      	ldr	r2, [r3, #0]
 8007912:	683b      	ldr	r3, [r7, #0]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	0019      	movs	r1, r3
 8007918:	0010      	movs	r0, r2
 800791a:	f000 fbb9 	bl	8008090 <TIM_ITRx_SetConfig>
        break;
 800791e:	e002      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x176>
      break;
 8007920:	46c0      	nop			; (mov r8, r8)
 8007922:	e000      	b.n	8007926 <HAL_TIM_ConfigClockSource+0x176>
      break;
 8007924:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	223d      	movs	r2, #61	; 0x3d
 800792a:	2101      	movs	r1, #1
 800792c:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	223c      	movs	r2, #60	; 0x3c
 8007932:	2100      	movs	r1, #0
 8007934:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8007936:	2300      	movs	r3, #0
}
 8007938:	0018      	movs	r0, r3
 800793a:	46bd      	mov	sp, r7
 800793c:	b004      	add	sp, #16
 800793e:	bd80      	pop	{r7, pc}
 8007940:	ffceff88 	.word	0xffceff88
 8007944:	ffff00ff 	.word	0xffff00ff

08007948 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007948:	b580      	push	{r7, lr}
 800794a:	b084      	sub	sp, #16
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
 8007950:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	4a34      	ldr	r2, [pc, #208]	; (8007a2c <TIM_Base_SetConfig+0xe4>)
 800795c:	4293      	cmp	r3, r2
 800795e:	d008      	beq.n	8007972 <TIM_Base_SetConfig+0x2a>
 8007960:	687a      	ldr	r2, [r7, #4]
 8007962:	2380      	movs	r3, #128	; 0x80
 8007964:	05db      	lsls	r3, r3, #23
 8007966:	429a      	cmp	r2, r3
 8007968:	d003      	beq.n	8007972 <TIM_Base_SetConfig+0x2a>
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	4a30      	ldr	r2, [pc, #192]	; (8007a30 <TIM_Base_SetConfig+0xe8>)
 800796e:	4293      	cmp	r3, r2
 8007970:	d108      	bne.n	8007984 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	2270      	movs	r2, #112	; 0x70
 8007976:	4393      	bics	r3, r2
 8007978:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	68fa      	ldr	r2, [r7, #12]
 8007980:	4313      	orrs	r3, r2
 8007982:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	4a29      	ldr	r2, [pc, #164]	; (8007a2c <TIM_Base_SetConfig+0xe4>)
 8007988:	4293      	cmp	r3, r2
 800798a:	d018      	beq.n	80079be <TIM_Base_SetConfig+0x76>
 800798c:	687a      	ldr	r2, [r7, #4]
 800798e:	2380      	movs	r3, #128	; 0x80
 8007990:	05db      	lsls	r3, r3, #23
 8007992:	429a      	cmp	r2, r3
 8007994:	d013      	beq.n	80079be <TIM_Base_SetConfig+0x76>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	4a25      	ldr	r2, [pc, #148]	; (8007a30 <TIM_Base_SetConfig+0xe8>)
 800799a:	4293      	cmp	r3, r2
 800799c:	d00f      	beq.n	80079be <TIM_Base_SetConfig+0x76>
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	4a24      	ldr	r2, [pc, #144]	; (8007a34 <TIM_Base_SetConfig+0xec>)
 80079a2:	4293      	cmp	r3, r2
 80079a4:	d00b      	beq.n	80079be <TIM_Base_SetConfig+0x76>
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	4a23      	ldr	r2, [pc, #140]	; (8007a38 <TIM_Base_SetConfig+0xf0>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d007      	beq.n	80079be <TIM_Base_SetConfig+0x76>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	4a22      	ldr	r2, [pc, #136]	; (8007a3c <TIM_Base_SetConfig+0xf4>)
 80079b2:	4293      	cmp	r3, r2
 80079b4:	d003      	beq.n	80079be <TIM_Base_SetConfig+0x76>
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	4a21      	ldr	r2, [pc, #132]	; (8007a40 <TIM_Base_SetConfig+0xf8>)
 80079ba:	4293      	cmp	r3, r2
 80079bc:	d108      	bne.n	80079d0 <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	4a20      	ldr	r2, [pc, #128]	; (8007a44 <TIM_Base_SetConfig+0xfc>)
 80079c2:	4013      	ands	r3, r2
 80079c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	68db      	ldr	r3, [r3, #12]
 80079ca:	68fa      	ldr	r2, [r7, #12]
 80079cc:	4313      	orrs	r3, r2
 80079ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2280      	movs	r2, #128	; 0x80
 80079d4:	4393      	bics	r3, r2
 80079d6:	001a      	movs	r2, r3
 80079d8:	683b      	ldr	r3, [r7, #0]
 80079da:	695b      	ldr	r3, [r3, #20]
 80079dc:	4313      	orrs	r3, r2
 80079de:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	68fa      	ldr	r2, [r7, #12]
 80079e4:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	689a      	ldr	r2, [r3, #8]
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80079ee:	683b      	ldr	r3, [r7, #0]
 80079f0:	681a      	ldr	r2, [r3, #0]
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	4a0c      	ldr	r2, [pc, #48]	; (8007a2c <TIM_Base_SetConfig+0xe4>)
 80079fa:	4293      	cmp	r3, r2
 80079fc:	d00b      	beq.n	8007a16 <TIM_Base_SetConfig+0xce>
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	4a0d      	ldr	r2, [pc, #52]	; (8007a38 <TIM_Base_SetConfig+0xf0>)
 8007a02:	4293      	cmp	r3, r2
 8007a04:	d007      	beq.n	8007a16 <TIM_Base_SetConfig+0xce>
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	4a0c      	ldr	r2, [pc, #48]	; (8007a3c <TIM_Base_SetConfig+0xf4>)
 8007a0a:	4293      	cmp	r3, r2
 8007a0c:	d003      	beq.n	8007a16 <TIM_Base_SetConfig+0xce>
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	4a0b      	ldr	r2, [pc, #44]	; (8007a40 <TIM_Base_SetConfig+0xf8>)
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d103      	bne.n	8007a1e <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	691a      	ldr	r2, [r3, #16]
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2201      	movs	r2, #1
 8007a22:	615a      	str	r2, [r3, #20]
}
 8007a24:	46c0      	nop			; (mov r8, r8)
 8007a26:	46bd      	mov	sp, r7
 8007a28:	b004      	add	sp, #16
 8007a2a:	bd80      	pop	{r7, pc}
 8007a2c:	40012c00 	.word	0x40012c00
 8007a30:	40000400 	.word	0x40000400
 8007a34:	40002000 	.word	0x40002000
 8007a38:	40014000 	.word	0x40014000
 8007a3c:	40014400 	.word	0x40014400
 8007a40:	40014800 	.word	0x40014800
 8007a44:	fffffcff 	.word	0xfffffcff

08007a48 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b086      	sub	sp, #24
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
 8007a50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6a1b      	ldr	r3, [r3, #32]
 8007a56:	2201      	movs	r2, #1
 8007a58:	4393      	bics	r3, r2
 8007a5a:	001a      	movs	r2, r3
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	6a1b      	ldr	r3, [r3, #32]
 8007a64:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	685b      	ldr	r3, [r3, #4]
 8007a6a:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	699b      	ldr	r3, [r3, #24]
 8007a70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	4a32      	ldr	r2, [pc, #200]	; (8007b40 <TIM_OC1_SetConfig+0xf8>)
 8007a76:	4013      	ands	r3, r2
 8007a78:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2203      	movs	r2, #3
 8007a7e:	4393      	bics	r3, r2
 8007a80:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a82:	683b      	ldr	r3, [r7, #0]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	68fa      	ldr	r2, [r7, #12]
 8007a88:	4313      	orrs	r3, r2
 8007a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007a8c:	697b      	ldr	r3, [r7, #20]
 8007a8e:	2202      	movs	r2, #2
 8007a90:	4393      	bics	r3, r2
 8007a92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	689b      	ldr	r3, [r3, #8]
 8007a98:	697a      	ldr	r2, [r7, #20]
 8007a9a:	4313      	orrs	r3, r2
 8007a9c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	4a28      	ldr	r2, [pc, #160]	; (8007b44 <TIM_OC1_SetConfig+0xfc>)
 8007aa2:	4293      	cmp	r3, r2
 8007aa4:	d00b      	beq.n	8007abe <TIM_OC1_SetConfig+0x76>
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4a27      	ldr	r2, [pc, #156]	; (8007b48 <TIM_OC1_SetConfig+0x100>)
 8007aaa:	4293      	cmp	r3, r2
 8007aac:	d007      	beq.n	8007abe <TIM_OC1_SetConfig+0x76>
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	4a26      	ldr	r2, [pc, #152]	; (8007b4c <TIM_OC1_SetConfig+0x104>)
 8007ab2:	4293      	cmp	r3, r2
 8007ab4:	d003      	beq.n	8007abe <TIM_OC1_SetConfig+0x76>
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	4a25      	ldr	r2, [pc, #148]	; (8007b50 <TIM_OC1_SetConfig+0x108>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d10c      	bne.n	8007ad8 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	2208      	movs	r2, #8
 8007ac2:	4393      	bics	r3, r2
 8007ac4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	697a      	ldr	r2, [r7, #20]
 8007acc:	4313      	orrs	r3, r2
 8007ace:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	2204      	movs	r2, #4
 8007ad4:	4393      	bics	r3, r2
 8007ad6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	4a1a      	ldr	r2, [pc, #104]	; (8007b44 <TIM_OC1_SetConfig+0xfc>)
 8007adc:	4293      	cmp	r3, r2
 8007ade:	d00b      	beq.n	8007af8 <TIM_OC1_SetConfig+0xb0>
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	4a19      	ldr	r2, [pc, #100]	; (8007b48 <TIM_OC1_SetConfig+0x100>)
 8007ae4:	4293      	cmp	r3, r2
 8007ae6:	d007      	beq.n	8007af8 <TIM_OC1_SetConfig+0xb0>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	4a18      	ldr	r2, [pc, #96]	; (8007b4c <TIM_OC1_SetConfig+0x104>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d003      	beq.n	8007af8 <TIM_OC1_SetConfig+0xb0>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	4a17      	ldr	r2, [pc, #92]	; (8007b50 <TIM_OC1_SetConfig+0x108>)
 8007af4:	4293      	cmp	r3, r2
 8007af6:	d111      	bne.n	8007b1c <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007af8:	693b      	ldr	r3, [r7, #16]
 8007afa:	4a16      	ldr	r2, [pc, #88]	; (8007b54 <TIM_OC1_SetConfig+0x10c>)
 8007afc:	4013      	ands	r3, r2
 8007afe:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007b00:	693b      	ldr	r3, [r7, #16]
 8007b02:	4a15      	ldr	r2, [pc, #84]	; (8007b58 <TIM_OC1_SetConfig+0x110>)
 8007b04:	4013      	ands	r3, r2
 8007b06:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007b08:	683b      	ldr	r3, [r7, #0]
 8007b0a:	695b      	ldr	r3, [r3, #20]
 8007b0c:	693a      	ldr	r2, [r7, #16]
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007b12:	683b      	ldr	r3, [r7, #0]
 8007b14:	699b      	ldr	r3, [r3, #24]
 8007b16:	693a      	ldr	r2, [r7, #16]
 8007b18:	4313      	orrs	r3, r2
 8007b1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	693a      	ldr	r2, [r7, #16]
 8007b20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	68fa      	ldr	r2, [r7, #12]
 8007b26:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	685a      	ldr	r2, [r3, #4]
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	697a      	ldr	r2, [r7, #20]
 8007b34:	621a      	str	r2, [r3, #32]
}
 8007b36:	46c0      	nop			; (mov r8, r8)
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	b006      	add	sp, #24
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	46c0      	nop			; (mov r8, r8)
 8007b40:	fffeff8f 	.word	0xfffeff8f
 8007b44:	40012c00 	.word	0x40012c00
 8007b48:	40014000 	.word	0x40014000
 8007b4c:	40014400 	.word	0x40014400
 8007b50:	40014800 	.word	0x40014800
 8007b54:	fffffeff 	.word	0xfffffeff
 8007b58:	fffffdff 	.word	0xfffffdff

08007b5c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007b5c:	b580      	push	{r7, lr}
 8007b5e:	b086      	sub	sp, #24
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
 8007b64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6a1b      	ldr	r3, [r3, #32]
 8007b6a:	2210      	movs	r2, #16
 8007b6c:	4393      	bics	r3, r2
 8007b6e:	001a      	movs	r2, r3
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	6a1b      	ldr	r3, [r3, #32]
 8007b78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	685b      	ldr	r3, [r3, #4]
 8007b7e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	699b      	ldr	r3, [r3, #24]
 8007b84:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	4a2e      	ldr	r2, [pc, #184]	; (8007c44 <TIM_OC2_SetConfig+0xe8>)
 8007b8a:	4013      	ands	r3, r2
 8007b8c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	4a2d      	ldr	r2, [pc, #180]	; (8007c48 <TIM_OC2_SetConfig+0xec>)
 8007b92:	4013      	ands	r3, r2
 8007b94:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	021b      	lsls	r3, r3, #8
 8007b9c:	68fa      	ldr	r2, [r7, #12]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	2220      	movs	r2, #32
 8007ba6:	4393      	bics	r3, r2
 8007ba8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	689b      	ldr	r3, [r3, #8]
 8007bae:	011b      	lsls	r3, r3, #4
 8007bb0:	697a      	ldr	r2, [r7, #20]
 8007bb2:	4313      	orrs	r3, r2
 8007bb4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	4a24      	ldr	r2, [pc, #144]	; (8007c4c <TIM_OC2_SetConfig+0xf0>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d10d      	bne.n	8007bda <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007bbe:	697b      	ldr	r3, [r7, #20]
 8007bc0:	2280      	movs	r2, #128	; 0x80
 8007bc2:	4393      	bics	r3, r2
 8007bc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007bc6:	683b      	ldr	r3, [r7, #0]
 8007bc8:	68db      	ldr	r3, [r3, #12]
 8007bca:	011b      	lsls	r3, r3, #4
 8007bcc:	697a      	ldr	r2, [r7, #20]
 8007bce:	4313      	orrs	r3, r2
 8007bd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007bd2:	697b      	ldr	r3, [r7, #20]
 8007bd4:	2240      	movs	r2, #64	; 0x40
 8007bd6:	4393      	bics	r3, r2
 8007bd8:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a1b      	ldr	r2, [pc, #108]	; (8007c4c <TIM_OC2_SetConfig+0xf0>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d00b      	beq.n	8007bfa <TIM_OC2_SetConfig+0x9e>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a1a      	ldr	r2, [pc, #104]	; (8007c50 <TIM_OC2_SetConfig+0xf4>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d007      	beq.n	8007bfa <TIM_OC2_SetConfig+0x9e>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a19      	ldr	r2, [pc, #100]	; (8007c54 <TIM_OC2_SetConfig+0xf8>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d003      	beq.n	8007bfa <TIM_OC2_SetConfig+0x9e>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	4a18      	ldr	r2, [pc, #96]	; (8007c58 <TIM_OC2_SetConfig+0xfc>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d113      	bne.n	8007c22 <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	4a17      	ldr	r2, [pc, #92]	; (8007c5c <TIM_OC2_SetConfig+0x100>)
 8007bfe:	4013      	ands	r3, r2
 8007c00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	4a16      	ldr	r2, [pc, #88]	; (8007c60 <TIM_OC2_SetConfig+0x104>)
 8007c06:	4013      	ands	r3, r2
 8007c08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007c0a:	683b      	ldr	r3, [r7, #0]
 8007c0c:	695b      	ldr	r3, [r3, #20]
 8007c0e:	009b      	lsls	r3, r3, #2
 8007c10:	693a      	ldr	r2, [r7, #16]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	699b      	ldr	r3, [r3, #24]
 8007c1a:	009b      	lsls	r3, r3, #2
 8007c1c:	693a      	ldr	r2, [r7, #16]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	693a      	ldr	r2, [r7, #16]
 8007c26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	68fa      	ldr	r2, [r7, #12]
 8007c2c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007c2e:	683b      	ldr	r3, [r7, #0]
 8007c30:	685a      	ldr	r2, [r3, #4]
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	697a      	ldr	r2, [r7, #20]
 8007c3a:	621a      	str	r2, [r3, #32]
}
 8007c3c:	46c0      	nop			; (mov r8, r8)
 8007c3e:	46bd      	mov	sp, r7
 8007c40:	b006      	add	sp, #24
 8007c42:	bd80      	pop	{r7, pc}
 8007c44:	feff8fff 	.word	0xfeff8fff
 8007c48:	fffffcff 	.word	0xfffffcff
 8007c4c:	40012c00 	.word	0x40012c00
 8007c50:	40014000 	.word	0x40014000
 8007c54:	40014400 	.word	0x40014400
 8007c58:	40014800 	.word	0x40014800
 8007c5c:	fffffbff 	.word	0xfffffbff
 8007c60:	fffff7ff 	.word	0xfffff7ff

08007c64 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	b086      	sub	sp, #24
 8007c68:	af00      	add	r7, sp, #0
 8007c6a:	6078      	str	r0, [r7, #4]
 8007c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	6a1b      	ldr	r3, [r3, #32]
 8007c72:	4a35      	ldr	r2, [pc, #212]	; (8007d48 <TIM_OC3_SetConfig+0xe4>)
 8007c74:	401a      	ands	r2, r3
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	6a1b      	ldr	r3, [r3, #32]
 8007c7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	685b      	ldr	r3, [r3, #4]
 8007c84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	69db      	ldr	r3, [r3, #28]
 8007c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	4a2f      	ldr	r2, [pc, #188]	; (8007d4c <TIM_OC3_SetConfig+0xe8>)
 8007c90:	4013      	ands	r3, r2
 8007c92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	2203      	movs	r2, #3
 8007c98:	4393      	bics	r3, r2
 8007c9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	681b      	ldr	r3, [r3, #0]
 8007ca0:	68fa      	ldr	r2, [r7, #12]
 8007ca2:	4313      	orrs	r3, r2
 8007ca4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007ca6:	697b      	ldr	r3, [r7, #20]
 8007ca8:	4a29      	ldr	r2, [pc, #164]	; (8007d50 <TIM_OC3_SetConfig+0xec>)
 8007caa:	4013      	ands	r3, r2
 8007cac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007cae:	683b      	ldr	r3, [r7, #0]
 8007cb0:	689b      	ldr	r3, [r3, #8]
 8007cb2:	021b      	lsls	r3, r3, #8
 8007cb4:	697a      	ldr	r2, [r7, #20]
 8007cb6:	4313      	orrs	r3, r2
 8007cb8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	4a25      	ldr	r2, [pc, #148]	; (8007d54 <TIM_OC3_SetConfig+0xf0>)
 8007cbe:	4293      	cmp	r3, r2
 8007cc0:	d10d      	bne.n	8007cde <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	4a24      	ldr	r2, [pc, #144]	; (8007d58 <TIM_OC3_SetConfig+0xf4>)
 8007cc6:	4013      	ands	r3, r2
 8007cc8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007cca:	683b      	ldr	r3, [r7, #0]
 8007ccc:	68db      	ldr	r3, [r3, #12]
 8007cce:	021b      	lsls	r3, r3, #8
 8007cd0:	697a      	ldr	r2, [r7, #20]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	4a20      	ldr	r2, [pc, #128]	; (8007d5c <TIM_OC3_SetConfig+0xf8>)
 8007cda:	4013      	ands	r3, r2
 8007cdc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	4a1c      	ldr	r2, [pc, #112]	; (8007d54 <TIM_OC3_SetConfig+0xf0>)
 8007ce2:	4293      	cmp	r3, r2
 8007ce4:	d00b      	beq.n	8007cfe <TIM_OC3_SetConfig+0x9a>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	4a1d      	ldr	r2, [pc, #116]	; (8007d60 <TIM_OC3_SetConfig+0xfc>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d007      	beq.n	8007cfe <TIM_OC3_SetConfig+0x9a>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	4a1c      	ldr	r2, [pc, #112]	; (8007d64 <TIM_OC3_SetConfig+0x100>)
 8007cf2:	4293      	cmp	r3, r2
 8007cf4:	d003      	beq.n	8007cfe <TIM_OC3_SetConfig+0x9a>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	4a1b      	ldr	r2, [pc, #108]	; (8007d68 <TIM_OC3_SetConfig+0x104>)
 8007cfa:	4293      	cmp	r3, r2
 8007cfc:	d113      	bne.n	8007d26 <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	4a1a      	ldr	r2, [pc, #104]	; (8007d6c <TIM_OC3_SetConfig+0x108>)
 8007d02:	4013      	ands	r3, r2
 8007d04:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007d06:	693b      	ldr	r3, [r7, #16]
 8007d08:	4a19      	ldr	r2, [pc, #100]	; (8007d70 <TIM_OC3_SetConfig+0x10c>)
 8007d0a:	4013      	ands	r3, r2
 8007d0c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007d0e:	683b      	ldr	r3, [r7, #0]
 8007d10:	695b      	ldr	r3, [r3, #20]
 8007d12:	011b      	lsls	r3, r3, #4
 8007d14:	693a      	ldr	r2, [r7, #16]
 8007d16:	4313      	orrs	r3, r2
 8007d18:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007d1a:	683b      	ldr	r3, [r7, #0]
 8007d1c:	699b      	ldr	r3, [r3, #24]
 8007d1e:	011b      	lsls	r3, r3, #4
 8007d20:	693a      	ldr	r2, [r7, #16]
 8007d22:	4313      	orrs	r3, r2
 8007d24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	693a      	ldr	r2, [r7, #16]
 8007d2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	68fa      	ldr	r2, [r7, #12]
 8007d30:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	685a      	ldr	r2, [r3, #4]
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	697a      	ldr	r2, [r7, #20]
 8007d3e:	621a      	str	r2, [r3, #32]
}
 8007d40:	46c0      	nop			; (mov r8, r8)
 8007d42:	46bd      	mov	sp, r7
 8007d44:	b006      	add	sp, #24
 8007d46:	bd80      	pop	{r7, pc}
 8007d48:	fffffeff 	.word	0xfffffeff
 8007d4c:	fffeff8f 	.word	0xfffeff8f
 8007d50:	fffffdff 	.word	0xfffffdff
 8007d54:	40012c00 	.word	0x40012c00
 8007d58:	fffff7ff 	.word	0xfffff7ff
 8007d5c:	fffffbff 	.word	0xfffffbff
 8007d60:	40014000 	.word	0x40014000
 8007d64:	40014400 	.word	0x40014400
 8007d68:	40014800 	.word	0x40014800
 8007d6c:	ffffefff 	.word	0xffffefff
 8007d70:	ffffdfff 	.word	0xffffdfff

08007d74 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007d74:	b580      	push	{r7, lr}
 8007d76:	b086      	sub	sp, #24
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6a1b      	ldr	r3, [r3, #32]
 8007d82:	4a28      	ldr	r2, [pc, #160]	; (8007e24 <TIM_OC4_SetConfig+0xb0>)
 8007d84:	401a      	ands	r2, r3
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6a1b      	ldr	r3, [r3, #32]
 8007d8e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	685b      	ldr	r3, [r3, #4]
 8007d94:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	69db      	ldr	r3, [r3, #28]
 8007d9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	4a22      	ldr	r2, [pc, #136]	; (8007e28 <TIM_OC4_SetConfig+0xb4>)
 8007da0:	4013      	ands	r3, r2
 8007da2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	4a21      	ldr	r2, [pc, #132]	; (8007e2c <TIM_OC4_SetConfig+0xb8>)
 8007da8:	4013      	ands	r3, r2
 8007daa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	021b      	lsls	r3, r3, #8
 8007db2:	68fa      	ldr	r2, [r7, #12]
 8007db4:	4313      	orrs	r3, r2
 8007db6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007db8:	693b      	ldr	r3, [r7, #16]
 8007dba:	4a1d      	ldr	r2, [pc, #116]	; (8007e30 <TIM_OC4_SetConfig+0xbc>)
 8007dbc:	4013      	ands	r3, r2
 8007dbe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007dc0:	683b      	ldr	r3, [r7, #0]
 8007dc2:	689b      	ldr	r3, [r3, #8]
 8007dc4:	031b      	lsls	r3, r3, #12
 8007dc6:	693a      	ldr	r2, [r7, #16]
 8007dc8:	4313      	orrs	r3, r2
 8007dca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	4a19      	ldr	r2, [pc, #100]	; (8007e34 <TIM_OC4_SetConfig+0xc0>)
 8007dd0:	4293      	cmp	r3, r2
 8007dd2:	d00b      	beq.n	8007dec <TIM_OC4_SetConfig+0x78>
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	4a18      	ldr	r2, [pc, #96]	; (8007e38 <TIM_OC4_SetConfig+0xc4>)
 8007dd8:	4293      	cmp	r3, r2
 8007dda:	d007      	beq.n	8007dec <TIM_OC4_SetConfig+0x78>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	4a17      	ldr	r2, [pc, #92]	; (8007e3c <TIM_OC4_SetConfig+0xc8>)
 8007de0:	4293      	cmp	r3, r2
 8007de2:	d003      	beq.n	8007dec <TIM_OC4_SetConfig+0x78>
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	4a16      	ldr	r2, [pc, #88]	; (8007e40 <TIM_OC4_SetConfig+0xcc>)
 8007de8:	4293      	cmp	r3, r2
 8007dea:	d109      	bne.n	8007e00 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007dec:	697b      	ldr	r3, [r7, #20]
 8007dee:	4a15      	ldr	r2, [pc, #84]	; (8007e44 <TIM_OC4_SetConfig+0xd0>)
 8007df0:	4013      	ands	r3, r2
 8007df2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007df4:	683b      	ldr	r3, [r7, #0]
 8007df6:	695b      	ldr	r3, [r3, #20]
 8007df8:	019b      	lsls	r3, r3, #6
 8007dfa:	697a      	ldr	r2, [r7, #20]
 8007dfc:	4313      	orrs	r3, r2
 8007dfe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	697a      	ldr	r2, [r7, #20]
 8007e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	68fa      	ldr	r2, [r7, #12]
 8007e0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	685a      	ldr	r2, [r3, #4]
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	693a      	ldr	r2, [r7, #16]
 8007e18:	621a      	str	r2, [r3, #32]
}
 8007e1a:	46c0      	nop			; (mov r8, r8)
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	b006      	add	sp, #24
 8007e20:	bd80      	pop	{r7, pc}
 8007e22:	46c0      	nop			; (mov r8, r8)
 8007e24:	ffffefff 	.word	0xffffefff
 8007e28:	feff8fff 	.word	0xfeff8fff
 8007e2c:	fffffcff 	.word	0xfffffcff
 8007e30:	ffffdfff 	.word	0xffffdfff
 8007e34:	40012c00 	.word	0x40012c00
 8007e38:	40014000 	.word	0x40014000
 8007e3c:	40014400 	.word	0x40014400
 8007e40:	40014800 	.word	0x40014800
 8007e44:	ffffbfff 	.word	0xffffbfff

08007e48 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b086      	sub	sp, #24
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	6a1b      	ldr	r3, [r3, #32]
 8007e56:	4a25      	ldr	r2, [pc, #148]	; (8007eec <TIM_OC5_SetConfig+0xa4>)
 8007e58:	401a      	ands	r2, r3
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6a1b      	ldr	r3, [r3, #32]
 8007e62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	685b      	ldr	r3, [r3, #4]
 8007e68:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	4a1f      	ldr	r2, [pc, #124]	; (8007ef0 <TIM_OC5_SetConfig+0xa8>)
 8007e74:	4013      	ands	r3, r2
 8007e76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e78:	683b      	ldr	r3, [r7, #0]
 8007e7a:	681b      	ldr	r3, [r3, #0]
 8007e7c:	68fa      	ldr	r2, [r7, #12]
 8007e7e:	4313      	orrs	r3, r2
 8007e80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007e82:	693b      	ldr	r3, [r7, #16]
 8007e84:	4a1b      	ldr	r2, [pc, #108]	; (8007ef4 <TIM_OC5_SetConfig+0xac>)
 8007e86:	4013      	ands	r3, r2
 8007e88:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	689b      	ldr	r3, [r3, #8]
 8007e8e:	041b      	lsls	r3, r3, #16
 8007e90:	693a      	ldr	r2, [r7, #16]
 8007e92:	4313      	orrs	r3, r2
 8007e94:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	4a17      	ldr	r2, [pc, #92]	; (8007ef8 <TIM_OC5_SetConfig+0xb0>)
 8007e9a:	4293      	cmp	r3, r2
 8007e9c:	d00b      	beq.n	8007eb6 <TIM_OC5_SetConfig+0x6e>
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	4a16      	ldr	r2, [pc, #88]	; (8007efc <TIM_OC5_SetConfig+0xb4>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d007      	beq.n	8007eb6 <TIM_OC5_SetConfig+0x6e>
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	4a15      	ldr	r2, [pc, #84]	; (8007f00 <TIM_OC5_SetConfig+0xb8>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d003      	beq.n	8007eb6 <TIM_OC5_SetConfig+0x6e>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	4a14      	ldr	r2, [pc, #80]	; (8007f04 <TIM_OC5_SetConfig+0xbc>)
 8007eb2:	4293      	cmp	r3, r2
 8007eb4:	d109      	bne.n	8007eca <TIM_OC5_SetConfig+0x82>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	4a0c      	ldr	r2, [pc, #48]	; (8007eec <TIM_OC5_SetConfig+0xa4>)
 8007eba:	4013      	ands	r3, r2
 8007ebc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007ebe:	683b      	ldr	r3, [r7, #0]
 8007ec0:	695b      	ldr	r3, [r3, #20]
 8007ec2:	021b      	lsls	r3, r3, #8
 8007ec4:	697a      	ldr	r2, [r7, #20]
 8007ec6:	4313      	orrs	r3, r2
 8007ec8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	697a      	ldr	r2, [r7, #20]
 8007ece:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	68fa      	ldr	r2, [r7, #12]
 8007ed4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007ed6:	683b      	ldr	r3, [r7, #0]
 8007ed8:	685a      	ldr	r2, [r3, #4]
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	693a      	ldr	r2, [r7, #16]
 8007ee2:	621a      	str	r2, [r3, #32]
}
 8007ee4:	46c0      	nop			; (mov r8, r8)
 8007ee6:	46bd      	mov	sp, r7
 8007ee8:	b006      	add	sp, #24
 8007eea:	bd80      	pop	{r7, pc}
 8007eec:	fffeffff 	.word	0xfffeffff
 8007ef0:	fffeff8f 	.word	0xfffeff8f
 8007ef4:	fffdffff 	.word	0xfffdffff
 8007ef8:	40012c00 	.word	0x40012c00
 8007efc:	40014000 	.word	0x40014000
 8007f00:	40014400 	.word	0x40014400
 8007f04:	40014800 	.word	0x40014800

08007f08 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007f08:	b580      	push	{r7, lr}
 8007f0a:	b086      	sub	sp, #24
 8007f0c:	af00      	add	r7, sp, #0
 8007f0e:	6078      	str	r0, [r7, #4]
 8007f10:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6a1b      	ldr	r3, [r3, #32]
 8007f16:	4a26      	ldr	r2, [pc, #152]	; (8007fb0 <TIM_OC6_SetConfig+0xa8>)
 8007f18:	401a      	ands	r2, r3
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6a1b      	ldr	r3, [r3, #32]
 8007f22:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	685b      	ldr	r3, [r3, #4]
 8007f28:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007f2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	4a20      	ldr	r2, [pc, #128]	; (8007fb4 <TIM_OC6_SetConfig+0xac>)
 8007f34:	4013      	ands	r3, r2
 8007f36:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	021b      	lsls	r3, r3, #8
 8007f3e:	68fa      	ldr	r2, [r7, #12]
 8007f40:	4313      	orrs	r3, r2
 8007f42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007f44:	693b      	ldr	r3, [r7, #16]
 8007f46:	4a1c      	ldr	r2, [pc, #112]	; (8007fb8 <TIM_OC6_SetConfig+0xb0>)
 8007f48:	4013      	ands	r3, r2
 8007f4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	051b      	lsls	r3, r3, #20
 8007f52:	693a      	ldr	r2, [r7, #16]
 8007f54:	4313      	orrs	r3, r2
 8007f56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	4a18      	ldr	r2, [pc, #96]	; (8007fbc <TIM_OC6_SetConfig+0xb4>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d00b      	beq.n	8007f78 <TIM_OC6_SetConfig+0x70>
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	4a17      	ldr	r2, [pc, #92]	; (8007fc0 <TIM_OC6_SetConfig+0xb8>)
 8007f64:	4293      	cmp	r3, r2
 8007f66:	d007      	beq.n	8007f78 <TIM_OC6_SetConfig+0x70>
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	4a16      	ldr	r2, [pc, #88]	; (8007fc4 <TIM_OC6_SetConfig+0xbc>)
 8007f6c:	4293      	cmp	r3, r2
 8007f6e:	d003      	beq.n	8007f78 <TIM_OC6_SetConfig+0x70>
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	4a15      	ldr	r2, [pc, #84]	; (8007fc8 <TIM_OC6_SetConfig+0xc0>)
 8007f74:	4293      	cmp	r3, r2
 8007f76:	d109      	bne.n	8007f8c <TIM_OC6_SetConfig+0x84>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	4a14      	ldr	r2, [pc, #80]	; (8007fcc <TIM_OC6_SetConfig+0xc4>)
 8007f7c:	4013      	ands	r3, r2
 8007f7e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	695b      	ldr	r3, [r3, #20]
 8007f84:	029b      	lsls	r3, r3, #10
 8007f86:	697a      	ldr	r2, [r7, #20]
 8007f88:	4313      	orrs	r3, r2
 8007f8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	697a      	ldr	r2, [r7, #20]
 8007f90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	68fa      	ldr	r2, [r7, #12]
 8007f96:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	685a      	ldr	r2, [r3, #4]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	693a      	ldr	r2, [r7, #16]
 8007fa4:	621a      	str	r2, [r3, #32]
}
 8007fa6:	46c0      	nop			; (mov r8, r8)
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	b006      	add	sp, #24
 8007fac:	bd80      	pop	{r7, pc}
 8007fae:	46c0      	nop			; (mov r8, r8)
 8007fb0:	ffefffff 	.word	0xffefffff
 8007fb4:	feff8fff 	.word	0xfeff8fff
 8007fb8:	ffdfffff 	.word	0xffdfffff
 8007fbc:	40012c00 	.word	0x40012c00
 8007fc0:	40014000 	.word	0x40014000
 8007fc4:	40014400 	.word	0x40014400
 8007fc8:	40014800 	.word	0x40014800
 8007fcc:	fffbffff 	.word	0xfffbffff

08007fd0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b086      	sub	sp, #24
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	60f8      	str	r0, [r7, #12]
 8007fd8:	60b9      	str	r1, [r7, #8]
 8007fda:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	6a1b      	ldr	r3, [r3, #32]
 8007fe0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	6a1b      	ldr	r3, [r3, #32]
 8007fe6:	2201      	movs	r2, #1
 8007fe8:	4393      	bics	r3, r2
 8007fea:	001a      	movs	r2, r3
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	699b      	ldr	r3, [r3, #24]
 8007ff4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007ff6:	693b      	ldr	r3, [r7, #16]
 8007ff8:	22f0      	movs	r2, #240	; 0xf0
 8007ffa:	4393      	bics	r3, r2
 8007ffc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	011b      	lsls	r3, r3, #4
 8008002:	693a      	ldr	r2, [r7, #16]
 8008004:	4313      	orrs	r3, r2
 8008006:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008008:	697b      	ldr	r3, [r7, #20]
 800800a:	220a      	movs	r2, #10
 800800c:	4393      	bics	r3, r2
 800800e:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008010:	697a      	ldr	r2, [r7, #20]
 8008012:	68bb      	ldr	r3, [r7, #8]
 8008014:	4313      	orrs	r3, r2
 8008016:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	693a      	ldr	r2, [r7, #16]
 800801c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	697a      	ldr	r2, [r7, #20]
 8008022:	621a      	str	r2, [r3, #32]
}
 8008024:	46c0      	nop			; (mov r8, r8)
 8008026:	46bd      	mov	sp, r7
 8008028:	b006      	add	sp, #24
 800802a:	bd80      	pop	{r7, pc}

0800802c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800802c:	b580      	push	{r7, lr}
 800802e:	b086      	sub	sp, #24
 8008030:	af00      	add	r7, sp, #0
 8008032:	60f8      	str	r0, [r7, #12]
 8008034:	60b9      	str	r1, [r7, #8]
 8008036:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	6a1b      	ldr	r3, [r3, #32]
 800803c:	2210      	movs	r2, #16
 800803e:	4393      	bics	r3, r2
 8008040:	001a      	movs	r2, r3
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	699b      	ldr	r3, [r3, #24]
 800804a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6a1b      	ldr	r3, [r3, #32]
 8008050:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008052:	697b      	ldr	r3, [r7, #20]
 8008054:	4a0d      	ldr	r2, [pc, #52]	; (800808c <TIM_TI2_ConfigInputStage+0x60>)
 8008056:	4013      	ands	r3, r2
 8008058:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	031b      	lsls	r3, r3, #12
 800805e:	697a      	ldr	r2, [r7, #20]
 8008060:	4313      	orrs	r3, r2
 8008062:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	22a0      	movs	r2, #160	; 0xa0
 8008068:	4393      	bics	r3, r2
 800806a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800806c:	68bb      	ldr	r3, [r7, #8]
 800806e:	011b      	lsls	r3, r3, #4
 8008070:	693a      	ldr	r2, [r7, #16]
 8008072:	4313      	orrs	r3, r2
 8008074:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	697a      	ldr	r2, [r7, #20]
 800807a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	693a      	ldr	r2, [r7, #16]
 8008080:	621a      	str	r2, [r3, #32]
}
 8008082:	46c0      	nop			; (mov r8, r8)
 8008084:	46bd      	mov	sp, r7
 8008086:	b006      	add	sp, #24
 8008088:	bd80      	pop	{r7, pc}
 800808a:	46c0      	nop			; (mov r8, r8)
 800808c:	ffff0fff 	.word	0xffff0fff

08008090 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008090:	b580      	push	{r7, lr}
 8008092:	b084      	sub	sp, #16
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
 8008098:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	689b      	ldr	r3, [r3, #8]
 800809e:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	4a08      	ldr	r2, [pc, #32]	; (80080c4 <TIM_ITRx_SetConfig+0x34>)
 80080a4:	4013      	ands	r3, r2
 80080a6:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80080a8:	683a      	ldr	r2, [r7, #0]
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	4313      	orrs	r3, r2
 80080ae:	2207      	movs	r2, #7
 80080b0:	4313      	orrs	r3, r2
 80080b2:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	68fa      	ldr	r2, [r7, #12]
 80080b8:	609a      	str	r2, [r3, #8]
}
 80080ba:	46c0      	nop			; (mov r8, r8)
 80080bc:	46bd      	mov	sp, r7
 80080be:	b004      	add	sp, #16
 80080c0:	bd80      	pop	{r7, pc}
 80080c2:	46c0      	nop			; (mov r8, r8)
 80080c4:	ffcfff8f 	.word	0xffcfff8f

080080c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b086      	sub	sp, #24
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	60f8      	str	r0, [r7, #12]
 80080d0:	60b9      	str	r1, [r7, #8]
 80080d2:	607a      	str	r2, [r7, #4]
 80080d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	689b      	ldr	r3, [r3, #8]
 80080da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80080dc:	697b      	ldr	r3, [r7, #20]
 80080de:	4a09      	ldr	r2, [pc, #36]	; (8008104 <TIM_ETR_SetConfig+0x3c>)
 80080e0:	4013      	ands	r3, r2
 80080e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	021a      	lsls	r2, r3, #8
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	431a      	orrs	r2, r3
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	697a      	ldr	r2, [r7, #20]
 80080f2:	4313      	orrs	r3, r2
 80080f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	697a      	ldr	r2, [r7, #20]
 80080fa:	609a      	str	r2, [r3, #8]
}
 80080fc:	46c0      	nop			; (mov r8, r8)
 80080fe:	46bd      	mov	sp, r7
 8008100:	b006      	add	sp, #24
 8008102:	bd80      	pop	{r7, pc}
 8008104:	ffff00ff 	.word	0xffff00ff

08008108 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008108:	b580      	push	{r7, lr}
 800810a:	b086      	sub	sp, #24
 800810c:	af00      	add	r7, sp, #0
 800810e:	60f8      	str	r0, [r7, #12]
 8008110:	60b9      	str	r1, [r7, #8]
 8008112:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008114:	68bb      	ldr	r3, [r7, #8]
 8008116:	221f      	movs	r2, #31
 8008118:	4013      	ands	r3, r2
 800811a:	2201      	movs	r2, #1
 800811c:	409a      	lsls	r2, r3
 800811e:	0013      	movs	r3, r2
 8008120:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	6a1b      	ldr	r3, [r3, #32]
 8008126:	697a      	ldr	r2, [r7, #20]
 8008128:	43d2      	mvns	r2, r2
 800812a:	401a      	ands	r2, r3
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	6a1a      	ldr	r2, [r3, #32]
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	211f      	movs	r1, #31
 8008138:	400b      	ands	r3, r1
 800813a:	6879      	ldr	r1, [r7, #4]
 800813c:	4099      	lsls	r1, r3
 800813e:	000b      	movs	r3, r1
 8008140:	431a      	orrs	r2, r3
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	621a      	str	r2, [r3, #32]
}
 8008146:	46c0      	nop			; (mov r8, r8)
 8008148:	46bd      	mov	sp, r7
 800814a:	b006      	add	sp, #24
 800814c:	bd80      	pop	{r7, pc}
	...

08008150 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008150:	b580      	push	{r7, lr}
 8008152:	b084      	sub	sp, #16
 8008154:	af00      	add	r7, sp, #0
 8008156:	6078      	str	r0, [r7, #4]
 8008158:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	223c      	movs	r2, #60	; 0x3c
 800815e:	5c9b      	ldrb	r3, [r3, r2]
 8008160:	2b01      	cmp	r3, #1
 8008162:	d101      	bne.n	8008168 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008164:	2302      	movs	r3, #2
 8008166:	e055      	b.n	8008214 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	223c      	movs	r2, #60	; 0x3c
 800816c:	2101      	movs	r1, #1
 800816e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	223d      	movs	r2, #61	; 0x3d
 8008174:	2102      	movs	r1, #2
 8008176:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	685b      	ldr	r3, [r3, #4]
 800817e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	689b      	ldr	r3, [r3, #8]
 8008186:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	4a23      	ldr	r2, [pc, #140]	; (800821c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800818e:	4293      	cmp	r3, r2
 8008190:	d108      	bne.n	80081a4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	4a22      	ldr	r2, [pc, #136]	; (8008220 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008196:	4013      	ands	r3, r2
 8008198:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800819a:	683b      	ldr	r3, [r7, #0]
 800819c:	685b      	ldr	r3, [r3, #4]
 800819e:	68fa      	ldr	r2, [r7, #12]
 80081a0:	4313      	orrs	r3, r2
 80081a2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	2270      	movs	r2, #112	; 0x70
 80081a8:	4393      	bics	r3, r2
 80081aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80081ac:	683b      	ldr	r3, [r7, #0]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	68fa      	ldr	r2, [r7, #12]
 80081b2:	4313      	orrs	r3, r2
 80081b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	68fa      	ldr	r2, [r7, #12]
 80081bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	4a16      	ldr	r2, [pc, #88]	; (800821c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d00f      	beq.n	80081e8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681a      	ldr	r2, [r3, #0]
 80081cc:	2380      	movs	r3, #128	; 0x80
 80081ce:	05db      	lsls	r3, r3, #23
 80081d0:	429a      	cmp	r2, r3
 80081d2:	d009      	beq.n	80081e8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	4a12      	ldr	r2, [pc, #72]	; (8008224 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80081da:	4293      	cmp	r3, r2
 80081dc:	d004      	beq.n	80081e8 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	4a11      	ldr	r2, [pc, #68]	; (8008228 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d10c      	bne.n	8008202 <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	2280      	movs	r2, #128	; 0x80
 80081ec:	4393      	bics	r3, r2
 80081ee:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80081f0:	683b      	ldr	r3, [r7, #0]
 80081f2:	689b      	ldr	r3, [r3, #8]
 80081f4:	68ba      	ldr	r2, [r7, #8]
 80081f6:	4313      	orrs	r3, r2
 80081f8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	68ba      	ldr	r2, [r7, #8]
 8008200:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	223d      	movs	r2, #61	; 0x3d
 8008206:	2101      	movs	r1, #1
 8008208:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	223c      	movs	r2, #60	; 0x3c
 800820e:	2100      	movs	r1, #0
 8008210:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008212:	2300      	movs	r3, #0
}
 8008214:	0018      	movs	r0, r3
 8008216:	46bd      	mov	sp, r7
 8008218:	b004      	add	sp, #16
 800821a:	bd80      	pop	{r7, pc}
 800821c:	40012c00 	.word	0x40012c00
 8008220:	ff0fffff 	.word	0xff0fffff
 8008224:	40000400 	.word	0x40000400
 8008228:	40014000 	.word	0x40014000

0800822c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b084      	sub	sp, #16
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008236:	2300      	movs	r3, #0
 8008238:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	223c      	movs	r2, #60	; 0x3c
 800823e:	5c9b      	ldrb	r3, [r3, r2]
 8008240:	2b01      	cmp	r3, #1
 8008242:	d101      	bne.n	8008248 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008244:	2302      	movs	r3, #2
 8008246:	e079      	b.n	800833c <HAL_TIMEx_ConfigBreakDeadTime+0x110>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	223c      	movs	r2, #60	; 0x3c
 800824c:	2101      	movs	r1, #1
 800824e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	22ff      	movs	r2, #255	; 0xff
 8008254:	4393      	bics	r3, r2
 8008256:	001a      	movs	r2, r3
 8008258:	683b      	ldr	r3, [r7, #0]
 800825a:	68db      	ldr	r3, [r3, #12]
 800825c:	4313      	orrs	r3, r2
 800825e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	4a38      	ldr	r2, [pc, #224]	; (8008344 <HAL_TIMEx_ConfigBreakDeadTime+0x118>)
 8008264:	401a      	ands	r2, r3
 8008266:	683b      	ldr	r3, [r7, #0]
 8008268:	689b      	ldr	r3, [r3, #8]
 800826a:	4313      	orrs	r3, r2
 800826c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	4a35      	ldr	r2, [pc, #212]	; (8008348 <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 8008272:	401a      	ands	r2, r3
 8008274:	683b      	ldr	r3, [r7, #0]
 8008276:	685b      	ldr	r3, [r3, #4]
 8008278:	4313      	orrs	r3, r2
 800827a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	4a33      	ldr	r2, [pc, #204]	; (800834c <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 8008280:	401a      	ands	r2, r3
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	681b      	ldr	r3, [r3, #0]
 8008286:	4313      	orrs	r3, r2
 8008288:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	4a30      	ldr	r2, [pc, #192]	; (8008350 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800828e:	401a      	ands	r2, r3
 8008290:	683b      	ldr	r3, [r7, #0]
 8008292:	691b      	ldr	r3, [r3, #16]
 8008294:	4313      	orrs	r3, r2
 8008296:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	4a2e      	ldr	r2, [pc, #184]	; (8008354 <HAL_TIMEx_ConfigBreakDeadTime+0x128>)
 800829c:	401a      	ands	r2, r3
 800829e:	683b      	ldr	r3, [r7, #0]
 80082a0:	695b      	ldr	r3, [r3, #20]
 80082a2:	4313      	orrs	r3, r2
 80082a4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80082a6:	68fb      	ldr	r3, [r7, #12]
 80082a8:	4a2b      	ldr	r2, [pc, #172]	; (8008358 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>)
 80082aa:	401a      	ands	r2, r3
 80082ac:	683b      	ldr	r3, [r7, #0]
 80082ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082b0:	4313      	orrs	r3, r2
 80082b2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	4a29      	ldr	r2, [pc, #164]	; (800835c <HAL_TIMEx_ConfigBreakDeadTime+0x130>)
 80082b8:	401a      	ands	r2, r3
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	699b      	ldr	r3, [r3, #24]
 80082be:	041b      	lsls	r3, r3, #16
 80082c0:	4313      	orrs	r3, r2
 80082c2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	4a25      	ldr	r2, [pc, #148]	; (8008360 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80082ca:	4293      	cmp	r3, r2
 80082cc:	d106      	bne.n	80082dc <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	4a24      	ldr	r2, [pc, #144]	; (8008364 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 80082d2:	401a      	ands	r2, r3
 80082d4:	683b      	ldr	r3, [r7, #0]
 80082d6:	69db      	ldr	r3, [r3, #28]
 80082d8:	4313      	orrs	r3, r2
 80082da:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	681b      	ldr	r3, [r3, #0]
 80082e0:	4a1f      	ldr	r2, [pc, #124]	; (8008360 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 80082e2:	4293      	cmp	r3, r2
 80082e4:	d121      	bne.n	800832a <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	4a1f      	ldr	r2, [pc, #124]	; (8008368 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 80082ea:	401a      	ands	r2, r3
 80082ec:	683b      	ldr	r3, [r7, #0]
 80082ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082f0:	051b      	lsls	r3, r3, #20
 80082f2:	4313      	orrs	r3, r2
 80082f4:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	4a1c      	ldr	r2, [pc, #112]	; (800836c <HAL_TIMEx_ConfigBreakDeadTime+0x140>)
 80082fa:	401a      	ands	r2, r3
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	6a1b      	ldr	r3, [r3, #32]
 8008300:	4313      	orrs	r3, r2
 8008302:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	4a1a      	ldr	r2, [pc, #104]	; (8008370 <HAL_TIMEx_ConfigBreakDeadTime+0x144>)
 8008308:	401a      	ands	r2, r3
 800830a:	683b      	ldr	r3, [r7, #0]
 800830c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800830e:	4313      	orrs	r3, r2
 8008310:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	4a12      	ldr	r2, [pc, #72]	; (8008360 <HAL_TIMEx_ConfigBreakDeadTime+0x134>)
 8008318:	4293      	cmp	r3, r2
 800831a:	d106      	bne.n	800832a <HAL_TIMEx_ConfigBreakDeadTime+0xfe>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	4a15      	ldr	r2, [pc, #84]	; (8008374 <HAL_TIMEx_ConfigBreakDeadTime+0x148>)
 8008320:	401a      	ands	r2, r3
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008326:	4313      	orrs	r3, r2
 8008328:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	68fa      	ldr	r2, [r7, #12]
 8008330:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	223c      	movs	r2, #60	; 0x3c
 8008336:	2100      	movs	r1, #0
 8008338:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800833a:	2300      	movs	r3, #0
}
 800833c:	0018      	movs	r0, r3
 800833e:	46bd      	mov	sp, r7
 8008340:	b004      	add	sp, #16
 8008342:	bd80      	pop	{r7, pc}
 8008344:	fffffcff 	.word	0xfffffcff
 8008348:	fffffbff 	.word	0xfffffbff
 800834c:	fffff7ff 	.word	0xfffff7ff
 8008350:	ffffefff 	.word	0xffffefff
 8008354:	ffffdfff 	.word	0xffffdfff
 8008358:	ffffbfff 	.word	0xffffbfff
 800835c:	fff0ffff 	.word	0xfff0ffff
 8008360:	40012c00 	.word	0x40012c00
 8008364:	efffffff 	.word	0xefffffff
 8008368:	ff0fffff 	.word	0xff0fffff
 800836c:	feffffff 	.word	0xfeffffff
 8008370:	fdffffff 	.word	0xfdffffff
 8008374:	dfffffff 	.word	0xdfffffff

08008378 <HAL_TIMEx_ConfigBreakInput>:
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakInput(TIM_HandleTypeDef *htim,
                                             uint32_t BreakInput,
                                             TIMEx_BreakInputConfigTypeDef *sBreakInputConfig)

{
 8008378:	b580      	push	{r7, lr}
 800837a:	b08a      	sub	sp, #40	; 0x28
 800837c:	af00      	add	r7, sp, #0
 800837e:	60f8      	str	r0, [r7, #12]
 8008380:	60b9      	str	r1, [r7, #8]
 8008382:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_BREAKINPUTSOURCE(sBreakInputConfig->Source));
  assert_param(IS_TIM_BREAKINPUTSOURCE_STATE(sBreakInputConfig->Enable));
  assert_param(IS_TIM_BREAKINPUTSOURCE_POLARITY(sBreakInputConfig->Polarity));

  /* Check input state */
  __HAL_LOCK(htim);
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	223c      	movs	r2, #60	; 0x3c
 8008388:	5c9b      	ldrb	r3, [r3, r2]
 800838a:	2b01      	cmp	r3, #1
 800838c:	d101      	bne.n	8008392 <HAL_TIMEx_ConfigBreakInput+0x1a>
 800838e:	2302      	movs	r3, #2
 8008390:	e08e      	b.n	80084b0 <HAL_TIMEx_ConfigBreakInput+0x138>
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	223c      	movs	r2, #60	; 0x3c
 8008396:	2101      	movs	r1, #1
 8008398:	5499      	strb	r1, [r3, r2]

  switch (sBreakInputConfig->Source)
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	2b04      	cmp	r3, #4
 80083a0:	d019      	beq.n	80083d6 <HAL_TIMEx_ConfigBreakInput+0x5e>
 80083a2:	d822      	bhi.n	80083ea <HAL_TIMEx_ConfigBreakInput+0x72>
 80083a4:	2b01      	cmp	r3, #1
 80083a6:	d002      	beq.n	80083ae <HAL_TIMEx_ConfigBreakInput+0x36>
 80083a8:	2b02      	cmp	r3, #2
 80083aa:	d00a      	beq.n	80083c2 <HAL_TIMEx_ConfigBreakInput+0x4a>
 80083ac:	e01d      	b.n	80083ea <HAL_TIMEx_ConfigBreakInput+0x72>
  {
    case TIM_BREAKINPUTSOURCE_BKIN:
    {
      bkin_enable_mask = TIM1_AF1_BKINE;
 80083ae:	2301      	movs	r3, #1
 80083b0:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKINE_Pos;
 80083b2:	2300      	movs	r3, #0
 80083b4:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKINP;
 80083b6:	2380      	movs	r3, #128	; 0x80
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKINP_Pos;
 80083bc:	2309      	movs	r3, #9
 80083be:	61bb      	str	r3, [r7, #24]
      break;
 80083c0:	e01c      	b.n	80083fc <HAL_TIMEx_ConfigBreakInput+0x84>
    }
#if defined(COMP1) && defined(COMP2)
    case TIM_BREAKINPUTSOURCE_COMP1:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP1E;
 80083c2:	2302      	movs	r3, #2
 80083c4:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKCMP1E_Pos;
 80083c6:	2301      	movs	r3, #1
 80083c8:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKCMP1P;
 80083ca:	2380      	movs	r3, #128	; 0x80
 80083cc:	00db      	lsls	r3, r3, #3
 80083ce:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP1P_Pos;
 80083d0:	230a      	movs	r3, #10
 80083d2:	61bb      	str	r3, [r7, #24]
      break;
 80083d4:	e012      	b.n	80083fc <HAL_TIMEx_ConfigBreakInput+0x84>
    }
    case TIM_BREAKINPUTSOURCE_COMP2:
    {
      bkin_enable_mask = TIM1_AF1_BKCMP2E;
 80083d6:	2304      	movs	r3, #4
 80083d8:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_enable_bitpos = TIM1_AF1_BKCMP2E_Pos;
 80083da:	2302      	movs	r3, #2
 80083dc:	61fb      	str	r3, [r7, #28]
      bkin_polarity_mask = TIM1_AF1_BKCMP2P;
 80083de:	2380      	movs	r3, #128	; 0x80
 80083e0:	011b      	lsls	r3, r3, #4
 80083e2:	623b      	str	r3, [r7, #32]
      bkin_polarity_bitpos = TIM1_AF1_BKCMP2P_Pos;
 80083e4:	230b      	movs	r3, #11
 80083e6:	61bb      	str	r3, [r7, #24]
      break;
 80083e8:	e008      	b.n	80083fc <HAL_TIMEx_ConfigBreakInput+0x84>
    }
#endif /* COMP3 */

    default:
    {
      bkin_enable_mask = 0U;
 80083ea:	2300      	movs	r3, #0
 80083ec:	627b      	str	r3, [r7, #36]	; 0x24
      bkin_polarity_mask = 0U;
 80083ee:	2300      	movs	r3, #0
 80083f0:	623b      	str	r3, [r7, #32]
      bkin_enable_bitpos = 0U;
 80083f2:	2300      	movs	r3, #0
 80083f4:	61fb      	str	r3, [r7, #28]
      bkin_polarity_bitpos = 0U;
 80083f6:	2300      	movs	r3, #0
 80083f8:	61bb      	str	r3, [r7, #24]
      break;
 80083fa:	46c0      	nop			; (mov r8, r8)
    }
  }

  switch (BreakInput)
 80083fc:	68bb      	ldr	r3, [r7, #8]
 80083fe:	2b01      	cmp	r3, #1
 8008400:	d003      	beq.n	800840a <HAL_TIMEx_ConfigBreakInput+0x92>
 8008402:	68bb      	ldr	r3, [r7, #8]
 8008404:	2b02      	cmp	r3, #2
 8008406:	d027      	beq.n	8008458 <HAL_TIMEx_ConfigBreakInput+0xe0>
      /* Set TIMx_AF2 */
      htim->Instance->AF2 = tmporx;
      break;
    }
    default:
      break;
 8008408:	e04d      	b.n	80084a6 <HAL_TIMEx_ConfigBreakInput+0x12e>
      tmporx = htim->Instance->AF1;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008410:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_enable_mask;
 8008412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008414:	43da      	mvns	r2, r3
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	4013      	ands	r3, r2
 800841a:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	685a      	ldr	r2, [r3, #4]
 8008420:	69fb      	ldr	r3, [r7, #28]
 8008422:	409a      	lsls	r2, r3
 8008424:	0013      	movs	r3, r2
 8008426:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008428:	4013      	ands	r3, r2
 800842a:	697a      	ldr	r2, [r7, #20]
 800842c:	4313      	orrs	r3, r2
 800842e:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_polarity_mask;
 8008430:	6a3b      	ldr	r3, [r7, #32]
 8008432:	43da      	mvns	r2, r3
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	4013      	ands	r3, r2
 8008438:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	689a      	ldr	r2, [r3, #8]
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	409a      	lsls	r2, r3
 8008442:	0013      	movs	r3, r2
 8008444:	6a3a      	ldr	r2, [r7, #32]
 8008446:	4013      	ands	r3, r2
 8008448:	697a      	ldr	r2, [r7, #20]
 800844a:	4313      	orrs	r3, r2
 800844c:	617b      	str	r3, [r7, #20]
      htim->Instance->AF1 = tmporx;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	697a      	ldr	r2, [r7, #20]
 8008454:	661a      	str	r2, [r3, #96]	; 0x60
      break;
 8008456:	e026      	b.n	80084a6 <HAL_TIMEx_ConfigBreakInput+0x12e>
      tmporx = htim->Instance->AF2;
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800845e:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_enable_mask;
 8008460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008462:	43da      	mvns	r2, r3
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	4013      	ands	r3, r2
 8008468:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Enable << bkin_enable_bitpos) & bkin_enable_mask;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	685a      	ldr	r2, [r3, #4]
 800846e:	69fb      	ldr	r3, [r7, #28]
 8008470:	409a      	lsls	r2, r3
 8008472:	0013      	movs	r3, r2
 8008474:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008476:	4013      	ands	r3, r2
 8008478:	697a      	ldr	r2, [r7, #20]
 800847a:	4313      	orrs	r3, r2
 800847c:	617b      	str	r3, [r7, #20]
      tmporx &= ~bkin_polarity_mask;
 800847e:	6a3b      	ldr	r3, [r7, #32]
 8008480:	43da      	mvns	r2, r3
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	4013      	ands	r3, r2
 8008486:	617b      	str	r3, [r7, #20]
      tmporx |= (sBreakInputConfig->Polarity << bkin_polarity_bitpos) & bkin_polarity_mask;
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	689a      	ldr	r2, [r3, #8]
 800848c:	69bb      	ldr	r3, [r7, #24]
 800848e:	409a      	lsls	r2, r3
 8008490:	0013      	movs	r3, r2
 8008492:	6a3a      	ldr	r2, [r7, #32]
 8008494:	4013      	ands	r3, r2
 8008496:	697a      	ldr	r2, [r7, #20]
 8008498:	4313      	orrs	r3, r2
 800849a:	617b      	str	r3, [r7, #20]
      htim->Instance->AF2 = tmporx;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	697a      	ldr	r2, [r7, #20]
 80084a2:	665a      	str	r2, [r3, #100]	; 0x64
      break;
 80084a4:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	223c      	movs	r2, #60	; 0x3c
 80084aa:	2100      	movs	r1, #0
 80084ac:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80084ae:	2300      	movs	r3, #0
}
 80084b0:	0018      	movs	r0, r3
 80084b2:	46bd      	mov	sp, r7
 80084b4:	b00a      	add	sp, #40	; 0x28
 80084b6:	bd80      	pop	{r7, pc}

080084b8 <HAL_USART_Init>:
  *         parameters in the USART_InitTypeDef and initialize the associated handle.
  * @param  husart USART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Init(USART_HandleTypeDef *husart)
{
 80084b8:	b580      	push	{r7, lr}
 80084ba:	b082      	sub	sp, #8
 80084bc:	af00      	add	r7, sp, #0
 80084be:	6078      	str	r0, [r7, #4]
  /* Check the USART handle allocation */
  if (husart == NULL)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d101      	bne.n	80084ca <HAL_USART_Init+0x12>
  {
    return HAL_ERROR;
 80084c6:	2301      	movs	r3, #1
 80084c8:	e03f      	b.n	800854a <HAL_USART_Init+0x92>
  }

  /* Check the parameters */
  assert_param(IS_USART_INSTANCE(husart->Instance));

  if (husart->State == HAL_USART_STATE_RESET)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	2259      	movs	r2, #89	; 0x59
 80084ce:	5c9b      	ldrb	r3, [r3, r2]
 80084d0:	b2db      	uxtb	r3, r3
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	d107      	bne.n	80084e6 <HAL_USART_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    husart->Lock = HAL_UNLOCKED;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2258      	movs	r2, #88	; 0x58
 80084da:	2100      	movs	r1, #0
 80084dc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    husart->MspInitCallback(husart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_USART_MspInit(husart);
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	0018      	movs	r0, r3
 80084e2:	f7fa fa89 	bl	80029f8 <HAL_USART_MspInit>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
  }

  husart->State = HAL_USART_STATE_BUSY;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2259      	movs	r2, #89	; 0x59
 80084ea:	2102      	movs	r1, #2
 80084ec:	5499      	strb	r1, [r3, r2]

  /* Disable the Peripheral */
  __HAL_USART_DISABLE(husart);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	681a      	ldr	r2, [r3, #0]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	2101      	movs	r1, #1
 80084fa:	438a      	bics	r2, r1
 80084fc:	601a      	str	r2, [r3, #0]

  /* Set the Usart Communication parameters */
  if (USART_SetConfig(husart) == HAL_ERROR)
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	0018      	movs	r0, r3
 8008502:	f000 fad7 	bl	8008ab4 <USART_SetConfig>
 8008506:	0003      	movs	r3, r0
 8008508:	2b01      	cmp	r3, #1
 800850a:	d101      	bne.n	8008510 <HAL_USART_Init+0x58>
  {
    return HAL_ERROR;
 800850c:	2301      	movs	r3, #1
 800850e:	e01c      	b.n	800854a <HAL_USART_Init+0x92>
  }

  /* In Synchronous mode, the following bits must be kept cleared:
  - LINEN bit in the USART_CR2 register
  - HDSEL, SCEN and IREN bits in the USART_CR3 register.*/
  husart->Instance->CR2 &= ~USART_CR2_LINEN;
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	685a      	ldr	r2, [r3, #4]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	490e      	ldr	r1, [pc, #56]	; (8008554 <HAL_USART_Init+0x9c>)
 800851c:	400a      	ands	r2, r1
 800851e:	605a      	str	r2, [r3, #4]
  husart->Instance->CR3 &= ~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	689a      	ldr	r2, [r3, #8]
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	212a      	movs	r1, #42	; 0x2a
 800852c:	438a      	bics	r2, r1
 800852e:	609a      	str	r2, [r3, #8]

  /* Enable the Peripheral */
  __HAL_USART_ENABLE(husart);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	681a      	ldr	r2, [r3, #0]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	2101      	movs	r1, #1
 800853c:	430a      	orrs	r2, r1
 800853e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving husart->State to Ready */
  return (USART_CheckIdleState(husart));
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	0018      	movs	r0, r3
 8008544:	f000 fd52 	bl	8008fec <USART_CheckIdleState>
 8008548:	0003      	movs	r3, r0
}
 800854a:	0018      	movs	r0, r3
 800854c:	46bd      	mov	sp, r7
 800854e:	b002      	add	sp, #8
 8008550:	bd80      	pop	{r7, pc}
 8008552:	46c0      	nop			; (mov r8, r8)
 8008554:	ffffbfff 	.word	0xffffbfff

08008558 <HAL_USART_Transmit>:
  * @param  Size Amount of data elements (u8 or u16) to be sent.
  * @param  Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_USART_Transmit(USART_HandleTypeDef *husart, uint8_t *pTxData, uint16_t Size, uint32_t Timeout)
{
 8008558:	b580      	push	{r7, lr}
 800855a:	b08a      	sub	sp, #40	; 0x28
 800855c:	af02      	add	r7, sp, #8
 800855e:	60f8      	str	r0, [r7, #12]
 8008560:	60b9      	str	r1, [r7, #8]
 8008562:	603b      	str	r3, [r7, #0]
 8008564:	1dbb      	adds	r3, r7, #6
 8008566:	801a      	strh	r2, [r3, #0]
  uint8_t  *ptxdata8bits;
  uint16_t *ptxdata16bits;
  uint32_t tickstart;

  if (husart->State == HAL_USART_STATE_READY)
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	2259      	movs	r2, #89	; 0x59
 800856c:	5c9b      	ldrb	r3, [r3, r2]
 800856e:	b2db      	uxtb	r3, r3
 8008570:	2b01      	cmp	r3, #1
 8008572:	d000      	beq.n	8008576 <HAL_USART_Transmit+0x1e>
 8008574:	e0a9      	b.n	80086ca <HAL_USART_Transmit+0x172>
  {
    if ((pTxData == NULL) || (Size == 0U))
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d003      	beq.n	8008584 <HAL_USART_Transmit+0x2c>
 800857c:	1dbb      	adds	r3, r7, #6
 800857e:	881b      	ldrh	r3, [r3, #0]
 8008580:	2b00      	cmp	r3, #0
 8008582:	d101      	bne.n	8008588 <HAL_USART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8008584:	2301      	movs	r3, #1
 8008586:	e0a1      	b.n	80086cc <HAL_USART_Transmit+0x174>
    }

    /* In case of 9bits/No Parity transfer, pTxData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 8008588:	68fb      	ldr	r3, [r7, #12]
 800858a:	689a      	ldr	r2, [r3, #8]
 800858c:	2380      	movs	r3, #128	; 0x80
 800858e:	015b      	lsls	r3, r3, #5
 8008590:	429a      	cmp	r2, r3
 8008592:	d109      	bne.n	80085a8 <HAL_USART_Transmit+0x50>
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	691b      	ldr	r3, [r3, #16]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d105      	bne.n	80085a8 <HAL_USART_Transmit+0x50>
    {
      if ((((uint32_t)pTxData) & 1U) != 0U)
 800859c:	68bb      	ldr	r3, [r7, #8]
 800859e:	2201      	movs	r2, #1
 80085a0:	4013      	ands	r3, r2
 80085a2:	d001      	beq.n	80085a8 <HAL_USART_Transmit+0x50>
      {
        return  HAL_ERROR;
 80085a4:	2301      	movs	r3, #1
 80085a6:	e091      	b.n	80086cc <HAL_USART_Transmit+0x174>
      }
    }

    /* Process Locked */
    __HAL_LOCK(husart);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	2258      	movs	r2, #88	; 0x58
 80085ac:	5c9b      	ldrb	r3, [r3, r2]
 80085ae:	2b01      	cmp	r3, #1
 80085b0:	d101      	bne.n	80085b6 <HAL_USART_Transmit+0x5e>
 80085b2:	2302      	movs	r3, #2
 80085b4:	e08a      	b.n	80086cc <HAL_USART_Transmit+0x174>
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	2258      	movs	r2, #88	; 0x58
 80085ba:	2101      	movs	r1, #1
 80085bc:	5499      	strb	r1, [r3, r2]

    husart->ErrorCode = HAL_USART_ERROR_NONE;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	2200      	movs	r2, #0
 80085c2:	65da      	str	r2, [r3, #92]	; 0x5c
    husart->State = HAL_USART_STATE_BUSY_TX;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2259      	movs	r2, #89	; 0x59
 80085c8:	2112      	movs	r1, #18
 80085ca:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80085cc:	f7fa fc42 	bl	8002e54 <HAL_GetTick>
 80085d0:	0003      	movs	r3, r0
 80085d2:	617b      	str	r3, [r7, #20]

    husart->TxXferSize = Size;
 80085d4:	68fb      	ldr	r3, [r7, #12]
 80085d6:	1dba      	adds	r2, r7, #6
 80085d8:	8812      	ldrh	r2, [r2, #0]
 80085da:	859a      	strh	r2, [r3, #44]	; 0x2c
    husart->TxXferCount = Size;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	1dba      	adds	r2, r7, #6
 80085e0:	8812      	ldrh	r2, [r2, #0]
 80085e2:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pTxData needs to be handled as a uint16_t pointer */
    if ((husart->Init.WordLength == USART_WORDLENGTH_9B) && (husart->Init.Parity == USART_PARITY_NONE))
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	689a      	ldr	r2, [r3, #8]
 80085e8:	2380      	movs	r3, #128	; 0x80
 80085ea:	015b      	lsls	r3, r3, #5
 80085ec:	429a      	cmp	r2, r3
 80085ee:	d108      	bne.n	8008602 <HAL_USART_Transmit+0xaa>
 80085f0:	68fb      	ldr	r3, [r7, #12]
 80085f2:	691b      	ldr	r3, [r3, #16]
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d104      	bne.n	8008602 <HAL_USART_Transmit+0xaa>
    {
      ptxdata8bits  = NULL;
 80085f8:	2300      	movs	r3, #0
 80085fa:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = (uint16_t *) pTxData;
 80085fc:	68bb      	ldr	r3, [r7, #8]
 80085fe:	61bb      	str	r3, [r7, #24]
 8008600:	e003      	b.n	800860a <HAL_USART_Transmit+0xb2>
    }
    else
    {
      ptxdata8bits  = pTxData;
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	61fb      	str	r3, [r7, #28]
      ptxdata16bits = NULL;
 8008606:	2300      	movs	r3, #0
 8008608:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remaining data to be sent */
    while (husart->TxXferCount > 0U)
 800860a:	e02a      	b.n	8008662 <HAL_USART_Transmit+0x10a>
    {
      if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800860c:	697a      	ldr	r2, [r7, #20]
 800860e:	68f8      	ldr	r0, [r7, #12]
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	9300      	str	r3, [sp, #0]
 8008614:	0013      	movs	r3, r2
 8008616:	2200      	movs	r2, #0
 8008618:	2180      	movs	r1, #128	; 0x80
 800861a:	f000 fa16 	bl	8008a4a <USART_WaitOnFlagUntilTimeout>
 800861e:	1e03      	subs	r3, r0, #0
 8008620:	d001      	beq.n	8008626 <HAL_USART_Transmit+0xce>
      {
        return HAL_TIMEOUT;
 8008622:	2303      	movs	r3, #3
 8008624:	e052      	b.n	80086cc <HAL_USART_Transmit+0x174>
      }
      if (ptxdata8bits == NULL)
 8008626:	69fb      	ldr	r3, [r7, #28]
 8008628:	2b00      	cmp	r3, #0
 800862a:	d10b      	bne.n	8008644 <HAL_USART_Transmit+0xec>
      {
        husart->Instance->TDR = (uint16_t)(*ptxdata16bits & 0x01FFU);
 800862c:	69bb      	ldr	r3, [r7, #24]
 800862e:	881b      	ldrh	r3, [r3, #0]
 8008630:	001a      	movs	r2, r3
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	05d2      	lsls	r2, r2, #23
 8008638:	0dd2      	lsrs	r2, r2, #23
 800863a:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata16bits++;
 800863c:	69bb      	ldr	r3, [r7, #24]
 800863e:	3302      	adds	r3, #2
 8008640:	61bb      	str	r3, [r7, #24]
 8008642:	e007      	b.n	8008654 <HAL_USART_Transmit+0xfc>
      }
      else
      {
        husart->Instance->TDR = (uint8_t)(*ptxdata8bits & 0xFFU);
 8008644:	69fb      	ldr	r3, [r7, #28]
 8008646:	781a      	ldrb	r2, [r3, #0]
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	629a      	str	r2, [r3, #40]	; 0x28
        ptxdata8bits++;
 800864e:	69fb      	ldr	r3, [r7, #28]
 8008650:	3301      	adds	r3, #1
 8008652:	61fb      	str	r3, [r7, #28]
      }

      husart->TxXferCount--;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008658:	b29b      	uxth	r3, r3
 800865a:	3b01      	subs	r3, #1
 800865c:	b29a      	uxth	r2, r3
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (husart->TxXferCount > 0U)
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008666:	b29b      	uxth	r3, r3
 8008668:	2b00      	cmp	r3, #0
 800866a:	d1cf      	bne.n	800860c <HAL_USART_Transmit+0xb4>
    }

    if (USART_WaitOnFlagUntilTimeout(husart, USART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800866c:	697a      	ldr	r2, [r7, #20]
 800866e:	68f8      	ldr	r0, [r7, #12]
 8008670:	683b      	ldr	r3, [r7, #0]
 8008672:	9300      	str	r3, [sp, #0]
 8008674:	0013      	movs	r3, r2
 8008676:	2200      	movs	r2, #0
 8008678:	2140      	movs	r1, #64	; 0x40
 800867a:	f000 f9e6 	bl	8008a4a <USART_WaitOnFlagUntilTimeout>
 800867e:	1e03      	subs	r3, r0, #0
 8008680:	d001      	beq.n	8008686 <HAL_USART_Transmit+0x12e>
    {
      return HAL_TIMEOUT;
 8008682:	2303      	movs	r3, #3
 8008684:	e022      	b.n	80086cc <HAL_USART_Transmit+0x174>
    }

    /* Clear Transmission Complete Flag */
    __HAL_USART_CLEAR_FLAG(husart, USART_CLEAR_TCF);
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	2240      	movs	r2, #64	; 0x40
 800868c:	621a      	str	r2, [r3, #32]

    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	2208      	movs	r2, #8
 8008694:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	699a      	ldr	r2, [r3, #24]
 800869c:	68fb      	ldr	r3, [r7, #12]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2108      	movs	r1, #8
 80086a2:	430a      	orrs	r2, r1
 80086a4:	619a      	str	r2, [r3, #24]
    __HAL_USART_SEND_REQ(husart, USART_TXDATA_FLUSH_REQUEST);
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	699a      	ldr	r2, [r3, #24]
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2110      	movs	r1, #16
 80086b2:	430a      	orrs	r2, r1
 80086b4:	619a      	str	r2, [r3, #24]

    /* At end of Tx process, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	2259      	movs	r2, #89	; 0x59
 80086ba:	2101      	movs	r1, #1
 80086bc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(husart);
 80086be:	68fb      	ldr	r3, [r7, #12]
 80086c0:	2258      	movs	r2, #88	; 0x58
 80086c2:	2100      	movs	r1, #0
 80086c4:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 80086c6:	2300      	movs	r3, #0
 80086c8:	e000      	b.n	80086cc <HAL_USART_Transmit+0x174>
  }
  else
  {
    return HAL_BUSY;
 80086ca:	2302      	movs	r3, #2
  }
}
 80086cc:	0018      	movs	r0, r3
 80086ce:	46bd      	mov	sp, r7
 80086d0:	b008      	add	sp, #32
 80086d2:	bd80      	pop	{r7, pc}

080086d4 <HAL_USART_IRQHandler>:
  * @brief  Handle USART interrupt request.
  * @param  husart USART handle.
  * @retval None
  */
void HAL_USART_IRQHandler(USART_HandleTypeDef *husart)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b088      	sub	sp, #32
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(husart->Instance->ISR);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	69db      	ldr	r3, [r3, #28]
 80086e2:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(husart->Instance->CR1);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(husart->Instance->CR3);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	689b      	ldr	r3, [r3, #8]
 80086f2:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_UDR));
 80086f4:	69fb      	ldr	r3, [r7, #28]
 80086f6:	4aab      	ldr	r2, [pc, #684]	; (80089a4 <HAL_USART_IRQHandler+0x2d0>)
 80086f8:	4013      	ands	r3, r2
 80086fa:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 80086fc:	693b      	ldr	r3, [r7, #16]
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d117      	bne.n	8008732 <HAL_USART_IRQHandler+0x5e>
  {
    /* USART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008702:	69fb      	ldr	r3, [r7, #28]
 8008704:	2220      	movs	r2, #32
 8008706:	4013      	ands	r3, r2
 8008708:	d013      	beq.n	8008732 <HAL_USART_IRQHandler+0x5e>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800870a:	69bb      	ldr	r3, [r7, #24]
 800870c:	2220      	movs	r2, #32
 800870e:	4013      	ands	r3, r2
 8008710:	d104      	bne.n	800871c <HAL_USART_IRQHandler+0x48>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008712:	697a      	ldr	r2, [r7, #20]
 8008714:	2380      	movs	r3, #128	; 0x80
 8008716:	055b      	lsls	r3, r3, #21
 8008718:	4013      	ands	r3, r2
 800871a:	d00a      	beq.n	8008732 <HAL_USART_IRQHandler+0x5e>
    {
      if (husart->RxISR != NULL)
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008720:	2b00      	cmp	r3, #0
 8008722:	d100      	bne.n	8008726 <HAL_USART_IRQHandler+0x52>
 8008724:	e135      	b.n	8008992 <HAL_USART_IRQHandler+0x2be>
      {
        husart->RxISR(husart);
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800872a:	687a      	ldr	r2, [r7, #4]
 800872c:	0010      	movs	r0, r2
 800872e:	4798      	blx	r3
      }
      return;
 8008730:	e12f      	b.n	8008992 <HAL_USART_IRQHandler+0x2be>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008732:	693b      	ldr	r3, [r7, #16]
 8008734:	2b00      	cmp	r3, #0
 8008736:	d100      	bne.n	800873a <HAL_USART_IRQHandler+0x66>
 8008738:	e0eb      	b.n	8008912 <HAL_USART_IRQHandler+0x23e>
      && (((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800873a:	697b      	ldr	r3, [r7, #20]
 800873c:	4a9a      	ldr	r2, [pc, #616]	; (80089a8 <HAL_USART_IRQHandler+0x2d4>)
 800873e:	4013      	ands	r3, r2
 8008740:	d105      	bne.n	800874e <HAL_USART_IRQHandler+0x7a>
          || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U)))
 8008742:	69ba      	ldr	r2, [r7, #24]
 8008744:	2390      	movs	r3, #144	; 0x90
 8008746:	005b      	lsls	r3, r3, #1
 8008748:	4013      	ands	r3, r2
 800874a:	d100      	bne.n	800874e <HAL_USART_IRQHandler+0x7a>
 800874c:	e0e1      	b.n	8008912 <HAL_USART_IRQHandler+0x23e>
  {
    /* USART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800874e:	69fb      	ldr	r3, [r7, #28]
 8008750:	2201      	movs	r2, #1
 8008752:	4013      	ands	r3, r2
 8008754:	d00e      	beq.n	8008774 <HAL_USART_IRQHandler+0xa0>
 8008756:	69ba      	ldr	r2, [r7, #24]
 8008758:	2380      	movs	r3, #128	; 0x80
 800875a:	005b      	lsls	r3, r3, #1
 800875c:	4013      	ands	r3, r2
 800875e:	d009      	beq.n	8008774 <HAL_USART_IRQHandler+0xa0>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_PEF);
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	2201      	movs	r2, #1
 8008766:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_PE;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800876c:	2201      	movs	r2, #1
 800876e:	431a      	orrs	r2, r3
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008774:	69fb      	ldr	r3, [r7, #28]
 8008776:	2202      	movs	r2, #2
 8008778:	4013      	ands	r3, r2
 800877a:	d00d      	beq.n	8008798 <HAL_USART_IRQHandler+0xc4>
 800877c:	697b      	ldr	r3, [r7, #20]
 800877e:	2201      	movs	r2, #1
 8008780:	4013      	ands	r3, r2
 8008782:	d009      	beq.n	8008798 <HAL_USART_IRQHandler+0xc4>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_FEF);
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	2202      	movs	r2, #2
 800878a:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_FE;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008790:	2204      	movs	r2, #4
 8008792:	431a      	orrs	r2, r3
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008798:	69fb      	ldr	r3, [r7, #28]
 800879a:	2204      	movs	r2, #4
 800879c:	4013      	ands	r3, r2
 800879e:	d00d      	beq.n	80087bc <HAL_USART_IRQHandler+0xe8>
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	2201      	movs	r2, #1
 80087a4:	4013      	ands	r3, r2
 80087a6:	d009      	beq.n	80087bc <HAL_USART_IRQHandler+0xe8>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_NEF);
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	2204      	movs	r2, #4
 80087ae:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_NE;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087b4:	2202      	movs	r2, #2
 80087b6:	431a      	orrs	r2, r3
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80087bc:	69fb      	ldr	r3, [r7, #28]
 80087be:	2208      	movs	r2, #8
 80087c0:	4013      	ands	r3, r2
 80087c2:	d011      	beq.n	80087e8 <HAL_USART_IRQHandler+0x114>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80087c4:	69bb      	ldr	r3, [r7, #24]
 80087c6:	2220      	movs	r2, #32
 80087c8:	4013      	ands	r3, r2
 80087ca:	d103      	bne.n	80087d4 <HAL_USART_IRQHandler+0x100>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80087cc:	697b      	ldr	r3, [r7, #20]
 80087ce:	4a76      	ldr	r2, [pc, #472]	; (80089a8 <HAL_USART_IRQHandler+0x2d4>)
 80087d0:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80087d2:	d009      	beq.n	80087e8 <HAL_USART_IRQHandler+0x114>
    {
      __HAL_USART_CLEAR_IT(husart, USART_CLEAR_OREF);
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	2208      	movs	r2, #8
 80087da:	621a      	str	r2, [r3, #32]

      husart->ErrorCode |= HAL_USART_ERROR_ORE;
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087e0:	2208      	movs	r2, #8
 80087e2:	431a      	orrs	r2, r3
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* USART SPI slave underrun error interrupt occurred -------------------------*/
    if (((isrflags & USART_ISR_UDR) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80087e8:	69fa      	ldr	r2, [r7, #28]
 80087ea:	2380      	movs	r3, #128	; 0x80
 80087ec:	019b      	lsls	r3, r3, #6
 80087ee:	4013      	ands	r3, r2
 80087f0:	d01a      	beq.n	8008828 <HAL_USART_IRQHandler+0x154>
 80087f2:	697b      	ldr	r3, [r7, #20]
 80087f4:	2201      	movs	r2, #1
 80087f6:	4013      	ands	r3, r2
 80087f8:	d016      	beq.n	8008828 <HAL_USART_IRQHandler+0x154>
    {
      /* Ignore SPI slave underrun errors when reception is going on */
      if (husart->State == HAL_USART_STATE_BUSY_RX)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	2259      	movs	r2, #89	; 0x59
 80087fe:	5c9b      	ldrb	r3, [r3, r2]
 8008800:	b2db      	uxtb	r3, r3
 8008802:	2b22      	cmp	r3, #34	; 0x22
 8008804:	d105      	bne.n	8008812 <HAL_USART_IRQHandler+0x13e>
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	2280      	movs	r2, #128	; 0x80
 800880c:	0192      	lsls	r2, r2, #6
 800880e:	621a      	str	r2, [r3, #32]
        return;
 8008810:	e0c4      	b.n	800899c <HAL_USART_IRQHandler+0x2c8>
      }
      else
      {
        __HAL_USART_CLEAR_UDRFLAG(husart);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	2280      	movs	r2, #128	; 0x80
 8008818:	0192      	lsls	r2, r2, #6
 800881a:	621a      	str	r2, [r3, #32]
        husart->ErrorCode |= HAL_USART_ERROR_UDR;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008820:	2220      	movs	r2, #32
 8008822:	431a      	orrs	r2, r3
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }

    /* Call USART Error Call back function if need be --------------------------*/
    if (husart->ErrorCode != HAL_USART_ERROR_NONE)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800882c:	2b00      	cmp	r3, #0
 800882e:	d100      	bne.n	8008832 <HAL_USART_IRQHandler+0x15e>
 8008830:	e0b1      	b.n	8008996 <HAL_USART_IRQHandler+0x2c2>
    {
      /* USART in mode Receiver ---------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008832:	69fb      	ldr	r3, [r7, #28]
 8008834:	2220      	movs	r2, #32
 8008836:	4013      	ands	r3, r2
 8008838:	d011      	beq.n	800885e <HAL_USART_IRQHandler+0x18a>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800883a:	69bb      	ldr	r3, [r7, #24]
 800883c:	2220      	movs	r2, #32
 800883e:	4013      	ands	r3, r2
 8008840:	d104      	bne.n	800884c <HAL_USART_IRQHandler+0x178>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008842:	697a      	ldr	r2, [r7, #20]
 8008844:	2380      	movs	r3, #128	; 0x80
 8008846:	055b      	lsls	r3, r3, #21
 8008848:	4013      	ands	r3, r2
 800884a:	d008      	beq.n	800885e <HAL_USART_IRQHandler+0x18a>
      {
        if (husart->RxISR != NULL)
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008850:	2b00      	cmp	r3, #0
 8008852:	d004      	beq.n	800885e <HAL_USART_IRQHandler+0x18a>
        {
          husart->RxISR(husart);
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008858:	687a      	ldr	r2, [r7, #4]
 800885a:	0010      	movs	r0, r2
 800885c:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = husart->ErrorCode & HAL_USART_ERROR_ORE;
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008862:	2208      	movs	r2, #8
 8008864:	4013      	ands	r3, r2
 8008866:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR)) ||
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	689b      	ldr	r3, [r3, #8]
 800886e:	2240      	movs	r2, #64	; 0x40
 8008870:	4013      	ands	r3, r2
 8008872:	2b40      	cmp	r3, #64	; 0x40
 8008874:	d002      	beq.n	800887c <HAL_USART_IRQHandler+0x1a8>
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2b00      	cmp	r3, #0
 800887a:	d040      	beq.n	80088fe <HAL_USART_IRQHandler+0x22a>
          (errorcode != 0U))
      {
        /* Blocking error : transfer is aborted
           Set the USART state ready to be able to start again the process,
           Disable Interrupts, and disable DMA requests, if ongoing */
        USART_EndTransfer(husart);
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	0018      	movs	r0, r3
 8008880:	f000 f8ae 	bl	80089e0 <USART_EndTransfer>

        /* Disable the USART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	689b      	ldr	r3, [r3, #8]
 800888a:	2240      	movs	r2, #64	; 0x40
 800888c:	4013      	ands	r3, r2
 800888e:	2b40      	cmp	r3, #64	; 0x40
 8008890:	d130      	bne.n	80088f4 <HAL_USART_IRQHandler+0x220>
        {
          CLEAR_BIT(husart->Instance->CR3, USART_CR3_DMAR | USART_CR3_DMAR);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	689a      	ldr	r2, [r3, #8]
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	2140      	movs	r1, #64	; 0x40
 800889e:	438a      	bics	r2, r1
 80088a0:	609a      	str	r2, [r3, #8]

          /* Abort the USART DMA Tx channel */
          if (husart->hdmatx != NULL)
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d008      	beq.n	80088bc <HAL_USART_IRQHandler+0x1e8>
          {
            /* Set the USART Tx DMA Abort callback to NULL : no callback
               executed at end of DMA abort procedure */
            husart->hdmatx->XferAbortCallback = NULL;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088ae:	2200      	movs	r2, #0
 80088b0:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA TX */
            (void)HAL_DMA_Abort_IT(husart->hdmatx);
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80088b6:	0018      	movs	r0, r3
 80088b8:	f7fa fed8 	bl	800366c <HAL_DMA_Abort_IT>
          }

          /* Abort the USART DMA Rx channel */
          if (husart->hdmarx != NULL)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d012      	beq.n	80088ea <HAL_USART_IRQHandler+0x216>
          {
            /* Set the USART Rx DMA Abort callback :
               will lead to call HAL_USART_ErrorCallback() at end of DMA abort procedure */
            husart->hdmarx->XferAbortCallback = USART_DMAAbortOnError;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088c8:	4a38      	ldr	r2, [pc, #224]	; (80089ac <HAL_USART_IRQHandler+0x2d8>)
 80088ca:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(husart->hdmarx) != HAL_OK)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088d0:	0018      	movs	r0, r3
 80088d2:	f7fa fecb 	bl	800366c <HAL_DMA_Abort_IT>
 80088d6:	1e03      	subs	r3, r0, #0
 80088d8:	d019      	beq.n	800890e <HAL_USART_IRQHandler+0x23a>
            {
              /* Call Directly husart->hdmarx->XferAbortCallback function in case of error */
              husart->hdmarx->XferAbortCallback(husart->hdmarx);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088de:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088e4:	0018      	movs	r0, r3
 80088e6:	4790      	blx	r2
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80088e8:	e011      	b.n	800890e <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
            /* Call registered Error Callback */
            husart->ErrorCallback(husart);
#else
            /* Call legacy weak Error Callback */
            HAL_USART_ErrorCallback(husart);
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	0018      	movs	r0, r3
 80088ee:	f000 f86f 	bl	80089d0 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80088f2:	e00c      	b.n	800890e <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
          /* Call registered Error Callback */
          husart->ErrorCallback(husart);
#else
          /* Call legacy weak Error Callback */
          HAL_USART_ErrorCallback(husart);
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	0018      	movs	r0, r3
 80088f8:	f000 f86a 	bl	80089d0 <HAL_USART_ErrorCallback>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 80088fc:	e007      	b.n	800890e <HAL_USART_IRQHandler+0x23a>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
        /* Call registered Error Callback */
        husart->ErrorCallback(husart);
#else
        /* Call legacy weak Error Callback */
        HAL_USART_ErrorCallback(husart);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	0018      	movs	r0, r3
 8008902:	f000 f865 	bl	80089d0 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
        husart->ErrorCode = HAL_USART_ERROR_NONE;
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	2200      	movs	r2, #0
 800890a:	65da      	str	r2, [r3, #92]	; 0x5c
      }
    }
    return;
 800890c:	e043      	b.n	8008996 <HAL_USART_IRQHandler+0x2c2>
        if (HAL_IS_BIT_SET(husart->Instance->CR3, USART_CR3_DMAR))
 800890e:	46c0      	nop			; (mov r8, r8)
    return;
 8008910:	e041      	b.n	8008996 <HAL_USART_IRQHandler+0x2c2>

  } /* End if some error occurs */


  /* USART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008912:	69fb      	ldr	r3, [r7, #28]
 8008914:	2280      	movs	r2, #128	; 0x80
 8008916:	4013      	ands	r3, r2
 8008918:	d012      	beq.n	8008940 <HAL_USART_IRQHandler+0x26c>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800891a:	69bb      	ldr	r3, [r7, #24]
 800891c:	2280      	movs	r2, #128	; 0x80
 800891e:	4013      	ands	r3, r2
 8008920:	d104      	bne.n	800892c <HAL_USART_IRQHandler+0x258>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008922:	697a      	ldr	r2, [r7, #20]
 8008924:	2380      	movs	r3, #128	; 0x80
 8008926:	041b      	lsls	r3, r3, #16
 8008928:	4013      	ands	r3, r2
 800892a:	d009      	beq.n	8008940 <HAL_USART_IRQHandler+0x26c>
  {
    if (husart->TxISR != NULL)
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008930:	2b00      	cmp	r3, #0
 8008932:	d032      	beq.n	800899a <HAL_USART_IRQHandler+0x2c6>
    {
      husart->TxISR(husart);
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008938:	687a      	ldr	r2, [r7, #4]
 800893a:	0010      	movs	r0, r2
 800893c:	4798      	blx	r3
    }
    return;
 800893e:	e02c      	b.n	800899a <HAL_USART_IRQHandler+0x2c6>
  }

  /* USART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008940:	69fb      	ldr	r3, [r7, #28]
 8008942:	2240      	movs	r2, #64	; 0x40
 8008944:	4013      	ands	r3, r2
 8008946:	d008      	beq.n	800895a <HAL_USART_IRQHandler+0x286>
 8008948:	69bb      	ldr	r3, [r7, #24]
 800894a:	2240      	movs	r2, #64	; 0x40
 800894c:	4013      	ands	r3, r2
 800894e:	d004      	beq.n	800895a <HAL_USART_IRQHandler+0x286>
  {
    USART_EndTransmit_IT(husart);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	0018      	movs	r0, r3
 8008954:	f000 fb8e 	bl	8009074 <USART_EndTransmit_IT>
    return;
 8008958:	e020      	b.n	800899c <HAL_USART_IRQHandler+0x2c8>
  }

  /* USART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800895a:	69fa      	ldr	r2, [r7, #28]
 800895c:	2380      	movs	r3, #128	; 0x80
 800895e:	041b      	lsls	r3, r3, #16
 8008960:	4013      	ands	r3, r2
 8008962:	d009      	beq.n	8008978 <HAL_USART_IRQHandler+0x2a4>
 8008964:	69ba      	ldr	r2, [r7, #24]
 8008966:	2380      	movs	r3, #128	; 0x80
 8008968:	05db      	lsls	r3, r3, #23
 800896a:	4013      	ands	r3, r2
 800896c:	d004      	beq.n	8008978 <HAL_USART_IRQHandler+0x2a4>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    husart->TxFifoEmptyCallback(husart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_USARTEx_TxFifoEmptyCallback(husart);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	0018      	movs	r0, r3
 8008972:	f000 fbca 	bl	800910a <HAL_USARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 8008976:	e011      	b.n	800899c <HAL_USART_IRQHandler+0x2c8>
  }

  /* USART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008978:	69fa      	ldr	r2, [r7, #28]
 800897a:	2380      	movs	r3, #128	; 0x80
 800897c:	045b      	lsls	r3, r3, #17
 800897e:	4013      	ands	r3, r2
 8008980:	d00c      	beq.n	800899c <HAL_USART_IRQHandler+0x2c8>
 8008982:	69bb      	ldr	r3, [r7, #24]
 8008984:	2b00      	cmp	r3, #0
 8008986:	da09      	bge.n	800899c <HAL_USART_IRQHandler+0x2c8>
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    husart->RxFifoFullCallback(husart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_USARTEx_RxFifoFullCallback(husart);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	0018      	movs	r0, r3
 800898c:	f000 fbb5 	bl	80090fa <HAL_USARTEx_RxFifoFullCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
    return;
 8008990:	e004      	b.n	800899c <HAL_USART_IRQHandler+0x2c8>
      return;
 8008992:	46c0      	nop			; (mov r8, r8)
 8008994:	e002      	b.n	800899c <HAL_USART_IRQHandler+0x2c8>
    return;
 8008996:	46c0      	nop			; (mov r8, r8)
 8008998:	e000      	b.n	800899c <HAL_USART_IRQHandler+0x2c8>
    return;
 800899a:	46c0      	nop			; (mov r8, r8)
  }
}
 800899c:	46bd      	mov	sp, r7
 800899e:	b008      	add	sp, #32
 80089a0:	bd80      	pop	{r7, pc}
 80089a2:	46c0      	nop			; (mov r8, r8)
 80089a4:	0000200f 	.word	0x0000200f
 80089a8:	10000001 	.word	0x10000001
 80089ac:	08008a21 	.word	0x08008a21

080089b0 <HAL_USART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxCpltCallback(USART_HandleTypeDef *husart)
{
 80089b0:	b580      	push	{r7, lr}
 80089b2:	b082      	sub	sp, #8
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxCpltCallback can be implemented in the user file.
   */
}
 80089b8:	46c0      	nop			; (mov r8, r8)
 80089ba:	46bd      	mov	sp, r7
 80089bc:	b002      	add	sp, #8
 80089be:	bd80      	pop	{r7, pc}

080089c0 <HAL_USART_TxRxCpltCallback>:
  * @brief Tx/Rx Transfers completed callback for the non-blocking process.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_TxRxCpltCallback(USART_HandleTypeDef *husart)
{
 80089c0:	b580      	push	{r7, lr}
 80089c2:	b082      	sub	sp, #8
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_TxRxCpltCallback can be implemented in the user file
   */
}
 80089c8:	46c0      	nop			; (mov r8, r8)
 80089ca:	46bd      	mov	sp, r7
 80089cc:	b002      	add	sp, #8
 80089ce:	bd80      	pop	{r7, pc}

080089d0 <HAL_USART_ErrorCallback>:
  * @brief USART error callback.
  * @param husart USART handle.
  * @retval None
  */
__weak void HAL_USART_ErrorCallback(USART_HandleTypeDef *husart)
{
 80089d0:	b580      	push	{r7, lr}
 80089d2:	b082      	sub	sp, #8
 80089d4:	af00      	add	r7, sp, #0
 80089d6:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USART_ErrorCallback can be implemented in the user file.
   */
}
 80089d8:	46c0      	nop			; (mov r8, r8)
 80089da:	46bd      	mov	sp, r7
 80089dc:	b002      	add	sp, #8
 80089de:	bd80      	pop	{r7, pc}

080089e0 <USART_EndTransfer>:
  * @brief  End ongoing transfer on USART peripheral (following error detection or Transfer completion).
  * @param  husart USART handle.
  * @retval None
  */
static void USART_EndTransfer(USART_HandleTypeDef *husart)
{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b082      	sub	sp, #8
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, RXNE, RXFT, TXFT, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(husart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE |
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	681a      	ldr	r2, [r3, #0]
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4909      	ldr	r1, [pc, #36]	; (8008a18 <USART_EndTransfer+0x38>)
 80089f4:	400a      	ands	r2, r1
 80089f6:	601a      	str	r2, [r3, #0]
                                    USART_CR1_TCIE));
  CLEAR_BIT(husart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE));
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	689a      	ldr	r2, [r3, #8]
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4906      	ldr	r1, [pc, #24]	; (8008a1c <USART_EndTransfer+0x3c>)
 8008a04:	400a      	ands	r2, r1
 8008a06:	609a      	str	r2, [r3, #8]

  /* At end of process, restore husart->State to Ready */
  husart->State = HAL_USART_STATE_READY;
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	2259      	movs	r2, #89	; 0x59
 8008a0c:	2101      	movs	r1, #1
 8008a0e:	5499      	strb	r1, [r3, r2]
}
 8008a10:	46c0      	nop			; (mov r8, r8)
 8008a12:	46bd      	mov	sp, r7
 8008a14:	b002      	add	sp, #8
 8008a16:	bd80      	pop	{r7, pc}
 8008a18:	fffffe1f 	.word	0xfffffe1f
 8008a1c:	ef7ffffe 	.word	0xef7ffffe

08008a20 <USART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void USART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008a20:	b580      	push	{r7, lr}
 8008a22:	b084      	sub	sp, #16
 8008a24:	af00      	add	r7, sp, #0
 8008a26:	6078      	str	r0, [r7, #4]
  USART_HandleTypeDef *husart = (USART_HandleTypeDef *)(hdma->Parent);
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a2c:	60fb      	str	r3, [r7, #12]
  husart->RxXferCount = 0U;
 8008a2e:	68fb      	ldr	r3, [r7, #12]
 8008a30:	2200      	movs	r2, #0
 8008a32:	86da      	strh	r2, [r3, #54]	; 0x36
  husart->TxXferCount = 0U;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	2200      	movs	r2, #0
 8008a38:	85da      	strh	r2, [r3, #46]	; 0x2e
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
  /* Call registered Error Callback */
  husart->ErrorCallback(husart);
#else
  /* Call legacy weak Error Callback */
  HAL_USART_ErrorCallback(husart);
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	0018      	movs	r0, r3
 8008a3e:	f7ff ffc7 	bl	80089d0 <HAL_USART_ErrorCallback>
#endif /* USE_HAL_USART_REGISTER_CALLBACKS */
}
 8008a42:	46c0      	nop			; (mov r8, r8)
 8008a44:	46bd      	mov	sp, r7
 8008a46:	b004      	add	sp, #16
 8008a48:	bd80      	pop	{r7, pc}

08008a4a <USART_WaitOnFlagUntilTimeout>:
  * @param  Timeout timeout duration.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_WaitOnFlagUntilTimeout(USART_HandleTypeDef *husart, uint32_t Flag, FlagStatus Status,
                                                      uint32_t Tickstart, uint32_t Timeout)
{
 8008a4a:	b580      	push	{r7, lr}
 8008a4c:	b084      	sub	sp, #16
 8008a4e:	af00      	add	r7, sp, #0
 8008a50:	60f8      	str	r0, [r7, #12]
 8008a52:	60b9      	str	r1, [r7, #8]
 8008a54:	603b      	str	r3, [r7, #0]
 8008a56:	1dfb      	adds	r3, r7, #7
 8008a58:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8008a5a:	e017      	b.n	8008a8c <USART_WaitOnFlagUntilTimeout+0x42>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a5c:	69bb      	ldr	r3, [r7, #24]
 8008a5e:	3301      	adds	r3, #1
 8008a60:	d014      	beq.n	8008a8c <USART_WaitOnFlagUntilTimeout+0x42>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a62:	f7fa f9f7 	bl	8002e54 <HAL_GetTick>
 8008a66:	0002      	movs	r2, r0
 8008a68:	683b      	ldr	r3, [r7, #0]
 8008a6a:	1ad3      	subs	r3, r2, r3
 8008a6c:	69ba      	ldr	r2, [r7, #24]
 8008a6e:	429a      	cmp	r2, r3
 8008a70:	d302      	bcc.n	8008a78 <USART_WaitOnFlagUntilTimeout+0x2e>
 8008a72:	69bb      	ldr	r3, [r7, #24]
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d109      	bne.n	8008a8c <USART_WaitOnFlagUntilTimeout+0x42>
      {
        husart->State = HAL_USART_STATE_READY;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	2259      	movs	r2, #89	; 0x59
 8008a7c:	2101      	movs	r1, #1
 8008a7e:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(husart);
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	2258      	movs	r2, #88	; 0x58
 8008a84:	2100      	movs	r1, #0
 8008a86:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8008a88:	2303      	movs	r3, #3
 8008a8a:	e00f      	b.n	8008aac <USART_WaitOnFlagUntilTimeout+0x62>
  while ((__HAL_USART_GET_FLAG(husart, Flag) ? SET : RESET) == Status)
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	69db      	ldr	r3, [r3, #28]
 8008a92:	68ba      	ldr	r2, [r7, #8]
 8008a94:	4013      	ands	r3, r2
 8008a96:	68ba      	ldr	r2, [r7, #8]
 8008a98:	1ad3      	subs	r3, r2, r3
 8008a9a:	425a      	negs	r2, r3
 8008a9c:	4153      	adcs	r3, r2
 8008a9e:	b2db      	uxtb	r3, r3
 8008aa0:	001a      	movs	r2, r3
 8008aa2:	1dfb      	adds	r3, r7, #7
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	d0d8      	beq.n	8008a5c <USART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008aaa:	2300      	movs	r3, #0
}
 8008aac:	0018      	movs	r0, r3
 8008aae:	46bd      	mov	sp, r7
 8008ab0:	b004      	add	sp, #16
 8008ab2:	bd80      	pop	{r7, pc}

08008ab4 <USART_SetConfig>:
  * @brief Configure the USART peripheral.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_SetConfig(USART_HandleTypeDef *husart)
{
 8008ab4:	b580      	push	{r7, lr}
 8008ab6:	b088      	sub	sp, #32
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  USART_ClockSourceTypeDef clocksource;
  HAL_StatusTypeDef ret                = HAL_OK;
 8008abc:	231e      	movs	r3, #30
 8008abe:	18fb      	adds	r3, r7, r3
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	701a      	strb	r2, [r3, #0]
  uint16_t brrtemp;
  uint32_t usartdiv                    = 0x00000000;
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	61bb      	str	r3, [r7, #24]
  *  the USART Word Length, Parity and Mode:
  *  set the M bits according to husart->Init.WordLength value
  *  set PCE and PS bits according to husart->Init.Parity value
  *  set TE and RE bits according to husart->Init.Mode value
  *  force OVER8 to 1 to allow to reach the maximum speed (Fclock/8) */
  tmpreg = (uint32_t)husart->Init.WordLength | husart->Init.Parity | husart->Init.Mode | USART_CR1_OVER8;
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	689a      	ldr	r2, [r3, #8]
 8008acc:	687b      	ldr	r3, [r7, #4]
 8008ace:	691b      	ldr	r3, [r3, #16]
 8008ad0:	431a      	orrs	r2, r3
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	695b      	ldr	r3, [r3, #20]
 8008ad6:	4313      	orrs	r3, r2
 8008ad8:	2280      	movs	r2, #128	; 0x80
 8008ada:	0212      	lsls	r2, r2, #8
 8008adc:	4313      	orrs	r3, r2
 8008ade:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	4ab1      	ldr	r2, [pc, #708]	; (8008dac <USART_SetConfig+0x2f8>)
 8008ae8:	4013      	ands	r3, r2
 8008aea:	0019      	movs	r1, r3
 8008aec:	687b      	ldr	r3, [r7, #4]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	697a      	ldr	r2, [r7, #20]
 8008af2:	430a      	orrs	r2, r1
 8008af4:	601a      	str	r2, [r3, #0]
  /* Clear and configure the USART Clock, CPOL, CPHA, LBCL STOP and SLVEN bits:
   * set CPOL bit according to husart->Init.CLKPolarity value
   * set CPHA bit according to husart->Init.CLKPhase value
   * set LBCL bit according to husart->Init.CLKLastBit value (used in SPI master mode only)
   * set STOP[13:12] bits according to husart->Init.StopBits value */
  tmpreg = (uint32_t)(USART_CLOCK_ENABLE);
 8008af6:	2380      	movs	r3, #128	; 0x80
 8008af8:	011b      	lsls	r3, r3, #4
 8008afa:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.CLKLastBit;
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	6a1b      	ldr	r3, [r3, #32]
 8008b00:	697a      	ldr	r2, [r7, #20]
 8008b02:	4313      	orrs	r3, r2
 8008b04:	617b      	str	r3, [r7, #20]
  tmpreg |= ((uint32_t)husart->Init.CLKPolarity | (uint32_t)husart->Init.CLKPhase);
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	699a      	ldr	r2, [r3, #24]
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	69db      	ldr	r3, [r3, #28]
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	697a      	ldr	r2, [r7, #20]
 8008b12:	4313      	orrs	r3, r2
 8008b14:	617b      	str	r3, [r7, #20]
  tmpreg |= (uint32_t)husart->Init.StopBits;
 8008b16:	687b      	ldr	r3, [r7, #4]
 8008b18:	68db      	ldr	r3, [r3, #12]
 8008b1a:	697a      	ldr	r2, [r7, #20]
 8008b1c:	4313      	orrs	r3, r2
 8008b1e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(husart->Instance->CR2, USART_CR2_FIELDS, tmpreg);
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	685b      	ldr	r3, [r3, #4]
 8008b26:	4aa2      	ldr	r2, [pc, #648]	; (8008db0 <USART_SetConfig+0x2fc>)
 8008b28:	4013      	ands	r3, r2
 8008b2a:	0019      	movs	r1, r3
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	697a      	ldr	r2, [r7, #20]
 8008b32:	430a      	orrs	r2, r1
 8008b34:	605a      	str	r2, [r3, #4]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
   * - USART Clock Prescaler : set PRESCALER according to husart->Init.ClockPrescaler value */
  MODIFY_REG(husart->Instance->PRESC, USART_PRESC_PRESCALER, husart->Init.ClockPrescaler);
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008b3c:	220f      	movs	r2, #15
 8008b3e:	4393      	bics	r3, r2
 8008b40:	0019      	movs	r1, r3
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	430a      	orrs	r2, r1
 8008b4c:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  /* BRR is filled-up according to OVER8 bit setting which is forced to 1     */
  USART_GETCLOCKSOURCE(husart, clocksource);
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	4a98      	ldr	r2, [pc, #608]	; (8008db4 <USART_SetConfig+0x300>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d127      	bne.n	8008ba8 <USART_SetConfig+0xf4>
 8008b58:	4b97      	ldr	r3, [pc, #604]	; (8008db8 <USART_SetConfig+0x304>)
 8008b5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b5c:	2203      	movs	r2, #3
 8008b5e:	4013      	ands	r3, r2
 8008b60:	2b03      	cmp	r3, #3
 8008b62:	d017      	beq.n	8008b94 <USART_SetConfig+0xe0>
 8008b64:	d81b      	bhi.n	8008b9e <USART_SetConfig+0xea>
 8008b66:	2b02      	cmp	r3, #2
 8008b68:	d00a      	beq.n	8008b80 <USART_SetConfig+0xcc>
 8008b6a:	d818      	bhi.n	8008b9e <USART_SetConfig+0xea>
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d002      	beq.n	8008b76 <USART_SetConfig+0xc2>
 8008b70:	2b01      	cmp	r3, #1
 8008b72:	d00a      	beq.n	8008b8a <USART_SetConfig+0xd6>
 8008b74:	e013      	b.n	8008b9e <USART_SetConfig+0xea>
 8008b76:	231f      	movs	r3, #31
 8008b78:	18fb      	adds	r3, r7, r3
 8008b7a:	2200      	movs	r2, #0
 8008b7c:	701a      	strb	r2, [r3, #0]
 8008b7e:	e058      	b.n	8008c32 <USART_SetConfig+0x17e>
 8008b80:	231f      	movs	r3, #31
 8008b82:	18fb      	adds	r3, r7, r3
 8008b84:	2202      	movs	r2, #2
 8008b86:	701a      	strb	r2, [r3, #0]
 8008b88:	e053      	b.n	8008c32 <USART_SetConfig+0x17e>
 8008b8a:	231f      	movs	r3, #31
 8008b8c:	18fb      	adds	r3, r7, r3
 8008b8e:	2204      	movs	r2, #4
 8008b90:	701a      	strb	r2, [r3, #0]
 8008b92:	e04e      	b.n	8008c32 <USART_SetConfig+0x17e>
 8008b94:	231f      	movs	r3, #31
 8008b96:	18fb      	adds	r3, r7, r3
 8008b98:	2208      	movs	r2, #8
 8008b9a:	701a      	strb	r2, [r3, #0]
 8008b9c:	e049      	b.n	8008c32 <USART_SetConfig+0x17e>
 8008b9e:	231f      	movs	r3, #31
 8008ba0:	18fb      	adds	r3, r7, r3
 8008ba2:	2210      	movs	r2, #16
 8008ba4:	701a      	strb	r2, [r3, #0]
 8008ba6:	e044      	b.n	8008c32 <USART_SetConfig+0x17e>
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	4a83      	ldr	r2, [pc, #524]	; (8008dbc <USART_SetConfig+0x308>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d127      	bne.n	8008c02 <USART_SetConfig+0x14e>
 8008bb2:	4b81      	ldr	r3, [pc, #516]	; (8008db8 <USART_SetConfig+0x304>)
 8008bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008bb6:	220c      	movs	r2, #12
 8008bb8:	4013      	ands	r3, r2
 8008bba:	2b0c      	cmp	r3, #12
 8008bbc:	d017      	beq.n	8008bee <USART_SetConfig+0x13a>
 8008bbe:	d81b      	bhi.n	8008bf8 <USART_SetConfig+0x144>
 8008bc0:	2b08      	cmp	r3, #8
 8008bc2:	d00a      	beq.n	8008bda <USART_SetConfig+0x126>
 8008bc4:	d818      	bhi.n	8008bf8 <USART_SetConfig+0x144>
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d002      	beq.n	8008bd0 <USART_SetConfig+0x11c>
 8008bca:	2b04      	cmp	r3, #4
 8008bcc:	d00a      	beq.n	8008be4 <USART_SetConfig+0x130>
 8008bce:	e013      	b.n	8008bf8 <USART_SetConfig+0x144>
 8008bd0:	231f      	movs	r3, #31
 8008bd2:	18fb      	adds	r3, r7, r3
 8008bd4:	2200      	movs	r2, #0
 8008bd6:	701a      	strb	r2, [r3, #0]
 8008bd8:	e02b      	b.n	8008c32 <USART_SetConfig+0x17e>
 8008bda:	231f      	movs	r3, #31
 8008bdc:	18fb      	adds	r3, r7, r3
 8008bde:	2202      	movs	r2, #2
 8008be0:	701a      	strb	r2, [r3, #0]
 8008be2:	e026      	b.n	8008c32 <USART_SetConfig+0x17e>
 8008be4:	231f      	movs	r3, #31
 8008be6:	18fb      	adds	r3, r7, r3
 8008be8:	2204      	movs	r2, #4
 8008bea:	701a      	strb	r2, [r3, #0]
 8008bec:	e021      	b.n	8008c32 <USART_SetConfig+0x17e>
 8008bee:	231f      	movs	r3, #31
 8008bf0:	18fb      	adds	r3, r7, r3
 8008bf2:	2208      	movs	r2, #8
 8008bf4:	701a      	strb	r2, [r3, #0]
 8008bf6:	e01c      	b.n	8008c32 <USART_SetConfig+0x17e>
 8008bf8:	231f      	movs	r3, #31
 8008bfa:	18fb      	adds	r3, r7, r3
 8008bfc:	2210      	movs	r2, #16
 8008bfe:	701a      	strb	r2, [r3, #0]
 8008c00:	e017      	b.n	8008c32 <USART_SetConfig+0x17e>
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	4a6e      	ldr	r2, [pc, #440]	; (8008dc0 <USART_SetConfig+0x30c>)
 8008c08:	4293      	cmp	r3, r2
 8008c0a:	d104      	bne.n	8008c16 <USART_SetConfig+0x162>
 8008c0c:	231f      	movs	r3, #31
 8008c0e:	18fb      	adds	r3, r7, r3
 8008c10:	2200      	movs	r2, #0
 8008c12:	701a      	strb	r2, [r3, #0]
 8008c14:	e00d      	b.n	8008c32 <USART_SetConfig+0x17e>
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	4a6a      	ldr	r2, [pc, #424]	; (8008dc4 <USART_SetConfig+0x310>)
 8008c1c:	4293      	cmp	r3, r2
 8008c1e:	d104      	bne.n	8008c2a <USART_SetConfig+0x176>
 8008c20:	231f      	movs	r3, #31
 8008c22:	18fb      	adds	r3, r7, r3
 8008c24:	2200      	movs	r2, #0
 8008c26:	701a      	strb	r2, [r3, #0]
 8008c28:	e003      	b.n	8008c32 <USART_SetConfig+0x17e>
 8008c2a:	231f      	movs	r3, #31
 8008c2c:	18fb      	adds	r3, r7, r3
 8008c2e:	2210      	movs	r2, #16
 8008c30:	701a      	strb	r2, [r3, #0]

  switch (clocksource)
 8008c32:	231f      	movs	r3, #31
 8008c34:	18fb      	adds	r3, r7, r3
 8008c36:	781b      	ldrb	r3, [r3, #0]
 8008c38:	2b08      	cmp	r3, #8
 8008c3a:	d100      	bne.n	8008c3e <USART_SetConfig+0x18a>
 8008c3c:	e139      	b.n	8008eb2 <USART_SetConfig+0x3fe>
 8008c3e:	dd00      	ble.n	8008c42 <USART_SetConfig+0x18e>
 8008c40:	e195      	b.n	8008f6e <USART_SetConfig+0x4ba>
 8008c42:	2b04      	cmp	r3, #4
 8008c44:	d100      	bne.n	8008c48 <USART_SetConfig+0x194>
 8008c46:	e0d3      	b.n	8008df0 <USART_SetConfig+0x33c>
 8008c48:	dd00      	ble.n	8008c4c <USART_SetConfig+0x198>
 8008c4a:	e190      	b.n	8008f6e <USART_SetConfig+0x4ba>
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d003      	beq.n	8008c58 <USART_SetConfig+0x1a4>
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	d100      	bne.n	8008c56 <USART_SetConfig+0x1a2>
 8008c54:	e061      	b.n	8008d1a <USART_SetConfig+0x266>
 8008c56:	e18a      	b.n	8008f6e <USART_SetConfig+0x4ba>
  {
    case USART_CLOCKSOURCE_PCLK1:
      pclk = HAL_RCC_GetPCLK1Freq();
 8008c58:	f7fc fdea 	bl	8005830 <HAL_RCC_GetPCLK1Freq>
 8008c5c:	0003      	movs	r3, r0
 8008c5e:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d044      	beq.n	8008cf2 <USART_SetConfig+0x23e>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d03e      	beq.n	8008cee <USART_SetConfig+0x23a>
 8008c70:	687b      	ldr	r3, [r7, #4]
 8008c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c74:	2b02      	cmp	r3, #2
 8008c76:	d038      	beq.n	8008cea <USART_SetConfig+0x236>
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c7c:	2b03      	cmp	r3, #3
 8008c7e:	d032      	beq.n	8008ce6 <USART_SetConfig+0x232>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c84:	2b04      	cmp	r3, #4
 8008c86:	d02c      	beq.n	8008ce2 <USART_SetConfig+0x22e>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c8c:	2b05      	cmp	r3, #5
 8008c8e:	d026      	beq.n	8008cde <USART_SetConfig+0x22a>
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c94:	2b06      	cmp	r3, #6
 8008c96:	d020      	beq.n	8008cda <USART_SetConfig+0x226>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c9c:	2b07      	cmp	r3, #7
 8008c9e:	d01a      	beq.n	8008cd6 <USART_SetConfig+0x222>
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ca4:	2b08      	cmp	r3, #8
 8008ca6:	d014      	beq.n	8008cd2 <USART_SetConfig+0x21e>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cac:	2b09      	cmp	r3, #9
 8008cae:	d00e      	beq.n	8008cce <USART_SetConfig+0x21a>
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cb4:	2b0a      	cmp	r3, #10
 8008cb6:	d008      	beq.n	8008cca <USART_SetConfig+0x216>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cbc:	2b0b      	cmp	r3, #11
 8008cbe:	d102      	bne.n	8008cc6 <USART_SetConfig+0x212>
 8008cc0:	2380      	movs	r3, #128	; 0x80
 8008cc2:	005b      	lsls	r3, r3, #1
 8008cc4:	e016      	b.n	8008cf4 <USART_SetConfig+0x240>
 8008cc6:	2301      	movs	r3, #1
 8008cc8:	e014      	b.n	8008cf4 <USART_SetConfig+0x240>
 8008cca:	2380      	movs	r3, #128	; 0x80
 8008ccc:	e012      	b.n	8008cf4 <USART_SetConfig+0x240>
 8008cce:	2340      	movs	r3, #64	; 0x40
 8008cd0:	e010      	b.n	8008cf4 <USART_SetConfig+0x240>
 8008cd2:	2320      	movs	r3, #32
 8008cd4:	e00e      	b.n	8008cf4 <USART_SetConfig+0x240>
 8008cd6:	2310      	movs	r3, #16
 8008cd8:	e00c      	b.n	8008cf4 <USART_SetConfig+0x240>
 8008cda:	230c      	movs	r3, #12
 8008cdc:	e00a      	b.n	8008cf4 <USART_SetConfig+0x240>
 8008cde:	230a      	movs	r3, #10
 8008ce0:	e008      	b.n	8008cf4 <USART_SetConfig+0x240>
 8008ce2:	2308      	movs	r3, #8
 8008ce4:	e006      	b.n	8008cf4 <USART_SetConfig+0x240>
 8008ce6:	2306      	movs	r3, #6
 8008ce8:	e004      	b.n	8008cf4 <USART_SetConfig+0x240>
 8008cea:	2304      	movs	r3, #4
 8008cec:	e002      	b.n	8008cf4 <USART_SetConfig+0x240>
 8008cee:	2302      	movs	r3, #2
 8008cf0:	e000      	b.n	8008cf4 <USART_SetConfig+0x240>
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	0019      	movs	r1, r3
 8008cf6:	6938      	ldr	r0, [r7, #16]
 8008cf8:	f7f7 fa04 	bl	8000104 <__udivsi3>
 8008cfc:	0003      	movs	r3, r0
 8008cfe:	005a      	lsls	r2, r3, #1
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	685b      	ldr	r3, [r3, #4]
 8008d04:	085b      	lsrs	r3, r3, #1
 8008d06:	18d2      	adds	r2, r2, r3
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	685b      	ldr	r3, [r3, #4]
 8008d0c:	0019      	movs	r1, r3
 8008d0e:	0010      	movs	r0, r2
 8008d10:	f7f7 f9f8 	bl	8000104 <__udivsi3>
 8008d14:	0003      	movs	r3, r0
 8008d16:	61bb      	str	r3, [r7, #24]
      break;
 8008d18:	e12e      	b.n	8008f78 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_HSI:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(HSI_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d052      	beq.n	8008dc8 <USART_SetConfig+0x314>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d03e      	beq.n	8008da8 <USART_SetConfig+0x2f4>
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d2e:	2b02      	cmp	r3, #2
 8008d30:	d038      	beq.n	8008da4 <USART_SetConfig+0x2f0>
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d36:	2b03      	cmp	r3, #3
 8008d38:	d032      	beq.n	8008da0 <USART_SetConfig+0x2ec>
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d3e:	2b04      	cmp	r3, #4
 8008d40:	d02c      	beq.n	8008d9c <USART_SetConfig+0x2e8>
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d46:	2b05      	cmp	r3, #5
 8008d48:	d026      	beq.n	8008d98 <USART_SetConfig+0x2e4>
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d4e:	2b06      	cmp	r3, #6
 8008d50:	d020      	beq.n	8008d94 <USART_SetConfig+0x2e0>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d56:	2b07      	cmp	r3, #7
 8008d58:	d01a      	beq.n	8008d90 <USART_SetConfig+0x2dc>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d5e:	2b08      	cmp	r3, #8
 8008d60:	d014      	beq.n	8008d8c <USART_SetConfig+0x2d8>
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d66:	2b09      	cmp	r3, #9
 8008d68:	d00e      	beq.n	8008d88 <USART_SetConfig+0x2d4>
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d6e:	2b0a      	cmp	r3, #10
 8008d70:	d008      	beq.n	8008d84 <USART_SetConfig+0x2d0>
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d76:	2b0b      	cmp	r3, #11
 8008d78:	d102      	bne.n	8008d80 <USART_SetConfig+0x2cc>
 8008d7a:	2380      	movs	r3, #128	; 0x80
 8008d7c:	005b      	lsls	r3, r3, #1
 8008d7e:	e024      	b.n	8008dca <USART_SetConfig+0x316>
 8008d80:	2301      	movs	r3, #1
 8008d82:	e022      	b.n	8008dca <USART_SetConfig+0x316>
 8008d84:	2380      	movs	r3, #128	; 0x80
 8008d86:	e020      	b.n	8008dca <USART_SetConfig+0x316>
 8008d88:	2340      	movs	r3, #64	; 0x40
 8008d8a:	e01e      	b.n	8008dca <USART_SetConfig+0x316>
 8008d8c:	2320      	movs	r3, #32
 8008d8e:	e01c      	b.n	8008dca <USART_SetConfig+0x316>
 8008d90:	2310      	movs	r3, #16
 8008d92:	e01a      	b.n	8008dca <USART_SetConfig+0x316>
 8008d94:	230c      	movs	r3, #12
 8008d96:	e018      	b.n	8008dca <USART_SetConfig+0x316>
 8008d98:	230a      	movs	r3, #10
 8008d9a:	e016      	b.n	8008dca <USART_SetConfig+0x316>
 8008d9c:	2308      	movs	r3, #8
 8008d9e:	e014      	b.n	8008dca <USART_SetConfig+0x316>
 8008da0:	2306      	movs	r3, #6
 8008da2:	e012      	b.n	8008dca <USART_SetConfig+0x316>
 8008da4:	2304      	movs	r3, #4
 8008da6:	e010      	b.n	8008dca <USART_SetConfig+0x316>
 8008da8:	2302      	movs	r3, #2
 8008daa:	e00e      	b.n	8008dca <USART_SetConfig+0x316>
 8008dac:	cfff69f3 	.word	0xcfff69f3
 8008db0:	ffffc0f6 	.word	0xffffc0f6
 8008db4:	40013800 	.word	0x40013800
 8008db8:	40021000 	.word	0x40021000
 8008dbc:	40004400 	.word	0x40004400
 8008dc0:	40004800 	.word	0x40004800
 8008dc4:	40004c00 	.word	0x40004c00
 8008dc8:	2301      	movs	r3, #1
 8008dca:	0019      	movs	r1, r3
 8008dcc:	4886      	ldr	r0, [pc, #536]	; (8008fe8 <USART_SetConfig+0x534>)
 8008dce:	f7f7 f999 	bl	8000104 <__udivsi3>
 8008dd2:	0003      	movs	r3, r0
 8008dd4:	005a      	lsls	r2, r3, #1
 8008dd6:	687b      	ldr	r3, [r7, #4]
 8008dd8:	685b      	ldr	r3, [r3, #4]
 8008dda:	085b      	lsrs	r3, r3, #1
 8008ddc:	18d2      	adds	r2, r2, r3
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	0019      	movs	r1, r3
 8008de4:	0010      	movs	r0, r2
 8008de6:	f7f7 f98d 	bl	8000104 <__udivsi3>
 8008dea:	0003      	movs	r3, r0
 8008dec:	61bb      	str	r3, [r7, #24]
      break;
 8008dee:	e0c3      	b.n	8008f78 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_SYSCLK:
      pclk = HAL_RCC_GetSysClockFreq();
 8008df0:	f7fc fc92 	bl	8005718 <HAL_RCC_GetSysClockFreq>
 8008df4:	0003      	movs	r3, r0
 8008df6:	613b      	str	r3, [r7, #16]
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8(pclk, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d044      	beq.n	8008e8a <USART_SetConfig+0x3d6>
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	d03e      	beq.n	8008e86 <USART_SetConfig+0x3d2>
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e0c:	2b02      	cmp	r3, #2
 8008e0e:	d038      	beq.n	8008e82 <USART_SetConfig+0x3ce>
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e14:	2b03      	cmp	r3, #3
 8008e16:	d032      	beq.n	8008e7e <USART_SetConfig+0x3ca>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e1c:	2b04      	cmp	r3, #4
 8008e1e:	d02c      	beq.n	8008e7a <USART_SetConfig+0x3c6>
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e24:	2b05      	cmp	r3, #5
 8008e26:	d026      	beq.n	8008e76 <USART_SetConfig+0x3c2>
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e2c:	2b06      	cmp	r3, #6
 8008e2e:	d020      	beq.n	8008e72 <USART_SetConfig+0x3be>
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e34:	2b07      	cmp	r3, #7
 8008e36:	d01a      	beq.n	8008e6e <USART_SetConfig+0x3ba>
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e3c:	2b08      	cmp	r3, #8
 8008e3e:	d014      	beq.n	8008e6a <USART_SetConfig+0x3b6>
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e44:	2b09      	cmp	r3, #9
 8008e46:	d00e      	beq.n	8008e66 <USART_SetConfig+0x3b2>
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e4c:	2b0a      	cmp	r3, #10
 8008e4e:	d008      	beq.n	8008e62 <USART_SetConfig+0x3ae>
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e54:	2b0b      	cmp	r3, #11
 8008e56:	d102      	bne.n	8008e5e <USART_SetConfig+0x3aa>
 8008e58:	2380      	movs	r3, #128	; 0x80
 8008e5a:	005b      	lsls	r3, r3, #1
 8008e5c:	e016      	b.n	8008e8c <USART_SetConfig+0x3d8>
 8008e5e:	2301      	movs	r3, #1
 8008e60:	e014      	b.n	8008e8c <USART_SetConfig+0x3d8>
 8008e62:	2380      	movs	r3, #128	; 0x80
 8008e64:	e012      	b.n	8008e8c <USART_SetConfig+0x3d8>
 8008e66:	2340      	movs	r3, #64	; 0x40
 8008e68:	e010      	b.n	8008e8c <USART_SetConfig+0x3d8>
 8008e6a:	2320      	movs	r3, #32
 8008e6c:	e00e      	b.n	8008e8c <USART_SetConfig+0x3d8>
 8008e6e:	2310      	movs	r3, #16
 8008e70:	e00c      	b.n	8008e8c <USART_SetConfig+0x3d8>
 8008e72:	230c      	movs	r3, #12
 8008e74:	e00a      	b.n	8008e8c <USART_SetConfig+0x3d8>
 8008e76:	230a      	movs	r3, #10
 8008e78:	e008      	b.n	8008e8c <USART_SetConfig+0x3d8>
 8008e7a:	2308      	movs	r3, #8
 8008e7c:	e006      	b.n	8008e8c <USART_SetConfig+0x3d8>
 8008e7e:	2306      	movs	r3, #6
 8008e80:	e004      	b.n	8008e8c <USART_SetConfig+0x3d8>
 8008e82:	2304      	movs	r3, #4
 8008e84:	e002      	b.n	8008e8c <USART_SetConfig+0x3d8>
 8008e86:	2302      	movs	r3, #2
 8008e88:	e000      	b.n	8008e8c <USART_SetConfig+0x3d8>
 8008e8a:	2301      	movs	r3, #1
 8008e8c:	0019      	movs	r1, r3
 8008e8e:	6938      	ldr	r0, [r7, #16]
 8008e90:	f7f7 f938 	bl	8000104 <__udivsi3>
 8008e94:	0003      	movs	r3, r0
 8008e96:	005a      	lsls	r2, r3, #1
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	685b      	ldr	r3, [r3, #4]
 8008e9c:	085b      	lsrs	r3, r3, #1
 8008e9e:	18d2      	adds	r2, r2, r3
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	685b      	ldr	r3, [r3, #4]
 8008ea4:	0019      	movs	r1, r3
 8008ea6:	0010      	movs	r0, r2
 8008ea8:	f7f7 f92c 	bl	8000104 <__udivsi3>
 8008eac:	0003      	movs	r3, r0
 8008eae:	61bb      	str	r3, [r7, #24]
      break;
 8008eb0:	e062      	b.n	8008f78 <USART_SetConfig+0x4c4>
    case USART_CLOCKSOURCE_LSE:
      usartdiv = (uint32_t)(USART_DIV_SAMPLING8((uint32_t)LSE_VALUE, husart->Init.BaudRate, husart->Init.ClockPrescaler));
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d044      	beq.n	8008f44 <USART_SetConfig+0x490>
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ebe:	2b01      	cmp	r3, #1
 8008ec0:	d03e      	beq.n	8008f40 <USART_SetConfig+0x48c>
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ec6:	2b02      	cmp	r3, #2
 8008ec8:	d038      	beq.n	8008f3c <USART_SetConfig+0x488>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ece:	2b03      	cmp	r3, #3
 8008ed0:	d032      	beq.n	8008f38 <USART_SetConfig+0x484>
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ed6:	2b04      	cmp	r3, #4
 8008ed8:	d02c      	beq.n	8008f34 <USART_SetConfig+0x480>
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ede:	2b05      	cmp	r3, #5
 8008ee0:	d026      	beq.n	8008f30 <USART_SetConfig+0x47c>
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ee6:	2b06      	cmp	r3, #6
 8008ee8:	d020      	beq.n	8008f2c <USART_SetConfig+0x478>
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008eee:	2b07      	cmp	r3, #7
 8008ef0:	d01a      	beq.n	8008f28 <USART_SetConfig+0x474>
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ef6:	2b08      	cmp	r3, #8
 8008ef8:	d014      	beq.n	8008f24 <USART_SetConfig+0x470>
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008efe:	2b09      	cmp	r3, #9
 8008f00:	d00e      	beq.n	8008f20 <USART_SetConfig+0x46c>
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f06:	2b0a      	cmp	r3, #10
 8008f08:	d008      	beq.n	8008f1c <USART_SetConfig+0x468>
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f0e:	2b0b      	cmp	r3, #11
 8008f10:	d102      	bne.n	8008f18 <USART_SetConfig+0x464>
 8008f12:	2380      	movs	r3, #128	; 0x80
 8008f14:	005b      	lsls	r3, r3, #1
 8008f16:	e016      	b.n	8008f46 <USART_SetConfig+0x492>
 8008f18:	2301      	movs	r3, #1
 8008f1a:	e014      	b.n	8008f46 <USART_SetConfig+0x492>
 8008f1c:	2380      	movs	r3, #128	; 0x80
 8008f1e:	e012      	b.n	8008f46 <USART_SetConfig+0x492>
 8008f20:	2340      	movs	r3, #64	; 0x40
 8008f22:	e010      	b.n	8008f46 <USART_SetConfig+0x492>
 8008f24:	2320      	movs	r3, #32
 8008f26:	e00e      	b.n	8008f46 <USART_SetConfig+0x492>
 8008f28:	2310      	movs	r3, #16
 8008f2a:	e00c      	b.n	8008f46 <USART_SetConfig+0x492>
 8008f2c:	230c      	movs	r3, #12
 8008f2e:	e00a      	b.n	8008f46 <USART_SetConfig+0x492>
 8008f30:	230a      	movs	r3, #10
 8008f32:	e008      	b.n	8008f46 <USART_SetConfig+0x492>
 8008f34:	2308      	movs	r3, #8
 8008f36:	e006      	b.n	8008f46 <USART_SetConfig+0x492>
 8008f38:	2306      	movs	r3, #6
 8008f3a:	e004      	b.n	8008f46 <USART_SetConfig+0x492>
 8008f3c:	2304      	movs	r3, #4
 8008f3e:	e002      	b.n	8008f46 <USART_SetConfig+0x492>
 8008f40:	2302      	movs	r3, #2
 8008f42:	e000      	b.n	8008f46 <USART_SetConfig+0x492>
 8008f44:	2301      	movs	r3, #1
 8008f46:	0019      	movs	r1, r3
 8008f48:	2380      	movs	r3, #128	; 0x80
 8008f4a:	0218      	lsls	r0, r3, #8
 8008f4c:	f7f7 f8da 	bl	8000104 <__udivsi3>
 8008f50:	0003      	movs	r3, r0
 8008f52:	005a      	lsls	r2, r3, #1
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	685b      	ldr	r3, [r3, #4]
 8008f58:	085b      	lsrs	r3, r3, #1
 8008f5a:	18d2      	adds	r2, r2, r3
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	685b      	ldr	r3, [r3, #4]
 8008f60:	0019      	movs	r1, r3
 8008f62:	0010      	movs	r0, r2
 8008f64:	f7f7 f8ce 	bl	8000104 <__udivsi3>
 8008f68:	0003      	movs	r3, r0
 8008f6a:	61bb      	str	r3, [r7, #24]
      break;
 8008f6c:	e004      	b.n	8008f78 <USART_SetConfig+0x4c4>
    default:
      ret = HAL_ERROR;
 8008f6e:	231e      	movs	r3, #30
 8008f70:	18fb      	adds	r3, r7, r3
 8008f72:	2201      	movs	r2, #1
 8008f74:	701a      	strb	r2, [r3, #0]
      break;
 8008f76:	46c0      	nop			; (mov r8, r8)
  }

  /* USARTDIV must be greater than or equal to 0d16 and smaller than or equal to ffff */
  if ((usartdiv >= USART_BRR_MIN) && (usartdiv <= USART_BRR_MAX))
 8008f78:	69bb      	ldr	r3, [r7, #24]
 8008f7a:	2b0f      	cmp	r3, #15
 8008f7c:	d91c      	bls.n	8008fb8 <USART_SetConfig+0x504>
 8008f7e:	69ba      	ldr	r2, [r7, #24]
 8008f80:	2380      	movs	r3, #128	; 0x80
 8008f82:	025b      	lsls	r3, r3, #9
 8008f84:	429a      	cmp	r2, r3
 8008f86:	d217      	bcs.n	8008fb8 <USART_SetConfig+0x504>
  {
    brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008f88:	69bb      	ldr	r3, [r7, #24]
 8008f8a:	b29a      	uxth	r2, r3
 8008f8c:	200e      	movs	r0, #14
 8008f8e:	183b      	adds	r3, r7, r0
 8008f90:	210f      	movs	r1, #15
 8008f92:	438a      	bics	r2, r1
 8008f94:	801a      	strh	r2, [r3, #0]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008f96:	69bb      	ldr	r3, [r7, #24]
 8008f98:	085b      	lsrs	r3, r3, #1
 8008f9a:	b29b      	uxth	r3, r3
 8008f9c:	2207      	movs	r2, #7
 8008f9e:	4013      	ands	r3, r2
 8008fa0:	b299      	uxth	r1, r3
 8008fa2:	183b      	adds	r3, r7, r0
 8008fa4:	183a      	adds	r2, r7, r0
 8008fa6:	8812      	ldrh	r2, [r2, #0]
 8008fa8:	430a      	orrs	r2, r1
 8008faa:	801a      	strh	r2, [r3, #0]
    husart->Instance->BRR = brrtemp;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	183a      	adds	r2, r7, r0
 8008fb2:	8812      	ldrh	r2, [r2, #0]
 8008fb4:	60da      	str	r2, [r3, #12]
 8008fb6:	e003      	b.n	8008fc0 <USART_SetConfig+0x50c>
  }
  else
  {
    ret = HAL_ERROR;
 8008fb8:	231e      	movs	r3, #30
 8008fba:	18fb      	adds	r3, r7, r3
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	701a      	strb	r2, [r3, #0]
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  husart->NbTxDataToProcess = 1U;
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	879a      	strh	r2, [r3, #60]	; 0x3c
  husart->NbRxDataToProcess = 1U;
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	2201      	movs	r2, #1
 8008fca:	875a      	strh	r2, [r3, #58]	; 0x3a

  /* Clear ISR function pointers */
  husart->RxISR   = NULL;
 8008fcc:	687b      	ldr	r3, [r7, #4]
 8008fce:	2200      	movs	r2, #0
 8008fd0:	649a      	str	r2, [r3, #72]	; 0x48
  husart->TxISR   = NULL;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	64da      	str	r2, [r3, #76]	; 0x4c

  return ret;
 8008fd8:	231e      	movs	r3, #30
 8008fda:	18fb      	adds	r3, r7, r3
 8008fdc:	781b      	ldrb	r3, [r3, #0]
}
 8008fde:	0018      	movs	r0, r3
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	b008      	add	sp, #32
 8008fe4:	bd80      	pop	{r7, pc}
 8008fe6:	46c0      	nop			; (mov r8, r8)
 8008fe8:	00f42400 	.word	0x00f42400

08008fec <USART_CheckIdleState>:
  * @brief Check the USART Idle State.
  * @param husart USART handle.
  * @retval HAL status
  */
static HAL_StatusTypeDef USART_CheckIdleState(USART_HandleTypeDef *husart)
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b086      	sub	sp, #24
 8008ff0:	af02      	add	r7, sp, #8
 8008ff2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the USART ErrorCode */
  husart->ErrorCode = HAL_USART_ERROR_NONE;
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008ffa:	f7f9 ff2b 	bl	8002e54 <HAL_GetTick>
 8008ffe:	0003      	movs	r3, r0
 8009000:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((husart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	2208      	movs	r2, #8
 800900a:	4013      	ands	r3, r2
 800900c:	2b08      	cmp	r3, #8
 800900e:	d10e      	bne.n	800902e <USART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_TEACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 8009010:	68fa      	ldr	r2, [r7, #12]
 8009012:	2380      	movs	r3, #128	; 0x80
 8009014:	0399      	lsls	r1, r3, #14
 8009016:	6878      	ldr	r0, [r7, #4]
 8009018:	23fa      	movs	r3, #250	; 0xfa
 800901a:	009b      	lsls	r3, r3, #2
 800901c:	9300      	str	r3, [sp, #0]
 800901e:	0013      	movs	r3, r2
 8009020:	2200      	movs	r2, #0
 8009022:	f7ff fd12 	bl	8008a4a <USART_WaitOnFlagUntilTimeout>
 8009026:	1e03      	subs	r3, r0, #0
 8009028:	d001      	beq.n	800902e <USART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800902a:	2303      	movs	r3, #3
 800902c:	e01e      	b.n	800906c <USART_CheckIdleState+0x80>
    }
  }
  /* Check if the Receiver is enabled */
  if ((husart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	2204      	movs	r2, #4
 8009036:	4013      	ands	r3, r2
 8009038:	2b04      	cmp	r3, #4
 800903a:	d10e      	bne.n	800905a <USART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (USART_WaitOnFlagUntilTimeout(husart, USART_ISR_REACK, RESET, tickstart, USART_TEACK_REACK_TIMEOUT) != HAL_OK)
 800903c:	68fa      	ldr	r2, [r7, #12]
 800903e:	2380      	movs	r3, #128	; 0x80
 8009040:	03d9      	lsls	r1, r3, #15
 8009042:	6878      	ldr	r0, [r7, #4]
 8009044:	23fa      	movs	r3, #250	; 0xfa
 8009046:	009b      	lsls	r3, r3, #2
 8009048:	9300      	str	r3, [sp, #0]
 800904a:	0013      	movs	r3, r2
 800904c:	2200      	movs	r2, #0
 800904e:	f7ff fcfc 	bl	8008a4a <USART_WaitOnFlagUntilTimeout>
 8009052:	1e03      	subs	r3, r0, #0
 8009054:	d001      	beq.n	800905a <USART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009056:	2303      	movs	r3, #3
 8009058:	e008      	b.n	800906c <USART_CheckIdleState+0x80>
    }
  }

  /* Initialize the USART state*/
  husart->State = HAL_USART_STATE_READY;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	2259      	movs	r2, #89	; 0x59
 800905e:	2101      	movs	r1, #1
 8009060:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(husart);
 8009062:	687b      	ldr	r3, [r7, #4]
 8009064:	2258      	movs	r2, #88	; 0x58
 8009066:	2100      	movs	r1, #0
 8009068:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800906a:	2300      	movs	r3, #0
}
 800906c:	0018      	movs	r0, r3
 800906e:	46bd      	mov	sp, r7
 8009070:	b004      	add	sp, #16
 8009072:	bd80      	pop	{r7, pc}

08009074 <USART_EndTransmit_IT>:
  * @param  husart Pointer to a USART_HandleTypeDef structure that contains
  *                the configuration information for the specified USART module.
  * @retval None
  */
static void USART_EndTransmit_IT(USART_HandleTypeDef *husart)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b082      	sub	sp, #8
 8009078:	af00      	add	r7, sp, #0
 800907a:	6078      	str	r0, [r7, #4]
  /* Disable the USART Transmit Complete Interrupt */
  __HAL_USART_DISABLE_IT(husart, USART_IT_TC);
 800907c:	687b      	ldr	r3, [r7, #4]
 800907e:	681b      	ldr	r3, [r3, #0]
 8009080:	681a      	ldr	r2, [r3, #0]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	2140      	movs	r1, #64	; 0x40
 8009088:	438a      	bics	r2, r1
 800908a:	601a      	str	r2, [r3, #0]

  /* Disable the USART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_USART_DISABLE_IT(husart, USART_IT_ERR);
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	689a      	ldr	r2, [r3, #8]
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	2101      	movs	r1, #1
 8009098:	438a      	bics	r2, r1
 800909a:	609a      	str	r2, [r3, #8]

  /* Clear TxISR function pointer */
  husart->TxISR = NULL;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	2200      	movs	r2, #0
 80090a0:	64da      	str	r2, [r3, #76]	; 0x4c

  if (husart->State == HAL_USART_STATE_BUSY_TX)
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	2259      	movs	r2, #89	; 0x59
 80090a6:	5c9b      	ldrb	r3, [r3, r2]
 80090a8:	b2db      	uxtb	r3, r3
 80090aa:	2b12      	cmp	r3, #18
 80090ac:	d114      	bne.n	80090d8 <USART_EndTransmit_IT+0x64>
  {
    /* Clear overrun flag and discard the received data */
    __HAL_USART_CLEAR_OREFLAG(husart);
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	2208      	movs	r2, #8
 80090b4:	621a      	str	r2, [r3, #32]
    __HAL_USART_SEND_REQ(husart, USART_RXDATA_FLUSH_REQUEST);
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	699a      	ldr	r2, [r3, #24]
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	2108      	movs	r1, #8
 80090c2:	430a      	orrs	r2, r1
 80090c4:	619a      	str	r2, [r3, #24]

    /* Tx process is completed, restore husart->State to Ready */
    husart->State = HAL_USART_STATE_READY;
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2259      	movs	r2, #89	; 0x59
 80090ca:	2101      	movs	r1, #1
 80090cc:	5499      	strb	r1, [r3, r2]
#if (USE_HAL_USART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Complete Callback */
    husart->TxCpltCallback(husart);
#else
    /* Call legacy weak Tx Complete Callback */
    HAL_USART_TxCpltCallback(husart);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	0018      	movs	r0, r3
 80090d2:	f7ff fc6d 	bl	80089b0 <HAL_USART_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80090d6:	e00c      	b.n	80090f2 <USART_EndTransmit_IT+0x7e>
  else if (husart->RxXferCount == 0U)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80090dc:	b29b      	uxth	r3, r3
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d107      	bne.n	80090f2 <USART_EndTransmit_IT+0x7e>
    husart->State = HAL_USART_STATE_READY;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	2259      	movs	r2, #89	; 0x59
 80090e6:	2101      	movs	r1, #1
 80090e8:	5499      	strb	r1, [r3, r2]
    HAL_USART_TxRxCpltCallback(husart);
 80090ea:	687b      	ldr	r3, [r7, #4]
 80090ec:	0018      	movs	r0, r3
 80090ee:	f7ff fc67 	bl	80089c0 <HAL_USART_TxRxCpltCallback>
}
 80090f2:	46c0      	nop			; (mov r8, r8)
 80090f4:	46bd      	mov	sp, r7
 80090f6:	b002      	add	sp, #8
 80090f8:	bd80      	pop	{r7, pc}

080090fa <HAL_USARTEx_RxFifoFullCallback>:
  * @brief  USART RX Fifo full callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_RxFifoFullCallback(USART_HandleTypeDef *husart)
{
 80090fa:	b580      	push	{r7, lr}
 80090fc:	b082      	sub	sp, #8
 80090fe:	af00      	add	r7, sp, #0
 8009100:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009102:	46c0      	nop			; (mov r8, r8)
 8009104:	46bd      	mov	sp, r7
 8009106:	b002      	add	sp, #8
 8009108:	bd80      	pop	{r7, pc}

0800910a <HAL_USARTEx_TxFifoEmptyCallback>:
  * @brief  USART TX Fifo empty callback.
  * @param  husart USART handle.
  * @retval None
  */
__weak void HAL_USARTEx_TxFifoEmptyCallback(USART_HandleTypeDef *husart)
{
 800910a:	b580      	push	{r7, lr}
 800910c:	b082      	sub	sp, #8
 800910e:	af00      	add	r7, sp, #0
 8009110:	6078      	str	r0, [r7, #4]
  UNUSED(husart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_USARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009112:	46c0      	nop			; (mov r8, r8)
 8009114:	46bd      	mov	sp, r7
 8009116:	b002      	add	sp, #8
 8009118:	bd80      	pop	{r7, pc}

0800911a <LL_GPIO_SetPinMode>:
{
 800911a:	b580      	push	{r7, lr}
 800911c:	b084      	sub	sp, #16
 800911e:	af00      	add	r7, sp, #0
 8009120:	60f8      	str	r0, [r7, #12]
 8009122:	60b9      	str	r1, [r7, #8]
 8009124:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6819      	ldr	r1, [r3, #0]
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	435b      	muls	r3, r3
 800912e:	001a      	movs	r2, r3
 8009130:	0013      	movs	r3, r2
 8009132:	005b      	lsls	r3, r3, #1
 8009134:	189b      	adds	r3, r3, r2
 8009136:	43db      	mvns	r3, r3
 8009138:	400b      	ands	r3, r1
 800913a:	001a      	movs	r2, r3
 800913c:	68bb      	ldr	r3, [r7, #8]
 800913e:	435b      	muls	r3, r3
 8009140:	6879      	ldr	r1, [r7, #4]
 8009142:	434b      	muls	r3, r1
 8009144:	431a      	orrs	r2, r3
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	601a      	str	r2, [r3, #0]
}
 800914a:	46c0      	nop			; (mov r8, r8)
 800914c:	46bd      	mov	sp, r7
 800914e:	b004      	add	sp, #16
 8009150:	bd80      	pop	{r7, pc}

08009152 <LL_GPIO_SetPinOutputType>:
{
 8009152:	b580      	push	{r7, lr}
 8009154:	b084      	sub	sp, #16
 8009156:	af00      	add	r7, sp, #0
 8009158:	60f8      	str	r0, [r7, #12]
 800915a:	60b9      	str	r1, [r7, #8]
 800915c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	685b      	ldr	r3, [r3, #4]
 8009162:	68ba      	ldr	r2, [r7, #8]
 8009164:	43d2      	mvns	r2, r2
 8009166:	401a      	ands	r2, r3
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	6879      	ldr	r1, [r7, #4]
 800916c:	434b      	muls	r3, r1
 800916e:	431a      	orrs	r2, r3
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	605a      	str	r2, [r3, #4]
}
 8009174:	46c0      	nop			; (mov r8, r8)
 8009176:	46bd      	mov	sp, r7
 8009178:	b004      	add	sp, #16
 800917a:	bd80      	pop	{r7, pc}

0800917c <LL_GPIO_SetPinSpeed>:
{
 800917c:	b580      	push	{r7, lr}
 800917e:	b084      	sub	sp, #16
 8009180:	af00      	add	r7, sp, #0
 8009182:	60f8      	str	r0, [r7, #12]
 8009184:	60b9      	str	r1, [r7, #8]
 8009186:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	6899      	ldr	r1, [r3, #8]
 800918c:	68bb      	ldr	r3, [r7, #8]
 800918e:	435b      	muls	r3, r3
 8009190:	001a      	movs	r2, r3
 8009192:	0013      	movs	r3, r2
 8009194:	005b      	lsls	r3, r3, #1
 8009196:	189b      	adds	r3, r3, r2
 8009198:	43db      	mvns	r3, r3
 800919a:	400b      	ands	r3, r1
 800919c:	001a      	movs	r2, r3
 800919e:	68bb      	ldr	r3, [r7, #8]
 80091a0:	435b      	muls	r3, r3
 80091a2:	6879      	ldr	r1, [r7, #4]
 80091a4:	434b      	muls	r3, r1
 80091a6:	431a      	orrs	r2, r3
 80091a8:	68fb      	ldr	r3, [r7, #12]
 80091aa:	609a      	str	r2, [r3, #8]
}
 80091ac:	46c0      	nop			; (mov r8, r8)
 80091ae:	46bd      	mov	sp, r7
 80091b0:	b004      	add	sp, #16
 80091b2:	bd80      	pop	{r7, pc}

080091b4 <LL_GPIO_SetPinPull>:
{
 80091b4:	b580      	push	{r7, lr}
 80091b6:	b084      	sub	sp, #16
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	60f8      	str	r0, [r7, #12]
 80091bc:	60b9      	str	r1, [r7, #8]
 80091be:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	68d9      	ldr	r1, [r3, #12]
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	435b      	muls	r3, r3
 80091c8:	001a      	movs	r2, r3
 80091ca:	0013      	movs	r3, r2
 80091cc:	005b      	lsls	r3, r3, #1
 80091ce:	189b      	adds	r3, r3, r2
 80091d0:	43db      	mvns	r3, r3
 80091d2:	400b      	ands	r3, r1
 80091d4:	001a      	movs	r2, r3
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	435b      	muls	r3, r3
 80091da:	6879      	ldr	r1, [r7, #4]
 80091dc:	434b      	muls	r3, r1
 80091de:	431a      	orrs	r2, r3
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	60da      	str	r2, [r3, #12]
}
 80091e4:	46c0      	nop			; (mov r8, r8)
 80091e6:	46bd      	mov	sp, r7
 80091e8:	b004      	add	sp, #16
 80091ea:	bd80      	pop	{r7, pc}

080091ec <LL_GPIO_SetAFPin_0_7>:
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b084      	sub	sp, #16
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	60f8      	str	r0, [r7, #12]
 80091f4:	60b9      	str	r1, [r7, #8]
 80091f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	6a19      	ldr	r1, [r3, #32]
 80091fc:	68bb      	ldr	r3, [r7, #8]
 80091fe:	435b      	muls	r3, r3
 8009200:	68ba      	ldr	r2, [r7, #8]
 8009202:	4353      	muls	r3, r2
 8009204:	68ba      	ldr	r2, [r7, #8]
 8009206:	435a      	muls	r2, r3
 8009208:	0013      	movs	r3, r2
 800920a:	011b      	lsls	r3, r3, #4
 800920c:	1a9b      	subs	r3, r3, r2
 800920e:	43db      	mvns	r3, r3
 8009210:	400b      	ands	r3, r1
 8009212:	001a      	movs	r2, r3
 8009214:	68bb      	ldr	r3, [r7, #8]
 8009216:	435b      	muls	r3, r3
 8009218:	68b9      	ldr	r1, [r7, #8]
 800921a:	434b      	muls	r3, r1
 800921c:	68b9      	ldr	r1, [r7, #8]
 800921e:	434b      	muls	r3, r1
 8009220:	6879      	ldr	r1, [r7, #4]
 8009222:	434b      	muls	r3, r1
 8009224:	431a      	orrs	r2, r3
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	621a      	str	r2, [r3, #32]
}
 800922a:	46c0      	nop			; (mov r8, r8)
 800922c:	46bd      	mov	sp, r7
 800922e:	b004      	add	sp, #16
 8009230:	bd80      	pop	{r7, pc}

08009232 <LL_GPIO_SetAFPin_8_15>:
{
 8009232:	b580      	push	{r7, lr}
 8009234:	b084      	sub	sp, #16
 8009236:	af00      	add	r7, sp, #0
 8009238:	60f8      	str	r0, [r7, #12]
 800923a:	60b9      	str	r1, [r7, #8]
 800923c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8009242:	68bb      	ldr	r3, [r7, #8]
 8009244:	0a1b      	lsrs	r3, r3, #8
 8009246:	68ba      	ldr	r2, [r7, #8]
 8009248:	0a12      	lsrs	r2, r2, #8
 800924a:	4353      	muls	r3, r2
 800924c:	68ba      	ldr	r2, [r7, #8]
 800924e:	0a12      	lsrs	r2, r2, #8
 8009250:	4353      	muls	r3, r2
 8009252:	68ba      	ldr	r2, [r7, #8]
 8009254:	0a12      	lsrs	r2, r2, #8
 8009256:	435a      	muls	r2, r3
 8009258:	0013      	movs	r3, r2
 800925a:	011b      	lsls	r3, r3, #4
 800925c:	1a9b      	subs	r3, r3, r2
 800925e:	43db      	mvns	r3, r3
 8009260:	400b      	ands	r3, r1
 8009262:	001a      	movs	r2, r3
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	0a1b      	lsrs	r3, r3, #8
 8009268:	68b9      	ldr	r1, [r7, #8]
 800926a:	0a09      	lsrs	r1, r1, #8
 800926c:	434b      	muls	r3, r1
 800926e:	68b9      	ldr	r1, [r7, #8]
 8009270:	0a09      	lsrs	r1, r1, #8
 8009272:	434b      	muls	r3, r1
 8009274:	68b9      	ldr	r1, [r7, #8]
 8009276:	0a09      	lsrs	r1, r1, #8
 8009278:	434b      	muls	r3, r1
 800927a:	6879      	ldr	r1, [r7, #4]
 800927c:	434b      	muls	r3, r1
 800927e:	431a      	orrs	r2, r3
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	625a      	str	r2, [r3, #36]	; 0x24
}
 8009284:	46c0      	nop			; (mov r8, r8)
 8009286:	46bd      	mov	sp, r7
 8009288:	b004      	add	sp, #16
 800928a:	bd80      	pop	{r7, pc}

0800928c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 800928c:	b580      	push	{r7, lr}
 800928e:	b084      	sub	sp, #16
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
 8009294:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8009296:	2300      	movs	r3, #0
 8009298:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800929a:	e047      	b.n	800932c <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 800929c:	683b      	ldr	r3, [r7, #0]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	2101      	movs	r1, #1
 80092a2:	68fa      	ldr	r2, [r7, #12]
 80092a4:	4091      	lsls	r1, r2
 80092a6:	000a      	movs	r2, r1
 80092a8:	4013      	ands	r3, r2
 80092aa:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 80092ac:	68bb      	ldr	r3, [r7, #8]
 80092ae:	2b00      	cmp	r3, #0
 80092b0:	d039      	beq.n	8009326 <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80092b2:	683b      	ldr	r3, [r7, #0]
 80092b4:	685b      	ldr	r3, [r3, #4]
 80092b6:	2b01      	cmp	r3, #1
 80092b8:	d003      	beq.n	80092c2 <LL_GPIO_Init+0x36>
 80092ba:	683b      	ldr	r3, [r7, #0]
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	2b02      	cmp	r3, #2
 80092c0:	d10d      	bne.n	80092de <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80092c2:	683b      	ldr	r3, [r7, #0]
 80092c4:	689a      	ldr	r2, [r3, #8]
 80092c6:	68b9      	ldr	r1, [r7, #8]
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	0018      	movs	r0, r3
 80092cc:	f7ff ff56 	bl	800917c <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80092d0:	683b      	ldr	r3, [r7, #0]
 80092d2:	68da      	ldr	r2, [r3, #12]
 80092d4:	68b9      	ldr	r1, [r7, #8]
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	0018      	movs	r0, r3
 80092da:	f7ff ff3a 	bl	8009152 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80092de:	683b      	ldr	r3, [r7, #0]
 80092e0:	691a      	ldr	r2, [r3, #16]
 80092e2:	68b9      	ldr	r1, [r7, #8]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	0018      	movs	r0, r3
 80092e8:	f7ff ff64 	bl	80091b4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80092ec:	683b      	ldr	r3, [r7, #0]
 80092ee:	685b      	ldr	r3, [r3, #4]
 80092f0:	2b02      	cmp	r3, #2
 80092f2:	d111      	bne.n	8009318 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	2bff      	cmp	r3, #255	; 0xff
 80092f8:	d807      	bhi.n	800930a <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80092fa:	683b      	ldr	r3, [r7, #0]
 80092fc:	695a      	ldr	r2, [r3, #20]
 80092fe:	68b9      	ldr	r1, [r7, #8]
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	0018      	movs	r0, r3
 8009304:	f7ff ff72 	bl	80091ec <LL_GPIO_SetAFPin_0_7>
 8009308:	e006      	b.n	8009318 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800930a:	683b      	ldr	r3, [r7, #0]
 800930c:	695a      	ldr	r2, [r3, #20]
 800930e:	68b9      	ldr	r1, [r7, #8]
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	0018      	movs	r0, r3
 8009314:	f7ff ff8d 	bl	8009232 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8009318:	683b      	ldr	r3, [r7, #0]
 800931a:	685a      	ldr	r2, [r3, #4]
 800931c:	68b9      	ldr	r1, [r7, #8]
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	0018      	movs	r0, r3
 8009322:	f7ff fefa 	bl	800911a <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	3301      	adds	r3, #1
 800932a:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	681a      	ldr	r2, [r3, #0]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	40da      	lsrs	r2, r3
 8009334:	1e13      	subs	r3, r2, #0
 8009336:	d1b1      	bne.n	800929c <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 8009338:	2300      	movs	r3, #0
}
 800933a:	0018      	movs	r0, r3
 800933c:	46bd      	mov	sp, r7
 800933e:	b004      	add	sp, #16
 8009340:	bd80      	pop	{r7, pc}
	...

08009344 <LL_RCC_HSI_IsReady>:
{
 8009344:	b580      	push	{r7, lr}
 8009346:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8009348:	4b07      	ldr	r3, [pc, #28]	; (8009368 <LL_RCC_HSI_IsReady+0x24>)
 800934a:	681a      	ldr	r2, [r3, #0]
 800934c:	2380      	movs	r3, #128	; 0x80
 800934e:	00db      	lsls	r3, r3, #3
 8009350:	401a      	ands	r2, r3
 8009352:	2380      	movs	r3, #128	; 0x80
 8009354:	00db      	lsls	r3, r3, #3
 8009356:	429a      	cmp	r2, r3
 8009358:	d101      	bne.n	800935e <LL_RCC_HSI_IsReady+0x1a>
 800935a:	2301      	movs	r3, #1
 800935c:	e000      	b.n	8009360 <LL_RCC_HSI_IsReady+0x1c>
 800935e:	2300      	movs	r3, #0
}
 8009360:	0018      	movs	r0, r3
 8009362:	46bd      	mov	sp, r7
 8009364:	bd80      	pop	{r7, pc}
 8009366:	46c0      	nop			; (mov r8, r8)
 8009368:	40021000 	.word	0x40021000

0800936c <LL_RCC_LSE_IsReady>:
{
 800936c:	b580      	push	{r7, lr}
 800936e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8009370:	4b05      	ldr	r3, [pc, #20]	; (8009388 <LL_RCC_LSE_IsReady+0x1c>)
 8009372:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009374:	2202      	movs	r2, #2
 8009376:	4013      	ands	r3, r2
 8009378:	2b02      	cmp	r3, #2
 800937a:	d101      	bne.n	8009380 <LL_RCC_LSE_IsReady+0x14>
 800937c:	2301      	movs	r3, #1
 800937e:	e000      	b.n	8009382 <LL_RCC_LSE_IsReady+0x16>
 8009380:	2300      	movs	r3, #0
}
 8009382:	0018      	movs	r0, r3
 8009384:	46bd      	mov	sp, r7
 8009386:	bd80      	pop	{r7, pc}
 8009388:	40021000 	.word	0x40021000

0800938c <LL_RCC_GetSysClkSource>:
{
 800938c:	b580      	push	{r7, lr}
 800938e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8009390:	4b03      	ldr	r3, [pc, #12]	; (80093a0 <LL_RCC_GetSysClkSource+0x14>)
 8009392:	689b      	ldr	r3, [r3, #8]
 8009394:	2238      	movs	r2, #56	; 0x38
 8009396:	4013      	ands	r3, r2
}
 8009398:	0018      	movs	r0, r3
 800939a:	46bd      	mov	sp, r7
 800939c:	bd80      	pop	{r7, pc}
 800939e:	46c0      	nop			; (mov r8, r8)
 80093a0:	40021000 	.word	0x40021000

080093a4 <LL_RCC_GetAHBPrescaler>:
{
 80093a4:	b580      	push	{r7, lr}
 80093a6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80093a8:	4b03      	ldr	r3, [pc, #12]	; (80093b8 <LL_RCC_GetAHBPrescaler+0x14>)
 80093aa:	689a      	ldr	r2, [r3, #8]
 80093ac:	23f0      	movs	r3, #240	; 0xf0
 80093ae:	011b      	lsls	r3, r3, #4
 80093b0:	4013      	ands	r3, r2
}
 80093b2:	0018      	movs	r0, r3
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}
 80093b8:	40021000 	.word	0x40021000

080093bc <LL_RCC_GetAPB1Prescaler>:
{
 80093bc:	b580      	push	{r7, lr}
 80093be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80093c0:	4b03      	ldr	r3, [pc, #12]	; (80093d0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80093c2:	689a      	ldr	r2, [r3, #8]
 80093c4:	23e0      	movs	r3, #224	; 0xe0
 80093c6:	01db      	lsls	r3, r3, #7
 80093c8:	4013      	ands	r3, r2
}
 80093ca:	0018      	movs	r0, r3
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bd80      	pop	{r7, pc}
 80093d0:	40021000 	.word	0x40021000

080093d4 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE (*)
  * (*) feature not available on all devices
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 80093d4:	b580      	push	{r7, lr}
 80093d6:	b082      	sub	sp, #8
 80093d8:	af00      	add	r7, sp, #0
 80093da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 80093dc:	4b05      	ldr	r3, [pc, #20]	; (80093f4 <LL_RCC_GetUSARTClockSource+0x20>)
 80093de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80093e0:	687a      	ldr	r2, [r7, #4]
 80093e2:	401a      	ands	r2, r3
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	041b      	lsls	r3, r3, #16
 80093e8:	4313      	orrs	r3, r2
}
 80093ea:	0018      	movs	r0, r3
 80093ec:	46bd      	mov	sp, r7
 80093ee:	b002      	add	sp, #8
 80093f0:	bd80      	pop	{r7, pc}
 80093f2:	46c0      	nop			; (mov r8, r8)
 80093f4:	40021000 	.word	0x40021000

080093f8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 8 and 86
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80093f8:	b580      	push	{r7, lr}
 80093fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80093fc:	4b03      	ldr	r3, [pc, #12]	; (800940c <LL_RCC_PLL_GetN+0x14>)
 80093fe:	68db      	ldr	r3, [r3, #12]
 8009400:	0a1b      	lsrs	r3, r3, #8
 8009402:	227f      	movs	r2, #127	; 0x7f
 8009404:	4013      	ands	r3, r2
}
 8009406:	0018      	movs	r0, r3
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}
 800940c:	40021000 	.word	0x40021000

08009410 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8009410:	b580      	push	{r7, lr}
 8009412:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8009414:	4b03      	ldr	r3, [pc, #12]	; (8009424 <LL_RCC_PLL_GetR+0x14>)
 8009416:	68db      	ldr	r3, [r3, #12]
 8009418:	0f5b      	lsrs	r3, r3, #29
 800941a:	075b      	lsls	r3, r3, #29
}
 800941c:	0018      	movs	r0, r3
 800941e:	46bd      	mov	sp, r7
 8009420:	bd80      	pop	{r7, pc}
 8009422:	46c0      	nop			; (mov r8, r8)
 8009424:	40021000 	.word	0x40021000

08009428 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8009428:	b580      	push	{r7, lr}
 800942a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 800942c:	4b03      	ldr	r3, [pc, #12]	; (800943c <LL_RCC_PLL_GetMainSource+0x14>)
 800942e:	68db      	ldr	r3, [r3, #12]
 8009430:	2203      	movs	r2, #3
 8009432:	4013      	ands	r3, r2
}
 8009434:	0018      	movs	r0, r3
 8009436:	46bd      	mov	sp, r7
 8009438:	bd80      	pop	{r7, pc}
 800943a:	46c0      	nop			; (mov r8, r8)
 800943c:	40021000 	.word	0x40021000

08009440 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8009440:	b580      	push	{r7, lr}
 8009442:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8009444:	4b03      	ldr	r3, [pc, #12]	; (8009454 <LL_RCC_PLL_GetDivider+0x14>)
 8009446:	68db      	ldr	r3, [r3, #12]
 8009448:	2270      	movs	r2, #112	; 0x70
 800944a:	4013      	ands	r3, r2
}
 800944c:	0018      	movs	r0, r3
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}
 8009452:	46c0      	nop			; (mov r8, r8)
 8009454:	40021000 	.word	0x40021000

08009458 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8009458:	b580      	push	{r7, lr}
 800945a:	b082      	sub	sp, #8
 800945c:	af00      	add	r7, sp, #0
 800945e:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8009460:	f000 f8a8 	bl	80095b4 <RCC_GetSystemClockFreq>
 8009464:	0002      	movs	r2, r0
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	0018      	movs	r0, r3
 8009470:	f000 f8ce 	bl	8009610 <RCC_GetHCLKClockFreq>
 8009474:	0002      	movs	r2, r0
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	685b      	ldr	r3, [r3, #4]
 800947e:	0018      	movs	r0, r3
 8009480:	f000 f8de 	bl	8009640 <RCC_GetPCLK1ClockFreq>
 8009484:	0002      	movs	r2, r0
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	609a      	str	r2, [r3, #8]
}
 800948a:	46c0      	nop			; (mov r8, r8)
 800948c:	46bd      	mov	sp, r7
 800948e:	b002      	add	sp, #8
 8009490:	bd80      	pop	{r7, pc}
	...

08009494 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8009494:	b580      	push	{r7, lr}
 8009496:	b084      	sub	sp, #16
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 800949c:	2300      	movs	r3, #0
 800949e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	2b03      	cmp	r3, #3
 80094a4:	d134      	bne.n	8009510 <LL_RCC_GetUSARTClockFreq+0x7c>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80094a6:	687b      	ldr	r3, [r7, #4]
 80094a8:	0018      	movs	r0, r3
 80094aa:	f7ff ff93 	bl	80093d4 <LL_RCC_GetUSARTClockSource>
 80094ae:	0003      	movs	r3, r0
 80094b0:	4a39      	ldr	r2, [pc, #228]	; (8009598 <LL_RCC_GetUSARTClockFreq+0x104>)
 80094b2:	4293      	cmp	r3, r2
 80094b4:	d016      	beq.n	80094e4 <LL_RCC_GetUSARTClockFreq+0x50>
 80094b6:	4a38      	ldr	r2, [pc, #224]	; (8009598 <LL_RCC_GetUSARTClockFreq+0x104>)
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d81c      	bhi.n	80094f6 <LL_RCC_GetUSARTClockFreq+0x62>
 80094bc:	4a37      	ldr	r2, [pc, #220]	; (800959c <LL_RCC_GetUSARTClockFreq+0x108>)
 80094be:	4293      	cmp	r3, r2
 80094c0:	d003      	beq.n	80094ca <LL_RCC_GetUSARTClockFreq+0x36>
 80094c2:	4a37      	ldr	r2, [pc, #220]	; (80095a0 <LL_RCC_GetUSARTClockFreq+0x10c>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d005      	beq.n	80094d4 <LL_RCC_GetUSARTClockFreq+0x40>
 80094c8:	e015      	b.n	80094f6 <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80094ca:	f000 f873 	bl	80095b4 <RCC_GetSystemClockFreq>
 80094ce:	0003      	movs	r3, r0
 80094d0:	60fb      	str	r3, [r7, #12]
        break;
 80094d2:	e05c      	b.n	800958e <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 80094d4:	f7ff ff36 	bl	8009344 <LL_RCC_HSI_IsReady>
 80094d8:	0003      	movs	r3, r0
 80094da:	2b01      	cmp	r3, #1
 80094dc:	d150      	bne.n	8009580 <LL_RCC_GetUSARTClockFreq+0xec>
        {
          usart_frequency = HSI_VALUE;
 80094de:	4b31      	ldr	r3, [pc, #196]	; (80095a4 <LL_RCC_GetUSARTClockFreq+0x110>)
 80094e0:	60fb      	str	r3, [r7, #12]
        }
        break;
 80094e2:	e04d      	b.n	8009580 <LL_RCC_GetUSARTClockFreq+0xec>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 80094e4:	f7ff ff42 	bl	800936c <LL_RCC_LSE_IsReady>
 80094e8:	0003      	movs	r3, r0
 80094ea:	2b01      	cmp	r3, #1
 80094ec:	d14a      	bne.n	8009584 <LL_RCC_GetUSARTClockFreq+0xf0>
        {
          usart_frequency = LSE_VALUE;
 80094ee:	2380      	movs	r3, #128	; 0x80
 80094f0:	021b      	lsls	r3, r3, #8
 80094f2:	60fb      	str	r3, [r7, #12]
        }
        break;
 80094f4:	e046      	b.n	8009584 <LL_RCC_GetUSARTClockFreq+0xf0>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80094f6:	f000 f85d 	bl	80095b4 <RCC_GetSystemClockFreq>
 80094fa:	0003      	movs	r3, r0
 80094fc:	0018      	movs	r0, r3
 80094fe:	f000 f887 	bl	8009610 <RCC_GetHCLKClockFreq>
 8009502:	0003      	movs	r3, r0
 8009504:	0018      	movs	r0, r3
 8009506:	f000 f89b 	bl	8009640 <RCC_GetPCLK1ClockFreq>
 800950a:	0003      	movs	r3, r0
 800950c:	60fb      	str	r3, [r7, #12]
        break;
 800950e:	e03e      	b.n	800958e <LL_RCC_GetUSARTClockFreq+0xfa>
    }
  }
#if defined(RCC_CCIPR_USART2SEL)
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	2b0c      	cmp	r3, #12
 8009514:	d13b      	bne.n	800958e <LL_RCC_GetUSARTClockFreq+0xfa>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	0018      	movs	r0, r3
 800951a:	f7ff ff5b 	bl	80093d4 <LL_RCC_GetUSARTClockSource>
 800951e:	0003      	movs	r3, r0
 8009520:	4a21      	ldr	r2, [pc, #132]	; (80095a8 <LL_RCC_GetUSARTClockFreq+0x114>)
 8009522:	4293      	cmp	r3, r2
 8009524:	d016      	beq.n	8009554 <LL_RCC_GetUSARTClockFreq+0xc0>
 8009526:	4a20      	ldr	r2, [pc, #128]	; (80095a8 <LL_RCC_GetUSARTClockFreq+0x114>)
 8009528:	4293      	cmp	r3, r2
 800952a:	d81c      	bhi.n	8009566 <LL_RCC_GetUSARTClockFreq+0xd2>
 800952c:	4a1f      	ldr	r2, [pc, #124]	; (80095ac <LL_RCC_GetUSARTClockFreq+0x118>)
 800952e:	4293      	cmp	r3, r2
 8009530:	d003      	beq.n	800953a <LL_RCC_GetUSARTClockFreq+0xa6>
 8009532:	4a1f      	ldr	r2, [pc, #124]	; (80095b0 <LL_RCC_GetUSARTClockFreq+0x11c>)
 8009534:	4293      	cmp	r3, r2
 8009536:	d005      	beq.n	8009544 <LL_RCC_GetUSARTClockFreq+0xb0>
 8009538:	e015      	b.n	8009566 <LL_RCC_GetUSARTClockFreq+0xd2>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 800953a:	f000 f83b 	bl	80095b4 <RCC_GetSystemClockFreq>
 800953e:	0003      	movs	r3, r0
 8009540:	60fb      	str	r3, [r7, #12]
        break;
 8009542:	e024      	b.n	800958e <LL_RCC_GetUSARTClockFreq+0xfa>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8009544:	f7ff fefe 	bl	8009344 <LL_RCC_HSI_IsReady>
 8009548:	0003      	movs	r3, r0
 800954a:	2b01      	cmp	r3, #1
 800954c:	d11c      	bne.n	8009588 <LL_RCC_GetUSARTClockFreq+0xf4>
        {
          usart_frequency = HSI_VALUE;
 800954e:	4b15      	ldr	r3, [pc, #84]	; (80095a4 <LL_RCC_GetUSARTClockFreq+0x110>)
 8009550:	60fb      	str	r3, [r7, #12]
        }
        break;
 8009552:	e019      	b.n	8009588 <LL_RCC_GetUSARTClockFreq+0xf4>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 8009554:	f7ff ff0a 	bl	800936c <LL_RCC_LSE_IsReady>
 8009558:	0003      	movs	r3, r0
 800955a:	2b01      	cmp	r3, #1
 800955c:	d116      	bne.n	800958c <LL_RCC_GetUSARTClockFreq+0xf8>
        {
          usart_frequency = LSE_VALUE;
 800955e:	2380      	movs	r3, #128	; 0x80
 8009560:	021b      	lsls	r3, r3, #8
 8009562:	60fb      	str	r3, [r7, #12]
        }
        break;
 8009564:	e012      	b.n	800958c <LL_RCC_GetUSARTClockFreq+0xf8>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8009566:	f000 f825 	bl	80095b4 <RCC_GetSystemClockFreq>
 800956a:	0003      	movs	r3, r0
 800956c:	0018      	movs	r0, r3
 800956e:	f000 f84f 	bl	8009610 <RCC_GetHCLKClockFreq>
 8009572:	0003      	movs	r3, r0
 8009574:	0018      	movs	r0, r3
 8009576:	f000 f863 	bl	8009640 <RCC_GetPCLK1ClockFreq>
 800957a:	0003      	movs	r3, r0
 800957c:	60fb      	str	r3, [r7, #12]
        break;
 800957e:	e006      	b.n	800958e <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 8009580:	46c0      	nop			; (mov r8, r8)
 8009582:	e004      	b.n	800958e <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 8009584:	46c0      	nop			; (mov r8, r8)
 8009586:	e002      	b.n	800958e <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 8009588:	46c0      	nop			; (mov r8, r8)
 800958a:	e000      	b.n	800958e <LL_RCC_GetUSARTClockFreq+0xfa>
        break;
 800958c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_CCIPR_USART3SEL */
  else
  {
    /* nothing to do */
  }
  return usart_frequency;
 800958e:	68fb      	ldr	r3, [r7, #12]
}
 8009590:	0018      	movs	r0, r3
 8009592:	46bd      	mov	sp, r7
 8009594:	b004      	add	sp, #16
 8009596:	bd80      	pop	{r7, pc}
 8009598:	00030003 	.word	0x00030003
 800959c:	00030001 	.word	0x00030001
 80095a0:	00030002 	.word	0x00030002
 80095a4:	00f42400 	.word	0x00f42400
 80095a8:	000c000c 	.word	0x000c000c
 80095ac:	000c0004 	.word	0x000c0004
 80095b0:	000c0008 	.word	0x000c0008

080095b4 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b082      	sub	sp, #8
 80095b8:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80095ba:	f7ff fee7 	bl	800938c <LL_RCC_GetSysClkSource>
 80095be:	0003      	movs	r3, r0
 80095c0:	2b08      	cmp	r3, #8
 80095c2:	d002      	beq.n	80095ca <RCC_GetSystemClockFreq+0x16>
 80095c4:	2b10      	cmp	r3, #16
 80095c6:	d003      	beq.n	80095d0 <RCC_GetSystemClockFreq+0x1c>
 80095c8:	e007      	b.n	80095da <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80095ca:	4b0e      	ldr	r3, [pc, #56]	; (8009604 <RCC_GetSystemClockFreq+0x50>)
 80095cc:	607b      	str	r3, [r7, #4]
      break;
 80095ce:	e014      	b.n	80095fa <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80095d0:	f000 f84c 	bl	800966c <RCC_PLL_GetFreqDomain_SYS>
 80095d4:	0003      	movs	r3, r0
 80095d6:	607b      	str	r3, [r7, #4]
      break;
 80095d8:	e00f      	b.n	80095fa <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 80095da:	4b0b      	ldr	r3, [pc, #44]	; (8009608 <RCC_GetSystemClockFreq+0x54>)
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	0adb      	lsrs	r3, r3, #11
 80095e0:	2207      	movs	r2, #7
 80095e2:	4013      	ands	r3, r2
 80095e4:	2201      	movs	r2, #1
 80095e6:	409a      	lsls	r2, r3
 80095e8:	0013      	movs	r3, r2
 80095ea:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 80095ec:	6839      	ldr	r1, [r7, #0]
 80095ee:	4807      	ldr	r0, [pc, #28]	; (800960c <RCC_GetSystemClockFreq+0x58>)
 80095f0:	f7f6 fd88 	bl	8000104 <__udivsi3>
 80095f4:	0003      	movs	r3, r0
 80095f6:	607b      	str	r3, [r7, #4]
      break;
 80095f8:	46c0      	nop			; (mov r8, r8)
  }

  return frequency;
 80095fa:	687b      	ldr	r3, [r7, #4]
}
 80095fc:	0018      	movs	r0, r3
 80095fe:	46bd      	mov	sp, r7
 8009600:	b002      	add	sp, #8
 8009602:	bd80      	pop	{r7, pc}
 8009604:	007a1200 	.word	0x007a1200
 8009608:	40021000 	.word	0x40021000
 800960c:	00f42400 	.word	0x00f42400

08009610 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8009610:	b580      	push	{r7, lr}
 8009612:	b082      	sub	sp, #8
 8009614:	af00      	add	r7, sp, #0
 8009616:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8009618:	f7ff fec4 	bl	80093a4 <LL_RCC_GetAHBPrescaler>
 800961c:	0003      	movs	r3, r0
 800961e:	0a1b      	lsrs	r3, r3, #8
 8009620:	220f      	movs	r2, #15
 8009622:	401a      	ands	r2, r3
 8009624:	4b05      	ldr	r3, [pc, #20]	; (800963c <RCC_GetHCLKClockFreq+0x2c>)
 8009626:	0092      	lsls	r2, r2, #2
 8009628:	58d3      	ldr	r3, [r2, r3]
 800962a:	221f      	movs	r2, #31
 800962c:	4013      	ands	r3, r2
 800962e:	687a      	ldr	r2, [r7, #4]
 8009630:	40da      	lsrs	r2, r3
 8009632:	0013      	movs	r3, r2
}
 8009634:	0018      	movs	r0, r3
 8009636:	46bd      	mov	sp, r7
 8009638:	b002      	add	sp, #8
 800963a:	bd80      	pop	{r7, pc}
 800963c:	080099b4 	.word	0x080099b4

08009640 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8009640:	b580      	push	{r7, lr}
 8009642:	b082      	sub	sp, #8
 8009644:	af00      	add	r7, sp, #0
 8009646:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8009648:	f7ff feb8 	bl	80093bc <LL_RCC_GetAPB1Prescaler>
 800964c:	0003      	movs	r3, r0
 800964e:	0b1a      	lsrs	r2, r3, #12
 8009650:	4b05      	ldr	r3, [pc, #20]	; (8009668 <RCC_GetPCLK1ClockFreq+0x28>)
 8009652:	0092      	lsls	r2, r2, #2
 8009654:	58d3      	ldr	r3, [r2, r3]
 8009656:	221f      	movs	r2, #31
 8009658:	4013      	ands	r3, r2
 800965a:	687a      	ldr	r2, [r7, #4]
 800965c:	40da      	lsrs	r2, r3
 800965e:	0013      	movs	r3, r2
}
 8009660:	0018      	movs	r0, r3
 8009662:	46bd      	mov	sp, r7
 8009664:	b002      	add	sp, #8
 8009666:	bd80      	pop	{r7, pc}
 8009668:	080099f4 	.word	0x080099f4

0800966c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 800966c:	b590      	push	{r4, r7, lr}
 800966e:	b083      	sub	sp, #12
 8009670:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8009672:	f7ff fed9 	bl	8009428 <LL_RCC_PLL_GetMainSource>
 8009676:	0003      	movs	r3, r0
 8009678:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	2b02      	cmp	r3, #2
 800967e:	d003      	beq.n	8009688 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	2b03      	cmp	r3, #3
 8009684:	d003      	beq.n	800968e <RCC_PLL_GetFreqDomain_SYS+0x22>
 8009686:	e005      	b.n	8009694 <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8009688:	4b13      	ldr	r3, [pc, #76]	; (80096d8 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 800968a:	607b      	str	r3, [r7, #4]
      break;
 800968c:	e005      	b.n	800969a <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800968e:	4b13      	ldr	r3, [pc, #76]	; (80096dc <RCC_PLL_GetFreqDomain_SYS+0x70>)
 8009690:	607b      	str	r3, [r7, #4]
      break;
 8009692:	e002      	b.n	800969a <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 8009694:	4b10      	ldr	r3, [pc, #64]	; (80096d8 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 8009696:	607b      	str	r3, [r7, #4]
      break;
 8009698:	46c0      	nop			; (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800969a:	f7ff fead 	bl	80093f8 <LL_RCC_PLL_GetN>
 800969e:	0002      	movs	r2, r0
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	4353      	muls	r3, r2
 80096a4:	001c      	movs	r4, r3
 80096a6:	f7ff fecb 	bl	8009440 <LL_RCC_PLL_GetDivider>
 80096aa:	0003      	movs	r3, r0
 80096ac:	091b      	lsrs	r3, r3, #4
 80096ae:	3301      	adds	r3, #1
 80096b0:	0019      	movs	r1, r3
 80096b2:	0020      	movs	r0, r4
 80096b4:	f7f6 fd26 	bl	8000104 <__udivsi3>
 80096b8:	0003      	movs	r3, r0
 80096ba:	001c      	movs	r4, r3
 80096bc:	f7ff fea8 	bl	8009410 <LL_RCC_PLL_GetR>
 80096c0:	0003      	movs	r3, r0
 80096c2:	0f5b      	lsrs	r3, r3, #29
 80096c4:	3301      	adds	r3, #1
 80096c6:	0019      	movs	r1, r3
 80096c8:	0020      	movs	r0, r4
 80096ca:	f7f6 fd1b 	bl	8000104 <__udivsi3>
 80096ce:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 80096d0:	0018      	movs	r0, r3
 80096d2:	46bd      	mov	sp, r7
 80096d4:	b003      	add	sp, #12
 80096d6:	bd90      	pop	{r4, r7, pc}
 80096d8:	00f42400 	.word	0x00f42400
 80096dc:	007a1200 	.word	0x007a1200

080096e0 <LL_USART_IsEnabled>:
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b082      	sub	sp, #8
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	2201      	movs	r2, #1
 80096ee:	4013      	ands	r3, r2
 80096f0:	2b01      	cmp	r3, #1
 80096f2:	d101      	bne.n	80096f8 <LL_USART_IsEnabled+0x18>
 80096f4:	2301      	movs	r3, #1
 80096f6:	e000      	b.n	80096fa <LL_USART_IsEnabled+0x1a>
 80096f8:	2300      	movs	r3, #0
}
 80096fa:	0018      	movs	r0, r3
 80096fc:	46bd      	mov	sp, r7
 80096fe:	b002      	add	sp, #8
 8009700:	bd80      	pop	{r7, pc}

08009702 <LL_USART_SetPrescaler>:
{
 8009702:	b580      	push	{r7, lr}
 8009704:	b082      	sub	sp, #8
 8009706:	af00      	add	r7, sp, #0
 8009708:	6078      	str	r0, [r7, #4]
 800970a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009710:	220f      	movs	r2, #15
 8009712:	4393      	bics	r3, r2
 8009714:	683a      	ldr	r2, [r7, #0]
 8009716:	b292      	uxth	r2, r2
 8009718:	431a      	orrs	r2, r3
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 800971e:	46c0      	nop			; (mov r8, r8)
 8009720:	46bd      	mov	sp, r7
 8009722:	b002      	add	sp, #8
 8009724:	bd80      	pop	{r7, pc}
	...

08009728 <LL_USART_SetStopBitsLength>:
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b082      	sub	sp, #8
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
 8009730:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	685b      	ldr	r3, [r3, #4]
 8009736:	4a05      	ldr	r2, [pc, #20]	; (800974c <LL_USART_SetStopBitsLength+0x24>)
 8009738:	401a      	ands	r2, r3
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	431a      	orrs	r2, r3
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	605a      	str	r2, [r3, #4]
}
 8009742:	46c0      	nop			; (mov r8, r8)
 8009744:	46bd      	mov	sp, r7
 8009746:	b002      	add	sp, #8
 8009748:	bd80      	pop	{r7, pc}
 800974a:	46c0      	nop			; (mov r8, r8)
 800974c:	ffffcfff 	.word	0xffffcfff

08009750 <LL_USART_SetHWFlowCtrl>:
{
 8009750:	b580      	push	{r7, lr}
 8009752:	b082      	sub	sp, #8
 8009754:	af00      	add	r7, sp, #0
 8009756:	6078      	str	r0, [r7, #4]
 8009758:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	689b      	ldr	r3, [r3, #8]
 800975e:	4a05      	ldr	r2, [pc, #20]	; (8009774 <LL_USART_SetHWFlowCtrl+0x24>)
 8009760:	401a      	ands	r2, r3
 8009762:	683b      	ldr	r3, [r7, #0]
 8009764:	431a      	orrs	r2, r3
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	609a      	str	r2, [r3, #8]
}
 800976a:	46c0      	nop			; (mov r8, r8)
 800976c:	46bd      	mov	sp, r7
 800976e:	b002      	add	sp, #8
 8009770:	bd80      	pop	{r7, pc}
 8009772:	46c0      	nop			; (mov r8, r8)
 8009774:	fffffcff 	.word	0xfffffcff

08009778 <LL_USART_SetBaudRate>:
{
 8009778:	b580      	push	{r7, lr}
 800977a:	b086      	sub	sp, #24
 800977c:	af00      	add	r7, sp, #0
 800977e:	60f8      	str	r0, [r7, #12]
 8009780:	60b9      	str	r1, [r7, #8]
 8009782:	607a      	str	r2, [r7, #4]
 8009784:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	2b0b      	cmp	r3, #11
 800978a:	d843      	bhi.n	8009814 <LL_USART_SetBaudRate+0x9c>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 800978c:	683a      	ldr	r2, [r7, #0]
 800978e:	2380      	movs	r3, #128	; 0x80
 8009790:	021b      	lsls	r3, r3, #8
 8009792:	429a      	cmp	r2, r3
 8009794:	d126      	bne.n	80097e4 <LL_USART_SetBaudRate+0x6c>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	b2db      	uxtb	r3, r3
 800979a:	001a      	movs	r2, r3
 800979c:	4b1f      	ldr	r3, [pc, #124]	; (800981c <LL_USART_SetBaudRate+0xa4>)
 800979e:	0092      	lsls	r2, r2, #2
 80097a0:	58d3      	ldr	r3, [r2, r3]
 80097a2:	0019      	movs	r1, r3
 80097a4:	68b8      	ldr	r0, [r7, #8]
 80097a6:	f7f6 fcad 	bl	8000104 <__udivsi3>
 80097aa:	0003      	movs	r3, r0
 80097ac:	005a      	lsls	r2, r3, #1
 80097ae:	6a3b      	ldr	r3, [r7, #32]
 80097b0:	085b      	lsrs	r3, r3, #1
 80097b2:	18d3      	adds	r3, r2, r3
 80097b4:	6a39      	ldr	r1, [r7, #32]
 80097b6:	0018      	movs	r0, r3
 80097b8:	f7f6 fca4 	bl	8000104 <__udivsi3>
 80097bc:	0003      	movs	r3, r0
 80097be:	b29b      	uxth	r3, r3
 80097c0:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80097c2:	697b      	ldr	r3, [r7, #20]
 80097c4:	4a16      	ldr	r2, [pc, #88]	; (8009820 <LL_USART_SetBaudRate+0xa8>)
 80097c6:	4013      	ands	r3, r2
 80097c8:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80097ca:	697b      	ldr	r3, [r7, #20]
 80097cc:	085b      	lsrs	r3, r3, #1
 80097ce:	b29b      	uxth	r3, r3
 80097d0:	001a      	movs	r2, r3
 80097d2:	2307      	movs	r3, #7
 80097d4:	4013      	ands	r3, r2
 80097d6:	693a      	ldr	r2, [r7, #16]
 80097d8:	4313      	orrs	r3, r2
 80097da:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	693a      	ldr	r2, [r7, #16]
 80097e0:	60da      	str	r2, [r3, #12]
}
 80097e2:	e017      	b.n	8009814 <LL_USART_SetBaudRate+0x9c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	b2db      	uxtb	r3, r3
 80097e8:	001a      	movs	r2, r3
 80097ea:	4b0c      	ldr	r3, [pc, #48]	; (800981c <LL_USART_SetBaudRate+0xa4>)
 80097ec:	0092      	lsls	r2, r2, #2
 80097ee:	58d3      	ldr	r3, [r2, r3]
 80097f0:	0019      	movs	r1, r3
 80097f2:	68b8      	ldr	r0, [r7, #8]
 80097f4:	f7f6 fc86 	bl	8000104 <__udivsi3>
 80097f8:	0003      	movs	r3, r0
 80097fa:	001a      	movs	r2, r3
 80097fc:	6a3b      	ldr	r3, [r7, #32]
 80097fe:	085b      	lsrs	r3, r3, #1
 8009800:	18d3      	adds	r3, r2, r3
 8009802:	6a39      	ldr	r1, [r7, #32]
 8009804:	0018      	movs	r0, r3
 8009806:	f7f6 fc7d 	bl	8000104 <__udivsi3>
 800980a:	0003      	movs	r3, r0
 800980c:	b29b      	uxth	r3, r3
 800980e:	001a      	movs	r2, r3
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	60da      	str	r2, [r3, #12]
}
 8009814:	46c0      	nop			; (mov r8, r8)
 8009816:	46bd      	mov	sp, r7
 8009818:	b006      	add	sp, #24
 800981a:	bd80      	pop	{r7, pc}
 800981c:	08009a68 	.word	0x08009a68
 8009820:	0000fff0 	.word	0x0000fff0

08009824 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8009824:	b590      	push	{r4, r7, lr}
 8009826:	b08b      	sub	sp, #44	; 0x2c
 8009828:	af02      	add	r7, sp, #8
 800982a:	6078      	str	r0, [r7, #4]
 800982c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800982e:	231f      	movs	r3, #31
 8009830:	18fb      	adds	r3, r7, r3
 8009832:	2201      	movs	r2, #1
 8009834:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8009836:	2300      	movs	r3, #0
 8009838:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	0018      	movs	r0, r3
 800983e:	f7ff ff4f 	bl	80096e0 <LL_USART_IsEnabled>
 8009842:	1e03      	subs	r3, r0, #0
 8009844:	d16a      	bne.n	800991c <LL_USART_Init+0xf8>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	4a38      	ldr	r2, [pc, #224]	; (800992c <LL_USART_Init+0x108>)
 800984c:	401a      	ands	r2, r3
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	6899      	ldr	r1, [r3, #8]
 8009852:	683b      	ldr	r3, [r7, #0]
 8009854:	691b      	ldr	r3, [r3, #16]
 8009856:	4319      	orrs	r1, r3
 8009858:	683b      	ldr	r3, [r7, #0]
 800985a:	695b      	ldr	r3, [r3, #20]
 800985c:	4319      	orrs	r1, r3
 800985e:	683b      	ldr	r3, [r7, #0]
 8009860:	69db      	ldr	r3, [r3, #28]
 8009862:	430b      	orrs	r3, r1
 8009864:	431a      	orrs	r2, r3
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800986a:	683b      	ldr	r3, [r7, #0]
 800986c:	68da      	ldr	r2, [r3, #12]
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	0011      	movs	r1, r2
 8009872:	0018      	movs	r0, r3
 8009874:	f7ff ff58 	bl	8009728 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8009878:	683b      	ldr	r3, [r7, #0]
 800987a:	699a      	ldr	r2, [r3, #24]
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	0011      	movs	r1, r2
 8009880:	0018      	movs	r0, r3
 8009882:	f7ff ff65 	bl	8009750 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	4a29      	ldr	r2, [pc, #164]	; (8009930 <LL_USART_Init+0x10c>)
 800988a:	4293      	cmp	r3, r2
 800988c:	d105      	bne.n	800989a <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 800988e:	2003      	movs	r0, #3
 8009890:	f7ff fe00 	bl	8009494 <LL_RCC_GetUSARTClockFreq>
 8009894:	0003      	movs	r3, r0
 8009896:	61bb      	str	r3, [r7, #24]
 8009898:	e022      	b.n	80098e0 <LL_USART_Init+0xbc>
    }
    else if (USARTx == USART2)
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	4a25      	ldr	r2, [pc, #148]	; (8009934 <LL_USART_Init+0x110>)
 800989e:	4293      	cmp	r3, r2
 80098a0:	d105      	bne.n	80098ae <LL_USART_Init+0x8a>
    {
#if defined(RCC_CCIPR_USART2SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 80098a2:	200c      	movs	r0, #12
 80098a4:	f7ff fdf6 	bl	8009494 <LL_RCC_GetUSARTClockFreq>
 80098a8:	0003      	movs	r3, r0
 80098aa:	61bb      	str	r3, [r7, #24]
 80098ac:	e018      	b.n	80098e0 <LL_USART_Init+0xbc>
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
      periphclk = RCC_Clocks.PCLK1_Frequency;
#endif /* RCC_CCIPR_USART2SEL */
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	4a21      	ldr	r2, [pc, #132]	; (8009938 <LL_USART_Init+0x114>)
 80098b2:	4293      	cmp	r3, r2
 80098b4:	d108      	bne.n	80098c8 <LL_USART_Init+0xa4>
    {
#if defined(RCC_CCIPR_USART3SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80098b6:	240c      	movs	r4, #12
 80098b8:	193b      	adds	r3, r7, r4
 80098ba:	0018      	movs	r0, r3
 80098bc:	f7ff fdcc 	bl	8009458 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80098c0:	193b      	adds	r3, r7, r4
 80098c2:	689b      	ldr	r3, [r3, #8]
 80098c4:	61bb      	str	r3, [r7, #24]
 80098c6:	e00b      	b.n	80098e0 <LL_USART_Init+0xbc>
#endif /* RCC_CCIPR_USART3SEL */
    }
#endif /* USART3 */
#if defined(USART4)
    else if (USARTx == USART4)
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	4a1c      	ldr	r2, [pc, #112]	; (800993c <LL_USART_Init+0x118>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d107      	bne.n	80098e0 <LL_USART_Init+0xbc>
    {
#if defined(RCC_CCIPR_USART4SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART4_CLKSOURCE);
#else
      /* USART4 clock is PCLK1 */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 80098d0:	240c      	movs	r4, #12
 80098d2:	193b      	adds	r3, r7, r4
 80098d4:	0018      	movs	r0, r3
 80098d6:	f7ff fdbf 	bl	8009458 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 80098da:	193b      	adds	r3, r7, r4
 80098dc:	689b      	ldr	r3, [r3, #8]
 80098de:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80098e0:	69bb      	ldr	r3, [r7, #24]
 80098e2:	2b00      	cmp	r3, #0
 80098e4:	d013      	beq.n	800990e <LL_USART_Init+0xea>
        && (USART_InitStruct->BaudRate != 0U))
 80098e6:	683b      	ldr	r3, [r7, #0]
 80098e8:	685b      	ldr	r3, [r3, #4]
 80098ea:	2b00      	cmp	r3, #0
 80098ec:	d00f      	beq.n	800990e <LL_USART_Init+0xea>
    {
      status = SUCCESS;
 80098ee:	231f      	movs	r3, #31
 80098f0:	18fb      	adds	r3, r7, r3
 80098f2:	2200      	movs	r2, #0
 80098f4:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80098f6:	683b      	ldr	r3, [r7, #0]
 80098f8:	681a      	ldr	r2, [r3, #0]
 80098fa:	683b      	ldr	r3, [r7, #0]
 80098fc:	69dc      	ldr	r4, [r3, #28]
 80098fe:	683b      	ldr	r3, [r7, #0]
 8009900:	685b      	ldr	r3, [r3, #4]
 8009902:	69b9      	ldr	r1, [r7, #24]
 8009904:	6878      	ldr	r0, [r7, #4]
 8009906:	9300      	str	r3, [sp, #0]
 8009908:	0023      	movs	r3, r4
 800990a:	f7ff ff35 	bl	8009778 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	681a      	ldr	r2, [r3, #0]
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	0011      	movs	r1, r2
 8009916:	0018      	movs	r0, r3
 8009918:	f7ff fef3 	bl	8009702 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800991c:	231f      	movs	r3, #31
 800991e:	18fb      	adds	r3, r7, r3
 8009920:	781b      	ldrb	r3, [r3, #0]
}
 8009922:	0018      	movs	r0, r3
 8009924:	46bd      	mov	sp, r7
 8009926:	b009      	add	sp, #36	; 0x24
 8009928:	bd90      	pop	{r4, r7, pc}
 800992a:	46c0      	nop			; (mov r8, r8)
 800992c:	efff69f3 	.word	0xefff69f3
 8009930:	40013800 	.word	0x40013800
 8009934:	40004400 	.word	0x40004400
 8009938:	40004800 	.word	0x40004800
 800993c:	40004c00 	.word	0x40004c00

08009940 <__libc_init_array>:
 8009940:	b570      	push	{r4, r5, r6, lr}
 8009942:	2600      	movs	r6, #0
 8009944:	4d0c      	ldr	r5, [pc, #48]	; (8009978 <__libc_init_array+0x38>)
 8009946:	4c0d      	ldr	r4, [pc, #52]	; (800997c <__libc_init_array+0x3c>)
 8009948:	1b64      	subs	r4, r4, r5
 800994a:	10a4      	asrs	r4, r4, #2
 800994c:	42a6      	cmp	r6, r4
 800994e:	d109      	bne.n	8009964 <__libc_init_array+0x24>
 8009950:	2600      	movs	r6, #0
 8009952:	f000 f821 	bl	8009998 <_init>
 8009956:	4d0a      	ldr	r5, [pc, #40]	; (8009980 <__libc_init_array+0x40>)
 8009958:	4c0a      	ldr	r4, [pc, #40]	; (8009984 <__libc_init_array+0x44>)
 800995a:	1b64      	subs	r4, r4, r5
 800995c:	10a4      	asrs	r4, r4, #2
 800995e:	42a6      	cmp	r6, r4
 8009960:	d105      	bne.n	800996e <__libc_init_array+0x2e>
 8009962:	bd70      	pop	{r4, r5, r6, pc}
 8009964:	00b3      	lsls	r3, r6, #2
 8009966:	58eb      	ldr	r3, [r5, r3]
 8009968:	4798      	blx	r3
 800996a:	3601      	adds	r6, #1
 800996c:	e7ee      	b.n	800994c <__libc_init_array+0xc>
 800996e:	00b3      	lsls	r3, r6, #2
 8009970:	58eb      	ldr	r3, [r5, r3]
 8009972:	4798      	blx	r3
 8009974:	3601      	adds	r6, #1
 8009976:	e7f2      	b.n	800995e <__libc_init_array+0x1e>
 8009978:	08009a98 	.word	0x08009a98
 800997c:	08009a98 	.word	0x08009a98
 8009980:	08009a98 	.word	0x08009a98
 8009984:	08009a9c 	.word	0x08009a9c

08009988 <memset>:
 8009988:	0003      	movs	r3, r0
 800998a:	1882      	adds	r2, r0, r2
 800998c:	4293      	cmp	r3, r2
 800998e:	d100      	bne.n	8009992 <memset+0xa>
 8009990:	4770      	bx	lr
 8009992:	7019      	strb	r1, [r3, #0]
 8009994:	3301      	adds	r3, #1
 8009996:	e7f9      	b.n	800998c <memset+0x4>

08009998 <_init>:
 8009998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800999a:	46c0      	nop			; (mov r8, r8)
 800999c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800999e:	bc08      	pop	{r3}
 80099a0:	469e      	mov	lr, r3
 80099a2:	4770      	bx	lr

080099a4 <_fini>:
 80099a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099a6:	46c0      	nop			; (mov r8, r8)
 80099a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80099aa:	bc08      	pop	{r3}
 80099ac:	469e      	mov	lr, r3
 80099ae:	4770      	bx	lr
