Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Dec  4 08:54:15 2022
| Host         : LAPTOP-QDED52BL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    45 |
| Unused register locations in slices containing registers |   135 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      3 |            2 |
|      4 |            9 |
|      5 |           11 |
|      7 |            1 |
|      9 |            1 |
|     12 |            2 |
|     14 |            1 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           20 |
| No           | No                    | Yes                    |              18 |            7 |
| No           | Yes                   | No                     |              78 |           21 |
| Yes          | No                    | No                     |              56 |           26 |
| Yes          | No                    | Yes                    |              85 |           25 |
| Yes          | Yes                   | No                     |             237 |           71 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------------------+--------------------+------------------+----------------+
|       Clock Signal      |       Enable Signal       |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+-------------------------+---------------------------+--------------------+------------------+----------------+
|  c1/ajxd1/mode_reg[3]   |                           | cm1/cnt1/en        |                1 |              1 |
|  tc/clk5hz_reg_0        |                           | ct1/beepen         |                1 |              1 |
|  tc/clk100hz_reg_0_BUFG |                           |                    |                1 |              1 |
|  tc/clk5hz_reg_0        | b1/p_0_in                 | b1/timecnten       |                1 |              3 |
|  tc/CLK                 |                           |                    |                2 |              3 |
|  cm1/cnt5/upper2_reg_0  | c1/mode_reg[0]_0[0]       | cm1/cnt3/en        |                1 |              4 |
|  c1/ajxd1/btn1_reg[3]_0 |                           | cm1/cnt1/en        |                1 |              4 |
|  c1/ajxd1/mode_reg[3]   | c1/mode_reg[2]_3[0]       | cm1/cnt1/en        |                2 |              4 |
|  btnout_BUFG[0]         | c1/mode_reg[1]_5[0]       | cm1/cnt1/en        |                1 |              4 |
|  btnout_BUFG[0]         | c1/mode_reg[1]_4[0]       | cm1/cnt1/en        |                2 |              4 |
|  btnout_BUFG[0]         | c1/mode_reg[1]_3[0]       | cm1/cnt1/en        |                1 |              4 |
|  btnout_BUFG[0]         | c1/mode_reg[1]_2[0]       | cm1/cnt1/en        |                1 |              4 |
|  btnout_BUFG[0]         | c1/mode_reg[1]_6[0]       | cm1/cnt1/en        |                2 |              4 |
|  btnout_BUFG[0]         | c1/mode_reg[1]_1[0]       | cm1/cnt1/en        |                1 |              4 |
|  cm1/cnt1/CLK           | c1/mode_reg[0]_0[0]       | cm1/cnt3/en        |                1 |              5 |
|  cm1/cnt2/CLK           | c1/mode_reg[0]_0[0]       | cm1/cnt3/en        |                1 |              5 |
|  cm1/cnt3/CLK           | c1/mode_reg[0]_0[0]       | cm1/cnt3/en        |                2 |              5 |
|  cm1/cnt4/CLK           | c1/mode_reg[0]_0[0]       | cm1/cnt3/en        |                1 |              5 |
|  c1/ajxd1/mode_reg[3]_4 | c1/mode_reg[2]_7[0]       | cm1/cnt1/en        |                1 |              5 |
|  c1/ajxd1/mode_reg[3]_2 | c1/mode_reg[2]_5[0]       | cm1/cnt1/en        |                1 |              5 |
|  c1/ajxd1/mode_reg[3]_3 | c1/mode_reg[2]_6[0]       | cm1/cnt1/en        |                2 |              5 |
|  c1/ajxd1/mode_reg[3]_0 | c1/mode_reg[2]_2[0]       | cm1/cnt1/en        |                1 |              5 |
| ~c1/ajxd1/mode_reg[3]_1 | c1/mode_reg[2]_4[0]       | cm1/cnt1/en        |                1 |              5 |
|  tc/clk100hz_reg_0_BUFG | c1/E[0]                   | cm1/cnt1/en        |                2 |              5 |
|  clk50mhz_IBUF_BUFG     |                           |                    |                4 |              5 |
|  btnout_BUFG[0]         |                           |                    |                4 |              7 |
|  c1/ajxd1/clk_20ms      |                           |                    |                2 |              9 |
|  c1/ajxd1/CLK           |                           | cm1/cnt1/en        |                4 |             12 |
|  clk50mhz_IBUF_BUFG     |                           | tc/cnt1[0]_i_1_n_0 |                3 |             12 |
|  sm1/dig_reg[5]_i_2_n_0 |                           |                    |                7 |             14 |
|  clk50mhz_IBUF_BUFG     |                           | tc/cnt2[0]_i_1_n_0 |                5 |             18 |
|  clk50mhz_IBUF_BUFG     | c1/ajxd1/clk_20ms_0       | cm1/cnt1/en        |                6 |             21 |
|  clk50mhz_IBUF_BUFG     |                           | tc/cnt4[0]_i_1_n_0 |                6 |             23 |
|  btnout_BUFG[0]         | s1/savecnt[2][23]_i_1_n_0 | c1/SR[0]           |                7 |             24 |
|  btnout_BUFG[0]         | s1/savecnt                | c1/SR[0]           |                8 |             24 |
|  btnout_BUFG[0]         | s1/savecnt[3][23]_i_1_n_0 | c1/SR[0]           |                6 |             24 |
|  btnout_BUFG[0]         | s1/savecnt[4][23]_i_1_n_0 | c1/SR[0]           |                6 |             24 |
|  btnout_BUFG[0]         | s1/savecnt[0][23]_i_2_n_0 | c1/SR[0]           |                6 |             24 |
|  tc/clk100hz_reg_0_BUFG | c1/Q[2]                   | cm1/cnt1/en        |                6 |             24 |
|  btnout_BUFG[0]         | s1/savecnt[6][23]_i_1_n_0 | c1/SR[0]           |               10 |             24 |
|  btnout_BUFG[0]         | s1/savecnt[5][23]_i_1_n_0 | c1/SR[0]           |                9 |             24 |
|  btnout_BUFG[0]         | c1/mode_reg[3]_10[0]      |                    |               13 |             24 |
|  btnout_BUFG[0]         | s1/savecnt[1][23]_i_1_n_0 | c1/SR[0]           |                7 |             24 |
|  clk50mhz_IBUF_BUFG     |                           | tc/cnt3[0]_i_1_n_0 |                7 |             25 |
|  clk50mhz_IBUF_BUFG     | b1/p_0_in                 |                    |               13 |             32 |
+-------------------------+---------------------------+--------------------+------------------+----------------+


