-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity fft_streaming is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    X_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_ce0 : OUT STD_LOGIC;
    X_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_we0 : OUT STD_LOGIC;
    X_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_R_ce1 : OUT STD_LOGIC;
    X_R_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_R_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_R_we1 : OUT STD_LOGIC;
    X_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_ce0 : OUT STD_LOGIC;
    X_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_we0 : OUT STD_LOGIC;
    X_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    X_I_ce1 : OUT STD_LOGIC;
    X_I_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    X_I_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    X_I_we1 : OUT STD_LOGIC;
    OUT_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    OUT_R_ce0 : OUT STD_LOGIC;
    OUT_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_we0 : OUT STD_LOGIC;
    OUT_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    OUT_R_ce1 : OUT STD_LOGIC;
    OUT_R_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    OUT_R_we1 : OUT STD_LOGIC;
    OUT_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    OUT_I_ce0 : OUT STD_LOGIC;
    OUT_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_we0 : OUT STD_LOGIC;
    OUT_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    OUT_I_ce1 : OUT STD_LOGIC;
    OUT_I_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    OUT_I_we1 : OUT STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of fft_streaming is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal Stage_R_0_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_0_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_0_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_0_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_1_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_1_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_1_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_1_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_2_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_2_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_2_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_2_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_3_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_3_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_3_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_3_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_4_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_4_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_4_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_4_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_5_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_5_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_5_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_5_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_6_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_6_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_6_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_6_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_7_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_7_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_7_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_7_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_8_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_8_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_8_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_8_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_9_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_9_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_9_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_9_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_0_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_0_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_0_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_0_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_1_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_1_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_1_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_1_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_2_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_2_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_2_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_2_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_3_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_3_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_3_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_3_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_4_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_4_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_4_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_4_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_5_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_5_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_5_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_5_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_6_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_6_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_6_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_6_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_7_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_7_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_7_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_7_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_8_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_8_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_8_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_8_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_9_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_9_i_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_9_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_9_t_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_streaming_Loop_1_U0_ap_start : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_ap_done : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_ap_continue : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_ap_idle : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_ap_ready : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_X_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_streaming_Loop_1_U0_X_R_ce0 : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_Stage_R_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_streaming_Loop_1_U0_Stage_R_0_ce0 : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_Stage_R_0_we0 : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_Stage_R_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_streaming_Loop_1_U0_X_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_streaming_Loop_1_U0_X_I_ce0 : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_Stage_I_0_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_streaming_Loop_1_U0_Stage_I_0_ce0 : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_Stage_I_0_we0 : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_Stage_I_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_Stage_I_0 : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_Stage_I_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_I_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_I_0 : STD_LOGIC;
    signal ap_channel_done_Stage_R_0 : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_Stage_R_0_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_R_0 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_R_0 : STD_LOGIC;
    signal fft_stage_118_U0_ap_start : STD_LOGIC;
    signal fft_stage_118_U0_ap_done : STD_LOGIC;
    signal fft_stage_118_U0_ap_continue : STD_LOGIC;
    signal fft_stage_118_U0_ap_idle : STD_LOGIC;
    signal fft_stage_118_U0_ap_ready : STD_LOGIC;
    signal fft_stage_118_U0_X_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_118_U0_X_R_ce0 : STD_LOGIC;
    signal fft_stage_118_U0_X_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_118_U0_X_R_ce1 : STD_LOGIC;
    signal fft_stage_118_U0_X_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_118_U0_X_I_ce0 : STD_LOGIC;
    signal fft_stage_118_U0_X_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_118_U0_X_I_ce1 : STD_LOGIC;
    signal fft_stage_118_U0_Out_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_118_U0_Out_R_ce0 : STD_LOGIC;
    signal fft_stage_118_U0_Out_R_we0 : STD_LOGIC;
    signal fft_stage_118_U0_Out_R_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_118_U0_Out_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_118_U0_Out_R_ce1 : STD_LOGIC;
    signal fft_stage_118_U0_Out_R_we1 : STD_LOGIC;
    signal fft_stage_118_U0_Out_R_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_118_U0_Out_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_118_U0_Out_I_ce0 : STD_LOGIC;
    signal fft_stage_118_U0_Out_I_we0 : STD_LOGIC;
    signal fft_stage_118_U0_Out_I_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_118_U0_Out_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_118_U0_Out_I_ce1 : STD_LOGIC;
    signal fft_stage_118_U0_Out_I_we1 : STD_LOGIC;
    signal fft_stage_118_U0_Out_I_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_Stage_I_1 : STD_LOGIC;
    signal fft_stage_118_U0_Out_I_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_I_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_I_1 : STD_LOGIC;
    signal ap_channel_done_Stage_R_1 : STD_LOGIC;
    signal fft_stage_118_U0_Out_R_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_R_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_R_1 : STD_LOGIC;
    signal fft_stage_119_U0_ap_start : STD_LOGIC;
    signal fft_stage_119_U0_ap_done : STD_LOGIC;
    signal fft_stage_119_U0_ap_continue : STD_LOGIC;
    signal fft_stage_119_U0_ap_idle : STD_LOGIC;
    signal fft_stage_119_U0_ap_ready : STD_LOGIC;
    signal fft_stage_119_U0_X_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_119_U0_X_R_ce0 : STD_LOGIC;
    signal fft_stage_119_U0_X_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_119_U0_X_R_ce1 : STD_LOGIC;
    signal fft_stage_119_U0_X_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_119_U0_X_I_ce0 : STD_LOGIC;
    signal fft_stage_119_U0_X_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_119_U0_X_I_ce1 : STD_LOGIC;
    signal fft_stage_119_U0_Out_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_119_U0_Out_R_ce0 : STD_LOGIC;
    signal fft_stage_119_U0_Out_R_we0 : STD_LOGIC;
    signal fft_stage_119_U0_Out_R_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_119_U0_Out_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_119_U0_Out_R_ce1 : STD_LOGIC;
    signal fft_stage_119_U0_Out_R_we1 : STD_LOGIC;
    signal fft_stage_119_U0_Out_R_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_119_U0_Out_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_119_U0_Out_I_ce0 : STD_LOGIC;
    signal fft_stage_119_U0_Out_I_we0 : STD_LOGIC;
    signal fft_stage_119_U0_Out_I_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_119_U0_Out_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_119_U0_Out_I_ce1 : STD_LOGIC;
    signal fft_stage_119_U0_Out_I_we1 : STD_LOGIC;
    signal fft_stage_119_U0_Out_I_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_Stage_I_2 : STD_LOGIC;
    signal fft_stage_119_U0_Out_I_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_I_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_I_2 : STD_LOGIC;
    signal ap_channel_done_Stage_R_2 : STD_LOGIC;
    signal fft_stage_119_U0_Out_R_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_R_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_R_2 : STD_LOGIC;
    signal fft_stage_120_U0_ap_start : STD_LOGIC;
    signal fft_stage_120_U0_ap_done : STD_LOGIC;
    signal fft_stage_120_U0_ap_continue : STD_LOGIC;
    signal fft_stage_120_U0_ap_idle : STD_LOGIC;
    signal fft_stage_120_U0_ap_ready : STD_LOGIC;
    signal fft_stage_120_U0_X_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_120_U0_X_R_ce0 : STD_LOGIC;
    signal fft_stage_120_U0_X_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_120_U0_X_R_ce1 : STD_LOGIC;
    signal fft_stage_120_U0_X_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_120_U0_X_I_ce0 : STD_LOGIC;
    signal fft_stage_120_U0_X_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_120_U0_X_I_ce1 : STD_LOGIC;
    signal fft_stage_120_U0_Out_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_120_U0_Out_R_ce0 : STD_LOGIC;
    signal fft_stage_120_U0_Out_R_we0 : STD_LOGIC;
    signal fft_stage_120_U0_Out_R_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_120_U0_Out_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_120_U0_Out_R_ce1 : STD_LOGIC;
    signal fft_stage_120_U0_Out_R_we1 : STD_LOGIC;
    signal fft_stage_120_U0_Out_R_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_120_U0_Out_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_120_U0_Out_I_ce0 : STD_LOGIC;
    signal fft_stage_120_U0_Out_I_we0 : STD_LOGIC;
    signal fft_stage_120_U0_Out_I_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_120_U0_Out_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_120_U0_Out_I_ce1 : STD_LOGIC;
    signal fft_stage_120_U0_Out_I_we1 : STD_LOGIC;
    signal fft_stage_120_U0_Out_I_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_Stage_I_3 : STD_LOGIC;
    signal fft_stage_120_U0_Out_I_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_I_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_I_3 : STD_LOGIC;
    signal ap_channel_done_Stage_R_3 : STD_LOGIC;
    signal fft_stage_120_U0_Out_R_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_R_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_R_3 : STD_LOGIC;
    signal fft_stage_121_U0_ap_start : STD_LOGIC;
    signal fft_stage_121_U0_ap_done : STD_LOGIC;
    signal fft_stage_121_U0_ap_continue : STD_LOGIC;
    signal fft_stage_121_U0_ap_idle : STD_LOGIC;
    signal fft_stage_121_U0_ap_ready : STD_LOGIC;
    signal fft_stage_121_U0_X_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_121_U0_X_R_ce0 : STD_LOGIC;
    signal fft_stage_121_U0_X_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_121_U0_X_R_ce1 : STD_LOGIC;
    signal fft_stage_121_U0_X_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_121_U0_X_I_ce0 : STD_LOGIC;
    signal fft_stage_121_U0_X_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_121_U0_X_I_ce1 : STD_LOGIC;
    signal fft_stage_121_U0_Out_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_121_U0_Out_R_ce0 : STD_LOGIC;
    signal fft_stage_121_U0_Out_R_we0 : STD_LOGIC;
    signal fft_stage_121_U0_Out_R_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_121_U0_Out_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_121_U0_Out_R_ce1 : STD_LOGIC;
    signal fft_stage_121_U0_Out_R_we1 : STD_LOGIC;
    signal fft_stage_121_U0_Out_R_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_121_U0_Out_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_121_U0_Out_I_ce0 : STD_LOGIC;
    signal fft_stage_121_U0_Out_I_we0 : STD_LOGIC;
    signal fft_stage_121_U0_Out_I_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_121_U0_Out_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_121_U0_Out_I_ce1 : STD_LOGIC;
    signal fft_stage_121_U0_Out_I_we1 : STD_LOGIC;
    signal fft_stage_121_U0_Out_I_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_Stage_I_4 : STD_LOGIC;
    signal fft_stage_121_U0_Out_I_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_I_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_I_4 : STD_LOGIC;
    signal ap_channel_done_Stage_R_4 : STD_LOGIC;
    signal fft_stage_121_U0_Out_R_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_R_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_R_4 : STD_LOGIC;
    signal fft_stage_122_U0_ap_start : STD_LOGIC;
    signal fft_stage_122_U0_ap_done : STD_LOGIC;
    signal fft_stage_122_U0_ap_continue : STD_LOGIC;
    signal fft_stage_122_U0_ap_idle : STD_LOGIC;
    signal fft_stage_122_U0_ap_ready : STD_LOGIC;
    signal fft_stage_122_U0_X_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_122_U0_X_R_ce0 : STD_LOGIC;
    signal fft_stage_122_U0_X_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_122_U0_X_R_ce1 : STD_LOGIC;
    signal fft_stage_122_U0_X_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_122_U0_X_I_ce0 : STD_LOGIC;
    signal fft_stage_122_U0_X_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_122_U0_X_I_ce1 : STD_LOGIC;
    signal fft_stage_122_U0_Out_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_122_U0_Out_R_ce0 : STD_LOGIC;
    signal fft_stage_122_U0_Out_R_we0 : STD_LOGIC;
    signal fft_stage_122_U0_Out_R_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_122_U0_Out_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_122_U0_Out_R_ce1 : STD_LOGIC;
    signal fft_stage_122_U0_Out_R_we1 : STD_LOGIC;
    signal fft_stage_122_U0_Out_R_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_122_U0_Out_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_122_U0_Out_I_ce0 : STD_LOGIC;
    signal fft_stage_122_U0_Out_I_we0 : STD_LOGIC;
    signal fft_stage_122_U0_Out_I_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_122_U0_Out_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_122_U0_Out_I_ce1 : STD_LOGIC;
    signal fft_stage_122_U0_Out_I_we1 : STD_LOGIC;
    signal fft_stage_122_U0_Out_I_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_Stage_I_5 : STD_LOGIC;
    signal fft_stage_122_U0_Out_I_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_I_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_I_5 : STD_LOGIC;
    signal ap_channel_done_Stage_R_5 : STD_LOGIC;
    signal fft_stage_122_U0_Out_R_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_R_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_R_5 : STD_LOGIC;
    signal fft_stage_123_U0_ap_start : STD_LOGIC;
    signal fft_stage_123_U0_ap_done : STD_LOGIC;
    signal fft_stage_123_U0_ap_continue : STD_LOGIC;
    signal fft_stage_123_U0_ap_idle : STD_LOGIC;
    signal fft_stage_123_U0_ap_ready : STD_LOGIC;
    signal fft_stage_123_U0_X_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_123_U0_X_R_ce0 : STD_LOGIC;
    signal fft_stage_123_U0_X_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_123_U0_X_R_ce1 : STD_LOGIC;
    signal fft_stage_123_U0_X_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_123_U0_X_I_ce0 : STD_LOGIC;
    signal fft_stage_123_U0_X_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_123_U0_X_I_ce1 : STD_LOGIC;
    signal fft_stage_123_U0_Out_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_123_U0_Out_R_ce0 : STD_LOGIC;
    signal fft_stage_123_U0_Out_R_we0 : STD_LOGIC;
    signal fft_stage_123_U0_Out_R_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_123_U0_Out_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_123_U0_Out_R_ce1 : STD_LOGIC;
    signal fft_stage_123_U0_Out_R_we1 : STD_LOGIC;
    signal fft_stage_123_U0_Out_R_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_123_U0_Out_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_123_U0_Out_I_ce0 : STD_LOGIC;
    signal fft_stage_123_U0_Out_I_we0 : STD_LOGIC;
    signal fft_stage_123_U0_Out_I_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_123_U0_Out_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_123_U0_Out_I_ce1 : STD_LOGIC;
    signal fft_stage_123_U0_Out_I_we1 : STD_LOGIC;
    signal fft_stage_123_U0_Out_I_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_Stage_I_6 : STD_LOGIC;
    signal fft_stage_123_U0_Out_I_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_I_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_I_6 : STD_LOGIC;
    signal ap_channel_done_Stage_R_6 : STD_LOGIC;
    signal fft_stage_123_U0_Out_R_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_R_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_R_6 : STD_LOGIC;
    signal fft_stage_124_U0_ap_start : STD_LOGIC;
    signal fft_stage_124_U0_ap_done : STD_LOGIC;
    signal fft_stage_124_U0_ap_continue : STD_LOGIC;
    signal fft_stage_124_U0_ap_idle : STD_LOGIC;
    signal fft_stage_124_U0_ap_ready : STD_LOGIC;
    signal fft_stage_124_U0_X_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_124_U0_X_R_ce0 : STD_LOGIC;
    signal fft_stage_124_U0_X_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_124_U0_X_R_ce1 : STD_LOGIC;
    signal fft_stage_124_U0_X_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_124_U0_X_I_ce0 : STD_LOGIC;
    signal fft_stage_124_U0_X_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_124_U0_X_I_ce1 : STD_LOGIC;
    signal fft_stage_124_U0_Out_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_124_U0_Out_R_ce0 : STD_LOGIC;
    signal fft_stage_124_U0_Out_R_we0 : STD_LOGIC;
    signal fft_stage_124_U0_Out_R_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_124_U0_Out_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_124_U0_Out_R_ce1 : STD_LOGIC;
    signal fft_stage_124_U0_Out_R_we1 : STD_LOGIC;
    signal fft_stage_124_U0_Out_R_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_124_U0_Out_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_124_U0_Out_I_ce0 : STD_LOGIC;
    signal fft_stage_124_U0_Out_I_we0 : STD_LOGIC;
    signal fft_stage_124_U0_Out_I_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_124_U0_Out_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_124_U0_Out_I_ce1 : STD_LOGIC;
    signal fft_stage_124_U0_Out_I_we1 : STD_LOGIC;
    signal fft_stage_124_U0_Out_I_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_Stage_I_7 : STD_LOGIC;
    signal fft_stage_124_U0_Out_I_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_I_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_I_7 : STD_LOGIC;
    signal ap_channel_done_Stage_R_7 : STD_LOGIC;
    signal fft_stage_124_U0_Out_R_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_R_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_R_7 : STD_LOGIC;
    signal fft_stage_125_U0_ap_start : STD_LOGIC;
    signal fft_stage_125_U0_ap_done : STD_LOGIC;
    signal fft_stage_125_U0_ap_continue : STD_LOGIC;
    signal fft_stage_125_U0_ap_idle : STD_LOGIC;
    signal fft_stage_125_U0_ap_ready : STD_LOGIC;
    signal fft_stage_125_U0_X_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_125_U0_X_R_ce0 : STD_LOGIC;
    signal fft_stage_125_U0_X_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_125_U0_X_R_ce1 : STD_LOGIC;
    signal fft_stage_125_U0_X_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_125_U0_X_I_ce0 : STD_LOGIC;
    signal fft_stage_125_U0_X_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_125_U0_X_I_ce1 : STD_LOGIC;
    signal fft_stage_125_U0_Out_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_125_U0_Out_R_ce0 : STD_LOGIC;
    signal fft_stage_125_U0_Out_R_we0 : STD_LOGIC;
    signal fft_stage_125_U0_Out_R_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_125_U0_Out_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_125_U0_Out_R_ce1 : STD_LOGIC;
    signal fft_stage_125_U0_Out_R_we1 : STD_LOGIC;
    signal fft_stage_125_U0_Out_R_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_125_U0_Out_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_125_U0_Out_I_ce0 : STD_LOGIC;
    signal fft_stage_125_U0_Out_I_we0 : STD_LOGIC;
    signal fft_stage_125_U0_Out_I_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_125_U0_Out_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_125_U0_Out_I_ce1 : STD_LOGIC;
    signal fft_stage_125_U0_Out_I_we1 : STD_LOGIC;
    signal fft_stage_125_U0_Out_I_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_Stage_I_8 : STD_LOGIC;
    signal fft_stage_125_U0_Out_I_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_I_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_I_8 : STD_LOGIC;
    signal ap_channel_done_Stage_R_8 : STD_LOGIC;
    signal fft_stage_125_U0_Out_R_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_R_8 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_R_8 : STD_LOGIC;
    signal fft_stage_126_U0_ap_start : STD_LOGIC;
    signal fft_stage_126_U0_ap_done : STD_LOGIC;
    signal fft_stage_126_U0_ap_continue : STD_LOGIC;
    signal fft_stage_126_U0_ap_idle : STD_LOGIC;
    signal fft_stage_126_U0_ap_ready : STD_LOGIC;
    signal fft_stage_126_U0_X_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_126_U0_X_R_ce0 : STD_LOGIC;
    signal fft_stage_126_U0_X_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_126_U0_X_R_ce1 : STD_LOGIC;
    signal fft_stage_126_U0_X_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_126_U0_X_I_ce0 : STD_LOGIC;
    signal fft_stage_126_U0_X_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_126_U0_X_I_ce1 : STD_LOGIC;
    signal fft_stage_126_U0_Out_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_126_U0_Out_R_ce0 : STD_LOGIC;
    signal fft_stage_126_U0_Out_R_we0 : STD_LOGIC;
    signal fft_stage_126_U0_Out_R_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_126_U0_Out_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_126_U0_Out_R_ce1 : STD_LOGIC;
    signal fft_stage_126_U0_Out_R_we1 : STD_LOGIC;
    signal fft_stage_126_U0_Out_R_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_126_U0_Out_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_126_U0_Out_I_ce0 : STD_LOGIC;
    signal fft_stage_126_U0_Out_I_we0 : STD_LOGIC;
    signal fft_stage_126_U0_Out_I_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_126_U0_Out_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_126_U0_Out_I_ce1 : STD_LOGIC;
    signal fft_stage_126_U0_Out_I_we1 : STD_LOGIC;
    signal fft_stage_126_U0_Out_I_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_Stage_I_9 : STD_LOGIC;
    signal fft_stage_126_U0_Out_I_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_I_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_I_9 : STD_LOGIC;
    signal ap_channel_done_Stage_R_9 : STD_LOGIC;
    signal fft_stage_126_U0_Out_R_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_Stage_R_9 : STD_LOGIC := '0';
    signal ap_sync_channel_write_Stage_R_9 : STD_LOGIC;
    signal fft_stage_U0_ap_start : STD_LOGIC;
    signal fft_stage_U0_ap_done : STD_LOGIC;
    signal fft_stage_U0_ap_continue : STD_LOGIC;
    signal fft_stage_U0_ap_idle : STD_LOGIC;
    signal fft_stage_U0_ap_ready : STD_LOGIC;
    signal fft_stage_U0_X_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_U0_X_R_ce0 : STD_LOGIC;
    signal fft_stage_U0_X_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_U0_X_R_ce1 : STD_LOGIC;
    signal fft_stage_U0_X_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_U0_X_I_ce0 : STD_LOGIC;
    signal fft_stage_U0_X_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_U0_X_I_ce1 : STD_LOGIC;
    signal fft_stage_U0_Out_R_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_U0_Out_R_ce0 : STD_LOGIC;
    signal fft_stage_U0_Out_R_we0 : STD_LOGIC;
    signal fft_stage_U0_Out_R_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_U0_Out_R_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_U0_Out_R_ce1 : STD_LOGIC;
    signal fft_stage_U0_Out_R_we1 : STD_LOGIC;
    signal fft_stage_U0_Out_R_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_U0_Out_I_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_U0_Out_I_ce0 : STD_LOGIC;
    signal fft_stage_U0_Out_I_we0 : STD_LOGIC;
    signal fft_stage_U0_Out_I_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal fft_stage_U0_Out_I_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal fft_stage_U0_Out_I_ce1 : STD_LOGIC;
    signal fft_stage_U0_Out_I_we1 : STD_LOGIC;
    signal fft_stage_U0_Out_I_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sync_continue : STD_LOGIC;
    signal Stage_R_0_i_full_n : STD_LOGIC;
    signal Stage_R_0_t_empty_n : STD_LOGIC;
    signal Stage_R_0_t_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_R_0_t_we1 : STD_LOGIC;
    signal Stage_I_0_i_full_n : STD_LOGIC;
    signal Stage_I_0_t_empty_n : STD_LOGIC;
    signal Stage_I_0_t_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Stage_I_0_t_we1 : STD_LOGIC;
    signal Stage_R_1_i_full_n : STD_LOGIC;
    signal Stage_R_1_t_empty_n : STD_LOGIC;
    signal Stage_I_1_i_full_n : STD_LOGIC;
    signal Stage_I_1_t_empty_n : STD_LOGIC;
    signal Stage_R_2_i_full_n : STD_LOGIC;
    signal Stage_R_2_t_empty_n : STD_LOGIC;
    signal Stage_I_2_i_full_n : STD_LOGIC;
    signal Stage_I_2_t_empty_n : STD_LOGIC;
    signal Stage_R_3_i_full_n : STD_LOGIC;
    signal Stage_R_3_t_empty_n : STD_LOGIC;
    signal Stage_I_3_i_full_n : STD_LOGIC;
    signal Stage_I_3_t_empty_n : STD_LOGIC;
    signal Stage_R_4_i_full_n : STD_LOGIC;
    signal Stage_R_4_t_empty_n : STD_LOGIC;
    signal Stage_I_4_i_full_n : STD_LOGIC;
    signal Stage_I_4_t_empty_n : STD_LOGIC;
    signal Stage_R_5_i_full_n : STD_LOGIC;
    signal Stage_R_5_t_empty_n : STD_LOGIC;
    signal Stage_I_5_i_full_n : STD_LOGIC;
    signal Stage_I_5_t_empty_n : STD_LOGIC;
    signal Stage_R_6_i_full_n : STD_LOGIC;
    signal Stage_R_6_t_empty_n : STD_LOGIC;
    signal Stage_I_6_i_full_n : STD_LOGIC;
    signal Stage_I_6_t_empty_n : STD_LOGIC;
    signal Stage_R_7_i_full_n : STD_LOGIC;
    signal Stage_R_7_t_empty_n : STD_LOGIC;
    signal Stage_I_7_i_full_n : STD_LOGIC;
    signal Stage_I_7_t_empty_n : STD_LOGIC;
    signal Stage_R_8_i_full_n : STD_LOGIC;
    signal Stage_R_8_t_empty_n : STD_LOGIC;
    signal Stage_I_8_i_full_n : STD_LOGIC;
    signal Stage_I_8_t_empty_n : STD_LOGIC;
    signal Stage_R_9_i_full_n : STD_LOGIC;
    signal Stage_R_9_t_empty_n : STD_LOGIC;
    signal Stage_I_9_i_full_n : STD_LOGIC;
    signal Stage_I_9_t_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_start_full_n : STD_LOGIC;
    signal fft_streaming_Loop_1_U0_start_write : STD_LOGIC;
    signal fft_stage_118_U0_start_full_n : STD_LOGIC;
    signal fft_stage_118_U0_start_write : STD_LOGIC;
    signal fft_stage_119_U0_start_full_n : STD_LOGIC;
    signal fft_stage_119_U0_start_write : STD_LOGIC;
    signal fft_stage_120_U0_start_full_n : STD_LOGIC;
    signal fft_stage_120_U0_start_write : STD_LOGIC;
    signal fft_stage_121_U0_start_full_n : STD_LOGIC;
    signal fft_stage_121_U0_start_write : STD_LOGIC;
    signal fft_stage_122_U0_start_full_n : STD_LOGIC;
    signal fft_stage_122_U0_start_write : STD_LOGIC;
    signal fft_stage_123_U0_start_full_n : STD_LOGIC;
    signal fft_stage_123_U0_start_write : STD_LOGIC;
    signal fft_stage_124_U0_start_full_n : STD_LOGIC;
    signal fft_stage_124_U0_start_write : STD_LOGIC;
    signal fft_stage_125_U0_start_full_n : STD_LOGIC;
    signal fft_stage_125_U0_start_write : STD_LOGIC;
    signal fft_stage_126_U0_start_full_n : STD_LOGIC;
    signal fft_stage_126_U0_start_write : STD_LOGIC;
    signal fft_stage_U0_start_full_n : STD_LOGIC;
    signal fft_stage_U0_start_write : STD_LOGIC;

    component fft_streaming_Loop_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce0 : OUT STD_LOGIC;
        X_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage_R_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Stage_R_0_ce0 : OUT STD_LOGIC;
        Stage_R_0_we0 : OUT STD_LOGIC;
        Stage_R_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        X_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce0 : OUT STD_LOGIC;
        X_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        Stage_I_0_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Stage_I_0_ce0 : OUT STD_LOGIC;
        Stage_I_0_we0 : OUT STD_LOGIC;
        Stage_I_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_stage_118 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce0 : OUT STD_LOGIC;
        X_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce1 : OUT STD_LOGIC;
        X_R_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce0 : OUT STD_LOGIC;
        X_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce1 : OUT STD_LOGIC;
        X_I_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce0 : OUT STD_LOGIC;
        Out_R_we0 : OUT STD_LOGIC;
        Out_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce1 : OUT STD_LOGIC;
        Out_R_we1 : OUT STD_LOGIC;
        Out_R_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce0 : OUT STD_LOGIC;
        Out_I_we0 : OUT STD_LOGIC;
        Out_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce1 : OUT STD_LOGIC;
        Out_I_we1 : OUT STD_LOGIC;
        Out_I_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_stage_119 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce0 : OUT STD_LOGIC;
        X_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce1 : OUT STD_LOGIC;
        X_R_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce0 : OUT STD_LOGIC;
        X_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce1 : OUT STD_LOGIC;
        X_I_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce0 : OUT STD_LOGIC;
        Out_R_we0 : OUT STD_LOGIC;
        Out_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce1 : OUT STD_LOGIC;
        Out_R_we1 : OUT STD_LOGIC;
        Out_R_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce0 : OUT STD_LOGIC;
        Out_I_we0 : OUT STD_LOGIC;
        Out_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce1 : OUT STD_LOGIC;
        Out_I_we1 : OUT STD_LOGIC;
        Out_I_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_stage_120 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce0 : OUT STD_LOGIC;
        X_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce1 : OUT STD_LOGIC;
        X_R_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce0 : OUT STD_LOGIC;
        X_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce1 : OUT STD_LOGIC;
        X_I_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce0 : OUT STD_LOGIC;
        Out_R_we0 : OUT STD_LOGIC;
        Out_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce1 : OUT STD_LOGIC;
        Out_R_we1 : OUT STD_LOGIC;
        Out_R_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce0 : OUT STD_LOGIC;
        Out_I_we0 : OUT STD_LOGIC;
        Out_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce1 : OUT STD_LOGIC;
        Out_I_we1 : OUT STD_LOGIC;
        Out_I_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_stage_121 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce0 : OUT STD_LOGIC;
        X_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce1 : OUT STD_LOGIC;
        X_R_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce0 : OUT STD_LOGIC;
        X_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce1 : OUT STD_LOGIC;
        X_I_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce0 : OUT STD_LOGIC;
        Out_R_we0 : OUT STD_LOGIC;
        Out_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce1 : OUT STD_LOGIC;
        Out_R_we1 : OUT STD_LOGIC;
        Out_R_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce0 : OUT STD_LOGIC;
        Out_I_we0 : OUT STD_LOGIC;
        Out_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce1 : OUT STD_LOGIC;
        Out_I_we1 : OUT STD_LOGIC;
        Out_I_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_stage_122 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce0 : OUT STD_LOGIC;
        X_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce1 : OUT STD_LOGIC;
        X_R_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce0 : OUT STD_LOGIC;
        X_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce1 : OUT STD_LOGIC;
        X_I_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce0 : OUT STD_LOGIC;
        Out_R_we0 : OUT STD_LOGIC;
        Out_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce1 : OUT STD_LOGIC;
        Out_R_we1 : OUT STD_LOGIC;
        Out_R_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce0 : OUT STD_LOGIC;
        Out_I_we0 : OUT STD_LOGIC;
        Out_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce1 : OUT STD_LOGIC;
        Out_I_we1 : OUT STD_LOGIC;
        Out_I_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_stage_123 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce0 : OUT STD_LOGIC;
        X_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce1 : OUT STD_LOGIC;
        X_R_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce0 : OUT STD_LOGIC;
        X_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce1 : OUT STD_LOGIC;
        X_I_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce0 : OUT STD_LOGIC;
        Out_R_we0 : OUT STD_LOGIC;
        Out_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce1 : OUT STD_LOGIC;
        Out_R_we1 : OUT STD_LOGIC;
        Out_R_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce0 : OUT STD_LOGIC;
        Out_I_we0 : OUT STD_LOGIC;
        Out_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce1 : OUT STD_LOGIC;
        Out_I_we1 : OUT STD_LOGIC;
        Out_I_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_stage_124 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce0 : OUT STD_LOGIC;
        X_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce1 : OUT STD_LOGIC;
        X_R_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce0 : OUT STD_LOGIC;
        X_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce1 : OUT STD_LOGIC;
        X_I_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce0 : OUT STD_LOGIC;
        Out_R_we0 : OUT STD_LOGIC;
        Out_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce1 : OUT STD_LOGIC;
        Out_R_we1 : OUT STD_LOGIC;
        Out_R_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce0 : OUT STD_LOGIC;
        Out_I_we0 : OUT STD_LOGIC;
        Out_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce1 : OUT STD_LOGIC;
        Out_I_we1 : OUT STD_LOGIC;
        Out_I_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_stage_125 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce0 : OUT STD_LOGIC;
        X_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce1 : OUT STD_LOGIC;
        X_R_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce0 : OUT STD_LOGIC;
        X_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce1 : OUT STD_LOGIC;
        X_I_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce0 : OUT STD_LOGIC;
        Out_R_we0 : OUT STD_LOGIC;
        Out_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce1 : OUT STD_LOGIC;
        Out_R_we1 : OUT STD_LOGIC;
        Out_R_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce0 : OUT STD_LOGIC;
        Out_I_we0 : OUT STD_LOGIC;
        Out_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce1 : OUT STD_LOGIC;
        Out_I_we1 : OUT STD_LOGIC;
        Out_I_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_stage_126 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce0 : OUT STD_LOGIC;
        X_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce1 : OUT STD_LOGIC;
        X_R_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce0 : OUT STD_LOGIC;
        X_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce1 : OUT STD_LOGIC;
        X_I_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce0 : OUT STD_LOGIC;
        Out_R_we0 : OUT STD_LOGIC;
        Out_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce1 : OUT STD_LOGIC;
        Out_R_we1 : OUT STD_LOGIC;
        Out_R_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce0 : OUT STD_LOGIC;
        Out_I_we0 : OUT STD_LOGIC;
        Out_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce1 : OUT STD_LOGIC;
        Out_I_we1 : OUT STD_LOGIC;
        Out_I_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_stage IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        X_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce0 : OUT STD_LOGIC;
        X_R_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_R_ce1 : OUT STD_LOGIC;
        X_R_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce0 : OUT STD_LOGIC;
        X_I_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        X_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        X_I_ce1 : OUT STD_LOGIC;
        X_I_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce0 : OUT STD_LOGIC;
        Out_R_we0 : OUT STD_LOGIC;
        Out_R_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_R_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_R_ce1 : OUT STD_LOGIC;
        Out_R_we1 : OUT STD_LOGIC;
        Out_R_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce0 : OUT STD_LOGIC;
        Out_I_we0 : OUT STD_LOGIC;
        Out_I_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        Out_I_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Out_I_ce1 : OUT STD_LOGIC;
        Out_I_we1 : OUT STD_LOGIC;
        Out_I_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component fft_streaming_Stavdy IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component fft_streaming_StawdI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        i_ce1 : IN STD_LOGIC;
        i_we1 : IN STD_LOGIC;
        i_d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        t_ce1 : IN STD_LOGIC;
        t_we1 : IN STD_LOGIC;
        t_d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;



begin
    Stage_R_0_U : component fft_streaming_Stavdy
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_streaming_Loop_1_U0_Stage_R_0_address0,
        i_ce0 => fft_streaming_Loop_1_U0_Stage_R_0_ce0,
        i_we0 => fft_streaming_Loop_1_U0_Stage_R_0_we0,
        i_d0 => fft_streaming_Loop_1_U0_Stage_R_0_d0,
        i_q0 => Stage_R_0_i_q0,
        i_address1 => ap_const_lv10_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => Stage_R_0_i_q1,
        t_address0 => fft_stage_118_U0_X_R_address0,
        t_ce0 => fft_stage_118_U0_X_R_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_R_0_t_q0,
        t_address1 => fft_stage_118_U0_X_R_address1,
        t_ce1 => fft_stage_118_U0_X_R_ce1,
        t_q1 => Stage_R_0_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_R_0_i_full_n,
        i_write => ap_channel_done_Stage_R_0,
        t_empty_n => Stage_R_0_t_empty_n,
        t_read => fft_stage_118_U0_ap_ready);

    Stage_R_1_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_118_U0_Out_R_address0,
        i_ce0 => fft_stage_118_U0_Out_R_ce0,
        i_we0 => fft_stage_118_U0_Out_R_we0,
        i_d0 => fft_stage_118_U0_Out_R_d0,
        i_q0 => Stage_R_1_i_q0,
        i_address1 => fft_stage_118_U0_Out_R_address1,
        i_ce1 => fft_stage_118_U0_Out_R_ce1,
        i_we1 => fft_stage_118_U0_Out_R_we1,
        i_d1 => fft_stage_118_U0_Out_R_d1,
        i_q1 => Stage_R_1_i_q1,
        t_address0 => fft_stage_119_U0_X_R_address0,
        t_ce0 => fft_stage_119_U0_X_R_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_R_1_t_q0,
        t_address1 => fft_stage_119_U0_X_R_address1,
        t_ce1 => fft_stage_119_U0_X_R_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_R_1_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_R_1_i_full_n,
        i_write => ap_channel_done_Stage_R_1,
        t_empty_n => Stage_R_1_t_empty_n,
        t_read => fft_stage_119_U0_ap_ready);

    Stage_R_2_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_119_U0_Out_R_address0,
        i_ce0 => fft_stage_119_U0_Out_R_ce0,
        i_we0 => fft_stage_119_U0_Out_R_we0,
        i_d0 => fft_stage_119_U0_Out_R_d0,
        i_q0 => Stage_R_2_i_q0,
        i_address1 => fft_stage_119_U0_Out_R_address1,
        i_ce1 => fft_stage_119_U0_Out_R_ce1,
        i_we1 => fft_stage_119_U0_Out_R_we1,
        i_d1 => fft_stage_119_U0_Out_R_d1,
        i_q1 => Stage_R_2_i_q1,
        t_address0 => fft_stage_120_U0_X_R_address0,
        t_ce0 => fft_stage_120_U0_X_R_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_R_2_t_q0,
        t_address1 => fft_stage_120_U0_X_R_address1,
        t_ce1 => fft_stage_120_U0_X_R_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_R_2_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_R_2_i_full_n,
        i_write => ap_channel_done_Stage_R_2,
        t_empty_n => Stage_R_2_t_empty_n,
        t_read => fft_stage_120_U0_ap_ready);

    Stage_R_3_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_120_U0_Out_R_address0,
        i_ce0 => fft_stage_120_U0_Out_R_ce0,
        i_we0 => fft_stage_120_U0_Out_R_we0,
        i_d0 => fft_stage_120_U0_Out_R_d0,
        i_q0 => Stage_R_3_i_q0,
        i_address1 => fft_stage_120_U0_Out_R_address1,
        i_ce1 => fft_stage_120_U0_Out_R_ce1,
        i_we1 => fft_stage_120_U0_Out_R_we1,
        i_d1 => fft_stage_120_U0_Out_R_d1,
        i_q1 => Stage_R_3_i_q1,
        t_address0 => fft_stage_121_U0_X_R_address0,
        t_ce0 => fft_stage_121_U0_X_R_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_R_3_t_q0,
        t_address1 => fft_stage_121_U0_X_R_address1,
        t_ce1 => fft_stage_121_U0_X_R_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_R_3_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_R_3_i_full_n,
        i_write => ap_channel_done_Stage_R_3,
        t_empty_n => Stage_R_3_t_empty_n,
        t_read => fft_stage_121_U0_ap_ready);

    Stage_R_4_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_121_U0_Out_R_address0,
        i_ce0 => fft_stage_121_U0_Out_R_ce0,
        i_we0 => fft_stage_121_U0_Out_R_we0,
        i_d0 => fft_stage_121_U0_Out_R_d0,
        i_q0 => Stage_R_4_i_q0,
        i_address1 => fft_stage_121_U0_Out_R_address1,
        i_ce1 => fft_stage_121_U0_Out_R_ce1,
        i_we1 => fft_stage_121_U0_Out_R_we1,
        i_d1 => fft_stage_121_U0_Out_R_d1,
        i_q1 => Stage_R_4_i_q1,
        t_address0 => fft_stage_122_U0_X_R_address0,
        t_ce0 => fft_stage_122_U0_X_R_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_R_4_t_q0,
        t_address1 => fft_stage_122_U0_X_R_address1,
        t_ce1 => fft_stage_122_U0_X_R_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_R_4_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_R_4_i_full_n,
        i_write => ap_channel_done_Stage_R_4,
        t_empty_n => Stage_R_4_t_empty_n,
        t_read => fft_stage_122_U0_ap_ready);

    Stage_R_5_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_122_U0_Out_R_address0,
        i_ce0 => fft_stage_122_U0_Out_R_ce0,
        i_we0 => fft_stage_122_U0_Out_R_we0,
        i_d0 => fft_stage_122_U0_Out_R_d0,
        i_q0 => Stage_R_5_i_q0,
        i_address1 => fft_stage_122_U0_Out_R_address1,
        i_ce1 => fft_stage_122_U0_Out_R_ce1,
        i_we1 => fft_stage_122_U0_Out_R_we1,
        i_d1 => fft_stage_122_U0_Out_R_d1,
        i_q1 => Stage_R_5_i_q1,
        t_address0 => fft_stage_123_U0_X_R_address0,
        t_ce0 => fft_stage_123_U0_X_R_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_R_5_t_q0,
        t_address1 => fft_stage_123_U0_X_R_address1,
        t_ce1 => fft_stage_123_U0_X_R_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_R_5_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_R_5_i_full_n,
        i_write => ap_channel_done_Stage_R_5,
        t_empty_n => Stage_R_5_t_empty_n,
        t_read => fft_stage_123_U0_ap_ready);

    Stage_R_6_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_123_U0_Out_R_address0,
        i_ce0 => fft_stage_123_U0_Out_R_ce0,
        i_we0 => fft_stage_123_U0_Out_R_we0,
        i_d0 => fft_stage_123_U0_Out_R_d0,
        i_q0 => Stage_R_6_i_q0,
        i_address1 => fft_stage_123_U0_Out_R_address1,
        i_ce1 => fft_stage_123_U0_Out_R_ce1,
        i_we1 => fft_stage_123_U0_Out_R_we1,
        i_d1 => fft_stage_123_U0_Out_R_d1,
        i_q1 => Stage_R_6_i_q1,
        t_address0 => fft_stage_124_U0_X_R_address0,
        t_ce0 => fft_stage_124_U0_X_R_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_R_6_t_q0,
        t_address1 => fft_stage_124_U0_X_R_address1,
        t_ce1 => fft_stage_124_U0_X_R_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_R_6_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_R_6_i_full_n,
        i_write => ap_channel_done_Stage_R_6,
        t_empty_n => Stage_R_6_t_empty_n,
        t_read => fft_stage_124_U0_ap_ready);

    Stage_R_7_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_124_U0_Out_R_address0,
        i_ce0 => fft_stage_124_U0_Out_R_ce0,
        i_we0 => fft_stage_124_U0_Out_R_we0,
        i_d0 => fft_stage_124_U0_Out_R_d0,
        i_q0 => Stage_R_7_i_q0,
        i_address1 => fft_stage_124_U0_Out_R_address1,
        i_ce1 => fft_stage_124_U0_Out_R_ce1,
        i_we1 => fft_stage_124_U0_Out_R_we1,
        i_d1 => fft_stage_124_U0_Out_R_d1,
        i_q1 => Stage_R_7_i_q1,
        t_address0 => fft_stage_125_U0_X_R_address0,
        t_ce0 => fft_stage_125_U0_X_R_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_R_7_t_q0,
        t_address1 => fft_stage_125_U0_X_R_address1,
        t_ce1 => fft_stage_125_U0_X_R_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_R_7_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_R_7_i_full_n,
        i_write => ap_channel_done_Stage_R_7,
        t_empty_n => Stage_R_7_t_empty_n,
        t_read => fft_stage_125_U0_ap_ready);

    Stage_R_8_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_125_U0_Out_R_address0,
        i_ce0 => fft_stage_125_U0_Out_R_ce0,
        i_we0 => fft_stage_125_U0_Out_R_we0,
        i_d0 => fft_stage_125_U0_Out_R_d0,
        i_q0 => Stage_R_8_i_q0,
        i_address1 => fft_stage_125_U0_Out_R_address1,
        i_ce1 => fft_stage_125_U0_Out_R_ce1,
        i_we1 => fft_stage_125_U0_Out_R_we1,
        i_d1 => fft_stage_125_U0_Out_R_d1,
        i_q1 => Stage_R_8_i_q1,
        t_address0 => fft_stage_126_U0_X_R_address0,
        t_ce0 => fft_stage_126_U0_X_R_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_R_8_t_q0,
        t_address1 => fft_stage_126_U0_X_R_address1,
        t_ce1 => fft_stage_126_U0_X_R_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_R_8_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_R_8_i_full_n,
        i_write => ap_channel_done_Stage_R_8,
        t_empty_n => Stage_R_8_t_empty_n,
        t_read => fft_stage_126_U0_ap_ready);

    Stage_R_9_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_126_U0_Out_R_address0,
        i_ce0 => fft_stage_126_U0_Out_R_ce0,
        i_we0 => fft_stage_126_U0_Out_R_we0,
        i_d0 => fft_stage_126_U0_Out_R_d0,
        i_q0 => Stage_R_9_i_q0,
        i_address1 => fft_stage_126_U0_Out_R_address1,
        i_ce1 => fft_stage_126_U0_Out_R_ce1,
        i_we1 => fft_stage_126_U0_Out_R_we1,
        i_d1 => fft_stage_126_U0_Out_R_d1,
        i_q1 => Stage_R_9_i_q1,
        t_address0 => fft_stage_U0_X_R_address0,
        t_ce0 => fft_stage_U0_X_R_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_R_9_t_q0,
        t_address1 => fft_stage_U0_X_R_address1,
        t_ce1 => fft_stage_U0_X_R_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_R_9_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_R_9_i_full_n,
        i_write => ap_channel_done_Stage_R_9,
        t_empty_n => Stage_R_9_t_empty_n,
        t_read => fft_stage_U0_ap_ready);

    Stage_I_0_U : component fft_streaming_Stavdy
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_streaming_Loop_1_U0_Stage_I_0_address0,
        i_ce0 => fft_streaming_Loop_1_U0_Stage_I_0_ce0,
        i_we0 => fft_streaming_Loop_1_U0_Stage_I_0_we0,
        i_d0 => fft_streaming_Loop_1_U0_Stage_I_0_d0,
        i_q0 => Stage_I_0_i_q0,
        i_address1 => ap_const_lv10_0,
        i_ce1 => ap_const_logic_0,
        i_q1 => Stage_I_0_i_q1,
        t_address0 => fft_stage_118_U0_X_I_address0,
        t_ce0 => fft_stage_118_U0_X_I_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_I_0_t_q0,
        t_address1 => fft_stage_118_U0_X_I_address1,
        t_ce1 => fft_stage_118_U0_X_I_ce1,
        t_q1 => Stage_I_0_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_I_0_i_full_n,
        i_write => ap_channel_done_Stage_I_0,
        t_empty_n => Stage_I_0_t_empty_n,
        t_read => fft_stage_118_U0_ap_ready);

    Stage_I_1_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_118_U0_Out_I_address0,
        i_ce0 => fft_stage_118_U0_Out_I_ce0,
        i_we0 => fft_stage_118_U0_Out_I_we0,
        i_d0 => fft_stage_118_U0_Out_I_d0,
        i_q0 => Stage_I_1_i_q0,
        i_address1 => fft_stage_118_U0_Out_I_address1,
        i_ce1 => fft_stage_118_U0_Out_I_ce1,
        i_we1 => fft_stage_118_U0_Out_I_we1,
        i_d1 => fft_stage_118_U0_Out_I_d1,
        i_q1 => Stage_I_1_i_q1,
        t_address0 => fft_stage_119_U0_X_I_address0,
        t_ce0 => fft_stage_119_U0_X_I_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_I_1_t_q0,
        t_address1 => fft_stage_119_U0_X_I_address1,
        t_ce1 => fft_stage_119_U0_X_I_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_I_1_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_I_1_i_full_n,
        i_write => ap_channel_done_Stage_I_1,
        t_empty_n => Stage_I_1_t_empty_n,
        t_read => fft_stage_119_U0_ap_ready);

    Stage_I_2_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_119_U0_Out_I_address0,
        i_ce0 => fft_stage_119_U0_Out_I_ce0,
        i_we0 => fft_stage_119_U0_Out_I_we0,
        i_d0 => fft_stage_119_U0_Out_I_d0,
        i_q0 => Stage_I_2_i_q0,
        i_address1 => fft_stage_119_U0_Out_I_address1,
        i_ce1 => fft_stage_119_U0_Out_I_ce1,
        i_we1 => fft_stage_119_U0_Out_I_we1,
        i_d1 => fft_stage_119_U0_Out_I_d1,
        i_q1 => Stage_I_2_i_q1,
        t_address0 => fft_stage_120_U0_X_I_address0,
        t_ce0 => fft_stage_120_U0_X_I_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_I_2_t_q0,
        t_address1 => fft_stage_120_U0_X_I_address1,
        t_ce1 => fft_stage_120_U0_X_I_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_I_2_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_I_2_i_full_n,
        i_write => ap_channel_done_Stage_I_2,
        t_empty_n => Stage_I_2_t_empty_n,
        t_read => fft_stage_120_U0_ap_ready);

    Stage_I_3_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_120_U0_Out_I_address0,
        i_ce0 => fft_stage_120_U0_Out_I_ce0,
        i_we0 => fft_stage_120_U0_Out_I_we0,
        i_d0 => fft_stage_120_U0_Out_I_d0,
        i_q0 => Stage_I_3_i_q0,
        i_address1 => fft_stage_120_U0_Out_I_address1,
        i_ce1 => fft_stage_120_U0_Out_I_ce1,
        i_we1 => fft_stage_120_U0_Out_I_we1,
        i_d1 => fft_stage_120_U0_Out_I_d1,
        i_q1 => Stage_I_3_i_q1,
        t_address0 => fft_stage_121_U0_X_I_address0,
        t_ce0 => fft_stage_121_U0_X_I_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_I_3_t_q0,
        t_address1 => fft_stage_121_U0_X_I_address1,
        t_ce1 => fft_stage_121_U0_X_I_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_I_3_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_I_3_i_full_n,
        i_write => ap_channel_done_Stage_I_3,
        t_empty_n => Stage_I_3_t_empty_n,
        t_read => fft_stage_121_U0_ap_ready);

    Stage_I_4_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_121_U0_Out_I_address0,
        i_ce0 => fft_stage_121_U0_Out_I_ce0,
        i_we0 => fft_stage_121_U0_Out_I_we0,
        i_d0 => fft_stage_121_U0_Out_I_d0,
        i_q0 => Stage_I_4_i_q0,
        i_address1 => fft_stage_121_U0_Out_I_address1,
        i_ce1 => fft_stage_121_U0_Out_I_ce1,
        i_we1 => fft_stage_121_U0_Out_I_we1,
        i_d1 => fft_stage_121_U0_Out_I_d1,
        i_q1 => Stage_I_4_i_q1,
        t_address0 => fft_stage_122_U0_X_I_address0,
        t_ce0 => fft_stage_122_U0_X_I_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_I_4_t_q0,
        t_address1 => fft_stage_122_U0_X_I_address1,
        t_ce1 => fft_stage_122_U0_X_I_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_I_4_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_I_4_i_full_n,
        i_write => ap_channel_done_Stage_I_4,
        t_empty_n => Stage_I_4_t_empty_n,
        t_read => fft_stage_122_U0_ap_ready);

    Stage_I_5_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_122_U0_Out_I_address0,
        i_ce0 => fft_stage_122_U0_Out_I_ce0,
        i_we0 => fft_stage_122_U0_Out_I_we0,
        i_d0 => fft_stage_122_U0_Out_I_d0,
        i_q0 => Stage_I_5_i_q0,
        i_address1 => fft_stage_122_U0_Out_I_address1,
        i_ce1 => fft_stage_122_U0_Out_I_ce1,
        i_we1 => fft_stage_122_U0_Out_I_we1,
        i_d1 => fft_stage_122_U0_Out_I_d1,
        i_q1 => Stage_I_5_i_q1,
        t_address0 => fft_stage_123_U0_X_I_address0,
        t_ce0 => fft_stage_123_U0_X_I_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_I_5_t_q0,
        t_address1 => fft_stage_123_U0_X_I_address1,
        t_ce1 => fft_stage_123_U0_X_I_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_I_5_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_I_5_i_full_n,
        i_write => ap_channel_done_Stage_I_5,
        t_empty_n => Stage_I_5_t_empty_n,
        t_read => fft_stage_123_U0_ap_ready);

    Stage_I_6_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_123_U0_Out_I_address0,
        i_ce0 => fft_stage_123_U0_Out_I_ce0,
        i_we0 => fft_stage_123_U0_Out_I_we0,
        i_d0 => fft_stage_123_U0_Out_I_d0,
        i_q0 => Stage_I_6_i_q0,
        i_address1 => fft_stage_123_U0_Out_I_address1,
        i_ce1 => fft_stage_123_U0_Out_I_ce1,
        i_we1 => fft_stage_123_U0_Out_I_we1,
        i_d1 => fft_stage_123_U0_Out_I_d1,
        i_q1 => Stage_I_6_i_q1,
        t_address0 => fft_stage_124_U0_X_I_address0,
        t_ce0 => fft_stage_124_U0_X_I_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_I_6_t_q0,
        t_address1 => fft_stage_124_U0_X_I_address1,
        t_ce1 => fft_stage_124_U0_X_I_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_I_6_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_I_6_i_full_n,
        i_write => ap_channel_done_Stage_I_6,
        t_empty_n => Stage_I_6_t_empty_n,
        t_read => fft_stage_124_U0_ap_ready);

    Stage_I_7_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_124_U0_Out_I_address0,
        i_ce0 => fft_stage_124_U0_Out_I_ce0,
        i_we0 => fft_stage_124_U0_Out_I_we0,
        i_d0 => fft_stage_124_U0_Out_I_d0,
        i_q0 => Stage_I_7_i_q0,
        i_address1 => fft_stage_124_U0_Out_I_address1,
        i_ce1 => fft_stage_124_U0_Out_I_ce1,
        i_we1 => fft_stage_124_U0_Out_I_we1,
        i_d1 => fft_stage_124_U0_Out_I_d1,
        i_q1 => Stage_I_7_i_q1,
        t_address0 => fft_stage_125_U0_X_I_address0,
        t_ce0 => fft_stage_125_U0_X_I_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_I_7_t_q0,
        t_address1 => fft_stage_125_U0_X_I_address1,
        t_ce1 => fft_stage_125_U0_X_I_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_I_7_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_I_7_i_full_n,
        i_write => ap_channel_done_Stage_I_7,
        t_empty_n => Stage_I_7_t_empty_n,
        t_read => fft_stage_125_U0_ap_ready);

    Stage_I_8_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_125_U0_Out_I_address0,
        i_ce0 => fft_stage_125_U0_Out_I_ce0,
        i_we0 => fft_stage_125_U0_Out_I_we0,
        i_d0 => fft_stage_125_U0_Out_I_d0,
        i_q0 => Stage_I_8_i_q0,
        i_address1 => fft_stage_125_U0_Out_I_address1,
        i_ce1 => fft_stage_125_U0_Out_I_ce1,
        i_we1 => fft_stage_125_U0_Out_I_we1,
        i_d1 => fft_stage_125_U0_Out_I_d1,
        i_q1 => Stage_I_8_i_q1,
        t_address0 => fft_stage_126_U0_X_I_address0,
        t_ce0 => fft_stage_126_U0_X_I_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_I_8_t_q0,
        t_address1 => fft_stage_126_U0_X_I_address1,
        t_ce1 => fft_stage_126_U0_X_I_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_I_8_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_I_8_i_full_n,
        i_write => ap_channel_done_Stage_I_8,
        t_empty_n => Stage_I_8_t_empty_n,
        t_read => fft_stage_126_U0_ap_ready);

    Stage_I_9_U : component fft_streaming_StawdI
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => fft_stage_126_U0_Out_I_address0,
        i_ce0 => fft_stage_126_U0_Out_I_ce0,
        i_we0 => fft_stage_126_U0_Out_I_we0,
        i_d0 => fft_stage_126_U0_Out_I_d0,
        i_q0 => Stage_I_9_i_q0,
        i_address1 => fft_stage_126_U0_Out_I_address1,
        i_ce1 => fft_stage_126_U0_Out_I_ce1,
        i_we1 => fft_stage_126_U0_Out_I_we1,
        i_d1 => fft_stage_126_U0_Out_I_d1,
        i_q1 => Stage_I_9_i_q1,
        t_address0 => fft_stage_U0_X_I_address0,
        t_ce0 => fft_stage_U0_X_I_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => Stage_I_9_t_q0,
        t_address1 => fft_stage_U0_X_I_address1,
        t_ce1 => fft_stage_U0_X_I_ce1,
        t_we1 => ap_const_logic_0,
        t_d1 => ap_const_lv32_0,
        t_q1 => Stage_I_9_t_q1,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => Stage_I_9_i_full_n,
        i_write => ap_channel_done_Stage_I_9,
        t_empty_n => Stage_I_9_t_empty_n,
        t_read => fft_stage_U0_ap_ready);

    fft_streaming_Loop_1_U0 : component fft_streaming_Loop_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fft_streaming_Loop_1_U0_ap_start,
        ap_done => fft_streaming_Loop_1_U0_ap_done,
        ap_continue => fft_streaming_Loop_1_U0_ap_continue,
        ap_idle => fft_streaming_Loop_1_U0_ap_idle,
        ap_ready => fft_streaming_Loop_1_U0_ap_ready,
        X_R_address0 => fft_streaming_Loop_1_U0_X_R_address0,
        X_R_ce0 => fft_streaming_Loop_1_U0_X_R_ce0,
        X_R_q0 => X_R_q0,
        Stage_R_0_address0 => fft_streaming_Loop_1_U0_Stage_R_0_address0,
        Stage_R_0_ce0 => fft_streaming_Loop_1_U0_Stage_R_0_ce0,
        Stage_R_0_we0 => fft_streaming_Loop_1_U0_Stage_R_0_we0,
        Stage_R_0_d0 => fft_streaming_Loop_1_U0_Stage_R_0_d0,
        X_I_address0 => fft_streaming_Loop_1_U0_X_I_address0,
        X_I_ce0 => fft_streaming_Loop_1_U0_X_I_ce0,
        X_I_q0 => X_I_q0,
        Stage_I_0_address0 => fft_streaming_Loop_1_U0_Stage_I_0_address0,
        Stage_I_0_ce0 => fft_streaming_Loop_1_U0_Stage_I_0_ce0,
        Stage_I_0_we0 => fft_streaming_Loop_1_U0_Stage_I_0_we0,
        Stage_I_0_d0 => fft_streaming_Loop_1_U0_Stage_I_0_d0);

    fft_stage_118_U0 : component fft_stage_118
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fft_stage_118_U0_ap_start,
        ap_done => fft_stage_118_U0_ap_done,
        ap_continue => fft_stage_118_U0_ap_continue,
        ap_idle => fft_stage_118_U0_ap_idle,
        ap_ready => fft_stage_118_U0_ap_ready,
        X_R_address0 => fft_stage_118_U0_X_R_address0,
        X_R_ce0 => fft_stage_118_U0_X_R_ce0,
        X_R_q0 => Stage_R_0_t_q0,
        X_R_address1 => fft_stage_118_U0_X_R_address1,
        X_R_ce1 => fft_stage_118_U0_X_R_ce1,
        X_R_q1 => Stage_R_0_t_q1,
        X_I_address0 => fft_stage_118_U0_X_I_address0,
        X_I_ce0 => fft_stage_118_U0_X_I_ce0,
        X_I_q0 => Stage_I_0_t_q0,
        X_I_address1 => fft_stage_118_U0_X_I_address1,
        X_I_ce1 => fft_stage_118_U0_X_I_ce1,
        X_I_q1 => Stage_I_0_t_q1,
        Out_R_address0 => fft_stage_118_U0_Out_R_address0,
        Out_R_ce0 => fft_stage_118_U0_Out_R_ce0,
        Out_R_we0 => fft_stage_118_U0_Out_R_we0,
        Out_R_d0 => fft_stage_118_U0_Out_R_d0,
        Out_R_address1 => fft_stage_118_U0_Out_R_address1,
        Out_R_ce1 => fft_stage_118_U0_Out_R_ce1,
        Out_R_we1 => fft_stage_118_U0_Out_R_we1,
        Out_R_d1 => fft_stage_118_U0_Out_R_d1,
        Out_I_address0 => fft_stage_118_U0_Out_I_address0,
        Out_I_ce0 => fft_stage_118_U0_Out_I_ce0,
        Out_I_we0 => fft_stage_118_U0_Out_I_we0,
        Out_I_d0 => fft_stage_118_U0_Out_I_d0,
        Out_I_address1 => fft_stage_118_U0_Out_I_address1,
        Out_I_ce1 => fft_stage_118_U0_Out_I_ce1,
        Out_I_we1 => fft_stage_118_U0_Out_I_we1,
        Out_I_d1 => fft_stage_118_U0_Out_I_d1);

    fft_stage_119_U0 : component fft_stage_119
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fft_stage_119_U0_ap_start,
        ap_done => fft_stage_119_U0_ap_done,
        ap_continue => fft_stage_119_U0_ap_continue,
        ap_idle => fft_stage_119_U0_ap_idle,
        ap_ready => fft_stage_119_U0_ap_ready,
        X_R_address0 => fft_stage_119_U0_X_R_address0,
        X_R_ce0 => fft_stage_119_U0_X_R_ce0,
        X_R_q0 => Stage_R_1_t_q0,
        X_R_address1 => fft_stage_119_U0_X_R_address1,
        X_R_ce1 => fft_stage_119_U0_X_R_ce1,
        X_R_q1 => Stage_R_1_t_q1,
        X_I_address0 => fft_stage_119_U0_X_I_address0,
        X_I_ce0 => fft_stage_119_U0_X_I_ce0,
        X_I_q0 => Stage_I_1_t_q0,
        X_I_address1 => fft_stage_119_U0_X_I_address1,
        X_I_ce1 => fft_stage_119_U0_X_I_ce1,
        X_I_q1 => Stage_I_1_t_q1,
        Out_R_address0 => fft_stage_119_U0_Out_R_address0,
        Out_R_ce0 => fft_stage_119_U0_Out_R_ce0,
        Out_R_we0 => fft_stage_119_U0_Out_R_we0,
        Out_R_d0 => fft_stage_119_U0_Out_R_d0,
        Out_R_address1 => fft_stage_119_U0_Out_R_address1,
        Out_R_ce1 => fft_stage_119_U0_Out_R_ce1,
        Out_R_we1 => fft_stage_119_U0_Out_R_we1,
        Out_R_d1 => fft_stage_119_U0_Out_R_d1,
        Out_I_address0 => fft_stage_119_U0_Out_I_address0,
        Out_I_ce0 => fft_stage_119_U0_Out_I_ce0,
        Out_I_we0 => fft_stage_119_U0_Out_I_we0,
        Out_I_d0 => fft_stage_119_U0_Out_I_d0,
        Out_I_address1 => fft_stage_119_U0_Out_I_address1,
        Out_I_ce1 => fft_stage_119_U0_Out_I_ce1,
        Out_I_we1 => fft_stage_119_U0_Out_I_we1,
        Out_I_d1 => fft_stage_119_U0_Out_I_d1);

    fft_stage_120_U0 : component fft_stage_120
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fft_stage_120_U0_ap_start,
        ap_done => fft_stage_120_U0_ap_done,
        ap_continue => fft_stage_120_U0_ap_continue,
        ap_idle => fft_stage_120_U0_ap_idle,
        ap_ready => fft_stage_120_U0_ap_ready,
        X_R_address0 => fft_stage_120_U0_X_R_address0,
        X_R_ce0 => fft_stage_120_U0_X_R_ce0,
        X_R_q0 => Stage_R_2_t_q0,
        X_R_address1 => fft_stage_120_U0_X_R_address1,
        X_R_ce1 => fft_stage_120_U0_X_R_ce1,
        X_R_q1 => Stage_R_2_t_q1,
        X_I_address0 => fft_stage_120_U0_X_I_address0,
        X_I_ce0 => fft_stage_120_U0_X_I_ce0,
        X_I_q0 => Stage_I_2_t_q0,
        X_I_address1 => fft_stage_120_U0_X_I_address1,
        X_I_ce1 => fft_stage_120_U0_X_I_ce1,
        X_I_q1 => Stage_I_2_t_q1,
        Out_R_address0 => fft_stage_120_U0_Out_R_address0,
        Out_R_ce0 => fft_stage_120_U0_Out_R_ce0,
        Out_R_we0 => fft_stage_120_U0_Out_R_we0,
        Out_R_d0 => fft_stage_120_U0_Out_R_d0,
        Out_R_address1 => fft_stage_120_U0_Out_R_address1,
        Out_R_ce1 => fft_stage_120_U0_Out_R_ce1,
        Out_R_we1 => fft_stage_120_U0_Out_R_we1,
        Out_R_d1 => fft_stage_120_U0_Out_R_d1,
        Out_I_address0 => fft_stage_120_U0_Out_I_address0,
        Out_I_ce0 => fft_stage_120_U0_Out_I_ce0,
        Out_I_we0 => fft_stage_120_U0_Out_I_we0,
        Out_I_d0 => fft_stage_120_U0_Out_I_d0,
        Out_I_address1 => fft_stage_120_U0_Out_I_address1,
        Out_I_ce1 => fft_stage_120_U0_Out_I_ce1,
        Out_I_we1 => fft_stage_120_U0_Out_I_we1,
        Out_I_d1 => fft_stage_120_U0_Out_I_d1);

    fft_stage_121_U0 : component fft_stage_121
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fft_stage_121_U0_ap_start,
        ap_done => fft_stage_121_U0_ap_done,
        ap_continue => fft_stage_121_U0_ap_continue,
        ap_idle => fft_stage_121_U0_ap_idle,
        ap_ready => fft_stage_121_U0_ap_ready,
        X_R_address0 => fft_stage_121_U0_X_R_address0,
        X_R_ce0 => fft_stage_121_U0_X_R_ce0,
        X_R_q0 => Stage_R_3_t_q0,
        X_R_address1 => fft_stage_121_U0_X_R_address1,
        X_R_ce1 => fft_stage_121_U0_X_R_ce1,
        X_R_q1 => Stage_R_3_t_q1,
        X_I_address0 => fft_stage_121_U0_X_I_address0,
        X_I_ce0 => fft_stage_121_U0_X_I_ce0,
        X_I_q0 => Stage_I_3_t_q0,
        X_I_address1 => fft_stage_121_U0_X_I_address1,
        X_I_ce1 => fft_stage_121_U0_X_I_ce1,
        X_I_q1 => Stage_I_3_t_q1,
        Out_R_address0 => fft_stage_121_U0_Out_R_address0,
        Out_R_ce0 => fft_stage_121_U0_Out_R_ce0,
        Out_R_we0 => fft_stage_121_U0_Out_R_we0,
        Out_R_d0 => fft_stage_121_U0_Out_R_d0,
        Out_R_address1 => fft_stage_121_U0_Out_R_address1,
        Out_R_ce1 => fft_stage_121_U0_Out_R_ce1,
        Out_R_we1 => fft_stage_121_U0_Out_R_we1,
        Out_R_d1 => fft_stage_121_U0_Out_R_d1,
        Out_I_address0 => fft_stage_121_U0_Out_I_address0,
        Out_I_ce0 => fft_stage_121_U0_Out_I_ce0,
        Out_I_we0 => fft_stage_121_U0_Out_I_we0,
        Out_I_d0 => fft_stage_121_U0_Out_I_d0,
        Out_I_address1 => fft_stage_121_U0_Out_I_address1,
        Out_I_ce1 => fft_stage_121_U0_Out_I_ce1,
        Out_I_we1 => fft_stage_121_U0_Out_I_we1,
        Out_I_d1 => fft_stage_121_U0_Out_I_d1);

    fft_stage_122_U0 : component fft_stage_122
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fft_stage_122_U0_ap_start,
        ap_done => fft_stage_122_U0_ap_done,
        ap_continue => fft_stage_122_U0_ap_continue,
        ap_idle => fft_stage_122_U0_ap_idle,
        ap_ready => fft_stage_122_U0_ap_ready,
        X_R_address0 => fft_stage_122_U0_X_R_address0,
        X_R_ce0 => fft_stage_122_U0_X_R_ce0,
        X_R_q0 => Stage_R_4_t_q0,
        X_R_address1 => fft_stage_122_U0_X_R_address1,
        X_R_ce1 => fft_stage_122_U0_X_R_ce1,
        X_R_q1 => Stage_R_4_t_q1,
        X_I_address0 => fft_stage_122_U0_X_I_address0,
        X_I_ce0 => fft_stage_122_U0_X_I_ce0,
        X_I_q0 => Stage_I_4_t_q0,
        X_I_address1 => fft_stage_122_U0_X_I_address1,
        X_I_ce1 => fft_stage_122_U0_X_I_ce1,
        X_I_q1 => Stage_I_4_t_q1,
        Out_R_address0 => fft_stage_122_U0_Out_R_address0,
        Out_R_ce0 => fft_stage_122_U0_Out_R_ce0,
        Out_R_we0 => fft_stage_122_U0_Out_R_we0,
        Out_R_d0 => fft_stage_122_U0_Out_R_d0,
        Out_R_address1 => fft_stage_122_U0_Out_R_address1,
        Out_R_ce1 => fft_stage_122_U0_Out_R_ce1,
        Out_R_we1 => fft_stage_122_U0_Out_R_we1,
        Out_R_d1 => fft_stage_122_U0_Out_R_d1,
        Out_I_address0 => fft_stage_122_U0_Out_I_address0,
        Out_I_ce0 => fft_stage_122_U0_Out_I_ce0,
        Out_I_we0 => fft_stage_122_U0_Out_I_we0,
        Out_I_d0 => fft_stage_122_U0_Out_I_d0,
        Out_I_address1 => fft_stage_122_U0_Out_I_address1,
        Out_I_ce1 => fft_stage_122_U0_Out_I_ce1,
        Out_I_we1 => fft_stage_122_U0_Out_I_we1,
        Out_I_d1 => fft_stage_122_U0_Out_I_d1);

    fft_stage_123_U0 : component fft_stage_123
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fft_stage_123_U0_ap_start,
        ap_done => fft_stage_123_U0_ap_done,
        ap_continue => fft_stage_123_U0_ap_continue,
        ap_idle => fft_stage_123_U0_ap_idle,
        ap_ready => fft_stage_123_U0_ap_ready,
        X_R_address0 => fft_stage_123_U0_X_R_address0,
        X_R_ce0 => fft_stage_123_U0_X_R_ce0,
        X_R_q0 => Stage_R_5_t_q0,
        X_R_address1 => fft_stage_123_U0_X_R_address1,
        X_R_ce1 => fft_stage_123_U0_X_R_ce1,
        X_R_q1 => Stage_R_5_t_q1,
        X_I_address0 => fft_stage_123_U0_X_I_address0,
        X_I_ce0 => fft_stage_123_U0_X_I_ce0,
        X_I_q0 => Stage_I_5_t_q0,
        X_I_address1 => fft_stage_123_U0_X_I_address1,
        X_I_ce1 => fft_stage_123_U0_X_I_ce1,
        X_I_q1 => Stage_I_5_t_q1,
        Out_R_address0 => fft_stage_123_U0_Out_R_address0,
        Out_R_ce0 => fft_stage_123_U0_Out_R_ce0,
        Out_R_we0 => fft_stage_123_U0_Out_R_we0,
        Out_R_d0 => fft_stage_123_U0_Out_R_d0,
        Out_R_address1 => fft_stage_123_U0_Out_R_address1,
        Out_R_ce1 => fft_stage_123_U0_Out_R_ce1,
        Out_R_we1 => fft_stage_123_U0_Out_R_we1,
        Out_R_d1 => fft_stage_123_U0_Out_R_d1,
        Out_I_address0 => fft_stage_123_U0_Out_I_address0,
        Out_I_ce0 => fft_stage_123_U0_Out_I_ce0,
        Out_I_we0 => fft_stage_123_U0_Out_I_we0,
        Out_I_d0 => fft_stage_123_U0_Out_I_d0,
        Out_I_address1 => fft_stage_123_U0_Out_I_address1,
        Out_I_ce1 => fft_stage_123_U0_Out_I_ce1,
        Out_I_we1 => fft_stage_123_U0_Out_I_we1,
        Out_I_d1 => fft_stage_123_U0_Out_I_d1);

    fft_stage_124_U0 : component fft_stage_124
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fft_stage_124_U0_ap_start,
        ap_done => fft_stage_124_U0_ap_done,
        ap_continue => fft_stage_124_U0_ap_continue,
        ap_idle => fft_stage_124_U0_ap_idle,
        ap_ready => fft_stage_124_U0_ap_ready,
        X_R_address0 => fft_stage_124_U0_X_R_address0,
        X_R_ce0 => fft_stage_124_U0_X_R_ce0,
        X_R_q0 => Stage_R_6_t_q0,
        X_R_address1 => fft_stage_124_U0_X_R_address1,
        X_R_ce1 => fft_stage_124_U0_X_R_ce1,
        X_R_q1 => Stage_R_6_t_q1,
        X_I_address0 => fft_stage_124_U0_X_I_address0,
        X_I_ce0 => fft_stage_124_U0_X_I_ce0,
        X_I_q0 => Stage_I_6_t_q0,
        X_I_address1 => fft_stage_124_U0_X_I_address1,
        X_I_ce1 => fft_stage_124_U0_X_I_ce1,
        X_I_q1 => Stage_I_6_t_q1,
        Out_R_address0 => fft_stage_124_U0_Out_R_address0,
        Out_R_ce0 => fft_stage_124_U0_Out_R_ce0,
        Out_R_we0 => fft_stage_124_U0_Out_R_we0,
        Out_R_d0 => fft_stage_124_U0_Out_R_d0,
        Out_R_address1 => fft_stage_124_U0_Out_R_address1,
        Out_R_ce1 => fft_stage_124_U0_Out_R_ce1,
        Out_R_we1 => fft_stage_124_U0_Out_R_we1,
        Out_R_d1 => fft_stage_124_U0_Out_R_d1,
        Out_I_address0 => fft_stage_124_U0_Out_I_address0,
        Out_I_ce0 => fft_stage_124_U0_Out_I_ce0,
        Out_I_we0 => fft_stage_124_U0_Out_I_we0,
        Out_I_d0 => fft_stage_124_U0_Out_I_d0,
        Out_I_address1 => fft_stage_124_U0_Out_I_address1,
        Out_I_ce1 => fft_stage_124_U0_Out_I_ce1,
        Out_I_we1 => fft_stage_124_U0_Out_I_we1,
        Out_I_d1 => fft_stage_124_U0_Out_I_d1);

    fft_stage_125_U0 : component fft_stage_125
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fft_stage_125_U0_ap_start,
        ap_done => fft_stage_125_U0_ap_done,
        ap_continue => fft_stage_125_U0_ap_continue,
        ap_idle => fft_stage_125_U0_ap_idle,
        ap_ready => fft_stage_125_U0_ap_ready,
        X_R_address0 => fft_stage_125_U0_X_R_address0,
        X_R_ce0 => fft_stage_125_U0_X_R_ce0,
        X_R_q0 => Stage_R_7_t_q0,
        X_R_address1 => fft_stage_125_U0_X_R_address1,
        X_R_ce1 => fft_stage_125_U0_X_R_ce1,
        X_R_q1 => Stage_R_7_t_q1,
        X_I_address0 => fft_stage_125_U0_X_I_address0,
        X_I_ce0 => fft_stage_125_U0_X_I_ce0,
        X_I_q0 => Stage_I_7_t_q0,
        X_I_address1 => fft_stage_125_U0_X_I_address1,
        X_I_ce1 => fft_stage_125_U0_X_I_ce1,
        X_I_q1 => Stage_I_7_t_q1,
        Out_R_address0 => fft_stage_125_U0_Out_R_address0,
        Out_R_ce0 => fft_stage_125_U0_Out_R_ce0,
        Out_R_we0 => fft_stage_125_U0_Out_R_we0,
        Out_R_d0 => fft_stage_125_U0_Out_R_d0,
        Out_R_address1 => fft_stage_125_U0_Out_R_address1,
        Out_R_ce1 => fft_stage_125_U0_Out_R_ce1,
        Out_R_we1 => fft_stage_125_U0_Out_R_we1,
        Out_R_d1 => fft_stage_125_U0_Out_R_d1,
        Out_I_address0 => fft_stage_125_U0_Out_I_address0,
        Out_I_ce0 => fft_stage_125_U0_Out_I_ce0,
        Out_I_we0 => fft_stage_125_U0_Out_I_we0,
        Out_I_d0 => fft_stage_125_U0_Out_I_d0,
        Out_I_address1 => fft_stage_125_U0_Out_I_address1,
        Out_I_ce1 => fft_stage_125_U0_Out_I_ce1,
        Out_I_we1 => fft_stage_125_U0_Out_I_we1,
        Out_I_d1 => fft_stage_125_U0_Out_I_d1);

    fft_stage_126_U0 : component fft_stage_126
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fft_stage_126_U0_ap_start,
        ap_done => fft_stage_126_U0_ap_done,
        ap_continue => fft_stage_126_U0_ap_continue,
        ap_idle => fft_stage_126_U0_ap_idle,
        ap_ready => fft_stage_126_U0_ap_ready,
        X_R_address0 => fft_stage_126_U0_X_R_address0,
        X_R_ce0 => fft_stage_126_U0_X_R_ce0,
        X_R_q0 => Stage_R_8_t_q0,
        X_R_address1 => fft_stage_126_U0_X_R_address1,
        X_R_ce1 => fft_stage_126_U0_X_R_ce1,
        X_R_q1 => Stage_R_8_t_q1,
        X_I_address0 => fft_stage_126_U0_X_I_address0,
        X_I_ce0 => fft_stage_126_U0_X_I_ce0,
        X_I_q0 => Stage_I_8_t_q0,
        X_I_address1 => fft_stage_126_U0_X_I_address1,
        X_I_ce1 => fft_stage_126_U0_X_I_ce1,
        X_I_q1 => Stage_I_8_t_q1,
        Out_R_address0 => fft_stage_126_U0_Out_R_address0,
        Out_R_ce0 => fft_stage_126_U0_Out_R_ce0,
        Out_R_we0 => fft_stage_126_U0_Out_R_we0,
        Out_R_d0 => fft_stage_126_U0_Out_R_d0,
        Out_R_address1 => fft_stage_126_U0_Out_R_address1,
        Out_R_ce1 => fft_stage_126_U0_Out_R_ce1,
        Out_R_we1 => fft_stage_126_U0_Out_R_we1,
        Out_R_d1 => fft_stage_126_U0_Out_R_d1,
        Out_I_address0 => fft_stage_126_U0_Out_I_address0,
        Out_I_ce0 => fft_stage_126_U0_Out_I_ce0,
        Out_I_we0 => fft_stage_126_U0_Out_I_we0,
        Out_I_d0 => fft_stage_126_U0_Out_I_d0,
        Out_I_address1 => fft_stage_126_U0_Out_I_address1,
        Out_I_ce1 => fft_stage_126_U0_Out_I_ce1,
        Out_I_we1 => fft_stage_126_U0_Out_I_we1,
        Out_I_d1 => fft_stage_126_U0_Out_I_d1);

    fft_stage_U0 : component fft_stage
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => fft_stage_U0_ap_start,
        ap_done => fft_stage_U0_ap_done,
        ap_continue => fft_stage_U0_ap_continue,
        ap_idle => fft_stage_U0_ap_idle,
        ap_ready => fft_stage_U0_ap_ready,
        X_R_address0 => fft_stage_U0_X_R_address0,
        X_R_ce0 => fft_stage_U0_X_R_ce0,
        X_R_q0 => Stage_R_9_t_q0,
        X_R_address1 => fft_stage_U0_X_R_address1,
        X_R_ce1 => fft_stage_U0_X_R_ce1,
        X_R_q1 => Stage_R_9_t_q1,
        X_I_address0 => fft_stage_U0_X_I_address0,
        X_I_ce0 => fft_stage_U0_X_I_ce0,
        X_I_q0 => Stage_I_9_t_q0,
        X_I_address1 => fft_stage_U0_X_I_address1,
        X_I_ce1 => fft_stage_U0_X_I_ce1,
        X_I_q1 => Stage_I_9_t_q1,
        Out_R_address0 => fft_stage_U0_Out_R_address0,
        Out_R_ce0 => fft_stage_U0_Out_R_ce0,
        Out_R_we0 => fft_stage_U0_Out_R_we0,
        Out_R_d0 => fft_stage_U0_Out_R_d0,
        Out_R_address1 => fft_stage_U0_Out_R_address1,
        Out_R_ce1 => fft_stage_U0_Out_R_ce1,
        Out_R_we1 => fft_stage_U0_Out_R_we1,
        Out_R_d1 => fft_stage_U0_Out_R_d1,
        Out_I_address0 => fft_stage_U0_Out_I_address0,
        Out_I_ce0 => fft_stage_U0_Out_I_ce0,
        Out_I_we0 => fft_stage_U0_Out_I_we0,
        Out_I_d0 => fft_stage_U0_Out_I_d0,
        Out_I_address1 => fft_stage_U0_Out_I_address1,
        Out_I_ce1 => fft_stage_U0_Out_I_ce1,
        Out_I_we1 => fft_stage_U0_Out_I_we1,
        Out_I_d1 => fft_stage_U0_Out_I_d1);





    ap_sync_reg_channel_write_Stage_I_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_I_0 <= ap_const_logic_0;
            else
                if (((fft_streaming_Loop_1_U0_ap_done and fft_streaming_Loop_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_I_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_I_0 <= ap_sync_channel_write_Stage_I_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_I_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_I_1 <= ap_const_logic_0;
            else
                if (((fft_stage_118_U0_ap_done and fft_stage_118_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_I_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_I_1 <= ap_sync_channel_write_Stage_I_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_I_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_I_2 <= ap_const_logic_0;
            else
                if (((fft_stage_119_U0_ap_done and fft_stage_119_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_I_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_I_2 <= ap_sync_channel_write_Stage_I_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_I_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_I_3 <= ap_const_logic_0;
            else
                if (((fft_stage_120_U0_ap_done and fft_stage_120_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_I_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_I_3 <= ap_sync_channel_write_Stage_I_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_I_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_I_4 <= ap_const_logic_0;
            else
                if (((fft_stage_121_U0_ap_done and fft_stage_121_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_I_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_I_4 <= ap_sync_channel_write_Stage_I_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_I_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_I_5 <= ap_const_logic_0;
            else
                if (((fft_stage_122_U0_ap_done and fft_stage_122_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_I_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_I_5 <= ap_sync_channel_write_Stage_I_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_I_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_I_6 <= ap_const_logic_0;
            else
                if (((fft_stage_123_U0_ap_done and fft_stage_123_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_I_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_I_6 <= ap_sync_channel_write_Stage_I_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_I_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_I_7 <= ap_const_logic_0;
            else
                if (((fft_stage_124_U0_ap_done and fft_stage_124_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_I_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_I_7 <= ap_sync_channel_write_Stage_I_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_I_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_I_8 <= ap_const_logic_0;
            else
                if (((fft_stage_125_U0_ap_done and fft_stage_125_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_I_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_I_8 <= ap_sync_channel_write_Stage_I_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_I_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_I_9 <= ap_const_logic_0;
            else
                if (((fft_stage_126_U0_ap_done and fft_stage_126_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_I_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_I_9 <= ap_sync_channel_write_Stage_I_9;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_R_0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_R_0 <= ap_const_logic_0;
            else
                if (((fft_streaming_Loop_1_U0_ap_done and fft_streaming_Loop_1_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_R_0 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_R_0 <= ap_sync_channel_write_Stage_R_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_R_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_R_1 <= ap_const_logic_0;
            else
                if (((fft_stage_118_U0_ap_done and fft_stage_118_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_R_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_R_1 <= ap_sync_channel_write_Stage_R_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_R_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_R_2 <= ap_const_logic_0;
            else
                if (((fft_stage_119_U0_ap_done and fft_stage_119_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_R_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_R_2 <= ap_sync_channel_write_Stage_R_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_R_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_R_3 <= ap_const_logic_0;
            else
                if (((fft_stage_120_U0_ap_done and fft_stage_120_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_R_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_R_3 <= ap_sync_channel_write_Stage_R_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_R_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_R_4 <= ap_const_logic_0;
            else
                if (((fft_stage_121_U0_ap_done and fft_stage_121_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_R_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_R_4 <= ap_sync_channel_write_Stage_R_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_R_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_R_5 <= ap_const_logic_0;
            else
                if (((fft_stage_122_U0_ap_done and fft_stage_122_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_R_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_R_5 <= ap_sync_channel_write_Stage_R_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_R_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_R_6 <= ap_const_logic_0;
            else
                if (((fft_stage_123_U0_ap_done and fft_stage_123_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_R_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_R_6 <= ap_sync_channel_write_Stage_R_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_R_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_R_7 <= ap_const_logic_0;
            else
                if (((fft_stage_124_U0_ap_done and fft_stage_124_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_R_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_R_7 <= ap_sync_channel_write_Stage_R_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_R_8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_R_8 <= ap_const_logic_0;
            else
                if (((fft_stage_125_U0_ap_done and fft_stage_125_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_R_8 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_R_8 <= ap_sync_channel_write_Stage_R_8;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_Stage_R_9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_Stage_R_9 <= ap_const_logic_0;
            else
                if (((fft_stage_126_U0_ap_done and fft_stage_126_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_Stage_R_9 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_Stage_R_9 <= ap_sync_channel_write_Stage_R_9;
                end if; 
            end if;
        end if;
    end process;

    OUT_I_address0 <= fft_stage_U0_Out_I_address0;
    OUT_I_address1 <= fft_stage_U0_Out_I_address1;
    OUT_I_ce0 <= fft_stage_U0_Out_I_ce0;
    OUT_I_ce1 <= fft_stage_U0_Out_I_ce1;
    OUT_I_d0 <= fft_stage_U0_Out_I_d0;
    OUT_I_d1 <= fft_stage_U0_Out_I_d1;
    OUT_I_we0 <= fft_stage_U0_Out_I_we0;
    OUT_I_we1 <= fft_stage_U0_Out_I_we1;
    OUT_R_address0 <= fft_stage_U0_Out_R_address0;
    OUT_R_address1 <= fft_stage_U0_Out_R_address1;
    OUT_R_ce0 <= fft_stage_U0_Out_R_ce0;
    OUT_R_ce1 <= fft_stage_U0_Out_R_ce1;
    OUT_R_d0 <= fft_stage_U0_Out_R_d0;
    OUT_R_d1 <= fft_stage_U0_Out_R_d1;
    OUT_R_we0 <= fft_stage_U0_Out_R_we0;
    OUT_R_we1 <= fft_stage_U0_Out_R_we1;
    Stage_I_0_t_d1 <= ap_const_lv32_0;
    Stage_I_0_t_we1 <= ap_const_logic_0;
    Stage_R_0_t_d1 <= ap_const_lv32_0;
    Stage_R_0_t_we1 <= ap_const_logic_0;
    X_I_address0 <= fft_streaming_Loop_1_U0_X_I_address0;
    X_I_address1 <= ap_const_lv10_0;
    X_I_ce0 <= fft_streaming_Loop_1_U0_X_I_ce0;
    X_I_ce1 <= ap_const_logic_0;
    X_I_d0 <= ap_const_lv32_0;
    X_I_d1 <= ap_const_lv32_0;
    X_I_we0 <= ap_const_logic_0;
    X_I_we1 <= ap_const_logic_0;
    X_R_address0 <= fft_streaming_Loop_1_U0_X_R_address0;
    X_R_address1 <= ap_const_lv10_0;
    X_R_ce0 <= fft_streaming_Loop_1_U0_X_R_ce0;
    X_R_ce1 <= ap_const_logic_0;
    X_R_d0 <= ap_const_lv32_0;
    X_R_d1 <= ap_const_lv32_0;
    X_R_we0 <= ap_const_logic_0;
    X_R_we1 <= ap_const_logic_0;
    ap_channel_done_Stage_I_0 <= (fft_streaming_Loop_1_U0_ap_done and (ap_sync_reg_channel_write_Stage_I_0 xor ap_const_logic_1));
    ap_channel_done_Stage_I_1 <= (fft_stage_118_U0_ap_done and (ap_sync_reg_channel_write_Stage_I_1 xor ap_const_logic_1));
    ap_channel_done_Stage_I_2 <= (fft_stage_119_U0_ap_done and (ap_sync_reg_channel_write_Stage_I_2 xor ap_const_logic_1));
    ap_channel_done_Stage_I_3 <= (fft_stage_120_U0_ap_done and (ap_sync_reg_channel_write_Stage_I_3 xor ap_const_logic_1));
    ap_channel_done_Stage_I_4 <= (fft_stage_121_U0_ap_done and (ap_sync_reg_channel_write_Stage_I_4 xor ap_const_logic_1));
    ap_channel_done_Stage_I_5 <= (fft_stage_122_U0_ap_done and (ap_sync_reg_channel_write_Stage_I_5 xor ap_const_logic_1));
    ap_channel_done_Stage_I_6 <= (fft_stage_123_U0_ap_done and (ap_sync_reg_channel_write_Stage_I_6 xor ap_const_logic_1));
    ap_channel_done_Stage_I_7 <= (fft_stage_124_U0_ap_done and (ap_sync_reg_channel_write_Stage_I_7 xor ap_const_logic_1));
    ap_channel_done_Stage_I_8 <= (fft_stage_125_U0_ap_done and (ap_sync_reg_channel_write_Stage_I_8 xor ap_const_logic_1));
    ap_channel_done_Stage_I_9 <= (fft_stage_126_U0_ap_done and (ap_sync_reg_channel_write_Stage_I_9 xor ap_const_logic_1));
    ap_channel_done_Stage_R_0 <= (fft_streaming_Loop_1_U0_ap_done and (ap_sync_reg_channel_write_Stage_R_0 xor ap_const_logic_1));
    ap_channel_done_Stage_R_1 <= (fft_stage_118_U0_ap_done and (ap_sync_reg_channel_write_Stage_R_1 xor ap_const_logic_1));
    ap_channel_done_Stage_R_2 <= (fft_stage_119_U0_ap_done and (ap_sync_reg_channel_write_Stage_R_2 xor ap_const_logic_1));
    ap_channel_done_Stage_R_3 <= (fft_stage_120_U0_ap_done and (ap_sync_reg_channel_write_Stage_R_3 xor ap_const_logic_1));
    ap_channel_done_Stage_R_4 <= (fft_stage_121_U0_ap_done and (ap_sync_reg_channel_write_Stage_R_4 xor ap_const_logic_1));
    ap_channel_done_Stage_R_5 <= (fft_stage_122_U0_ap_done and (ap_sync_reg_channel_write_Stage_R_5 xor ap_const_logic_1));
    ap_channel_done_Stage_R_6 <= (fft_stage_123_U0_ap_done and (ap_sync_reg_channel_write_Stage_R_6 xor ap_const_logic_1));
    ap_channel_done_Stage_R_7 <= (fft_stage_124_U0_ap_done and (ap_sync_reg_channel_write_Stage_R_7 xor ap_const_logic_1));
    ap_channel_done_Stage_R_8 <= (fft_stage_125_U0_ap_done and (ap_sync_reg_channel_write_Stage_R_8 xor ap_const_logic_1));
    ap_channel_done_Stage_R_9 <= (fft_stage_126_U0_ap_done and (ap_sync_reg_channel_write_Stage_R_9 xor ap_const_logic_1));
    ap_done <= fft_stage_U0_ap_done;
    ap_idle <= (fft_streaming_Loop_1_U0_ap_idle and fft_stage_U0_ap_idle and fft_stage_126_U0_ap_idle and fft_stage_125_U0_ap_idle and fft_stage_124_U0_ap_idle and fft_stage_123_U0_ap_idle and fft_stage_122_U0_ap_idle and fft_stage_121_U0_ap_idle and fft_stage_120_U0_ap_idle and fft_stage_119_U0_ap_idle and fft_stage_118_U0_ap_idle and (ap_const_logic_1 xor Stage_I_9_t_empty_n) and (ap_const_logic_1 xor Stage_R_9_t_empty_n) and (ap_const_logic_1 xor Stage_I_8_t_empty_n) and (ap_const_logic_1 xor Stage_R_8_t_empty_n) and (ap_const_logic_1 xor Stage_I_7_t_empty_n) and (ap_const_logic_1 xor Stage_R_7_t_empty_n) and (ap_const_logic_1 xor Stage_I_6_t_empty_n) and (ap_const_logic_1 xor Stage_R_6_t_empty_n) and (ap_const_logic_1 xor Stage_I_5_t_empty_n) and (ap_const_logic_1 xor Stage_R_5_t_empty_n) and (ap_const_logic_1 xor Stage_I_4_t_empty_n) and (ap_const_logic_1 xor Stage_R_4_t_empty_n) and (ap_const_logic_1 xor Stage_I_3_t_empty_n) and (ap_const_logic_1 xor Stage_R_3_t_empty_n) and (ap_const_logic_1 xor Stage_I_2_t_empty_n) and (ap_const_logic_1 xor Stage_R_2_t_empty_n) and (ap_const_logic_1 xor Stage_I_1_t_empty_n) and (ap_const_logic_1 xor Stage_R_1_t_empty_n) and (ap_const_logic_1 xor Stage_I_0_t_empty_n) and (ap_const_logic_1 xor Stage_R_0_t_empty_n));
    ap_ready <= fft_streaming_Loop_1_U0_ap_ready;
    ap_sync_channel_write_Stage_I_0 <= ((fft_streaming_Loop_1_U0_Stage_I_0_full_n and ap_channel_done_Stage_I_0) or ap_sync_reg_channel_write_Stage_I_0);
    ap_sync_channel_write_Stage_I_1 <= ((fft_stage_118_U0_Out_I_full_n and ap_channel_done_Stage_I_1) or ap_sync_reg_channel_write_Stage_I_1);
    ap_sync_channel_write_Stage_I_2 <= ((fft_stage_119_U0_Out_I_full_n and ap_channel_done_Stage_I_2) or ap_sync_reg_channel_write_Stage_I_2);
    ap_sync_channel_write_Stage_I_3 <= ((fft_stage_120_U0_Out_I_full_n and ap_channel_done_Stage_I_3) or ap_sync_reg_channel_write_Stage_I_3);
    ap_sync_channel_write_Stage_I_4 <= ((fft_stage_121_U0_Out_I_full_n and ap_channel_done_Stage_I_4) or ap_sync_reg_channel_write_Stage_I_4);
    ap_sync_channel_write_Stage_I_5 <= ((fft_stage_122_U0_Out_I_full_n and ap_channel_done_Stage_I_5) or ap_sync_reg_channel_write_Stage_I_5);
    ap_sync_channel_write_Stage_I_6 <= ((fft_stage_123_U0_Out_I_full_n and ap_channel_done_Stage_I_6) or ap_sync_reg_channel_write_Stage_I_6);
    ap_sync_channel_write_Stage_I_7 <= ((fft_stage_124_U0_Out_I_full_n and ap_channel_done_Stage_I_7) or ap_sync_reg_channel_write_Stage_I_7);
    ap_sync_channel_write_Stage_I_8 <= ((fft_stage_125_U0_Out_I_full_n and ap_channel_done_Stage_I_8) or ap_sync_reg_channel_write_Stage_I_8);
    ap_sync_channel_write_Stage_I_9 <= ((fft_stage_126_U0_Out_I_full_n and ap_channel_done_Stage_I_9) or ap_sync_reg_channel_write_Stage_I_9);
    ap_sync_channel_write_Stage_R_0 <= ((fft_streaming_Loop_1_U0_Stage_R_0_full_n and ap_channel_done_Stage_R_0) or ap_sync_reg_channel_write_Stage_R_0);
    ap_sync_channel_write_Stage_R_1 <= ((fft_stage_118_U0_Out_R_full_n and ap_channel_done_Stage_R_1) or ap_sync_reg_channel_write_Stage_R_1);
    ap_sync_channel_write_Stage_R_2 <= ((fft_stage_119_U0_Out_R_full_n and ap_channel_done_Stage_R_2) or ap_sync_reg_channel_write_Stage_R_2);
    ap_sync_channel_write_Stage_R_3 <= ((fft_stage_120_U0_Out_R_full_n and ap_channel_done_Stage_R_3) or ap_sync_reg_channel_write_Stage_R_3);
    ap_sync_channel_write_Stage_R_4 <= ((fft_stage_121_U0_Out_R_full_n and ap_channel_done_Stage_R_4) or ap_sync_reg_channel_write_Stage_R_4);
    ap_sync_channel_write_Stage_R_5 <= ((fft_stage_122_U0_Out_R_full_n and ap_channel_done_Stage_R_5) or ap_sync_reg_channel_write_Stage_R_5);
    ap_sync_channel_write_Stage_R_6 <= ((fft_stage_123_U0_Out_R_full_n and ap_channel_done_Stage_R_6) or ap_sync_reg_channel_write_Stage_R_6);
    ap_sync_channel_write_Stage_R_7 <= ((fft_stage_124_U0_Out_R_full_n and ap_channel_done_Stage_R_7) or ap_sync_reg_channel_write_Stage_R_7);
    ap_sync_channel_write_Stage_R_8 <= ((fft_stage_125_U0_Out_R_full_n and ap_channel_done_Stage_R_8) or ap_sync_reg_channel_write_Stage_R_8);
    ap_sync_channel_write_Stage_R_9 <= ((fft_stage_126_U0_Out_R_full_n and ap_channel_done_Stage_R_9) or ap_sync_reg_channel_write_Stage_R_9);
    ap_sync_continue <= ap_continue;
    ap_sync_done <= fft_stage_U0_ap_done;
    ap_sync_ready <= fft_streaming_Loop_1_U0_ap_ready;
    fft_stage_118_U0_Out_I_full_n <= Stage_I_1_i_full_n;
    fft_stage_118_U0_Out_R_full_n <= Stage_R_1_i_full_n;
    fft_stage_118_U0_ap_continue <= (ap_sync_channel_write_Stage_R_1 and ap_sync_channel_write_Stage_I_1);
    fft_stage_118_U0_ap_start <= (Stage_R_0_t_empty_n and Stage_I_0_t_empty_n);
    fft_stage_118_U0_start_full_n <= ap_const_logic_1;
    fft_stage_118_U0_start_write <= ap_const_logic_0;
    fft_stage_119_U0_Out_I_full_n <= Stage_I_2_i_full_n;
    fft_stage_119_U0_Out_R_full_n <= Stage_R_2_i_full_n;
    fft_stage_119_U0_ap_continue <= (ap_sync_channel_write_Stage_R_2 and ap_sync_channel_write_Stage_I_2);
    fft_stage_119_U0_ap_start <= (Stage_R_1_t_empty_n and Stage_I_1_t_empty_n);
    fft_stage_119_U0_start_full_n <= ap_const_logic_1;
    fft_stage_119_U0_start_write <= ap_const_logic_0;
    fft_stage_120_U0_Out_I_full_n <= Stage_I_3_i_full_n;
    fft_stage_120_U0_Out_R_full_n <= Stage_R_3_i_full_n;
    fft_stage_120_U0_ap_continue <= (ap_sync_channel_write_Stage_R_3 and ap_sync_channel_write_Stage_I_3);
    fft_stage_120_U0_ap_start <= (Stage_R_2_t_empty_n and Stage_I_2_t_empty_n);
    fft_stage_120_U0_start_full_n <= ap_const_logic_1;
    fft_stage_120_U0_start_write <= ap_const_logic_0;
    fft_stage_121_U0_Out_I_full_n <= Stage_I_4_i_full_n;
    fft_stage_121_U0_Out_R_full_n <= Stage_R_4_i_full_n;
    fft_stage_121_U0_ap_continue <= (ap_sync_channel_write_Stage_R_4 and ap_sync_channel_write_Stage_I_4);
    fft_stage_121_U0_ap_start <= (Stage_R_3_t_empty_n and Stage_I_3_t_empty_n);
    fft_stage_121_U0_start_full_n <= ap_const_logic_1;
    fft_stage_121_U0_start_write <= ap_const_logic_0;
    fft_stage_122_U0_Out_I_full_n <= Stage_I_5_i_full_n;
    fft_stage_122_U0_Out_R_full_n <= Stage_R_5_i_full_n;
    fft_stage_122_U0_ap_continue <= (ap_sync_channel_write_Stage_R_5 and ap_sync_channel_write_Stage_I_5);
    fft_stage_122_U0_ap_start <= (Stage_R_4_t_empty_n and Stage_I_4_t_empty_n);
    fft_stage_122_U0_start_full_n <= ap_const_logic_1;
    fft_stage_122_U0_start_write <= ap_const_logic_0;
    fft_stage_123_U0_Out_I_full_n <= Stage_I_6_i_full_n;
    fft_stage_123_U0_Out_R_full_n <= Stage_R_6_i_full_n;
    fft_stage_123_U0_ap_continue <= (ap_sync_channel_write_Stage_R_6 and ap_sync_channel_write_Stage_I_6);
    fft_stage_123_U0_ap_start <= (Stage_R_5_t_empty_n and Stage_I_5_t_empty_n);
    fft_stage_123_U0_start_full_n <= ap_const_logic_1;
    fft_stage_123_U0_start_write <= ap_const_logic_0;
    fft_stage_124_U0_Out_I_full_n <= Stage_I_7_i_full_n;
    fft_stage_124_U0_Out_R_full_n <= Stage_R_7_i_full_n;
    fft_stage_124_U0_ap_continue <= (ap_sync_channel_write_Stage_R_7 and ap_sync_channel_write_Stage_I_7);
    fft_stage_124_U0_ap_start <= (Stage_R_6_t_empty_n and Stage_I_6_t_empty_n);
    fft_stage_124_U0_start_full_n <= ap_const_logic_1;
    fft_stage_124_U0_start_write <= ap_const_logic_0;
    fft_stage_125_U0_Out_I_full_n <= Stage_I_8_i_full_n;
    fft_stage_125_U0_Out_R_full_n <= Stage_R_8_i_full_n;
    fft_stage_125_U0_ap_continue <= (ap_sync_channel_write_Stage_R_8 and ap_sync_channel_write_Stage_I_8);
    fft_stage_125_U0_ap_start <= (Stage_R_7_t_empty_n and Stage_I_7_t_empty_n);
    fft_stage_125_U0_start_full_n <= ap_const_logic_1;
    fft_stage_125_U0_start_write <= ap_const_logic_0;
    fft_stage_126_U0_Out_I_full_n <= Stage_I_9_i_full_n;
    fft_stage_126_U0_Out_R_full_n <= Stage_R_9_i_full_n;
    fft_stage_126_U0_ap_continue <= (ap_sync_channel_write_Stage_R_9 and ap_sync_channel_write_Stage_I_9);
    fft_stage_126_U0_ap_start <= (Stage_R_8_t_empty_n and Stage_I_8_t_empty_n);
    fft_stage_126_U0_start_full_n <= ap_const_logic_1;
    fft_stage_126_U0_start_write <= ap_const_logic_0;
    fft_stage_U0_ap_continue <= ap_continue;
    fft_stage_U0_ap_start <= (Stage_R_9_t_empty_n and Stage_I_9_t_empty_n);
    fft_stage_U0_start_full_n <= ap_const_logic_1;
    fft_stage_U0_start_write <= ap_const_logic_0;
    fft_streaming_Loop_1_U0_Stage_I_0_full_n <= Stage_I_0_i_full_n;
    fft_streaming_Loop_1_U0_Stage_R_0_full_n <= Stage_R_0_i_full_n;
    fft_streaming_Loop_1_U0_ap_continue <= (ap_sync_channel_write_Stage_R_0 and ap_sync_channel_write_Stage_I_0);
    fft_streaming_Loop_1_U0_ap_start <= ap_start;
    fft_streaming_Loop_1_U0_start_full_n <= ap_const_logic_1;
    fft_streaming_Loop_1_U0_start_write <= ap_const_logic_0;
end behav;
