{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 22 14:45:21 2018 " "Info: Processing started: Tue May 22 14:45:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPR0 -c CPR0 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPR0 -c CPR0 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "MUL CPR0 13.221 ns Longest " "Info: Longest tpd from source pin \"MUL\" to destination pin \"CPR0\" is 13.221 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.923 ns) 0.923 ns MUL 1 PIN PIN_57 1 " "Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_57; Fanout = 1; PIN Node = 'MUL'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MUL } "NODE_NAME" } } { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR0/CPR0.bdf" { { 224 80 248 240 "MUL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.684 ns) + CELL(0.521 ns) 7.128 ns inst8~304 2 COMB LCCOMB_X1_Y9_N24 1 " "Info: 2: + IC(5.684 ns) + CELL(0.521 ns) = 7.128 ns; Loc. = LCCOMB_X1_Y9_N24; Fanout = 1; COMB Node = 'inst8~304'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.205 ns" { MUL inst8~304 } "NODE_NAME" } } { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR0/CPR0.bdf" { { 216 680 744 296 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.544 ns) 7.981 ns inst8~306 3 COMB LCCOMB_X1_Y9_N12 1 " "Info: 3: + IC(0.309 ns) + CELL(0.544 ns) = 7.981 ns; Loc. = LCCOMB_X1_Y9_N12; Fanout = 1; COMB Node = 'inst8~306'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.853 ns" { inst8~304 inst8~306 } "NODE_NAME" } } { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR0/CPR0.bdf" { { 216 680 744 296 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.178 ns) 8.449 ns inst8~310 4 COMB LCCOMB_X1_Y9_N4 1 " "Info: 4: + IC(0.290 ns) + CELL(0.178 ns) = 8.449 ns; Loc. = LCCOMB_X1_Y9_N4; Fanout = 1; COMB Node = 'inst8~310'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.468 ns" { inst8~306 inst8~310 } "NODE_NAME" } } { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR0/CPR0.bdf" { { 216 680 744 296 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.706 ns) + CELL(3.066 ns) 13.221 ns CPR0 5 PIN PIN_69 0 " "Info: 5: + IC(1.706 ns) + CELL(3.066 ns) = 13.221 ns; Loc. = PIN_69; Fanout = 0; PIN Node = 'CPR0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.772 ns" { inst8~310 CPR0 } "NODE_NAME" } } { "CPR0.bdf" "" { Schematic "D:/Monday/Project/HardWiring/Controller/CPR0/CPR0.bdf" { { 248 768 944 264 "CPR0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.232 ns ( 39.57 % ) " "Info: Total cell delay = 5.232 ns ( 39.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.989 ns ( 60.43 % ) " "Info: Total interconnect delay = 7.989 ns ( 60.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.221 ns" { MUL inst8~304 inst8~306 inst8~310 CPR0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.221 ns" { MUL {} MUL~combout {} inst8~304 {} inst8~306 {} inst8~310 {} CPR0 {} } { 0.000ns 0.000ns 5.684ns 0.309ns 0.290ns 1.706ns } { 0.000ns 0.923ns 0.521ns 0.544ns 0.178ns 3.066ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 22 14:45:21 2018 " "Info: Processing ended: Tue May 22 14:45:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
