
STM32_PROJEKT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e5b0  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004a4  0800e780  0800e780  0001e780  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ec24  0800ec24  000201d8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ec24  0800ec24  0001ec24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ec2c  0800ec2c  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ec2c  0800ec2c  0001ec2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ec30  0800ec30  0001ec30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800ec34  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000448  200001d8  0800ee0c  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000620  0800ee0c  00020620  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      000000bc  00000000  00000000  00020208  2**0
                  CONTENTS, READONLY
 13 .debug_info   00018750  00000000  00000000  000202c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003c60  00000000  00000000  00038a14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001428  00000000  00000000  0003c678  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f88  00000000  00000000  0003daa0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028fa1  00000000  00000000  0003ea28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001baa1  00000000  00000000  000679c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000f5de4  00000000  00000000  0008346a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006a50  00000000  00000000  00179250  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  0017fca0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_ranges 00000010  00000000  00000000  0017fd0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800e768 	.word	0x0800e768

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	0800e768 	.word	0x0800e768

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_ldivmod>:
 8000cc8:	b97b      	cbnz	r3, 8000cea <__aeabi_ldivmod+0x22>
 8000cca:	b972      	cbnz	r2, 8000cea <__aeabi_ldivmod+0x22>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bfbe      	ittt	lt
 8000cd0:	2000      	movlt	r0, #0
 8000cd2:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000cd6:	e006      	blt.n	8000ce6 <__aeabi_ldivmod+0x1e>
 8000cd8:	bf08      	it	eq
 8000cda:	2800      	cmpeq	r0, #0
 8000cdc:	bf1c      	itt	ne
 8000cde:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ce2:	f04f 30ff 	movne.w	r0, #4294967295
 8000ce6:	f000 b9f1 	b.w	80010cc <__aeabi_idiv0>
 8000cea:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cee:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf2:	2900      	cmp	r1, #0
 8000cf4:	db09      	blt.n	8000d0a <__aeabi_ldivmod+0x42>
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	db1a      	blt.n	8000d30 <__aeabi_ldivmod+0x68>
 8000cfa:	f000 f883 	bl	8000e04 <__udivmoddi4>
 8000cfe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d02:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d06:	b004      	add	sp, #16
 8000d08:	4770      	bx	lr
 8000d0a:	4240      	negs	r0, r0
 8000d0c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d10:	2b00      	cmp	r3, #0
 8000d12:	db1b      	blt.n	8000d4c <__aeabi_ldivmod+0x84>
 8000d14:	f000 f876 	bl	8000e04 <__udivmoddi4>
 8000d18:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d20:	b004      	add	sp, #16
 8000d22:	4240      	negs	r0, r0
 8000d24:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d28:	4252      	negs	r2, r2
 8000d2a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d2e:	4770      	bx	lr
 8000d30:	4252      	negs	r2, r2
 8000d32:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d36:	f000 f865 	bl	8000e04 <__udivmoddi4>
 8000d3a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d3e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d42:	b004      	add	sp, #16
 8000d44:	4240      	negs	r0, r0
 8000d46:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d4a:	4770      	bx	lr
 8000d4c:	4252      	negs	r2, r2
 8000d4e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d52:	f000 f857 	bl	8000e04 <__udivmoddi4>
 8000d56:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d5a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d5e:	b004      	add	sp, #16
 8000d60:	4252      	negs	r2, r2
 8000d62:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d66:	4770      	bx	lr

08000d68 <__aeabi_uldivmod>:
 8000d68:	b953      	cbnz	r3, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6a:	b94a      	cbnz	r2, 8000d80 <__aeabi_uldivmod+0x18>
 8000d6c:	2900      	cmp	r1, #0
 8000d6e:	bf08      	it	eq
 8000d70:	2800      	cmpeq	r0, #0
 8000d72:	bf1c      	itt	ne
 8000d74:	f04f 31ff 	movne.w	r1, #4294967295
 8000d78:	f04f 30ff 	movne.w	r0, #4294967295
 8000d7c:	f000 b9a6 	b.w	80010cc <__aeabi_idiv0>
 8000d80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d88:	f000 f83c 	bl	8000e04 <__udivmoddi4>
 8000d8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d94:	b004      	add	sp, #16
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_d2lz>:
 8000d98:	b538      	push	{r3, r4, r5, lr}
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	4604      	mov	r4, r0
 8000da0:	460d      	mov	r5, r1
 8000da2:	f7ff febb 	bl	8000b1c <__aeabi_dcmplt>
 8000da6:	b928      	cbnz	r0, 8000db4 <__aeabi_d2lz+0x1c>
 8000da8:	4620      	mov	r0, r4
 8000daa:	4629      	mov	r1, r5
 8000dac:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000db0:	f000 b80a 	b.w	8000dc8 <__aeabi_d2ulz>
 8000db4:	4620      	mov	r0, r4
 8000db6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000dba:	f000 f805 	bl	8000dc8 <__aeabi_d2ulz>
 8000dbe:	4240      	negs	r0, r0
 8000dc0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000dc4:	bd38      	pop	{r3, r4, r5, pc}
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_d2ulz>:
 8000dc8:	b5d0      	push	{r4, r6, r7, lr}
 8000dca:	4b0c      	ldr	r3, [pc, #48]	; (8000dfc <__aeabi_d2ulz+0x34>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	4606      	mov	r6, r0
 8000dd0:	460f      	mov	r7, r1
 8000dd2:	f7ff fc31 	bl	8000638 <__aeabi_dmul>
 8000dd6:	f7ff ff07 	bl	8000be8 <__aeabi_d2uiz>
 8000dda:	4604      	mov	r4, r0
 8000ddc:	f7ff fbb2 	bl	8000544 <__aeabi_ui2d>
 8000de0:	4b07      	ldr	r3, [pc, #28]	; (8000e00 <__aeabi_d2ulz+0x38>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	f7ff fc28 	bl	8000638 <__aeabi_dmul>
 8000de8:	4602      	mov	r2, r0
 8000dea:	460b      	mov	r3, r1
 8000dec:	4630      	mov	r0, r6
 8000dee:	4639      	mov	r1, r7
 8000df0:	f7ff fa6a 	bl	80002c8 <__aeabi_dsub>
 8000df4:	f7ff fef8 	bl	8000be8 <__aeabi_d2uiz>
 8000df8:	4621      	mov	r1, r4
 8000dfa:	bdd0      	pop	{r4, r6, r7, pc}
 8000dfc:	3df00000 	.word	0x3df00000
 8000e00:	41f00000 	.word	0x41f00000

08000e04 <__udivmoddi4>:
 8000e04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000e08:	9e08      	ldr	r6, [sp, #32]
 8000e0a:	460d      	mov	r5, r1
 8000e0c:	4604      	mov	r4, r0
 8000e0e:	460f      	mov	r7, r1
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d14a      	bne.n	8000eaa <__udivmoddi4+0xa6>
 8000e14:	428a      	cmp	r2, r1
 8000e16:	4694      	mov	ip, r2
 8000e18:	d965      	bls.n	8000ee6 <__udivmoddi4+0xe2>
 8000e1a:	fab2 f382 	clz	r3, r2
 8000e1e:	b143      	cbz	r3, 8000e32 <__udivmoddi4+0x2e>
 8000e20:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e24:	f1c3 0220 	rsb	r2, r3, #32
 8000e28:	409f      	lsls	r7, r3
 8000e2a:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2e:	4317      	orrs	r7, r2
 8000e30:	409c      	lsls	r4, r3
 8000e32:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000e36:	fa1f f58c 	uxth.w	r5, ip
 8000e3a:	fbb7 f1fe 	udiv	r1, r7, lr
 8000e3e:	0c22      	lsrs	r2, r4, #16
 8000e40:	fb0e 7711 	mls	r7, lr, r1, r7
 8000e44:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000e48:	fb01 f005 	mul.w	r0, r1, r5
 8000e4c:	4290      	cmp	r0, r2
 8000e4e:	d90a      	bls.n	8000e66 <__udivmoddi4+0x62>
 8000e50:	eb1c 0202 	adds.w	r2, ip, r2
 8000e54:	f101 37ff 	add.w	r7, r1, #4294967295
 8000e58:	f080 811c 	bcs.w	8001094 <__udivmoddi4+0x290>
 8000e5c:	4290      	cmp	r0, r2
 8000e5e:	f240 8119 	bls.w	8001094 <__udivmoddi4+0x290>
 8000e62:	3902      	subs	r1, #2
 8000e64:	4462      	add	r2, ip
 8000e66:	1a12      	subs	r2, r2, r0
 8000e68:	b2a4      	uxth	r4, r4
 8000e6a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000e6e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e72:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e76:	fb00 f505 	mul.w	r5, r0, r5
 8000e7a:	42a5      	cmp	r5, r4
 8000e7c:	d90a      	bls.n	8000e94 <__udivmoddi4+0x90>
 8000e7e:	eb1c 0404 	adds.w	r4, ip, r4
 8000e82:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e86:	f080 8107 	bcs.w	8001098 <__udivmoddi4+0x294>
 8000e8a:	42a5      	cmp	r5, r4
 8000e8c:	f240 8104 	bls.w	8001098 <__udivmoddi4+0x294>
 8000e90:	4464      	add	r4, ip
 8000e92:	3802      	subs	r0, #2
 8000e94:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e98:	1b64      	subs	r4, r4, r5
 8000e9a:	2100      	movs	r1, #0
 8000e9c:	b11e      	cbz	r6, 8000ea6 <__udivmoddi4+0xa2>
 8000e9e:	40dc      	lsrs	r4, r3
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	e9c6 4300 	strd	r4, r3, [r6]
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d908      	bls.n	8000ec0 <__udivmoddi4+0xbc>
 8000eae:	2e00      	cmp	r6, #0
 8000eb0:	f000 80ed 	beq.w	800108e <__udivmoddi4+0x28a>
 8000eb4:	2100      	movs	r1, #0
 8000eb6:	e9c6 0500 	strd	r0, r5, [r6]
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ec0:	fab3 f183 	clz	r1, r3
 8000ec4:	2900      	cmp	r1, #0
 8000ec6:	d149      	bne.n	8000f5c <__udivmoddi4+0x158>
 8000ec8:	42ab      	cmp	r3, r5
 8000eca:	d302      	bcc.n	8000ed2 <__udivmoddi4+0xce>
 8000ecc:	4282      	cmp	r2, r0
 8000ece:	f200 80f8 	bhi.w	80010c2 <__udivmoddi4+0x2be>
 8000ed2:	1a84      	subs	r4, r0, r2
 8000ed4:	eb65 0203 	sbc.w	r2, r5, r3
 8000ed8:	2001      	movs	r0, #1
 8000eda:	4617      	mov	r7, r2
 8000edc:	2e00      	cmp	r6, #0
 8000ede:	d0e2      	beq.n	8000ea6 <__udivmoddi4+0xa2>
 8000ee0:	e9c6 4700 	strd	r4, r7, [r6]
 8000ee4:	e7df      	b.n	8000ea6 <__udivmoddi4+0xa2>
 8000ee6:	b902      	cbnz	r2, 8000eea <__udivmoddi4+0xe6>
 8000ee8:	deff      	udf	#255	; 0xff
 8000eea:	fab2 f382 	clz	r3, r2
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	f040 8090 	bne.w	8001014 <__udivmoddi4+0x210>
 8000ef4:	1a8a      	subs	r2, r1, r2
 8000ef6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000efa:	fa1f fe8c 	uxth.w	lr, ip
 8000efe:	2101      	movs	r1, #1
 8000f00:	fbb2 f5f7 	udiv	r5, r2, r7
 8000f04:	fb07 2015 	mls	r0, r7, r5, r2
 8000f08:	0c22      	lsrs	r2, r4, #16
 8000f0a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000f0e:	fb0e f005 	mul.w	r0, lr, r5
 8000f12:	4290      	cmp	r0, r2
 8000f14:	d908      	bls.n	8000f28 <__udivmoddi4+0x124>
 8000f16:	eb1c 0202 	adds.w	r2, ip, r2
 8000f1a:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f1e:	d202      	bcs.n	8000f26 <__udivmoddi4+0x122>
 8000f20:	4290      	cmp	r0, r2
 8000f22:	f200 80cb 	bhi.w	80010bc <__udivmoddi4+0x2b8>
 8000f26:	4645      	mov	r5, r8
 8000f28:	1a12      	subs	r2, r2, r0
 8000f2a:	b2a4      	uxth	r4, r4
 8000f2c:	fbb2 f0f7 	udiv	r0, r2, r7
 8000f30:	fb07 2210 	mls	r2, r7, r0, r2
 8000f34:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000f38:	fb0e fe00 	mul.w	lr, lr, r0
 8000f3c:	45a6      	cmp	lr, r4
 8000f3e:	d908      	bls.n	8000f52 <__udivmoddi4+0x14e>
 8000f40:	eb1c 0404 	adds.w	r4, ip, r4
 8000f44:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f48:	d202      	bcs.n	8000f50 <__udivmoddi4+0x14c>
 8000f4a:	45a6      	cmp	lr, r4
 8000f4c:	f200 80bb 	bhi.w	80010c6 <__udivmoddi4+0x2c2>
 8000f50:	4610      	mov	r0, r2
 8000f52:	eba4 040e 	sub.w	r4, r4, lr
 8000f56:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000f5a:	e79f      	b.n	8000e9c <__udivmoddi4+0x98>
 8000f5c:	f1c1 0720 	rsb	r7, r1, #32
 8000f60:	408b      	lsls	r3, r1
 8000f62:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f66:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f6a:	fa05 f401 	lsl.w	r4, r5, r1
 8000f6e:	fa20 f307 	lsr.w	r3, r0, r7
 8000f72:	40fd      	lsrs	r5, r7
 8000f74:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f78:	4323      	orrs	r3, r4
 8000f7a:	fbb5 f8f9 	udiv	r8, r5, r9
 8000f7e:	fa1f fe8c 	uxth.w	lr, ip
 8000f82:	fb09 5518 	mls	r5, r9, r8, r5
 8000f86:	0c1c      	lsrs	r4, r3, #16
 8000f88:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000f8c:	fb08 f50e 	mul.w	r5, r8, lr
 8000f90:	42a5      	cmp	r5, r4
 8000f92:	fa02 f201 	lsl.w	r2, r2, r1
 8000f96:	fa00 f001 	lsl.w	r0, r0, r1
 8000f9a:	d90b      	bls.n	8000fb4 <__udivmoddi4+0x1b0>
 8000f9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000fa0:	f108 3aff 	add.w	sl, r8, #4294967295
 8000fa4:	f080 8088 	bcs.w	80010b8 <__udivmoddi4+0x2b4>
 8000fa8:	42a5      	cmp	r5, r4
 8000faa:	f240 8085 	bls.w	80010b8 <__udivmoddi4+0x2b4>
 8000fae:	f1a8 0802 	sub.w	r8, r8, #2
 8000fb2:	4464      	add	r4, ip
 8000fb4:	1b64      	subs	r4, r4, r5
 8000fb6:	b29d      	uxth	r5, r3
 8000fb8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000fbc:	fb09 4413 	mls	r4, r9, r3, r4
 8000fc0:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000fc4:	fb03 fe0e 	mul.w	lr, r3, lr
 8000fc8:	45a6      	cmp	lr, r4
 8000fca:	d908      	bls.n	8000fde <__udivmoddi4+0x1da>
 8000fcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000fd0:	f103 35ff 	add.w	r5, r3, #4294967295
 8000fd4:	d26c      	bcs.n	80010b0 <__udivmoddi4+0x2ac>
 8000fd6:	45a6      	cmp	lr, r4
 8000fd8:	d96a      	bls.n	80010b0 <__udivmoddi4+0x2ac>
 8000fda:	3b02      	subs	r3, #2
 8000fdc:	4464      	add	r4, ip
 8000fde:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000fe2:	fba3 9502 	umull	r9, r5, r3, r2
 8000fe6:	eba4 040e 	sub.w	r4, r4, lr
 8000fea:	42ac      	cmp	r4, r5
 8000fec:	46c8      	mov	r8, r9
 8000fee:	46ae      	mov	lr, r5
 8000ff0:	d356      	bcc.n	80010a0 <__udivmoddi4+0x29c>
 8000ff2:	d053      	beq.n	800109c <__udivmoddi4+0x298>
 8000ff4:	b156      	cbz	r6, 800100c <__udivmoddi4+0x208>
 8000ff6:	ebb0 0208 	subs.w	r2, r0, r8
 8000ffa:	eb64 040e 	sbc.w	r4, r4, lr
 8000ffe:	fa04 f707 	lsl.w	r7, r4, r7
 8001002:	40ca      	lsrs	r2, r1
 8001004:	40cc      	lsrs	r4, r1
 8001006:	4317      	orrs	r7, r2
 8001008:	e9c6 7400 	strd	r7, r4, [r6]
 800100c:	4618      	mov	r0, r3
 800100e:	2100      	movs	r1, #0
 8001010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001014:	f1c3 0120 	rsb	r1, r3, #32
 8001018:	fa02 fc03 	lsl.w	ip, r2, r3
 800101c:	fa20 f201 	lsr.w	r2, r0, r1
 8001020:	fa25 f101 	lsr.w	r1, r5, r1
 8001024:	409d      	lsls	r5, r3
 8001026:	432a      	orrs	r2, r5
 8001028:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800102c:	fa1f fe8c 	uxth.w	lr, ip
 8001030:	fbb1 f0f7 	udiv	r0, r1, r7
 8001034:	fb07 1510 	mls	r5, r7, r0, r1
 8001038:	0c11      	lsrs	r1, r2, #16
 800103a:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800103e:	fb00 f50e 	mul.w	r5, r0, lr
 8001042:	428d      	cmp	r5, r1
 8001044:	fa04 f403 	lsl.w	r4, r4, r3
 8001048:	d908      	bls.n	800105c <__udivmoddi4+0x258>
 800104a:	eb1c 0101 	adds.w	r1, ip, r1
 800104e:	f100 38ff 	add.w	r8, r0, #4294967295
 8001052:	d22f      	bcs.n	80010b4 <__udivmoddi4+0x2b0>
 8001054:	428d      	cmp	r5, r1
 8001056:	d92d      	bls.n	80010b4 <__udivmoddi4+0x2b0>
 8001058:	3802      	subs	r0, #2
 800105a:	4461      	add	r1, ip
 800105c:	1b49      	subs	r1, r1, r5
 800105e:	b292      	uxth	r2, r2
 8001060:	fbb1 f5f7 	udiv	r5, r1, r7
 8001064:	fb07 1115 	mls	r1, r7, r5, r1
 8001068:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800106c:	fb05 f10e 	mul.w	r1, r5, lr
 8001070:	4291      	cmp	r1, r2
 8001072:	d908      	bls.n	8001086 <__udivmoddi4+0x282>
 8001074:	eb1c 0202 	adds.w	r2, ip, r2
 8001078:	f105 38ff 	add.w	r8, r5, #4294967295
 800107c:	d216      	bcs.n	80010ac <__udivmoddi4+0x2a8>
 800107e:	4291      	cmp	r1, r2
 8001080:	d914      	bls.n	80010ac <__udivmoddi4+0x2a8>
 8001082:	3d02      	subs	r5, #2
 8001084:	4462      	add	r2, ip
 8001086:	1a52      	subs	r2, r2, r1
 8001088:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 800108c:	e738      	b.n	8000f00 <__udivmoddi4+0xfc>
 800108e:	4631      	mov	r1, r6
 8001090:	4630      	mov	r0, r6
 8001092:	e708      	b.n	8000ea6 <__udivmoddi4+0xa2>
 8001094:	4639      	mov	r1, r7
 8001096:	e6e6      	b.n	8000e66 <__udivmoddi4+0x62>
 8001098:	4610      	mov	r0, r2
 800109a:	e6fb      	b.n	8000e94 <__udivmoddi4+0x90>
 800109c:	4548      	cmp	r0, r9
 800109e:	d2a9      	bcs.n	8000ff4 <__udivmoddi4+0x1f0>
 80010a0:	ebb9 0802 	subs.w	r8, r9, r2
 80010a4:	eb65 0e0c 	sbc.w	lr, r5, ip
 80010a8:	3b01      	subs	r3, #1
 80010aa:	e7a3      	b.n	8000ff4 <__udivmoddi4+0x1f0>
 80010ac:	4645      	mov	r5, r8
 80010ae:	e7ea      	b.n	8001086 <__udivmoddi4+0x282>
 80010b0:	462b      	mov	r3, r5
 80010b2:	e794      	b.n	8000fde <__udivmoddi4+0x1da>
 80010b4:	4640      	mov	r0, r8
 80010b6:	e7d1      	b.n	800105c <__udivmoddi4+0x258>
 80010b8:	46d0      	mov	r8, sl
 80010ba:	e77b      	b.n	8000fb4 <__udivmoddi4+0x1b0>
 80010bc:	3d02      	subs	r5, #2
 80010be:	4462      	add	r2, ip
 80010c0:	e732      	b.n	8000f28 <__udivmoddi4+0x124>
 80010c2:	4608      	mov	r0, r1
 80010c4:	e70a      	b.n	8000edc <__udivmoddi4+0xd8>
 80010c6:	4464      	add	r4, ip
 80010c8:	3802      	subs	r0, #2
 80010ca:	e742      	b.n	8000f52 <__udivmoddi4+0x14e>

080010cc <__aeabi_idiv0>:
 80010cc:	4770      	bx	lr
 80010ce:	bf00      	nop

080010d0 <TrimRead>:



// Read the Trimming parameters saved in the NVM ROM of the device
void TrimRead(void)
{
 80010d0:	b580      	push	{r7, lr}
 80010d2:	b08c      	sub	sp, #48	; 0x30
 80010d4:	af04      	add	r7, sp, #16
	uint8_t trimdata[32];
	// Read NVM from 0x88 to 0xA1
	HAL_I2C_Mem_Read(BMP280_I2C, BMP280_ADDRESS, 0x88, 1, trimdata, 25, HAL_MAX_DELAY);
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295
 80010da:	9302      	str	r3, [sp, #8]
 80010dc:	2319      	movs	r3, #25
 80010de:	9301      	str	r3, [sp, #4]
 80010e0:	463b      	mov	r3, r7
 80010e2:	9300      	str	r3, [sp, #0]
 80010e4:	2301      	movs	r3, #1
 80010e6:	2288      	movs	r2, #136	; 0x88
 80010e8:	21ec      	movs	r1, #236	; 0xec
 80010ea:	4857      	ldr	r0, [pc, #348]	; (8001248 <TrimRead+0x178>)
 80010ec:	f003 fbce 	bl	800488c <HAL_I2C_Mem_Read>

	// Read NVM from 0xE1 to 0xE7
	HAL_I2C_Mem_Read(BMP280_I2C, BMP280_ADDRESS, 0xE1, 1, (uint8_t *)trimdata+25, 7, HAL_MAX_DELAY);
 80010f0:	463b      	mov	r3, r7
 80010f2:	3319      	adds	r3, #25
 80010f4:	f04f 32ff 	mov.w	r2, #4294967295
 80010f8:	9202      	str	r2, [sp, #8]
 80010fa:	2207      	movs	r2, #7
 80010fc:	9201      	str	r2, [sp, #4]
 80010fe:	9300      	str	r3, [sp, #0]
 8001100:	2301      	movs	r3, #1
 8001102:	22e1      	movs	r2, #225	; 0xe1
 8001104:	21ec      	movs	r1, #236	; 0xec
 8001106:	4850      	ldr	r0, [pc, #320]	; (8001248 <TrimRead+0x178>)
 8001108:	f003 fbc0 	bl	800488c <HAL_I2C_Mem_Read>

	// Arrange the data as per the datasheet (page no. 24)
	dig_T1 = (trimdata[1]<<8) | trimdata[0];
 800110c:	787b      	ldrb	r3, [r7, #1]
 800110e:	021b      	lsls	r3, r3, #8
 8001110:	b21a      	sxth	r2, r3
 8001112:	783b      	ldrb	r3, [r7, #0]
 8001114:	b21b      	sxth	r3, r3
 8001116:	4313      	orrs	r3, r2
 8001118:	b21b      	sxth	r3, r3
 800111a:	b29a      	uxth	r2, r3
 800111c:	4b4b      	ldr	r3, [pc, #300]	; (800124c <TrimRead+0x17c>)
 800111e:	801a      	strh	r2, [r3, #0]
	dig_T2 = (trimdata[3]<<8) | trimdata[2];
 8001120:	78fb      	ldrb	r3, [r7, #3]
 8001122:	021b      	lsls	r3, r3, #8
 8001124:	b21a      	sxth	r2, r3
 8001126:	78bb      	ldrb	r3, [r7, #2]
 8001128:	b21b      	sxth	r3, r3
 800112a:	4313      	orrs	r3, r2
 800112c:	b21a      	sxth	r2, r3
 800112e:	4b48      	ldr	r3, [pc, #288]	; (8001250 <TrimRead+0x180>)
 8001130:	801a      	strh	r2, [r3, #0]
	dig_T3 = (trimdata[5]<<8) | trimdata[4];
 8001132:	797b      	ldrb	r3, [r7, #5]
 8001134:	021b      	lsls	r3, r3, #8
 8001136:	b21a      	sxth	r2, r3
 8001138:	793b      	ldrb	r3, [r7, #4]
 800113a:	b21b      	sxth	r3, r3
 800113c:	4313      	orrs	r3, r2
 800113e:	b21a      	sxth	r2, r3
 8001140:	4b44      	ldr	r3, [pc, #272]	; (8001254 <TrimRead+0x184>)
 8001142:	801a      	strh	r2, [r3, #0]
	dig_P1 = (trimdata[7]<<8) | trimdata[5];
 8001144:	79fb      	ldrb	r3, [r7, #7]
 8001146:	021b      	lsls	r3, r3, #8
 8001148:	b21a      	sxth	r2, r3
 800114a:	797b      	ldrb	r3, [r7, #5]
 800114c:	b21b      	sxth	r3, r3
 800114e:	4313      	orrs	r3, r2
 8001150:	b21b      	sxth	r3, r3
 8001152:	b29a      	uxth	r2, r3
 8001154:	4b40      	ldr	r3, [pc, #256]	; (8001258 <TrimRead+0x188>)
 8001156:	801a      	strh	r2, [r3, #0]
	dig_P2 = (trimdata[9]<<8) | trimdata[6];
 8001158:	7a7b      	ldrb	r3, [r7, #9]
 800115a:	021b      	lsls	r3, r3, #8
 800115c:	b21a      	sxth	r2, r3
 800115e:	79bb      	ldrb	r3, [r7, #6]
 8001160:	b21b      	sxth	r3, r3
 8001162:	4313      	orrs	r3, r2
 8001164:	b21a      	sxth	r2, r3
 8001166:	4b3d      	ldr	r3, [pc, #244]	; (800125c <TrimRead+0x18c>)
 8001168:	801a      	strh	r2, [r3, #0]
	dig_P3 = (trimdata[11]<<8) | trimdata[10];
 800116a:	7afb      	ldrb	r3, [r7, #11]
 800116c:	021b      	lsls	r3, r3, #8
 800116e:	b21a      	sxth	r2, r3
 8001170:	7abb      	ldrb	r3, [r7, #10]
 8001172:	b21b      	sxth	r3, r3
 8001174:	4313      	orrs	r3, r2
 8001176:	b21a      	sxth	r2, r3
 8001178:	4b39      	ldr	r3, [pc, #228]	; (8001260 <TrimRead+0x190>)
 800117a:	801a      	strh	r2, [r3, #0]
	dig_P4 = (trimdata[13]<<8) | trimdata[12];
 800117c:	7b7b      	ldrb	r3, [r7, #13]
 800117e:	021b      	lsls	r3, r3, #8
 8001180:	b21a      	sxth	r2, r3
 8001182:	7b3b      	ldrb	r3, [r7, #12]
 8001184:	b21b      	sxth	r3, r3
 8001186:	4313      	orrs	r3, r2
 8001188:	b21a      	sxth	r2, r3
 800118a:	4b36      	ldr	r3, [pc, #216]	; (8001264 <TrimRead+0x194>)
 800118c:	801a      	strh	r2, [r3, #0]
	dig_P5 = (trimdata[15]<<8) | trimdata[14];
 800118e:	7bfb      	ldrb	r3, [r7, #15]
 8001190:	021b      	lsls	r3, r3, #8
 8001192:	b21a      	sxth	r2, r3
 8001194:	7bbb      	ldrb	r3, [r7, #14]
 8001196:	b21b      	sxth	r3, r3
 8001198:	4313      	orrs	r3, r2
 800119a:	b21a      	sxth	r2, r3
 800119c:	4b32      	ldr	r3, [pc, #200]	; (8001268 <TrimRead+0x198>)
 800119e:	801a      	strh	r2, [r3, #0]
	dig_P6 = (trimdata[17]<<8) | trimdata[16];
 80011a0:	7c7b      	ldrb	r3, [r7, #17]
 80011a2:	021b      	lsls	r3, r3, #8
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	7c3b      	ldrb	r3, [r7, #16]
 80011a8:	b21b      	sxth	r3, r3
 80011aa:	4313      	orrs	r3, r2
 80011ac:	b21a      	sxth	r2, r3
 80011ae:	4b2f      	ldr	r3, [pc, #188]	; (800126c <TrimRead+0x19c>)
 80011b0:	801a      	strh	r2, [r3, #0]
	dig_P7 = (trimdata[19]<<8) | trimdata[18];
 80011b2:	7cfb      	ldrb	r3, [r7, #19]
 80011b4:	021b      	lsls	r3, r3, #8
 80011b6:	b21a      	sxth	r2, r3
 80011b8:	7cbb      	ldrb	r3, [r7, #18]
 80011ba:	b21b      	sxth	r3, r3
 80011bc:	4313      	orrs	r3, r2
 80011be:	b21a      	sxth	r2, r3
 80011c0:	4b2b      	ldr	r3, [pc, #172]	; (8001270 <TrimRead+0x1a0>)
 80011c2:	801a      	strh	r2, [r3, #0]
	dig_P8 = (trimdata[21]<<8) | trimdata[20];
 80011c4:	7d7b      	ldrb	r3, [r7, #21]
 80011c6:	021b      	lsls	r3, r3, #8
 80011c8:	b21a      	sxth	r2, r3
 80011ca:	7d3b      	ldrb	r3, [r7, #20]
 80011cc:	b21b      	sxth	r3, r3
 80011ce:	4313      	orrs	r3, r2
 80011d0:	b21a      	sxth	r2, r3
 80011d2:	4b28      	ldr	r3, [pc, #160]	; (8001274 <TrimRead+0x1a4>)
 80011d4:	801a      	strh	r2, [r3, #0]
	dig_P9 = (trimdata[23]<<8) | trimdata[22];
 80011d6:	7dfb      	ldrb	r3, [r7, #23]
 80011d8:	021b      	lsls	r3, r3, #8
 80011da:	b21a      	sxth	r2, r3
 80011dc:	7dbb      	ldrb	r3, [r7, #22]
 80011de:	b21b      	sxth	r3, r3
 80011e0:	4313      	orrs	r3, r2
 80011e2:	b21a      	sxth	r2, r3
 80011e4:	4b24      	ldr	r3, [pc, #144]	; (8001278 <TrimRead+0x1a8>)
 80011e6:	801a      	strh	r2, [r3, #0]
	dig_H1 = trimdata[24];
 80011e8:	7e3b      	ldrb	r3, [r7, #24]
 80011ea:	b29a      	uxth	r2, r3
 80011ec:	4b23      	ldr	r3, [pc, #140]	; (800127c <TrimRead+0x1ac>)
 80011ee:	801a      	strh	r2, [r3, #0]
	dig_H2 = (trimdata[26]<<8) | trimdata[25];
 80011f0:	7ebb      	ldrb	r3, [r7, #26]
 80011f2:	021b      	lsls	r3, r3, #8
 80011f4:	b21a      	sxth	r2, r3
 80011f6:	7e7b      	ldrb	r3, [r7, #25]
 80011f8:	b21b      	sxth	r3, r3
 80011fa:	4313      	orrs	r3, r2
 80011fc:	b21a      	sxth	r2, r3
 80011fe:	4b20      	ldr	r3, [pc, #128]	; (8001280 <TrimRead+0x1b0>)
 8001200:	801a      	strh	r2, [r3, #0]
	dig_H3 = (trimdata[27]);
 8001202:	7efb      	ldrb	r3, [r7, #27]
 8001204:	b29a      	uxth	r2, r3
 8001206:	4b1f      	ldr	r3, [pc, #124]	; (8001284 <TrimRead+0x1b4>)
 8001208:	801a      	strh	r2, [r3, #0]
	dig_H4 = (trimdata[28]<<4) | (trimdata[29] & 0x0f);
 800120a:	7f3b      	ldrb	r3, [r7, #28]
 800120c:	011b      	lsls	r3, r3, #4
 800120e:	b21a      	sxth	r2, r3
 8001210:	7f7b      	ldrb	r3, [r7, #29]
 8001212:	b21b      	sxth	r3, r3
 8001214:	f003 030f 	and.w	r3, r3, #15
 8001218:	b21b      	sxth	r3, r3
 800121a:	4313      	orrs	r3, r2
 800121c:	b21a      	sxth	r2, r3
 800121e:	4b1a      	ldr	r3, [pc, #104]	; (8001288 <TrimRead+0x1b8>)
 8001220:	801a      	strh	r2, [r3, #0]
	dig_H5 = (trimdata[30]<<4) | (trimdata[29]>>4);
 8001222:	7fbb      	ldrb	r3, [r7, #30]
 8001224:	011b      	lsls	r3, r3, #4
 8001226:	b21a      	sxth	r2, r3
 8001228:	7f7b      	ldrb	r3, [r7, #29]
 800122a:	091b      	lsrs	r3, r3, #4
 800122c:	b2db      	uxtb	r3, r3
 800122e:	b21b      	sxth	r3, r3
 8001230:	4313      	orrs	r3, r2
 8001232:	b21a      	sxth	r2, r3
 8001234:	4b15      	ldr	r3, [pc, #84]	; (800128c <TrimRead+0x1bc>)
 8001236:	801a      	strh	r2, [r3, #0]
	dig_H6 = (trimdata[31]);
 8001238:	7ffb      	ldrb	r3, [r7, #31]
 800123a:	b21a      	sxth	r2, r3
 800123c:	4b14      	ldr	r3, [pc, #80]	; (8001290 <TrimRead+0x1c0>)
 800123e:	801a      	strh	r2, [r3, #0]
}
 8001240:	bf00      	nop
 8001242:	3720      	adds	r7, #32
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	20000240 	.word	0x20000240
 800124c:	20000204 	.word	0x20000204
 8001250:	2000020c 	.word	0x2000020c
 8001254:	2000020e 	.word	0x2000020e
 8001258:	20000206 	.word	0x20000206
 800125c:	20000210 	.word	0x20000210
 8001260:	20000212 	.word	0x20000212
 8001264:	20000214 	.word	0x20000214
 8001268:	20000216 	.word	0x20000216
 800126c:	20000218 	.word	0x20000218
 8001270:	2000021a 	.word	0x2000021a
 8001274:	2000021c 	.word	0x2000021c
 8001278:	2000021e 	.word	0x2000021e
 800127c:	20000208 	.word	0x20000208
 8001280:	20000220 	.word	0x20000220
 8001284:	2000020a 	.word	0x2000020a
 8001288:	20000222 	.word	0x20000222
 800128c:	20000224 	.word	0x20000224
 8001290:	20000226 	.word	0x20000226

08001294 <BMP280_Config>:
 *         IIR is used to avoid the short term fluctuations
 *         Check datasheet page no 18 and page no 30
 */

int BMP280_Config (uint8_t osrs_t, uint8_t osrs_p, uint8_t osrs_h, uint8_t mode, uint8_t t_sb, uint8_t filter)
{
 8001294:	b590      	push	{r4, r7, lr}
 8001296:	b089      	sub	sp, #36	; 0x24
 8001298:	af04      	add	r7, sp, #16
 800129a:	4604      	mov	r4, r0
 800129c:	4608      	mov	r0, r1
 800129e:	4611      	mov	r1, r2
 80012a0:	461a      	mov	r2, r3
 80012a2:	4623      	mov	r3, r4
 80012a4:	71fb      	strb	r3, [r7, #7]
 80012a6:	4603      	mov	r3, r0
 80012a8:	71bb      	strb	r3, [r7, #6]
 80012aa:	460b      	mov	r3, r1
 80012ac:	717b      	strb	r3, [r7, #5]
 80012ae:	4613      	mov	r3, r2
 80012b0:	713b      	strb	r3, [r7, #4]
	// Read the Trimming parameters
	TrimRead();
 80012b2:	f7ff ff0d 	bl	80010d0 <TrimRead>

	uint8_t datatowrite = 0;
 80012b6:	2300      	movs	r3, #0
 80012b8:	73fb      	strb	r3, [r7, #15]
	uint8_t datacheck = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	73bb      	strb	r3, [r7, #14]

	// Reset the device
	datatowrite = 0xB6;  // reset sequence
 80012be:	23b6      	movs	r3, #182	; 0xb6
 80012c0:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BMP280_I2C, BMP280_ADDRESS, RESET_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80012c2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012c6:	9302      	str	r3, [sp, #8]
 80012c8:	2301      	movs	r3, #1
 80012ca:	9301      	str	r3, [sp, #4]
 80012cc:	f107 030f 	add.w	r3, r7, #15
 80012d0:	9300      	str	r3, [sp, #0]
 80012d2:	2301      	movs	r3, #1
 80012d4:	22e0      	movs	r2, #224	; 0xe0
 80012d6:	21ec      	movs	r1, #236	; 0xec
 80012d8:	4858      	ldr	r0, [pc, #352]	; (800143c <BMP280_Config+0x1a8>)
 80012da:	f003 f9c3 	bl	8004664 <HAL_I2C_Mem_Write>
 80012de:	4603      	mov	r3, r0
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d002      	beq.n	80012ea <BMP280_Config+0x56>
	{
		return -1;
 80012e4:	f04f 33ff 	mov.w	r3, #4294967295
 80012e8:	e0a3      	b.n	8001432 <BMP280_Config+0x19e>
	}

	HAL_Delay (100);
 80012ea:	2064      	movs	r0, #100	; 0x64
 80012ec:	f001 ff54 	bl	8003198 <HAL_Delay>


	// write the humidity oversampling to 0xF2
	datatowrite = osrs_h;
 80012f0:	797b      	ldrb	r3, [r7, #5]
 80012f2:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BMP280_I2C, BMP280_ADDRESS, CTRL_HUM_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80012f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80012f8:	9302      	str	r3, [sp, #8]
 80012fa:	2301      	movs	r3, #1
 80012fc:	9301      	str	r3, [sp, #4]
 80012fe:	f107 030f 	add.w	r3, r7, #15
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	2301      	movs	r3, #1
 8001306:	22f2      	movs	r2, #242	; 0xf2
 8001308:	21ec      	movs	r1, #236	; 0xec
 800130a:	484c      	ldr	r0, [pc, #304]	; (800143c <BMP280_Config+0x1a8>)
 800130c:	f003 f9aa 	bl	8004664 <HAL_I2C_Mem_Write>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d002      	beq.n	800131c <BMP280_Config+0x88>
	{
		return -2;
 8001316:	f06f 0301 	mvn.w	r3, #1
 800131a:	e08a      	b.n	8001432 <BMP280_Config+0x19e>
	}
	HAL_Delay (100);
 800131c:	2064      	movs	r0, #100	; 0x64
 800131e:	f001 ff3b 	bl	8003198 <HAL_Delay>
	HAL_I2C_Mem_Read(BMP280_I2C, BMP280_ADDRESS, CTRL_HUM_REG, 1, &datacheck, 1, 1000);
 8001322:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001326:	9302      	str	r3, [sp, #8]
 8001328:	2301      	movs	r3, #1
 800132a:	9301      	str	r3, [sp, #4]
 800132c:	f107 030e 	add.w	r3, r7, #14
 8001330:	9300      	str	r3, [sp, #0]
 8001332:	2301      	movs	r3, #1
 8001334:	22f2      	movs	r2, #242	; 0xf2
 8001336:	21ec      	movs	r1, #236	; 0xec
 8001338:	4840      	ldr	r0, [pc, #256]	; (800143c <BMP280_Config+0x1a8>)
 800133a:	f003 faa7 	bl	800488c <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 800133e:	7bba      	ldrb	r2, [r7, #14]
 8001340:	7bfb      	ldrb	r3, [r7, #15]
 8001342:	429a      	cmp	r2, r3
 8001344:	d002      	beq.n	800134c <BMP280_Config+0xb8>
	{
		return -3;
 8001346:	f06f 0302 	mvn.w	r3, #2
 800134a:	e072      	b.n	8001432 <BMP280_Config+0x19e>
	}


	// write the standby time and IIR filter coeff to 0xF5
	datatowrite = (t_sb <<5) |(filter << 2);
 800134c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001350:	015b      	lsls	r3, r3, #5
 8001352:	b25a      	sxtb	r2, r3
 8001354:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001358:	009b      	lsls	r3, r3, #2
 800135a:	b25b      	sxtb	r3, r3
 800135c:	4313      	orrs	r3, r2
 800135e:	b25b      	sxtb	r3, r3
 8001360:	b2db      	uxtb	r3, r3
 8001362:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BMP280_I2C, BMP280_ADDRESS, CONFIG_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 8001364:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001368:	9302      	str	r3, [sp, #8]
 800136a:	2301      	movs	r3, #1
 800136c:	9301      	str	r3, [sp, #4]
 800136e:	f107 030f 	add.w	r3, r7, #15
 8001372:	9300      	str	r3, [sp, #0]
 8001374:	2301      	movs	r3, #1
 8001376:	22f5      	movs	r2, #245	; 0xf5
 8001378:	21ec      	movs	r1, #236	; 0xec
 800137a:	4830      	ldr	r0, [pc, #192]	; (800143c <BMP280_Config+0x1a8>)
 800137c:	f003 f972 	bl	8004664 <HAL_I2C_Mem_Write>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d002      	beq.n	800138c <BMP280_Config+0xf8>
	{
		return -4;
 8001386:	f06f 0303 	mvn.w	r3, #3
 800138a:	e052      	b.n	8001432 <BMP280_Config+0x19e>
	}
	HAL_Delay (100);
 800138c:	2064      	movs	r0, #100	; 0x64
 800138e:	f001 ff03 	bl	8003198 <HAL_Delay>
	HAL_I2C_Mem_Read(BMP280_I2C, BMP280_ADDRESS, CONFIG_REG, 1, &datacheck, 1, 1000);
 8001392:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001396:	9302      	str	r3, [sp, #8]
 8001398:	2301      	movs	r3, #1
 800139a:	9301      	str	r3, [sp, #4]
 800139c:	f107 030e 	add.w	r3, r7, #14
 80013a0:	9300      	str	r3, [sp, #0]
 80013a2:	2301      	movs	r3, #1
 80013a4:	22f5      	movs	r2, #245	; 0xf5
 80013a6:	21ec      	movs	r1, #236	; 0xec
 80013a8:	4824      	ldr	r0, [pc, #144]	; (800143c <BMP280_Config+0x1a8>)
 80013aa:	f003 fa6f 	bl	800488c <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 80013ae:	7bba      	ldrb	r2, [r7, #14]
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d002      	beq.n	80013bc <BMP280_Config+0x128>
	{
		return -5;
 80013b6:	f06f 0304 	mvn.w	r3, #4
 80013ba:	e03a      	b.n	8001432 <BMP280_Config+0x19e>
	}


	// write the pressure and temp oversampling along with mode to 0xF4
	datatowrite = (osrs_t <<5) |(osrs_p << 2) | mode;
 80013bc:	79fb      	ldrb	r3, [r7, #7]
 80013be:	015b      	lsls	r3, r3, #5
 80013c0:	b25a      	sxtb	r2, r3
 80013c2:	79bb      	ldrb	r3, [r7, #6]
 80013c4:	009b      	lsls	r3, r3, #2
 80013c6:	b25b      	sxtb	r3, r3
 80013c8:	4313      	orrs	r3, r2
 80013ca:	b25a      	sxtb	r2, r3
 80013cc:	f997 3004 	ldrsb.w	r3, [r7, #4]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	b25b      	sxtb	r3, r3
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	73fb      	strb	r3, [r7, #15]
	if (HAL_I2C_Mem_Write(BMP280_I2C, BMP280_ADDRESS, CTRL_MEAS_REG, 1, &datatowrite, 1, 1000) != HAL_OK)
 80013d8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013dc:	9302      	str	r3, [sp, #8]
 80013de:	2301      	movs	r3, #1
 80013e0:	9301      	str	r3, [sp, #4]
 80013e2:	f107 030f 	add.w	r3, r7, #15
 80013e6:	9300      	str	r3, [sp, #0]
 80013e8:	2301      	movs	r3, #1
 80013ea:	22f4      	movs	r2, #244	; 0xf4
 80013ec:	21ec      	movs	r1, #236	; 0xec
 80013ee:	4813      	ldr	r0, [pc, #76]	; (800143c <BMP280_Config+0x1a8>)
 80013f0:	f003 f938 	bl	8004664 <HAL_I2C_Mem_Write>
 80013f4:	4603      	mov	r3, r0
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d002      	beq.n	8001400 <BMP280_Config+0x16c>
	{
		return -6;
 80013fa:	f06f 0305 	mvn.w	r3, #5
 80013fe:	e018      	b.n	8001432 <BMP280_Config+0x19e>
	}
	HAL_Delay (100);
 8001400:	2064      	movs	r0, #100	; 0x64
 8001402:	f001 fec9 	bl	8003198 <HAL_Delay>
	HAL_I2C_Mem_Read(BMP280_I2C, BMP280_ADDRESS, CTRL_MEAS_REG, 1, &datacheck, 1, 1000);
 8001406:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800140a:	9302      	str	r3, [sp, #8]
 800140c:	2301      	movs	r3, #1
 800140e:	9301      	str	r3, [sp, #4]
 8001410:	f107 030e 	add.w	r3, r7, #14
 8001414:	9300      	str	r3, [sp, #0]
 8001416:	2301      	movs	r3, #1
 8001418:	22f4      	movs	r2, #244	; 0xf4
 800141a:	21ec      	movs	r1, #236	; 0xec
 800141c:	4807      	ldr	r0, [pc, #28]	; (800143c <BMP280_Config+0x1a8>)
 800141e:	f003 fa35 	bl	800488c <HAL_I2C_Mem_Read>
	if (datacheck != datatowrite)
 8001422:	7bba      	ldrb	r2, [r7, #14]
 8001424:	7bfb      	ldrb	r3, [r7, #15]
 8001426:	429a      	cmp	r2, r3
 8001428:	d002      	beq.n	8001430 <BMP280_Config+0x19c>
	{
		return -7;
 800142a:	f06f 0306 	mvn.w	r3, #6
 800142e:	e000      	b.n	8001432 <BMP280_Config+0x19e>
	}

	return 0;
 8001430:	2300      	movs	r3, #0
}
 8001432:	4618      	mov	r0, r3
 8001434:	3714      	adds	r7, #20
 8001436:	46bd      	mov	sp, r7
 8001438:	bd90      	pop	{r4, r7, pc}
 800143a:	bf00      	nop
 800143c:	20000240 	.word	0x20000240

08001440 <BMPReadRaw>:


int BMPReadRaw(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b086      	sub	sp, #24
 8001444:	af04      	add	r7, sp, #16
	uint8_t RawData[6];

	// Check the chip ID before reading
	HAL_I2C_Mem_Read(&hi2c1, BMP280_ADDRESS, ID_REG, 1, &chipID, 1, 1000);
 8001446:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800144a:	9302      	str	r3, [sp, #8]
 800144c:	2301      	movs	r3, #1
 800144e:	9301      	str	r3, [sp, #4]
 8001450:	4b1c      	ldr	r3, [pc, #112]	; (80014c4 <BMPReadRaw+0x84>)
 8001452:	9300      	str	r3, [sp, #0]
 8001454:	2301      	movs	r3, #1
 8001456:	22d0      	movs	r2, #208	; 0xd0
 8001458:	21ec      	movs	r1, #236	; 0xec
 800145a:	481b      	ldr	r0, [pc, #108]	; (80014c8 <BMPReadRaw+0x88>)
 800145c:	f003 fa16 	bl	800488c <HAL_I2C_Mem_Read>

	if (chipID == 0x58)
 8001460:	4b18      	ldr	r3, [pc, #96]	; (80014c4 <BMPReadRaw+0x84>)
 8001462:	781b      	ldrb	r3, [r3, #0]
 8001464:	2b58      	cmp	r3, #88	; 0x58
 8001466:	d127      	bne.n	80014b8 <BMPReadRaw+0x78>
	{
		// Read the Registers 0xF7 to 0xFE
		HAL_I2C_Mem_Read(BMP280_I2C, BMP280_ADDRESS, PRESS_MSB_REG, 1, RawData, 6, HAL_MAX_DELAY);
 8001468:	f04f 33ff 	mov.w	r3, #4294967295
 800146c:	9302      	str	r3, [sp, #8]
 800146e:	2306      	movs	r3, #6
 8001470:	9301      	str	r3, [sp, #4]
 8001472:	463b      	mov	r3, r7
 8001474:	9300      	str	r3, [sp, #0]
 8001476:	2301      	movs	r3, #1
 8001478:	22f7      	movs	r2, #247	; 0xf7
 800147a:	21ec      	movs	r1, #236	; 0xec
 800147c:	4812      	ldr	r0, [pc, #72]	; (80014c8 <BMPReadRaw+0x88>)
 800147e:	f003 fa05 	bl	800488c <HAL_I2C_Mem_Read>

		/* Calculate the Raw data for the parameters
		 * Here the Pressure and Temperature are in 20 bit format and humidity in 16 bit format
		 */
		pRaw = (RawData[0]<<12)|(RawData[1]<<4)|(RawData[2]>>4);
 8001482:	783b      	ldrb	r3, [r7, #0]
 8001484:	031a      	lsls	r2, r3, #12
 8001486:	787b      	ldrb	r3, [r7, #1]
 8001488:	011b      	lsls	r3, r3, #4
 800148a:	4313      	orrs	r3, r2
 800148c:	78ba      	ldrb	r2, [r7, #2]
 800148e:	0912      	lsrs	r2, r2, #4
 8001490:	b2d2      	uxtb	r2, r2
 8001492:	4313      	orrs	r3, r2
 8001494:	4a0d      	ldr	r2, [pc, #52]	; (80014cc <BMPReadRaw+0x8c>)
 8001496:	6013      	str	r3, [r2, #0]
		tRaw = (RawData[3]<<12)|(RawData[4]<<4)|(RawData[5]>>4);
 8001498:	78fb      	ldrb	r3, [r7, #3]
 800149a:	031a      	lsls	r2, r3, #12
 800149c:	793b      	ldrb	r3, [r7, #4]
 800149e:	011b      	lsls	r3, r3, #4
 80014a0:	4313      	orrs	r3, r2
 80014a2:	797a      	ldrb	r2, [r7, #5]
 80014a4:	0912      	lsrs	r2, r2, #4
 80014a6:	b2d2      	uxtb	r2, r2
 80014a8:	4313      	orrs	r3, r2
 80014aa:	4a09      	ldr	r2, [pc, #36]	; (80014d0 <BMPReadRaw+0x90>)
 80014ac:	6013      	str	r3, [r2, #0]
		hRaw = 0;
 80014ae:	4b09      	ldr	r3, [pc, #36]	; (80014d4 <BMPReadRaw+0x94>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	601a      	str	r2, [r3, #0]

		return 0;
 80014b4:	2300      	movs	r3, #0
 80014b6:	e001      	b.n	80014bc <BMPReadRaw+0x7c>
	}

	else return -1;
 80014b8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	200001f4 	.word	0x200001f4
 80014c8:	20000240 	.word	0x20000240
 80014cc:	200001fc 	.word	0x200001fc
 80014d0:	200001f8 	.word	0x200001f8
 80014d4:	20000200 	.word	0x20000200

080014d8 <BMP280_compensate_T_int32>:
/* Returns temperature in DegC, resolution is 0.01 DegC. Output value of “5123” equals 51.23 DegC.
   t_fine carries fine temperature as global value
*/
int32_t t_fine;
int32_t BMP280_compensate_T_int32(int32_t adc_T)
{
 80014d8:	b480      	push	{r7}
 80014da:	b087      	sub	sp, #28
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	int32_t var1, var2, T;
	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	10da      	asrs	r2, r3, #3
 80014e4:	4b19      	ldr	r3, [pc, #100]	; (800154c <BMP280_compensate_T_int32+0x74>)
 80014e6:	881b      	ldrh	r3, [r3, #0]
 80014e8:	005b      	lsls	r3, r3, #1
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	4a18      	ldr	r2, [pc, #96]	; (8001550 <BMP280_compensate_T_int32+0x78>)
 80014ee:	f9b2 2000 	ldrsh.w	r2, [r2]
 80014f2:	fb02 f303 	mul.w	r3, r2, r3
 80014f6:	12db      	asrs	r3, r3, #11
 80014f8:	617b      	str	r3, [r7, #20]
	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))>> 12) *((int32_t)dig_T3)) >> 14;
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	111b      	asrs	r3, r3, #4
 80014fe:	4a13      	ldr	r2, [pc, #76]	; (800154c <BMP280_compensate_T_int32+0x74>)
 8001500:	8812      	ldrh	r2, [r2, #0]
 8001502:	1a9b      	subs	r3, r3, r2
 8001504:	687a      	ldr	r2, [r7, #4]
 8001506:	1112      	asrs	r2, r2, #4
 8001508:	4910      	ldr	r1, [pc, #64]	; (800154c <BMP280_compensate_T_int32+0x74>)
 800150a:	8809      	ldrh	r1, [r1, #0]
 800150c:	1a52      	subs	r2, r2, r1
 800150e:	fb02 f303 	mul.w	r3, r2, r3
 8001512:	131b      	asrs	r3, r3, #12
 8001514:	4a0f      	ldr	r2, [pc, #60]	; (8001554 <BMP280_compensate_T_int32+0x7c>)
 8001516:	f9b2 2000 	ldrsh.w	r2, [r2]
 800151a:	fb02 f303 	mul.w	r3, r2, r3
 800151e:	139b      	asrs	r3, r3, #14
 8001520:	613b      	str	r3, [r7, #16]
	t_fine = var1 + var2;
 8001522:	697a      	ldr	r2, [r7, #20]
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	4413      	add	r3, r2
 8001528:	4a0b      	ldr	r2, [pc, #44]	; (8001558 <BMP280_compensate_T_int32+0x80>)
 800152a:	6013      	str	r3, [r2, #0]
	T = (t_fine * 5 + 128) >> 8;
 800152c:	4b0a      	ldr	r3, [pc, #40]	; (8001558 <BMP280_compensate_T_int32+0x80>)
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	4613      	mov	r3, r2
 8001532:	009b      	lsls	r3, r3, #2
 8001534:	4413      	add	r3, r2
 8001536:	3380      	adds	r3, #128	; 0x80
 8001538:	121b      	asrs	r3, r3, #8
 800153a:	60fb      	str	r3, [r7, #12]
	return T;
 800153c:	68fb      	ldr	r3, [r7, #12]
}
 800153e:	4618      	mov	r0, r3
 8001540:	371c      	adds	r7, #28
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	20000204 	.word	0x20000204
 8001550:	2000020c 	.word	0x2000020c
 8001554:	2000020e 	.word	0x2000020e
 8001558:	20000228 	.word	0x20000228

0800155c <BMP280_compensate_P_int64>:
#if SUPPORT_64BIT
/* Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractional bits).
   Output value of “24674867” represents 24674867/256 = 96386.2 Pa = 963.862 hPa
*/
uint32_t BMP280_compensate_P_int64(int32_t adc_P)
{
 800155c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001560:	b0ca      	sub	sp, #296	; 0x128
 8001562:	af00      	add	r7, sp, #0
 8001564:	f8c7 010c 	str.w	r0, [r7, #268]	; 0x10c
	int64_t var1, var2, p;
	var1 = ((int64_t)t_fine) - 128000;
 8001568:	4baf      	ldr	r3, [pc, #700]	; (8001828 <BMP280_compensate_P_int64+0x2cc>)
 800156a:	681b      	ldr	r3, [r3, #0]
 800156c:	17da      	asrs	r2, r3, #31
 800156e:	461c      	mov	r4, r3
 8001570:	4615      	mov	r5, r2
 8001572:	f5b4 3afa 	subs.w	sl, r4, #128000	; 0x1f400
 8001576:	f145 3bff 	adc.w	fp, r5, #4294967295
 800157a:	e9c7 ab48 	strd	sl, fp, [r7, #288]	; 0x120
	var2 = var1 * var1 * (int64_t)dig_P6;
 800157e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 8001582:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001586:	fb03 f102 	mul.w	r1, r3, r2
 800158a:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800158e:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001592:	fb02 f303 	mul.w	r3, r2, r3
 8001596:	18ca      	adds	r2, r1, r3
 8001598:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800159c:	fba3 8903 	umull	r8, r9, r3, r3
 80015a0:	eb02 0309 	add.w	r3, r2, r9
 80015a4:	4699      	mov	r9, r3
 80015a6:	4ba1      	ldr	r3, [pc, #644]	; (800182c <BMP280_compensate_P_int64+0x2d0>)
 80015a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015ac:	b21b      	sxth	r3, r3
 80015ae:	17da      	asrs	r2, r3, #31
 80015b0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80015b4:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80015b8:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 80015bc:	4603      	mov	r3, r0
 80015be:	fb03 f209 	mul.w	r2, r3, r9
 80015c2:	460b      	mov	r3, r1
 80015c4:	fb08 f303 	mul.w	r3, r8, r3
 80015c8:	4413      	add	r3, r2
 80015ca:	4602      	mov	r2, r0
 80015cc:	fba8 1202 	umull	r1, r2, r8, r2
 80015d0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80015d4:	460a      	mov	r2, r1
 80015d6:	f8c7 20c0 	str.w	r2, [r7, #192]	; 0xc0
 80015da:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80015de:	4413      	add	r3, r2
 80015e0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80015e4:	e9d7 3430 	ldrd	r3, r4, [r7, #192]	; 0xc0
 80015e8:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
 80015ec:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 80015f0:	4b8f      	ldr	r3, [pc, #572]	; (8001830 <BMP280_compensate_P_int64+0x2d4>)
 80015f2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80015f6:	b21b      	sxth	r3, r3
 80015f8:	17da      	asrs	r2, r3, #31
 80015fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80015fe:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001602:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001606:	e9d7 452c 	ldrd	r4, r5, [r7, #176]	; 0xb0
 800160a:	462a      	mov	r2, r5
 800160c:	fb02 f203 	mul.w	r2, r2, r3
 8001610:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8001614:	4621      	mov	r1, r4
 8001616:	fb01 f303 	mul.w	r3, r1, r3
 800161a:	441a      	add	r2, r3
 800161c:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001620:	4621      	mov	r1, r4
 8001622:	fba3 1301 	umull	r1, r3, r3, r1
 8001626:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800162a:	460b      	mov	r3, r1
 800162c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8001630:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001634:	18d3      	adds	r3, r2, r3
 8001636:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 800163a:	f04f 0000 	mov.w	r0, #0
 800163e:	f04f 0100 	mov.w	r1, #0
 8001642:	e9d7 4540 	ldrd	r4, r5, [r7, #256]	; 0x100
 8001646:	462b      	mov	r3, r5
 8001648:	0459      	lsls	r1, r3, #17
 800164a:	4623      	mov	r3, r4
 800164c:	ea41 31d3 	orr.w	r1, r1, r3, lsr #15
 8001650:	4623      	mov	r3, r4
 8001652:	0458      	lsls	r0, r3, #17
 8001654:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001658:	1814      	adds	r4, r2, r0
 800165a:	643c      	str	r4, [r7, #64]	; 0x40
 800165c:	414b      	adcs	r3, r1
 800165e:	647b      	str	r3, [r7, #68]	; 0x44
 8001660:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001664:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var2 = var2 + (((int64_t)dig_P4)<<35);
 8001668:	4b72      	ldr	r3, [pc, #456]	; (8001834 <BMP280_compensate_P_int64+0x2d8>)
 800166a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800166e:	b21b      	sxth	r3, r3
 8001670:	17da      	asrs	r2, r3, #31
 8001672:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001676:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800167a:	f04f 0000 	mov.w	r0, #0
 800167e:	f04f 0100 	mov.w	r1, #0
 8001682:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001686:	00d9      	lsls	r1, r3, #3
 8001688:	2000      	movs	r0, #0
 800168a:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 800168e:	1814      	adds	r4, r2, r0
 8001690:	63bc      	str	r4, [r7, #56]	; 0x38
 8001692:	414b      	adcs	r3, r1
 8001694:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001696:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
 800169a:	e9c7 3446 	strd	r3, r4, [r7, #280]	; 0x118
	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 800169e:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80016a2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80016a6:	fb03 f102 	mul.w	r1, r3, r2
 80016aa:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 80016ae:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80016b2:	fb02 f303 	mul.w	r3, r2, r3
 80016b6:	18ca      	adds	r2, r1, r3
 80016b8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80016bc:	fba3 1303 	umull	r1, r3, r3, r3
 80016c0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80016c4:	460b      	mov	r3, r1
 80016c6:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80016ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80016ce:	18d3      	adds	r3, r2, r3
 80016d0:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80016d4:	4b58      	ldr	r3, [pc, #352]	; (8001838 <BMP280_compensate_P_int64+0x2dc>)
 80016d6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80016da:	b21b      	sxth	r3, r3
 80016dc:	17da      	asrs	r2, r3, #31
 80016de:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80016e2:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80016e6:	e9d7 453e 	ldrd	r4, r5, [r7, #248]	; 0xf8
 80016ea:	462b      	mov	r3, r5
 80016ec:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80016f0:	4642      	mov	r2, r8
 80016f2:	fb02 f203 	mul.w	r2, r2, r3
 80016f6:	464b      	mov	r3, r9
 80016f8:	4621      	mov	r1, r4
 80016fa:	fb01 f303 	mul.w	r3, r1, r3
 80016fe:	4413      	add	r3, r2
 8001700:	4622      	mov	r2, r4
 8001702:	4641      	mov	r1, r8
 8001704:	fba2 1201 	umull	r1, r2, r2, r1
 8001708:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800170c:	460a      	mov	r2, r1
 800170e:	f8c7 20f0 	str.w	r2, [r7, #240]	; 0xf0
 8001712:	f8d7 20f4 	ldr.w	r2, [r7, #244]	; 0xf4
 8001716:	4413      	add	r3, r2
 8001718:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800171c:	f04f 0000 	mov.w	r0, #0
 8001720:	f04f 0100 	mov.w	r1, #0
 8001724:	e9d7 453c 	ldrd	r4, r5, [r7, #240]	; 0xf0
 8001728:	4623      	mov	r3, r4
 800172a:	0a18      	lsrs	r0, r3, #8
 800172c:	462b      	mov	r3, r5
 800172e:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001732:	462b      	mov	r3, r5
 8001734:	1219      	asrs	r1, r3, #8
 8001736:	4b41      	ldr	r3, [pc, #260]	; (800183c <BMP280_compensate_P_int64+0x2e0>)
 8001738:	f9b3 3000 	ldrsh.w	r3, [r3]
 800173c:	b21b      	sxth	r3, r3
 800173e:	17da      	asrs	r2, r3, #31
 8001740:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001744:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001748:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800174c:	e9d7 8926 	ldrd	r8, r9, [r7, #152]	; 0x98
 8001750:	464a      	mov	r2, r9
 8001752:	fb02 f203 	mul.w	r2, r2, r3
 8001756:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800175a:	4644      	mov	r4, r8
 800175c:	fb04 f303 	mul.w	r3, r4, r3
 8001760:	441a      	add	r2, r3
 8001762:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8001766:	4644      	mov	r4, r8
 8001768:	fba3 4304 	umull	r4, r3, r3, r4
 800176c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001770:	4623      	mov	r3, r4
 8001772:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001776:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800177a:	18d3      	adds	r3, r2, r3
 800177c:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001780:	f04f 0200 	mov.w	r2, #0
 8001784:	f04f 0300 	mov.w	r3, #0
 8001788:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 800178c:	464c      	mov	r4, r9
 800178e:	0323      	lsls	r3, r4, #12
 8001790:	4644      	mov	r4, r8
 8001792:	ea43 5314 	orr.w	r3, r3, r4, lsr #20
 8001796:	4644      	mov	r4, r8
 8001798:	0322      	lsls	r2, r4, #12
 800179a:	1884      	adds	r4, r0, r2
 800179c:	633c      	str	r4, [r7, #48]	; 0x30
 800179e:	eb41 0303 	adc.w	r3, r1, r3
 80017a2:	637b      	str	r3, [r7, #52]	; 0x34
 80017a4:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80017a8:	e9c7 3448 	strd	r3, r4, [r7, #288]	; 0x120
	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 80017ac:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 80017b0:	f503 4100 	add.w	r1, r3, #32768	; 0x8000
 80017b4:	f8c7 1094 	str.w	r1, [r7, #148]	; 0x94
 80017b8:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
 80017bc:	4b20      	ldr	r3, [pc, #128]	; (8001840 <BMP280_compensate_P_int64+0x2e4>)
 80017be:	881b      	ldrh	r3, [r3, #0]
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	2200      	movs	r2, #0
 80017c4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80017c8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80017cc:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80017d0:	462b      	mov	r3, r5
 80017d2:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80017d6:	4642      	mov	r2, r8
 80017d8:	fb02 f203 	mul.w	r2, r2, r3
 80017dc:	464b      	mov	r3, r9
 80017de:	4621      	mov	r1, r4
 80017e0:	fb01 f303 	mul.w	r3, r1, r3
 80017e4:	4413      	add	r3, r2
 80017e6:	4622      	mov	r2, r4
 80017e8:	4641      	mov	r1, r8
 80017ea:	fba2 1201 	umull	r1, r2, r2, r1
 80017ee:	f8c7 20e4 	str.w	r2, [r7, #228]	; 0xe4
 80017f2:	460a      	mov	r2, r1
 80017f4:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 80017f8:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80017fc:	4413      	add	r3, r2
 80017fe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001802:	f04f 0200 	mov.w	r2, #0
 8001806:	f04f 0300 	mov.w	r3, #0
 800180a:	e9d7 4538 	ldrd	r4, r5, [r7, #224]	; 0xe0
 800180e:	4629      	mov	r1, r5
 8001810:	104a      	asrs	r2, r1, #1
 8001812:	4629      	mov	r1, r5
 8001814:	17cb      	asrs	r3, r1, #31
 8001816:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	if (var1 == 0)
 800181a:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 800181e:	4313      	orrs	r3, r2
 8001820:	d110      	bne.n	8001844 <BMP280_compensate_P_int64+0x2e8>
	{
		return 0; // avoid exception caused by division by zero
 8001822:	2300      	movs	r3, #0
 8001824:	e154      	b.n	8001ad0 <BMP280_compensate_P_int64+0x574>
 8001826:	bf00      	nop
 8001828:	20000228 	.word	0x20000228
 800182c:	20000218 	.word	0x20000218
 8001830:	20000216 	.word	0x20000216
 8001834:	20000214 	.word	0x20000214
 8001838:	20000212 	.word	0x20000212
 800183c:	20000210 	.word	0x20000210
 8001840:	20000206 	.word	0x20000206
	}
	p = 1048576-adc_P;
 8001844:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001848:	f5c3 1380 	rsb	r3, r3, #1048576	; 0x100000
 800184c:	17da      	asrs	r2, r3, #31
 800184e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001850:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001852:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001856:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	p = (((p<<31)-var2)*3125)/var1;
 800185a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800185e:	105b      	asrs	r3, r3, #1
 8001860:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001864:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8001868:	07db      	lsls	r3, r3, #31
 800186a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800186e:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001872:	e9d7 4520 	ldrd	r4, r5, [r7, #128]	; 0x80
 8001876:	4621      	mov	r1, r4
 8001878:	1a89      	subs	r1, r1, r2
 800187a:	67b9      	str	r1, [r7, #120]	; 0x78
 800187c:	4629      	mov	r1, r5
 800187e:	eb61 0303 	sbc.w	r3, r1, r3
 8001882:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001884:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001888:	4622      	mov	r2, r4
 800188a:	462b      	mov	r3, r5
 800188c:	1891      	adds	r1, r2, r2
 800188e:	6239      	str	r1, [r7, #32]
 8001890:	415b      	adcs	r3, r3
 8001892:	627b      	str	r3, [r7, #36]	; 0x24
 8001894:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001898:	4621      	mov	r1, r4
 800189a:	1851      	adds	r1, r2, r1
 800189c:	61b9      	str	r1, [r7, #24]
 800189e:	4629      	mov	r1, r5
 80018a0:	414b      	adcs	r3, r1
 80018a2:	61fb      	str	r3, [r7, #28]
 80018a4:	f04f 0200 	mov.w	r2, #0
 80018a8:	f04f 0300 	mov.w	r3, #0
 80018ac:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80018b0:	4649      	mov	r1, r9
 80018b2:	018b      	lsls	r3, r1, #6
 80018b4:	4641      	mov	r1, r8
 80018b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018ba:	4641      	mov	r1, r8
 80018bc:	018a      	lsls	r2, r1, #6
 80018be:	4641      	mov	r1, r8
 80018c0:	1889      	adds	r1, r1, r2
 80018c2:	6139      	str	r1, [r7, #16]
 80018c4:	4649      	mov	r1, r9
 80018c6:	eb43 0101 	adc.w	r1, r3, r1
 80018ca:	6179      	str	r1, [r7, #20]
 80018cc:	f04f 0200 	mov.w	r2, #0
 80018d0:	f04f 0300 	mov.w	r3, #0
 80018d4:	e9d7 8904 	ldrd	r8, r9, [r7, #16]
 80018d8:	4649      	mov	r1, r9
 80018da:	008b      	lsls	r3, r1, #2
 80018dc:	4641      	mov	r1, r8
 80018de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80018e2:	4641      	mov	r1, r8
 80018e4:	008a      	lsls	r2, r1, #2
 80018e6:	4610      	mov	r0, r2
 80018e8:	4619      	mov	r1, r3
 80018ea:	4603      	mov	r3, r0
 80018ec:	4622      	mov	r2, r4
 80018ee:	189b      	adds	r3, r3, r2
 80018f0:	60bb      	str	r3, [r7, #8]
 80018f2:	460b      	mov	r3, r1
 80018f4:	462a      	mov	r2, r5
 80018f6:	eb42 0303 	adc.w	r3, r2, r3
 80018fa:	60fb      	str	r3, [r7, #12]
 80018fc:	f04f 0200 	mov.w	r2, #0
 8001900:	f04f 0300 	mov.w	r3, #0
 8001904:	e9d7 8902 	ldrd	r8, r9, [r7, #8]
 8001908:	4649      	mov	r1, r9
 800190a:	008b      	lsls	r3, r1, #2
 800190c:	4641      	mov	r1, r8
 800190e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001912:	4641      	mov	r1, r8
 8001914:	008a      	lsls	r2, r1, #2
 8001916:	4610      	mov	r0, r2
 8001918:	4619      	mov	r1, r3
 800191a:	4603      	mov	r3, r0
 800191c:	4622      	mov	r2, r4
 800191e:	189b      	adds	r3, r3, r2
 8001920:	673b      	str	r3, [r7, #112]	; 0x70
 8001922:	462b      	mov	r3, r5
 8001924:	460a      	mov	r2, r1
 8001926:	eb42 0303 	adc.w	r3, r2, r3
 800192a:	677b      	str	r3, [r7, #116]	; 0x74
 800192c:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001930:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8001934:	f7ff f9c8 	bl	8000cc8 <__aeabi_ldivmod>
 8001938:	4602      	mov	r2, r0
 800193a:	460b      	mov	r3, r1
 800193c:	e9c7 2344 	strd	r2, r3, [r7, #272]	; 0x110
	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 8001940:	4b66      	ldr	r3, [pc, #408]	; (8001adc <BMP280_compensate_P_int64+0x580>)
 8001942:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001946:	b21b      	sxth	r3, r3
 8001948:	17da      	asrs	r2, r3, #31
 800194a:	66bb      	str	r3, [r7, #104]	; 0x68
 800194c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800194e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001952:	f04f 0000 	mov.w	r0, #0
 8001956:	f04f 0100 	mov.w	r1, #0
 800195a:	0b50      	lsrs	r0, r2, #13
 800195c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 8001960:	1359      	asrs	r1, r3, #13
 8001962:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
 8001966:	462b      	mov	r3, r5
 8001968:	fb00 f203 	mul.w	r2, r0, r3
 800196c:	4623      	mov	r3, r4
 800196e:	fb03 f301 	mul.w	r3, r3, r1
 8001972:	4413      	add	r3, r2
 8001974:	4622      	mov	r2, r4
 8001976:	fba2 1200 	umull	r1, r2, r2, r0
 800197a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800197e:	460a      	mov	r2, r1
 8001980:	f8c7 20d8 	str.w	r2, [r7, #216]	; 0xd8
 8001984:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001988:	4413      	add	r3, r2
 800198a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800198e:	e9d7 2344 	ldrd	r2, r3, [r7, #272]	; 0x110
 8001992:	f04f 0000 	mov.w	r0, #0
 8001996:	f04f 0100 	mov.w	r1, #0
 800199a:	0b50      	lsrs	r0, r2, #13
 800199c:	ea40 40c3 	orr.w	r0, r0, r3, lsl #19
 80019a0:	1359      	asrs	r1, r3, #13
 80019a2:	e9d7 4536 	ldrd	r4, r5, [r7, #216]	; 0xd8
 80019a6:	462b      	mov	r3, r5
 80019a8:	fb00 f203 	mul.w	r2, r0, r3
 80019ac:	4623      	mov	r3, r4
 80019ae:	fb03 f301 	mul.w	r3, r3, r1
 80019b2:	4413      	add	r3, r2
 80019b4:	4622      	mov	r2, r4
 80019b6:	fba2 1200 	umull	r1, r2, r2, r0
 80019ba:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80019be:	460a      	mov	r2, r1
 80019c0:	f8c7 20d0 	str.w	r2, [r7, #208]	; 0xd0
 80019c4:	f8d7 20d4 	ldr.w	r2, [r7, #212]	; 0xd4
 80019c8:	4413      	add	r3, r2
 80019ca:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80019ce:	f04f 0200 	mov.w	r2, #0
 80019d2:	f04f 0300 	mov.w	r3, #0
 80019d6:	e9d7 4534 	ldrd	r4, r5, [r7, #208]	; 0xd0
 80019da:	4621      	mov	r1, r4
 80019dc:	0e4a      	lsrs	r2, r1, #25
 80019de:	4629      	mov	r1, r5
 80019e0:	ea42 12c1 	orr.w	r2, r2, r1, lsl #7
 80019e4:	4629      	mov	r1, r5
 80019e6:	164b      	asrs	r3, r1, #25
 80019e8:	e9c7 2348 	strd	r2, r3, [r7, #288]	; 0x120
	var2 = (((int64_t)dig_P8) * p) >> 19;
 80019ec:	4b3c      	ldr	r3, [pc, #240]	; (8001ae0 <BMP280_compensate_P_int64+0x584>)
 80019ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80019f2:	b21b      	sxth	r3, r3
 80019f4:	17da      	asrs	r2, r3, #31
 80019f6:	663b      	str	r3, [r7, #96]	; 0x60
 80019f8:	667a      	str	r2, [r7, #100]	; 0x64
 80019fa:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 80019fe:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8001a02:	462a      	mov	r2, r5
 8001a04:	fb02 f203 	mul.w	r2, r2, r3
 8001a08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001a0c:	4621      	mov	r1, r4
 8001a0e:	fb01 f303 	mul.w	r3, r1, r3
 8001a12:	4413      	add	r3, r2
 8001a14:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001a18:	4621      	mov	r1, r4
 8001a1a:	fba2 1201 	umull	r1, r2, r2, r1
 8001a1e:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 8001a22:	460a      	mov	r2, r1
 8001a24:	f8c7 20c8 	str.w	r2, [r7, #200]	; 0xc8
 8001a28:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8001a2c:	4413      	add	r3, r2
 8001a2e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001a32:	f04f 0200 	mov.w	r2, #0
 8001a36:	f04f 0300 	mov.w	r3, #0
 8001a3a:	e9d7 4532 	ldrd	r4, r5, [r7, #200]	; 0xc8
 8001a3e:	4621      	mov	r1, r4
 8001a40:	0cca      	lsrs	r2, r1, #19
 8001a42:	4629      	mov	r1, r5
 8001a44:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
 8001a48:	4629      	mov	r1, r5
 8001a4a:	14cb      	asrs	r3, r1, #19
 8001a4c:	e9c7 2346 	strd	r2, r3, [r7, #280]	; 0x118
	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 8001a50:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8001a54:	e9d7 2348 	ldrd	r2, r3, [r7, #288]	; 0x120
 8001a58:	1884      	adds	r4, r0, r2
 8001a5a:	65bc      	str	r4, [r7, #88]	; 0x58
 8001a5c:	eb41 0303 	adc.w	r3, r1, r3
 8001a60:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001a62:	e9d7 2346 	ldrd	r2, r3, [r7, #280]	; 0x118
 8001a66:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 8001a6a:	4621      	mov	r1, r4
 8001a6c:	1889      	adds	r1, r1, r2
 8001a6e:	6539      	str	r1, [r7, #80]	; 0x50
 8001a70:	4629      	mov	r1, r5
 8001a72:	eb43 0101 	adc.w	r1, r3, r1
 8001a76:	6579      	str	r1, [r7, #84]	; 0x54
 8001a78:	f04f 0000 	mov.w	r0, #0
 8001a7c:	f04f 0100 	mov.w	r1, #0
 8001a80:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
 8001a84:	4623      	mov	r3, r4
 8001a86:	0a18      	lsrs	r0, r3, #8
 8001a88:	462b      	mov	r3, r5
 8001a8a:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
 8001a8e:	462b      	mov	r3, r5
 8001a90:	1219      	asrs	r1, r3, #8
 8001a92:	4b14      	ldr	r3, [pc, #80]	; (8001ae4 <BMP280_compensate_P_int64+0x588>)
 8001a94:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a98:	b21b      	sxth	r3, r3
 8001a9a:	17da      	asrs	r2, r3, #31
 8001a9c:	64bb      	str	r3, [r7, #72]	; 0x48
 8001a9e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001aa0:	f04f 0200 	mov.w	r2, #0
 8001aa4:	f04f 0300 	mov.w	r3, #0
 8001aa8:	e9d7 8912 	ldrd	r8, r9, [r7, #72]	; 0x48
 8001aac:	464c      	mov	r4, r9
 8001aae:	0123      	lsls	r3, r4, #4
 8001ab0:	4644      	mov	r4, r8
 8001ab2:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001ab6:	4644      	mov	r4, r8
 8001ab8:	0122      	lsls	r2, r4, #4
 8001aba:	1884      	adds	r4, r0, r2
 8001abc:	603c      	str	r4, [r7, #0]
 8001abe:	eb41 0303 	adc.w	r3, r1, r3
 8001ac2:	607b      	str	r3, [r7, #4]
 8001ac4:	e9d7 3400 	ldrd	r3, r4, [r7]
 8001ac8:	e9c7 3444 	strd	r3, r4, [r7, #272]	; 0x110
	return (uint32_t)p;
 8001acc:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001adc:	2000021e 	.word	0x2000021e
 8001ae0:	2000021c 	.word	0x2000021c
 8001ae4:	2000021a 	.word	0x2000021a

08001ae8 <BMP280_compensate_H_int32>:

/* Returns humidity in %RH as unsigned 32 bit integer in Q22.10 format (22 integer and 10 fractional bits).
   Output value of “47445” represents 47445/1024 = 46.333 %RH
*/
uint32_t BMP280_compensate_H_int32(int32_t adc_H)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b085      	sub	sp, #20
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
	int32_t v_x1_u32r;
	v_x1_u32r = (t_fine - ((int32_t)76800));
 8001af0:	4b2c      	ldr	r3, [pc, #176]	; (8001ba4 <BMP280_compensate_H_int32+0xbc>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f5a3 3396 	sub.w	r3, r3, #76800	; 0x12c00
 8001af8:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	039a      	lsls	r2, r3, #14
 8001afe:	4b2a      	ldr	r3, [pc, #168]	; (8001ba8 <BMP280_compensate_H_int32+0xc0>)
 8001b00:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b04:	051b      	lsls	r3, r3, #20
 8001b06:	1ad2      	subs	r2, r2, r3
 8001b08:	4b28      	ldr	r3, [pc, #160]	; (8001bac <BMP280_compensate_H_int32+0xc4>)
 8001b0a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b0e:	4619      	mov	r1, r3
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	fb01 f303 	mul.w	r3, r1, r3
 8001b16:	1ad3      	subs	r3, r2, r3
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 8001b18:	f503 4380 	add.w	r3, r3, #16384	; 0x4000
 8001b1c:	13db      	asrs	r3, r3, #15
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 8001b1e:	4a24      	ldr	r2, [pc, #144]	; (8001bb0 <BMP280_compensate_H_int32+0xc8>)
 8001b20:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001b24:	4611      	mov	r1, r2
			v_x1_u32r)) + ((int32_t)16384)) >> 15) * (((((((v_x1_u32r *\
 8001b26:	68fa      	ldr	r2, [r7, #12]
 8001b28:	fb01 f202 	mul.w	r2, r1, r2
					((int32_t)dig_H6)) >> 10) * (((v_x1_u32r * ((int32_t)dig_H3)) >> 11) +\
 8001b2c:	1292      	asrs	r2, r2, #10
 8001b2e:	4921      	ldr	r1, [pc, #132]	; (8001bb4 <BMP280_compensate_H_int32+0xcc>)
 8001b30:	8809      	ldrh	r1, [r1, #0]
 8001b32:	4608      	mov	r0, r1
 8001b34:	68f9      	ldr	r1, [r7, #12]
 8001b36:	fb00 f101 	mul.w	r1, r0, r1
 8001b3a:	12c9      	asrs	r1, r1, #11
 8001b3c:	f501 4100 	add.w	r1, r1, #32768	; 0x8000
 8001b40:	fb01 f202 	mul.w	r2, r1, r2
							((int32_t)32768))) >> 10) + ((int32_t)2097152)) * ((int32_t)dig_H2) +\
 8001b44:	1292      	asrs	r2, r2, #10
 8001b46:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8001b4a:	491b      	ldr	r1, [pc, #108]	; (8001bb8 <BMP280_compensate_H_int32+0xd0>)
 8001b4c:	f9b1 1000 	ldrsh.w	r1, [r1]
 8001b50:	fb01 f202 	mul.w	r2, r1, r2
 8001b54:	f502 5200 	add.w	r2, r2, #8192	; 0x2000
					8192) >> 14));
 8001b58:	1392      	asrs	r2, r2, #14
	v_x1_u32r = (((((adc_H << 14) - (((int32_t)dig_H4) << 20) - (((int32_t)dig_H5) *\
 8001b5a:	fb02 f303 	mul.w	r3, r2, r3
 8001b5e:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	13db      	asrs	r3, r3, #15
 8001b64:	68fa      	ldr	r2, [r7, #12]
 8001b66:	13d2      	asrs	r2, r2, #15
 8001b68:	fb02 f303 	mul.w	r3, r2, r3
 8001b6c:	11db      	asrs	r3, r3, #7
			((int32_t)dig_H1)) >> 4));
 8001b6e:	4a13      	ldr	r2, [pc, #76]	; (8001bbc <BMP280_compensate_H_int32+0xd4>)
 8001b70:	8812      	ldrh	r2, [r2, #0]
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8001b72:	fb02 f303 	mul.w	r3, r2, r3
			((int32_t)dig_H1)) >> 4));
 8001b76:	111b      	asrs	r3, r3, #4
	v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) *\
 8001b78:	68fa      	ldr	r2, [r7, #12]
 8001b7a:	1ad3      	subs	r3, r2, r3
 8001b7c:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8001b84:	60fb      	str	r3, [r7, #12]
	v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	f1b3 5fc8 	cmp.w	r3, #419430400	; 0x19000000
 8001b8c:	bfa8      	it	ge
 8001b8e:	f04f 53c8 	movge.w	r3, #419430400	; 0x19000000
 8001b92:	60fb      	str	r3, [r7, #12]
	return (uint32_t)(v_x1_u32r>>12);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	131b      	asrs	r3, r3, #12
}
 8001b98:	4618      	mov	r0, r3
 8001b9a:	3714      	adds	r7, #20
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba2:	4770      	bx	lr
 8001ba4:	20000228 	.word	0x20000228
 8001ba8:	20000222 	.word	0x20000222
 8001bac:	20000224 	.word	0x20000224
 8001bb0:	20000226 	.word	0x20000226
 8001bb4:	2000020a 	.word	0x2000020a
 8001bb8:	20000220 	.word	0x20000220
 8001bbc:	20000208 	.word	0x20000208

08001bc0 <BMP280_Measure>:

/* measure the temp, pressure and humidity
 * the values will be stored in the parameters passed to the function
 */
void BMP280_Measure (void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	af00      	add	r7, sp, #0
	if (BMPReadRaw() == 0)
 8001bc4:	f7ff fc3c 	bl	8001440 <BMPReadRaw>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d163      	bne.n	8001c96 <BMP280_Measure+0xd6>
	{
		  if (tRaw == 0x800000) Temperature = 0; // value in case temp measurement was disabled
 8001bce:	4b39      	ldr	r3, [pc, #228]	; (8001cb4 <BMP280_Measure+0xf4>)
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001bd6:	d104      	bne.n	8001be2 <BMP280_Measure+0x22>
 8001bd8:	4b37      	ldr	r3, [pc, #220]	; (8001cb8 <BMP280_Measure+0xf8>)
 8001bda:	f04f 0200 	mov.w	r2, #0
 8001bde:	601a      	str	r2, [r3, #0]
 8001be0:	e016      	b.n	8001c10 <BMP280_Measure+0x50>
		  else
		  {
			  Temperature = (BMP280_compensate_T_int32 (tRaw))/100.0;  // as per datasheet, the temp is x100
 8001be2:	4b34      	ldr	r3, [pc, #208]	; (8001cb4 <BMP280_Measure+0xf4>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff fc76 	bl	80014d8 <BMP280_compensate_T_int32>
 8001bec:	4603      	mov	r3, r0
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f7fe fcb8 	bl	8000564 <__aeabi_i2d>
 8001bf4:	f04f 0200 	mov.w	r2, #0
 8001bf8:	4b30      	ldr	r3, [pc, #192]	; (8001cbc <BMP280_Measure+0xfc>)
 8001bfa:	f7fe fe47 	bl	800088c <__aeabi_ddiv>
 8001bfe:	4602      	mov	r2, r0
 8001c00:	460b      	mov	r3, r1
 8001c02:	4610      	mov	r0, r2
 8001c04:	4619      	mov	r1, r3
 8001c06:	f7ff f80f 	bl	8000c28 <__aeabi_d2f>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	4a2a      	ldr	r2, [pc, #168]	; (8001cb8 <BMP280_Measure+0xf8>)
 8001c0e:	6013      	str	r3, [r2, #0]
		  }

		  if (pRaw == 0x800000) Pressure = 0; // value in case temp measurement was disabled
 8001c10:	4b2b      	ldr	r3, [pc, #172]	; (8001cc0 <BMP280_Measure+0x100>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001c18:	d104      	bne.n	8001c24 <BMP280_Measure+0x64>
 8001c1a:	4b2a      	ldr	r3, [pc, #168]	; (8001cc4 <BMP280_Measure+0x104>)
 8001c1c:	f04f 0200 	mov.w	r2, #0
 8001c20:	601a      	str	r2, [r3, #0]
 8001c22:	e016      	b.n	8001c52 <BMP280_Measure+0x92>
		  else
		  {
#if SUPPORT_64BIT
			  Pressure = (BMP280_compensate_P_int64 (pRaw))/256.0;  // as per datasheet, the pressure is x256
 8001c24:	4b26      	ldr	r3, [pc, #152]	; (8001cc0 <BMP280_Measure+0x100>)
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff fc97 	bl	800155c <BMP280_compensate_P_int64>
 8001c2e:	4603      	mov	r3, r0
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7fe fc87 	bl	8000544 <__aeabi_ui2d>
 8001c36:	f04f 0200 	mov.w	r2, #0
 8001c3a:	4b23      	ldr	r3, [pc, #140]	; (8001cc8 <BMP280_Measure+0x108>)
 8001c3c:	f7fe fe26 	bl	800088c <__aeabi_ddiv>
 8001c40:	4602      	mov	r2, r0
 8001c42:	460b      	mov	r3, r1
 8001c44:	4610      	mov	r0, r2
 8001c46:	4619      	mov	r1, r3
 8001c48:	f7fe ffee 	bl	8000c28 <__aeabi_d2f>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	4a1d      	ldr	r2, [pc, #116]	; (8001cc4 <BMP280_Measure+0x104>)
 8001c50:	6013      	str	r3, [r2, #0]
			  Pressure = (BMP280_compensate_P_int32 (pRaw));  // as per datasheet, the pressure is Pa

#endif
		  }

		  if (hRaw == 0x8000) Humidity = 0; // value in case temp measurement was disabled
 8001c52:	4b1e      	ldr	r3, [pc, #120]	; (8001ccc <BMP280_Measure+0x10c>)
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c5a:	d104      	bne.n	8001c66 <BMP280_Measure+0xa6>
 8001c5c:	4b1c      	ldr	r3, [pc, #112]	; (8001cd0 <BMP280_Measure+0x110>)
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	601a      	str	r2, [r3, #0]
	// if the device is detached
	else
	{
		Temperature = Pressure = Humidity = 0;
	}
}
 8001c64:	e023      	b.n	8001cae <BMP280_Measure+0xee>
			  Humidity = (BMP280_compensate_H_int32 (hRaw))/1024.0;  // as per datasheet, the temp is x1024
 8001c66:	4b19      	ldr	r3, [pc, #100]	; (8001ccc <BMP280_Measure+0x10c>)
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	f7ff ff3c 	bl	8001ae8 <BMP280_compensate_H_int32>
 8001c70:	4603      	mov	r3, r0
 8001c72:	4618      	mov	r0, r3
 8001c74:	f7fe fc66 	bl	8000544 <__aeabi_ui2d>
 8001c78:	f04f 0200 	mov.w	r2, #0
 8001c7c:	4b15      	ldr	r3, [pc, #84]	; (8001cd4 <BMP280_Measure+0x114>)
 8001c7e:	f7fe fe05 	bl	800088c <__aeabi_ddiv>
 8001c82:	4602      	mov	r2, r0
 8001c84:	460b      	mov	r3, r1
 8001c86:	4610      	mov	r0, r2
 8001c88:	4619      	mov	r1, r3
 8001c8a:	f7fe ffcd 	bl	8000c28 <__aeabi_d2f>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	4a0f      	ldr	r2, [pc, #60]	; (8001cd0 <BMP280_Measure+0x110>)
 8001c92:	6013      	str	r3, [r2, #0]
}
 8001c94:	e00b      	b.n	8001cae <BMP280_Measure+0xee>
		Temperature = Pressure = Humidity = 0;
 8001c96:	4b0e      	ldr	r3, [pc, #56]	; (8001cd0 <BMP280_Measure+0x110>)
 8001c98:	f04f 0200 	mov.w	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	4b0c      	ldr	r3, [pc, #48]	; (8001cd0 <BMP280_Measure+0x110>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4a08      	ldr	r2, [pc, #32]	; (8001cc4 <BMP280_Measure+0x104>)
 8001ca4:	6013      	str	r3, [r2, #0]
 8001ca6:	4b07      	ldr	r3, [pc, #28]	; (8001cc4 <BMP280_Measure+0x104>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4a03      	ldr	r2, [pc, #12]	; (8001cb8 <BMP280_Measure+0xf8>)
 8001cac:	6013      	str	r3, [r2, #0]
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	200001f8 	.word	0x200001f8
 8001cb8:	20000360 	.word	0x20000360
 8001cbc:	40590000 	.word	0x40590000
 8001cc0:	200001fc 	.word	0x200001fc
 8001cc4:	20000364 	.word	0x20000364
 8001cc8:	40700000 	.word	0x40700000
 8001ccc:	20000200 	.word	0x20000200
 8001cd0:	20000368 	.word	0x20000368
 8001cd4:	40900000 	.word	0x40900000

08001cd8 <GetSector>:
 */

/*Addresses were adjusted to fit STM32F74xxx boards, wer*/

static uint32_t GetSector(uint32_t Address)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b085      	sub	sp, #20
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t sector = 0;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	60fb      	str	r3, [r7, #12]

  if((Address < 0x08007FFF) && (Address >= 0x08000000))
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	4a2e      	ldr	r2, [pc, #184]	; (8001da0 <GetSector+0xc8>)
 8001ce8:	4293      	cmp	r3, r2
 8001cea:	d806      	bhi.n	8001cfa <GetSector+0x22>
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001cf2:	d302      	bcc.n	8001cfa <GetSector+0x22>
  {
    sector = FLASH_SECTOR_0;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	e04b      	b.n	8001d92 <GetSector+0xba>
  }
  else if((Address < 0x0800FFFF) && (Address >= 0x08008000))
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a29      	ldr	r2, [pc, #164]	; (8001da4 <GetSector+0xcc>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d206      	bcs.n	8001d10 <GetSector+0x38>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a28      	ldr	r2, [pc, #160]	; (8001da8 <GetSector+0xd0>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d302      	bcc.n	8001d10 <GetSector+0x38>
  {
    sector = FLASH_SECTOR_1;
 8001d0a:	2301      	movs	r3, #1
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	e040      	b.n	8001d92 <GetSector+0xba>
  }
  else if((Address < 0x08017FFF) && (Address >= 0x08010000))
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	4a26      	ldr	r2, [pc, #152]	; (8001dac <GetSector+0xd4>)
 8001d14:	4293      	cmp	r3, r2
 8001d16:	d806      	bhi.n	8001d26 <GetSector+0x4e>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a22      	ldr	r2, [pc, #136]	; (8001da4 <GetSector+0xcc>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d902      	bls.n	8001d26 <GetSector+0x4e>
  {
    sector = FLASH_SECTOR_2;
 8001d20:	2302      	movs	r3, #2
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	e035      	b.n	8001d92 <GetSector+0xba>
  }
  else if((Address < 0x0801FFFF) && (Address >= 0x08018000))
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	4a21      	ldr	r2, [pc, #132]	; (8001db0 <GetSector+0xd8>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d206      	bcs.n	8001d3c <GetSector+0x64>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	4a20      	ldr	r2, [pc, #128]	; (8001db4 <GetSector+0xdc>)
 8001d32:	4293      	cmp	r3, r2
 8001d34:	d302      	bcc.n	8001d3c <GetSector+0x64>
  {
    sector = FLASH_SECTOR_3;
 8001d36:	2303      	movs	r3, #3
 8001d38:	60fb      	str	r3, [r7, #12]
 8001d3a:	e02a      	b.n	8001d92 <GetSector+0xba>
  }
  else if((Address < 0x0803FFFF) && (Address >= 0x08020000))
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4a1e      	ldr	r2, [pc, #120]	; (8001db8 <GetSector+0xe0>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d206      	bcs.n	8001d52 <GetSector+0x7a>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a1a      	ldr	r2, [pc, #104]	; (8001db0 <GetSector+0xd8>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d902      	bls.n	8001d52 <GetSector+0x7a>
  {
    sector = FLASH_SECTOR_4;
 8001d4c:	2304      	movs	r3, #4
 8001d4e:	60fb      	str	r3, [r7, #12]
 8001d50:	e01f      	b.n	8001d92 <GetSector+0xba>
  }
  else if((Address < 0x0807FFFF) && (Address >= 0x08040000))
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	4a19      	ldr	r2, [pc, #100]	; (8001dbc <GetSector+0xe4>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d206      	bcs.n	8001d68 <GetSector+0x90>
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4a16      	ldr	r2, [pc, #88]	; (8001db8 <GetSector+0xe0>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d902      	bls.n	8001d68 <GetSector+0x90>
  {
    sector = FLASH_SECTOR_5;
 8001d62:	2305      	movs	r3, #5
 8001d64:	60fb      	str	r3, [r7, #12]
 8001d66:	e014      	b.n	8001d92 <GetSector+0xba>
  }
  else if((Address < 0x080BFFFF) && (Address >= 0x08080000))
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	4a15      	ldr	r2, [pc, #84]	; (8001dc0 <GetSector+0xe8>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d206      	bcs.n	8001d7e <GetSector+0xa6>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	4a12      	ldr	r2, [pc, #72]	; (8001dbc <GetSector+0xe4>)
 8001d74:	4293      	cmp	r3, r2
 8001d76:	d902      	bls.n	8001d7e <GetSector+0xa6>
  {
    sector = FLASH_SECTOR_6;
 8001d78:	2306      	movs	r3, #6
 8001d7a:	60fb      	str	r3, [r7, #12]
 8001d7c:	e009      	b.n	8001d92 <GetSector+0xba>
  }
  else if((Address < 0x080FFFFF) && (Address >= 0x080C0000))
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a10      	ldr	r2, [pc, #64]	; (8001dc4 <GetSector+0xec>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d805      	bhi.n	8001d92 <GetSector+0xba>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a0d      	ldr	r2, [pc, #52]	; (8001dc0 <GetSector+0xe8>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d901      	bls.n	8001d92 <GetSector+0xba>
  {
    sector = FLASH_SECTOR_7;
 8001d8e:	2307      	movs	r3, #7
 8001d90:	60fb      	str	r3, [r7, #12]
  }
  else if (Address < 0x081FFFFF) && (Address >= 0x081E0000)
  {
    sector = FLASH_SECTOR_23;
  }*/
  return sector;
 8001d92:	68fb      	ldr	r3, [r7, #12]
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3714      	adds	r7, #20
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	08007ffe 	.word	0x08007ffe
 8001da4:	0800ffff 	.word	0x0800ffff
 8001da8:	08008000 	.word	0x08008000
 8001dac:	08017ffe 	.word	0x08017ffe
 8001db0:	0801ffff 	.word	0x0801ffff
 8001db4:	08018000 	.word	0x08018000
 8001db8:	0803ffff 	.word	0x0803ffff
 8001dbc:	0807ffff 	.word	0x0807ffff
 8001dc0:	080bffff 	.word	0x080bffff
 8001dc4:	080ffffe 	.word	0x080ffffe

08001dc8 <float2Bytes>:


uint8_t bytes_temp[4];

void float2Bytes(uint8_t * ftoa_bytes_temp,float float_variable)
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b085      	sub	sp, #20
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
 8001dd0:	ed87 0a00 	vstr	s0, [r7]
    union {
      float a;
      uint8_t bytes[4];
    } thing;

    thing.a = float_variable;
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	60bb      	str	r3, [r7, #8]

    for (uint8_t i = 0; i < 4; i++) {
 8001dd8:	2300      	movs	r3, #0
 8001dda:	73fb      	strb	r3, [r7, #15]
 8001ddc:	e00b      	b.n	8001df6 <float2Bytes+0x2e>
      ftoa_bytes_temp[i] = thing.bytes[i];
 8001dde:	7bfa      	ldrb	r2, [r7, #15]
 8001de0:	7bfb      	ldrb	r3, [r7, #15]
 8001de2:	6879      	ldr	r1, [r7, #4]
 8001de4:	440b      	add	r3, r1
 8001de6:	3210      	adds	r2, #16
 8001de8:	443a      	add	r2, r7
 8001dea:	f812 2c08 	ldrb.w	r2, [r2, #-8]
 8001dee:	701a      	strb	r2, [r3, #0]
    for (uint8_t i = 0; i < 4; i++) {
 8001df0:	7bfb      	ldrb	r3, [r7, #15]
 8001df2:	3301      	adds	r3, #1
 8001df4:	73fb      	strb	r3, [r7, #15]
 8001df6:	7bfb      	ldrb	r3, [r7, #15]
 8001df8:	2b03      	cmp	r3, #3
 8001dfa:	d9f0      	bls.n	8001dde <float2Bytes+0x16>
    }

}
 8001dfc:	bf00      	nop
 8001dfe:	bf00      	nop
 8001e00:	3714      	adds	r7, #20
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <Bytes2float>:

float Bytes2float(uint8_t * ftoa_bytes_temp)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b087      	sub	sp, #28
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	6078      	str	r0, [r7, #4]
    union {
      float a;
      uint8_t bytes[4];
    } thing;

    for (uint8_t i = 0; i < 4; i++) {
 8001e12:	2300      	movs	r3, #0
 8001e14:	75fb      	strb	r3, [r7, #23]
 8001e16:	e00b      	b.n	8001e30 <Bytes2float+0x26>
    	thing.bytes[i] = ftoa_bytes_temp[i];
 8001e18:	7dfb      	ldrb	r3, [r7, #23]
 8001e1a:	687a      	ldr	r2, [r7, #4]
 8001e1c:	441a      	add	r2, r3
 8001e1e:	7dfb      	ldrb	r3, [r7, #23]
 8001e20:	7812      	ldrb	r2, [r2, #0]
 8001e22:	3318      	adds	r3, #24
 8001e24:	443b      	add	r3, r7
 8001e26:	f803 2c0c 	strb.w	r2, [r3, #-12]
    for (uint8_t i = 0; i < 4; i++) {
 8001e2a:	7dfb      	ldrb	r3, [r7, #23]
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	75fb      	strb	r3, [r7, #23]
 8001e30:	7dfb      	ldrb	r3, [r7, #23]
 8001e32:	2b03      	cmp	r3, #3
 8001e34:	d9f0      	bls.n	8001e18 <Bytes2float+0xe>
    }

   float float_variable =  thing.a;
 8001e36:	68fb      	ldr	r3, [r7, #12]
 8001e38:	613b      	str	r3, [r7, #16]
   return float_variable;
 8001e3a:	693b      	ldr	r3, [r7, #16]
 8001e3c:	ee07 3a90 	vmov	s15, r3
}
 8001e40:	eeb0 0a67 	vmov.f32	s0, s15
 8001e44:	371c      	adds	r7, #28
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr
	...

08001e50 <Flash_Write_Data>:


uint32_t Flash_Write_Data (uint32_t StartSectorAddress, uint32_t *Data, uint16_t numberofwords)
{
 8001e50:	b5b0      	push	{r4, r5, r7, lr}
 8001e52:	b08a      	sub	sp, #40	; 0x28
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	60f8      	str	r0, [r7, #12]
 8001e58:	60b9      	str	r1, [r7, #8]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	80fb      	strh	r3, [r7, #6]

	static FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SECTORError;
	int sofar=0;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	627b      	str	r3, [r7, #36]	; 0x24


	 /* Unlock the Flash to enable the flash control register access *************/
	  HAL_FLASH_Unlock();
 8001e62:	f001 ff43 	bl	8003cec <HAL_FLASH_Unlock>

	  /* Erase the user Flash area */

	  /* Get the number of sector to erase from 1st sector */

	  uint32_t StartSector = GetSector(StartSectorAddress);
 8001e66:	68f8      	ldr	r0, [r7, #12]
 8001e68:	f7ff ff36 	bl	8001cd8 <GetSector>
 8001e6c:	6238      	str	r0, [r7, #32]
	  uint32_t EndSectorAddress = StartSectorAddress + numberofwords*4;
 8001e6e:	88fb      	ldrh	r3, [r7, #6]
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	461a      	mov	r2, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4413      	add	r3, r2
 8001e78:	61fb      	str	r3, [r7, #28]
	  uint32_t EndSector = GetSector(EndSectorAddress);
 8001e7a:	69f8      	ldr	r0, [r7, #28]
 8001e7c:	f7ff ff2c 	bl	8001cd8 <GetSector>
 8001e80:	61b8      	str	r0, [r7, #24]

	  /* Fill EraseInit structure*/
	  EraseInitStruct.TypeErase     = FLASH_TYPEERASE_SECTORS;
 8001e82:	4b21      	ldr	r3, [pc, #132]	; (8001f08 <Flash_Write_Data+0xb8>)
 8001e84:	2200      	movs	r2, #0
 8001e86:	601a      	str	r2, [r3, #0]
	  EraseInitStruct.VoltageRange  = FLASH_VOLTAGE_RANGE_3;
 8001e88:	4b1f      	ldr	r3, [pc, #124]	; (8001f08 <Flash_Write_Data+0xb8>)
 8001e8a:	2202      	movs	r2, #2
 8001e8c:	60da      	str	r2, [r3, #12]
	  EraseInitStruct.Sector        = StartSector;
 8001e8e:	4a1e      	ldr	r2, [pc, #120]	; (8001f08 <Flash_Write_Data+0xb8>)
 8001e90:	6a3b      	ldr	r3, [r7, #32]
 8001e92:	6053      	str	r3, [r2, #4]
	  EraseInitStruct.NbSectors     = (EndSector - StartSector) + 1;
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	6a3b      	ldr	r3, [r7, #32]
 8001e98:	1ad3      	subs	r3, r2, r3
 8001e9a:	3301      	adds	r3, #1
 8001e9c:	4a1a      	ldr	r2, [pc, #104]	; (8001f08 <Flash_Write_Data+0xb8>)
 8001e9e:	6093      	str	r3, [r2, #8]

	  /* Note: If an erase operation in Flash memory also concerns data in the data or instruction cache,
	     you have to make sure that these data are rewritten before they are accessed during code
	     execution. If this cannot be done safely, it is recommended to flush the caches by setting the
	     DCRST and ICRST bits in the FLASH_CR register. */
	  if (HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError) != HAL_OK)
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	4619      	mov	r1, r3
 8001ea6:	4818      	ldr	r0, [pc, #96]	; (8001f08 <Flash_Write_Data+0xb8>)
 8001ea8:	f002 f88e 	bl	8003fc8 <HAL_FLASHEx_Erase>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d01f      	beq.n	8001ef2 <Flash_Write_Data+0xa2>
	  {
		  return HAL_FLASH_GetError ();
 8001eb2:	f001 ff4d 	bl	8003d50 <HAL_FLASH_GetError>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	e022      	b.n	8001f00 <Flash_Write_Data+0xb0>
	  /* Program the user Flash area word by word
	    (area defined by FLASH_USER_START_ADDR and FLASH_USER_END_ADDR) ***********/

	   while (sofar<numberofwords)
	   {
	     if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, StartSectorAddress, Data[sofar]) == HAL_OK)
 8001eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ebc:	009b      	lsls	r3, r3, #2
 8001ebe:	68ba      	ldr	r2, [r7, #8]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	461c      	mov	r4, r3
 8001ec8:	4615      	mov	r5, r2
 8001eca:	4622      	mov	r2, r4
 8001ecc:	462b      	mov	r3, r5
 8001ece:	68f9      	ldr	r1, [r7, #12]
 8001ed0:	2002      	movs	r0, #2
 8001ed2:	f001 feaf 	bl	8003c34 <HAL_FLASH_Program>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d106      	bne.n	8001eea <Flash_Write_Data+0x9a>
	     {
	    	 StartSectorAddress += 4;  // use StartPageAddress += 2 for half word and 8 for double word
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	3304      	adds	r3, #4
 8001ee0:	60fb      	str	r3, [r7, #12]
	    	 sofar++;
 8001ee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ee4:	3301      	adds	r3, #1
 8001ee6:	627b      	str	r3, [r7, #36]	; 0x24
 8001ee8:	e003      	b.n	8001ef2 <Flash_Write_Data+0xa2>
	     }
	     else
	     {
	       /* Error occurred while writing data in Flash memory*/
	    	 return HAL_FLASH_GetError ();
 8001eea:	f001 ff31 	bl	8003d50 <HAL_FLASH_GetError>
 8001eee:	4603      	mov	r3, r0
 8001ef0:	e006      	b.n	8001f00 <Flash_Write_Data+0xb0>
	   while (sofar<numberofwords)
 8001ef2:	88fb      	ldrh	r3, [r7, #6]
 8001ef4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001ef6:	429a      	cmp	r2, r3
 8001ef8:	dbdf      	blt.n	8001eba <Flash_Write_Data+0x6a>
	     }
	   }

	  /* Lock the Flash to disable the flash control register access (recommended
	     to protect the FLASH memory against possible unwanted operation) *********/
	  HAL_FLASH_Lock();
 8001efa:	f001 ff19 	bl	8003d30 <HAL_FLASH_Lock>

	   return 0;
 8001efe:	2300      	movs	r3, #0
}
 8001f00:	4618      	mov	r0, r3
 8001f02:	3728      	adds	r7, #40	; 0x28
 8001f04:	46bd      	mov	sp, r7
 8001f06:	bdb0      	pop	{r4, r5, r7, pc}
 8001f08:	20000230 	.word	0x20000230

08001f0c <Flash_Read_Data>:


void Flash_Read_Data (uint32_t StartSectorAddress, uint32_t *RxBuf, uint16_t numberofwords)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	b085      	sub	sp, #20
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	60f8      	str	r0, [r7, #12]
 8001f14:	60b9      	str	r1, [r7, #8]
 8001f16:	4613      	mov	r3, r2
 8001f18:	80fb      	strh	r3, [r7, #6]
	while (1)
	{

		*RxBuf = *(__IO uint32_t *)StartSectorAddress;
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	68bb      	ldr	r3, [r7, #8]
 8001f20:	601a      	str	r2, [r3, #0]
		StartSectorAddress += 4;
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	3304      	adds	r3, #4
 8001f26:	60fb      	str	r3, [r7, #12]
		RxBuf++;
 8001f28:	68bb      	ldr	r3, [r7, #8]
 8001f2a:	3304      	adds	r3, #4
 8001f2c:	60bb      	str	r3, [r7, #8]
		if (!(numberofwords--)) break;
 8001f2e:	88fb      	ldrh	r3, [r7, #6]
 8001f30:	1e5a      	subs	r2, r3, #1
 8001f32:	80fa      	strh	r2, [r7, #6]
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d000      	beq.n	8001f3a <Flash_Read_Data+0x2e>
		*RxBuf = *(__IO uint32_t *)StartSectorAddress;
 8001f38:	e7ef      	b.n	8001f1a <Flash_Read_Data+0xe>
		if (!(numberofwords--)) break;
 8001f3a:	bf00      	nop
	}
}
 8001f3c:	bf00      	nop
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <Flash_Write_NUM>:
	}
}


void Flash_Write_NUM (uint32_t StartSectorAddress, float *NumList)
{
 8001f48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f4c:	b087      	sub	sp, #28
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
 8001f52:	6039      	str	r1, [r7, #0]
 8001f54:	466b      	mov	r3, sp
 8001f56:	461e      	mov	r6, r3
	size_t list_size = sizeof(NumList);
 8001f58:	2304      	movs	r3, #4
 8001f5a:	613b      	str	r3, [r7, #16]
	uint8_t long_bytes_temp[4*list_size];
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	0099      	lsls	r1, r3, #2
 8001f60:	460b      	mov	r3, r1
 8001f62:	3b01      	subs	r3, #1
 8001f64:	60fb      	str	r3, [r7, #12]
 8001f66:	2300      	movs	r3, #0
 8001f68:	4688      	mov	r8, r1
 8001f6a:	4699      	mov	r9, r3
 8001f6c:	f04f 0200 	mov.w	r2, #0
 8001f70:	f04f 0300 	mov.w	r3, #0
 8001f74:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001f78:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001f7c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001f80:	2300      	movs	r3, #0
 8001f82:	460c      	mov	r4, r1
 8001f84:	461d      	mov	r5, r3
 8001f86:	f04f 0200 	mov.w	r2, #0
 8001f8a:	f04f 0300 	mov.w	r3, #0
 8001f8e:	00eb      	lsls	r3, r5, #3
 8001f90:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001f94:	00e2      	lsls	r2, r4, #3
 8001f96:	1dcb      	adds	r3, r1, #7
 8001f98:	08db      	lsrs	r3, r3, #3
 8001f9a:	00db      	lsls	r3, r3, #3
 8001f9c:	ebad 0d03 	sub.w	sp, sp, r3
 8001fa0:	466b      	mov	r3, sp
 8001fa2:	3300      	adds	r3, #0
 8001fa4:	60bb      	str	r3, [r7, #8]

	for (size_t i = 0; i < list_size; ++i)
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	e014      	b.n	8001fd6 <Flash_Write_NUM+0x8e>
	{
		float2Bytes(bytes_temp, NumList[i]);
 8001fac:	697b      	ldr	r3, [r7, #20]
 8001fae:	009b      	lsls	r3, r3, #2
 8001fb0:	683a      	ldr	r2, [r7, #0]
 8001fb2:	4413      	add	r3, r2
 8001fb4:	edd3 7a00 	vldr	s15, [r3]
 8001fb8:	eeb0 0a67 	vmov.f32	s0, s15
 8001fbc:	480e      	ldr	r0, [pc, #56]	; (8001ff8 <Flash_Write_NUM+0xb0>)
 8001fbe:	f7ff ff03 	bl	8001dc8 <float2Bytes>
		memcpy(long_bytes_temp + i * sizeof(bytes_temp), bytes_temp, sizeof(bytes_temp));
 8001fc2:	697b      	ldr	r3, [r7, #20]
 8001fc4:	009b      	lsls	r3, r3, #2
 8001fc6:	68ba      	ldr	r2, [r7, #8]
 8001fc8:	4413      	add	r3, r2
 8001fca:	4a0b      	ldr	r2, [pc, #44]	; (8001ff8 <Flash_Write_NUM+0xb0>)
 8001fcc:	6812      	ldr	r2, [r2, #0]
 8001fce:	601a      	str	r2, [r3, #0]
	for (size_t i = 0; i < list_size; ++i)
 8001fd0:	697b      	ldr	r3, [r7, #20]
 8001fd2:	3301      	adds	r3, #1
 8001fd4:	617b      	str	r3, [r7, #20]
 8001fd6:	697a      	ldr	r2, [r7, #20]
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	429a      	cmp	r2, r3
 8001fdc:	d3e6      	bcc.n	8001fac <Flash_Write_NUM+0x64>

	}

	Flash_Write_Data (StartSectorAddress, (uint32_t *)long_bytes_temp, list_size);
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	b29b      	uxth	r3, r3
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	68b9      	ldr	r1, [r7, #8]
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f7ff ff32 	bl	8001e50 <Flash_Write_Data>
 8001fec:	46b5      	mov	sp, r6
}
 8001fee:	bf00      	nop
 8001ff0:	371c      	adds	r7, #28
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001ff8:	2000022c 	.word	0x2000022c

08001ffc <Flash_Read_NUM>:


float Flash_Read_NUM (uint32_t StartSectorAddress)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b084      	sub	sp, #16
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
	uint8_t buffer[4];
	float value;

	Flash_Read_Data(StartSectorAddress, (uint32_t *)buffer, 1);
 8002004:	f107 0308 	add.w	r3, r7, #8
 8002008:	2201      	movs	r2, #1
 800200a:	4619      	mov	r1, r3
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f7ff ff7d 	bl	8001f0c <Flash_Read_Data>
	if ((buffer[0] == 255) && (buffer[1] == 255) && (buffer[2] == 255) && (buffer[3] == 255)){
 8002012:	7a3b      	ldrb	r3, [r7, #8]
 8002014:	2bff      	cmp	r3, #255	; 0xff
 8002016:	d10c      	bne.n	8002032 <Flash_Read_NUM+0x36>
 8002018:	7a7b      	ldrb	r3, [r7, #9]
 800201a:	2bff      	cmp	r3, #255	; 0xff
 800201c:	d109      	bne.n	8002032 <Flash_Read_NUM+0x36>
 800201e:	7abb      	ldrb	r3, [r7, #10]
 8002020:	2bff      	cmp	r3, #255	; 0xff
 8002022:	d106      	bne.n	8002032 <Flash_Read_NUM+0x36>
 8002024:	7afb      	ldrb	r3, [r7, #11]
 8002026:	2bff      	cmp	r3, #255	; 0xff
 8002028:	d103      	bne.n	8002032 <Flash_Read_NUM+0x36>
		value = -1.0;
 800202a:	4b09      	ldr	r3, [pc, #36]	; (8002050 <Flash_Read_NUM+0x54>)
 800202c:	60fb      	str	r3, [r7, #12]
		return value;
 800202e:	68fb      	ldr	r3, [r7, #12]
 8002030:	e007      	b.n	8002042 <Flash_Read_NUM+0x46>
	}
	else{
		value = Bytes2float(buffer);
 8002032:	f107 0308 	add.w	r3, r7, #8
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff fee7 	bl	8001e0a <Bytes2float>
 800203c:	ed87 0a03 	vstr	s0, [r7, #12]
		return value;
 8002040:	68fb      	ldr	r3, [r7, #12]
	}

}
 8002042:	ee07 3a90 	vmov	s15, r3
 8002046:	eeb0 0a67 	vmov.f32	s0, s15
 800204a:	3710      	adds	r7, #16
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	bf800000 	.word	0xbf800000

08002054 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002054:	b580      	push	{r7, lr}
 8002056:	b082      	sub	sp, #8
 8002058:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800205a:	4b0c      	ldr	r3, [pc, #48]	; (800208c <MX_DMA_Init+0x38>)
 800205c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205e:	4a0b      	ldr	r2, [pc, #44]	; (800208c <MX_DMA_Init+0x38>)
 8002060:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002064:	6313      	str	r3, [r2, #48]	; 0x30
 8002066:	4b09      	ldr	r3, [pc, #36]	; (800208c <MX_DMA_Init+0x38>)
 8002068:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800206a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800206e:	607b      	str	r3, [r7, #4]
 8002070:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	2100      	movs	r1, #0
 8002076:	200c      	movs	r0, #12
 8002078:	f001 f98d 	bl	8003396 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800207c:	200c      	movs	r0, #12
 800207e:	f001 f9a6 	bl	80033ce <HAL_NVIC_EnableIRQ>

}
 8002082:	bf00      	nop
 8002084:	3708      	adds	r7, #8
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	40023800 	.word	0x40023800

08002090 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b08c      	sub	sp, #48	; 0x30
 8002094:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002096:	f107 031c 	add.w	r3, r7, #28
 800209a:	2200      	movs	r2, #0
 800209c:	601a      	str	r2, [r3, #0]
 800209e:	605a      	str	r2, [r3, #4]
 80020a0:	609a      	str	r2, [r3, #8]
 80020a2:	60da      	str	r2, [r3, #12]
 80020a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80020a6:	4b77      	ldr	r3, [pc, #476]	; (8002284 <MX_GPIO_Init+0x1f4>)
 80020a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020aa:	4a76      	ldr	r2, [pc, #472]	; (8002284 <MX_GPIO_Init+0x1f4>)
 80020ac:	f043 0304 	orr.w	r3, r3, #4
 80020b0:	6313      	str	r3, [r2, #48]	; 0x30
 80020b2:	4b74      	ldr	r3, [pc, #464]	; (8002284 <MX_GPIO_Init+0x1f4>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020b6:	f003 0304 	and.w	r3, r3, #4
 80020ba:	61bb      	str	r3, [r7, #24]
 80020bc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020be:	4b71      	ldr	r3, [pc, #452]	; (8002284 <MX_GPIO_Init+0x1f4>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020c2:	4a70      	ldr	r2, [pc, #448]	; (8002284 <MX_GPIO_Init+0x1f4>)
 80020c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80020c8:	6313      	str	r3, [r2, #48]	; 0x30
 80020ca:	4b6e      	ldr	r3, [pc, #440]	; (8002284 <MX_GPIO_Init+0x1f4>)
 80020cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020d2:	617b      	str	r3, [r7, #20]
 80020d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d6:	4b6b      	ldr	r3, [pc, #428]	; (8002284 <MX_GPIO_Init+0x1f4>)
 80020d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020da:	4a6a      	ldr	r2, [pc, #424]	; (8002284 <MX_GPIO_Init+0x1f4>)
 80020dc:	f043 0301 	orr.w	r3, r3, #1
 80020e0:	6313      	str	r3, [r2, #48]	; 0x30
 80020e2:	4b68      	ldr	r3, [pc, #416]	; (8002284 <MX_GPIO_Init+0x1f4>)
 80020e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020e6:	f003 0301 	and.w	r3, r3, #1
 80020ea:	613b      	str	r3, [r7, #16]
 80020ec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020ee:	4b65      	ldr	r3, [pc, #404]	; (8002284 <MX_GPIO_Init+0x1f4>)
 80020f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020f2:	4a64      	ldr	r2, [pc, #400]	; (8002284 <MX_GPIO_Init+0x1f4>)
 80020f4:	f043 0302 	orr.w	r3, r3, #2
 80020f8:	6313      	str	r3, [r2, #48]	; 0x30
 80020fa:	4b62      	ldr	r3, [pc, #392]	; (8002284 <MX_GPIO_Init+0x1f4>)
 80020fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020fe:	f003 0302 	and.w	r3, r3, #2
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002106:	4b5f      	ldr	r3, [pc, #380]	; (8002284 <MX_GPIO_Init+0x1f4>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800210a:	4a5e      	ldr	r2, [pc, #376]	; (8002284 <MX_GPIO_Init+0x1f4>)
 800210c:	f043 0308 	orr.w	r3, r3, #8
 8002110:	6313      	str	r3, [r2, #48]	; 0x30
 8002112:	4b5c      	ldr	r3, [pc, #368]	; (8002284 <MX_GPIO_Init+0x1f4>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002116:	f003 0308 	and.w	r3, r3, #8
 800211a:	60bb      	str	r3, [r7, #8]
 800211c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800211e:	4b59      	ldr	r3, [pc, #356]	; (8002284 <MX_GPIO_Init+0x1f4>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002122:	4a58      	ldr	r2, [pc, #352]	; (8002284 <MX_GPIO_Init+0x1f4>)
 8002124:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002128:	6313      	str	r3, [r2, #48]	; 0x30
 800212a:	4b56      	ldr	r3, [pc, #344]	; (8002284 <MX_GPIO_Init+0x1f4>)
 800212c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800212e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002132:	607b      	str	r3, [r7, #4]
 8002134:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8002136:	2200      	movs	r2, #0
 8002138:	f244 0181 	movw	r1, #16513	; 0x4081
 800213c:	4852      	ldr	r0, [pc, #328]	; (8002288 <MX_GPIO_Init+0x1f8>)
 800213e:	f002 f9cd 	bl	80044dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002142:	2200      	movs	r2, #0
 8002144:	2140      	movs	r1, #64	; 0x40
 8002146:	4851      	ldr	r0, [pc, #324]	; (800228c <MX_GPIO_Init+0x1fc>)
 8002148:	f002 f9c8 	bl	80044dc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800214c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002150:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002152:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8002156:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002158:	2300      	movs	r3, #0
 800215a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800215c:	f107 031c 	add.w	r3, r7, #28
 8002160:	4619      	mov	r1, r3
 8002162:	484b      	ldr	r0, [pc, #300]	; (8002290 <MX_GPIO_Init+0x200>)
 8002164:	f002 f80e 	bl	8004184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002168:	2332      	movs	r3, #50	; 0x32
 800216a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800216c:	2302      	movs	r3, #2
 800216e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002170:	2300      	movs	r3, #0
 8002172:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002174:	2303      	movs	r3, #3
 8002176:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002178:	230b      	movs	r3, #11
 800217a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800217c:	f107 031c 	add.w	r3, r7, #28
 8002180:	4619      	mov	r1, r3
 8002182:	4843      	ldr	r0, [pc, #268]	; (8002290 <MX_GPIO_Init+0x200>)
 8002184:	f001 fffe 	bl	8004184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002188:	2386      	movs	r3, #134	; 0x86
 800218a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800218c:	2302      	movs	r3, #2
 800218e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002190:	2300      	movs	r3, #0
 8002192:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002194:	2303      	movs	r3, #3
 8002196:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002198:	230b      	movs	r3, #11
 800219a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800219c:	f107 031c 	add.w	r3, r7, #28
 80021a0:	4619      	mov	r1, r3
 80021a2:	483c      	ldr	r0, [pc, #240]	; (8002294 <MX_GPIO_Init+0x204>)
 80021a4:	f001 ffee 	bl	8004184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 80021a8:	f244 0381 	movw	r3, #16513	; 0x4081
 80021ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ae:	2301      	movs	r3, #1
 80021b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b2:	2300      	movs	r3, #0
 80021b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021b6:	2300      	movs	r3, #0
 80021b8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021ba:	f107 031c 	add.w	r3, r7, #28
 80021be:	4619      	mov	r1, r3
 80021c0:	4831      	ldr	r0, [pc, #196]	; (8002288 <MX_GPIO_Init+0x1f8>)
 80021c2:	f001 ffdf 	bl	8004184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80021c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021cc:	2302      	movs	r3, #2
 80021ce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021d4:	2303      	movs	r3, #3
 80021d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80021d8:	230b      	movs	r3, #11
 80021da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80021dc:	f107 031c 	add.w	r3, r7, #28
 80021e0:	4619      	mov	r1, r3
 80021e2:	4829      	ldr	r0, [pc, #164]	; (8002288 <MX_GPIO_Init+0x1f8>)
 80021e4:	f001 ffce 	bl	8004184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80021e8:	2340      	movs	r3, #64	; 0x40
 80021ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021ec:	2301      	movs	r3, #1
 80021ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f0:	2300      	movs	r3, #0
 80021f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021f4:	2300      	movs	r3, #0
 80021f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80021f8:	f107 031c 	add.w	r3, r7, #28
 80021fc:	4619      	mov	r1, r3
 80021fe:	4823      	ldr	r0, [pc, #140]	; (800228c <MX_GPIO_Init+0x1fc>)
 8002200:	f001 ffc0 	bl	8004184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002204:	2380      	movs	r3, #128	; 0x80
 8002206:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002208:	2300      	movs	r3, #0
 800220a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220c:	2300      	movs	r3, #0
 800220e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8002210:	f107 031c 	add.w	r3, r7, #28
 8002214:	4619      	mov	r1, r3
 8002216:	481d      	ldr	r0, [pc, #116]	; (800228c <MX_GPIO_Init+0x1fc>)
 8002218:	f001 ffb4 	bl	8004184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 800221c:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002220:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002222:	2302      	movs	r3, #2
 8002224:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002226:	2300      	movs	r3, #0
 8002228:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800222a:	2303      	movs	r3, #3
 800222c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800222e:	230a      	movs	r3, #10
 8002230:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002232:	f107 031c 	add.w	r3, r7, #28
 8002236:	4619      	mov	r1, r3
 8002238:	4816      	ldr	r0, [pc, #88]	; (8002294 <MX_GPIO_Init+0x204>)
 800223a:	f001 ffa3 	bl	8004184 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800223e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002242:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002244:	2300      	movs	r3, #0
 8002246:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002248:	2300      	movs	r3, #0
 800224a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 800224c:	f107 031c 	add.w	r3, r7, #28
 8002250:	4619      	mov	r1, r3
 8002252:	4810      	ldr	r0, [pc, #64]	; (8002294 <MX_GPIO_Init+0x204>)
 8002254:	f001 ff96 	bl	8004184 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8002258:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800225c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800225e:	2302      	movs	r3, #2
 8002260:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002262:	2300      	movs	r3, #0
 8002264:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002266:	2303      	movs	r3, #3
 8002268:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800226a:	230b      	movs	r3, #11
 800226c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800226e:	f107 031c 	add.w	r3, r7, #28
 8002272:	4619      	mov	r1, r3
 8002274:	4805      	ldr	r0, [pc, #20]	; (800228c <MX_GPIO_Init+0x1fc>)
 8002276:	f001 ff85 	bl	8004184 <HAL_GPIO_Init>

}
 800227a:	bf00      	nop
 800227c:	3730      	adds	r7, #48	; 0x30
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	40023800 	.word	0x40023800
 8002288:	40020400 	.word	0x40020400
 800228c:	40021800 	.word	0x40021800
 8002290:	40020800 	.word	0x40020800
 8002294:	40020000 	.word	0x40020000

08002298 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800229c:	4b1b      	ldr	r3, [pc, #108]	; (800230c <MX_I2C1_Init+0x74>)
 800229e:	4a1c      	ldr	r2, [pc, #112]	; (8002310 <MX_I2C1_Init+0x78>)
 80022a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00808CD2;
 80022a2:	4b1a      	ldr	r3, [pc, #104]	; (800230c <MX_I2C1_Init+0x74>)
 80022a4:	4a1b      	ldr	r2, [pc, #108]	; (8002314 <MX_I2C1_Init+0x7c>)
 80022a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80022a8:	4b18      	ldr	r3, [pc, #96]	; (800230c <MX_I2C1_Init+0x74>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022ae:	4b17      	ldr	r3, [pc, #92]	; (800230c <MX_I2C1_Init+0x74>)
 80022b0:	2201      	movs	r2, #1
 80022b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022b4:	4b15      	ldr	r3, [pc, #84]	; (800230c <MX_I2C1_Init+0x74>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80022ba:	4b14      	ldr	r3, [pc, #80]	; (800230c <MX_I2C1_Init+0x74>)
 80022bc:	2200      	movs	r2, #0
 80022be:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80022c0:	4b12      	ldr	r3, [pc, #72]	; (800230c <MX_I2C1_Init+0x74>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022c6:	4b11      	ldr	r3, [pc, #68]	; (800230c <MX_I2C1_Init+0x74>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022cc:	4b0f      	ldr	r3, [pc, #60]	; (800230c <MX_I2C1_Init+0x74>)
 80022ce:	2200      	movs	r2, #0
 80022d0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80022d2:	480e      	ldr	r0, [pc, #56]	; (800230c <MX_I2C1_Init+0x74>)
 80022d4:	f002 f936 	bl	8004544 <HAL_I2C_Init>
 80022d8:	4603      	mov	r3, r0
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d001      	beq.n	80022e2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 80022de:	f000 fc4f 	bl	8002b80 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80022e2:	2100      	movs	r1, #0
 80022e4:	4809      	ldr	r0, [pc, #36]	; (800230c <MX_I2C1_Init+0x74>)
 80022e6:	f003 fbe1 	bl	8005aac <HAL_I2CEx_ConfigAnalogFilter>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80022f0:	f000 fc46 	bl	8002b80 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80022f4:	2100      	movs	r1, #0
 80022f6:	4805      	ldr	r0, [pc, #20]	; (800230c <MX_I2C1_Init+0x74>)
 80022f8:	f003 fc23 	bl	8005b42 <HAL_I2CEx_ConfigDigitalFilter>
 80022fc:	4603      	mov	r3, r0
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d001      	beq.n	8002306 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002302:	f000 fc3d 	bl	8002b80 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002306:	bf00      	nop
 8002308:	bd80      	pop	{r7, pc}
 800230a:	bf00      	nop
 800230c:	20000240 	.word	0x20000240
 8002310:	40005400 	.word	0x40005400
 8002314:	00808cd2 	.word	0x00808cd2

08002318 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b0aa      	sub	sp, #168	; 0xa8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002320:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002324:	2200      	movs	r2, #0
 8002326:	601a      	str	r2, [r3, #0]
 8002328:	605a      	str	r2, [r3, #4]
 800232a:	609a      	str	r2, [r3, #8]
 800232c:	60da      	str	r2, [r3, #12]
 800232e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002330:	f107 0310 	add.w	r3, r7, #16
 8002334:	2284      	movs	r2, #132	; 0x84
 8002336:	2100      	movs	r1, #0
 8002338:	4618      	mov	r0, r3
 800233a:	f008 f9d2 	bl	800a6e2 <memset>
  if(i2cHandle->Instance==I2C1)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	4a2a      	ldr	r2, [pc, #168]	; (80023ec <HAL_I2C_MspInit+0xd4>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d14c      	bne.n	80023e2 <HAL_I2C_MspInit+0xca>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002348:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800234c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800234e:	2300      	movs	r3, #0
 8002350:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002352:	f107 0310 	add.w	r3, r7, #16
 8002356:	4618      	mov	r0, r3
 8002358:	f004 f91a 	bl	8006590 <HAL_RCCEx_PeriphCLKConfig>
 800235c:	4603      	mov	r3, r0
 800235e:	2b00      	cmp	r3, #0
 8002360:	d001      	beq.n	8002366 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002362:	f000 fc0d 	bl	8002b80 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002366:	4b22      	ldr	r3, [pc, #136]	; (80023f0 <HAL_I2C_MspInit+0xd8>)
 8002368:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800236a:	4a21      	ldr	r2, [pc, #132]	; (80023f0 <HAL_I2C_MspInit+0xd8>)
 800236c:	f043 0302 	orr.w	r3, r3, #2
 8002370:	6313      	str	r3, [r2, #48]	; 0x30
 8002372:	4b1f      	ldr	r3, [pc, #124]	; (80023f0 <HAL_I2C_MspInit+0xd8>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002376:	f003 0302 	and.w	r3, r3, #2
 800237a:	60fb      	str	r3, [r7, #12]
 800237c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800237e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002382:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002386:	2312      	movs	r3, #18
 8002388:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238c:	2300      	movs	r3, #0
 800238e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002392:	2303      	movs	r3, #3
 8002394:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002398:	2304      	movs	r3, #4
 800239a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800239e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80023a2:	4619      	mov	r1, r3
 80023a4:	4813      	ldr	r0, [pc, #76]	; (80023f4 <HAL_I2C_MspInit+0xdc>)
 80023a6:	f001 feed 	bl	8004184 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023aa:	4b11      	ldr	r3, [pc, #68]	; (80023f0 <HAL_I2C_MspInit+0xd8>)
 80023ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ae:	4a10      	ldr	r2, [pc, #64]	; (80023f0 <HAL_I2C_MspInit+0xd8>)
 80023b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80023b4:	6413      	str	r3, [r2, #64]	; 0x40
 80023b6:	4b0e      	ldr	r3, [pc, #56]	; (80023f0 <HAL_I2C_MspInit+0xd8>)
 80023b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80023be:	60bb      	str	r3, [r7, #8]
 80023c0:	68bb      	ldr	r3, [r7, #8]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 80023c2:	2200      	movs	r2, #0
 80023c4:	2100      	movs	r1, #0
 80023c6:	201f      	movs	r0, #31
 80023c8:	f000 ffe5 	bl	8003396 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80023cc:	201f      	movs	r0, #31
 80023ce:	f000 fffe 	bl	80033ce <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80023d2:	2200      	movs	r2, #0
 80023d4:	2100      	movs	r1, #0
 80023d6:	2020      	movs	r0, #32
 80023d8:	f000 ffdd 	bl	8003396 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80023dc:	2020      	movs	r0, #32
 80023de:	f000 fff6 	bl	80033ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80023e2:	bf00      	nop
 80023e4:	37a8      	adds	r7, #168	; 0xa8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	40005400 	.word	0x40005400
 80023f0:	40023800 	.word	0x40023800
 80023f4:	40020400 	.word	0x40020400

080023f8 <main>:
//
//float TemperatureFiltered; // WYJŚCIE FILTRU IIR



int main(void){
 80023f8:	b5b0      	push	{r4, r5, r7, lr}
 80023fa:	b084      	sub	sp, #16
 80023fc:	af02      	add	r7, sp, #8
	// Inicjalizacja peryferiów
	HAL_Init();
 80023fe:	f000 fe6e 	bl	80030de <HAL_Init>
	SystemClock_Config();
 8002402:	f000 fb55 	bl	8002ab0 <SystemClock_Config>
	MX_GPIO_Init();
 8002406:	f7ff fe43 	bl	8002090 <MX_GPIO_Init>
	MX_DMA_Init();
 800240a:	f7ff fe23 	bl	8002054 <MX_DMA_Init>
	MX_USART3_UART_Init();
 800240e:	f000 fd73 	bl	8002ef8 <MX_USART3_UART_Init>
	MX_I2C1_Init();
 8002412:	f7ff ff41 	bl	8002298 <MX_I2C1_Init>

	// Konfiguracja czujnika
	SensorConfiguration();
 8002416:	f000 fb29 	bl	8002a6c <SensorConfiguration>

	// Inicjalizacja regulatora PID i zmiennych
	// Wczytanie poprzednich nastaw z FLASH


	InitializeSettings(&data);
 800241a:	4853      	ldr	r0, [pc, #332]	; (8002568 <main+0x170>)
 800241c:	f000 f996 	bl	800274c <InitializeSettings>
	PID.Kp = data.Kp;
 8002420:	4b51      	ldr	r3, [pc, #324]	; (8002568 <main+0x170>)
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	4a51      	ldr	r2, [pc, #324]	; (800256c <main+0x174>)
 8002426:	6193      	str	r3, [r2, #24]
	PID.Ki = data.Ki;
 8002428:	4b4f      	ldr	r3, [pc, #316]	; (8002568 <main+0x170>)
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	4a4f      	ldr	r2, [pc, #316]	; (800256c <main+0x174>)
 800242e:	61d3      	str	r3, [r2, #28]
	PID.Kd = data.Kd;
 8002430:	4b4d      	ldr	r3, [pc, #308]	; (8002568 <main+0x170>)
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	4a4d      	ldr	r2, [pc, #308]	; (800256c <main+0x174>)
 8002436:	6213      	str	r3, [r2, #32]
	arm_pid_init_f32(&PID, 1);
 8002438:	2101      	movs	r1, #1
 800243a:	484c      	ldr	r0, [pc, #304]	; (800256c <main+0x174>)
 800243c:	f007 f96a 	bl	8009714 <arm_pid_init_f32>

	// Inicjalizacja tim4
	MX_TIM_Init();
 8002440:	f000 fa9a 	bl	8002978 <MX_TIM_Init>
	HAL_TIM_Base_Start_IT(&htim4);
 8002444:	484a      	ldr	r0, [pc, #296]	; (8002570 <main+0x178>)
 8002446:	f004 fceb 	bl	8006e20 <HAL_TIM_Base_Start_IT>

	// Inicjalizacja PWM
	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 800244a:	2100      	movs	r1, #0
 800244c:	4848      	ldr	r0, [pc, #288]	; (8002570 <main+0x178>)
 800244e:	f004 fdc1 	bl	8006fd4 <HAL_TIM_PWM_Start>
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, 0);
 8002452:	4b47      	ldr	r3, [pc, #284]	; (8002570 <main+0x178>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	2200      	movs	r2, #0
 8002458:	635a      	str	r2, [r3, #52]	; 0x34

	// Odbieranie nastaw z GUI
	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, ReceiveBuffer, ReceiveBuffer_SIZE);
 800245a:	2240      	movs	r2, #64	; 0x40
 800245c:	4945      	ldr	r1, [pc, #276]	; (8002574 <main+0x17c>)
 800245e:	4846      	ldr	r0, [pc, #280]	; (8002578 <main+0x180>)
 8002460:	f007 f903 	bl	800966a <HAL_UARTEx_ReceiveToIdle_DMA>

	while(1){
		//Processing danych
		if(ProcessDataFlag == 1){
 8002464:	4b45      	ldr	r3, [pc, #276]	; (800257c <main+0x184>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	2b01      	cmp	r3, #1
 800246a:	d1fb      	bne.n	8002464 <main+0x6c>

			// tfloat;
			if (MainBuffer[0] == 't') {
 800246c:	4b44      	ldr	r3, [pc, #272]	; (8002580 <main+0x188>)
 800246e:	781b      	ldrb	r3, [r3, #0]
 8002470:	2b74      	cmp	r3, #116	; 0x74
 8002472:	d11e      	bne.n	80024b2 <main+0xba>
				float tempT;
				sscanf((char*)&MainBuffer[1], "%f;", &tempT);
 8002474:	1d3b      	adds	r3, r7, #4
 8002476:	461a      	mov	r2, r3
 8002478:	4942      	ldr	r1, [pc, #264]	; (8002584 <main+0x18c>)
 800247a:	4843      	ldr	r0, [pc, #268]	; (8002588 <main+0x190>)
 800247c:	f008 f8c0 	bl	800a600 <siscanf>
				if (tempT >= 25.0 && tempT <= 75.0){
 8002480:	edd7 7a01 	vldr	s15, [r7, #4]
 8002484:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8002488:	eef4 7ac7 	vcmpe.f32	s15, s14
 800248c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002490:	db66      	blt.n	8002560 <main+0x168>
 8002492:	edd7 7a01 	vldr	s15, [r7, #4]
 8002496:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 800258c <main+0x194>
 800249a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800249e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024a2:	d85d      	bhi.n	8002560 <main+0x168>
					data.Tref = tempT;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4a30      	ldr	r2, [pc, #192]	; (8002568 <main+0x170>)
 80024a8:	6013      	str	r3, [r2, #0]
					SaveSettings(&data);
 80024aa:	482f      	ldr	r0, [pc, #188]	; (8002568 <main+0x170>)
 80024ac:	f000 f9ec 	bl	8002888 <SaveSettings>
 80024b0:	e056      	b.n	8002560 <main+0x168>
				}
			}
			// pfloat,float,float;
			else if (MainBuffer[0] == 'p') {
 80024b2:	4b33      	ldr	r3, [pc, #204]	; (8002580 <main+0x188>)
 80024b4:	781b      	ldrb	r3, [r3, #0]
 80024b6:	2b70      	cmp	r3, #112	; 0x70
 80024b8:	d152      	bne.n	8002560 <main+0x168>
				sscanf((char*)&MainBuffer[1], "%f,%f,%f;", &data.Kp, &data.Ki, &data.Kd);
 80024ba:	4b35      	ldr	r3, [pc, #212]	; (8002590 <main+0x198>)
 80024bc:	9300      	str	r3, [sp, #0]
 80024be:	4b35      	ldr	r3, [pc, #212]	; (8002594 <main+0x19c>)
 80024c0:	4a35      	ldr	r2, [pc, #212]	; (8002598 <main+0x1a0>)
 80024c2:	4936      	ldr	r1, [pc, #216]	; (800259c <main+0x1a4>)
 80024c4:	4830      	ldr	r0, [pc, #192]	; (8002588 <main+0x190>)
 80024c6:	f008 f89b 	bl	800a600 <siscanf>
				PID.Kp = data.Kp;
 80024ca:	4b27      	ldr	r3, [pc, #156]	; (8002568 <main+0x170>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	4a27      	ldr	r2, [pc, #156]	; (800256c <main+0x174>)
 80024d0:	6193      	str	r3, [r2, #24]
				PID.Ki = data.Ki;
 80024d2:	4b25      	ldr	r3, [pc, #148]	; (8002568 <main+0x170>)
 80024d4:	689b      	ldr	r3, [r3, #8]
 80024d6:	4a25      	ldr	r2, [pc, #148]	; (800256c <main+0x174>)
 80024d8:	61d3      	str	r3, [r2, #28]
				PID.Kd = data.Kd;
 80024da:	4b23      	ldr	r3, [pc, #140]	; (8002568 <main+0x170>)
 80024dc:	68db      	ldr	r3, [r3, #12]
 80024de:	4a23      	ldr	r2, [pc, #140]	; (800256c <main+0x174>)
 80024e0:	6213      	str	r3, [r2, #32]
				PID.A0 = PID.Kp + PID.Ki + PID.Kd;
 80024e2:	4b22      	ldr	r3, [pc, #136]	; (800256c <main+0x174>)
 80024e4:	ed93 7a06 	vldr	s14, [r3, #24]
 80024e8:	4b20      	ldr	r3, [pc, #128]	; (800256c <main+0x174>)
 80024ea:	edd3 7a07 	vldr	s15, [r3, #28]
 80024ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80024f2:	4b1e      	ldr	r3, [pc, #120]	; (800256c <main+0x174>)
 80024f4:	edd3 7a08 	vldr	s15, [r3, #32]
 80024f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80024fc:	4b1b      	ldr	r3, [pc, #108]	; (800256c <main+0x174>)
 80024fe:	edc3 7a00 	vstr	s15, [r3]
				PID.A1 = -PID.Kp - 2.0*PID.Kd;
 8002502:	4b1a      	ldr	r3, [pc, #104]	; (800256c <main+0x174>)
 8002504:	edd3 7a06 	vldr	s15, [r3, #24]
 8002508:	eef1 7a67 	vneg.f32	s15, s15
 800250c:	ee17 3a90 	vmov	r3, s15
 8002510:	4618      	mov	r0, r3
 8002512:	f7fe f839 	bl	8000588 <__aeabi_f2d>
 8002516:	4604      	mov	r4, r0
 8002518:	460d      	mov	r5, r1
 800251a:	4b14      	ldr	r3, [pc, #80]	; (800256c <main+0x174>)
 800251c:	6a1b      	ldr	r3, [r3, #32]
 800251e:	4618      	mov	r0, r3
 8002520:	f7fe f832 	bl	8000588 <__aeabi_f2d>
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	f7fd fed0 	bl	80002cc <__adddf3>
 800252c:	4602      	mov	r2, r0
 800252e:	460b      	mov	r3, r1
 8002530:	4620      	mov	r0, r4
 8002532:	4629      	mov	r1, r5
 8002534:	f7fd fec8 	bl	80002c8 <__aeabi_dsub>
 8002538:	4602      	mov	r2, r0
 800253a:	460b      	mov	r3, r1
 800253c:	4610      	mov	r0, r2
 800253e:	4619      	mov	r1, r3
 8002540:	f7fe fb72 	bl	8000c28 <__aeabi_d2f>
 8002544:	4603      	mov	r3, r0
 8002546:	4a09      	ldr	r2, [pc, #36]	; (800256c <main+0x174>)
 8002548:	6053      	str	r3, [r2, #4]
				PID.A2 = PID.Kd;
 800254a:	4b08      	ldr	r3, [pc, #32]	; (800256c <main+0x174>)
 800254c:	6a1b      	ldr	r3, [r3, #32]
 800254e:	4a07      	ldr	r2, [pc, #28]	; (800256c <main+0x174>)
 8002550:	6093      	str	r3, [r2, #8]
				arm_pid_init_f32(&PID, 0);
 8002552:	2100      	movs	r1, #0
 8002554:	4805      	ldr	r0, [pc, #20]	; (800256c <main+0x174>)
 8002556:	f007 f8dd 	bl	8009714 <arm_pid_init_f32>
				SaveSettings(&data);
 800255a:	4803      	ldr	r0, [pc, #12]	; (8002568 <main+0x170>)
 800255c:	f000 f994 	bl	8002888 <SaveSettings>
			}
			ProcessDataFlag = 0;
 8002560:	4b06      	ldr	r3, [pc, #24]	; (800257c <main+0x184>)
 8002562:	2200      	movs	r2, #0
 8002564:	601a      	str	r2, [r3, #0]
		if(ProcessDataFlag == 1){
 8002566:	e77d      	b.n	8002464 <main+0x6c>
 8002568:	2000032c 	.word	0x2000032c
 800256c:	2000033c 	.word	0x2000033c
 8002570:	20000380 	.word	0x20000380
 8002574:	200002a8 	.word	0x200002a8
 8002578:	200003cc 	.word	0x200003cc
 800257c:	20000328 	.word	0x20000328
 8002580:	200002e8 	.word	0x200002e8
 8002584:	0800e780 	.word	0x0800e780
 8002588:	200002e9 	.word	0x200002e9
 800258c:	42960000 	.word	0x42960000
 8002590:	20000338 	.word	0x20000338
 8002594:	20000334 	.word	0x20000334
 8002598:	20000330 	.word	0x20000330
 800259c:	0800e784 	.word	0x0800e784

080025a0 <HAL_TIM_PeriodElapsedCallback>:
		}}
}

// FUNKCJE UZYTKOWNIKA -----------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80025a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80025a4:	b08a      	sub	sp, #40	; 0x28
 80025a6:	af04      	add	r7, sp, #16
 80025a8:	6078      	str	r0, [r7, #4]
	// 1) POMIAR
	// 2) FILTR CYFROWY (nie aktywny)
	// 3) WYSLANIE POMIARU
	// 4) ALGORYM REGULACJI PID

	if(htim->Instance == TIM4){
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a59      	ldr	r2, [pc, #356]	; (8002714 <HAL_TIM_PeriodElapsedCallback+0x174>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	f040 80aa 	bne.w	800270a <HAL_TIM_PeriodElapsedCallback+0x16a>

		// Pomiar
		BMP280_Measure();
 80025b6:	f7ff fb03 	bl	8001bc0 <BMP280_Measure>

//		arm_biquad_cascade_df1_f32(&iir_filter, &Temperature, &TemperatureFiltered, 1);
//		TemperatureFiltered = TemperatureFiltered * iir_gain;

		// Wyslij pomiar do terminala
		sprintf(SendBuffer, "%2.2f, %2.2f, %d;\r\n", Temperature, data.Tref, (int)(U*100.0)); //TemperatureFiltered
 80025ba:	4b57      	ldr	r3, [pc, #348]	; (8002718 <HAL_TIM_PeriodElapsedCallback+0x178>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	4618      	mov	r0, r3
 80025c0:	f7fd ffe2 	bl	8000588 <__aeabi_f2d>
 80025c4:	4680      	mov	r8, r0
 80025c6:	4689      	mov	r9, r1
 80025c8:	4b54      	ldr	r3, [pc, #336]	; (800271c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4618      	mov	r0, r3
 80025ce:	f7fd ffdb 	bl	8000588 <__aeabi_f2d>
 80025d2:	4604      	mov	r4, r0
 80025d4:	460d      	mov	r5, r1
 80025d6:	4b52      	ldr	r3, [pc, #328]	; (8002720 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	4618      	mov	r0, r3
 80025dc:	f7fd ffd4 	bl	8000588 <__aeabi_f2d>
 80025e0:	f04f 0200 	mov.w	r2, #0
 80025e4:	4b4f      	ldr	r3, [pc, #316]	; (8002724 <HAL_TIM_PeriodElapsedCallback+0x184>)
 80025e6:	f7fe f827 	bl	8000638 <__aeabi_dmul>
 80025ea:	4602      	mov	r2, r0
 80025ec:	460b      	mov	r3, r1
 80025ee:	4610      	mov	r0, r2
 80025f0:	4619      	mov	r1, r3
 80025f2:	f7fe fad1 	bl	8000b98 <__aeabi_d2iz>
 80025f6:	4603      	mov	r3, r0
 80025f8:	9302      	str	r3, [sp, #8]
 80025fa:	e9cd 4500 	strd	r4, r5, [sp]
 80025fe:	4642      	mov	r2, r8
 8002600:	464b      	mov	r3, r9
 8002602:	4949      	ldr	r1, [pc, #292]	; (8002728 <HAL_TIM_PeriodElapsedCallback+0x188>)
 8002604:	4849      	ldr	r0, [pc, #292]	; (800272c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8002606:	f007 ffdb 	bl	800a5c0 <siprintf>
		SendMessage(SendBuffer);
 800260a:	4848      	ldr	r0, [pc, #288]	; (800272c <HAL_TIM_PeriodElapsedCallback+0x18c>)
 800260c:	f000 f99a 	bl	8002944 <SendMessage>

		// Zamkniety uklad regulacji z regulatorem PID
		//Uchyb regulacji
		error = data.Tref - Temperature; //TempeartureFiltered
 8002610:	4b42      	ldr	r3, [pc, #264]	; (800271c <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8002612:	ed93 7a00 	vldr	s14, [r3]
 8002616:	4b40      	ldr	r3, [pc, #256]	; (8002718 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8002618:	edd3 7a00 	vldr	s15, [r3]
 800261c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002620:	4b43      	ldr	r3, [pc, #268]	; (8002730 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8002622:	edc3 7a00 	vstr	s15, [r3]
		// sygnal sterujacy z regulatora
		R = arm_pid_f32(&PID, error);
 8002626:	4b42      	ldr	r3, [pc, #264]	; (8002730 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a42      	ldr	r2, [pc, #264]	; (8002734 <HAL_TIM_PeriodElapsedCallback+0x194>)
 800262c:	617a      	str	r2, [r7, #20]
 800262e:	613b      	str	r3, [r7, #16]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	ed93 7a00 	vldr	s14, [r3]
 8002636:	edd7 7a04 	vldr	s15, [r7, #16]
 800263a:	ee27 7a27 	vmul.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800263e:	697b      	ldr	r3, [r7, #20]
 8002640:	edd3 6a01 	vldr	s13, [r3, #4]
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	edd3 7a03 	vldr	s15, [r3, #12]
 800264a:	ee66 7aa7 	vmul.f32	s15, s13, s15
    out = (S->A0 * in) +
 800264e:	ee37 7a27 	vadd.f32	s14, s14, s15
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 8002652:	697b      	ldr	r3, [r7, #20]
 8002654:	edd3 6a02 	vldr	s13, [r3, #8]
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	edd3 7a04 	vldr	s15, [r3, #16]
 800265e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002662:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002666:	697b      	ldr	r3, [r7, #20]
 8002668:	edd3 7a05 	vldr	s15, [r3, #20]
    out = (S->A0 * in) +
 800266c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002670:	edc7 7a03 	vstr	s15, [r7, #12]

    /* Update state */
    S->state[1] = S->state[0];
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	68da      	ldr	r2, [r3, #12]
 8002678:	697b      	ldr	r3, [r7, #20]
 800267a:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 800267c:	697b      	ldr	r3, [r7, #20]
 800267e:	693a      	ldr	r2, [r7, #16]
 8002680:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8002682:	697b      	ldr	r3, [r7, #20]
 8002684:	68fa      	ldr	r2, [r7, #12]
 8002686:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4a2b      	ldr	r2, [pc, #172]	; (8002738 <HAL_TIM_PeriodElapsedCallback+0x198>)
 800268c:	6013      	str	r3, [r2, #0]
		U = R/50.0;
 800268e:	4b2a      	ldr	r3, [pc, #168]	; (8002738 <HAL_TIM_PeriodElapsedCallback+0x198>)
 8002690:	ed93 7a00 	vldr	s14, [r3]
 8002694:	eddf 6a29 	vldr	s13, [pc, #164]	; 800273c <HAL_TIM_PeriodElapsedCallback+0x19c>
 8002698:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800269c:	4b20      	ldr	r3, [pc, #128]	; (8002720 <HAL_TIM_PeriodElapsedCallback+0x180>)
 800269e:	edc3 7a00 	vstr	s15, [r3]
		// Saturacja sygnalu U
		U = (U <= 1.0) ? U : 1.0;
 80026a2:	4b1f      	ldr	r3, [pc, #124]	; (8002720 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80026a4:	edd3 7a00 	vldr	s15, [r3]
 80026a8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80026ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80026b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026b4:	d802      	bhi.n	80026bc <HAL_TIM_PeriodElapsedCallback+0x11c>
 80026b6:	4b1a      	ldr	r3, [pc, #104]	; (8002720 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	e001      	b.n	80026c0 <HAL_TIM_PeriodElapsedCallback+0x120>
 80026bc:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80026c0:	4a17      	ldr	r2, [pc, #92]	; (8002720 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80026c2:	6013      	str	r3, [r2, #0]
		U = (U >= 0.0) ? U : 0.0;
 80026c4:	4b16      	ldr	r3, [pc, #88]	; (8002720 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80026c6:	edd3 7a00 	vldr	s15, [r3]
 80026ca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80026ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026d2:	db02      	blt.n	80026da <HAL_TIM_PeriodElapsedCallback+0x13a>
 80026d4:	4b12      	ldr	r3, [pc, #72]	; (8002720 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	e001      	b.n	80026de <HAL_TIM_PeriodElapsedCallback+0x13e>
 80026da:	f04f 0300 	mov.w	r3, #0
 80026de:	4a10      	ldr	r2, [pc, #64]	; (8002720 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80026e0:	6013      	str	r3, [r2, #0]
		// Przeliczenie U na set_compare
		set_comp = U * D_PWM;
 80026e2:	eddf 7a17 	vldr	s15, [pc, #92]	; 8002740 <HAL_TIM_PeriodElapsedCallback+0x1a0>
 80026e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026ea:	4b0d      	ldr	r3, [pc, #52]	; (8002720 <HAL_TIM_PeriodElapsedCallback+0x180>)
 80026ec:	edd3 7a00 	vldr	s15, [r3]
 80026f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80026f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026f8:	ee17 2a90 	vmov	r2, s15
 80026fc:	4b11      	ldr	r3, [pc, #68]	; (8002744 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 80026fe:	601a      	str	r2, [r3, #0]
		// Zadanie wypelnienia PWM
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, set_comp);
 8002700:	4b10      	ldr	r3, [pc, #64]	; (8002744 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
 8002702:	681a      	ldr	r2, [r3, #0]
 8002704:	4b10      	ldr	r3, [pc, #64]	; (8002748 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 800270a:	bf00      	nop
 800270c:	3718      	adds	r7, #24
 800270e:	46bd      	mov	sp, r7
 8002710:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002714:	40000800 	.word	0x40000800
 8002718:	20000360 	.word	0x20000360
 800271c:	2000032c 	.word	0x2000032c
 8002720:	20000374 	.word	0x20000374
 8002724:	40590000 	.word	0x40590000
 8002728:	0800e790 	.word	0x0800e790
 800272c:	20000294 	.word	0x20000294
 8002730:	2000036c 	.word	0x2000036c
 8002734:	2000033c 	.word	0x2000033c
 8002738:	20000370 	.word	0x20000370
 800273c:	42480000 	.word	0x42480000
 8002740:	000004e2 	.word	0x000004e2
 8002744:	20000378 	.word	0x20000378
 8002748:	20000380 	.word	0x20000380

0800274c <InitializeSettings>:

void InitializeSettings(Settings *data) {
 800274c:	b590      	push	{r4, r7, lr}
 800274e:	b08b      	sub	sp, #44	; 0x2c
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
	float tempKp;
	float tempKi;
	float tempKd;

	// Wczytanie ustawien zapisanych w FLASH
	tempTref = Flash_Read_NUM(SettingsAddress);
 8002754:	4b46      	ldr	r3, [pc, #280]	; (8002870 <InitializeSettings+0x124>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	4618      	mov	r0, r3
 800275a:	f7ff fc4f 	bl	8001ffc <Flash_Read_NUM>
 800275e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	tempKp = Flash_Read_NUM(SettingsAddress + 4);
 8002762:	4b43      	ldr	r3, [pc, #268]	; (8002870 <InitializeSettings+0x124>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	3304      	adds	r3, #4
 8002768:	4618      	mov	r0, r3
 800276a:	f7ff fc47 	bl	8001ffc <Flash_Read_NUM>
 800276e:	ed87 0a08 	vstr	s0, [r7, #32]
	tempKi = Flash_Read_NUM(SettingsAddress + 8);
 8002772:	4b3f      	ldr	r3, [pc, #252]	; (8002870 <InitializeSettings+0x124>)
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	3308      	adds	r3, #8
 8002778:	4618      	mov	r0, r3
 800277a:	f7ff fc3f 	bl	8001ffc <Flash_Read_NUM>
 800277e:	ed87 0a07 	vstr	s0, [r7, #28]
	tempKd = Flash_Read_NUM(SettingsAddress + 12);
 8002782:	4b3b      	ldr	r3, [pc, #236]	; (8002870 <InitializeSettings+0x124>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	330c      	adds	r3, #12
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff fc37 	bl	8001ffc <Flash_Read_NUM>
 800278e:	ed87 0a06 	vstr	s0, [r7, #24]


    // Sprawdzenie czy wczytane ustawienia są poprawne
    if (tempTref < 25.0 || tempTref > 75.0 ||
 8002792:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002796:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 800279a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800279e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027a2:	d438      	bmi.n	8002816 <InitializeSettings+0xca>
 80027a4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80027a8:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8002874 <InitializeSettings+0x128>
 80027ac:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027b4:	dc2f      	bgt.n	8002816 <InitializeSettings+0xca>
 80027b6:	edd7 7a08 	vldr	s15, [r7, #32]
 80027ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027c2:	d428      	bmi.n	8002816 <InitializeSettings+0xca>
    		tempKp < 0.0 || tempKp > 1000.0 ||
 80027c4:	edd7 7a08 	vldr	s15, [r7, #32]
 80027c8:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8002878 <InitializeSettings+0x12c>
 80027cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027d4:	dc1f      	bgt.n	8002816 <InitializeSettings+0xca>
 80027d6:	edd7 7a07 	vldr	s15, [r7, #28]
 80027da:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027e2:	d418      	bmi.n	8002816 <InitializeSettings+0xca>
			tempKi < 0.0 || tempKi > 1000.0 ||
 80027e4:	edd7 7a07 	vldr	s15, [r7, #28]
 80027e8:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8002878 <InitializeSettings+0x12c>
 80027ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027f4:	dc0f      	bgt.n	8002816 <InitializeSettings+0xca>
 80027f6:	edd7 7a06 	vldr	s15, [r7, #24]
 80027fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80027fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002802:	d408      	bmi.n	8002816 <InitializeSettings+0xca>
			tempKd < 0.0 || tempKd > 1000.0)
 8002804:	edd7 7a06 	vldr	s15, [r7, #24]
 8002808:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002878 <InitializeSettings+0x12c>
 800280c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002810:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002814:	dd1b      	ble.n	800284e <InitializeSettings+0x102>
    {
    	// jeżeli ustawienia są niepoprawne to:
    	//Inicjalizacja ustawien domyslnych
        data->Tref = 25.0;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	4a18      	ldr	r2, [pc, #96]	; (800287c <InitializeSettings+0x130>)
 800281a:	601a      	str	r2, [r3, #0]
        data->Kp = 1.0;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002822:	605a      	str	r2, [r3, #4]
        data->Ki = 0.0;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	f04f 0200 	mov.w	r2, #0
 800282a:	609a      	str	r2, [r3, #8]
        data->Kd = 0.0;
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f04f 0200 	mov.w	r2, #0
 8002832:	60da      	str	r2, [r3, #12]

        // Zapisanie ustawien domyslnych
    	float floatArray[4] = {25.0, 1.0, 0.0, 0.0};
 8002834:	4b12      	ldr	r3, [pc, #72]	; (8002880 <InitializeSettings+0x134>)
 8002836:	f107 0408 	add.w	r4, r7, #8
 800283a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800283c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    	Flash_Write_NUM(0x08080000, floatArray);
 8002840:	f107 0308 	add.w	r3, r7, #8
 8002844:	4619      	mov	r1, r3
 8002846:	480f      	ldr	r0, [pc, #60]	; (8002884 <InitializeSettings+0x138>)
 8002848:	f7ff fb7e 	bl	8001f48 <Flash_Write_NUM>
    {
 800284c:	e00c      	b.n	8002868 <InitializeSettings+0x11c>
    }
    else{
    	// Wczytanie poprawynych danych do zmiennych
        data->Tref = tempTref;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002852:	601a      	str	r2, [r3, #0]
        data->Kp = tempKp;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a3a      	ldr	r2, [r7, #32]
 8002858:	605a      	str	r2, [r3, #4]
        data->Ki = tempKi;
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	69fa      	ldr	r2, [r7, #28]
 800285e:	609a      	str	r2, [r3, #8]
        data->Kd = tempKd;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	69ba      	ldr	r2, [r7, #24]
 8002864:	60da      	str	r2, [r3, #12]
    }

}
 8002866:	bf00      	nop
 8002868:	bf00      	nop
 800286a:	372c      	adds	r7, #44	; 0x2c
 800286c:	46bd      	mov	sp, r7
 800286e:	bd90      	pop	{r4, r7, pc}
 8002870:	20000000 	.word	0x20000000
 8002874:	42960000 	.word	0x42960000
 8002878:	447a0000 	.word	0x447a0000
 800287c:	41c80000 	.word	0x41c80000
 8002880:	0800e7a4 	.word	0x0800e7a4
 8002884:	08080000 	.word	0x08080000

08002888 <SaveSettings>:

void SaveSettings(Settings *data){
 8002888:	b580      	push	{r7, lr}
 800288a:	b086      	sub	sp, #24
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]

	float floatArray[4] = {data->Tref, data->Kp, data->Ki, data->Kd};
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	60bb      	str	r3, [r7, #8]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	685b      	ldr	r3, [r3, #4]
 800289a:	60fb      	str	r3, [r7, #12]
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	689b      	ldr	r3, [r3, #8]
 80028a0:	613b      	str	r3, [r7, #16]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	617b      	str	r3, [r7, #20]
	Flash_Write_NUM(0x08080000, floatArray);
 80028a8:	f107 0308 	add.w	r3, r7, #8
 80028ac:	4619      	mov	r1, r3
 80028ae:	4803      	ldr	r0, [pc, #12]	; (80028bc <SaveSettings+0x34>)
 80028b0:	f7ff fb4a 	bl	8001f48 <Flash_Write_NUM>
}
 80028b4:	bf00      	nop
 80028b6:	3718      	adds	r7, #24
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	08080000 	.word	0x08080000

080028c0 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size){
 80028c0:	b5b0      	push	{r4, r5, r7, lr}
 80028c2:	b082      	sub	sp, #8
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
 80028c8:	460b      	mov	r3, r1
 80028ca:	807b      	strh	r3, [r7, #2]

	// Funkcja do odbierania paczek danych z UART
    if(huart->Instance == USART3)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a17      	ldr	r2, [pc, #92]	; (8002930 <HAL_UARTEx_RxEventCallback+0x70>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d128      	bne.n	8002928 <HAL_UARTEx_RxEventCallback+0x68>
    {
    	if(ProcessDataFlag == 0){
 80028d6:	4b17      	ldr	r3, [pc, #92]	; (8002934 <HAL_UARTEx_RxEventCallback+0x74>)
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d11f      	bne.n	800291e <HAL_UARTEx_RxEventCallback+0x5e>
    		memset(MainBuffer, '\000', MainBuffer_SIZE);
 80028de:	2240      	movs	r2, #64	; 0x40
 80028e0:	2100      	movs	r1, #0
 80028e2:	4815      	ldr	r0, [pc, #84]	; (8002938 <HAL_UARTEx_RxEventCallback+0x78>)
 80028e4:	f007 fefd 	bl	800a6e2 <memset>
    		memcpy(MainBuffer, ReceiveBuffer, ReceiveBuffer_SIZE);
 80028e8:	4a13      	ldr	r2, [pc, #76]	; (8002938 <HAL_UARTEx_RxEventCallback+0x78>)
 80028ea:	4b14      	ldr	r3, [pc, #80]	; (800293c <HAL_UARTEx_RxEventCallback+0x7c>)
 80028ec:	4614      	mov	r4, r2
 80028ee:	461d      	mov	r5, r3
 80028f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80028fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80028fc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8002900:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    		memset(ReceiveBuffer, '\000', ReceiveBuffer_SIZE);
 8002904:	2240      	movs	r2, #64	; 0x40
 8002906:	2100      	movs	r1, #0
 8002908:	480c      	ldr	r0, [pc, #48]	; (800293c <HAL_UARTEx_RxEventCallback+0x7c>)
 800290a:	f007 feea 	bl	800a6e2 <memset>
    		ProcessDataFlag = 1;
 800290e:	4b09      	ldr	r3, [pc, #36]	; (8002934 <HAL_UARTEx_RxEventCallback+0x74>)
 8002910:	2201      	movs	r2, #1
 8002912:	601a      	str	r2, [r3, #0]

    		HAL_UARTEx_ReceiveToIdle_DMA(&huart3, ReceiveBuffer, ReceiveBuffer_SIZE);
 8002914:	2240      	movs	r2, #64	; 0x40
 8002916:	4909      	ldr	r1, [pc, #36]	; (800293c <HAL_UARTEx_RxEventCallback+0x7c>)
 8002918:	4809      	ldr	r0, [pc, #36]	; (8002940 <HAL_UARTEx_RxEventCallback+0x80>)
 800291a:	f006 fea6 	bl	800966a <HAL_UARTEx_ReceiveToIdle_DMA>
    	}

    	HAL_UARTEx_ReceiveToIdle_DMA(&huart3, ReceiveBuffer, ReceiveBuffer_SIZE);
 800291e:	2240      	movs	r2, #64	; 0x40
 8002920:	4906      	ldr	r1, [pc, #24]	; (800293c <HAL_UARTEx_RxEventCallback+0x7c>)
 8002922:	4807      	ldr	r0, [pc, #28]	; (8002940 <HAL_UARTEx_RxEventCallback+0x80>)
 8002924:	f006 fea1 	bl	800966a <HAL_UARTEx_ReceiveToIdle_DMA>
    }
}
 8002928:	bf00      	nop
 800292a:	3708      	adds	r7, #8
 800292c:	46bd      	mov	sp, r7
 800292e:	bdb0      	pop	{r4, r5, r7, pc}
 8002930:	40004800 	.word	0x40004800
 8002934:	20000328 	.word	0x20000328
 8002938:	200002e8 	.word	0x200002e8
 800293c:	200002a8 	.word	0x200002a8
 8002940:	200003cc 	.word	0x200003cc

08002944 <SendMessage>:

void SendMessage(const char *message){
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]

	// Wysylanie wiadomosci do UART
	if (HAL_UART_Transmit_IT(&huart3, (uint8_t*)message, strlen(message)) != HAL_OK) {
 800294c:	6878      	ldr	r0, [r7, #4]
 800294e:	f7fd fcaf 	bl	80002b0 <strlen>
 8002952:	4603      	mov	r3, r0
 8002954:	b29b      	uxth	r3, r3
 8002956:	461a      	mov	r2, r3
 8002958:	6879      	ldr	r1, [r7, #4]
 800295a:	4806      	ldr	r0, [pc, #24]	; (8002974 <SendMessage+0x30>)
 800295c:	f005 fc12 	bl	8008184 <HAL_UART_Transmit_IT>
 8002960:	4603      	mov	r3, r0
 8002962:	2b00      	cmp	r3, #0
 8002964:	d001      	beq.n	800296a <SendMessage+0x26>
		Error_Handler();
 8002966:	f000 f90b 	bl	8002b80 <Error_Handler>
	}
}
 800296a:	bf00      	nop
 800296c:	3708      	adds	r7, #8
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	200003cc 	.word	0x200003cc

08002978 <MX_TIM_Init>:

void MX_TIM_Init(void){
 8002978:	b580      	push	{r7, lr}
 800297a:	b08e      	sub	sp, #56	; 0x38
 800297c:	af00      	add	r7, sp, #0

	// Redefinicja funkcji bibliotecznej MX_TIM4_Init(); Okres PWM = 500ms
	// 719 -> 100ms
	// 539 -> 75ms
	// 3599 -> 500ms
	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800297e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002982:	2200      	movs	r2, #0
 8002984:	601a      	str	r2, [r3, #0]
 8002986:	605a      	str	r2, [r3, #4]
 8002988:	609a      	str	r2, [r3, #8]
 800298a:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 800298c:	f107 031c 	add.w	r3, r7, #28
 8002990:	2200      	movs	r2, #0
 8002992:	601a      	str	r2, [r3, #0]
 8002994:	605a      	str	r2, [r3, #4]
 8002996:	609a      	str	r2, [r3, #8]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8002998:	463b      	mov	r3, r7
 800299a:	2200      	movs	r2, #0
 800299c:	601a      	str	r2, [r3, #0]
 800299e:	605a      	str	r2, [r3, #4]
 80029a0:	609a      	str	r2, [r3, #8]
 80029a2:	60da      	str	r2, [r3, #12]
 80029a4:	611a      	str	r2, [r3, #16]
 80029a6:	615a      	str	r2, [r3, #20]
 80029a8:	619a      	str	r2, [r3, #24]

	htim4.Instance = TIM4;
 80029aa:	4b2e      	ldr	r3, [pc, #184]	; (8002a64 <MX_TIM_Init+0xec>)
 80029ac:	4a2e      	ldr	r2, [pc, #184]	; (8002a68 <MX_TIM_Init+0xf0>)
 80029ae:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 3599;
 80029b0:	4b2c      	ldr	r3, [pc, #176]	; (8002a64 <MX_TIM_Init+0xec>)
 80029b2:	f640 620f 	movw	r2, #3599	; 0xe0f
 80029b6:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029b8:	4b2a      	ldr	r3, [pc, #168]	; (8002a64 <MX_TIM_Init+0xec>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 9999;
 80029be:	4b29      	ldr	r3, [pc, #164]	; (8002a64 <MX_TIM_Init+0xec>)
 80029c0:	f242 720f 	movw	r2, #9999	; 0x270f
 80029c4:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029c6:	4b27      	ldr	r3, [pc, #156]	; (8002a64 <MX_TIM_Init+0xec>)
 80029c8:	2200      	movs	r2, #0
 80029ca:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029cc:	4b25      	ldr	r3, [pc, #148]	; (8002a64 <MX_TIM_Init+0xec>)
 80029ce:	2200      	movs	r2, #0
 80029d0:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80029d2:	4824      	ldr	r0, [pc, #144]	; (8002a64 <MX_TIM_Init+0xec>)
 80029d4:	f004 f9cc 	bl	8006d70 <HAL_TIM_Base_Init>
 80029d8:	4603      	mov	r3, r0
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d001      	beq.n	80029e2 <MX_TIM_Init+0x6a>
	{
		Error_Handler();
 80029de:	f000 f8cf 	bl	8002b80 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80029e6:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80029e8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80029ec:	4619      	mov	r1, r3
 80029ee:	481d      	ldr	r0, [pc, #116]	; (8002a64 <MX_TIM_Init+0xec>)
 80029f0:	f004 fe1e 	bl	8007630 <HAL_TIM_ConfigClockSource>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d001      	beq.n	80029fe <MX_TIM_Init+0x86>
	{
		Error_Handler();
 80029fa:	f000 f8c1 	bl	8002b80 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 80029fe:	4819      	ldr	r0, [pc, #100]	; (8002a64 <MX_TIM_Init+0xec>)
 8002a00:	f004 fa86 	bl	8006f10 <HAL_TIM_PWM_Init>
 8002a04:	4603      	mov	r3, r0
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d001      	beq.n	8002a0e <MX_TIM_Init+0x96>
	{
		Error_Handler();
 8002a0a:	f000 f8b9 	bl	8002b80 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	61fb      	str	r3, [r7, #28]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a12:	2300      	movs	r3, #0
 8002a14:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002a16:	f107 031c 	add.w	r3, r7, #28
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	4811      	ldr	r0, [pc, #68]	; (8002a64 <MX_TIM_Init+0xec>)
 8002a1e:	f005 fab7 	bl	8007f90 <HAL_TIMEx_MasterConfigSynchronization>
 8002a22:	4603      	mov	r3, r0
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d001      	beq.n	8002a2c <MX_TIM_Init+0xb4>
	{
		Error_Handler();
 8002a28:	f000 f8aa 	bl	8002b80 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a2c:	2360      	movs	r3, #96	; 0x60
 8002a2e:	603b      	str	r3, [r7, #0]
	sConfigOC.Pulse = 500;
 8002a30:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002a34:	607b      	str	r3, [r7, #4]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a36:	2300      	movs	r3, #0
 8002a38:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	613b      	str	r3, [r7, #16]
	if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a3e:	463b      	mov	r3, r7
 8002a40:	2200      	movs	r2, #0
 8002a42:	4619      	mov	r1, r3
 8002a44:	4807      	ldr	r0, [pc, #28]	; (8002a64 <MX_TIM_Init+0xec>)
 8002a46:	f004 fcdf 	bl	8007408 <HAL_TIM_PWM_ConfigChannel>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <MX_TIM_Init+0xdc>
	{
		Error_Handler();
 8002a50:	f000 f896 	bl	8002b80 <Error_Handler>
	}

	HAL_TIM_MspPostInit(&htim4);
 8002a54:	4803      	ldr	r0, [pc, #12]	; (8002a64 <MX_TIM_Init+0xec>)
 8002a56:	f000 fa17 	bl	8002e88 <HAL_TIM_MspPostInit>
}
 8002a5a:	bf00      	nop
 8002a5c:	3738      	adds	r7, #56	; 0x38
 8002a5e:	46bd      	mov	sp, r7
 8002a60:	bd80      	pop	{r7, pc}
 8002a62:	bf00      	nop
 8002a64:	20000380 	.word	0x20000380
 8002a68:	40000800 	.word	0x40000800

08002a6c <SensorConfiguration>:

void SensorConfiguration(void){
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af02      	add	r7, sp, #8

	// Konfiguracja czujnika
	int ret = BMP280_Config(OSRS_16, OSRS_16, OSRS_OFF, MODE_NORMAL, T_SB_1000, IIR_16);
 8002a72:	2304      	movs	r3, #4
 8002a74:	9301      	str	r3, [sp, #4]
 8002a76:	2305      	movs	r3, #5
 8002a78:	9300      	str	r3, [sp, #0]
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	2105      	movs	r1, #5
 8002a80:	2005      	movs	r0, #5
 8002a82:	f7fe fc07 	bl	8001294 <BMP280_Config>
 8002a86:	6078      	str	r0, [r7, #4]

	if (ret>=0){
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	db04      	blt.n	8002a98 <SensorConfiguration+0x2c>
		HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 8002a8e:	2101      	movs	r1, #1
 8002a90:	4806      	ldr	r0, [pc, #24]	; (8002aac <SensorConfiguration+0x40>)
 8002a92:	f001 fd3c 	bl	800450e <HAL_GPIO_TogglePin>
	}else{
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
	}
}
 8002a96:	e004      	b.n	8002aa2 <SensorConfiguration+0x36>
		HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 8002a98:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002a9c:	4803      	ldr	r0, [pc, #12]	; (8002aac <SensorConfiguration+0x40>)
 8002a9e:	f001 fd36 	bl	800450e <HAL_GPIO_TogglePin>
}
 8002aa2:	bf00      	nop
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40020400 	.word	0x40020400

08002ab0 <SystemClock_Config>:

// FUNKCJE SYSTEMOWE -----------------------------------------
void SystemClock_Config(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b094      	sub	sp, #80	; 0x50
 8002ab4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002ab6:	f107 0320 	add.w	r3, r7, #32
 8002aba:	2230      	movs	r2, #48	; 0x30
 8002abc:	2100      	movs	r1, #0
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f007 fe0f 	bl	800a6e2 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ac4:	f107 030c 	add.w	r3, r7, #12
 8002ac8:	2200      	movs	r2, #0
 8002aca:	601a      	str	r2, [r3, #0]
 8002acc:	605a      	str	r2, [r3, #4]
 8002ace:	609a      	str	r2, [r3, #8]
 8002ad0:	60da      	str	r2, [r3, #12]
 8002ad2:	611a      	str	r2, [r3, #16]

	HAL_PWR_EnableBkUpAccess();
 8002ad4:	f003 f882 	bl	8005bdc <HAL_PWR_EnableBkUpAccess>

	__HAL_RCC_PWR_CLK_ENABLE();
 8002ad8:	4b27      	ldr	r3, [pc, #156]	; (8002b78 <SystemClock_Config+0xc8>)
 8002ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002adc:	4a26      	ldr	r2, [pc, #152]	; (8002b78 <SystemClock_Config+0xc8>)
 8002ade:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ae2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ae4:	4b24      	ldr	r3, [pc, #144]	; (8002b78 <SystemClock_Config+0xc8>)
 8002ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aec:	60bb      	str	r3, [r7, #8]
 8002aee:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002af0:	4b22      	ldr	r3, [pc, #136]	; (8002b7c <SystemClock_Config+0xcc>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002af8:	4a20      	ldr	r2, [pc, #128]	; (8002b7c <SystemClock_Config+0xcc>)
 8002afa:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002afe:	6013      	str	r3, [r2, #0]
 8002b00:	4b1e      	ldr	r3, [pc, #120]	; (8002b7c <SystemClock_Config+0xcc>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002b08:	607b      	str	r3, [r7, #4]
 8002b0a:	687b      	ldr	r3, [r7, #4]

	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002b0c:	2301      	movs	r3, #1
 8002b0e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8002b10:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8002b14:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b16:	2302      	movs	r3, #2
 8002b18:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002b1a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002b1e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8002b20:	2304      	movs	r3, #4
 8002b22:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 72;
 8002b24:	2348      	movs	r3, #72	; 0x48
 8002b26:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b28:	2302      	movs	r3, #2
 8002b2a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 3;
 8002b2c:	2303      	movs	r3, #3
 8002b2e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b30:	f107 0320 	add.w	r3, r7, #32
 8002b34:	4618      	mov	r0, r3
 8002b36:	f003 f861 	bl	8005bfc <HAL_RCC_OscConfig>
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d001      	beq.n	8002b44 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8002b40:	f000 f81e 	bl	8002b80 <Error_Handler>
	}

	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b44:	230f      	movs	r3, #15
 8002b46:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b48:	2302      	movs	r3, #2
 8002b4a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b4c:	2300      	movs	r3, #0
 8002b4e:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b54:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b56:	2300      	movs	r3, #0
 8002b58:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002b5a:	f107 030c 	add.w	r3, r7, #12
 8002b5e:	2102      	movs	r1, #2
 8002b60:	4618      	mov	r0, r3
 8002b62:	f003 faef 	bl	8006144 <HAL_RCC_ClockConfig>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <SystemClock_Config+0xc0>
	{
		Error_Handler();
 8002b6c:	f000 f808 	bl	8002b80 <Error_Handler>
	}
}
 8002b70:	bf00      	nop
 8002b72:	3750      	adds	r7, #80	; 0x50
 8002b74:	46bd      	mov	sp, r7
 8002b76:	bd80      	pop	{r7, pc}
 8002b78:	40023800 	.word	0x40023800
 8002b7c:	40007000 	.word	0x40007000

08002b80 <Error_Handler>:

void Error_Handler(void)
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002b84:	b672      	cpsid	i
}
 8002b86:	bf00      	nop
	__disable_irq();
	while(1){}
 8002b88:	e7fe      	b.n	8002b88 <Error_Handler+0x8>
	...

08002b8c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002b92:	4b0f      	ldr	r3, [pc, #60]	; (8002bd0 <HAL_MspInit+0x44>)
 8002b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b96:	4a0e      	ldr	r2, [pc, #56]	; (8002bd0 <HAL_MspInit+0x44>)
 8002b98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b9c:	6413      	str	r3, [r2, #64]	; 0x40
 8002b9e:	4b0c      	ldr	r3, [pc, #48]	; (8002bd0 <HAL_MspInit+0x44>)
 8002ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ba6:	607b      	str	r3, [r7, #4]
 8002ba8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002baa:	4b09      	ldr	r3, [pc, #36]	; (8002bd0 <HAL_MspInit+0x44>)
 8002bac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bae:	4a08      	ldr	r2, [pc, #32]	; (8002bd0 <HAL_MspInit+0x44>)
 8002bb0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bb4:	6453      	str	r3, [r2, #68]	; 0x44
 8002bb6:	4b06      	ldr	r3, [pc, #24]	; (8002bd0 <HAL_MspInit+0x44>)
 8002bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002bbe:	603b      	str	r3, [r7, #0]
 8002bc0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002bc2:	bf00      	nop
 8002bc4:	370c      	adds	r7, #12
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bcc:	4770      	bx	lr
 8002bce:	bf00      	nop
 8002bd0:	40023800 	.word	0x40023800

08002bd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002bd8:	e7fe      	b.n	8002bd8 <NMI_Handler+0x4>

08002bda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bda:	b480      	push	{r7}
 8002bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bde:	e7fe      	b.n	8002bde <HardFault_Handler+0x4>

08002be0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002be0:	b480      	push	{r7}
 8002be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002be4:	e7fe      	b.n	8002be4 <MemManage_Handler+0x4>

08002be6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002be6:	b480      	push	{r7}
 8002be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bea:	e7fe      	b.n	8002bea <BusFault_Handler+0x4>

08002bec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bf0:	e7fe      	b.n	8002bf0 <UsageFault_Handler+0x4>

08002bf2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bf2:	b480      	push	{r7}
 8002bf4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bf6:	bf00      	nop
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002c04:	bf00      	nop
 8002c06:	46bd      	mov	sp, r7
 8002c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0c:	4770      	bx	lr

08002c0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002c0e:	b480      	push	{r7}
 8002c10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002c12:	bf00      	nop
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002c20:	f000 fa9a 	bl	8003158 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c24:	bf00      	nop
 8002c26:	bd80      	pop	{r7, pc}

08002c28 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8002c2c:	4802      	ldr	r0, [pc, #8]	; (8002c38 <DMA1_Stream1_IRQHandler+0x10>)
 8002c2e:	f000 fd89 	bl	8003744 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002c32:	bf00      	nop
 8002c34:	bd80      	pop	{r7, pc}
 8002c36:	bf00      	nop
 8002c38:	20000454 	.word	0x20000454

08002c3c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002c40:	4802      	ldr	r0, [pc, #8]	; (8002c4c <TIM4_IRQHandler+0x10>)
 8002c42:	f004 fac1 	bl	80071c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002c46:	bf00      	nop
 8002c48:	bd80      	pop	{r7, pc}
 8002c4a:	bf00      	nop
 8002c4c:	20000380 	.word	0x20000380

08002c50 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002c54:	4802      	ldr	r0, [pc, #8]	; (8002c60 <I2C1_EV_IRQHandler+0x10>)
 8002c56:	f001 ff33 	bl	8004ac0 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8002c5a:	bf00      	nop
 8002c5c:	bd80      	pop	{r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	20000240 	.word	0x20000240

08002c64 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8002c68:	4802      	ldr	r0, [pc, #8]	; (8002c74 <I2C1_ER_IRQHandler+0x10>)
 8002c6a:	f001 ff43 	bl	8004af4 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8002c6e:	bf00      	nop
 8002c70:	bd80      	pop	{r7, pc}
 8002c72:	bf00      	nop
 8002c74:	20000240 	.word	0x20000240

08002c78 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002c7c:	4802      	ldr	r0, [pc, #8]	; (8002c88 <USART3_IRQHandler+0x10>)
 8002c7e:	f005 fadf 	bl	8008240 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002c82:	bf00      	nop
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	200003cc 	.word	0x200003cc

08002c8c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c8c:	b480      	push	{r7}
 8002c8e:	af00      	add	r7, sp, #0
  return 1;
 8002c90:	2301      	movs	r3, #1
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <_kill>:

int _kill(int pid, int sig)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b082      	sub	sp, #8
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
 8002ca4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002ca6:	f007 fd6f 	bl	800a788 <__errno>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2216      	movs	r2, #22
 8002cae:	601a      	str	r2, [r3, #0]
  return -1;
 8002cb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cb4:	4618      	mov	r0, r3
 8002cb6:	3708      	adds	r7, #8
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <_exit>:

void _exit (int status)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002cc4:	f04f 31ff 	mov.w	r1, #4294967295
 8002cc8:	6878      	ldr	r0, [r7, #4]
 8002cca:	f7ff ffe7 	bl	8002c9c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002cce:	e7fe      	b.n	8002cce <_exit+0x12>

08002cd0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b086      	sub	sp, #24
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	60f8      	str	r0, [r7, #12]
 8002cd8:	60b9      	str	r1, [r7, #8]
 8002cda:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cdc:	2300      	movs	r3, #0
 8002cde:	617b      	str	r3, [r7, #20]
 8002ce0:	e00a      	b.n	8002cf8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002ce2:	f3af 8000 	nop.w
 8002ce6:	4601      	mov	r1, r0
 8002ce8:	68bb      	ldr	r3, [r7, #8]
 8002cea:	1c5a      	adds	r2, r3, #1
 8002cec:	60ba      	str	r2, [r7, #8]
 8002cee:	b2ca      	uxtb	r2, r1
 8002cf0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002cf2:	697b      	ldr	r3, [r7, #20]
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	617b      	str	r3, [r7, #20]
 8002cf8:	697a      	ldr	r2, [r7, #20]
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	dbf0      	blt.n	8002ce2 <_read+0x12>
  }

  return len;
 8002d00:	687b      	ldr	r3, [r7, #4]
}
 8002d02:	4618      	mov	r0, r3
 8002d04:	3718      	adds	r7, #24
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b086      	sub	sp, #24
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	60f8      	str	r0, [r7, #12]
 8002d12:	60b9      	str	r1, [r7, #8]
 8002d14:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d16:	2300      	movs	r3, #0
 8002d18:	617b      	str	r3, [r7, #20]
 8002d1a:	e009      	b.n	8002d30 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002d1c:	68bb      	ldr	r3, [r7, #8]
 8002d1e:	1c5a      	adds	r2, r3, #1
 8002d20:	60ba      	str	r2, [r7, #8]
 8002d22:	781b      	ldrb	r3, [r3, #0]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002d2a:	697b      	ldr	r3, [r7, #20]
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	617b      	str	r3, [r7, #20]
 8002d30:	697a      	ldr	r2, [r7, #20]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	429a      	cmp	r2, r3
 8002d36:	dbf1      	blt.n	8002d1c <_write+0x12>
  }
  return len;
 8002d38:	687b      	ldr	r3, [r7, #4]
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3718      	adds	r7, #24
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <_close>:

int _close(int file)
{
 8002d42:	b480      	push	{r7}
 8002d44:	b083      	sub	sp, #12
 8002d46:	af00      	add	r7, sp, #0
 8002d48:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002d4a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	370c      	adds	r7, #12
 8002d52:	46bd      	mov	sp, r7
 8002d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d58:	4770      	bx	lr

08002d5a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002d5a:	b480      	push	{r7}
 8002d5c:	b083      	sub	sp, #12
 8002d5e:	af00      	add	r7, sp, #0
 8002d60:	6078      	str	r0, [r7, #4]
 8002d62:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002d6a:	605a      	str	r2, [r3, #4]
  return 0;
 8002d6c:	2300      	movs	r3, #0
}
 8002d6e:	4618      	mov	r0, r3
 8002d70:	370c      	adds	r7, #12
 8002d72:	46bd      	mov	sp, r7
 8002d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d78:	4770      	bx	lr

08002d7a <_isatty>:

int _isatty(int file)
{
 8002d7a:	b480      	push	{r7}
 8002d7c:	b083      	sub	sp, #12
 8002d7e:	af00      	add	r7, sp, #0
 8002d80:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002d82:	2301      	movs	r3, #1
}
 8002d84:	4618      	mov	r0, r3
 8002d86:	370c      	adds	r7, #12
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr

08002d90 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	60f8      	str	r0, [r7, #12]
 8002d98:	60b9      	str	r1, [r7, #8]
 8002d9a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d9c:	2300      	movs	r3, #0
}
 8002d9e:	4618      	mov	r0, r3
 8002da0:	3714      	adds	r7, #20
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
	...

08002dac <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002dac:	b580      	push	{r7, lr}
 8002dae:	b086      	sub	sp, #24
 8002db0:	af00      	add	r7, sp, #0
 8002db2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002db4:	4a14      	ldr	r2, [pc, #80]	; (8002e08 <_sbrk+0x5c>)
 8002db6:	4b15      	ldr	r3, [pc, #84]	; (8002e0c <_sbrk+0x60>)
 8002db8:	1ad3      	subs	r3, r2, r3
 8002dba:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002dc0:	4b13      	ldr	r3, [pc, #76]	; (8002e10 <_sbrk+0x64>)
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d102      	bne.n	8002dce <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002dc8:	4b11      	ldr	r3, [pc, #68]	; (8002e10 <_sbrk+0x64>)
 8002dca:	4a12      	ldr	r2, [pc, #72]	; (8002e14 <_sbrk+0x68>)
 8002dcc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002dce:	4b10      	ldr	r3, [pc, #64]	; (8002e10 <_sbrk+0x64>)
 8002dd0:	681a      	ldr	r2, [r3, #0]
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	4413      	add	r3, r2
 8002dd6:	693a      	ldr	r2, [r7, #16]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	d207      	bcs.n	8002dec <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002ddc:	f007 fcd4 	bl	800a788 <__errno>
 8002de0:	4603      	mov	r3, r0
 8002de2:	220c      	movs	r2, #12
 8002de4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002de6:	f04f 33ff 	mov.w	r3, #4294967295
 8002dea:	e009      	b.n	8002e00 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002dec:	4b08      	ldr	r3, [pc, #32]	; (8002e10 <_sbrk+0x64>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002df2:	4b07      	ldr	r3, [pc, #28]	; (8002e10 <_sbrk+0x64>)
 8002df4:	681a      	ldr	r2, [r3, #0]
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	4413      	add	r3, r2
 8002dfa:	4a05      	ldr	r2, [pc, #20]	; (8002e10 <_sbrk+0x64>)
 8002dfc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3718      	adds	r7, #24
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}
 8002e08:	20050000 	.word	0x20050000
 8002e0c:	00000400 	.word	0x00000400
 8002e10:	2000037c 	.word	0x2000037c
 8002e14:	20000620 	.word	0x20000620

08002e18 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e1c:	4b06      	ldr	r3, [pc, #24]	; (8002e38 <SystemInit+0x20>)
 8002e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e22:	4a05      	ldr	r2, [pc, #20]	; (8002e38 <SystemInit+0x20>)
 8002e24:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e28:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002e2c:	bf00      	nop
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e34:	4770      	bx	lr
 8002e36:	bf00      	nop
 8002e38:	e000ed00 	.word	0xe000ed00

08002e3c <HAL_TIM_Base_MspInit>:
  HAL_TIM_MspPostInit(&htim4);

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b084      	sub	sp, #16
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4a0d      	ldr	r2, [pc, #52]	; (8002e80 <HAL_TIM_Base_MspInit+0x44>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d113      	bne.n	8002e76 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002e4e:	4b0d      	ldr	r3, [pc, #52]	; (8002e84 <HAL_TIM_Base_MspInit+0x48>)
 8002e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e52:	4a0c      	ldr	r2, [pc, #48]	; (8002e84 <HAL_TIM_Base_MspInit+0x48>)
 8002e54:	f043 0304 	orr.w	r3, r3, #4
 8002e58:	6413      	str	r3, [r2, #64]	; 0x40
 8002e5a:	4b0a      	ldr	r3, [pc, #40]	; (8002e84 <HAL_TIM_Base_MspInit+0x48>)
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5e:	f003 0304 	and.w	r3, r3, #4
 8002e62:	60fb      	str	r3, [r7, #12]
 8002e64:	68fb      	ldr	r3, [r7, #12]

    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002e66:	2200      	movs	r2, #0
 8002e68:	2100      	movs	r1, #0
 8002e6a:	201e      	movs	r0, #30
 8002e6c:	f000 fa93 	bl	8003396 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002e70:	201e      	movs	r0, #30
 8002e72:	f000 faac 	bl	80033ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002e76:	bf00      	nop
 8002e78:	3710      	adds	r7, #16
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40000800 	.word	0x40000800
 8002e84:	40023800 	.word	0x40023800

08002e88 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b088      	sub	sp, #32
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e90:	f107 030c 	add.w	r3, r7, #12
 8002e94:	2200      	movs	r2, #0
 8002e96:	601a      	str	r2, [r3, #0]
 8002e98:	605a      	str	r2, [r3, #4]
 8002e9a:	609a      	str	r2, [r3, #8]
 8002e9c:	60da      	str	r2, [r3, #12]
 8002e9e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	4a11      	ldr	r2, [pc, #68]	; (8002eec <HAL_TIM_MspPostInit+0x64>)
 8002ea6:	4293      	cmp	r3, r2
 8002ea8:	d11c      	bne.n	8002ee4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002eaa:	4b11      	ldr	r3, [pc, #68]	; (8002ef0 <HAL_TIM_MspPostInit+0x68>)
 8002eac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eae:	4a10      	ldr	r2, [pc, #64]	; (8002ef0 <HAL_TIM_MspPostInit+0x68>)
 8002eb0:	f043 0308 	orr.w	r3, r3, #8
 8002eb4:	6313      	str	r3, [r2, #48]	; 0x30
 8002eb6:	4b0e      	ldr	r3, [pc, #56]	; (8002ef0 <HAL_TIM_MspPostInit+0x68>)
 8002eb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eba:	f003 0308 	and.w	r3, r3, #8
 8002ebe:	60bb      	str	r3, [r7, #8]
 8002ec0:	68bb      	ldr	r3, [r7, #8]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002ec2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ec6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec8:	2302      	movs	r3, #2
 8002eca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002ed4:	2302      	movs	r3, #2
 8002ed6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ed8:	f107 030c 	add.w	r3, r7, #12
 8002edc:	4619      	mov	r1, r3
 8002ede:	4805      	ldr	r0, [pc, #20]	; (8002ef4 <HAL_TIM_MspPostInit+0x6c>)
 8002ee0:	f001 f950 	bl	8004184 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8002ee4:	bf00      	nop
 8002ee6:	3720      	adds	r7, #32
 8002ee8:	46bd      	mov	sp, r7
 8002eea:	bd80      	pop	{r7, pc}
 8002eec:	40000800 	.word	0x40000800
 8002ef0:	40023800 	.word	0x40023800
 8002ef4:	40020c00 	.word	0x40020c00

08002ef8 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002efc:	4b14      	ldr	r3, [pc, #80]	; (8002f50 <MX_USART3_UART_Init+0x58>)
 8002efe:	4a15      	ldr	r2, [pc, #84]	; (8002f54 <MX_USART3_UART_Init+0x5c>)
 8002f00:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002f02:	4b13      	ldr	r3, [pc, #76]	; (8002f50 <MX_USART3_UART_Init+0x58>)
 8002f04:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002f08:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002f0a:	4b11      	ldr	r3, [pc, #68]	; (8002f50 <MX_USART3_UART_Init+0x58>)
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002f10:	4b0f      	ldr	r3, [pc, #60]	; (8002f50 <MX_USART3_UART_Init+0x58>)
 8002f12:	2200      	movs	r2, #0
 8002f14:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002f16:	4b0e      	ldr	r3, [pc, #56]	; (8002f50 <MX_USART3_UART_Init+0x58>)
 8002f18:	2200      	movs	r2, #0
 8002f1a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002f1c:	4b0c      	ldr	r3, [pc, #48]	; (8002f50 <MX_USART3_UART_Init+0x58>)
 8002f1e:	220c      	movs	r2, #12
 8002f20:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f22:	4b0b      	ldr	r3, [pc, #44]	; (8002f50 <MX_USART3_UART_Init+0x58>)
 8002f24:	2200      	movs	r2, #0
 8002f26:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f28:	4b09      	ldr	r3, [pc, #36]	; (8002f50 <MX_USART3_UART_Init+0x58>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f2e:	4b08      	ldr	r3, [pc, #32]	; (8002f50 <MX_USART3_UART_Init+0x58>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f34:	4b06      	ldr	r3, [pc, #24]	; (8002f50 <MX_USART3_UART_Init+0x58>)
 8002f36:	2200      	movs	r2, #0
 8002f38:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002f3a:	4805      	ldr	r0, [pc, #20]	; (8002f50 <MX_USART3_UART_Init+0x58>)
 8002f3c:	f005 f8d4 	bl	80080e8 <HAL_UART_Init>
 8002f40:	4603      	mov	r3, r0
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d001      	beq.n	8002f4a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8002f46:	f7ff fe1b 	bl	8002b80 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002f4a:	bf00      	nop
 8002f4c:	bd80      	pop	{r7, pc}
 8002f4e:	bf00      	nop
 8002f50:	200003cc 	.word	0x200003cc
 8002f54:	40004800 	.word	0x40004800

08002f58 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b0aa      	sub	sp, #168	; 0xa8
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f60:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002f64:	2200      	movs	r2, #0
 8002f66:	601a      	str	r2, [r3, #0]
 8002f68:	605a      	str	r2, [r3, #4]
 8002f6a:	609a      	str	r2, [r3, #8]
 8002f6c:	60da      	str	r2, [r3, #12]
 8002f6e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f70:	f107 0310 	add.w	r3, r7, #16
 8002f74:	2284      	movs	r2, #132	; 0x84
 8002f76:	2100      	movs	r1, #0
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f007 fbb2 	bl	800a6e2 <memset>
  if(uartHandle->Instance==USART3)
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a3d      	ldr	r2, [pc, #244]	; (8003078 <HAL_UART_MspInit+0x120>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d172      	bne.n	800306e <HAL_UART_MspInit+0x116>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002f88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f8c:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002f92:	f107 0310 	add.w	r3, r7, #16
 8002f96:	4618      	mov	r0, r3
 8002f98:	f003 fafa 	bl	8006590 <HAL_RCCEx_PeriphCLKConfig>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d001      	beq.n	8002fa6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002fa2:	f7ff fded 	bl	8002b80 <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002fa6:	4b35      	ldr	r3, [pc, #212]	; (800307c <HAL_UART_MspInit+0x124>)
 8002fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002faa:	4a34      	ldr	r2, [pc, #208]	; (800307c <HAL_UART_MspInit+0x124>)
 8002fac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002fb0:	6413      	str	r3, [r2, #64]	; 0x40
 8002fb2:	4b32      	ldr	r3, [pc, #200]	; (800307c <HAL_UART_MspInit+0x124>)
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002fbe:	4b2f      	ldr	r3, [pc, #188]	; (800307c <HAL_UART_MspInit+0x124>)
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc2:	4a2e      	ldr	r2, [pc, #184]	; (800307c <HAL_UART_MspInit+0x124>)
 8002fc4:	f043 0308 	orr.w	r3, r3, #8
 8002fc8:	6313      	str	r3, [r2, #48]	; 0x30
 8002fca:	4b2c      	ldr	r3, [pc, #176]	; (800307c <HAL_UART_MspInit+0x124>)
 8002fcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fce:	f003 0308 	and.w	r3, r3, #8
 8002fd2:	60bb      	str	r3, [r7, #8]
 8002fd4:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002fd6:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002fda:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fde:	2302      	movs	r3, #2
 8002fe0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fea:	2303      	movs	r3, #3
 8002fec:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002ff0:	2307      	movs	r3, #7
 8002ff2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002ff6:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002ffa:	4619      	mov	r1, r3
 8002ffc:	4820      	ldr	r0, [pc, #128]	; (8003080 <HAL_UART_MspInit+0x128>)
 8002ffe:	f001 f8c1 	bl	8004184 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003002:	4b20      	ldr	r3, [pc, #128]	; (8003084 <HAL_UART_MspInit+0x12c>)
 8003004:	4a20      	ldr	r2, [pc, #128]	; (8003088 <HAL_UART_MspInit+0x130>)
 8003006:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8003008:	4b1e      	ldr	r3, [pc, #120]	; (8003084 <HAL_UART_MspInit+0x12c>)
 800300a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800300e:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003010:	4b1c      	ldr	r3, [pc, #112]	; (8003084 <HAL_UART_MspInit+0x12c>)
 8003012:	2200      	movs	r2, #0
 8003014:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003016:	4b1b      	ldr	r3, [pc, #108]	; (8003084 <HAL_UART_MspInit+0x12c>)
 8003018:	2200      	movs	r2, #0
 800301a:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800301c:	4b19      	ldr	r3, [pc, #100]	; (8003084 <HAL_UART_MspInit+0x12c>)
 800301e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003022:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003024:	4b17      	ldr	r3, [pc, #92]	; (8003084 <HAL_UART_MspInit+0x12c>)
 8003026:	2200      	movs	r2, #0
 8003028:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800302a:	4b16      	ldr	r3, [pc, #88]	; (8003084 <HAL_UART_MspInit+0x12c>)
 800302c:	2200      	movs	r2, #0
 800302e:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 8003030:	4b14      	ldr	r3, [pc, #80]	; (8003084 <HAL_UART_MspInit+0x12c>)
 8003032:	2200      	movs	r2, #0
 8003034:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003036:	4b13      	ldr	r3, [pc, #76]	; (8003084 <HAL_UART_MspInit+0x12c>)
 8003038:	2200      	movs	r2, #0
 800303a:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800303c:	4b11      	ldr	r3, [pc, #68]	; (8003084 <HAL_UART_MspInit+0x12c>)
 800303e:	2200      	movs	r2, #0
 8003040:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003042:	4810      	ldr	r0, [pc, #64]	; (8003084 <HAL_UART_MspInit+0x12c>)
 8003044:	f000 f9de 	bl	8003404 <HAL_DMA_Init>
 8003048:	4603      	mov	r3, r0
 800304a:	2b00      	cmp	r3, #0
 800304c:	d001      	beq.n	8003052 <HAL_UART_MspInit+0xfa>
    {
      Error_Handler();
 800304e:	f7ff fd97 	bl	8002b80 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	4a0b      	ldr	r2, [pc, #44]	; (8003084 <HAL_UART_MspInit+0x12c>)
 8003056:	675a      	str	r2, [r3, #116]	; 0x74
 8003058:	4a0a      	ldr	r2, [pc, #40]	; (8003084 <HAL_UART_MspInit+0x12c>)
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 800305e:	2200      	movs	r2, #0
 8003060:	2100      	movs	r1, #0
 8003062:	2027      	movs	r0, #39	; 0x27
 8003064:	f000 f997 	bl	8003396 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003068:	2027      	movs	r0, #39	; 0x27
 800306a:	f000 f9b0 	bl	80033ce <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800306e:	bf00      	nop
 8003070:	37a8      	adds	r7, #168	; 0xa8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	40004800 	.word	0x40004800
 800307c:	40023800 	.word	0x40023800
 8003080:	40020c00 	.word	0x40020c00
 8003084:	20000454 	.word	0x20000454
 8003088:	40026028 	.word	0x40026028

0800308c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800308c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030c4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003090:	480d      	ldr	r0, [pc, #52]	; (80030c8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003092:	490e      	ldr	r1, [pc, #56]	; (80030cc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003094:	4a0e      	ldr	r2, [pc, #56]	; (80030d0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003096:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003098:	e002      	b.n	80030a0 <LoopCopyDataInit>

0800309a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800309a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800309c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800309e:	3304      	adds	r3, #4

080030a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80030a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80030a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80030a4:	d3f9      	bcc.n	800309a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80030a6:	4a0b      	ldr	r2, [pc, #44]	; (80030d4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80030a8:	4c0b      	ldr	r4, [pc, #44]	; (80030d8 <LoopFillZerobss+0x26>)
  movs r3, #0
 80030aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80030ac:	e001      	b.n	80030b2 <LoopFillZerobss>

080030ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80030ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80030b0:	3204      	adds	r2, #4

080030b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80030b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80030b4:	d3fb      	bcc.n	80030ae <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80030b6:	f7ff feaf 	bl	8002e18 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80030ba:	f007 fb6b 	bl	800a794 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80030be:	f7ff f99b 	bl	80023f8 <main>
  bx  lr    
 80030c2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80030c4:	20050000 	.word	0x20050000
  ldr r0, =_sdata
 80030c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80030cc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80030d0:	0800ec34 	.word	0x0800ec34
  ldr r2, =_sbss
 80030d4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80030d8:	20000620 	.word	0x20000620

080030dc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80030dc:	e7fe      	b.n	80030dc <ADC_IRQHandler>

080030de <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030de:	b580      	push	{r7, lr}
 80030e0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030e2:	2003      	movs	r0, #3
 80030e4:	f000 f94c 	bl	8003380 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80030e8:	2000      	movs	r0, #0
 80030ea:	f000 f805 	bl	80030f8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80030ee:	f7ff fd4d 	bl	8002b8c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80030f2:	2300      	movs	r3, #0
}
 80030f4:	4618      	mov	r0, r3
 80030f6:	bd80      	pop	{r7, pc}

080030f8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80030f8:	b580      	push	{r7, lr}
 80030fa:	b082      	sub	sp, #8
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003100:	4b12      	ldr	r3, [pc, #72]	; (800314c <HAL_InitTick+0x54>)
 8003102:	681a      	ldr	r2, [r3, #0]
 8003104:	4b12      	ldr	r3, [pc, #72]	; (8003150 <HAL_InitTick+0x58>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	4619      	mov	r1, r3
 800310a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800310e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003112:	fbb2 f3f3 	udiv	r3, r2, r3
 8003116:	4618      	mov	r0, r3
 8003118:	f000 f967 	bl	80033ea <HAL_SYSTICK_Config>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	d001      	beq.n	8003126 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003122:	2301      	movs	r3, #1
 8003124:	e00e      	b.n	8003144 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	2b0f      	cmp	r3, #15
 800312a:	d80a      	bhi.n	8003142 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800312c:	2200      	movs	r2, #0
 800312e:	6879      	ldr	r1, [r7, #4]
 8003130:	f04f 30ff 	mov.w	r0, #4294967295
 8003134:	f000 f92f 	bl	8003396 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003138:	4a06      	ldr	r2, [pc, #24]	; (8003154 <HAL_InitTick+0x5c>)
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800313e:	2300      	movs	r3, #0
 8003140:	e000      	b.n	8003144 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003142:	2301      	movs	r3, #1
}
 8003144:	4618      	mov	r0, r3
 8003146:	3708      	adds	r7, #8
 8003148:	46bd      	mov	sp, r7
 800314a:	bd80      	pop	{r7, pc}
 800314c:	20000004 	.word	0x20000004
 8003150:	2000000c 	.word	0x2000000c
 8003154:	20000008 	.word	0x20000008

08003158 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800315c:	4b06      	ldr	r3, [pc, #24]	; (8003178 <HAL_IncTick+0x20>)
 800315e:	781b      	ldrb	r3, [r3, #0]
 8003160:	461a      	mov	r2, r3
 8003162:	4b06      	ldr	r3, [pc, #24]	; (800317c <HAL_IncTick+0x24>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	4413      	add	r3, r2
 8003168:	4a04      	ldr	r2, [pc, #16]	; (800317c <HAL_IncTick+0x24>)
 800316a:	6013      	str	r3, [r2, #0]
}
 800316c:	bf00      	nop
 800316e:	46bd      	mov	sp, r7
 8003170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003174:	4770      	bx	lr
 8003176:	bf00      	nop
 8003178:	2000000c 	.word	0x2000000c
 800317c:	200004b4 	.word	0x200004b4

08003180 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003180:	b480      	push	{r7}
 8003182:	af00      	add	r7, sp, #0
  return uwTick;
 8003184:	4b03      	ldr	r3, [pc, #12]	; (8003194 <HAL_GetTick+0x14>)
 8003186:	681b      	ldr	r3, [r3, #0]
}
 8003188:	4618      	mov	r0, r3
 800318a:	46bd      	mov	sp, r7
 800318c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003190:	4770      	bx	lr
 8003192:	bf00      	nop
 8003194:	200004b4 	.word	0x200004b4

08003198 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003198:	b580      	push	{r7, lr}
 800319a:	b084      	sub	sp, #16
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80031a0:	f7ff ffee 	bl	8003180 <HAL_GetTick>
 80031a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031b0:	d005      	beq.n	80031be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80031b2:	4b0a      	ldr	r3, [pc, #40]	; (80031dc <HAL_Delay+0x44>)
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	461a      	mov	r2, r3
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	4413      	add	r3, r2
 80031bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80031be:	bf00      	nop
 80031c0:	f7ff ffde 	bl	8003180 <HAL_GetTick>
 80031c4:	4602      	mov	r2, r0
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	1ad3      	subs	r3, r2, r3
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	429a      	cmp	r2, r3
 80031ce:	d8f7      	bhi.n	80031c0 <HAL_Delay+0x28>
  {
  }
}
 80031d0:	bf00      	nop
 80031d2:	bf00      	nop
 80031d4:	3710      	adds	r7, #16
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	2000000c 	.word	0x2000000c

080031e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	f003 0307 	and.w	r3, r3, #7
 80031ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80031f0:	4b0b      	ldr	r3, [pc, #44]	; (8003220 <__NVIC_SetPriorityGrouping+0x40>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80031f6:	68ba      	ldr	r2, [r7, #8]
 80031f8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80031fc:	4013      	ands	r3, r2
 80031fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003204:	68bb      	ldr	r3, [r7, #8]
 8003206:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8003208:	4b06      	ldr	r3, [pc, #24]	; (8003224 <__NVIC_SetPriorityGrouping+0x44>)
 800320a:	4313      	orrs	r3, r2
 800320c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800320e:	4a04      	ldr	r2, [pc, #16]	; (8003220 <__NVIC_SetPriorityGrouping+0x40>)
 8003210:	68bb      	ldr	r3, [r7, #8]
 8003212:	60d3      	str	r3, [r2, #12]
}
 8003214:	bf00      	nop
 8003216:	3714      	adds	r7, #20
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	e000ed00 	.word	0xe000ed00
 8003224:	05fa0000 	.word	0x05fa0000

08003228 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003228:	b480      	push	{r7}
 800322a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800322c:	4b04      	ldr	r3, [pc, #16]	; (8003240 <__NVIC_GetPriorityGrouping+0x18>)
 800322e:	68db      	ldr	r3, [r3, #12]
 8003230:	0a1b      	lsrs	r3, r3, #8
 8003232:	f003 0307 	and.w	r3, r3, #7
}
 8003236:	4618      	mov	r0, r3
 8003238:	46bd      	mov	sp, r7
 800323a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323e:	4770      	bx	lr
 8003240:	e000ed00 	.word	0xe000ed00

08003244 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003244:	b480      	push	{r7}
 8003246:	b083      	sub	sp, #12
 8003248:	af00      	add	r7, sp, #0
 800324a:	4603      	mov	r3, r0
 800324c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800324e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003252:	2b00      	cmp	r3, #0
 8003254:	db0b      	blt.n	800326e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003256:	79fb      	ldrb	r3, [r7, #7]
 8003258:	f003 021f 	and.w	r2, r3, #31
 800325c:	4907      	ldr	r1, [pc, #28]	; (800327c <__NVIC_EnableIRQ+0x38>)
 800325e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003262:	095b      	lsrs	r3, r3, #5
 8003264:	2001      	movs	r0, #1
 8003266:	fa00 f202 	lsl.w	r2, r0, r2
 800326a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800326e:	bf00      	nop
 8003270:	370c      	adds	r7, #12
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	e000e100 	.word	0xe000e100

08003280 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003280:	b480      	push	{r7}
 8003282:	b083      	sub	sp, #12
 8003284:	af00      	add	r7, sp, #0
 8003286:	4603      	mov	r3, r0
 8003288:	6039      	str	r1, [r7, #0]
 800328a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800328c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003290:	2b00      	cmp	r3, #0
 8003292:	db0a      	blt.n	80032aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	b2da      	uxtb	r2, r3
 8003298:	490c      	ldr	r1, [pc, #48]	; (80032cc <__NVIC_SetPriority+0x4c>)
 800329a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800329e:	0112      	lsls	r2, r2, #4
 80032a0:	b2d2      	uxtb	r2, r2
 80032a2:	440b      	add	r3, r1
 80032a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80032a8:	e00a      	b.n	80032c0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	b2da      	uxtb	r2, r3
 80032ae:	4908      	ldr	r1, [pc, #32]	; (80032d0 <__NVIC_SetPriority+0x50>)
 80032b0:	79fb      	ldrb	r3, [r7, #7]
 80032b2:	f003 030f 	and.w	r3, r3, #15
 80032b6:	3b04      	subs	r3, #4
 80032b8:	0112      	lsls	r2, r2, #4
 80032ba:	b2d2      	uxtb	r2, r2
 80032bc:	440b      	add	r3, r1
 80032be:	761a      	strb	r2, [r3, #24]
}
 80032c0:	bf00      	nop
 80032c2:	370c      	adds	r7, #12
 80032c4:	46bd      	mov	sp, r7
 80032c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ca:	4770      	bx	lr
 80032cc:	e000e100 	.word	0xe000e100
 80032d0:	e000ed00 	.word	0xe000ed00

080032d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b089      	sub	sp, #36	; 0x24
 80032d8:	af00      	add	r7, sp, #0
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	60b9      	str	r1, [r7, #8]
 80032de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	f003 0307 	and.w	r3, r3, #7
 80032e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	f1c3 0307 	rsb	r3, r3, #7
 80032ee:	2b04      	cmp	r3, #4
 80032f0:	bf28      	it	cs
 80032f2:	2304      	movcs	r3, #4
 80032f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	3304      	adds	r3, #4
 80032fa:	2b06      	cmp	r3, #6
 80032fc:	d902      	bls.n	8003304 <NVIC_EncodePriority+0x30>
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	3b03      	subs	r3, #3
 8003302:	e000      	b.n	8003306 <NVIC_EncodePriority+0x32>
 8003304:	2300      	movs	r3, #0
 8003306:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003308:	f04f 32ff 	mov.w	r2, #4294967295
 800330c:	69bb      	ldr	r3, [r7, #24]
 800330e:	fa02 f303 	lsl.w	r3, r2, r3
 8003312:	43da      	mvns	r2, r3
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	401a      	ands	r2, r3
 8003318:	697b      	ldr	r3, [r7, #20]
 800331a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800331c:	f04f 31ff 	mov.w	r1, #4294967295
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	fa01 f303 	lsl.w	r3, r1, r3
 8003326:	43d9      	mvns	r1, r3
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800332c:	4313      	orrs	r3, r2
         );
}
 800332e:	4618      	mov	r0, r3
 8003330:	3724      	adds	r7, #36	; 0x24
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr
	...

0800333c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b082      	sub	sp, #8
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	3b01      	subs	r3, #1
 8003348:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800334c:	d301      	bcc.n	8003352 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800334e:	2301      	movs	r3, #1
 8003350:	e00f      	b.n	8003372 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003352:	4a0a      	ldr	r2, [pc, #40]	; (800337c <SysTick_Config+0x40>)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	3b01      	subs	r3, #1
 8003358:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800335a:	210f      	movs	r1, #15
 800335c:	f04f 30ff 	mov.w	r0, #4294967295
 8003360:	f7ff ff8e 	bl	8003280 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003364:	4b05      	ldr	r3, [pc, #20]	; (800337c <SysTick_Config+0x40>)
 8003366:	2200      	movs	r2, #0
 8003368:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800336a:	4b04      	ldr	r3, [pc, #16]	; (800337c <SysTick_Config+0x40>)
 800336c:	2207      	movs	r2, #7
 800336e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003370:	2300      	movs	r3, #0
}
 8003372:	4618      	mov	r0, r3
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	e000e010 	.word	0xe000e010

08003380 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003388:	6878      	ldr	r0, [r7, #4]
 800338a:	f7ff ff29 	bl	80031e0 <__NVIC_SetPriorityGrouping>
}
 800338e:	bf00      	nop
 8003390:	3708      	adds	r7, #8
 8003392:	46bd      	mov	sp, r7
 8003394:	bd80      	pop	{r7, pc}

08003396 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003396:	b580      	push	{r7, lr}
 8003398:	b086      	sub	sp, #24
 800339a:	af00      	add	r7, sp, #0
 800339c:	4603      	mov	r3, r0
 800339e:	60b9      	str	r1, [r7, #8]
 80033a0:	607a      	str	r2, [r7, #4]
 80033a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80033a4:	2300      	movs	r3, #0
 80033a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80033a8:	f7ff ff3e 	bl	8003228 <__NVIC_GetPriorityGrouping>
 80033ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80033ae:	687a      	ldr	r2, [r7, #4]
 80033b0:	68b9      	ldr	r1, [r7, #8]
 80033b2:	6978      	ldr	r0, [r7, #20]
 80033b4:	f7ff ff8e 	bl	80032d4 <NVIC_EncodePriority>
 80033b8:	4602      	mov	r2, r0
 80033ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80033be:	4611      	mov	r1, r2
 80033c0:	4618      	mov	r0, r3
 80033c2:	f7ff ff5d 	bl	8003280 <__NVIC_SetPriority>
}
 80033c6:	bf00      	nop
 80033c8:	3718      	adds	r7, #24
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b082      	sub	sp, #8
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	4603      	mov	r3, r0
 80033d6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80033d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033dc:	4618      	mov	r0, r3
 80033de:	f7ff ff31 	bl	8003244 <__NVIC_EnableIRQ>
}
 80033e2:	bf00      	nop
 80033e4:	3708      	adds	r7, #8
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}

080033ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80033ea:	b580      	push	{r7, lr}
 80033ec:	b082      	sub	sp, #8
 80033ee:	af00      	add	r7, sp, #0
 80033f0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80033f2:	6878      	ldr	r0, [r7, #4]
 80033f4:	f7ff ffa2 	bl	800333c <SysTick_Config>
 80033f8:	4603      	mov	r3, r0
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3708      	adds	r7, #8
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}
	...

08003404 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b086      	sub	sp, #24
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800340c:	2300      	movs	r3, #0
 800340e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003410:	f7ff feb6 	bl	8003180 <HAL_GetTick>
 8003414:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	2b00      	cmp	r3, #0
 800341a:	d101      	bne.n	8003420 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800341c:	2301      	movs	r3, #1
 800341e:	e099      	b.n	8003554 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2202      	movs	r2, #2
 8003424:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	2200      	movs	r2, #0
 800342c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f022 0201 	bic.w	r2, r2, #1
 800343e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003440:	e00f      	b.n	8003462 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003442:	f7ff fe9d 	bl	8003180 <HAL_GetTick>
 8003446:	4602      	mov	r2, r0
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	1ad3      	subs	r3, r2, r3
 800344c:	2b05      	cmp	r3, #5
 800344e:	d908      	bls.n	8003462 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2220      	movs	r2, #32
 8003454:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2203      	movs	r2, #3
 800345a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800345e:	2303      	movs	r3, #3
 8003460:	e078      	b.n	8003554 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f003 0301 	and.w	r3, r3, #1
 800346c:	2b00      	cmp	r3, #0
 800346e:	d1e8      	bne.n	8003442 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003478:	697a      	ldr	r2, [r7, #20]
 800347a:	4b38      	ldr	r3, [pc, #224]	; (800355c <HAL_DMA_Init+0x158>)
 800347c:	4013      	ands	r3, r2
 800347e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	685a      	ldr	r2, [r3, #4]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800348e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	691b      	ldr	r3, [r3, #16]
 8003494:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800349a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	699b      	ldr	r3, [r3, #24]
 80034a0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80034a6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a1b      	ldr	r3, [r3, #32]
 80034ac:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034b8:	2b04      	cmp	r3, #4
 80034ba:	d107      	bne.n	80034cc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034c4:	4313      	orrs	r3, r2
 80034c6:	697a      	ldr	r2, [r7, #20]
 80034c8:	4313      	orrs	r3, r2
 80034ca:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	695b      	ldr	r3, [r3, #20]
 80034da:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	f023 0307 	bic.w	r3, r3, #7
 80034e2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034e8:	697a      	ldr	r2, [r7, #20]
 80034ea:	4313      	orrs	r3, r2
 80034ec:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034f2:	2b04      	cmp	r3, #4
 80034f4:	d117      	bne.n	8003526 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fa:	697a      	ldr	r2, [r7, #20]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003504:	2b00      	cmp	r3, #0
 8003506:	d00e      	beq.n	8003526 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003508:	6878      	ldr	r0, [r7, #4]
 800350a:	f000 fb17 	bl	8003b3c <DMA_CheckFifoParam>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d008      	beq.n	8003526 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2240      	movs	r2, #64	; 0x40
 8003518:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	2201      	movs	r2, #1
 800351e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003522:	2301      	movs	r3, #1
 8003524:	e016      	b.n	8003554 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	697a      	ldr	r2, [r7, #20]
 800352c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 face 	bl	8003ad0 <DMA_CalcBaseAndBitshift>
 8003534:	4603      	mov	r3, r0
 8003536:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800353c:	223f      	movs	r2, #63	; 0x3f
 800353e:	409a      	lsls	r2, r3
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	2200      	movs	r2, #0
 8003548:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	2201      	movs	r2, #1
 800354e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003552:	2300      	movs	r3, #0
}
 8003554:	4618      	mov	r0, r3
 8003556:	3718      	adds	r7, #24
 8003558:	46bd      	mov	sp, r7
 800355a:	bd80      	pop	{r7, pc}
 800355c:	f010803f 	.word	0xf010803f

08003560 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003560:	b580      	push	{r7, lr}
 8003562:	b086      	sub	sp, #24
 8003564:	af00      	add	r7, sp, #0
 8003566:	60f8      	str	r0, [r7, #12]
 8003568:	60b9      	str	r1, [r7, #8]
 800356a:	607a      	str	r2, [r7, #4]
 800356c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800356e:	2300      	movs	r3, #0
 8003570:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003576:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800357e:	2b01      	cmp	r3, #1
 8003580:	d101      	bne.n	8003586 <HAL_DMA_Start_IT+0x26>
 8003582:	2302      	movs	r3, #2
 8003584:	e048      	b.n	8003618 <HAL_DMA_Start_IT+0xb8>
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	2201      	movs	r2, #1
 800358a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003594:	b2db      	uxtb	r3, r3
 8003596:	2b01      	cmp	r3, #1
 8003598:	d137      	bne.n	800360a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2202      	movs	r2, #2
 800359e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	2200      	movs	r2, #0
 80035a6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	687a      	ldr	r2, [r7, #4]
 80035ac:	68b9      	ldr	r1, [r7, #8]
 80035ae:	68f8      	ldr	r0, [r7, #12]
 80035b0:	f000 fa60 	bl	8003a74 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b8:	223f      	movs	r2, #63	; 0x3f
 80035ba:	409a      	lsls	r2, r3
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f042 0216 	orr.w	r2, r2, #22
 80035ce:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	695a      	ldr	r2, [r3, #20]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80035de:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d007      	beq.n	80035f8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681a      	ldr	r2, [r3, #0]
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f042 0208 	orr.w	r2, r2, #8
 80035f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f042 0201 	orr.w	r2, r2, #1
 8003606:	601a      	str	r2, [r3, #0]
 8003608:	e005      	b.n	8003616 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003612:	2302      	movs	r3, #2
 8003614:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003616:	7dfb      	ldrb	r3, [r7, #23]
}
 8003618:	4618      	mov	r0, r3
 800361a:	3718      	adds	r7, #24
 800361c:	46bd      	mov	sp, r7
 800361e:	bd80      	pop	{r7, pc}

08003620 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b084      	sub	sp, #16
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800362c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800362e:	f7ff fda7 	bl	8003180 <HAL_GetTick>
 8003632:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800363a:	b2db      	uxtb	r3, r3
 800363c:	2b02      	cmp	r3, #2
 800363e:	d008      	beq.n	8003652 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2280      	movs	r2, #128	; 0x80
 8003644:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	2200      	movs	r2, #0
 800364a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800364e:	2301      	movs	r3, #1
 8003650:	e052      	b.n	80036f8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f022 0216 	bic.w	r2, r2, #22
 8003660:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	695a      	ldr	r2, [r3, #20]
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003670:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003676:	2b00      	cmp	r3, #0
 8003678:	d103      	bne.n	8003682 <HAL_DMA_Abort+0x62>
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800367e:	2b00      	cmp	r3, #0
 8003680:	d007      	beq.n	8003692 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f022 0208 	bic.w	r2, r2, #8
 8003690:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	681a      	ldr	r2, [r3, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f022 0201 	bic.w	r2, r2, #1
 80036a0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036a2:	e013      	b.n	80036cc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036a4:	f7ff fd6c 	bl	8003180 <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	2b05      	cmp	r3, #5
 80036b0:	d90c      	bls.n	80036cc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2220      	movs	r2, #32
 80036b6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	2203      	movs	r2, #3
 80036bc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2200      	movs	r2, #0
 80036c4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 80036c8:	2303      	movs	r3, #3
 80036ca:	e015      	b.n	80036f8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0301 	and.w	r3, r3, #1
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d1e4      	bne.n	80036a4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036de:	223f      	movs	r2, #63	; 0x3f
 80036e0:	409a      	lsls	r2, r3
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	2201      	movs	r2, #1
 80036ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	2200      	movs	r2, #0
 80036f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3710      	adds	r7, #16
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}

08003700 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003700:	b480      	push	{r7}
 8003702:	b083      	sub	sp, #12
 8003704:	af00      	add	r7, sp, #0
 8003706:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800370e:	b2db      	uxtb	r3, r3
 8003710:	2b02      	cmp	r3, #2
 8003712:	d004      	beq.n	800371e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	2280      	movs	r2, #128	; 0x80
 8003718:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800371a:	2301      	movs	r3, #1
 800371c:	e00c      	b.n	8003738 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2205      	movs	r2, #5
 8003722:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	681a      	ldr	r2, [r3, #0]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f022 0201 	bic.w	r2, r2, #1
 8003734:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003736:	2300      	movs	r3, #0
}
 8003738:	4618      	mov	r0, r3
 800373a:	370c      	adds	r7, #12
 800373c:	46bd      	mov	sp, r7
 800373e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003742:	4770      	bx	lr

08003744 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b086      	sub	sp, #24
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 800374c:	2300      	movs	r3, #0
 800374e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8003750:	4b8e      	ldr	r3, [pc, #568]	; (800398c <HAL_DMA_IRQHandler+0x248>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4a8e      	ldr	r2, [pc, #568]	; (8003990 <HAL_DMA_IRQHandler+0x24c>)
 8003756:	fba2 2303 	umull	r2, r3, r2, r3
 800375a:	0a9b      	lsrs	r3, r3, #10
 800375c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003762:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800376e:	2208      	movs	r2, #8
 8003770:	409a      	lsls	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	4013      	ands	r3, r2
 8003776:	2b00      	cmp	r3, #0
 8003778:	d01a      	beq.n	80037b0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f003 0304 	and.w	r3, r3, #4
 8003784:	2b00      	cmp	r3, #0
 8003786:	d013      	beq.n	80037b0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f022 0204 	bic.w	r2, r2, #4
 8003796:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800379c:	2208      	movs	r2, #8
 800379e:	409a      	lsls	r2, r3
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a8:	f043 0201 	orr.w	r2, r3, #1
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037b4:	2201      	movs	r2, #1
 80037b6:	409a      	lsls	r2, r3
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	4013      	ands	r3, r2
 80037bc:	2b00      	cmp	r3, #0
 80037be:	d012      	beq.n	80037e6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	695b      	ldr	r3, [r3, #20]
 80037c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d00b      	beq.n	80037e6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d2:	2201      	movs	r2, #1
 80037d4:	409a      	lsls	r2, r3
 80037d6:	693b      	ldr	r3, [r7, #16]
 80037d8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037de:	f043 0202 	orr.w	r2, r3, #2
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037ea:	2204      	movs	r2, #4
 80037ec:	409a      	lsls	r2, r3
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	4013      	ands	r3, r2
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d012      	beq.n	800381c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	f003 0302 	and.w	r3, r3, #2
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00b      	beq.n	800381c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003808:	2204      	movs	r2, #4
 800380a:	409a      	lsls	r2, r3
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003814:	f043 0204 	orr.w	r2, r3, #4
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003820:	2210      	movs	r2, #16
 8003822:	409a      	lsls	r2, r3
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	4013      	ands	r3, r2
 8003828:	2b00      	cmp	r3, #0
 800382a:	d043      	beq.n	80038b4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	f003 0308 	and.w	r3, r3, #8
 8003836:	2b00      	cmp	r3, #0
 8003838:	d03c      	beq.n	80038b4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800383e:	2210      	movs	r2, #16
 8003840:	409a      	lsls	r2, r3
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003850:	2b00      	cmp	r3, #0
 8003852:	d018      	beq.n	8003886 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800385e:	2b00      	cmp	r3, #0
 8003860:	d108      	bne.n	8003874 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003866:	2b00      	cmp	r3, #0
 8003868:	d024      	beq.n	80038b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	4798      	blx	r3
 8003872:	e01f      	b.n	80038b4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003878:	2b00      	cmp	r3, #0
 800387a:	d01b      	beq.n	80038b4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003880:	6878      	ldr	r0, [r7, #4]
 8003882:	4798      	blx	r3
 8003884:	e016      	b.n	80038b4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003890:	2b00      	cmp	r3, #0
 8003892:	d107      	bne.n	80038a4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681a      	ldr	r2, [r3, #0]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f022 0208 	bic.w	r2, r2, #8
 80038a2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d003      	beq.n	80038b4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b0:	6878      	ldr	r0, [r7, #4]
 80038b2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038b8:	2220      	movs	r2, #32
 80038ba:	409a      	lsls	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	4013      	ands	r3, r2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f000 808f 	beq.w	80039e4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f003 0310 	and.w	r3, r3, #16
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	f000 8087 	beq.w	80039e4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038da:	2220      	movs	r2, #32
 80038dc:	409a      	lsls	r2, r3
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2b05      	cmp	r3, #5
 80038ec:	d136      	bne.n	800395c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f022 0216 	bic.w	r2, r2, #22
 80038fc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	695a      	ldr	r2, [r3, #20]
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800390c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003912:	2b00      	cmp	r3, #0
 8003914:	d103      	bne.n	800391e <HAL_DMA_IRQHandler+0x1da>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800391a:	2b00      	cmp	r3, #0
 800391c:	d007      	beq.n	800392e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 0208 	bic.w	r2, r2, #8
 800392c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003932:	223f      	movs	r2, #63	; 0x3f
 8003934:	409a      	lsls	r2, r3
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800394e:	2b00      	cmp	r3, #0
 8003950:	d07e      	beq.n	8003a50 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003956:	6878      	ldr	r0, [r7, #4]
 8003958:	4798      	blx	r3
        }
        return;
 800395a:	e079      	b.n	8003a50 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003966:	2b00      	cmp	r3, #0
 8003968:	d01d      	beq.n	80039a6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003974:	2b00      	cmp	r3, #0
 8003976:	d10d      	bne.n	8003994 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800397c:	2b00      	cmp	r3, #0
 800397e:	d031      	beq.n	80039e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003984:	6878      	ldr	r0, [r7, #4]
 8003986:	4798      	blx	r3
 8003988:	e02c      	b.n	80039e4 <HAL_DMA_IRQHandler+0x2a0>
 800398a:	bf00      	nop
 800398c:	20000004 	.word	0x20000004
 8003990:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003998:	2b00      	cmp	r3, #0
 800399a:	d023      	beq.n	80039e4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	4798      	blx	r3
 80039a4:	e01e      	b.n	80039e4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d10f      	bne.n	80039d4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	f022 0210 	bic.w	r2, r2, #16
 80039c2:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2200      	movs	r2, #0
 80039d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d003      	beq.n	80039e4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039e0:	6878      	ldr	r0, [r7, #4]
 80039e2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d032      	beq.n	8003a52 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d022      	beq.n	8003a3e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	2205      	movs	r2, #5
 80039fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f022 0201 	bic.w	r2, r2, #1
 8003a0e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003a10:	68bb      	ldr	r3, [r7, #8]
 8003a12:	3301      	adds	r3, #1
 8003a14:	60bb      	str	r3, [r7, #8]
 8003a16:	697a      	ldr	r2, [r7, #20]
 8003a18:	429a      	cmp	r2, r3
 8003a1a:	d307      	bcc.n	8003a2c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f003 0301 	and.w	r3, r3, #1
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d1f2      	bne.n	8003a10 <HAL_DMA_IRQHandler+0x2cc>
 8003a2a:	e000      	b.n	8003a2e <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003a2c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	2201      	movs	r2, #1
 8003a32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d005      	beq.n	8003a52 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a4a:	6878      	ldr	r0, [r7, #4]
 8003a4c:	4798      	blx	r3
 8003a4e:	e000      	b.n	8003a52 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003a50:	bf00      	nop
    }
  }
}
 8003a52:	3718      	adds	r7, #24
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003a66:	b2db      	uxtb	r3, r3
}
 8003a68:	4618      	mov	r0, r3
 8003a6a:	370c      	adds	r7, #12
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr

08003a74 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b085      	sub	sp, #20
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
 8003a80:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	681a      	ldr	r2, [r3, #0]
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003a90:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	683a      	ldr	r2, [r7, #0]
 8003a98:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	2b40      	cmp	r3, #64	; 0x40
 8003aa0:	d108      	bne.n	8003ab4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	68ba      	ldr	r2, [r7, #8]
 8003ab0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ab2:	e007      	b.n	8003ac4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	68ba      	ldr	r2, [r7, #8]
 8003aba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	687a      	ldr	r2, [r7, #4]
 8003ac2:	60da      	str	r2, [r3, #12]
}
 8003ac4:	bf00      	nop
 8003ac6:	3714      	adds	r7, #20
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b085      	sub	sp, #20
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	3b10      	subs	r3, #16
 8003ae0:	4a13      	ldr	r2, [pc, #76]	; (8003b30 <DMA_CalcBaseAndBitshift+0x60>)
 8003ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8003ae6:	091b      	lsrs	r3, r3, #4
 8003ae8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003aea:	4a12      	ldr	r2, [pc, #72]	; (8003b34 <DMA_CalcBaseAndBitshift+0x64>)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	4413      	add	r3, r2
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	461a      	mov	r2, r3
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	2b03      	cmp	r3, #3
 8003afc:	d908      	bls.n	8003b10 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	461a      	mov	r2, r3
 8003b04:	4b0c      	ldr	r3, [pc, #48]	; (8003b38 <DMA_CalcBaseAndBitshift+0x68>)
 8003b06:	4013      	ands	r3, r2
 8003b08:	1d1a      	adds	r2, r3, #4
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	659a      	str	r2, [r3, #88]	; 0x58
 8003b0e:	e006      	b.n	8003b1e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	461a      	mov	r2, r3
 8003b16:	4b08      	ldr	r3, [pc, #32]	; (8003b38 <DMA_CalcBaseAndBitshift+0x68>)
 8003b18:	4013      	ands	r3, r2
 8003b1a:	687a      	ldr	r2, [r7, #4]
 8003b1c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3714      	adds	r7, #20
 8003b26:	46bd      	mov	sp, r7
 8003b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b2c:	4770      	bx	lr
 8003b2e:	bf00      	nop
 8003b30:	aaaaaaab 	.word	0xaaaaaaab
 8003b34:	0800e7d8 	.word	0x0800e7d8
 8003b38:	fffffc00 	.word	0xfffffc00

08003b3c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003b44:	2300      	movs	r3, #0
 8003b46:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b4c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	699b      	ldr	r3, [r3, #24]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d11f      	bne.n	8003b96 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003b56:	68bb      	ldr	r3, [r7, #8]
 8003b58:	2b03      	cmp	r3, #3
 8003b5a:	d856      	bhi.n	8003c0a <DMA_CheckFifoParam+0xce>
 8003b5c:	a201      	add	r2, pc, #4	; (adr r2, 8003b64 <DMA_CheckFifoParam+0x28>)
 8003b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b62:	bf00      	nop
 8003b64:	08003b75 	.word	0x08003b75
 8003b68:	08003b87 	.word	0x08003b87
 8003b6c:	08003b75 	.word	0x08003b75
 8003b70:	08003c0b 	.word	0x08003c0b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d046      	beq.n	8003c0e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b84:	e043      	b.n	8003c0e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b8a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003b8e:	d140      	bne.n	8003c12 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b94:	e03d      	b.n	8003c12 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	699b      	ldr	r3, [r3, #24]
 8003b9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b9e:	d121      	bne.n	8003be4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003ba0:	68bb      	ldr	r3, [r7, #8]
 8003ba2:	2b03      	cmp	r3, #3
 8003ba4:	d837      	bhi.n	8003c16 <DMA_CheckFifoParam+0xda>
 8003ba6:	a201      	add	r2, pc, #4	; (adr r2, 8003bac <DMA_CheckFifoParam+0x70>)
 8003ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bac:	08003bbd 	.word	0x08003bbd
 8003bb0:	08003bc3 	.word	0x08003bc3
 8003bb4:	08003bbd 	.word	0x08003bbd
 8003bb8:	08003bd5 	.word	0x08003bd5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003bbc:	2301      	movs	r3, #1
 8003bbe:	73fb      	strb	r3, [r7, #15]
      break;
 8003bc0:	e030      	b.n	8003c24 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d025      	beq.n	8003c1a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003bd2:	e022      	b.n	8003c1a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003bdc:	d11f      	bne.n	8003c1e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003bde:	2301      	movs	r3, #1
 8003be0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003be2:	e01c      	b.n	8003c1e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003be4:	68bb      	ldr	r3, [r7, #8]
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d903      	bls.n	8003bf2 <DMA_CheckFifoParam+0xb6>
 8003bea:	68bb      	ldr	r3, [r7, #8]
 8003bec:	2b03      	cmp	r3, #3
 8003bee:	d003      	beq.n	8003bf8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003bf0:	e018      	b.n	8003c24 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	73fb      	strb	r3, [r7, #15]
      break;
 8003bf6:	e015      	b.n	8003c24 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bfc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00e      	beq.n	8003c22 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	73fb      	strb	r3, [r7, #15]
      break;
 8003c08:	e00b      	b.n	8003c22 <DMA_CheckFifoParam+0xe6>
      break;
 8003c0a:	bf00      	nop
 8003c0c:	e00a      	b.n	8003c24 <DMA_CheckFifoParam+0xe8>
      break;
 8003c0e:	bf00      	nop
 8003c10:	e008      	b.n	8003c24 <DMA_CheckFifoParam+0xe8>
      break;
 8003c12:	bf00      	nop
 8003c14:	e006      	b.n	8003c24 <DMA_CheckFifoParam+0xe8>
      break;
 8003c16:	bf00      	nop
 8003c18:	e004      	b.n	8003c24 <DMA_CheckFifoParam+0xe8>
      break;
 8003c1a:	bf00      	nop
 8003c1c:	e002      	b.n	8003c24 <DMA_CheckFifoParam+0xe8>
      break;   
 8003c1e:	bf00      	nop
 8003c20:	e000      	b.n	8003c24 <DMA_CheckFifoParam+0xe8>
      break;
 8003c22:	bf00      	nop
    }
  } 
  
  return status; 
 8003c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	3714      	adds	r7, #20
 8003c2a:	46bd      	mov	sp, r7
 8003c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c30:	4770      	bx	lr
 8003c32:	bf00      	nop

08003c34 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b086      	sub	sp, #24
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	60f8      	str	r0, [r7, #12]
 8003c3c:	60b9      	str	r1, [r7, #8]
 8003c3e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003c46:	4b27      	ldr	r3, [pc, #156]	; (8003ce4 <HAL_FLASH_Program+0xb0>)
 8003c48:	7d1b      	ldrb	r3, [r3, #20]
 8003c4a:	2b01      	cmp	r3, #1
 8003c4c:	d101      	bne.n	8003c52 <HAL_FLASH_Program+0x1e>
 8003c4e:	2302      	movs	r3, #2
 8003c50:	e043      	b.n	8003cda <HAL_FLASH_Program+0xa6>
 8003c52:	4b24      	ldr	r3, [pc, #144]	; (8003ce4 <HAL_FLASH_Program+0xb0>)
 8003c54:	2201      	movs	r2, #1
 8003c56:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003c58:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003c5c:	f000 f884 	bl	8003d68 <FLASH_WaitForLastOperation>
 8003c60:	4603      	mov	r3, r0
 8003c62:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003c64:	7dfb      	ldrb	r3, [r7, #23]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d133      	bne.n	8003cd2 <HAL_FLASH_Program+0x9e>
  {
    switch(TypeProgram)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2b03      	cmp	r3, #3
 8003c6e:	d823      	bhi.n	8003cb8 <HAL_FLASH_Program+0x84>
 8003c70:	a201      	add	r2, pc, #4	; (adr r2, 8003c78 <HAL_FLASH_Program+0x44>)
 8003c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c76:	bf00      	nop
 8003c78:	08003c89 	.word	0x08003c89
 8003c7c:	08003c95 	.word	0x08003c95
 8003c80:	08003ca1 	.word	0x08003ca1
 8003c84:	08003cad 	.word	0x08003cad
    {
      case FLASH_TYPEPROGRAM_BYTE :
      {
        /*Program byte (8-bit) at a specified address.*/
        FLASH_Program_Byte(Address, (uint8_t) Data);
 8003c88:	783b      	ldrb	r3, [r7, #0]
 8003c8a:	4619      	mov	r1, r3
 8003c8c:	68b8      	ldr	r0, [r7, #8]
 8003c8e:	f000 f92d 	bl	8003eec <FLASH_Program_Byte>
        break;
 8003c92:	e012      	b.n	8003cba <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_HALFWORD :
      {
        /*Program halfword (16-bit) at a specified address.*/
        FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003c94:	883b      	ldrh	r3, [r7, #0]
 8003c96:	4619      	mov	r1, r3
 8003c98:	68b8      	ldr	r0, [r7, #8]
 8003c9a:	f000 f901 	bl	8003ea0 <FLASH_Program_HalfWord>
        break;
 8003c9e:	e00c      	b.n	8003cba <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_WORD :
      {
        /*Program word (32-bit) at a specified address.*/
        FLASH_Program_Word(Address, (uint32_t) Data);
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	4619      	mov	r1, r3
 8003ca4:	68b8      	ldr	r0, [r7, #8]
 8003ca6:	f000 f8d5 	bl	8003e54 <FLASH_Program_Word>
        break;
 8003caa:	e006      	b.n	8003cba <HAL_FLASH_Program+0x86>
      }
      
      case FLASH_TYPEPROGRAM_DOUBLEWORD :
      {
        /*Program double word (64-bit) at a specified address.*/
        FLASH_Program_DoubleWord(Address, Data);
 8003cac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003cb0:	68b8      	ldr	r0, [r7, #8]
 8003cb2:	f000 f899 	bl	8003de8 <FLASH_Program_DoubleWord>
        break;
 8003cb6:	e000      	b.n	8003cba <HAL_FLASH_Program+0x86>
      }
      default :
        break;
 8003cb8:	bf00      	nop
    }
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003cba:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003cbe:	f000 f853 	bl	8003d68 <FLASH_WaitForLastOperation>
 8003cc2:	4603      	mov	r3, r0
 8003cc4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8003cc6:	4b08      	ldr	r3, [pc, #32]	; (8003ce8 <HAL_FLASH_Program+0xb4>)
 8003cc8:	691b      	ldr	r3, [r3, #16]
 8003cca:	4a07      	ldr	r2, [pc, #28]	; (8003ce8 <HAL_FLASH_Program+0xb4>)
 8003ccc:	f023 0301 	bic.w	r3, r3, #1
 8003cd0:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003cd2:	4b04      	ldr	r3, [pc, #16]	; (8003ce4 <HAL_FLASH_Program+0xb0>)
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	751a      	strb	r2, [r3, #20]

  return status;
 8003cd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3718      	adds	r7, #24
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	200004b8 	.word	0x200004b8
 8003ce8:	40023c00 	.word	0x40023c00

08003cec <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003cec:	b480      	push	{r7}
 8003cee:	b083      	sub	sp, #12
 8003cf0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003cf6:	4b0b      	ldr	r3, [pc, #44]	; (8003d24 <HAL_FLASH_Unlock+0x38>)
 8003cf8:	691b      	ldr	r3, [r3, #16]
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	da0b      	bge.n	8003d16 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003cfe:	4b09      	ldr	r3, [pc, #36]	; (8003d24 <HAL_FLASH_Unlock+0x38>)
 8003d00:	4a09      	ldr	r2, [pc, #36]	; (8003d28 <HAL_FLASH_Unlock+0x3c>)
 8003d02:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003d04:	4b07      	ldr	r3, [pc, #28]	; (8003d24 <HAL_FLASH_Unlock+0x38>)
 8003d06:	4a09      	ldr	r2, [pc, #36]	; (8003d2c <HAL_FLASH_Unlock+0x40>)
 8003d08:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003d0a:	4b06      	ldr	r3, [pc, #24]	; (8003d24 <HAL_FLASH_Unlock+0x38>)
 8003d0c:	691b      	ldr	r3, [r3, #16]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	da01      	bge.n	8003d16 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003d12:	2301      	movs	r3, #1
 8003d14:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003d16:	79fb      	ldrb	r3, [r7, #7]
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	370c      	adds	r7, #12
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d22:	4770      	bx	lr
 8003d24:	40023c00 	.word	0x40023c00
 8003d28:	45670123 	.word	0x45670123
 8003d2c:	cdef89ab 	.word	0xcdef89ab

08003d30 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003d30:	b480      	push	{r7}
 8003d32:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003d34:	4b05      	ldr	r3, [pc, #20]	; (8003d4c <HAL_FLASH_Lock+0x1c>)
 8003d36:	691b      	ldr	r3, [r3, #16]
 8003d38:	4a04      	ldr	r2, [pc, #16]	; (8003d4c <HAL_FLASH_Lock+0x1c>)
 8003d3a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d3e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003d40:	2300      	movs	r3, #0
}
 8003d42:	4618      	mov	r0, r3
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr
 8003d4c:	40023c00 	.word	0x40023c00

08003d50 <HAL_FLASH_GetError>:
  *            @arg FLASH_ERROR_PGA: FLASH Programming Alignment error flag
  *            @arg FLASH_ERROR_WRP: FLASH Write protected error flag
  *            @arg FLASH_ERROR_OPERATION: FLASH operation Error flag 
  */
uint32_t HAL_FLASH_GetError(void)
{ 
 8003d50:	b480      	push	{r7}
 8003d52:	af00      	add	r7, sp, #0
   return pFlash.ErrorCode;
 8003d54:	4b03      	ldr	r3, [pc, #12]	; (8003d64 <HAL_FLASH_GetError+0x14>)
 8003d56:	699b      	ldr	r3, [r3, #24]
}  
 8003d58:	4618      	mov	r0, r3
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	200004b8 	.word	0x200004b8

08003d68 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b084      	sub	sp, #16
 8003d6c:	af00      	add	r7, sp, #0
 8003d6e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8003d70:	2300      	movs	r3, #0
 8003d72:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003d74:	4b1a      	ldr	r3, [pc, #104]	; (8003de0 <FLASH_WaitForLastOperation+0x78>)
 8003d76:	2200      	movs	r2, #0
 8003d78:	619a      	str	r2, [r3, #24]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003d7a:	f7ff fa01 	bl	8003180 <HAL_GetTick>
 8003d7e:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003d80:	e010      	b.n	8003da4 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d88:	d00c      	beq.n	8003da4 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d007      	beq.n	8003da0 <FLASH_WaitForLastOperation+0x38>
 8003d90:	f7ff f9f6 	bl	8003180 <HAL_GetTick>
 8003d94:	4602      	mov	r2, r0
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	1ad3      	subs	r3, r2, r3
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	429a      	cmp	r2, r3
 8003d9e:	d201      	bcs.n	8003da4 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003da0:	2303      	movs	r3, #3
 8003da2:	e019      	b.n	8003dd8 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003da4:	4b0f      	ldr	r3, [pc, #60]	; (8003de4 <FLASH_WaitForLastOperation+0x7c>)
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d1e8      	bne.n	8003d82 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ALL_ERRORS) != RESET)
 8003db0:	4b0c      	ldr	r3, [pc, #48]	; (8003de4 <FLASH_WaitForLastOperation+0x7c>)
 8003db2:	68db      	ldr	r3, [r3, #12]
 8003db4:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d003      	beq.n	8003dc4 <FLASH_WaitForLastOperation+0x5c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003dbc:	f000 f8ba 	bl	8003f34 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e009      	b.n	8003dd8 <FLASH_WaitForLastOperation+0x70>
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003dc4:	4b07      	ldr	r3, [pc, #28]	; (8003de4 <FLASH_WaitForLastOperation+0x7c>)
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	f003 0301 	and.w	r3, r3, #1
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d002      	beq.n	8003dd6 <FLASH_WaitForLastOperation+0x6e>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003dd0:	4b04      	ldr	r3, [pc, #16]	; (8003de4 <FLASH_WaitForLastOperation+0x7c>)
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	60da      	str	r2, [r3, #12]
  }

  /* If there is an error flag set */
  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
  
}  
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3710      	adds	r7, #16
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	200004b8 	.word	0x200004b8
 8003de4:	40023c00 	.word	0x40023c00

08003de8 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b085      	sub	sp, #20
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8003df4:	4b16      	ldr	r3, [pc, #88]	; (8003e50 <FLASH_Program_DoubleWord+0x68>)
 8003df6:	691b      	ldr	r3, [r3, #16]
 8003df8:	4a15      	ldr	r2, [pc, #84]	; (8003e50 <FLASH_Program_DoubleWord+0x68>)
 8003dfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003dfe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8003e00:	4b13      	ldr	r3, [pc, #76]	; (8003e50 <FLASH_Program_DoubleWord+0x68>)
 8003e02:	691b      	ldr	r3, [r3, #16]
 8003e04:	4a12      	ldr	r2, [pc, #72]	; (8003e50 <FLASH_Program_DoubleWord+0x68>)
 8003e06:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8003e0a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003e0c:	4b10      	ldr	r3, [pc, #64]	; (8003e50 <FLASH_Program_DoubleWord+0x68>)
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	4a0f      	ldr	r2, [pc, #60]	; (8003e50 <FLASH_Program_DoubleWord+0x68>)
 8003e12:	f043 0301 	orr.w	r3, r3, #1
 8003e16:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	683a      	ldr	r2, [r7, #0]
 8003e1c:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8003e1e:	f3bf 8f6f 	isb	sy
}
 8003e22:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8003e24:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003e28:	f04f 0200 	mov.w	r2, #0
 8003e2c:	f04f 0300 	mov.w	r3, #0
 8003e30:	000a      	movs	r2, r1
 8003e32:	2300      	movs	r3, #0
 8003e34:	68f9      	ldr	r1, [r7, #12]
 8003e36:	3104      	adds	r1, #4
 8003e38:	4613      	mov	r3, r2
 8003e3a:	600b      	str	r3, [r1, #0]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003e3c:	f3bf 8f4f 	dsb	sy
}
 8003e40:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8003e42:	bf00      	nop
 8003e44:	3714      	adds	r7, #20
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr
 8003e4e:	bf00      	nop
 8003e50:	40023c00 	.word	0x40023c00

08003e54 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b083      	sub	sp, #12
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
 8003e5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8003e5e:	4b0f      	ldr	r3, [pc, #60]	; (8003e9c <FLASH_Program_Word+0x48>)
 8003e60:	691b      	ldr	r3, [r3, #16]
 8003e62:	4a0e      	ldr	r2, [pc, #56]	; (8003e9c <FLASH_Program_Word+0x48>)
 8003e64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e68:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8003e6a:	4b0c      	ldr	r3, [pc, #48]	; (8003e9c <FLASH_Program_Word+0x48>)
 8003e6c:	691b      	ldr	r3, [r3, #16]
 8003e6e:	4a0b      	ldr	r2, [pc, #44]	; (8003e9c <FLASH_Program_Word+0x48>)
 8003e70:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e74:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003e76:	4b09      	ldr	r3, [pc, #36]	; (8003e9c <FLASH_Program_Word+0x48>)
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	4a08      	ldr	r2, [pc, #32]	; (8003e9c <FLASH_Program_Word+0x48>)
 8003e7c:	f043 0301 	orr.w	r3, r3, #1
 8003e80:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	683a      	ldr	r2, [r7, #0]
 8003e86:	601a      	str	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8003e88:	f3bf 8f4f 	dsb	sy
}
 8003e8c:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8003e8e:	bf00      	nop
 8003e90:	370c      	adds	r7, #12
 8003e92:	46bd      	mov	sp, r7
 8003e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e98:	4770      	bx	lr
 8003e9a:	bf00      	nop
 8003e9c:	40023c00 	.word	0x40023c00

08003ea0 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8003ea0:	b480      	push	{r7}
 8003ea2:	b083      	sub	sp, #12
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	460b      	mov	r3, r1
 8003eaa:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8003eac:	4b0e      	ldr	r3, [pc, #56]	; (8003ee8 <FLASH_Program_HalfWord+0x48>)
 8003eae:	691b      	ldr	r3, [r3, #16]
 8003eb0:	4a0d      	ldr	r2, [pc, #52]	; (8003ee8 <FLASH_Program_HalfWord+0x48>)
 8003eb2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003eb6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8003eb8:	4b0b      	ldr	r3, [pc, #44]	; (8003ee8 <FLASH_Program_HalfWord+0x48>)
 8003eba:	691b      	ldr	r3, [r3, #16]
 8003ebc:	4a0a      	ldr	r2, [pc, #40]	; (8003ee8 <FLASH_Program_HalfWord+0x48>)
 8003ebe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ec2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003ec4:	4b08      	ldr	r3, [pc, #32]	; (8003ee8 <FLASH_Program_HalfWord+0x48>)
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	4a07      	ldr	r2, [pc, #28]	; (8003ee8 <FLASH_Program_HalfWord+0x48>)
 8003eca:	f043 0301 	orr.w	r3, r3, #1
 8003ece:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	887a      	ldrh	r2, [r7, #2]
 8003ed4:	801a      	strh	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8003ed6:	f3bf 8f4f 	dsb	sy
}
 8003eda:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
  
}
 8003edc:	bf00      	nop
 8003ede:	370c      	adds	r7, #12
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee6:	4770      	bx	lr
 8003ee8:	40023c00 	.word	0x40023c00

08003eec <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8003eec:	b480      	push	{r7}
 8003eee:	b083      	sub	sp, #12
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	6078      	str	r0, [r7, #4]
 8003ef4:	460b      	mov	r3, r1
 8003ef6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  FLASH->CR &= CR_PSIZE_MASK;
 8003ef8:	4b0d      	ldr	r3, [pc, #52]	; (8003f30 <FLASH_Program_Byte+0x44>)
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	4a0c      	ldr	r2, [pc, #48]	; (8003f30 <FLASH_Program_Byte+0x44>)
 8003efe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f02:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8003f04:	4b0a      	ldr	r3, [pc, #40]	; (8003f30 <FLASH_Program_Byte+0x44>)
 8003f06:	4a0a      	ldr	r2, [pc, #40]	; (8003f30 <FLASH_Program_Byte+0x44>)
 8003f08:	691b      	ldr	r3, [r3, #16]
 8003f0a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8003f0c:	4b08      	ldr	r3, [pc, #32]	; (8003f30 <FLASH_Program_Byte+0x44>)
 8003f0e:	691b      	ldr	r3, [r3, #16]
 8003f10:	4a07      	ldr	r2, [pc, #28]	; (8003f30 <FLASH_Program_Byte+0x44>)
 8003f12:	f043 0301 	orr.w	r3, r3, #1
 8003f16:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	78fa      	ldrb	r2, [r7, #3]
 8003f1c:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 8003f1e:	f3bf 8f4f 	dsb	sy
}
 8003f22:	bf00      	nop

  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8003f24:	bf00      	nop
 8003f26:	370c      	adds	r7, #12
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr
 8003f30:	40023c00 	.word	0x40023c00

08003f34 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8003f34:	b480      	push	{r7}
 8003f36:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8003f38:	4b21      	ldr	r3, [pc, #132]	; (8003fc0 <FLASH_SetErrorCode+0x8c>)
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	f003 0302 	and.w	r3, r3, #2
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d005      	beq.n	8003f50 <FLASH_SetErrorCode+0x1c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8003f44:	4b1f      	ldr	r3, [pc, #124]	; (8003fc4 <FLASH_SetErrorCode+0x90>)
 8003f46:	699b      	ldr	r3, [r3, #24]
 8003f48:	f043 0320 	orr.w	r3, r3, #32
 8003f4c:	4a1d      	ldr	r2, [pc, #116]	; (8003fc4 <FLASH_SetErrorCode+0x90>)
 8003f4e:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8003f50:	4b1b      	ldr	r3, [pc, #108]	; (8003fc0 <FLASH_SetErrorCode+0x8c>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	f003 0310 	and.w	r3, r3, #16
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d005      	beq.n	8003f68 <FLASH_SetErrorCode+0x34>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8003f5c:	4b19      	ldr	r3, [pc, #100]	; (8003fc4 <FLASH_SetErrorCode+0x90>)
 8003f5e:	699b      	ldr	r3, [r3, #24]
 8003f60:	f043 0310 	orr.w	r3, r3, #16
 8003f64:	4a17      	ldr	r2, [pc, #92]	; (8003fc4 <FLASH_SetErrorCode+0x90>)
 8003f66:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8003f68:	4b15      	ldr	r3, [pc, #84]	; (8003fc0 <FLASH_SetErrorCode+0x8c>)
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	f003 0320 	and.w	r3, r3, #32
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d005      	beq.n	8003f80 <FLASH_SetErrorCode+0x4c>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8003f74:	4b13      	ldr	r3, [pc, #76]	; (8003fc4 <FLASH_SetErrorCode+0x90>)
 8003f76:	699b      	ldr	r3, [r3, #24]
 8003f78:	f043 0308 	orr.w	r3, r3, #8
 8003f7c:	4a11      	ldr	r2, [pc, #68]	; (8003fc4 <FLASH_SetErrorCode+0x90>)
 8003f7e:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8003f80:	4b0f      	ldr	r3, [pc, #60]	; (8003fc0 <FLASH_SetErrorCode+0x8c>)
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d005      	beq.n	8003f98 <FLASH_SetErrorCode+0x64>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8003f8c:	4b0d      	ldr	r3, [pc, #52]	; (8003fc4 <FLASH_SetErrorCode+0x90>)
 8003f8e:	699b      	ldr	r3, [r3, #24]
 8003f90:	f043 0304 	orr.w	r3, r3, #4
 8003f94:	4a0b      	ldr	r2, [pc, #44]	; (8003fc4 <FLASH_SetErrorCode+0x90>)
 8003f96:	6193      	str	r3, [r2, #24]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_ERSERR) != RESET)
 8003f98:	4b09      	ldr	r3, [pc, #36]	; (8003fc0 <FLASH_SetErrorCode+0x8c>)
 8003f9a:	68db      	ldr	r3, [r3, #12]
 8003f9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d005      	beq.n	8003fb0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_ERS;
 8003fa4:	4b07      	ldr	r3, [pc, #28]	; (8003fc4 <FLASH_SetErrorCode+0x90>)
 8003fa6:	699b      	ldr	r3, [r3, #24]
 8003fa8:	f043 0302 	orr.w	r3, r3, #2
 8003fac:	4a05      	ldr	r2, [pc, #20]	; (8003fc4 <FLASH_SetErrorCode+0x90>)
 8003fae:	6193      	str	r3, [r2, #24]
   pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
  }  
#endif /* FLASH_OPTCR2_PCROP */
  
  /* Clear error programming flags */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8003fb0:	4b03      	ldr	r3, [pc, #12]	; (8003fc0 <FLASH_SetErrorCode+0x8c>)
 8003fb2:	22f2      	movs	r2, #242	; 0xf2
 8003fb4:	60da      	str	r2, [r3, #12]
}
 8003fb6:	bf00      	nop
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbe:	4770      	bx	lr
 8003fc0:	40023c00 	.word	0x40023c00
 8003fc4:	200004b8 	.word	0x200004b8

08003fc8 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	b084      	sub	sp, #16
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
 8003fd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0;
 8003fd6:	2300      	movs	r3, #0
 8003fd8:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003fda:	4b2f      	ldr	r3, [pc, #188]	; (8004098 <HAL_FLASHEx_Erase+0xd0>)
 8003fdc:	7d1b      	ldrb	r3, [r3, #20]
 8003fde:	2b01      	cmp	r3, #1
 8003fe0:	d101      	bne.n	8003fe6 <HAL_FLASHEx_Erase+0x1e>
 8003fe2:	2302      	movs	r3, #2
 8003fe4:	e053      	b.n	800408e <HAL_FLASHEx_Erase+0xc6>
 8003fe6:	4b2c      	ldr	r3, [pc, #176]	; (8004098 <HAL_FLASHEx_Erase+0xd0>)
 8003fe8:	2201      	movs	r2, #1
 8003fea:	751a      	strb	r2, [r3, #20]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003fec:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ff0:	f7ff feba 	bl	8003d68 <FLASH_WaitForLastOperation>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8003ff8:	7bfb      	ldrb	r3, [r7, #15]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d143      	bne.n	8004086 <HAL_FLASHEx_Erase+0xbe>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8003ffe:	683b      	ldr	r3, [r7, #0]
 8004000:	f04f 32ff 	mov.w	r2, #4294967295
 8004004:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	2b01      	cmp	r3, #1
 800400c:	d112      	bne.n	8004034 <HAL_FLASHEx_Erase+0x6c>
    {
      /*Mass erase to be done*/
#if defined (FLASH_OPTCR_nDBANK)      
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
#else
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange);      
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	b2db      	uxtb	r3, r3
 8004014:	4618      	mov	r0, r3
 8004016:	f000 f843 	bl	80040a0 <FLASH_MassErase>
#endif /* FLASH_OPTCR_nDBANK */
                      
      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800401a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800401e:	f7ff fea3 	bl	8003d68 <FLASH_WaitForLastOperation>
 8004022:	4603      	mov	r3, r0
 8004024:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004026:	4b1d      	ldr	r3, [pc, #116]	; (800409c <HAL_FLASHEx_Erase+0xd4>)
 8004028:	691b      	ldr	r3, [r3, #16]
 800402a:	4a1c      	ldr	r2, [pc, #112]	; (800409c <HAL_FLASHEx_Erase+0xd4>)
 800402c:	f023 0304 	bic.w	r3, r3, #4
 8004030:	6113      	str	r3, [r2, #16]
 8004032:	e028      	b.n	8004086 <HAL_FLASHEx_Erase+0xbe>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	60bb      	str	r3, [r7, #8]
 800403a:	e01c      	b.n	8004076 <HAL_FLASHEx_Erase+0xae>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	68db      	ldr	r3, [r3, #12]
 8004040:	b2db      	uxtb	r3, r3
 8004042:	4619      	mov	r1, r3
 8004044:	68b8      	ldr	r0, [r7, #8]
 8004046:	f000 f851 	bl	80040ec <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 800404a:	f24c 3050 	movw	r0, #50000	; 0xc350
 800404e:	f7ff fe8b 	bl	8003d68 <FLASH_WaitForLastOperation>
 8004052:	4603      	mov	r3, r0
 8004054:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER Bit and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB)); 
 8004056:	4b11      	ldr	r3, [pc, #68]	; (800409c <HAL_FLASHEx_Erase+0xd4>)
 8004058:	691b      	ldr	r3, [r3, #16]
 800405a:	4a10      	ldr	r2, [pc, #64]	; (800409c <HAL_FLASHEx_Erase+0xd4>)
 800405c:	f023 037a 	bic.w	r3, r3, #122	; 0x7a
 8004060:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8004062:	7bfb      	ldrb	r3, [r7, #15]
 8004064:	2b00      	cmp	r3, #0
 8004066:	d003      	beq.n	8004070 <HAL_FLASHEx_Erase+0xa8>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	68ba      	ldr	r2, [r7, #8]
 800406c:	601a      	str	r2, [r3, #0]
          break;
 800406e:	e00a      	b.n	8004086 <HAL_FLASHEx_Erase+0xbe>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004070:	68bb      	ldr	r3, [r7, #8]
 8004072:	3301      	adds	r3, #1
 8004074:	60bb      	str	r3, [r7, #8]
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	689a      	ldr	r2, [r3, #8]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	4413      	add	r3, r2
 8004080:	68ba      	ldr	r2, [r7, #8]
 8004082:	429a      	cmp	r2, r3
 8004084:	d3da      	bcc.n	800403c <HAL_FLASHEx_Erase+0x74>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004086:	4b04      	ldr	r3, [pc, #16]	; (8004098 <HAL_FLASHEx_Erase+0xd0>)
 8004088:	2200      	movs	r2, #0
 800408a:	751a      	strb	r2, [r3, #20]

  return status;
 800408c:	7bfb      	ldrb	r3, [r7, #15]
}
 800408e:	4618      	mov	r0, r3
 8004090:	3710      	adds	r7, #16
 8004092:	46bd      	mov	sp, r7
 8004094:	bd80      	pop	{r7, pc}
 8004096:	bf00      	nop
 8004098:	200004b8 	.word	0x200004b8
 800409c:	40023c00 	.word	0x40023c00

080040a0 <FLASH_MassErase>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval HAL Status
  */
static void FLASH_MassErase(uint8_t VoltageRange)
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	4603      	mov	r3, r0
 80040a8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  /* if the previous operation is completed, proceed to erase all sectors */
  FLASH->CR &= CR_PSIZE_MASK;
 80040aa:	4b0f      	ldr	r3, [pc, #60]	; (80040e8 <FLASH_MassErase+0x48>)
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	4a0e      	ldr	r2, [pc, #56]	; (80040e8 <FLASH_MassErase+0x48>)
 80040b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040b4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80040b6:	4b0c      	ldr	r3, [pc, #48]	; (80040e8 <FLASH_MassErase+0x48>)
 80040b8:	691b      	ldr	r3, [r3, #16]
 80040ba:	4a0b      	ldr	r2, [pc, #44]	; (80040e8 <FLASH_MassErase+0x48>)
 80040bc:	f043 0304 	orr.w	r3, r3, #4
 80040c0:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8);
 80040c2:	4b09      	ldr	r3, [pc, #36]	; (80040e8 <FLASH_MassErase+0x48>)
 80040c4:	691a      	ldr	r2, [r3, #16]
 80040c6:	79fb      	ldrb	r3, [r7, #7]
 80040c8:	021b      	lsls	r3, r3, #8
 80040ca:	4313      	orrs	r3, r2
 80040cc:	4a06      	ldr	r2, [pc, #24]	; (80040e8 <FLASH_MassErase+0x48>)
 80040ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040d2:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 80040d4:	f3bf 8f4f 	dsb	sy
}
 80040d8:	bf00      	nop
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 80040da:	bf00      	nop
 80040dc:	370c      	adds	r7, #12
 80040de:	46bd      	mov	sp, r7
 80040e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e4:	4770      	bx	lr
 80040e6:	bf00      	nop
 80040e8:	40023c00 	.word	0x40023c00

080040ec <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	460b      	mov	r3, r1
 80040f6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0;
 80040f8:	2300      	movs	r3, #0
 80040fa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 80040fc:	78fb      	ldrb	r3, [r7, #3]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d102      	bne.n	8004108 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8004102:	2300      	movs	r3, #0
 8004104:	60fb      	str	r3, [r7, #12]
 8004106:	e010      	b.n	800412a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004108:	78fb      	ldrb	r3, [r7, #3]
 800410a:	2b01      	cmp	r3, #1
 800410c:	d103      	bne.n	8004116 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800410e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004112:	60fb      	str	r3, [r7, #12]
 8004114:	e009      	b.n	800412a <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004116:	78fb      	ldrb	r3, [r7, #3]
 8004118:	2b02      	cmp	r3, #2
 800411a:	d103      	bne.n	8004124 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800411c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004120:	60fb      	str	r3, [r7, #12]
 8004122:	e002      	b.n	800412a <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004124:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004128:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  FLASH->CR &= CR_PSIZE_MASK;
 800412a:	4b15      	ldr	r3, [pc, #84]	; (8004180 <FLASH_Erase_Sector+0x94>)
 800412c:	691b      	ldr	r3, [r3, #16]
 800412e:	4a14      	ldr	r2, [pc, #80]	; (8004180 <FLASH_Erase_Sector+0x94>)
 8004130:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004134:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004136:	4b12      	ldr	r3, [pc, #72]	; (8004180 <FLASH_Erase_Sector+0x94>)
 8004138:	691a      	ldr	r2, [r3, #16]
 800413a:	4911      	ldr	r1, [pc, #68]	; (8004180 <FLASH_Erase_Sector+0x94>)
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	4313      	orrs	r3, r2
 8004140:	610b      	str	r3, [r1, #16]
  FLASH->CR &= SECTOR_MASK;
 8004142:	4b0f      	ldr	r3, [pc, #60]	; (8004180 <FLASH_Erase_Sector+0x94>)
 8004144:	691b      	ldr	r3, [r3, #16]
 8004146:	4a0e      	ldr	r2, [pc, #56]	; (8004180 <FLASH_Erase_Sector+0x94>)
 8004148:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800414c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800414e:	4b0c      	ldr	r3, [pc, #48]	; (8004180 <FLASH_Erase_Sector+0x94>)
 8004150:	691a      	ldr	r2, [r3, #16]
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	00db      	lsls	r3, r3, #3
 8004156:	4313      	orrs	r3, r2
 8004158:	4a09      	ldr	r2, [pc, #36]	; (8004180 <FLASH_Erase_Sector+0x94>)
 800415a:	f043 0302 	orr.w	r3, r3, #2
 800415e:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004160:	4b07      	ldr	r3, [pc, #28]	; (8004180 <FLASH_Erase_Sector+0x94>)
 8004162:	691b      	ldr	r3, [r3, #16]
 8004164:	4a06      	ldr	r2, [pc, #24]	; (8004180 <FLASH_Erase_Sector+0x94>)
 8004166:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800416a:	6113      	str	r3, [r2, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 800416c:	f3bf 8f4f 	dsb	sy
}
 8004170:	bf00      	nop
  
  /* Data synchronous Barrier (DSB) Just after the write operation
     This will force the CPU to respect the sequence of instruction (no optimization).*/
  __DSB();
}
 8004172:	bf00      	nop
 8004174:	3714      	adds	r7, #20
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr
 800417e:	bf00      	nop
 8004180:	40023c00 	.word	0x40023c00

08004184 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004184:	b480      	push	{r7}
 8004186:	b089      	sub	sp, #36	; 0x24
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
 800418c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800418e:	2300      	movs	r3, #0
 8004190:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004192:	2300      	movs	r3, #0
 8004194:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004196:	2300      	movs	r3, #0
 8004198:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800419a:	2300      	movs	r3, #0
 800419c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800419e:	2300      	movs	r3, #0
 80041a0:	61fb      	str	r3, [r7, #28]
 80041a2:	e175      	b.n	8004490 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80041a4:	2201      	movs	r2, #1
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	fa02 f303 	lsl.w	r3, r2, r3
 80041ac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041ae:	683b      	ldr	r3, [r7, #0]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	697a      	ldr	r2, [r7, #20]
 80041b4:	4013      	ands	r3, r2
 80041b6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041b8:	693a      	ldr	r2, [r7, #16]
 80041ba:	697b      	ldr	r3, [r7, #20]
 80041bc:	429a      	cmp	r2, r3
 80041be:	f040 8164 	bne.w	800448a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80041c2:	683b      	ldr	r3, [r7, #0]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	f003 0303 	and.w	r3, r3, #3
 80041ca:	2b01      	cmp	r3, #1
 80041cc:	d005      	beq.n	80041da <HAL_GPIO_Init+0x56>
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f003 0303 	and.w	r3, r3, #3
 80041d6:	2b02      	cmp	r3, #2
 80041d8:	d130      	bne.n	800423c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80041e0:	69fb      	ldr	r3, [r7, #28]
 80041e2:	005b      	lsls	r3, r3, #1
 80041e4:	2203      	movs	r2, #3
 80041e6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ea:	43db      	mvns	r3, r3
 80041ec:	69ba      	ldr	r2, [r7, #24]
 80041ee:	4013      	ands	r3, r2
 80041f0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	68da      	ldr	r2, [r3, #12]
 80041f6:	69fb      	ldr	r3, [r7, #28]
 80041f8:	005b      	lsls	r3, r3, #1
 80041fa:	fa02 f303 	lsl.w	r3, r2, r3
 80041fe:	69ba      	ldr	r2, [r7, #24]
 8004200:	4313      	orrs	r3, r2
 8004202:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	69ba      	ldr	r2, [r7, #24]
 8004208:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004210:	2201      	movs	r2, #1
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	fa02 f303 	lsl.w	r3, r2, r3
 8004218:	43db      	mvns	r3, r3
 800421a:	69ba      	ldr	r2, [r7, #24]
 800421c:	4013      	ands	r3, r2
 800421e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	091b      	lsrs	r3, r3, #4
 8004226:	f003 0201 	and.w	r2, r3, #1
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	fa02 f303 	lsl.w	r3, r2, r3
 8004230:	69ba      	ldr	r2, [r7, #24]
 8004232:	4313      	orrs	r3, r2
 8004234:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	69ba      	ldr	r2, [r7, #24]
 800423a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f003 0303 	and.w	r3, r3, #3
 8004244:	2b03      	cmp	r3, #3
 8004246:	d017      	beq.n	8004278 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	68db      	ldr	r3, [r3, #12]
 800424c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800424e:	69fb      	ldr	r3, [r7, #28]
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	2203      	movs	r2, #3
 8004254:	fa02 f303 	lsl.w	r3, r2, r3
 8004258:	43db      	mvns	r3, r3
 800425a:	69ba      	ldr	r2, [r7, #24]
 800425c:	4013      	ands	r3, r2
 800425e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004260:	683b      	ldr	r3, [r7, #0]
 8004262:	689a      	ldr	r2, [r3, #8]
 8004264:	69fb      	ldr	r3, [r7, #28]
 8004266:	005b      	lsls	r3, r3, #1
 8004268:	fa02 f303 	lsl.w	r3, r2, r3
 800426c:	69ba      	ldr	r2, [r7, #24]
 800426e:	4313      	orrs	r3, r2
 8004270:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	69ba      	ldr	r2, [r7, #24]
 8004276:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	685b      	ldr	r3, [r3, #4]
 800427c:	f003 0303 	and.w	r3, r3, #3
 8004280:	2b02      	cmp	r3, #2
 8004282:	d123      	bne.n	80042cc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004284:	69fb      	ldr	r3, [r7, #28]
 8004286:	08da      	lsrs	r2, r3, #3
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	3208      	adds	r2, #8
 800428c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004290:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004292:	69fb      	ldr	r3, [r7, #28]
 8004294:	f003 0307 	and.w	r3, r3, #7
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	220f      	movs	r2, #15
 800429c:	fa02 f303 	lsl.w	r3, r2, r3
 80042a0:	43db      	mvns	r3, r3
 80042a2:	69ba      	ldr	r2, [r7, #24]
 80042a4:	4013      	ands	r3, r2
 80042a6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 80042a8:	683b      	ldr	r3, [r7, #0]
 80042aa:	691a      	ldr	r2, [r3, #16]
 80042ac:	69fb      	ldr	r3, [r7, #28]
 80042ae:	f003 0307 	and.w	r3, r3, #7
 80042b2:	009b      	lsls	r3, r3, #2
 80042b4:	fa02 f303 	lsl.w	r3, r2, r3
 80042b8:	69ba      	ldr	r2, [r7, #24]
 80042ba:	4313      	orrs	r3, r2
 80042bc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	08da      	lsrs	r2, r3, #3
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	3208      	adds	r2, #8
 80042c6:	69b9      	ldr	r1, [r7, #24]
 80042c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80042d2:	69fb      	ldr	r3, [r7, #28]
 80042d4:	005b      	lsls	r3, r3, #1
 80042d6:	2203      	movs	r2, #3
 80042d8:	fa02 f303 	lsl.w	r3, r2, r3
 80042dc:	43db      	mvns	r3, r3
 80042de:	69ba      	ldr	r2, [r7, #24]
 80042e0:	4013      	ands	r3, r2
 80042e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f003 0203 	and.w	r2, r3, #3
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	005b      	lsls	r3, r3, #1
 80042f0:	fa02 f303 	lsl.w	r3, r2, r3
 80042f4:	69ba      	ldr	r2, [r7, #24]
 80042f6:	4313      	orrs	r3, r2
 80042f8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	69ba      	ldr	r2, [r7, #24]
 80042fe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004300:	683b      	ldr	r3, [r7, #0]
 8004302:	685b      	ldr	r3, [r3, #4]
 8004304:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004308:	2b00      	cmp	r3, #0
 800430a:	f000 80be 	beq.w	800448a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800430e:	4b66      	ldr	r3, [pc, #408]	; (80044a8 <HAL_GPIO_Init+0x324>)
 8004310:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004312:	4a65      	ldr	r2, [pc, #404]	; (80044a8 <HAL_GPIO_Init+0x324>)
 8004314:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004318:	6453      	str	r3, [r2, #68]	; 0x44
 800431a:	4b63      	ldr	r3, [pc, #396]	; (80044a8 <HAL_GPIO_Init+0x324>)
 800431c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800431e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004322:	60fb      	str	r3, [r7, #12]
 8004324:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8004326:	4a61      	ldr	r2, [pc, #388]	; (80044ac <HAL_GPIO_Init+0x328>)
 8004328:	69fb      	ldr	r3, [r7, #28]
 800432a:	089b      	lsrs	r3, r3, #2
 800432c:	3302      	adds	r3, #2
 800432e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004332:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8004334:	69fb      	ldr	r3, [r7, #28]
 8004336:	f003 0303 	and.w	r3, r3, #3
 800433a:	009b      	lsls	r3, r3, #2
 800433c:	220f      	movs	r2, #15
 800433e:	fa02 f303 	lsl.w	r3, r2, r3
 8004342:	43db      	mvns	r3, r3
 8004344:	69ba      	ldr	r2, [r7, #24]
 8004346:	4013      	ands	r3, r2
 8004348:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a58      	ldr	r2, [pc, #352]	; (80044b0 <HAL_GPIO_Init+0x32c>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d037      	beq.n	80043c2 <HAL_GPIO_Init+0x23e>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a57      	ldr	r2, [pc, #348]	; (80044b4 <HAL_GPIO_Init+0x330>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d031      	beq.n	80043be <HAL_GPIO_Init+0x23a>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a56      	ldr	r2, [pc, #344]	; (80044b8 <HAL_GPIO_Init+0x334>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d02b      	beq.n	80043ba <HAL_GPIO_Init+0x236>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	4a55      	ldr	r2, [pc, #340]	; (80044bc <HAL_GPIO_Init+0x338>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d025      	beq.n	80043b6 <HAL_GPIO_Init+0x232>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	4a54      	ldr	r2, [pc, #336]	; (80044c0 <HAL_GPIO_Init+0x33c>)
 800436e:	4293      	cmp	r3, r2
 8004370:	d01f      	beq.n	80043b2 <HAL_GPIO_Init+0x22e>
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	4a53      	ldr	r2, [pc, #332]	; (80044c4 <HAL_GPIO_Init+0x340>)
 8004376:	4293      	cmp	r3, r2
 8004378:	d019      	beq.n	80043ae <HAL_GPIO_Init+0x22a>
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	4a52      	ldr	r2, [pc, #328]	; (80044c8 <HAL_GPIO_Init+0x344>)
 800437e:	4293      	cmp	r3, r2
 8004380:	d013      	beq.n	80043aa <HAL_GPIO_Init+0x226>
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a51      	ldr	r2, [pc, #324]	; (80044cc <HAL_GPIO_Init+0x348>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d00d      	beq.n	80043a6 <HAL_GPIO_Init+0x222>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	4a50      	ldr	r2, [pc, #320]	; (80044d0 <HAL_GPIO_Init+0x34c>)
 800438e:	4293      	cmp	r3, r2
 8004390:	d007      	beq.n	80043a2 <HAL_GPIO_Init+0x21e>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a4f      	ldr	r2, [pc, #316]	; (80044d4 <HAL_GPIO_Init+0x350>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d101      	bne.n	800439e <HAL_GPIO_Init+0x21a>
 800439a:	2309      	movs	r3, #9
 800439c:	e012      	b.n	80043c4 <HAL_GPIO_Init+0x240>
 800439e:	230a      	movs	r3, #10
 80043a0:	e010      	b.n	80043c4 <HAL_GPIO_Init+0x240>
 80043a2:	2308      	movs	r3, #8
 80043a4:	e00e      	b.n	80043c4 <HAL_GPIO_Init+0x240>
 80043a6:	2307      	movs	r3, #7
 80043a8:	e00c      	b.n	80043c4 <HAL_GPIO_Init+0x240>
 80043aa:	2306      	movs	r3, #6
 80043ac:	e00a      	b.n	80043c4 <HAL_GPIO_Init+0x240>
 80043ae:	2305      	movs	r3, #5
 80043b0:	e008      	b.n	80043c4 <HAL_GPIO_Init+0x240>
 80043b2:	2304      	movs	r3, #4
 80043b4:	e006      	b.n	80043c4 <HAL_GPIO_Init+0x240>
 80043b6:	2303      	movs	r3, #3
 80043b8:	e004      	b.n	80043c4 <HAL_GPIO_Init+0x240>
 80043ba:	2302      	movs	r3, #2
 80043bc:	e002      	b.n	80043c4 <HAL_GPIO_Init+0x240>
 80043be:	2301      	movs	r3, #1
 80043c0:	e000      	b.n	80043c4 <HAL_GPIO_Init+0x240>
 80043c2:	2300      	movs	r3, #0
 80043c4:	69fa      	ldr	r2, [r7, #28]
 80043c6:	f002 0203 	and.w	r2, r2, #3
 80043ca:	0092      	lsls	r2, r2, #2
 80043cc:	4093      	lsls	r3, r2
 80043ce:	69ba      	ldr	r2, [r7, #24]
 80043d0:	4313      	orrs	r3, r2
 80043d2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80043d4:	4935      	ldr	r1, [pc, #212]	; (80044ac <HAL_GPIO_Init+0x328>)
 80043d6:	69fb      	ldr	r3, [r7, #28]
 80043d8:	089b      	lsrs	r3, r3, #2
 80043da:	3302      	adds	r3, #2
 80043dc:	69ba      	ldr	r2, [r7, #24]
 80043de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043e2:	4b3d      	ldr	r3, [pc, #244]	; (80044d8 <HAL_GPIO_Init+0x354>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	43db      	mvns	r3, r3
 80043ec:	69ba      	ldr	r2, [r7, #24]
 80043ee:	4013      	ands	r3, r2
 80043f0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d003      	beq.n	8004406 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80043fe:	69ba      	ldr	r2, [r7, #24]
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	4313      	orrs	r3, r2
 8004404:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004406:	4a34      	ldr	r2, [pc, #208]	; (80044d8 <HAL_GPIO_Init+0x354>)
 8004408:	69bb      	ldr	r3, [r7, #24]
 800440a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800440c:	4b32      	ldr	r3, [pc, #200]	; (80044d8 <HAL_GPIO_Init+0x354>)
 800440e:	68db      	ldr	r3, [r3, #12]
 8004410:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	43db      	mvns	r3, r3
 8004416:	69ba      	ldr	r2, [r7, #24]
 8004418:	4013      	ands	r3, r2
 800441a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	685b      	ldr	r3, [r3, #4]
 8004420:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004424:	2b00      	cmp	r3, #0
 8004426:	d003      	beq.n	8004430 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004428:	69ba      	ldr	r2, [r7, #24]
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	4313      	orrs	r3, r2
 800442e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004430:	4a29      	ldr	r2, [pc, #164]	; (80044d8 <HAL_GPIO_Init+0x354>)
 8004432:	69bb      	ldr	r3, [r7, #24]
 8004434:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004436:	4b28      	ldr	r3, [pc, #160]	; (80044d8 <HAL_GPIO_Init+0x354>)
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	43db      	mvns	r3, r3
 8004440:	69ba      	ldr	r2, [r7, #24]
 8004442:	4013      	ands	r3, r2
 8004444:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	685b      	ldr	r3, [r3, #4]
 800444a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800444e:	2b00      	cmp	r3, #0
 8004450:	d003      	beq.n	800445a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004452:	69ba      	ldr	r2, [r7, #24]
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	4313      	orrs	r3, r2
 8004458:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800445a:	4a1f      	ldr	r2, [pc, #124]	; (80044d8 <HAL_GPIO_Init+0x354>)
 800445c:	69bb      	ldr	r3, [r7, #24]
 800445e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004460:	4b1d      	ldr	r3, [pc, #116]	; (80044d8 <HAL_GPIO_Init+0x354>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004466:	693b      	ldr	r3, [r7, #16]
 8004468:	43db      	mvns	r3, r3
 800446a:	69ba      	ldr	r2, [r7, #24]
 800446c:	4013      	ands	r3, r2
 800446e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004478:	2b00      	cmp	r3, #0
 800447a:	d003      	beq.n	8004484 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	4313      	orrs	r3, r2
 8004482:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004484:	4a14      	ldr	r2, [pc, #80]	; (80044d8 <HAL_GPIO_Init+0x354>)
 8004486:	69bb      	ldr	r3, [r7, #24]
 8004488:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800448a:	69fb      	ldr	r3, [r7, #28]
 800448c:	3301      	adds	r3, #1
 800448e:	61fb      	str	r3, [r7, #28]
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	2b0f      	cmp	r3, #15
 8004494:	f67f ae86 	bls.w	80041a4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004498:	bf00      	nop
 800449a:	bf00      	nop
 800449c:	3724      	adds	r7, #36	; 0x24
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr
 80044a6:	bf00      	nop
 80044a8:	40023800 	.word	0x40023800
 80044ac:	40013800 	.word	0x40013800
 80044b0:	40020000 	.word	0x40020000
 80044b4:	40020400 	.word	0x40020400
 80044b8:	40020800 	.word	0x40020800
 80044bc:	40020c00 	.word	0x40020c00
 80044c0:	40021000 	.word	0x40021000
 80044c4:	40021400 	.word	0x40021400
 80044c8:	40021800 	.word	0x40021800
 80044cc:	40021c00 	.word	0x40021c00
 80044d0:	40022000 	.word	0x40022000
 80044d4:	40022400 	.word	0x40022400
 80044d8:	40013c00 	.word	0x40013c00

080044dc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
 80044e4:	460b      	mov	r3, r1
 80044e6:	807b      	strh	r3, [r7, #2]
 80044e8:	4613      	mov	r3, r2
 80044ea:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044ec:	787b      	ldrb	r3, [r7, #1]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d003      	beq.n	80044fa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044f2:	887a      	ldrh	r2, [r7, #2]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80044f8:	e003      	b.n	8004502 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80044fa:	887b      	ldrh	r3, [r7, #2]
 80044fc:	041a      	lsls	r2, r3, #16
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	619a      	str	r2, [r3, #24]
}
 8004502:	bf00      	nop
 8004504:	370c      	adds	r7, #12
 8004506:	46bd      	mov	sp, r7
 8004508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450c:	4770      	bx	lr

0800450e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800450e:	b480      	push	{r7}
 8004510:	b085      	sub	sp, #20
 8004512:	af00      	add	r7, sp, #0
 8004514:	6078      	str	r0, [r7, #4]
 8004516:	460b      	mov	r3, r1
 8004518:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004520:	887a      	ldrh	r2, [r7, #2]
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	4013      	ands	r3, r2
 8004526:	041a      	lsls	r2, r3, #16
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	43d9      	mvns	r1, r3
 800452c:	887b      	ldrh	r3, [r7, #2]
 800452e:	400b      	ands	r3, r1
 8004530:	431a      	orrs	r2, r3
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	619a      	str	r2, [r3, #24]
}
 8004536:	bf00      	nop
 8004538:	3714      	adds	r7, #20
 800453a:	46bd      	mov	sp, r7
 800453c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004540:	4770      	bx	lr
	...

08004544 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004544:	b580      	push	{r7, lr}
 8004546:	b082      	sub	sp, #8
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d101      	bne.n	8004556 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e07f      	b.n	8004656 <HAL_I2C_Init+0x112>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	d106      	bne.n	8004570 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800456a:	6878      	ldr	r0, [r7, #4]
 800456c:	f7fd fed4 	bl	8002318 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2224      	movs	r2, #36	; 0x24
 8004574:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	681a      	ldr	r2, [r3, #0]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	f022 0201 	bic.w	r2, r2, #1
 8004586:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	685a      	ldr	r2, [r3, #4]
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004594:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	689a      	ldr	r2, [r3, #8]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045a4:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	68db      	ldr	r3, [r3, #12]
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d107      	bne.n	80045be <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	689a      	ldr	r2, [r3, #8]
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80045ba:	609a      	str	r2, [r3, #8]
 80045bc:	e006      	b.n	80045cc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	689a      	ldr	r2, [r3, #8]
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 80045ca:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	68db      	ldr	r3, [r3, #12]
 80045d0:	2b02      	cmp	r3, #2
 80045d2:	d104      	bne.n	80045de <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80045dc:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	6859      	ldr	r1, [r3, #4]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681a      	ldr	r2, [r3, #0]
 80045e8:	4b1d      	ldr	r3, [pc, #116]	; (8004660 <HAL_I2C_Init+0x11c>)
 80045ea:	430b      	orrs	r3, r1
 80045ec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68da      	ldr	r2, [r3, #12]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80045fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	691a      	ldr	r2, [r3, #16]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	695b      	ldr	r3, [r3, #20]
 8004606:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	699b      	ldr	r3, [r3, #24]
 800460e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	430a      	orrs	r2, r1
 8004616:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	69d9      	ldr	r1, [r3, #28]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6a1a      	ldr	r2, [r3, #32]
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	430a      	orrs	r2, r1
 8004626:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f042 0201 	orr.w	r2, r2, #1
 8004636:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2220      	movs	r2, #32
 8004642:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004654:	2300      	movs	r3, #0
}
 8004656:	4618      	mov	r0, r3
 8004658:	3708      	adds	r7, #8
 800465a:	46bd      	mov	sp, r7
 800465c:	bd80      	pop	{r7, pc}
 800465e:	bf00      	nop
 8004660:	02008000 	.word	0x02008000

08004664 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004664:	b580      	push	{r7, lr}
 8004666:	b088      	sub	sp, #32
 8004668:	af02      	add	r7, sp, #8
 800466a:	60f8      	str	r0, [r7, #12]
 800466c:	4608      	mov	r0, r1
 800466e:	4611      	mov	r1, r2
 8004670:	461a      	mov	r2, r3
 8004672:	4603      	mov	r3, r0
 8004674:	817b      	strh	r3, [r7, #10]
 8004676:	460b      	mov	r3, r1
 8004678:	813b      	strh	r3, [r7, #8]
 800467a:	4613      	mov	r3, r2
 800467c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004684:	b2db      	uxtb	r3, r3
 8004686:	2b20      	cmp	r3, #32
 8004688:	f040 80f9 	bne.w	800487e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800468c:	6a3b      	ldr	r3, [r7, #32]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d002      	beq.n	8004698 <HAL_I2C_Mem_Write+0x34>
 8004692:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8004694:	2b00      	cmp	r3, #0
 8004696:	d105      	bne.n	80046a4 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800469e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80046a0:	2301      	movs	r3, #1
 80046a2:	e0ed      	b.n	8004880 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80046aa:	2b01      	cmp	r3, #1
 80046ac:	d101      	bne.n	80046b2 <HAL_I2C_Mem_Write+0x4e>
 80046ae:	2302      	movs	r3, #2
 80046b0:	e0e6      	b.n	8004880 <HAL_I2C_Mem_Write+0x21c>
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	2201      	movs	r2, #1
 80046b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80046ba:	f7fe fd61 	bl	8003180 <HAL_GetTick>
 80046be:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80046c0:	697b      	ldr	r3, [r7, #20]
 80046c2:	9300      	str	r3, [sp, #0]
 80046c4:	2319      	movs	r3, #25
 80046c6:	2201      	movs	r2, #1
 80046c8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80046cc:	68f8      	ldr	r0, [r7, #12]
 80046ce:	f000 ffc0 	bl	8005652 <I2C_WaitOnFlagUntilTimeout>
 80046d2:	4603      	mov	r3, r0
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d001      	beq.n	80046dc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e0d1      	b.n	8004880 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	2221      	movs	r2, #33	; 0x21
 80046e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2240      	movs	r2, #64	; 0x40
 80046e8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6a3a      	ldr	r2, [r7, #32]
 80046f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80046fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	2200      	movs	r2, #0
 8004702:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004704:	88f8      	ldrh	r0, [r7, #6]
 8004706:	893a      	ldrh	r2, [r7, #8]
 8004708:	8979      	ldrh	r1, [r7, #10]
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	9301      	str	r3, [sp, #4]
 800470e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004710:	9300      	str	r3, [sp, #0]
 8004712:	4603      	mov	r3, r0
 8004714:	68f8      	ldr	r0, [r7, #12]
 8004716:	f000 fb81 	bl	8004e1c <I2C_RequestMemoryWrite>
 800471a:	4603      	mov	r3, r0
 800471c:	2b00      	cmp	r3, #0
 800471e:	d005      	beq.n	800472c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004728:	2301      	movs	r3, #1
 800472a:	e0a9      	b.n	8004880 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004730:	b29b      	uxth	r3, r3
 8004732:	2bff      	cmp	r3, #255	; 0xff
 8004734:	d90e      	bls.n	8004754 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	22ff      	movs	r2, #255	; 0xff
 800473a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004740:	b2da      	uxtb	r2, r3
 8004742:	8979      	ldrh	r1, [r7, #10]
 8004744:	2300      	movs	r3, #0
 8004746:	9300      	str	r3, [sp, #0]
 8004748:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f001 f91d 	bl	800598c <I2C_TransferConfig>
 8004752:	e00f      	b.n	8004774 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004758:	b29a      	uxth	r2, r3
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004762:	b2da      	uxtb	r2, r3
 8004764:	8979      	ldrh	r1, [r7, #10]
 8004766:	2300      	movs	r3, #0
 8004768:	9300      	str	r3, [sp, #0]
 800476a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800476e:	68f8      	ldr	r0, [r7, #12]
 8004770:	f001 f90c 	bl	800598c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004774:	697a      	ldr	r2, [r7, #20]
 8004776:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004778:	68f8      	ldr	r0, [r7, #12]
 800477a:	f000 ffaa 	bl	80056d2 <I2C_WaitOnTXISFlagUntilTimeout>
 800477e:	4603      	mov	r3, r0
 8004780:	2b00      	cmp	r3, #0
 8004782:	d001      	beq.n	8004788 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e07b      	b.n	8004880 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800478c:	781a      	ldrb	r2, [r3, #0]
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004798:	1c5a      	adds	r2, r3, #1
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047a2:	b29b      	uxth	r3, r3
 80047a4:	3b01      	subs	r3, #1
 80047a6:	b29a      	uxth	r2, r3
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047b0:	3b01      	subs	r3, #1
 80047b2:	b29a      	uxth	r2, r3
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047bc:	b29b      	uxth	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d034      	beq.n	800482c <HAL_I2C_Mem_Write+0x1c8>
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d130      	bne.n	800482c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80047ca:	697b      	ldr	r3, [r7, #20]
 80047cc:	9300      	str	r3, [sp, #0]
 80047ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047d0:	2200      	movs	r2, #0
 80047d2:	2180      	movs	r1, #128	; 0x80
 80047d4:	68f8      	ldr	r0, [r7, #12]
 80047d6:	f000 ff3c 	bl	8005652 <I2C_WaitOnFlagUntilTimeout>
 80047da:	4603      	mov	r3, r0
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d001      	beq.n	80047e4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80047e0:	2301      	movs	r3, #1
 80047e2:	e04d      	b.n	8004880 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	2bff      	cmp	r3, #255	; 0xff
 80047ec:	d90e      	bls.n	800480c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	22ff      	movs	r2, #255	; 0xff
 80047f2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047f8:	b2da      	uxtb	r2, r3
 80047fa:	8979      	ldrh	r1, [r7, #10]
 80047fc:	2300      	movs	r3, #0
 80047fe:	9300      	str	r3, [sp, #0]
 8004800:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004804:	68f8      	ldr	r0, [r7, #12]
 8004806:	f001 f8c1 	bl	800598c <I2C_TransferConfig>
 800480a:	e00f      	b.n	800482c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004810:	b29a      	uxth	r2, r3
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800481a:	b2da      	uxtb	r2, r3
 800481c:	8979      	ldrh	r1, [r7, #10]
 800481e:	2300      	movs	r3, #0
 8004820:	9300      	str	r3, [sp, #0]
 8004822:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004826:	68f8      	ldr	r0, [r7, #12]
 8004828:	f001 f8b0 	bl	800598c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004830:	b29b      	uxth	r3, r3
 8004832:	2b00      	cmp	r3, #0
 8004834:	d19e      	bne.n	8004774 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800483a:	68f8      	ldr	r0, [r7, #12]
 800483c:	f000 ff89 	bl	8005752 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004840:	4603      	mov	r3, r0
 8004842:	2b00      	cmp	r3, #0
 8004844:	d001      	beq.n	800484a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004846:	2301      	movs	r3, #1
 8004848:	e01a      	b.n	8004880 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2220      	movs	r2, #32
 8004850:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	6859      	ldr	r1, [r3, #4]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681a      	ldr	r2, [r3, #0]
 800485c:	4b0a      	ldr	r3, [pc, #40]	; (8004888 <HAL_I2C_Mem_Write+0x224>)
 800485e:	400b      	ands	r3, r1
 8004860:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	2220      	movs	r2, #32
 8004866:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	2200      	movs	r2, #0
 8004876:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800487a:	2300      	movs	r3, #0
 800487c:	e000      	b.n	8004880 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800487e:	2302      	movs	r3, #2
  }
}
 8004880:	4618      	mov	r0, r3
 8004882:	3718      	adds	r7, #24
 8004884:	46bd      	mov	sp, r7
 8004886:	bd80      	pop	{r7, pc}
 8004888:	fe00e800 	.word	0xfe00e800

0800488c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b088      	sub	sp, #32
 8004890:	af02      	add	r7, sp, #8
 8004892:	60f8      	str	r0, [r7, #12]
 8004894:	4608      	mov	r0, r1
 8004896:	4611      	mov	r1, r2
 8004898:	461a      	mov	r2, r3
 800489a:	4603      	mov	r3, r0
 800489c:	817b      	strh	r3, [r7, #10]
 800489e:	460b      	mov	r3, r1
 80048a0:	813b      	strh	r3, [r7, #8]
 80048a2:	4613      	mov	r3, r2
 80048a4:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80048ac:	b2db      	uxtb	r3, r3
 80048ae:	2b20      	cmp	r3, #32
 80048b0:	f040 80fd 	bne.w	8004aae <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80048b4:	6a3b      	ldr	r3, [r7, #32]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d002      	beq.n	80048c0 <HAL_I2C_Mem_Read+0x34>
 80048ba:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d105      	bne.n	80048cc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048c6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e0f1      	b.n	8004ab0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80048d2:	2b01      	cmp	r3, #1
 80048d4:	d101      	bne.n	80048da <HAL_I2C_Mem_Read+0x4e>
 80048d6:	2302      	movs	r3, #2
 80048d8:	e0ea      	b.n	8004ab0 <HAL_I2C_Mem_Read+0x224>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	2201      	movs	r2, #1
 80048de:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80048e2:	f7fe fc4d 	bl	8003180 <HAL_GetTick>
 80048e6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80048e8:	697b      	ldr	r3, [r7, #20]
 80048ea:	9300      	str	r3, [sp, #0]
 80048ec:	2319      	movs	r3, #25
 80048ee:	2201      	movs	r2, #1
 80048f0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f000 feac 	bl	8005652 <I2C_WaitOnFlagUntilTimeout>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d001      	beq.n	8004904 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e0d5      	b.n	8004ab0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	2222      	movs	r2, #34	; 0x22
 8004908:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2240      	movs	r2, #64	; 0x40
 8004910:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	6a3a      	ldr	r2, [r7, #32]
 800491e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8004924:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	2200      	movs	r2, #0
 800492a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800492c:	88f8      	ldrh	r0, [r7, #6]
 800492e:	893a      	ldrh	r2, [r7, #8]
 8004930:	8979      	ldrh	r1, [r7, #10]
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	9301      	str	r3, [sp, #4]
 8004936:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004938:	9300      	str	r3, [sp, #0]
 800493a:	4603      	mov	r3, r0
 800493c:	68f8      	ldr	r0, [r7, #12]
 800493e:	f000 fac1 	bl	8004ec4 <I2C_RequestMemoryRead>
 8004942:	4603      	mov	r3, r0
 8004944:	2b00      	cmp	r3, #0
 8004946:	d005      	beq.n	8004954 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	2200      	movs	r2, #0
 800494c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8004950:	2301      	movs	r3, #1
 8004952:	e0ad      	b.n	8004ab0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004958:	b29b      	uxth	r3, r3
 800495a:	2bff      	cmp	r3, #255	; 0xff
 800495c:	d90e      	bls.n	800497c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	22ff      	movs	r2, #255	; 0xff
 8004962:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004968:	b2da      	uxtb	r2, r3
 800496a:	8979      	ldrh	r1, [r7, #10]
 800496c:	4b52      	ldr	r3, [pc, #328]	; (8004ab8 <HAL_I2C_Mem_Read+0x22c>)
 800496e:	9300      	str	r3, [sp, #0]
 8004970:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f001 f809 	bl	800598c <I2C_TransferConfig>
 800497a:	e00f      	b.n	800499c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004980:	b29a      	uxth	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800498a:	b2da      	uxtb	r2, r3
 800498c:	8979      	ldrh	r1, [r7, #10]
 800498e:	4b4a      	ldr	r3, [pc, #296]	; (8004ab8 <HAL_I2C_Mem_Read+0x22c>)
 8004990:	9300      	str	r3, [sp, #0]
 8004992:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004996:	68f8      	ldr	r0, [r7, #12]
 8004998:	f000 fff8 	bl	800598c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	9300      	str	r3, [sp, #0]
 80049a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049a2:	2200      	movs	r2, #0
 80049a4:	2104      	movs	r1, #4
 80049a6:	68f8      	ldr	r0, [r7, #12]
 80049a8:	f000 fe53 	bl	8005652 <I2C_WaitOnFlagUntilTimeout>
 80049ac:	4603      	mov	r3, r0
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d001      	beq.n	80049b6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e07c      	b.n	8004ab0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c0:	b2d2      	uxtb	r2, r2
 80049c2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049c8:	1c5a      	adds	r2, r3, #1
 80049ca:	68fb      	ldr	r3, [r7, #12]
 80049cc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049d2:	3b01      	subs	r3, #1
 80049d4:	b29a      	uxth	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049de:	b29b      	uxth	r3, r3
 80049e0:	3b01      	subs	r3, #1
 80049e2:	b29a      	uxth	r2, r3
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ec:	b29b      	uxth	r3, r3
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d034      	beq.n	8004a5c <HAL_I2C_Mem_Read+0x1d0>
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d130      	bne.n	8004a5c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	9300      	str	r3, [sp, #0]
 80049fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a00:	2200      	movs	r2, #0
 8004a02:	2180      	movs	r1, #128	; 0x80
 8004a04:	68f8      	ldr	r0, [r7, #12]
 8004a06:	f000 fe24 	bl	8005652 <I2C_WaitOnFlagUntilTimeout>
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d001      	beq.n	8004a14 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004a10:	2301      	movs	r3, #1
 8004a12:	e04d      	b.n	8004ab0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a18:	b29b      	uxth	r3, r3
 8004a1a:	2bff      	cmp	r3, #255	; 0xff
 8004a1c:	d90e      	bls.n	8004a3c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	22ff      	movs	r2, #255	; 0xff
 8004a22:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a28:	b2da      	uxtb	r2, r3
 8004a2a:	8979      	ldrh	r1, [r7, #10]
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	9300      	str	r3, [sp, #0]
 8004a30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004a34:	68f8      	ldr	r0, [r7, #12]
 8004a36:	f000 ffa9 	bl	800598c <I2C_TransferConfig>
 8004a3a:	e00f      	b.n	8004a5c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a40:	b29a      	uxth	r2, r3
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a4a:	b2da      	uxtb	r2, r3
 8004a4c:	8979      	ldrh	r1, [r7, #10]
 8004a4e:	2300      	movs	r3, #0
 8004a50:	9300      	str	r3, [sp, #0]
 8004a52:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a56:	68f8      	ldr	r0, [r7, #12]
 8004a58:	f000 ff98 	bl	800598c <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a60:	b29b      	uxth	r3, r3
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d19a      	bne.n	800499c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004a66:	697a      	ldr	r2, [r7, #20]
 8004a68:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004a6a:	68f8      	ldr	r0, [r7, #12]
 8004a6c:	f000 fe71 	bl	8005752 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004a70:	4603      	mov	r3, r0
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d001      	beq.n	8004a7a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8004a76:	2301      	movs	r3, #1
 8004a78:	e01a      	b.n	8004ab0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2220      	movs	r2, #32
 8004a80:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	6859      	ldr	r1, [r3, #4]
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	4b0b      	ldr	r3, [pc, #44]	; (8004abc <HAL_I2C_Mem_Read+0x230>)
 8004a8e:	400b      	ands	r3, r1
 8004a90:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	2220      	movs	r2, #32
 8004a96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	e000      	b.n	8004ab0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8004aae:	2302      	movs	r3, #2
  }
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	3718      	adds	r7, #24
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	bd80      	pop	{r7, pc}
 8004ab8:	80002400 	.word	0x80002400
 8004abc:	fe00e800 	.word	0xfe00e800

08004ac0 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	699b      	ldr	r3, [r3, #24]
 8004ace:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d005      	beq.n	8004aec <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	68f9      	ldr	r1, [r7, #12]
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	4798      	blx	r3
  }
}
 8004aec:	bf00      	nop
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b086      	sub	sp, #24
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	699b      	ldr	r3, [r3, #24]
 8004b02:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004b0c:	697b      	ldr	r3, [r7, #20]
 8004b0e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d00f      	beq.n	8004b36 <HAL_I2C_ER_IRQHandler+0x42>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d00a      	beq.n	8004b36 <HAL_I2C_ER_IRQHandler+0x42>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b24:	f043 0201 	orr.w	r2, r3, #1
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004b34:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00f      	beq.n	8004b60 <HAL_I2C_ER_IRQHandler+0x6c>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d00a      	beq.n	8004b60 <HAL_I2C_ER_IRQHandler+0x6c>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b4e:	f043 0208 	orr.w	r2, r3, #8
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004b5e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004b60:	697b      	ldr	r3, [r7, #20]
 8004b62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d00f      	beq.n	8004b8a <HAL_I2C_ER_IRQHandler+0x96>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004b6a:	693b      	ldr	r3, [r7, #16]
 8004b6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d00a      	beq.n	8004b8a <HAL_I2C_ER_IRQHandler+0x96>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b78:	f043 0202 	orr.w	r2, r3, #2
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004b88:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004b8e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	f003 030b 	and.w	r3, r3, #11
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d003      	beq.n	8004ba2 <HAL_I2C_ER_IRQHandler+0xae>
  {
    I2C_ITError(hi2c, tmperror);
 8004b9a:	68f9      	ldr	r1, [r7, #12]
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 fc1f 	bl	80053e0 <I2C_ITError>
  }
}
 8004ba2:	bf00      	nop
 8004ba4:	3718      	adds	r7, #24
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	bd80      	pop	{r7, pc}

08004baa <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004baa:	b480      	push	{r7}
 8004bac:	b083      	sub	sp, #12
 8004bae:	af00      	add	r7, sp, #0
 8004bb0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004bb2:	bf00      	nop
 8004bb4:	370c      	adds	r7, #12
 8004bb6:	46bd      	mov	sp, r7
 8004bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bbc:	4770      	bx	lr

08004bbe <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004bbe:	b480      	push	{r7}
 8004bc0:	b083      	sub	sp, #12
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004bc6:	bf00      	nop
 8004bc8:	370c      	adds	r7, #12
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd0:	4770      	bx	lr

08004bd2 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	b083      	sub	sp, #12
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
 8004bda:	460b      	mov	r3, r1
 8004bdc:	70fb      	strb	r3, [r7, #3]
 8004bde:	4613      	mov	r3, r2
 8004be0:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004be2:	bf00      	nop
 8004be4:	370c      	adds	r7, #12
 8004be6:	46bd      	mov	sp, r7
 8004be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bec:	4770      	bx	lr

08004bee <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004bee:	b480      	push	{r7}
 8004bf0:	b083      	sub	sp, #12
 8004bf2:	af00      	add	r7, sp, #0
 8004bf4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004bf6:	bf00      	nop
 8004bf8:	370c      	adds	r7, #12
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c00:	4770      	bx	lr

08004c02 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004c02:	b480      	push	{r7}
 8004c04:	b083      	sub	sp, #12
 8004c06:	af00      	add	r7, sp, #0
 8004c08:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8004c0a:	bf00      	nop
 8004c0c:	370c      	adds	r7, #12
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr

08004c16 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004c16:	b480      	push	{r7}
 8004c18:	b083      	sub	sp, #12
 8004c1a:	af00      	add	r7, sp, #0
 8004c1c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004c1e:	bf00      	nop
 8004c20:	370c      	adds	r7, #12
 8004c22:	46bd      	mov	sp, r7
 8004c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c28:	4770      	bx	lr

08004c2a <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8004c2a:	b580      	push	{r7, lr}
 8004c2c:	b086      	sub	sp, #24
 8004c2e:	af00      	add	r7, sp, #0
 8004c30:	60f8      	str	r0, [r7, #12]
 8004c32:	60b9      	str	r1, [r7, #8]
 8004c34:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c3a:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004c46:	2b01      	cmp	r3, #1
 8004c48:	d101      	bne.n	8004c4e <I2C_Slave_ISR_IT+0x24>
 8004c4a:	2302      	movs	r3, #2
 8004c4c:	e0e1      	b.n	8004e12 <I2C_Slave_ISR_IT+0x1e8>
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2201      	movs	r2, #1
 8004c52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	f003 0320 	and.w	r3, r3, #32
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d008      	beq.n	8004c72 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f003 0320 	and.w	r3, r3, #32
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d003      	beq.n	8004c72 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004c6a:	6939      	ldr	r1, [r7, #16]
 8004c6c:	68f8      	ldr	r0, [r7, #12]
 8004c6e:	f000 fa5d 	bl	800512c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	f003 0310 	and.w	r3, r3, #16
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d04b      	beq.n	8004d14 <I2C_Slave_ISR_IT+0xea>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f003 0310 	and.w	r3, r3, #16
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d046      	beq.n	8004d14 <I2C_Slave_ISR_IT+0xea>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c8a:	b29b      	uxth	r3, r3
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d128      	bne.n	8004ce2 <I2C_Slave_ISR_IT+0xb8>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	2b28      	cmp	r3, #40	; 0x28
 8004c9a:	d108      	bne.n	8004cae <I2C_Slave_ISR_IT+0x84>
 8004c9c:	697b      	ldr	r3, [r7, #20]
 8004c9e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004ca2:	d104      	bne.n	8004cae <I2C_Slave_ISR_IT+0x84>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004ca4:	6939      	ldr	r1, [r7, #16]
 8004ca6:	68f8      	ldr	r0, [r7, #12]
 8004ca8:	f000 fb46 	bl	8005338 <I2C_ITListenCplt>
 8004cac:	e031      	b.n	8004d12 <I2C_Slave_ISR_IT+0xe8>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004cb4:	b2db      	uxtb	r3, r3
 8004cb6:	2b29      	cmp	r3, #41	; 0x29
 8004cb8:	d10e      	bne.n	8004cd8 <I2C_Slave_ISR_IT+0xae>
 8004cba:	697b      	ldr	r3, [r7, #20]
 8004cbc:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004cc0:	d00a      	beq.n	8004cd8 <I2C_Slave_ISR_IT+0xae>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	2210      	movs	r2, #16
 8004cc8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004cca:	68f8      	ldr	r0, [r7, #12]
 8004ccc:	f000 fc7f 	bl	80055ce <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004cd0:	68f8      	ldr	r0, [r7, #12]
 8004cd2:	f000 f9cf 	bl	8005074 <I2C_ITSlaveSeqCplt>
 8004cd6:	e01c      	b.n	8004d12 <I2C_Slave_ISR_IT+0xe8>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	2210      	movs	r2, #16
 8004cde:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8004ce0:	e08f      	b.n	8004e02 <I2C_Slave_ISR_IT+0x1d8>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	2210      	movs	r2, #16
 8004ce8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cee:	f043 0204 	orr.w	r2, r3, #4
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d003      	beq.n	8004d04 <I2C_Slave_ISR_IT+0xda>
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d02:	d17e      	bne.n	8004e02 <I2C_Slave_ISR_IT+0x1d8>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004d08:	4619      	mov	r1, r3
 8004d0a:	68f8      	ldr	r0, [r7, #12]
 8004d0c:	f000 fb68 	bl	80053e0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8004d10:	e077      	b.n	8004e02 <I2C_Slave_ISR_IT+0x1d8>
 8004d12:	e076      	b.n	8004e02 <I2C_Slave_ISR_IT+0x1d8>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004d14:	693b      	ldr	r3, [r7, #16]
 8004d16:	f003 0304 	and.w	r3, r3, #4
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d02f      	beq.n	8004d7e <I2C_Slave_ISR_IT+0x154>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	f003 0304 	and.w	r3, r3, #4
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d02a      	beq.n	8004d7e <I2C_Slave_ISR_IT+0x154>
  {
    if (hi2c->XferCount > 0U)
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d2c:	b29b      	uxth	r3, r3
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d018      	beq.n	8004d64 <I2C_Slave_ISR_IT+0x13a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d3c:	b2d2      	uxtb	r2, r2
 8004d3e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d44:	1c5a      	adds	r2, r3, #1
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d4e:	3b01      	subs	r3, #1
 8004d50:	b29a      	uxth	r2, r3
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d5a:	b29b      	uxth	r3, r3
 8004d5c:	3b01      	subs	r3, #1
 8004d5e:	b29a      	uxth	r2, r3
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d68:	b29b      	uxth	r3, r3
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d14b      	bne.n	8004e06 <I2C_Slave_ISR_IT+0x1dc>
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8004d74:	d047      	beq.n	8004e06 <I2C_Slave_ISR_IT+0x1dc>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004d76:	68f8      	ldr	r0, [r7, #12]
 8004d78:	f000 f97c 	bl	8005074 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004d7c:	e043      	b.n	8004e06 <I2C_Slave_ISR_IT+0x1dc>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	f003 0308 	and.w	r3, r3, #8
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d009      	beq.n	8004d9c <I2C_Slave_ISR_IT+0x172>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f003 0308 	and.w	r3, r3, #8
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d004      	beq.n	8004d9c <I2C_Slave_ISR_IT+0x172>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004d92:	6939      	ldr	r1, [r7, #16]
 8004d94:	68f8      	ldr	r0, [r7, #12]
 8004d96:	f000 f8e9 	bl	8004f6c <I2C_ITAddrCplt>
 8004d9a:	e035      	b.n	8004e08 <I2C_Slave_ISR_IT+0x1de>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	f003 0302 	and.w	r3, r3, #2
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d030      	beq.n	8004e08 <I2C_Slave_ISR_IT+0x1de>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	f003 0302 	and.w	r3, r3, #2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d02b      	beq.n	8004e08 <I2C_Slave_ISR_IT+0x1de>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d018      	beq.n	8004dec <I2C_Slave_ISR_IT+0x1c2>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dbe:	781a      	ldrb	r2, [r3, #0]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dca:	1c5a      	adds	r2, r3, #1
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	3b01      	subs	r3, #1
 8004dd8:	b29a      	uxth	r2, r3
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004de2:	3b01      	subs	r3, #1
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	851a      	strh	r2, [r3, #40]	; 0x28
 8004dea:	e00d      	b.n	8004e08 <I2C_Slave_ISR_IT+0x1de>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004dec:	697b      	ldr	r3, [r7, #20]
 8004dee:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004df2:	d002      	beq.n	8004dfa <I2C_Slave_ISR_IT+0x1d0>
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d106      	bne.n	8004e08 <I2C_Slave_ISR_IT+0x1de>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004dfa:	68f8      	ldr	r0, [r7, #12]
 8004dfc:	f000 f93a 	bl	8005074 <I2C_ITSlaveSeqCplt>
 8004e00:	e002      	b.n	8004e08 <I2C_Slave_ISR_IT+0x1de>
    if (hi2c->XferCount == 0U)
 8004e02:	bf00      	nop
 8004e04:	e000      	b.n	8004e08 <I2C_Slave_ISR_IT+0x1de>
    if ((hi2c->XferCount == 0U) && \
 8004e06:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004e10:	2300      	movs	r3, #0
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3718      	adds	r7, #24
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
	...

08004e1c <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8004e1c:	b580      	push	{r7, lr}
 8004e1e:	b086      	sub	sp, #24
 8004e20:	af02      	add	r7, sp, #8
 8004e22:	60f8      	str	r0, [r7, #12]
 8004e24:	4608      	mov	r0, r1
 8004e26:	4611      	mov	r1, r2
 8004e28:	461a      	mov	r2, r3
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	817b      	strh	r3, [r7, #10]
 8004e2e:	460b      	mov	r3, r1
 8004e30:	813b      	strh	r3, [r7, #8]
 8004e32:	4613      	mov	r3, r2
 8004e34:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004e36:	88fb      	ldrh	r3, [r7, #6]
 8004e38:	b2da      	uxtb	r2, r3
 8004e3a:	8979      	ldrh	r1, [r7, #10]
 8004e3c:	4b20      	ldr	r3, [pc, #128]	; (8004ec0 <I2C_RequestMemoryWrite+0xa4>)
 8004e3e:	9300      	str	r3, [sp, #0]
 8004e40:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e44:	68f8      	ldr	r0, [r7, #12]
 8004e46:	f000 fda1 	bl	800598c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e4a:	69fa      	ldr	r2, [r7, #28]
 8004e4c:	69b9      	ldr	r1, [r7, #24]
 8004e4e:	68f8      	ldr	r0, [r7, #12]
 8004e50:	f000 fc3f 	bl	80056d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004e54:	4603      	mov	r3, r0
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d001      	beq.n	8004e5e <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e02c      	b.n	8004eb8 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e5e:	88fb      	ldrh	r3, [r7, #6]
 8004e60:	2b01      	cmp	r3, #1
 8004e62:	d105      	bne.n	8004e70 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004e64:	893b      	ldrh	r3, [r7, #8]
 8004e66:	b2da      	uxtb	r2, r3
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	629a      	str	r2, [r3, #40]	; 0x28
 8004e6e:	e015      	b.n	8004e9c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004e70:	893b      	ldrh	r3, [r7, #8]
 8004e72:	0a1b      	lsrs	r3, r3, #8
 8004e74:	b29b      	uxth	r3, r3
 8004e76:	b2da      	uxtb	r2, r3
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e7e:	69fa      	ldr	r2, [r7, #28]
 8004e80:	69b9      	ldr	r1, [r7, #24]
 8004e82:	68f8      	ldr	r0, [r7, #12]
 8004e84:	f000 fc25 	bl	80056d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004e88:	4603      	mov	r3, r0
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d001      	beq.n	8004e92 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004e8e:	2301      	movs	r3, #1
 8004e90:	e012      	b.n	8004eb8 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004e92:	893b      	ldrh	r3, [r7, #8]
 8004e94:	b2da      	uxtb	r2, r3
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004e9c:	69fb      	ldr	r3, [r7, #28]
 8004e9e:	9300      	str	r3, [sp, #0]
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	2180      	movs	r1, #128	; 0x80
 8004ea6:	68f8      	ldr	r0, [r7, #12]
 8004ea8:	f000 fbd3 	bl	8005652 <I2C_WaitOnFlagUntilTimeout>
 8004eac:	4603      	mov	r3, r0
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	d001      	beq.n	8004eb6 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	e000      	b.n	8004eb8 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8004eb6:	2300      	movs	r3, #0
}
 8004eb8:	4618      	mov	r0, r3
 8004eba:	3710      	adds	r7, #16
 8004ebc:	46bd      	mov	sp, r7
 8004ebe:	bd80      	pop	{r7, pc}
 8004ec0:	80002000 	.word	0x80002000

08004ec4 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b086      	sub	sp, #24
 8004ec8:	af02      	add	r7, sp, #8
 8004eca:	60f8      	str	r0, [r7, #12]
 8004ecc:	4608      	mov	r0, r1
 8004ece:	4611      	mov	r1, r2
 8004ed0:	461a      	mov	r2, r3
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	817b      	strh	r3, [r7, #10]
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	813b      	strh	r3, [r7, #8]
 8004eda:	4613      	mov	r3, r2
 8004edc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8004ede:	88fb      	ldrh	r3, [r7, #6]
 8004ee0:	b2da      	uxtb	r2, r3
 8004ee2:	8979      	ldrh	r1, [r7, #10]
 8004ee4:	4b20      	ldr	r3, [pc, #128]	; (8004f68 <I2C_RequestMemoryRead+0xa4>)
 8004ee6:	9300      	str	r3, [sp, #0]
 8004ee8:	2300      	movs	r3, #0
 8004eea:	68f8      	ldr	r0, [r7, #12]
 8004eec:	f000 fd4e 	bl	800598c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ef0:	69fa      	ldr	r2, [r7, #28]
 8004ef2:	69b9      	ldr	r1, [r7, #24]
 8004ef4:	68f8      	ldr	r0, [r7, #12]
 8004ef6:	f000 fbec 	bl	80056d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004efa:	4603      	mov	r3, r0
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d001      	beq.n	8004f04 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e02c      	b.n	8004f5e <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004f04:	88fb      	ldrh	r3, [r7, #6]
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d105      	bne.n	8004f16 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004f0a:	893b      	ldrh	r3, [r7, #8]
 8004f0c:	b2da      	uxtb	r2, r3
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	629a      	str	r2, [r3, #40]	; 0x28
 8004f14:	e015      	b.n	8004f42 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004f16:	893b      	ldrh	r3, [r7, #8]
 8004f18:	0a1b      	lsrs	r3, r3, #8
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	b2da      	uxtb	r2, r3
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f24:	69fa      	ldr	r2, [r7, #28]
 8004f26:	69b9      	ldr	r1, [r7, #24]
 8004f28:	68f8      	ldr	r0, [r7, #12]
 8004f2a:	f000 fbd2 	bl	80056d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004f2e:	4603      	mov	r3, r0
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d001      	beq.n	8004f38 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	e012      	b.n	8004f5e <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8004f38:	893b      	ldrh	r3, [r7, #8]
 8004f3a:	b2da      	uxtb	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8004f42:	69fb      	ldr	r3, [r7, #28]
 8004f44:	9300      	str	r3, [sp, #0]
 8004f46:	69bb      	ldr	r3, [r7, #24]
 8004f48:	2200      	movs	r2, #0
 8004f4a:	2140      	movs	r1, #64	; 0x40
 8004f4c:	68f8      	ldr	r0, [r7, #12]
 8004f4e:	f000 fb80 	bl	8005652 <I2C_WaitOnFlagUntilTimeout>
 8004f52:	4603      	mov	r3, r0
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d001      	beq.n	8004f5c <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	e000      	b.n	8004f5e <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3710      	adds	r7, #16
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	80002000 	.word	0x80002000

08004f6c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
 8004f72:	6078      	str	r0, [r7, #4]
 8004f74:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004f7c:	b2db      	uxtb	r3, r3
 8004f7e:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004f82:	2b28      	cmp	r3, #40	; 0x28
 8004f84:	d16a      	bne.n	800505c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	699b      	ldr	r3, [r3, #24]
 8004f8c:	0c1b      	lsrs	r3, r3, #16
 8004f8e:	b2db      	uxtb	r3, r3
 8004f90:	f003 0301 	and.w	r3, r3, #1
 8004f94:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	699b      	ldr	r3, [r3, #24]
 8004f9c:	0c1b      	lsrs	r3, r3, #16
 8004f9e:	b29b      	uxth	r3, r3
 8004fa0:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004fa4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	689b      	ldr	r3, [r3, #8]
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004fb2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	68db      	ldr	r3, [r3, #12]
 8004fba:	b29b      	uxth	r3, r3
 8004fbc:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8004fc0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	68db      	ldr	r3, [r3, #12]
 8004fc6:	2b02      	cmp	r3, #2
 8004fc8:	d138      	bne.n	800503c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8004fca:	897b      	ldrh	r3, [r7, #10]
 8004fcc:	09db      	lsrs	r3, r3, #7
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	89bb      	ldrh	r3, [r7, #12]
 8004fd2:	4053      	eors	r3, r2
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	f003 0306 	and.w	r3, r3, #6
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d11c      	bne.n	8005018 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004fde:	897b      	ldrh	r3, [r7, #10]
 8004fe0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fe6:	1c5a      	adds	r2, r3, #1
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d13b      	bne.n	800506c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	2200      	movs	r2, #0
 8004ff8:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	2208      	movs	r2, #8
 8005000:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	2200      	movs	r2, #0
 8005006:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800500a:	89ba      	ldrh	r2, [r7, #12]
 800500c:	7bfb      	ldrb	r3, [r7, #15]
 800500e:	4619      	mov	r1, r3
 8005010:	6878      	ldr	r0, [r7, #4]
 8005012:	f7ff fdde 	bl	8004bd2 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005016:	e029      	b.n	800506c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8005018:	893b      	ldrh	r3, [r7, #8]
 800501a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800501c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f000 fce5 	bl	80059f0 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800502e:	89ba      	ldrh	r2, [r7, #12]
 8005030:	7bfb      	ldrb	r3, [r7, #15]
 8005032:	4619      	mov	r1, r3
 8005034:	6878      	ldr	r0, [r7, #4]
 8005036:	f7ff fdcc 	bl	8004bd2 <HAL_I2C_AddrCallback>
}
 800503a:	e017      	b.n	800506c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800503c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005040:	6878      	ldr	r0, [r7, #4]
 8005042:	f000 fcd5 	bl	80059f0 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	2200      	movs	r2, #0
 800504a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800504e:	89ba      	ldrh	r2, [r7, #12]
 8005050:	7bfb      	ldrb	r3, [r7, #15]
 8005052:	4619      	mov	r1, r3
 8005054:	6878      	ldr	r0, [r7, #4]
 8005056:	f7ff fdbc 	bl	8004bd2 <HAL_I2C_AddrCallback>
}
 800505a:	e007      	b.n	800506c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	2208      	movs	r2, #8
 8005062:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 800506c:	bf00      	nop
 800506e:	3710      	adds	r7, #16
 8005070:	46bd      	mov	sp, r7
 8005072:	bd80      	pop	{r7, pc}

08005074 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b084      	sub	sp, #16
 8005078:	af00      	add	r7, sp, #0
 800507a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2200      	movs	r2, #0
 8005088:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005092:	2b00      	cmp	r3, #0
 8005094:	d008      	beq.n	80050a8 <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	681a      	ldr	r2, [r3, #0]
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80050a4:	601a      	str	r2, [r3, #0]
 80050a6:	e00c      	b.n	80050c2 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80050a8:	68fb      	ldr	r3, [r7, #12]
 80050aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	d007      	beq.n	80050c2 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681a      	ldr	r2, [r3, #0]
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80050c0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050c8:	b2db      	uxtb	r3, r3
 80050ca:	2b29      	cmp	r3, #41	; 0x29
 80050cc:	d112      	bne.n	80050f4 <I2C_ITSlaveSeqCplt+0x80>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	2228      	movs	r2, #40	; 0x28
 80050d2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	2221      	movs	r2, #33	; 0x21
 80050da:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80050dc:	2101      	movs	r1, #1
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 fc86 	bl	80059f0 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	2200      	movs	r2, #0
 80050e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80050ec:	6878      	ldr	r0, [r7, #4]
 80050ee:	f7ff fd5c 	bl	8004baa <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80050f2:	e017      	b.n	8005124 <I2C_ITSlaveSeqCplt+0xb0>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050fa:	b2db      	uxtb	r3, r3
 80050fc:	2b2a      	cmp	r3, #42	; 0x2a
 80050fe:	d111      	bne.n	8005124 <I2C_ITSlaveSeqCplt+0xb0>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2228      	movs	r2, #40	; 0x28
 8005104:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2222      	movs	r2, #34	; 0x22
 800510c:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800510e:	2102      	movs	r1, #2
 8005110:	6878      	ldr	r0, [r7, #4]
 8005112:	f000 fc6d 	bl	80059f0 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	2200      	movs	r2, #0
 800511a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f7ff fd4d 	bl	8004bbe <HAL_I2C_SlaveRxCpltCallback>
}
 8005124:	bf00      	nop
 8005126:	3710      	adds	r7, #16
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b086      	sub	sp, #24
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005148:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	2220      	movs	r2, #32
 8005150:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005152:	7bfb      	ldrb	r3, [r7, #15]
 8005154:	2b21      	cmp	r3, #33	; 0x21
 8005156:	d002      	beq.n	800515e <I2C_ITSlaveCplt+0x32>
 8005158:	7bfb      	ldrb	r3, [r7, #15]
 800515a:	2b29      	cmp	r3, #41	; 0x29
 800515c:	d108      	bne.n	8005170 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 800515e:	f248 0101 	movw	r1, #32769	; 0x8001
 8005162:	6878      	ldr	r0, [r7, #4]
 8005164:	f000 fc44 	bl	80059f0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2221      	movs	r2, #33	; 0x21
 800516c:	631a      	str	r2, [r3, #48]	; 0x30
 800516e:	e00d      	b.n	800518c <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005170:	7bfb      	ldrb	r3, [r7, #15]
 8005172:	2b22      	cmp	r3, #34	; 0x22
 8005174:	d002      	beq.n	800517c <I2C_ITSlaveCplt+0x50>
 8005176:	7bfb      	ldrb	r3, [r7, #15]
 8005178:	2b2a      	cmp	r3, #42	; 0x2a
 800517a:	d107      	bne.n	800518c <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800517c:	f248 0102 	movw	r1, #32770	; 0x8002
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f000 fc35 	bl	80059f0 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	2222      	movs	r2, #34	; 0x22
 800518a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	685a      	ldr	r2, [r3, #4]
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800519a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	6859      	ldr	r1, [r3, #4]
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681a      	ldr	r2, [r3, #0]
 80051a6:	4b62      	ldr	r3, [pc, #392]	; (8005330 <I2C_ITSlaveCplt+0x204>)
 80051a8:	400b      	ands	r3, r1
 80051aa:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80051ac:	6878      	ldr	r0, [r7, #4]
 80051ae:	f000 fa0e 	bl	80055ce <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d013      	beq.n	80051e4 <I2C_ITSlaveCplt+0xb8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80051ca:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d01f      	beq.n	8005214 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	b29a      	uxth	r2, r3
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80051e2:	e017      	b.n	8005214 <I2C_ITSlaveCplt+0xe8>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d012      	beq.n	8005214 <I2C_ITSlaveCplt+0xe8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80051fc:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005202:	2b00      	cmp	r3, #0
 8005204:	d006      	beq.n	8005214 <I2C_ITSlaveCplt+0xe8>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	685b      	ldr	r3, [r3, #4]
 800520e:	b29a      	uxth	r2, r3
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	f003 0304 	and.w	r3, r3, #4
 800521a:	2b00      	cmp	r3, #0
 800521c:	d020      	beq.n	8005260 <I2C_ITSlaveCplt+0x134>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	f023 0304 	bic.w	r3, r3, #4
 8005224:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005230:	b2d2      	uxtb	r2, r2
 8005232:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005238:	1c5a      	adds	r2, r3, #1
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005242:	2b00      	cmp	r3, #0
 8005244:	d00c      	beq.n	8005260 <I2C_ITSlaveCplt+0x134>
    {
      hi2c->XferSize--;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800524a:	3b01      	subs	r3, #1
 800524c:	b29a      	uxth	r2, r3
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005256:	b29b      	uxth	r3, r3
 8005258:	3b01      	subs	r3, #1
 800525a:	b29a      	uxth	r2, r3
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005264:	b29b      	uxth	r3, r3
 8005266:	2b00      	cmp	r3, #0
 8005268:	d005      	beq.n	8005276 <I2C_ITSlaveCplt+0x14a>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800526e:	f043 0204 	orr.w	r2, r3, #4
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2200      	movs	r2, #0
 8005282:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005288:	2b00      	cmp	r3, #0
 800528a:	d010      	beq.n	80052ae <I2C_ITSlaveCplt+0x182>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005290:	4619      	mov	r1, r3
 8005292:	6878      	ldr	r0, [r7, #4]
 8005294:	f000 f8a4 	bl	80053e0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800529e:	b2db      	uxtb	r3, r3
 80052a0:	2b28      	cmp	r3, #40	; 0x28
 80052a2:	d141      	bne.n	8005328 <I2C_ITSlaveCplt+0x1fc>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 80052a4:	6979      	ldr	r1, [r7, #20]
 80052a6:	6878      	ldr	r0, [r7, #4]
 80052a8:	f000 f846 	bl	8005338 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80052ac:	e03c      	b.n	8005328 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052b2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80052b6:	d014      	beq.n	80052e2 <I2C_ITSlaveCplt+0x1b6>
    I2C_ITSlaveSeqCplt(hi2c);
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f7ff fedb 	bl	8005074 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	4a1c      	ldr	r2, [pc, #112]	; (8005334 <I2C_ITSlaveCplt+0x208>)
 80052c2:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2220      	movs	r2, #32
 80052c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2200      	movs	r2, #0
 80052d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 80052da:	6878      	ldr	r0, [r7, #4]
 80052dc:	f7ff fc87 	bl	8004bee <HAL_I2C_ListenCpltCallback>
}
 80052e0:	e022      	b.n	8005328 <I2C_ITSlaveCplt+0x1fc>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052e8:	b2db      	uxtb	r3, r3
 80052ea:	2b22      	cmp	r3, #34	; 0x22
 80052ec:	d10e      	bne.n	800530c <I2C_ITSlaveCplt+0x1e0>
    hi2c->State = HAL_I2C_STATE_READY;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2220      	movs	r2, #32
 80052f2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	2200      	movs	r2, #0
 80052fa:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005304:	6878      	ldr	r0, [r7, #4]
 8005306:	f7ff fc5a 	bl	8004bbe <HAL_I2C_SlaveRxCpltCallback>
}
 800530a:	e00d      	b.n	8005328 <I2C_ITSlaveCplt+0x1fc>
    hi2c->State = HAL_I2C_STATE_READY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2220      	movs	r2, #32
 8005310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2200      	movs	r2, #0
 8005318:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f7ff fc41 	bl	8004baa <HAL_I2C_SlaveTxCpltCallback>
}
 8005328:	bf00      	nop
 800532a:	3718      	adds	r7, #24
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}
 8005330:	fe00e800 	.word	0xfe00e800
 8005334:	ffff0000 	.word	0xffff0000

08005338 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005338:	b580      	push	{r7, lr}
 800533a:	b082      	sub	sp, #8
 800533c:	af00      	add	r7, sp, #0
 800533e:	6078      	str	r0, [r7, #4]
 8005340:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	4a25      	ldr	r2, [pc, #148]	; (80053dc <I2C_ITListenCplt+0xa4>)
 8005346:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2220      	movs	r2, #32
 8005352:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2200      	movs	r2, #0
 8005362:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8005364:	683b      	ldr	r3, [r7, #0]
 8005366:	f003 0304 	and.w	r3, r3, #4
 800536a:	2b00      	cmp	r3, #0
 800536c:	d022      	beq.n	80053b4 <I2C_ITListenCplt+0x7c>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005378:	b2d2      	uxtb	r2, r2
 800537a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005380:	1c5a      	adds	r2, r3, #1
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800538a:	2b00      	cmp	r3, #0
 800538c:	d012      	beq.n	80053b4 <I2C_ITListenCplt+0x7c>
    {
      hi2c->XferSize--;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005392:	3b01      	subs	r3, #1
 8005394:	b29a      	uxth	r2, r3
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800539e:	b29b      	uxth	r3, r3
 80053a0:	3b01      	subs	r3, #1
 80053a2:	b29a      	uxth	r2, r3
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80053ac:	f043 0204 	orr.w	r2, r3, #4
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80053b4:	f248 0103 	movw	r1, #32771	; 0x8003
 80053b8:	6878      	ldr	r0, [r7, #4]
 80053ba:	f000 fb19 	bl	80059f0 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	2210      	movs	r2, #16
 80053c4:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	2200      	movs	r2, #0
 80053ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 80053ce:	6878      	ldr	r0, [r7, #4]
 80053d0:	f7ff fc0d 	bl	8004bee <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 80053d4:	bf00      	nop
 80053d6:	3708      	adds	r7, #8
 80053d8:	46bd      	mov	sp, r7
 80053da:	bd80      	pop	{r7, pc}
 80053dc:	ffff0000 	.word	0xffff0000

080053e0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 80053e0:	b580      	push	{r7, lr}
 80053e2:	b084      	sub	sp, #16
 80053e4:	af00      	add	r7, sp, #0
 80053e6:	6078      	str	r0, [r7, #4]
 80053e8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80053f0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	2200      	movs	r2, #0
 80053f6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	4a5d      	ldr	r2, [pc, #372]	; (8005574 <I2C_ITError+0x194>)
 80053fe:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	431a      	orrs	r2, r3
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8005412:	7bfb      	ldrb	r3, [r7, #15]
 8005414:	2b28      	cmp	r3, #40	; 0x28
 8005416:	d005      	beq.n	8005424 <I2C_ITError+0x44>
 8005418:	7bfb      	ldrb	r3, [r7, #15]
 800541a:	2b29      	cmp	r3, #41	; 0x29
 800541c:	d002      	beq.n	8005424 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800541e:	7bfb      	ldrb	r3, [r7, #15]
 8005420:	2b2a      	cmp	r3, #42	; 0x2a
 8005422:	d10b      	bne.n	800543c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8005424:	2103      	movs	r1, #3
 8005426:	6878      	ldr	r0, [r7, #4]
 8005428:	f000 fae2 	bl	80059f0 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2228      	movs	r2, #40	; 0x28
 8005430:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a50      	ldr	r2, [pc, #320]	; (8005578 <I2C_ITError+0x198>)
 8005438:	635a      	str	r2, [r3, #52]	; 0x34
 800543a:	e011      	b.n	8005460 <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 800543c:	f248 0103 	movw	r1, #32771	; 0x8003
 8005440:	6878      	ldr	r0, [r7, #4]
 8005442:	f000 fad5 	bl	80059f0 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800544c:	b2db      	uxtb	r3, r3
 800544e:	2b60      	cmp	r3, #96	; 0x60
 8005450:	d003      	beq.n	800545a <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2220      	movs	r2, #32
 8005456:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2200      	movs	r2, #0
 800545e:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005464:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800546a:	2b00      	cmp	r3, #0
 800546c:	d039      	beq.n	80054e2 <I2C_ITError+0x102>
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	2b11      	cmp	r3, #17
 8005472:	d002      	beq.n	800547a <I2C_ITError+0x9a>
 8005474:	68bb      	ldr	r3, [r7, #8]
 8005476:	2b21      	cmp	r3, #33	; 0x21
 8005478:	d133      	bne.n	80054e2 <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005484:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005488:	d107      	bne.n	800549a <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	681a      	ldr	r2, [r3, #0]
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005498:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800549e:	4618      	mov	r0, r3
 80054a0:	f7fe fada 	bl	8003a58 <HAL_DMA_GetState>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b01      	cmp	r3, #1
 80054a8:	d017      	beq.n	80054da <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ae:	4a33      	ldr	r2, [pc, #204]	; (800557c <I2C_ITError+0x19c>)
 80054b0:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054be:	4618      	mov	r0, r3
 80054c0:	f7fe f91e 	bl	8003700 <HAL_DMA_Abort_IT>
 80054c4:	4603      	mov	r3, r0
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d04d      	beq.n	8005566 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80054d4:	4610      	mov	r0, r2
 80054d6:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80054d8:	e045      	b.n	8005566 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 f850 	bl	8005580 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80054e0:	e041      	b.n	8005566 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d039      	beq.n	800555e <I2C_ITError+0x17e>
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	2b12      	cmp	r3, #18
 80054ee:	d002      	beq.n	80054f6 <I2C_ITError+0x116>
 80054f0:	68bb      	ldr	r3, [r7, #8]
 80054f2:	2b22      	cmp	r3, #34	; 0x22
 80054f4:	d133      	bne.n	800555e <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005500:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005504:	d107      	bne.n	8005516 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	681a      	ldr	r2, [r3, #0]
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005514:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800551a:	4618      	mov	r0, r3
 800551c:	f7fe fa9c 	bl	8003a58 <HAL_DMA_GetState>
 8005520:	4603      	mov	r3, r0
 8005522:	2b01      	cmp	r3, #1
 8005524:	d017      	beq.n	8005556 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800552a:	4a14      	ldr	r2, [pc, #80]	; (800557c <I2C_ITError+0x19c>)
 800552c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800553a:	4618      	mov	r0, r3
 800553c:	f7fe f8e0 	bl	8003700 <HAL_DMA_Abort_IT>
 8005540:	4603      	mov	r3, r0
 8005542:	2b00      	cmp	r3, #0
 8005544:	d011      	beq.n	800556a <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800554a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800554c:	687a      	ldr	r2, [r7, #4]
 800554e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005550:	4610      	mov	r0, r2
 8005552:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005554:	e009      	b.n	800556a <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005556:	6878      	ldr	r0, [r7, #4]
 8005558:	f000 f812 	bl	8005580 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800555c:	e005      	b.n	800556a <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800555e:	6878      	ldr	r0, [r7, #4]
 8005560:	f000 f80e 	bl	8005580 <I2C_TreatErrorCallback>
  }
}
 8005564:	e002      	b.n	800556c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005566:	bf00      	nop
 8005568:	e000      	b.n	800556c <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800556a:	bf00      	nop
}
 800556c:	bf00      	nop
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}
 8005574:	ffff0000 	.word	0xffff0000
 8005578:	08004c2b 	.word	0x08004c2b
 800557c:	08005617 	.word	0x08005617

08005580 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005580:	b580      	push	{r7, lr}
 8005582:	b082      	sub	sp, #8
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800558e:	b2db      	uxtb	r3, r3
 8005590:	2b60      	cmp	r3, #96	; 0x60
 8005592:	d10e      	bne.n	80055b2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2220      	movs	r2, #32
 8005598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	2200      	movs	r2, #0
 80055a0:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80055aa:	6878      	ldr	r0, [r7, #4]
 80055ac:	f7ff fb33 	bl	8004c16 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80055b0:	e009      	b.n	80055c6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	2200      	movs	r2, #0
 80055b6:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2200      	movs	r2, #0
 80055bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 80055c0:	6878      	ldr	r0, [r7, #4]
 80055c2:	f7ff fb1e 	bl	8004c02 <HAL_I2C_ErrorCallback>
}
 80055c6:	bf00      	nop
 80055c8:	3708      	adds	r7, #8
 80055ca:	46bd      	mov	sp, r7
 80055cc:	bd80      	pop	{r7, pc}

080055ce <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80055ce:	b480      	push	{r7}
 80055d0:	b083      	sub	sp, #12
 80055d2:	af00      	add	r7, sp, #0
 80055d4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	699b      	ldr	r3, [r3, #24]
 80055dc:	f003 0302 	and.w	r3, r3, #2
 80055e0:	2b02      	cmp	r3, #2
 80055e2:	d103      	bne.n	80055ec <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	2200      	movs	r2, #0
 80055ea:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	f003 0301 	and.w	r3, r3, #1
 80055f6:	2b01      	cmp	r3, #1
 80055f8:	d007      	beq.n	800560a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	699a      	ldr	r2, [r3, #24]
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	f042 0201 	orr.w	r2, r2, #1
 8005608:	619a      	str	r2, [r3, #24]
  }
}
 800560a:	bf00      	nop
 800560c:	370c      	adds	r7, #12
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr

08005616 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005616:	b580      	push	{r7, lr}
 8005618:	b084      	sub	sp, #16
 800561a:	af00      	add	r7, sp, #0
 800561c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005622:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005628:	2b00      	cmp	r3, #0
 800562a:	d003      	beq.n	8005634 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005630:	2200      	movs	r2, #0
 8005632:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005638:	2b00      	cmp	r3, #0
 800563a:	d003      	beq.n	8005644 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005640:	2200      	movs	r2, #0
 8005642:	651a      	str	r2, [r3, #80]	; 0x50
  }

  I2C_TreatErrorCallback(hi2c);
 8005644:	68f8      	ldr	r0, [r7, #12]
 8005646:	f7ff ff9b 	bl	8005580 <I2C_TreatErrorCallback>
}
 800564a:	bf00      	nop
 800564c:	3710      	adds	r7, #16
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}

08005652 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005652:	b580      	push	{r7, lr}
 8005654:	b084      	sub	sp, #16
 8005656:	af00      	add	r7, sp, #0
 8005658:	60f8      	str	r0, [r7, #12]
 800565a:	60b9      	str	r1, [r7, #8]
 800565c:	603b      	str	r3, [r7, #0]
 800565e:	4613      	mov	r3, r2
 8005660:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005662:	e022      	b.n	80056aa <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005664:	683b      	ldr	r3, [r7, #0]
 8005666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800566a:	d01e      	beq.n	80056aa <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800566c:	f7fd fd88 	bl	8003180 <HAL_GetTick>
 8005670:	4602      	mov	r2, r0
 8005672:	69bb      	ldr	r3, [r7, #24]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	683a      	ldr	r2, [r7, #0]
 8005678:	429a      	cmp	r2, r3
 800567a:	d302      	bcc.n	8005682 <I2C_WaitOnFlagUntilTimeout+0x30>
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d113      	bne.n	80056aa <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005686:	f043 0220 	orr.w	r2, r3, #32
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	2220      	movs	r2, #32
 8005692:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	2200      	movs	r2, #0
 800569a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	2200      	movs	r2, #0
 80056a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 80056a6:	2301      	movs	r3, #1
 80056a8:	e00f      	b.n	80056ca <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	699a      	ldr	r2, [r3, #24]
 80056b0:	68bb      	ldr	r3, [r7, #8]
 80056b2:	4013      	ands	r3, r2
 80056b4:	68ba      	ldr	r2, [r7, #8]
 80056b6:	429a      	cmp	r2, r3
 80056b8:	bf0c      	ite	eq
 80056ba:	2301      	moveq	r3, #1
 80056bc:	2300      	movne	r3, #0
 80056be:	b2db      	uxtb	r3, r3
 80056c0:	461a      	mov	r2, r3
 80056c2:	79fb      	ldrb	r3, [r7, #7]
 80056c4:	429a      	cmp	r2, r3
 80056c6:	d0cd      	beq.n	8005664 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80056c8:	2300      	movs	r3, #0
}
 80056ca:	4618      	mov	r0, r3
 80056cc:	3710      	adds	r7, #16
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}

080056d2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80056d2:	b580      	push	{r7, lr}
 80056d4:	b084      	sub	sp, #16
 80056d6:	af00      	add	r7, sp, #0
 80056d8:	60f8      	str	r0, [r7, #12]
 80056da:	60b9      	str	r1, [r7, #8]
 80056dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80056de:	e02c      	b.n	800573a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80056e0:	687a      	ldr	r2, [r7, #4]
 80056e2:	68b9      	ldr	r1, [r7, #8]
 80056e4:	68f8      	ldr	r0, [r7, #12]
 80056e6:	f000 f871 	bl	80057cc <I2C_IsErrorOccurred>
 80056ea:	4603      	mov	r3, r0
 80056ec:	2b00      	cmp	r3, #0
 80056ee:	d001      	beq.n	80056f4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80056f0:	2301      	movs	r3, #1
 80056f2:	e02a      	b.n	800574a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056fa:	d01e      	beq.n	800573a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056fc:	f7fd fd40 	bl	8003180 <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	429a      	cmp	r2, r3
 800570a:	d302      	bcc.n	8005712 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d113      	bne.n	800573a <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005716:	f043 0220 	orr.w	r2, r3, #32
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	2220      	movs	r2, #32
 8005722:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	2200      	movs	r2, #0
 800572a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	2200      	movs	r2, #0
 8005732:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005736:	2301      	movs	r3, #1
 8005738:	e007      	b.n	800574a <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	699b      	ldr	r3, [r3, #24]
 8005740:	f003 0302 	and.w	r3, r3, #2
 8005744:	2b02      	cmp	r3, #2
 8005746:	d1cb      	bne.n	80056e0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005748:	2300      	movs	r3, #0
}
 800574a:	4618      	mov	r0, r3
 800574c:	3710      	adds	r7, #16
 800574e:	46bd      	mov	sp, r7
 8005750:	bd80      	pop	{r7, pc}

08005752 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005752:	b580      	push	{r7, lr}
 8005754:	b084      	sub	sp, #16
 8005756:	af00      	add	r7, sp, #0
 8005758:	60f8      	str	r0, [r7, #12]
 800575a:	60b9      	str	r1, [r7, #8]
 800575c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800575e:	e028      	b.n	80057b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005760:	687a      	ldr	r2, [r7, #4]
 8005762:	68b9      	ldr	r1, [r7, #8]
 8005764:	68f8      	ldr	r0, [r7, #12]
 8005766:	f000 f831 	bl	80057cc <I2C_IsErrorOccurred>
 800576a:	4603      	mov	r3, r0
 800576c:	2b00      	cmp	r3, #0
 800576e:	d001      	beq.n	8005774 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005770:	2301      	movs	r3, #1
 8005772:	e026      	b.n	80057c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005774:	f7fd fd04 	bl	8003180 <HAL_GetTick>
 8005778:	4602      	mov	r2, r0
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	68ba      	ldr	r2, [r7, #8]
 8005780:	429a      	cmp	r2, r3
 8005782:	d302      	bcc.n	800578a <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d113      	bne.n	80057b2 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800578e:	f043 0220 	orr.w	r2, r3, #32
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	2220      	movs	r2, #32
 800579a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2200      	movs	r2, #0
 80057a2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	2200      	movs	r2, #0
 80057aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	e007      	b.n	80057c2 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	699b      	ldr	r3, [r3, #24]
 80057b8:	f003 0320 	and.w	r3, r3, #32
 80057bc:	2b20      	cmp	r3, #32
 80057be:	d1cf      	bne.n	8005760 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80057c0:	2300      	movs	r3, #0
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3710      	adds	r7, #16
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
	...

080057cc <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b08a      	sub	sp, #40	; 0x28
 80057d0:	af00      	add	r7, sp, #0
 80057d2:	60f8      	str	r0, [r7, #12]
 80057d4:	60b9      	str	r1, [r7, #8]
 80057d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057d8:	2300      	movs	r3, #0
 80057da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	699b      	ldr	r3, [r3, #24]
 80057e4:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80057e6:	2300      	movs	r3, #0
 80057e8:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80057ee:	69bb      	ldr	r3, [r7, #24]
 80057f0:	f003 0310 	and.w	r3, r3, #16
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d068      	beq.n	80058ca <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	2210      	movs	r2, #16
 80057fe:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005800:	e049      	b.n	8005896 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005802:	68bb      	ldr	r3, [r7, #8]
 8005804:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005808:	d045      	beq.n	8005896 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800580a:	f7fd fcb9 	bl	8003180 <HAL_GetTick>
 800580e:	4602      	mov	r2, r0
 8005810:	69fb      	ldr	r3, [r7, #28]
 8005812:	1ad3      	subs	r3, r2, r3
 8005814:	68ba      	ldr	r2, [r7, #8]
 8005816:	429a      	cmp	r2, r3
 8005818:	d302      	bcc.n	8005820 <I2C_IsErrorOccurred+0x54>
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d13a      	bne.n	8005896 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	685b      	ldr	r3, [r3, #4]
 8005826:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800582a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005832:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	699b      	ldr	r3, [r3, #24]
 800583a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800583e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005842:	d121      	bne.n	8005888 <I2C_IsErrorOccurred+0xbc>
 8005844:	697b      	ldr	r3, [r7, #20]
 8005846:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800584a:	d01d      	beq.n	8005888 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 800584c:	7cfb      	ldrb	r3, [r7, #19]
 800584e:	2b20      	cmp	r3, #32
 8005850:	d01a      	beq.n	8005888 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	685a      	ldr	r2, [r3, #4]
 8005858:	68fb      	ldr	r3, [r7, #12]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005860:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8005862:	f7fd fc8d 	bl	8003180 <HAL_GetTick>
 8005866:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005868:	e00e      	b.n	8005888 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800586a:	f7fd fc89 	bl	8003180 <HAL_GetTick>
 800586e:	4602      	mov	r2, r0
 8005870:	69fb      	ldr	r3, [r7, #28]
 8005872:	1ad3      	subs	r3, r2, r3
 8005874:	2b19      	cmp	r3, #25
 8005876:	d907      	bls.n	8005888 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8005878:	6a3b      	ldr	r3, [r7, #32]
 800587a:	f043 0320 	orr.w	r3, r3, #32
 800587e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8005880:	2301      	movs	r3, #1
 8005882:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8005886:	e006      	b.n	8005896 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	699b      	ldr	r3, [r3, #24]
 800588e:	f003 0320 	and.w	r3, r3, #32
 8005892:	2b20      	cmp	r3, #32
 8005894:	d1e9      	bne.n	800586a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	699b      	ldr	r3, [r3, #24]
 800589c:	f003 0320 	and.w	r3, r3, #32
 80058a0:	2b20      	cmp	r3, #32
 80058a2:	d003      	beq.n	80058ac <I2C_IsErrorOccurred+0xe0>
 80058a4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d0aa      	beq.n	8005802 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80058ac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d103      	bne.n	80058bc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2220      	movs	r2, #32
 80058ba:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80058bc:	6a3b      	ldr	r3, [r7, #32]
 80058be:	f043 0304 	orr.w	r3, r3, #4
 80058c2:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80058d2:	69bb      	ldr	r3, [r7, #24]
 80058d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d00b      	beq.n	80058f4 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80058dc:	6a3b      	ldr	r3, [r7, #32]
 80058de:	f043 0301 	orr.w	r3, r3, #1
 80058e2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80058ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80058ee:	2301      	movs	r3, #1
 80058f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d00b      	beq.n	8005916 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80058fe:	6a3b      	ldr	r3, [r7, #32]
 8005900:	f043 0308 	orr.w	r3, r3, #8
 8005904:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800590e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005916:	69bb      	ldr	r3, [r7, #24]
 8005918:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800591c:	2b00      	cmp	r3, #0
 800591e:	d00b      	beq.n	8005938 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8005920:	6a3b      	ldr	r3, [r7, #32]
 8005922:	f043 0302 	orr.w	r3, r3, #2
 8005926:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005930:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8005938:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800593c:	2b00      	cmp	r3, #0
 800593e:	d01c      	beq.n	800597a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005940:	68f8      	ldr	r0, [r7, #12]
 8005942:	f7ff fe44 	bl	80055ce <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	6859      	ldr	r1, [r3, #4]
 800594c:	68fb      	ldr	r3, [r7, #12]
 800594e:	681a      	ldr	r2, [r3, #0]
 8005950:	4b0d      	ldr	r3, [pc, #52]	; (8005988 <I2C_IsErrorOccurred+0x1bc>)
 8005952:	400b      	ands	r3, r1
 8005954:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800595a:	6a3b      	ldr	r3, [r7, #32]
 800595c:	431a      	orrs	r2, r3
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	2220      	movs	r2, #32
 8005966:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	2200      	movs	r2, #0
 800596e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	2200      	movs	r2, #0
 8005976:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 800597a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800597e:	4618      	mov	r0, r3
 8005980:	3728      	adds	r7, #40	; 0x28
 8005982:	46bd      	mov	sp, r7
 8005984:	bd80      	pop	{r7, pc}
 8005986:	bf00      	nop
 8005988:	fe00e800 	.word	0xfe00e800

0800598c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800598c:	b480      	push	{r7}
 800598e:	b087      	sub	sp, #28
 8005990:	af00      	add	r7, sp, #0
 8005992:	60f8      	str	r0, [r7, #12]
 8005994:	607b      	str	r3, [r7, #4]
 8005996:	460b      	mov	r3, r1
 8005998:	817b      	strh	r3, [r7, #10]
 800599a:	4613      	mov	r3, r2
 800599c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800599e:	897b      	ldrh	r3, [r7, #10]
 80059a0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80059a4:	7a7b      	ldrb	r3, [r7, #9]
 80059a6:	041b      	lsls	r3, r3, #16
 80059a8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80059ac:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80059b2:	6a3b      	ldr	r3, [r7, #32]
 80059b4:	4313      	orrs	r3, r2
 80059b6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80059ba:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	685a      	ldr	r2, [r3, #4]
 80059c2:	6a3b      	ldr	r3, [r7, #32]
 80059c4:	0d5b      	lsrs	r3, r3, #21
 80059c6:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80059ca:	4b08      	ldr	r3, [pc, #32]	; (80059ec <I2C_TransferConfig+0x60>)
 80059cc:	430b      	orrs	r3, r1
 80059ce:	43db      	mvns	r3, r3
 80059d0:	ea02 0103 	and.w	r1, r2, r3
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	697a      	ldr	r2, [r7, #20]
 80059da:	430a      	orrs	r2, r1
 80059dc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80059de:	bf00      	nop
 80059e0:	371c      	adds	r7, #28
 80059e2:	46bd      	mov	sp, r7
 80059e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e8:	4770      	bx	lr
 80059ea:	bf00      	nop
 80059ec:	03ff63ff 	.word	0x03ff63ff

080059f0 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80059f0:	b480      	push	{r7}
 80059f2:	b085      	sub	sp, #20
 80059f4:	af00      	add	r7, sp, #0
 80059f6:	6078      	str	r0, [r7, #4]
 80059f8:	460b      	mov	r3, r1
 80059fa:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80059fc:	2300      	movs	r3, #0
 80059fe:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005a00:	887b      	ldrh	r3, [r7, #2]
 8005a02:	f003 0301 	and.w	r3, r3, #1
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d00f      	beq.n	8005a2a <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 8005a10:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a18:	b2db      	uxtb	r3, r3
 8005a1a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005a1e:	2b28      	cmp	r3, #40	; 0x28
 8005a20:	d003      	beq.n	8005a2a <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8005a28:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005a2a:	887b      	ldrh	r3, [r7, #2]
 8005a2c:	f003 0302 	and.w	r3, r3, #2
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d00f      	beq.n	8005a54 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 8005a3a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a42:	b2db      	uxtb	r3, r3
 8005a44:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005a48:	2b28      	cmp	r3, #40	; 0x28
 8005a4a:	d003      	beq.n	8005a54 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8005a52:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005a54:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	da03      	bge.n	8005a64 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8005a62:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005a64:	887b      	ldrh	r3, [r7, #2]
 8005a66:	2b10      	cmp	r3, #16
 8005a68:	d103      	bne.n	8005a72 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8005a70:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005a72:	887b      	ldrh	r3, [r7, #2]
 8005a74:	2b20      	cmp	r3, #32
 8005a76:	d103      	bne.n	8005a80 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	f043 0320 	orr.w	r3, r3, #32
 8005a7e:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005a80:	887b      	ldrh	r3, [r7, #2]
 8005a82:	2b40      	cmp	r3, #64	; 0x40
 8005a84:	d103      	bne.n	8005a8e <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005a8c:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	6819      	ldr	r1, [r3, #0]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	43da      	mvns	r2, r3
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	400a      	ands	r2, r1
 8005a9e:	601a      	str	r2, [r3, #0]
}
 8005aa0:	bf00      	nop
 8005aa2:	3714      	adds	r7, #20
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aaa:	4770      	bx	lr

08005aac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005aac:	b480      	push	{r7}
 8005aae:	b083      	sub	sp, #12
 8005ab0:	af00      	add	r7, sp, #0
 8005ab2:	6078      	str	r0, [r7, #4]
 8005ab4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005abc:	b2db      	uxtb	r3, r3
 8005abe:	2b20      	cmp	r3, #32
 8005ac0:	d138      	bne.n	8005b34 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005ac8:	2b01      	cmp	r3, #1
 8005aca:	d101      	bne.n	8005ad0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005acc:	2302      	movs	r3, #2
 8005ace:	e032      	b.n	8005b36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2201      	movs	r2, #1
 8005ad4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	2224      	movs	r2, #36	; 0x24
 8005adc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	681a      	ldr	r2, [r3, #0]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f022 0201 	bic.w	r2, r2, #1
 8005aee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	681a      	ldr	r2, [r3, #0]
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005afe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	6819      	ldr	r1, [r3, #0]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	683a      	ldr	r2, [r7, #0]
 8005b0c:	430a      	orrs	r2, r1
 8005b0e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	681a      	ldr	r2, [r3, #0]
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f042 0201 	orr.w	r2, r2, #1
 8005b1e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	2220      	movs	r2, #32
 8005b24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005b30:	2300      	movs	r3, #0
 8005b32:	e000      	b.n	8005b36 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005b34:	2302      	movs	r3, #2
  }
}
 8005b36:	4618      	mov	r0, r3
 8005b38:	370c      	adds	r7, #12
 8005b3a:	46bd      	mov	sp, r7
 8005b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b40:	4770      	bx	lr

08005b42 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005b42:	b480      	push	{r7}
 8005b44:	b085      	sub	sp, #20
 8005b46:	af00      	add	r7, sp, #0
 8005b48:	6078      	str	r0, [r7, #4]
 8005b4a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	2b20      	cmp	r3, #32
 8005b56:	d139      	bne.n	8005bcc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b5e:	2b01      	cmp	r3, #1
 8005b60:	d101      	bne.n	8005b66 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005b62:	2302      	movs	r3, #2
 8005b64:	e033      	b.n	8005bce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2201      	movs	r2, #1
 8005b6a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2224      	movs	r2, #36	; 0x24
 8005b72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	681a      	ldr	r2, [r3, #0]
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f022 0201 	bic.w	r2, r2, #1
 8005b84:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005b94:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005b96:	683b      	ldr	r3, [r7, #0]
 8005b98:	021b      	lsls	r3, r3, #8
 8005b9a:	68fa      	ldr	r2, [r7, #12]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	68fa      	ldr	r2, [r7, #12]
 8005ba6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f042 0201 	orr.w	r2, r2, #1
 8005bb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2220      	movs	r2, #32
 8005bbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005bc8:	2300      	movs	r3, #0
 8005bca:	e000      	b.n	8005bce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005bcc:	2302      	movs	r3, #2
  }
}
 8005bce:	4618      	mov	r0, r3
 8005bd0:	3714      	adds	r7, #20
 8005bd2:	46bd      	mov	sp, r7
 8005bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd8:	4770      	bx	lr
	...

08005bdc <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005be0:	4b05      	ldr	r3, [pc, #20]	; (8005bf8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a04      	ldr	r2, [pc, #16]	; (8005bf8 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005be6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bea:	6013      	str	r3, [r2, #0]
}
 8005bec:	bf00      	nop
 8005bee:	46bd      	mov	sp, r7
 8005bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf4:	4770      	bx	lr
 8005bf6:	bf00      	nop
 8005bf8:	40007000 	.word	0x40007000

08005bfc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b086      	sub	sp, #24
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8005c04:	2300      	movs	r3, #0
 8005c06:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d101      	bne.n	8005c12 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e291      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	f003 0301 	and.w	r3, r3, #1
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	f000 8087 	beq.w	8005d2e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005c20:	4b96      	ldr	r3, [pc, #600]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005c22:	689b      	ldr	r3, [r3, #8]
 8005c24:	f003 030c 	and.w	r3, r3, #12
 8005c28:	2b04      	cmp	r3, #4
 8005c2a:	d00c      	beq.n	8005c46 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005c2c:	4b93      	ldr	r3, [pc, #588]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005c2e:	689b      	ldr	r3, [r3, #8]
 8005c30:	f003 030c 	and.w	r3, r3, #12
 8005c34:	2b08      	cmp	r3, #8
 8005c36:	d112      	bne.n	8005c5e <HAL_RCC_OscConfig+0x62>
 8005c38:	4b90      	ldr	r3, [pc, #576]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005c3a:	685b      	ldr	r3, [r3, #4]
 8005c3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c40:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005c44:	d10b      	bne.n	8005c5e <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005c46:	4b8d      	ldr	r3, [pc, #564]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d06c      	beq.n	8005d2c <HAL_RCC_OscConfig+0x130>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	685b      	ldr	r3, [r3, #4]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d168      	bne.n	8005d2c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e26b      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	685b      	ldr	r3, [r3, #4]
 8005c62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c66:	d106      	bne.n	8005c76 <HAL_RCC_OscConfig+0x7a>
 8005c68:	4b84      	ldr	r3, [pc, #528]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a83      	ldr	r2, [pc, #524]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005c6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c72:	6013      	str	r3, [r2, #0]
 8005c74:	e02e      	b.n	8005cd4 <HAL_RCC_OscConfig+0xd8>
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10c      	bne.n	8005c98 <HAL_RCC_OscConfig+0x9c>
 8005c7e:	4b7f      	ldr	r3, [pc, #508]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a7e      	ldr	r2, [pc, #504]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005c84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c88:	6013      	str	r3, [r2, #0]
 8005c8a:	4b7c      	ldr	r3, [pc, #496]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	4a7b      	ldr	r2, [pc, #492]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005c90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c94:	6013      	str	r3, [r2, #0]
 8005c96:	e01d      	b.n	8005cd4 <HAL_RCC_OscConfig+0xd8>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	685b      	ldr	r3, [r3, #4]
 8005c9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005ca0:	d10c      	bne.n	8005cbc <HAL_RCC_OscConfig+0xc0>
 8005ca2:	4b76      	ldr	r3, [pc, #472]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	4a75      	ldr	r2, [pc, #468]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005ca8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005cac:	6013      	str	r3, [r2, #0]
 8005cae:	4b73      	ldr	r3, [pc, #460]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a72      	ldr	r2, [pc, #456]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005cb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cb8:	6013      	str	r3, [r2, #0]
 8005cba:	e00b      	b.n	8005cd4 <HAL_RCC_OscConfig+0xd8>
 8005cbc:	4b6f      	ldr	r3, [pc, #444]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	4a6e      	ldr	r2, [pc, #440]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005cc6:	6013      	str	r3, [r2, #0]
 8005cc8:	4b6c      	ldr	r3, [pc, #432]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a6b      	ldr	r2, [pc, #428]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005cce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005cd2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	685b      	ldr	r3, [r3, #4]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d013      	beq.n	8005d04 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cdc:	f7fd fa50 	bl	8003180 <HAL_GetTick>
 8005ce0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ce2:	e008      	b.n	8005cf6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ce4:	f7fd fa4c 	bl	8003180 <HAL_GetTick>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	2b64      	cmp	r3, #100	; 0x64
 8005cf0:	d901      	bls.n	8005cf6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	e21f      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005cf6:	4b61      	ldr	r3, [pc, #388]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d0f0      	beq.n	8005ce4 <HAL_RCC_OscConfig+0xe8>
 8005d02:	e014      	b.n	8005d2e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d04:	f7fd fa3c 	bl	8003180 <HAL_GetTick>
 8005d08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d0a:	e008      	b.n	8005d1e <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005d0c:	f7fd fa38 	bl	8003180 <HAL_GetTick>
 8005d10:	4602      	mov	r2, r0
 8005d12:	693b      	ldr	r3, [r7, #16]
 8005d14:	1ad3      	subs	r3, r2, r3
 8005d16:	2b64      	cmp	r3, #100	; 0x64
 8005d18:	d901      	bls.n	8005d1e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	e20b      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005d1e:	4b57      	ldr	r3, [pc, #348]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d1f0      	bne.n	8005d0c <HAL_RCC_OscConfig+0x110>
 8005d2a:	e000      	b.n	8005d2e <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005d2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f003 0302 	and.w	r3, r3, #2
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d069      	beq.n	8005e0e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005d3a:	4b50      	ldr	r3, [pc, #320]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005d3c:	689b      	ldr	r3, [r3, #8]
 8005d3e:	f003 030c 	and.w	r3, r3, #12
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d00b      	beq.n	8005d5e <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005d46:	4b4d      	ldr	r3, [pc, #308]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005d48:	689b      	ldr	r3, [r3, #8]
 8005d4a:	f003 030c 	and.w	r3, r3, #12
 8005d4e:	2b08      	cmp	r3, #8
 8005d50:	d11c      	bne.n	8005d8c <HAL_RCC_OscConfig+0x190>
 8005d52:	4b4a      	ldr	r3, [pc, #296]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005d54:	685b      	ldr	r3, [r3, #4]
 8005d56:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d116      	bne.n	8005d8c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d5e:	4b47      	ldr	r3, [pc, #284]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	f003 0302 	and.w	r3, r3, #2
 8005d66:	2b00      	cmp	r3, #0
 8005d68:	d005      	beq.n	8005d76 <HAL_RCC_OscConfig+0x17a>
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	68db      	ldr	r3, [r3, #12]
 8005d6e:	2b01      	cmp	r3, #1
 8005d70:	d001      	beq.n	8005d76 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005d72:	2301      	movs	r3, #1
 8005d74:	e1df      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d76:	4b41      	ldr	r3, [pc, #260]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	691b      	ldr	r3, [r3, #16]
 8005d82:	00db      	lsls	r3, r3, #3
 8005d84:	493d      	ldr	r1, [pc, #244]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005d86:	4313      	orrs	r3, r2
 8005d88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d8a:	e040      	b.n	8005e0e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	68db      	ldr	r3, [r3, #12]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d023      	beq.n	8005ddc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d94:	4b39      	ldr	r3, [pc, #228]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a38      	ldr	r2, [pc, #224]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005d9a:	f043 0301 	orr.w	r3, r3, #1
 8005d9e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005da0:	f7fd f9ee 	bl	8003180 <HAL_GetTick>
 8005da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005da6:	e008      	b.n	8005dba <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005da8:	f7fd f9ea 	bl	8003180 <HAL_GetTick>
 8005dac:	4602      	mov	r2, r0
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	1ad3      	subs	r3, r2, r3
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	d901      	bls.n	8005dba <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8005db6:	2303      	movs	r3, #3
 8005db8:	e1bd      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005dba:	4b30      	ldr	r3, [pc, #192]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 0302 	and.w	r3, r3, #2
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d0f0      	beq.n	8005da8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005dc6:	4b2d      	ldr	r3, [pc, #180]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	691b      	ldr	r3, [r3, #16]
 8005dd2:	00db      	lsls	r3, r3, #3
 8005dd4:	4929      	ldr	r1, [pc, #164]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	600b      	str	r3, [r1, #0]
 8005dda:	e018      	b.n	8005e0e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005ddc:	4b27      	ldr	r3, [pc, #156]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a26      	ldr	r2, [pc, #152]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005de2:	f023 0301 	bic.w	r3, r3, #1
 8005de6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005de8:	f7fd f9ca 	bl	8003180 <HAL_GetTick>
 8005dec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005dee:	e008      	b.n	8005e02 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005df0:	f7fd f9c6 	bl	8003180 <HAL_GetTick>
 8005df4:	4602      	mov	r2, r0
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	1ad3      	subs	r3, r2, r3
 8005dfa:	2b02      	cmp	r3, #2
 8005dfc:	d901      	bls.n	8005e02 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005dfe:	2303      	movs	r3, #3
 8005e00:	e199      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005e02:	4b1e      	ldr	r3, [pc, #120]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f003 0302 	and.w	r3, r3, #2
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d1f0      	bne.n	8005df0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f003 0308 	and.w	r3, r3, #8
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d038      	beq.n	8005e8c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	695b      	ldr	r3, [r3, #20]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d019      	beq.n	8005e56 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005e22:	4b16      	ldr	r3, [pc, #88]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005e24:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e26:	4a15      	ldr	r2, [pc, #84]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005e28:	f043 0301 	orr.w	r3, r3, #1
 8005e2c:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e2e:	f7fd f9a7 	bl	8003180 <HAL_GetTick>
 8005e32:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e34:	e008      	b.n	8005e48 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e36:	f7fd f9a3 	bl	8003180 <HAL_GetTick>
 8005e3a:	4602      	mov	r2, r0
 8005e3c:	693b      	ldr	r3, [r7, #16]
 8005e3e:	1ad3      	subs	r3, r2, r3
 8005e40:	2b02      	cmp	r3, #2
 8005e42:	d901      	bls.n	8005e48 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005e44:	2303      	movs	r3, #3
 8005e46:	e176      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005e48:	4b0c      	ldr	r3, [pc, #48]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005e4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e4c:	f003 0302 	and.w	r3, r3, #2
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d0f0      	beq.n	8005e36 <HAL_RCC_OscConfig+0x23a>
 8005e54:	e01a      	b.n	8005e8c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005e56:	4b09      	ldr	r3, [pc, #36]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005e58:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e5a:	4a08      	ldr	r2, [pc, #32]	; (8005e7c <HAL_RCC_OscConfig+0x280>)
 8005e5c:	f023 0301 	bic.w	r3, r3, #1
 8005e60:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e62:	f7fd f98d 	bl	8003180 <HAL_GetTick>
 8005e66:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e68:	e00a      	b.n	8005e80 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005e6a:	f7fd f989 	bl	8003180 <HAL_GetTick>
 8005e6e:	4602      	mov	r2, r0
 8005e70:	693b      	ldr	r3, [r7, #16]
 8005e72:	1ad3      	subs	r3, r2, r3
 8005e74:	2b02      	cmp	r3, #2
 8005e76:	d903      	bls.n	8005e80 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005e78:	2303      	movs	r3, #3
 8005e7a:	e15c      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
 8005e7c:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e80:	4b91      	ldr	r3, [pc, #580]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005e82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e84:	f003 0302 	and.w	r3, r3, #2
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d1ee      	bne.n	8005e6a <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 0304 	and.w	r3, r3, #4
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f000 80a4 	beq.w	8005fe2 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e9a:	4b8b      	ldr	r3, [pc, #556]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	d10d      	bne.n	8005ec2 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8005ea6:	4b88      	ldr	r3, [pc, #544]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eaa:	4a87      	ldr	r2, [pc, #540]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005eac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005eb0:	6413      	str	r3, [r2, #64]	; 0x40
 8005eb2:	4b85      	ldr	r3, [pc, #532]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005eb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eba:	60bb      	str	r3, [r7, #8]
 8005ebc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005ebe:	2301      	movs	r3, #1
 8005ec0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ec2:	4b82      	ldr	r3, [pc, #520]	; (80060cc <HAL_RCC_OscConfig+0x4d0>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d118      	bne.n	8005f00 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8005ece:	4b7f      	ldr	r3, [pc, #508]	; (80060cc <HAL_RCC_OscConfig+0x4d0>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	4a7e      	ldr	r2, [pc, #504]	; (80060cc <HAL_RCC_OscConfig+0x4d0>)
 8005ed4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ed8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005eda:	f7fd f951 	bl	8003180 <HAL_GetTick>
 8005ede:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ee0:	e008      	b.n	8005ef4 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ee2:	f7fd f94d 	bl	8003180 <HAL_GetTick>
 8005ee6:	4602      	mov	r2, r0
 8005ee8:	693b      	ldr	r3, [r7, #16]
 8005eea:	1ad3      	subs	r3, r2, r3
 8005eec:	2b64      	cmp	r3, #100	; 0x64
 8005eee:	d901      	bls.n	8005ef4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8005ef0:	2303      	movs	r3, #3
 8005ef2:	e120      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ef4:	4b75      	ldr	r3, [pc, #468]	; (80060cc <HAL_RCC_OscConfig+0x4d0>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d0f0      	beq.n	8005ee2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d106      	bne.n	8005f16 <HAL_RCC_OscConfig+0x31a>
 8005f08:	4b6f      	ldr	r3, [pc, #444]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f0a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f0c:	4a6e      	ldr	r2, [pc, #440]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f0e:	f043 0301 	orr.w	r3, r3, #1
 8005f12:	6713      	str	r3, [r2, #112]	; 0x70
 8005f14:	e02d      	b.n	8005f72 <HAL_RCC_OscConfig+0x376>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	689b      	ldr	r3, [r3, #8]
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d10c      	bne.n	8005f38 <HAL_RCC_OscConfig+0x33c>
 8005f1e:	4b6a      	ldr	r3, [pc, #424]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f22:	4a69      	ldr	r2, [pc, #420]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f24:	f023 0301 	bic.w	r3, r3, #1
 8005f28:	6713      	str	r3, [r2, #112]	; 0x70
 8005f2a:	4b67      	ldr	r3, [pc, #412]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f2e:	4a66      	ldr	r2, [pc, #408]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f30:	f023 0304 	bic.w	r3, r3, #4
 8005f34:	6713      	str	r3, [r2, #112]	; 0x70
 8005f36:	e01c      	b.n	8005f72 <HAL_RCC_OscConfig+0x376>
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	689b      	ldr	r3, [r3, #8]
 8005f3c:	2b05      	cmp	r3, #5
 8005f3e:	d10c      	bne.n	8005f5a <HAL_RCC_OscConfig+0x35e>
 8005f40:	4b61      	ldr	r3, [pc, #388]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f44:	4a60      	ldr	r2, [pc, #384]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f46:	f043 0304 	orr.w	r3, r3, #4
 8005f4a:	6713      	str	r3, [r2, #112]	; 0x70
 8005f4c:	4b5e      	ldr	r3, [pc, #376]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f50:	4a5d      	ldr	r2, [pc, #372]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f52:	f043 0301 	orr.w	r3, r3, #1
 8005f56:	6713      	str	r3, [r2, #112]	; 0x70
 8005f58:	e00b      	b.n	8005f72 <HAL_RCC_OscConfig+0x376>
 8005f5a:	4b5b      	ldr	r3, [pc, #364]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f5e:	4a5a      	ldr	r2, [pc, #360]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f60:	f023 0301 	bic.w	r3, r3, #1
 8005f64:	6713      	str	r3, [r2, #112]	; 0x70
 8005f66:	4b58      	ldr	r3, [pc, #352]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f6a:	4a57      	ldr	r2, [pc, #348]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f6c:	f023 0304 	bic.w	r3, r3, #4
 8005f70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d015      	beq.n	8005fa6 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f7a:	f7fd f901 	bl	8003180 <HAL_GetTick>
 8005f7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f80:	e00a      	b.n	8005f98 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005f82:	f7fd f8fd 	bl	8003180 <HAL_GetTick>
 8005f86:	4602      	mov	r2, r0
 8005f88:	693b      	ldr	r3, [r7, #16]
 8005f8a:	1ad3      	subs	r3, r2, r3
 8005f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d901      	bls.n	8005f98 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005f94:	2303      	movs	r3, #3
 8005f96:	e0ce      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f98:	4b4b      	ldr	r3, [pc, #300]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005f9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f9c:	f003 0302 	and.w	r3, r3, #2
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d0ee      	beq.n	8005f82 <HAL_RCC_OscConfig+0x386>
 8005fa4:	e014      	b.n	8005fd0 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005fa6:	f7fd f8eb 	bl	8003180 <HAL_GetTick>
 8005faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fac:	e00a      	b.n	8005fc4 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005fae:	f7fd f8e7 	bl	8003180 <HAL_GetTick>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	693b      	ldr	r3, [r7, #16]
 8005fb6:	1ad3      	subs	r3, r2, r3
 8005fb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8005fbc:	4293      	cmp	r3, r2
 8005fbe:	d901      	bls.n	8005fc4 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005fc0:	2303      	movs	r3, #3
 8005fc2:	e0b8      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005fc4:	4b40      	ldr	r3, [pc, #256]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005fc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005fc8:	f003 0302 	and.w	r3, r3, #2
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d1ee      	bne.n	8005fae <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005fd0:	7dfb      	ldrb	r3, [r7, #23]
 8005fd2:	2b01      	cmp	r3, #1
 8005fd4:	d105      	bne.n	8005fe2 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005fd6:	4b3c      	ldr	r3, [pc, #240]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005fd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fda:	4a3b      	ldr	r2, [pc, #236]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005fdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fe0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	699b      	ldr	r3, [r3, #24]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f000 80a4 	beq.w	8006134 <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005fec:	4b36      	ldr	r3, [pc, #216]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f003 030c 	and.w	r3, r3, #12
 8005ff4:	2b08      	cmp	r3, #8
 8005ff6:	d06b      	beq.n	80060d0 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	699b      	ldr	r3, [r3, #24]
 8005ffc:	2b02      	cmp	r3, #2
 8005ffe:	d149      	bne.n	8006094 <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006000:	4b31      	ldr	r3, [pc, #196]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a30      	ldr	r2, [pc, #192]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8006006:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800600a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800600c:	f7fd f8b8 	bl	8003180 <HAL_GetTick>
 8006010:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006012:	e008      	b.n	8006026 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006014:	f7fd f8b4 	bl	8003180 <HAL_GetTick>
 8006018:	4602      	mov	r2, r0
 800601a:	693b      	ldr	r3, [r7, #16]
 800601c:	1ad3      	subs	r3, r2, r3
 800601e:	2b02      	cmp	r3, #2
 8006020:	d901      	bls.n	8006026 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8006022:	2303      	movs	r3, #3
 8006024:	e087      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006026:	4b28      	ldr	r3, [pc, #160]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800602e:	2b00      	cmp	r3, #0
 8006030:	d1f0      	bne.n	8006014 <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	69da      	ldr	r2, [r3, #28]
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	6a1b      	ldr	r3, [r3, #32]
 800603a:	431a      	orrs	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006040:	019b      	lsls	r3, r3, #6
 8006042:	431a      	orrs	r2, r3
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006048:	085b      	lsrs	r3, r3, #1
 800604a:	3b01      	subs	r3, #1
 800604c:	041b      	lsls	r3, r3, #16
 800604e:	431a      	orrs	r2, r3
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006054:	061b      	lsls	r3, r3, #24
 8006056:	4313      	orrs	r3, r2
 8006058:	4a1b      	ldr	r2, [pc, #108]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 800605a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800605e:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006060:	4b19      	ldr	r3, [pc, #100]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a18      	ldr	r2, [pc, #96]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8006066:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800606a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800606c:	f7fd f888 	bl	8003180 <HAL_GetTick>
 8006070:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006072:	e008      	b.n	8006086 <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006074:	f7fd f884 	bl	8003180 <HAL_GetTick>
 8006078:	4602      	mov	r2, r0
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	1ad3      	subs	r3, r2, r3
 800607e:	2b02      	cmp	r3, #2
 8006080:	d901      	bls.n	8006086 <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 8006082:	2303      	movs	r3, #3
 8006084:	e057      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006086:	4b10      	ldr	r3, [pc, #64]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800608e:	2b00      	cmp	r3, #0
 8006090:	d0f0      	beq.n	8006074 <HAL_RCC_OscConfig+0x478>
 8006092:	e04f      	b.n	8006134 <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006094:	4b0c      	ldr	r3, [pc, #48]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4a0b      	ldr	r2, [pc, #44]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 800609a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800609e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060a0:	f7fd f86e 	bl	8003180 <HAL_GetTick>
 80060a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060a6:	e008      	b.n	80060ba <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060a8:	f7fd f86a 	bl	8003180 <HAL_GetTick>
 80060ac:	4602      	mov	r2, r0
 80060ae:	693b      	ldr	r3, [r7, #16]
 80060b0:	1ad3      	subs	r3, r2, r3
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d901      	bls.n	80060ba <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 80060b6:	2303      	movs	r3, #3
 80060b8:	e03d      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80060ba:	4b03      	ldr	r3, [pc, #12]	; (80060c8 <HAL_RCC_OscConfig+0x4cc>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d1f0      	bne.n	80060a8 <HAL_RCC_OscConfig+0x4ac>
 80060c6:	e035      	b.n	8006134 <HAL_RCC_OscConfig+0x538>
 80060c8:	40023800 	.word	0x40023800
 80060cc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80060d0:	4b1b      	ldr	r3, [pc, #108]	; (8006140 <HAL_RCC_OscConfig+0x544>)
 80060d2:	685b      	ldr	r3, [r3, #4]
 80060d4:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	699b      	ldr	r3, [r3, #24]
 80060da:	2b01      	cmp	r3, #1
 80060dc:	d028      	beq.n	8006130 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d121      	bne.n	8006130 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80060f6:	429a      	cmp	r2, r3
 80060f8:	d11a      	bne.n	8006130 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80060fa:	68fa      	ldr	r2, [r7, #12]
 80060fc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006100:	4013      	ands	r3, r2
 8006102:	687a      	ldr	r2, [r7, #4]
 8006104:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006106:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006108:	4293      	cmp	r3, r2
 800610a:	d111      	bne.n	8006130 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006116:	085b      	lsrs	r3, r3, #1
 8006118:	3b01      	subs	r3, #1
 800611a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800611c:	429a      	cmp	r2, r3
 800611e:	d107      	bne.n	8006130 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800612a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800612c:	429a      	cmp	r2, r3
 800612e:	d001      	beq.n	8006134 <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8006130:	2301      	movs	r3, #1
 8006132:	e000      	b.n	8006136 <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 8006134:	2300      	movs	r3, #0
}
 8006136:	4618      	mov	r0, r3
 8006138:	3718      	adds	r7, #24
 800613a:	46bd      	mov	sp, r7
 800613c:	bd80      	pop	{r7, pc}
 800613e:	bf00      	nop
 8006140:	40023800 	.word	0x40023800

08006144 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b084      	sub	sp, #16
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
 800614c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800614e:	2300      	movs	r3, #0
 8006150:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d101      	bne.n	800615c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006158:	2301      	movs	r3, #1
 800615a:	e0d0      	b.n	80062fe <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800615c:	4b6a      	ldr	r3, [pc, #424]	; (8006308 <HAL_RCC_ClockConfig+0x1c4>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f003 030f 	and.w	r3, r3, #15
 8006164:	683a      	ldr	r2, [r7, #0]
 8006166:	429a      	cmp	r2, r3
 8006168:	d910      	bls.n	800618c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800616a:	4b67      	ldr	r3, [pc, #412]	; (8006308 <HAL_RCC_ClockConfig+0x1c4>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	f023 020f 	bic.w	r2, r3, #15
 8006172:	4965      	ldr	r1, [pc, #404]	; (8006308 <HAL_RCC_ClockConfig+0x1c4>)
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	4313      	orrs	r3, r2
 8006178:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800617a:	4b63      	ldr	r3, [pc, #396]	; (8006308 <HAL_RCC_ClockConfig+0x1c4>)
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	f003 030f 	and.w	r3, r3, #15
 8006182:	683a      	ldr	r2, [r7, #0]
 8006184:	429a      	cmp	r2, r3
 8006186:	d001      	beq.n	800618c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006188:	2301      	movs	r3, #1
 800618a:	e0b8      	b.n	80062fe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	f003 0302 	and.w	r3, r3, #2
 8006194:	2b00      	cmp	r3, #0
 8006196:	d020      	beq.n	80061da <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f003 0304 	and.w	r3, r3, #4
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d005      	beq.n	80061b0 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80061a4:	4b59      	ldr	r3, [pc, #356]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	4a58      	ldr	r2, [pc, #352]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 80061aa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80061ae:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f003 0308 	and.w	r3, r3, #8
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d005      	beq.n	80061c8 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80061bc:	4b53      	ldr	r3, [pc, #332]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 80061be:	689b      	ldr	r3, [r3, #8]
 80061c0:	4a52      	ldr	r2, [pc, #328]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 80061c2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80061c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80061c8:	4b50      	ldr	r3, [pc, #320]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 80061ca:	689b      	ldr	r3, [r3, #8]
 80061cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	689b      	ldr	r3, [r3, #8]
 80061d4:	494d      	ldr	r1, [pc, #308]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 80061d6:	4313      	orrs	r3, r2
 80061d8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f003 0301 	and.w	r3, r3, #1
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d040      	beq.n	8006268 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	685b      	ldr	r3, [r3, #4]
 80061ea:	2b01      	cmp	r3, #1
 80061ec:	d107      	bne.n	80061fe <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80061ee:	4b47      	ldr	r3, [pc, #284]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d115      	bne.n	8006226 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80061fa:	2301      	movs	r3, #1
 80061fc:	e07f      	b.n	80062fe <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	685b      	ldr	r3, [r3, #4]
 8006202:	2b02      	cmp	r3, #2
 8006204:	d107      	bne.n	8006216 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006206:	4b41      	ldr	r3, [pc, #260]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800620e:	2b00      	cmp	r3, #0
 8006210:	d109      	bne.n	8006226 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e073      	b.n	80062fe <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006216:	4b3d      	ldr	r3, [pc, #244]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f003 0302 	and.w	r3, r3, #2
 800621e:	2b00      	cmp	r3, #0
 8006220:	d101      	bne.n	8006226 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e06b      	b.n	80062fe <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006226:	4b39      	ldr	r3, [pc, #228]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	f023 0203 	bic.w	r2, r3, #3
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	685b      	ldr	r3, [r3, #4]
 8006232:	4936      	ldr	r1, [pc, #216]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 8006234:	4313      	orrs	r3, r2
 8006236:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006238:	f7fc ffa2 	bl	8003180 <HAL_GetTick>
 800623c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800623e:	e00a      	b.n	8006256 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006240:	f7fc ff9e 	bl	8003180 <HAL_GetTick>
 8006244:	4602      	mov	r2, r0
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	1ad3      	subs	r3, r2, r3
 800624a:	f241 3288 	movw	r2, #5000	; 0x1388
 800624e:	4293      	cmp	r3, r2
 8006250:	d901      	bls.n	8006256 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006252:	2303      	movs	r3, #3
 8006254:	e053      	b.n	80062fe <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006256:	4b2d      	ldr	r3, [pc, #180]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 8006258:	689b      	ldr	r3, [r3, #8]
 800625a:	f003 020c 	and.w	r2, r3, #12
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	685b      	ldr	r3, [r3, #4]
 8006262:	009b      	lsls	r3, r3, #2
 8006264:	429a      	cmp	r2, r3
 8006266:	d1eb      	bne.n	8006240 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006268:	4b27      	ldr	r3, [pc, #156]	; (8006308 <HAL_RCC_ClockConfig+0x1c4>)
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f003 030f 	and.w	r3, r3, #15
 8006270:	683a      	ldr	r2, [r7, #0]
 8006272:	429a      	cmp	r2, r3
 8006274:	d210      	bcs.n	8006298 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006276:	4b24      	ldr	r3, [pc, #144]	; (8006308 <HAL_RCC_ClockConfig+0x1c4>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f023 020f 	bic.w	r2, r3, #15
 800627e:	4922      	ldr	r1, [pc, #136]	; (8006308 <HAL_RCC_ClockConfig+0x1c4>)
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	4313      	orrs	r3, r2
 8006284:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006286:	4b20      	ldr	r3, [pc, #128]	; (8006308 <HAL_RCC_ClockConfig+0x1c4>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	f003 030f 	and.w	r3, r3, #15
 800628e:	683a      	ldr	r2, [r7, #0]
 8006290:	429a      	cmp	r2, r3
 8006292:	d001      	beq.n	8006298 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006294:	2301      	movs	r3, #1
 8006296:	e032      	b.n	80062fe <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f003 0304 	and.w	r3, r3, #4
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d008      	beq.n	80062b6 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062a4:	4b19      	ldr	r3, [pc, #100]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 80062a6:	689b      	ldr	r3, [r3, #8]
 80062a8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	4916      	ldr	r1, [pc, #88]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 80062b2:	4313      	orrs	r3, r2
 80062b4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 0308 	and.w	r3, r3, #8
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d009      	beq.n	80062d6 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80062c2:	4b12      	ldr	r3, [pc, #72]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 80062c4:	689b      	ldr	r3, [r3, #8]
 80062c6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	691b      	ldr	r3, [r3, #16]
 80062ce:	00db      	lsls	r3, r3, #3
 80062d0:	490e      	ldr	r1, [pc, #56]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 80062d2:	4313      	orrs	r3, r2
 80062d4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80062d6:	f000 f821 	bl	800631c <HAL_RCC_GetSysClockFreq>
 80062da:	4602      	mov	r2, r0
 80062dc:	4b0b      	ldr	r3, [pc, #44]	; (800630c <HAL_RCC_ClockConfig+0x1c8>)
 80062de:	689b      	ldr	r3, [r3, #8]
 80062e0:	091b      	lsrs	r3, r3, #4
 80062e2:	f003 030f 	and.w	r3, r3, #15
 80062e6:	490a      	ldr	r1, [pc, #40]	; (8006310 <HAL_RCC_ClockConfig+0x1cc>)
 80062e8:	5ccb      	ldrb	r3, [r1, r3]
 80062ea:	fa22 f303 	lsr.w	r3, r2, r3
 80062ee:	4a09      	ldr	r2, [pc, #36]	; (8006314 <HAL_RCC_ClockConfig+0x1d0>)
 80062f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80062f2:	4b09      	ldr	r3, [pc, #36]	; (8006318 <HAL_RCC_ClockConfig+0x1d4>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	4618      	mov	r0, r3
 80062f8:	f7fc fefe 	bl	80030f8 <HAL_InitTick>

  return HAL_OK;
 80062fc:	2300      	movs	r3, #0
}
 80062fe:	4618      	mov	r0, r3
 8006300:	3710      	adds	r7, #16
 8006302:	46bd      	mov	sp, r7
 8006304:	bd80      	pop	{r7, pc}
 8006306:	bf00      	nop
 8006308:	40023c00 	.word	0x40023c00
 800630c:	40023800 	.word	0x40023800
 8006310:	0800e7c0 	.word	0x0800e7c0
 8006314:	20000004 	.word	0x20000004
 8006318:	20000008 	.word	0x20000008

0800631c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800631c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006320:	b094      	sub	sp, #80	; 0x50
 8006322:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006324:	2300      	movs	r3, #0
 8006326:	647b      	str	r3, [r7, #68]	; 0x44
 8006328:	2300      	movs	r3, #0
 800632a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800632c:	2300      	movs	r3, #0
 800632e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8006330:	2300      	movs	r3, #0
 8006332:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006334:	4b79      	ldr	r3, [pc, #484]	; (800651c <HAL_RCC_GetSysClockFreq+0x200>)
 8006336:	689b      	ldr	r3, [r3, #8]
 8006338:	f003 030c 	and.w	r3, r3, #12
 800633c:	2b08      	cmp	r3, #8
 800633e:	d00d      	beq.n	800635c <HAL_RCC_GetSysClockFreq+0x40>
 8006340:	2b08      	cmp	r3, #8
 8006342:	f200 80e1 	bhi.w	8006508 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006346:	2b00      	cmp	r3, #0
 8006348:	d002      	beq.n	8006350 <HAL_RCC_GetSysClockFreq+0x34>
 800634a:	2b04      	cmp	r3, #4
 800634c:	d003      	beq.n	8006356 <HAL_RCC_GetSysClockFreq+0x3a>
 800634e:	e0db      	b.n	8006508 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006350:	4b73      	ldr	r3, [pc, #460]	; (8006520 <HAL_RCC_GetSysClockFreq+0x204>)
 8006352:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006354:	e0db      	b.n	800650e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006356:	4b73      	ldr	r3, [pc, #460]	; (8006524 <HAL_RCC_GetSysClockFreq+0x208>)
 8006358:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800635a:	e0d8      	b.n	800650e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800635c:	4b6f      	ldr	r3, [pc, #444]	; (800651c <HAL_RCC_GetSysClockFreq+0x200>)
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006364:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006366:	4b6d      	ldr	r3, [pc, #436]	; (800651c <HAL_RCC_GetSysClockFreq+0x200>)
 8006368:	685b      	ldr	r3, [r3, #4]
 800636a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800636e:	2b00      	cmp	r3, #0
 8006370:	d063      	beq.n	800643a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006372:	4b6a      	ldr	r3, [pc, #424]	; (800651c <HAL_RCC_GetSysClockFreq+0x200>)
 8006374:	685b      	ldr	r3, [r3, #4]
 8006376:	099b      	lsrs	r3, r3, #6
 8006378:	2200      	movs	r2, #0
 800637a:	63bb      	str	r3, [r7, #56]	; 0x38
 800637c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800637e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006380:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006384:	633b      	str	r3, [r7, #48]	; 0x30
 8006386:	2300      	movs	r3, #0
 8006388:	637b      	str	r3, [r7, #52]	; 0x34
 800638a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800638e:	4622      	mov	r2, r4
 8006390:	462b      	mov	r3, r5
 8006392:	f04f 0000 	mov.w	r0, #0
 8006396:	f04f 0100 	mov.w	r1, #0
 800639a:	0159      	lsls	r1, r3, #5
 800639c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80063a0:	0150      	lsls	r0, r2, #5
 80063a2:	4602      	mov	r2, r0
 80063a4:	460b      	mov	r3, r1
 80063a6:	4621      	mov	r1, r4
 80063a8:	1a51      	subs	r1, r2, r1
 80063aa:	6139      	str	r1, [r7, #16]
 80063ac:	4629      	mov	r1, r5
 80063ae:	eb63 0301 	sbc.w	r3, r3, r1
 80063b2:	617b      	str	r3, [r7, #20]
 80063b4:	f04f 0200 	mov.w	r2, #0
 80063b8:	f04f 0300 	mov.w	r3, #0
 80063bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80063c0:	4659      	mov	r1, fp
 80063c2:	018b      	lsls	r3, r1, #6
 80063c4:	4651      	mov	r1, sl
 80063c6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80063ca:	4651      	mov	r1, sl
 80063cc:	018a      	lsls	r2, r1, #6
 80063ce:	4651      	mov	r1, sl
 80063d0:	ebb2 0801 	subs.w	r8, r2, r1
 80063d4:	4659      	mov	r1, fp
 80063d6:	eb63 0901 	sbc.w	r9, r3, r1
 80063da:	f04f 0200 	mov.w	r2, #0
 80063de:	f04f 0300 	mov.w	r3, #0
 80063e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80063e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80063ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80063ee:	4690      	mov	r8, r2
 80063f0:	4699      	mov	r9, r3
 80063f2:	4623      	mov	r3, r4
 80063f4:	eb18 0303 	adds.w	r3, r8, r3
 80063f8:	60bb      	str	r3, [r7, #8]
 80063fa:	462b      	mov	r3, r5
 80063fc:	eb49 0303 	adc.w	r3, r9, r3
 8006400:	60fb      	str	r3, [r7, #12]
 8006402:	f04f 0200 	mov.w	r2, #0
 8006406:	f04f 0300 	mov.w	r3, #0
 800640a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800640e:	4629      	mov	r1, r5
 8006410:	024b      	lsls	r3, r1, #9
 8006412:	4621      	mov	r1, r4
 8006414:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006418:	4621      	mov	r1, r4
 800641a:	024a      	lsls	r2, r1, #9
 800641c:	4610      	mov	r0, r2
 800641e:	4619      	mov	r1, r3
 8006420:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006422:	2200      	movs	r2, #0
 8006424:	62bb      	str	r3, [r7, #40]	; 0x28
 8006426:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006428:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800642c:	f7fa fc9c 	bl	8000d68 <__aeabi_uldivmod>
 8006430:	4602      	mov	r2, r0
 8006432:	460b      	mov	r3, r1
 8006434:	4613      	mov	r3, r2
 8006436:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006438:	e058      	b.n	80064ec <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800643a:	4b38      	ldr	r3, [pc, #224]	; (800651c <HAL_RCC_GetSysClockFreq+0x200>)
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	099b      	lsrs	r3, r3, #6
 8006440:	2200      	movs	r2, #0
 8006442:	4618      	mov	r0, r3
 8006444:	4611      	mov	r1, r2
 8006446:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800644a:	623b      	str	r3, [r7, #32]
 800644c:	2300      	movs	r3, #0
 800644e:	627b      	str	r3, [r7, #36]	; 0x24
 8006450:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006454:	4642      	mov	r2, r8
 8006456:	464b      	mov	r3, r9
 8006458:	f04f 0000 	mov.w	r0, #0
 800645c:	f04f 0100 	mov.w	r1, #0
 8006460:	0159      	lsls	r1, r3, #5
 8006462:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006466:	0150      	lsls	r0, r2, #5
 8006468:	4602      	mov	r2, r0
 800646a:	460b      	mov	r3, r1
 800646c:	4641      	mov	r1, r8
 800646e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006472:	4649      	mov	r1, r9
 8006474:	eb63 0b01 	sbc.w	fp, r3, r1
 8006478:	f04f 0200 	mov.w	r2, #0
 800647c:	f04f 0300 	mov.w	r3, #0
 8006480:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006484:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006488:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800648c:	ebb2 040a 	subs.w	r4, r2, sl
 8006490:	eb63 050b 	sbc.w	r5, r3, fp
 8006494:	f04f 0200 	mov.w	r2, #0
 8006498:	f04f 0300 	mov.w	r3, #0
 800649c:	00eb      	lsls	r3, r5, #3
 800649e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80064a2:	00e2      	lsls	r2, r4, #3
 80064a4:	4614      	mov	r4, r2
 80064a6:	461d      	mov	r5, r3
 80064a8:	4643      	mov	r3, r8
 80064aa:	18e3      	adds	r3, r4, r3
 80064ac:	603b      	str	r3, [r7, #0]
 80064ae:	464b      	mov	r3, r9
 80064b0:	eb45 0303 	adc.w	r3, r5, r3
 80064b4:	607b      	str	r3, [r7, #4]
 80064b6:	f04f 0200 	mov.w	r2, #0
 80064ba:	f04f 0300 	mov.w	r3, #0
 80064be:	e9d7 4500 	ldrd	r4, r5, [r7]
 80064c2:	4629      	mov	r1, r5
 80064c4:	028b      	lsls	r3, r1, #10
 80064c6:	4621      	mov	r1, r4
 80064c8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80064cc:	4621      	mov	r1, r4
 80064ce:	028a      	lsls	r2, r1, #10
 80064d0:	4610      	mov	r0, r2
 80064d2:	4619      	mov	r1, r3
 80064d4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80064d6:	2200      	movs	r2, #0
 80064d8:	61bb      	str	r3, [r7, #24]
 80064da:	61fa      	str	r2, [r7, #28]
 80064dc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80064e0:	f7fa fc42 	bl	8000d68 <__aeabi_uldivmod>
 80064e4:	4602      	mov	r2, r0
 80064e6:	460b      	mov	r3, r1
 80064e8:	4613      	mov	r3, r2
 80064ea:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80064ec:	4b0b      	ldr	r3, [pc, #44]	; (800651c <HAL_RCC_GetSysClockFreq+0x200>)
 80064ee:	685b      	ldr	r3, [r3, #4]
 80064f0:	0c1b      	lsrs	r3, r3, #16
 80064f2:	f003 0303 	and.w	r3, r3, #3
 80064f6:	3301      	adds	r3, #1
 80064f8:	005b      	lsls	r3, r3, #1
 80064fa:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 80064fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80064fe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006500:	fbb2 f3f3 	udiv	r3, r2, r3
 8006504:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006506:	e002      	b.n	800650e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006508:	4b05      	ldr	r3, [pc, #20]	; (8006520 <HAL_RCC_GetSysClockFreq+0x204>)
 800650a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800650c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800650e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006510:	4618      	mov	r0, r3
 8006512:	3750      	adds	r7, #80	; 0x50
 8006514:	46bd      	mov	sp, r7
 8006516:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800651a:	bf00      	nop
 800651c:	40023800 	.word	0x40023800
 8006520:	00f42400 	.word	0x00f42400
 8006524:	007a1200 	.word	0x007a1200

08006528 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006528:	b480      	push	{r7}
 800652a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800652c:	4b03      	ldr	r3, [pc, #12]	; (800653c <HAL_RCC_GetHCLKFreq+0x14>)
 800652e:	681b      	ldr	r3, [r3, #0]
}
 8006530:	4618      	mov	r0, r3
 8006532:	46bd      	mov	sp, r7
 8006534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006538:	4770      	bx	lr
 800653a:	bf00      	nop
 800653c:	20000004 	.word	0x20000004

08006540 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006540:	b580      	push	{r7, lr}
 8006542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006544:	f7ff fff0 	bl	8006528 <HAL_RCC_GetHCLKFreq>
 8006548:	4602      	mov	r2, r0
 800654a:	4b05      	ldr	r3, [pc, #20]	; (8006560 <HAL_RCC_GetPCLK1Freq+0x20>)
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	0a9b      	lsrs	r3, r3, #10
 8006550:	f003 0307 	and.w	r3, r3, #7
 8006554:	4903      	ldr	r1, [pc, #12]	; (8006564 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006556:	5ccb      	ldrb	r3, [r1, r3]
 8006558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800655c:	4618      	mov	r0, r3
 800655e:	bd80      	pop	{r7, pc}
 8006560:	40023800 	.word	0x40023800
 8006564:	0800e7d0 	.word	0x0800e7d0

08006568 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006568:	b580      	push	{r7, lr}
 800656a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800656c:	f7ff ffdc 	bl	8006528 <HAL_RCC_GetHCLKFreq>
 8006570:	4602      	mov	r2, r0
 8006572:	4b05      	ldr	r3, [pc, #20]	; (8006588 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006574:	689b      	ldr	r3, [r3, #8]
 8006576:	0b5b      	lsrs	r3, r3, #13
 8006578:	f003 0307 	and.w	r3, r3, #7
 800657c:	4903      	ldr	r1, [pc, #12]	; (800658c <HAL_RCC_GetPCLK2Freq+0x24>)
 800657e:	5ccb      	ldrb	r3, [r1, r3]
 8006580:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006584:	4618      	mov	r0, r3
 8006586:	bd80      	pop	{r7, pc}
 8006588:	40023800 	.word	0x40023800
 800658c:	0800e7d0 	.word	0x0800e7d0

08006590 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b088      	sub	sp, #32
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8006598:	2300      	movs	r3, #0
 800659a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800659c:	2300      	movs	r3, #0
 800659e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80065a0:	2300      	movs	r3, #0
 80065a2:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80065a4:	2300      	movs	r3, #0
 80065a6:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80065a8:	2300      	movs	r3, #0
 80065aa:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f003 0301 	and.w	r3, r3, #1
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d012      	beq.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80065b8:	4b69      	ldr	r3, [pc, #420]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80065ba:	689b      	ldr	r3, [r3, #8]
 80065bc:	4a68      	ldr	r2, [pc, #416]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80065be:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80065c2:	6093      	str	r3, [r2, #8]
 80065c4:	4b66      	ldr	r3, [pc, #408]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80065c6:	689a      	ldr	r2, [r3, #8]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065cc:	4964      	ldr	r1, [pc, #400]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80065ce:	4313      	orrs	r3, r2
 80065d0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d101      	bne.n	80065de <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80065da:	2301      	movs	r3, #1
 80065dc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d017      	beq.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80065ea:	4b5d      	ldr	r3, [pc, #372]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80065ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80065f0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065f8:	4959      	ldr	r1, [pc, #356]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80065fa:	4313      	orrs	r3, r2
 80065fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006604:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006608:	d101      	bne.n	800660e <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800660a:	2301      	movs	r3, #1
 800660c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006612:	2b00      	cmp	r3, #0
 8006614:	d101      	bne.n	800661a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8006616:	2301      	movs	r3, #1
 8006618:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006622:	2b00      	cmp	r3, #0
 8006624:	d017      	beq.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006626:	4b4e      	ldr	r3, [pc, #312]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006628:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800662c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006634:	494a      	ldr	r1, [pc, #296]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006636:	4313      	orrs	r3, r2
 8006638:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006640:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006644:	d101      	bne.n	800664a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8006646:	2301      	movs	r3, #1
 8006648:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800664e:	2b00      	cmp	r3, #0
 8006650:	d101      	bne.n	8006656 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8006652:	2301      	movs	r3, #1
 8006654:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800665e:	2b00      	cmp	r3, #0
 8006660:	d001      	beq.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8006662:	2301      	movs	r3, #1
 8006664:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f003 0320 	and.w	r3, r3, #32
 800666e:	2b00      	cmp	r3, #0
 8006670:	f000 808b 	beq.w	800678a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006674:	4b3a      	ldr	r3, [pc, #232]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006678:	4a39      	ldr	r2, [pc, #228]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800667a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800667e:	6413      	str	r3, [r2, #64]	; 0x40
 8006680:	4b37      	ldr	r3, [pc, #220]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006684:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006688:	60bb      	str	r3, [r7, #8]
 800668a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800668c:	4b35      	ldr	r3, [pc, #212]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a34      	ldr	r2, [pc, #208]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8006692:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006696:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006698:	f7fc fd72 	bl	8003180 <HAL_GetTick>
 800669c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800669e:	e008      	b.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80066a0:	f7fc fd6e 	bl	8003180 <HAL_GetTick>
 80066a4:	4602      	mov	r2, r0
 80066a6:	697b      	ldr	r3, [r7, #20]
 80066a8:	1ad3      	subs	r3, r2, r3
 80066aa:	2b64      	cmp	r3, #100	; 0x64
 80066ac:	d901      	bls.n	80066b2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80066ae:	2303      	movs	r3, #3
 80066b0:	e357      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80066b2:	4b2c      	ldr	r3, [pc, #176]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d0f0      	beq.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80066be:	4b28      	ldr	r3, [pc, #160]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066c6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80066c8:	693b      	ldr	r3, [r7, #16]
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d035      	beq.n	800673a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066d6:	693a      	ldr	r2, [r7, #16]
 80066d8:	429a      	cmp	r2, r3
 80066da:	d02e      	beq.n	800673a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80066dc:	4b20      	ldr	r3, [pc, #128]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066e4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80066e6:	4b1e      	ldr	r3, [pc, #120]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066ea:	4a1d      	ldr	r2, [pc, #116]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066f0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80066f2:	4b1b      	ldr	r3, [pc, #108]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066f6:	4a1a      	ldr	r2, [pc, #104]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80066f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066fc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80066fe:	4a18      	ldr	r2, [pc, #96]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8006704:	4b16      	ldr	r3, [pc, #88]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006706:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006708:	f003 0301 	and.w	r3, r3, #1
 800670c:	2b01      	cmp	r3, #1
 800670e:	d114      	bne.n	800673a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006710:	f7fc fd36 	bl	8003180 <HAL_GetTick>
 8006714:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006716:	e00a      	b.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006718:	f7fc fd32 	bl	8003180 <HAL_GetTick>
 800671c:	4602      	mov	r2, r0
 800671e:	697b      	ldr	r3, [r7, #20]
 8006720:	1ad3      	subs	r3, r2, r3
 8006722:	f241 3288 	movw	r2, #5000	; 0x1388
 8006726:	4293      	cmp	r3, r2
 8006728:	d901      	bls.n	800672e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800672a:	2303      	movs	r3, #3
 800672c:	e319      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800672e:	4b0c      	ldr	r3, [pc, #48]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8006730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006732:	f003 0302 	and.w	r3, r3, #2
 8006736:	2b00      	cmp	r3, #0
 8006738:	d0ee      	beq.n	8006718 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800673e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006742:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006746:	d111      	bne.n	800676c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8006748:	4b05      	ldr	r3, [pc, #20]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800674a:	689b      	ldr	r3, [r3, #8]
 800674c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006754:	4b04      	ldr	r3, [pc, #16]	; (8006768 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8006756:	400b      	ands	r3, r1
 8006758:	4901      	ldr	r1, [pc, #4]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800675a:	4313      	orrs	r3, r2
 800675c:	608b      	str	r3, [r1, #8]
 800675e:	e00b      	b.n	8006778 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006760:	40023800 	.word	0x40023800
 8006764:	40007000 	.word	0x40007000
 8006768:	0ffffcff 	.word	0x0ffffcff
 800676c:	4baa      	ldr	r3, [pc, #680]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800676e:	689b      	ldr	r3, [r3, #8]
 8006770:	4aa9      	ldr	r2, [pc, #676]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006772:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006776:	6093      	str	r3, [r2, #8]
 8006778:	4ba7      	ldr	r3, [pc, #668]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800677a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006780:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006784:	49a4      	ldr	r1, [pc, #656]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006786:	4313      	orrs	r3, r2
 8006788:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 0310 	and.w	r3, r3, #16
 8006792:	2b00      	cmp	r3, #0
 8006794:	d010      	beq.n	80067b8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006796:	4ba0      	ldr	r3, [pc, #640]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006798:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800679c:	4a9e      	ldr	r2, [pc, #632]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800679e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80067a2:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 80067a6:	4b9c      	ldr	r3, [pc, #624]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067a8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b0:	4999      	ldr	r1, [pc, #612]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067b2:	4313      	orrs	r3, r2
 80067b4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d00a      	beq.n	80067da <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80067c4:	4b94      	ldr	r3, [pc, #592]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ca:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80067d2:	4991      	ldr	r1, [pc, #580]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067d4:	4313      	orrs	r3, r2
 80067d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d00a      	beq.n	80067fc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80067e6:	4b8c      	ldr	r3, [pc, #560]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ec:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80067f4:	4988      	ldr	r1, [pc, #544]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80067f6:	4313      	orrs	r3, r2
 80067f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00a      	beq.n	800681e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006808:	4b83      	ldr	r3, [pc, #524]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800680a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800680e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006816:	4980      	ldr	r1, [pc, #512]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006818:	4313      	orrs	r3, r2
 800681a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006826:	2b00      	cmp	r3, #0
 8006828:	d00a      	beq.n	8006840 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800682a:	4b7b      	ldr	r3, [pc, #492]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800682c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006830:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006838:	4977      	ldr	r1, [pc, #476]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800683a:	4313      	orrs	r3, r2
 800683c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006848:	2b00      	cmp	r3, #0
 800684a:	d00a      	beq.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800684c:	4b72      	ldr	r3, [pc, #456]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800684e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006852:	f023 0203 	bic.w	r2, r3, #3
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800685a:	496f      	ldr	r1, [pc, #444]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800685c:	4313      	orrs	r3, r2
 800685e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800686a:	2b00      	cmp	r3, #0
 800686c:	d00a      	beq.n	8006884 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800686e:	4b6a      	ldr	r3, [pc, #424]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006870:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006874:	f023 020c 	bic.w	r2, r3, #12
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800687c:	4966      	ldr	r1, [pc, #408]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800687e:	4313      	orrs	r3, r2
 8006880:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800688c:	2b00      	cmp	r3, #0
 800688e:	d00a      	beq.n	80068a6 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006890:	4b61      	ldr	r3, [pc, #388]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006892:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006896:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800689e:	495e      	ldr	r1, [pc, #376]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068a0:	4313      	orrs	r3, r2
 80068a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d00a      	beq.n	80068c8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80068b2:	4b59      	ldr	r3, [pc, #356]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068b8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068c0:	4955      	ldr	r1, [pc, #340]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068c2:	4313      	orrs	r3, r2
 80068c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d00a      	beq.n	80068ea <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80068d4:	4b50      	ldr	r3, [pc, #320]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068da:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80068e2:	494d      	ldr	r1, [pc, #308]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068e4:	4313      	orrs	r3, r2
 80068e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d00a      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80068f6:	4b48      	ldr	r3, [pc, #288]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80068f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80068fc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006904:	4944      	ldr	r1, [pc, #272]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006906:	4313      	orrs	r3, r2
 8006908:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006914:	2b00      	cmp	r3, #0
 8006916:	d00a      	beq.n	800692e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8006918:	4b3f      	ldr	r3, [pc, #252]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800691a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800691e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006926:	493c      	ldr	r1, [pc, #240]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006928:	4313      	orrs	r3, r2
 800692a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006936:	2b00      	cmp	r3, #0
 8006938:	d00a      	beq.n	8006950 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800693a:	4b37      	ldr	r3, [pc, #220]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800693c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006940:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006948:	4933      	ldr	r1, [pc, #204]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800694a:	4313      	orrs	r3, r2
 800694c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006958:	2b00      	cmp	r3, #0
 800695a:	d00a      	beq.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800695c:	4b2e      	ldr	r3, [pc, #184]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800695e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006962:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800696a:	492b      	ldr	r1, [pc, #172]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800696c:	4313      	orrs	r3, r2
 800696e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800697a:	2b00      	cmp	r3, #0
 800697c:	d011      	beq.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800697e:	4b26      	ldr	r3, [pc, #152]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006980:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006984:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800698c:	4922      	ldr	r1, [pc, #136]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 800698e:	4313      	orrs	r3, r2
 8006990:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006998:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800699c:	d101      	bne.n	80069a2 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800699e:	2301      	movs	r3, #1
 80069a0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f003 0308 	and.w	r3, r3, #8
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d001      	beq.n	80069b2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80069ae:	2301      	movs	r3, #1
 80069b0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d00a      	beq.n	80069d4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80069be:	4b16      	ldr	r3, [pc, #88]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069c4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80069cc:	4912      	ldr	r1, [pc, #72]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069ce:	4313      	orrs	r3, r2
 80069d0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d00b      	beq.n	80069f8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80069e0:	4b0d      	ldr	r3, [pc, #52]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80069e6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80069f0:	4909      	ldr	r1, [pc, #36]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 80069f2:	4313      	orrs	r3, r2
 80069f4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 80069f8:	69fb      	ldr	r3, [r7, #28]
 80069fa:	2b01      	cmp	r3, #1
 80069fc:	d006      	beq.n	8006a0c <HAL_RCCEx_PeriphCLKConfig+0x47c>
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	f000 80d9 	beq.w	8006bbe <HAL_RCCEx_PeriphCLKConfig+0x62e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006a0c:	4b02      	ldr	r3, [pc, #8]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	4a01      	ldr	r2, [pc, #4]	; (8006a18 <HAL_RCCEx_PeriphCLKConfig+0x488>)
 8006a12:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006a16:	e001      	b.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8006a18:	40023800 	.word	0x40023800
 8006a1c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a1e:	f7fc fbaf 	bl	8003180 <HAL_GetTick>
 8006a22:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006a24:	e008      	b.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006a26:	f7fc fbab 	bl	8003180 <HAL_GetTick>
 8006a2a:	4602      	mov	r2, r0
 8006a2c:	697b      	ldr	r3, [r7, #20]
 8006a2e:	1ad3      	subs	r3, r2, r3
 8006a30:	2b64      	cmp	r3, #100	; 0x64
 8006a32:	d901      	bls.n	8006a38 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006a34:	2303      	movs	r3, #3
 8006a36:	e194      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006a38:	4b6c      	ldr	r3, [pc, #432]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006a40:	2b00      	cmp	r3, #0
 8006a42:	d1f0      	bne.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x496>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f003 0301 	and.w	r3, r3, #1
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d021      	beq.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d11d      	bne.n	8006a94 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006a58:	4b64      	ldr	r3, [pc, #400]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a5e:	0c1b      	lsrs	r3, r3, #16
 8006a60:	f003 0303 	and.w	r3, r3, #3
 8006a64:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006a66:	4b61      	ldr	r3, [pc, #388]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006a6c:	0e1b      	lsrs	r3, r3, #24
 8006a6e:	f003 030f 	and.w	r3, r3, #15
 8006a72:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	019a      	lsls	r2, r3, #6
 8006a7a:	693b      	ldr	r3, [r7, #16]
 8006a7c:	041b      	lsls	r3, r3, #16
 8006a7e:	431a      	orrs	r2, r3
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	061b      	lsls	r3, r3, #24
 8006a84:	431a      	orrs	r2, r3
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	689b      	ldr	r3, [r3, #8]
 8006a8a:	071b      	lsls	r3, r3, #28
 8006a8c:	4957      	ldr	r1, [pc, #348]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d004      	beq.n	8006aaa <HAL_RCCEx_PeriphCLKConfig+0x51a>
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aa4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006aa8:	d00a      	beq.n	8006ac0 <HAL_RCCEx_PeriphCLKConfig+0x530>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d02e      	beq.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x584>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006aba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006abe:	d129      	bne.n	8006b14 <HAL_RCCEx_PeriphCLKConfig+0x584>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8006ac0:	4b4a      	ldr	r3, [pc, #296]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ac2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ac6:	0c1b      	lsrs	r3, r3, #16
 8006ac8:	f003 0303 	and.w	r3, r3, #3
 8006acc:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006ace:	4b47      	ldr	r3, [pc, #284]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006ad0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006ad4:	0f1b      	lsrs	r3, r3, #28
 8006ad6:	f003 0307 	and.w	r3, r3, #7
 8006ada:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	685b      	ldr	r3, [r3, #4]
 8006ae0:	019a      	lsls	r2, r3, #6
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	041b      	lsls	r3, r3, #16
 8006ae6:	431a      	orrs	r2, r3
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	68db      	ldr	r3, [r3, #12]
 8006aec:	061b      	lsls	r3, r3, #24
 8006aee:	431a      	orrs	r2, r3
 8006af0:	68fb      	ldr	r3, [r7, #12]
 8006af2:	071b      	lsls	r3, r3, #28
 8006af4:	493d      	ldr	r1, [pc, #244]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006af6:	4313      	orrs	r3, r2
 8006af8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8006afc:	4b3b      	ldr	r3, [pc, #236]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006afe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006b02:	f023 021f 	bic.w	r2, r3, #31
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006b0a:	3b01      	subs	r3, #1
 8006b0c:	4937      	ldr	r1, [pc, #220]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b0e:	4313      	orrs	r3, r2
 8006b10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d01d      	beq.n	8006b5c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006b20:	4b32      	ldr	r3, [pc, #200]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b22:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b26:	0e1b      	lsrs	r3, r3, #24
 8006b28:	f003 030f 	and.w	r3, r3, #15
 8006b2c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006b2e:	4b2f      	ldr	r3, [pc, #188]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006b34:	0f1b      	lsrs	r3, r3, #28
 8006b36:	f003 0307 	and.w	r3, r3, #7
 8006b3a:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	019a      	lsls	r2, r3, #6
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	691b      	ldr	r3, [r3, #16]
 8006b46:	041b      	lsls	r3, r3, #16
 8006b48:	431a      	orrs	r2, r3
 8006b4a:	693b      	ldr	r3, [r7, #16]
 8006b4c:	061b      	lsls	r3, r3, #24
 8006b4e:	431a      	orrs	r2, r3
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	071b      	lsls	r3, r3, #28
 8006b54:	4925      	ldr	r1, [pc, #148]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b56:	4313      	orrs	r3, r2
 8006b58:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d011      	beq.n	8006b8c <HAL_RCCEx_PeriphCLKConfig+0x5fc>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	685b      	ldr	r3, [r3, #4]
 8006b6c:	019a      	lsls	r2, r3, #6
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	691b      	ldr	r3, [r3, #16]
 8006b72:	041b      	lsls	r3, r3, #16
 8006b74:	431a      	orrs	r2, r3
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	68db      	ldr	r3, [r3, #12]
 8006b7a:	061b      	lsls	r3, r3, #24
 8006b7c:	431a      	orrs	r2, r3
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	071b      	lsls	r3, r3, #28
 8006b84:	4919      	ldr	r1, [pc, #100]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b86:	4313      	orrs	r3, r2
 8006b88:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8006b8c:	4b17      	ldr	r3, [pc, #92]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a16      	ldr	r2, [pc, #88]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006b92:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006b96:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b98:	f7fc faf2 	bl	8003180 <HAL_GetTick>
 8006b9c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006b9e:	e008      	b.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x622>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006ba0:	f7fc faee 	bl	8003180 <HAL_GetTick>
 8006ba4:	4602      	mov	r2, r0
 8006ba6:	697b      	ldr	r3, [r7, #20]
 8006ba8:	1ad3      	subs	r3, r2, r3
 8006baa:	2b64      	cmp	r3, #100	; 0x64
 8006bac:	d901      	bls.n	8006bb2 <HAL_RCCEx_PeriphCLKConfig+0x622>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006bae:	2303      	movs	r3, #3
 8006bb0:	e0d7      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8006bb2:	4b0e      	ldr	r3, [pc, #56]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d0f0      	beq.n	8006ba0 <HAL_RCCEx_PeriphCLKConfig+0x610>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8006bbe:	69bb      	ldr	r3, [r7, #24]
 8006bc0:	2b01      	cmp	r3, #1
 8006bc2:	f040 80cd 	bne.w	8006d60 <HAL_RCCEx_PeriphCLKConfig+0x7d0>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006bc6:	4b09      	ldr	r3, [pc, #36]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a08      	ldr	r2, [pc, #32]	; (8006bec <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006bcc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006bd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006bd2:	f7fc fad5 	bl	8003180 <HAL_GetTick>
 8006bd6:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006bd8:	e00a      	b.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x660>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006bda:	f7fc fad1 	bl	8003180 <HAL_GetTick>
 8006bde:	4602      	mov	r2, r0
 8006be0:	697b      	ldr	r3, [r7, #20]
 8006be2:	1ad3      	subs	r3, r2, r3
 8006be4:	2b64      	cmp	r3, #100	; 0x64
 8006be6:	d903      	bls.n	8006bf0 <HAL_RCCEx_PeriphCLKConfig+0x660>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006be8:	2303      	movs	r3, #3
 8006bea:	e0ba      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
 8006bec:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006bf0:	4b5e      	ldr	r3, [pc, #376]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006bf8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006bfc:	d0ed      	beq.n	8006bda <HAL_RCCEx_PeriphCLKConfig+0x64a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d003      	beq.n	8006c12 <HAL_RCCEx_PeriphCLKConfig+0x682>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c0e:	2b00      	cmp	r3, #0
 8006c10:	d009      	beq.n	8006c26 <HAL_RCCEx_PeriphCLKConfig+0x696>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d02e      	beq.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d12a      	bne.n	8006c7c <HAL_RCCEx_PeriphCLKConfig+0x6ec>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006c26:	4b51      	ldr	r3, [pc, #324]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c2c:	0c1b      	lsrs	r3, r3, #16
 8006c2e:	f003 0303 	and.w	r3, r3, #3
 8006c32:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006c34:	4b4d      	ldr	r3, [pc, #308]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c3a:	0f1b      	lsrs	r3, r3, #28
 8006c3c:	f003 0307 	and.w	r3, r3, #7
 8006c40:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	695b      	ldr	r3, [r3, #20]
 8006c46:	019a      	lsls	r2, r3, #6
 8006c48:	693b      	ldr	r3, [r7, #16]
 8006c4a:	041b      	lsls	r3, r3, #16
 8006c4c:	431a      	orrs	r2, r3
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	699b      	ldr	r3, [r3, #24]
 8006c52:	061b      	lsls	r3, r3, #24
 8006c54:	431a      	orrs	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	071b      	lsls	r3, r3, #28
 8006c5a:	4944      	ldr	r1, [pc, #272]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c5c:	4313      	orrs	r3, r2
 8006c5e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006c62:	4b42      	ldr	r3, [pc, #264]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c64:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006c68:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8006c6c:	687b      	ldr	r3, [r7, #4]
 8006c6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c70:	3b01      	subs	r3, #1
 8006c72:	021b      	lsls	r3, r3, #8
 8006c74:	493d      	ldr	r1, [pc, #244]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c76:	4313      	orrs	r3, r2
 8006c78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d022      	beq.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x73e>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006c8c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006c90:	d11d      	bne.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x73e>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006c92:	4b36      	ldr	r3, [pc, #216]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006c94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c98:	0e1b      	lsrs	r3, r3, #24
 8006c9a:	f003 030f 	and.w	r3, r3, #15
 8006c9e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006ca0:	4b32      	ldr	r3, [pc, #200]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ca6:	0f1b      	lsrs	r3, r3, #28
 8006ca8:	f003 0307 	and.w	r3, r3, #7
 8006cac:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	695b      	ldr	r3, [r3, #20]
 8006cb2:	019a      	lsls	r2, r3, #6
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6a1b      	ldr	r3, [r3, #32]
 8006cb8:	041b      	lsls	r3, r3, #16
 8006cba:	431a      	orrs	r2, r3
 8006cbc:	693b      	ldr	r3, [r7, #16]
 8006cbe:	061b      	lsls	r3, r3, #24
 8006cc0:	431a      	orrs	r2, r3
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	071b      	lsls	r3, r3, #28
 8006cc6:	4929      	ldr	r1, [pc, #164]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	f003 0308 	and.w	r3, r3, #8
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d028      	beq.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0x79c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8006cda:	4b24      	ldr	r3, [pc, #144]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006cdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ce0:	0e1b      	lsrs	r3, r3, #24
 8006ce2:	f003 030f 	and.w	r3, r3, #15
 8006ce6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8006ce8:	4b20      	ldr	r3, [pc, #128]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006cea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cee:	0c1b      	lsrs	r3, r3, #16
 8006cf0:	f003 0303 	and.w	r3, r3, #3
 8006cf4:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	695b      	ldr	r3, [r3, #20]
 8006cfa:	019a      	lsls	r2, r3, #6
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	041b      	lsls	r3, r3, #16
 8006d00:	431a      	orrs	r2, r3
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	061b      	lsls	r3, r3, #24
 8006d06:	431a      	orrs	r2, r3
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	69db      	ldr	r3, [r3, #28]
 8006d0c:	071b      	lsls	r3, r3, #28
 8006d0e:	4917      	ldr	r1, [pc, #92]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d10:	4313      	orrs	r3, r2
 8006d12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8006d16:	4b15      	ldr	r3, [pc, #84]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006d1c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d24:	4911      	ldr	r1, [pc, #68]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d26:	4313      	orrs	r3, r2
 8006d28:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006d2c:	4b0f      	ldr	r3, [pc, #60]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a0e      	ldr	r2, [pc, #56]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006d38:	f7fc fa22 	bl	8003180 <HAL_GetTick>
 8006d3c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006d3e:	e008      	b.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006d40:	f7fc fa1e 	bl	8003180 <HAL_GetTick>
 8006d44:	4602      	mov	r2, r0
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	1ad3      	subs	r3, r2, r3
 8006d4a:	2b64      	cmp	r3, #100	; 0x64
 8006d4c:	d901      	bls.n	8006d52 <HAL_RCCEx_PeriphCLKConfig+0x7c2>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006d4e:	2303      	movs	r3, #3
 8006d50:	e007      	b.n	8006d62 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006d52:	4b06      	ldr	r3, [pc, #24]	; (8006d6c <HAL_RCCEx_PeriphCLKConfig+0x7dc>)
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006d5a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006d5e:	d1ef      	bne.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0x7b0>
      }
    }
  }
  return HAL_OK;
 8006d60:	2300      	movs	r3, #0
}
 8006d62:	4618      	mov	r0, r3
 8006d64:	3720      	adds	r7, #32
 8006d66:	46bd      	mov	sp, r7
 8006d68:	bd80      	pop	{r7, pc}
 8006d6a:	bf00      	nop
 8006d6c:	40023800 	.word	0x40023800

08006d70 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	b082      	sub	sp, #8
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d101      	bne.n	8006d82 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d7e:	2301      	movs	r3, #1
 8006d80:	e049      	b.n	8006e16 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d88:	b2db      	uxtb	r3, r3
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d106      	bne.n	8006d9c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	2200      	movs	r2, #0
 8006d92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d96:	6878      	ldr	r0, [r7, #4]
 8006d98:	f7fc f850 	bl	8002e3c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	2202      	movs	r2, #2
 8006da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	3304      	adds	r3, #4
 8006dac:	4619      	mov	r1, r3
 8006dae:	4610      	mov	r0, r2
 8006db0:	f000 fd30 	bl	8007814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2201      	movs	r2, #1
 8006db8:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	2201      	movs	r2, #1
 8006dc8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	2201      	movs	r2, #1
 8006dd0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2201      	movs	r2, #1
 8006de0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2201      	movs	r2, #1
 8006de8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2201      	movs	r2, #1
 8006df0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e14:	2300      	movs	r3, #0
}
 8006e16:	4618      	mov	r0, r3
 8006e18:	3708      	adds	r7, #8
 8006e1a:	46bd      	mov	sp, r7
 8006e1c:	bd80      	pop	{r7, pc}
	...

08006e20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e20:	b480      	push	{r7}
 8006e22:	b085      	sub	sp, #20
 8006e24:	af00      	add	r7, sp, #0
 8006e26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e2e:	b2db      	uxtb	r3, r3
 8006e30:	2b01      	cmp	r3, #1
 8006e32:	d001      	beq.n	8006e38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e34:	2301      	movs	r3, #1
 8006e36:	e054      	b.n	8006ee2 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2202      	movs	r2, #2
 8006e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68da      	ldr	r2, [r3, #12]
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	f042 0201 	orr.w	r2, r2, #1
 8006e4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	681b      	ldr	r3, [r3, #0]
 8006e54:	4a26      	ldr	r2, [pc, #152]	; (8006ef0 <HAL_TIM_Base_Start_IT+0xd0>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d022      	beq.n	8006ea0 <HAL_TIM_Base_Start_IT+0x80>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e62:	d01d      	beq.n	8006ea0 <HAL_TIM_Base_Start_IT+0x80>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	4a22      	ldr	r2, [pc, #136]	; (8006ef4 <HAL_TIM_Base_Start_IT+0xd4>)
 8006e6a:	4293      	cmp	r3, r2
 8006e6c:	d018      	beq.n	8006ea0 <HAL_TIM_Base_Start_IT+0x80>
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a21      	ldr	r2, [pc, #132]	; (8006ef8 <HAL_TIM_Base_Start_IT+0xd8>)
 8006e74:	4293      	cmp	r3, r2
 8006e76:	d013      	beq.n	8006ea0 <HAL_TIM_Base_Start_IT+0x80>
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	4a1f      	ldr	r2, [pc, #124]	; (8006efc <HAL_TIM_Base_Start_IT+0xdc>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d00e      	beq.n	8006ea0 <HAL_TIM_Base_Start_IT+0x80>
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	4a1e      	ldr	r2, [pc, #120]	; (8006f00 <HAL_TIM_Base_Start_IT+0xe0>)
 8006e88:	4293      	cmp	r3, r2
 8006e8a:	d009      	beq.n	8006ea0 <HAL_TIM_Base_Start_IT+0x80>
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	4a1c      	ldr	r2, [pc, #112]	; (8006f04 <HAL_TIM_Base_Start_IT+0xe4>)
 8006e92:	4293      	cmp	r3, r2
 8006e94:	d004      	beq.n	8006ea0 <HAL_TIM_Base_Start_IT+0x80>
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	4a1b      	ldr	r2, [pc, #108]	; (8006f08 <HAL_TIM_Base_Start_IT+0xe8>)
 8006e9c:	4293      	cmp	r3, r2
 8006e9e:	d115      	bne.n	8006ecc <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	689a      	ldr	r2, [r3, #8]
 8006ea6:	4b19      	ldr	r3, [pc, #100]	; (8006f0c <HAL_TIM_Base_Start_IT+0xec>)
 8006ea8:	4013      	ands	r3, r2
 8006eaa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2b06      	cmp	r3, #6
 8006eb0:	d015      	beq.n	8006ede <HAL_TIM_Base_Start_IT+0xbe>
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006eb8:	d011      	beq.n	8006ede <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f042 0201 	orr.w	r2, r2, #1
 8006ec8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eca:	e008      	b.n	8006ede <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f042 0201 	orr.w	r2, r2, #1
 8006eda:	601a      	str	r2, [r3, #0]
 8006edc:	e000      	b.n	8006ee0 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ede:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006ee0:	2300      	movs	r3, #0
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3714      	adds	r7, #20
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	40010000 	.word	0x40010000
 8006ef4:	40000400 	.word	0x40000400
 8006ef8:	40000800 	.word	0x40000800
 8006efc:	40000c00 	.word	0x40000c00
 8006f00:	40010400 	.word	0x40010400
 8006f04:	40014000 	.word	0x40014000
 8006f08:	40001800 	.word	0x40001800
 8006f0c:	00010007 	.word	0x00010007

08006f10 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f10:	b580      	push	{r7, lr}
 8006f12:	b082      	sub	sp, #8
 8006f14:	af00      	add	r7, sp, #0
 8006f16:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d101      	bne.n	8006f22 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f1e:	2301      	movs	r3, #1
 8006f20:	e049      	b.n	8006fb6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f28:	b2db      	uxtb	r3, r3
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d106      	bne.n	8006f3c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 f841 	bl	8006fbe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2202      	movs	r2, #2
 8006f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	3304      	adds	r3, #4
 8006f4c:	4619      	mov	r1, r3
 8006f4e:	4610      	mov	r0, r2
 8006f50:	f000 fc60 	bl	8007814 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2201      	movs	r2, #1
 8006f58:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2201      	movs	r2, #1
 8006f60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2201      	movs	r2, #1
 8006f68:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2201      	movs	r2, #1
 8006f70:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2201      	movs	r2, #1
 8006f78:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2201      	movs	r2, #1
 8006f88:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2201      	movs	r2, #1
 8006f90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	2201      	movs	r2, #1
 8006f98:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	2201      	movs	r2, #1
 8006fa8:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	2201      	movs	r2, #1
 8006fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fb4:	2300      	movs	r3, #0
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	3708      	adds	r7, #8
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}

08006fbe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006fbe:	b480      	push	{r7}
 8006fc0:	b083      	sub	sp, #12
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006fc6:	bf00      	nop
 8006fc8:	370c      	adds	r7, #12
 8006fca:	46bd      	mov	sp, r7
 8006fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd0:	4770      	bx	lr
	...

08006fd4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b084      	sub	sp, #16
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d109      	bne.n	8006ff8 <HAL_TIM_PWM_Start+0x24>
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006fea:	b2db      	uxtb	r3, r3
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	bf14      	ite	ne
 8006ff0:	2301      	movne	r3, #1
 8006ff2:	2300      	moveq	r3, #0
 8006ff4:	b2db      	uxtb	r3, r3
 8006ff6:	e03c      	b.n	8007072 <HAL_TIM_PWM_Start+0x9e>
 8006ff8:	683b      	ldr	r3, [r7, #0]
 8006ffa:	2b04      	cmp	r3, #4
 8006ffc:	d109      	bne.n	8007012 <HAL_TIM_PWM_Start+0x3e>
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007004:	b2db      	uxtb	r3, r3
 8007006:	2b01      	cmp	r3, #1
 8007008:	bf14      	ite	ne
 800700a:	2301      	movne	r3, #1
 800700c:	2300      	moveq	r3, #0
 800700e:	b2db      	uxtb	r3, r3
 8007010:	e02f      	b.n	8007072 <HAL_TIM_PWM_Start+0x9e>
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	2b08      	cmp	r3, #8
 8007016:	d109      	bne.n	800702c <HAL_TIM_PWM_Start+0x58>
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800701e:	b2db      	uxtb	r3, r3
 8007020:	2b01      	cmp	r3, #1
 8007022:	bf14      	ite	ne
 8007024:	2301      	movne	r3, #1
 8007026:	2300      	moveq	r3, #0
 8007028:	b2db      	uxtb	r3, r3
 800702a:	e022      	b.n	8007072 <HAL_TIM_PWM_Start+0x9e>
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	2b0c      	cmp	r3, #12
 8007030:	d109      	bne.n	8007046 <HAL_TIM_PWM_Start+0x72>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007038:	b2db      	uxtb	r3, r3
 800703a:	2b01      	cmp	r3, #1
 800703c:	bf14      	ite	ne
 800703e:	2301      	movne	r3, #1
 8007040:	2300      	moveq	r3, #0
 8007042:	b2db      	uxtb	r3, r3
 8007044:	e015      	b.n	8007072 <HAL_TIM_PWM_Start+0x9e>
 8007046:	683b      	ldr	r3, [r7, #0]
 8007048:	2b10      	cmp	r3, #16
 800704a:	d109      	bne.n	8007060 <HAL_TIM_PWM_Start+0x8c>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007052:	b2db      	uxtb	r3, r3
 8007054:	2b01      	cmp	r3, #1
 8007056:	bf14      	ite	ne
 8007058:	2301      	movne	r3, #1
 800705a:	2300      	moveq	r3, #0
 800705c:	b2db      	uxtb	r3, r3
 800705e:	e008      	b.n	8007072 <HAL_TIM_PWM_Start+0x9e>
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007066:	b2db      	uxtb	r3, r3
 8007068:	2b01      	cmp	r3, #1
 800706a:	bf14      	ite	ne
 800706c:	2301      	movne	r3, #1
 800706e:	2300      	moveq	r3, #0
 8007070:	b2db      	uxtb	r3, r3
 8007072:	2b00      	cmp	r3, #0
 8007074:	d001      	beq.n	800707a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007076:	2301      	movs	r3, #1
 8007078:	e092      	b.n	80071a0 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800707a:	683b      	ldr	r3, [r7, #0]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d104      	bne.n	800708a <HAL_TIM_PWM_Start+0xb6>
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2202      	movs	r2, #2
 8007084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007088:	e023      	b.n	80070d2 <HAL_TIM_PWM_Start+0xfe>
 800708a:	683b      	ldr	r3, [r7, #0]
 800708c:	2b04      	cmp	r3, #4
 800708e:	d104      	bne.n	800709a <HAL_TIM_PWM_Start+0xc6>
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2202      	movs	r2, #2
 8007094:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007098:	e01b      	b.n	80070d2 <HAL_TIM_PWM_Start+0xfe>
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	2b08      	cmp	r3, #8
 800709e:	d104      	bne.n	80070aa <HAL_TIM_PWM_Start+0xd6>
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2202      	movs	r2, #2
 80070a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80070a8:	e013      	b.n	80070d2 <HAL_TIM_PWM_Start+0xfe>
 80070aa:	683b      	ldr	r3, [r7, #0]
 80070ac:	2b0c      	cmp	r3, #12
 80070ae:	d104      	bne.n	80070ba <HAL_TIM_PWM_Start+0xe6>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2202      	movs	r2, #2
 80070b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80070b8:	e00b      	b.n	80070d2 <HAL_TIM_PWM_Start+0xfe>
 80070ba:	683b      	ldr	r3, [r7, #0]
 80070bc:	2b10      	cmp	r3, #16
 80070be:	d104      	bne.n	80070ca <HAL_TIM_PWM_Start+0xf6>
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2202      	movs	r2, #2
 80070c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80070c8:	e003      	b.n	80070d2 <HAL_TIM_PWM_Start+0xfe>
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	2202      	movs	r2, #2
 80070ce:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	2201      	movs	r2, #1
 80070d8:	6839      	ldr	r1, [r7, #0]
 80070da:	4618      	mov	r0, r3
 80070dc:	f000 ff32 	bl	8007f44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	4a30      	ldr	r2, [pc, #192]	; (80071a8 <HAL_TIM_PWM_Start+0x1d4>)
 80070e6:	4293      	cmp	r3, r2
 80070e8:	d004      	beq.n	80070f4 <HAL_TIM_PWM_Start+0x120>
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	4a2f      	ldr	r2, [pc, #188]	; (80071ac <HAL_TIM_PWM_Start+0x1d8>)
 80070f0:	4293      	cmp	r3, r2
 80070f2:	d101      	bne.n	80070f8 <HAL_TIM_PWM_Start+0x124>
 80070f4:	2301      	movs	r3, #1
 80070f6:	e000      	b.n	80070fa <HAL_TIM_PWM_Start+0x126>
 80070f8:	2300      	movs	r3, #0
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d007      	beq.n	800710e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800710c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4a25      	ldr	r2, [pc, #148]	; (80071a8 <HAL_TIM_PWM_Start+0x1d4>)
 8007114:	4293      	cmp	r3, r2
 8007116:	d022      	beq.n	800715e <HAL_TIM_PWM_Start+0x18a>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007120:	d01d      	beq.n	800715e <HAL_TIM_PWM_Start+0x18a>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4a22      	ldr	r2, [pc, #136]	; (80071b0 <HAL_TIM_PWM_Start+0x1dc>)
 8007128:	4293      	cmp	r3, r2
 800712a:	d018      	beq.n	800715e <HAL_TIM_PWM_Start+0x18a>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4a20      	ldr	r2, [pc, #128]	; (80071b4 <HAL_TIM_PWM_Start+0x1e0>)
 8007132:	4293      	cmp	r3, r2
 8007134:	d013      	beq.n	800715e <HAL_TIM_PWM_Start+0x18a>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4a1f      	ldr	r2, [pc, #124]	; (80071b8 <HAL_TIM_PWM_Start+0x1e4>)
 800713c:	4293      	cmp	r3, r2
 800713e:	d00e      	beq.n	800715e <HAL_TIM_PWM_Start+0x18a>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4a19      	ldr	r2, [pc, #100]	; (80071ac <HAL_TIM_PWM_Start+0x1d8>)
 8007146:	4293      	cmp	r3, r2
 8007148:	d009      	beq.n	800715e <HAL_TIM_PWM_Start+0x18a>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4a1b      	ldr	r2, [pc, #108]	; (80071bc <HAL_TIM_PWM_Start+0x1e8>)
 8007150:	4293      	cmp	r3, r2
 8007152:	d004      	beq.n	800715e <HAL_TIM_PWM_Start+0x18a>
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	4a19      	ldr	r2, [pc, #100]	; (80071c0 <HAL_TIM_PWM_Start+0x1ec>)
 800715a:	4293      	cmp	r3, r2
 800715c:	d115      	bne.n	800718a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	689a      	ldr	r2, [r3, #8]
 8007164:	4b17      	ldr	r3, [pc, #92]	; (80071c4 <HAL_TIM_PWM_Start+0x1f0>)
 8007166:	4013      	ands	r3, r2
 8007168:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	2b06      	cmp	r3, #6
 800716e:	d015      	beq.n	800719c <HAL_TIM_PWM_Start+0x1c8>
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007176:	d011      	beq.n	800719c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f042 0201 	orr.w	r2, r2, #1
 8007186:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007188:	e008      	b.n	800719c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	f042 0201 	orr.w	r2, r2, #1
 8007198:	601a      	str	r2, [r3, #0]
 800719a:	e000      	b.n	800719e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800719c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800719e:	2300      	movs	r3, #0
}
 80071a0:	4618      	mov	r0, r3
 80071a2:	3710      	adds	r7, #16
 80071a4:	46bd      	mov	sp, r7
 80071a6:	bd80      	pop	{r7, pc}
 80071a8:	40010000 	.word	0x40010000
 80071ac:	40010400 	.word	0x40010400
 80071b0:	40000400 	.word	0x40000400
 80071b4:	40000800 	.word	0x40000800
 80071b8:	40000c00 	.word	0x40000c00
 80071bc:	40014000 	.word	0x40014000
 80071c0:	40001800 	.word	0x40001800
 80071c4:	00010007 	.word	0x00010007

080071c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b082      	sub	sp, #8
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	691b      	ldr	r3, [r3, #16]
 80071d6:	f003 0302 	and.w	r3, r3, #2
 80071da:	2b02      	cmp	r3, #2
 80071dc:	d122      	bne.n	8007224 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	f003 0302 	and.w	r3, r3, #2
 80071e8:	2b02      	cmp	r3, #2
 80071ea:	d11b      	bne.n	8007224 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	f06f 0202 	mvn.w	r2, #2
 80071f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2201      	movs	r2, #1
 80071fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	699b      	ldr	r3, [r3, #24]
 8007202:	f003 0303 	and.w	r3, r3, #3
 8007206:	2b00      	cmp	r3, #0
 8007208:	d003      	beq.n	8007212 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f000 fae4 	bl	80077d8 <HAL_TIM_IC_CaptureCallback>
 8007210:	e005      	b.n	800721e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007212:	6878      	ldr	r0, [r7, #4]
 8007214:	f000 fad6 	bl	80077c4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f000 fae7 	bl	80077ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	2200      	movs	r2, #0
 8007222:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	691b      	ldr	r3, [r3, #16]
 800722a:	f003 0304 	and.w	r3, r3, #4
 800722e:	2b04      	cmp	r3, #4
 8007230:	d122      	bne.n	8007278 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	68db      	ldr	r3, [r3, #12]
 8007238:	f003 0304 	and.w	r3, r3, #4
 800723c:	2b04      	cmp	r3, #4
 800723e:	d11b      	bne.n	8007278 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f06f 0204 	mvn.w	r2, #4
 8007248:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	2202      	movs	r2, #2
 800724e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	699b      	ldr	r3, [r3, #24]
 8007256:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800725a:	2b00      	cmp	r3, #0
 800725c:	d003      	beq.n	8007266 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800725e:	6878      	ldr	r0, [r7, #4]
 8007260:	f000 faba 	bl	80077d8 <HAL_TIM_IC_CaptureCallback>
 8007264:	e005      	b.n	8007272 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007266:	6878      	ldr	r0, [r7, #4]
 8007268:	f000 faac 	bl	80077c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 fabd 	bl	80077ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	691b      	ldr	r3, [r3, #16]
 800727e:	f003 0308 	and.w	r3, r3, #8
 8007282:	2b08      	cmp	r3, #8
 8007284:	d122      	bne.n	80072cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	68db      	ldr	r3, [r3, #12]
 800728c:	f003 0308 	and.w	r3, r3, #8
 8007290:	2b08      	cmp	r3, #8
 8007292:	d11b      	bne.n	80072cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	f06f 0208 	mvn.w	r2, #8
 800729c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	2204      	movs	r2, #4
 80072a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	69db      	ldr	r3, [r3, #28]
 80072aa:	f003 0303 	and.w	r3, r3, #3
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d003      	beq.n	80072ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 fa90 	bl	80077d8 <HAL_TIM_IC_CaptureCallback>
 80072b8:	e005      	b.n	80072c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072ba:	6878      	ldr	r0, [r7, #4]
 80072bc:	f000 fa82 	bl	80077c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 fa93 	bl	80077ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	2200      	movs	r2, #0
 80072ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	691b      	ldr	r3, [r3, #16]
 80072d2:	f003 0310 	and.w	r3, r3, #16
 80072d6:	2b10      	cmp	r3, #16
 80072d8:	d122      	bne.n	8007320 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	68db      	ldr	r3, [r3, #12]
 80072e0:	f003 0310 	and.w	r3, r3, #16
 80072e4:	2b10      	cmp	r3, #16
 80072e6:	d11b      	bne.n	8007320 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f06f 0210 	mvn.w	r2, #16
 80072f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	2208      	movs	r2, #8
 80072f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	69db      	ldr	r3, [r3, #28]
 80072fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007302:	2b00      	cmp	r3, #0
 8007304:	d003      	beq.n	800730e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007306:	6878      	ldr	r0, [r7, #4]
 8007308:	f000 fa66 	bl	80077d8 <HAL_TIM_IC_CaptureCallback>
 800730c:	e005      	b.n	800731a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800730e:	6878      	ldr	r0, [r7, #4]
 8007310:	f000 fa58 	bl	80077c4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 fa69 	bl	80077ec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2200      	movs	r2, #0
 800731e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	691b      	ldr	r3, [r3, #16]
 8007326:	f003 0301 	and.w	r3, r3, #1
 800732a:	2b01      	cmp	r3, #1
 800732c:	d10e      	bne.n	800734c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	f003 0301 	and.w	r3, r3, #1
 8007338:	2b01      	cmp	r3, #1
 800733a:	d107      	bne.n	800734c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f06f 0201 	mvn.w	r2, #1
 8007344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007346:	6878      	ldr	r0, [r7, #4]
 8007348:	f7fb f92a 	bl	80025a0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	691b      	ldr	r3, [r3, #16]
 8007352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007356:	2b80      	cmp	r3, #128	; 0x80
 8007358:	d10e      	bne.n	8007378 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	68db      	ldr	r3, [r3, #12]
 8007360:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007364:	2b80      	cmp	r3, #128	; 0x80
 8007366:	d107      	bne.n	8007378 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007370:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007372:	6878      	ldr	r0, [r7, #4]
 8007374:	f000 fea4 	bl	80080c0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	691b      	ldr	r3, [r3, #16]
 800737e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007382:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007386:	d10e      	bne.n	80073a6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	68db      	ldr	r3, [r3, #12]
 800738e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007392:	2b80      	cmp	r3, #128	; 0x80
 8007394:	d107      	bne.n	80073a6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800739e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 fe97 	bl	80080d4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073b0:	2b40      	cmp	r3, #64	; 0x40
 80073b2:	d10e      	bne.n	80073d2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	68db      	ldr	r3, [r3, #12]
 80073ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073be:	2b40      	cmp	r3, #64	; 0x40
 80073c0:	d107      	bne.n	80073d2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80073ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f000 fa17 	bl	8007800 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	691b      	ldr	r3, [r3, #16]
 80073d8:	f003 0320 	and.w	r3, r3, #32
 80073dc:	2b20      	cmp	r3, #32
 80073de:	d10e      	bne.n	80073fe <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	68db      	ldr	r3, [r3, #12]
 80073e6:	f003 0320 	and.w	r3, r3, #32
 80073ea:	2b20      	cmp	r3, #32
 80073ec:	d107      	bne.n	80073fe <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f06f 0220 	mvn.w	r2, #32
 80073f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80073f8:	6878      	ldr	r0, [r7, #4]
 80073fa:	f000 fe57 	bl	80080ac <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80073fe:	bf00      	nop
 8007400:	3708      	adds	r7, #8
 8007402:	46bd      	mov	sp, r7
 8007404:	bd80      	pop	{r7, pc}
	...

08007408 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	b086      	sub	sp, #24
 800740c:	af00      	add	r7, sp, #0
 800740e:	60f8      	str	r0, [r7, #12]
 8007410:	60b9      	str	r1, [r7, #8]
 8007412:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007414:	2300      	movs	r3, #0
 8007416:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800741e:	2b01      	cmp	r3, #1
 8007420:	d101      	bne.n	8007426 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007422:	2302      	movs	r3, #2
 8007424:	e0ff      	b.n	8007626 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2201      	movs	r2, #1
 800742a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	2b14      	cmp	r3, #20
 8007432:	f200 80f0 	bhi.w	8007616 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007436:	a201      	add	r2, pc, #4	; (adr r2, 800743c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007438:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800743c:	08007491 	.word	0x08007491
 8007440:	08007617 	.word	0x08007617
 8007444:	08007617 	.word	0x08007617
 8007448:	08007617 	.word	0x08007617
 800744c:	080074d1 	.word	0x080074d1
 8007450:	08007617 	.word	0x08007617
 8007454:	08007617 	.word	0x08007617
 8007458:	08007617 	.word	0x08007617
 800745c:	08007513 	.word	0x08007513
 8007460:	08007617 	.word	0x08007617
 8007464:	08007617 	.word	0x08007617
 8007468:	08007617 	.word	0x08007617
 800746c:	08007553 	.word	0x08007553
 8007470:	08007617 	.word	0x08007617
 8007474:	08007617 	.word	0x08007617
 8007478:	08007617 	.word	0x08007617
 800747c:	08007595 	.word	0x08007595
 8007480:	08007617 	.word	0x08007617
 8007484:	08007617 	.word	0x08007617
 8007488:	08007617 	.word	0x08007617
 800748c:	080075d5 	.word	0x080075d5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	68b9      	ldr	r1, [r7, #8]
 8007496:	4618      	mov	r0, r3
 8007498:	f000 fa5c 	bl	8007954 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	699a      	ldr	r2, [r3, #24]
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	f042 0208 	orr.w	r2, r2, #8
 80074aa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	699a      	ldr	r2, [r3, #24]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f022 0204 	bic.w	r2, r2, #4
 80074ba:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	681b      	ldr	r3, [r3, #0]
 80074c0:	6999      	ldr	r1, [r3, #24]
 80074c2:	68bb      	ldr	r3, [r7, #8]
 80074c4:	691a      	ldr	r2, [r3, #16]
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	430a      	orrs	r2, r1
 80074cc:	619a      	str	r2, [r3, #24]
      break;
 80074ce:	e0a5      	b.n	800761c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	68b9      	ldr	r1, [r7, #8]
 80074d6:	4618      	mov	r0, r3
 80074d8:	f000 faae 	bl	8007a38 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80074dc:	68fb      	ldr	r3, [r7, #12]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	699a      	ldr	r2, [r3, #24]
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074ea:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	699a      	ldr	r2, [r3, #24]
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074fa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	6999      	ldr	r1, [r3, #24]
 8007502:	68bb      	ldr	r3, [r7, #8]
 8007504:	691b      	ldr	r3, [r3, #16]
 8007506:	021a      	lsls	r2, r3, #8
 8007508:	68fb      	ldr	r3, [r7, #12]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	430a      	orrs	r2, r1
 800750e:	619a      	str	r2, [r3, #24]
      break;
 8007510:	e084      	b.n	800761c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	68b9      	ldr	r1, [r7, #8]
 8007518:	4618      	mov	r0, r3
 800751a:	f000 fb05 	bl	8007b28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800751e:	68fb      	ldr	r3, [r7, #12]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	69da      	ldr	r2, [r3, #28]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f042 0208 	orr.w	r2, r2, #8
 800752c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	69da      	ldr	r2, [r3, #28]
 8007534:	68fb      	ldr	r3, [r7, #12]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	f022 0204 	bic.w	r2, r2, #4
 800753c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	69d9      	ldr	r1, [r3, #28]
 8007544:	68bb      	ldr	r3, [r7, #8]
 8007546:	691a      	ldr	r2, [r3, #16]
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	430a      	orrs	r2, r1
 800754e:	61da      	str	r2, [r3, #28]
      break;
 8007550:	e064      	b.n	800761c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	68b9      	ldr	r1, [r7, #8]
 8007558:	4618      	mov	r0, r3
 800755a:	f000 fb5b 	bl	8007c14 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	69da      	ldr	r2, [r3, #28]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800756c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681b      	ldr	r3, [r3, #0]
 8007572:	69da      	ldr	r2, [r3, #28]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800757c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	69d9      	ldr	r1, [r3, #28]
 8007584:	68bb      	ldr	r3, [r7, #8]
 8007586:	691b      	ldr	r3, [r3, #16]
 8007588:	021a      	lsls	r2, r3, #8
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	430a      	orrs	r2, r1
 8007590:	61da      	str	r2, [r3, #28]
      break;
 8007592:	e043      	b.n	800761c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007594:	68fb      	ldr	r3, [r7, #12]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	68b9      	ldr	r1, [r7, #8]
 800759a:	4618      	mov	r0, r3
 800759c:	f000 fb92 	bl	8007cc4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	f042 0208 	orr.w	r2, r2, #8
 80075ae:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80075b6:	68fb      	ldr	r3, [r7, #12]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	f022 0204 	bic.w	r2, r2, #4
 80075be:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80075c6:	68bb      	ldr	r3, [r7, #8]
 80075c8:	691a      	ldr	r2, [r3, #16]
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	430a      	orrs	r2, r1
 80075d0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80075d2:	e023      	b.n	800761c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	68b9      	ldr	r1, [r7, #8]
 80075da:	4618      	mov	r0, r3
 80075dc:	f000 fbc4 	bl	8007d68 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80075ee:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80075fe:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	691b      	ldr	r3, [r3, #16]
 800760a:	021a      	lsls	r2, r3, #8
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	430a      	orrs	r2, r1
 8007612:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007614:	e002      	b.n	800761c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007616:	2301      	movs	r3, #1
 8007618:	75fb      	strb	r3, [r7, #23]
      break;
 800761a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	2200      	movs	r2, #0
 8007620:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007624:	7dfb      	ldrb	r3, [r7, #23]
}
 8007626:	4618      	mov	r0, r3
 8007628:	3718      	adds	r7, #24
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop

08007630 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b084      	sub	sp, #16
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800763a:	2300      	movs	r3, #0
 800763c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007644:	2b01      	cmp	r3, #1
 8007646:	d101      	bne.n	800764c <HAL_TIM_ConfigClockSource+0x1c>
 8007648:	2302      	movs	r3, #2
 800764a:	e0b4      	b.n	80077b6 <HAL_TIM_ConfigClockSource+0x186>
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	2201      	movs	r2, #1
 8007650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2202      	movs	r2, #2
 8007658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	689b      	ldr	r3, [r3, #8]
 8007662:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007664:	68ba      	ldr	r2, [r7, #8]
 8007666:	4b56      	ldr	r3, [pc, #344]	; (80077c0 <HAL_TIM_ConfigClockSource+0x190>)
 8007668:	4013      	ands	r3, r2
 800766a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007672:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	68ba      	ldr	r2, [r7, #8]
 800767a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007684:	d03e      	beq.n	8007704 <HAL_TIM_ConfigClockSource+0xd4>
 8007686:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800768a:	f200 8087 	bhi.w	800779c <HAL_TIM_ConfigClockSource+0x16c>
 800768e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007692:	f000 8086 	beq.w	80077a2 <HAL_TIM_ConfigClockSource+0x172>
 8007696:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800769a:	d87f      	bhi.n	800779c <HAL_TIM_ConfigClockSource+0x16c>
 800769c:	2b70      	cmp	r3, #112	; 0x70
 800769e:	d01a      	beq.n	80076d6 <HAL_TIM_ConfigClockSource+0xa6>
 80076a0:	2b70      	cmp	r3, #112	; 0x70
 80076a2:	d87b      	bhi.n	800779c <HAL_TIM_ConfigClockSource+0x16c>
 80076a4:	2b60      	cmp	r3, #96	; 0x60
 80076a6:	d050      	beq.n	800774a <HAL_TIM_ConfigClockSource+0x11a>
 80076a8:	2b60      	cmp	r3, #96	; 0x60
 80076aa:	d877      	bhi.n	800779c <HAL_TIM_ConfigClockSource+0x16c>
 80076ac:	2b50      	cmp	r3, #80	; 0x50
 80076ae:	d03c      	beq.n	800772a <HAL_TIM_ConfigClockSource+0xfa>
 80076b0:	2b50      	cmp	r3, #80	; 0x50
 80076b2:	d873      	bhi.n	800779c <HAL_TIM_ConfigClockSource+0x16c>
 80076b4:	2b40      	cmp	r3, #64	; 0x40
 80076b6:	d058      	beq.n	800776a <HAL_TIM_ConfigClockSource+0x13a>
 80076b8:	2b40      	cmp	r3, #64	; 0x40
 80076ba:	d86f      	bhi.n	800779c <HAL_TIM_ConfigClockSource+0x16c>
 80076bc:	2b30      	cmp	r3, #48	; 0x30
 80076be:	d064      	beq.n	800778a <HAL_TIM_ConfigClockSource+0x15a>
 80076c0:	2b30      	cmp	r3, #48	; 0x30
 80076c2:	d86b      	bhi.n	800779c <HAL_TIM_ConfigClockSource+0x16c>
 80076c4:	2b20      	cmp	r3, #32
 80076c6:	d060      	beq.n	800778a <HAL_TIM_ConfigClockSource+0x15a>
 80076c8:	2b20      	cmp	r3, #32
 80076ca:	d867      	bhi.n	800779c <HAL_TIM_ConfigClockSource+0x16c>
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d05c      	beq.n	800778a <HAL_TIM_ConfigClockSource+0x15a>
 80076d0:	2b10      	cmp	r3, #16
 80076d2:	d05a      	beq.n	800778a <HAL_TIM_ConfigClockSource+0x15a>
 80076d4:	e062      	b.n	800779c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80076da:	683b      	ldr	r3, [r7, #0]
 80076dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80076e6:	f000 fc0d 	bl	8007f04 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80076f2:	68bb      	ldr	r3, [r7, #8]
 80076f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80076f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	68ba      	ldr	r2, [r7, #8]
 8007700:	609a      	str	r2, [r3, #8]
      break;
 8007702:	e04f      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800770c:	683b      	ldr	r3, [r7, #0]
 800770e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007710:	683b      	ldr	r3, [r7, #0]
 8007712:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007714:	f000 fbf6 	bl	8007f04 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	689a      	ldr	r2, [r3, #8]
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007726:	609a      	str	r2, [r3, #8]
      break;
 8007728:	e03c      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007736:	461a      	mov	r2, r3
 8007738:	f000 fb6a 	bl	8007e10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	2150      	movs	r1, #80	; 0x50
 8007742:	4618      	mov	r0, r3
 8007744:	f000 fbc3 	bl	8007ece <TIM_ITRx_SetConfig>
      break;
 8007748:	e02c      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007756:	461a      	mov	r2, r3
 8007758:	f000 fb89 	bl	8007e6e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	2160      	movs	r1, #96	; 0x60
 8007762:	4618      	mov	r0, r3
 8007764:	f000 fbb3 	bl	8007ece <TIM_ITRx_SetConfig>
      break;
 8007768:	e01c      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800776e:	683b      	ldr	r3, [r7, #0]
 8007770:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007776:	461a      	mov	r2, r3
 8007778:	f000 fb4a 	bl	8007e10 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	2140      	movs	r1, #64	; 0x40
 8007782:	4618      	mov	r0, r3
 8007784:	f000 fba3 	bl	8007ece <TIM_ITRx_SetConfig>
      break;
 8007788:	e00c      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	681a      	ldr	r2, [r3, #0]
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	4619      	mov	r1, r3
 8007794:	4610      	mov	r0, r2
 8007796:	f000 fb9a 	bl	8007ece <TIM_ITRx_SetConfig>
      break;
 800779a:	e003      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800779c:	2301      	movs	r3, #1
 800779e:	73fb      	strb	r3, [r7, #15]
      break;
 80077a0:	e000      	b.n	80077a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80077a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	2201      	movs	r2, #1
 80077a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80077b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80077b6:	4618      	mov	r0, r3
 80077b8:	3710      	adds	r7, #16
 80077ba:	46bd      	mov	sp, r7
 80077bc:	bd80      	pop	{r7, pc}
 80077be:	bf00      	nop
 80077c0:	fffeff88 	.word	0xfffeff88

080077c4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077c4:	b480      	push	{r7}
 80077c6:	b083      	sub	sp, #12
 80077c8:	af00      	add	r7, sp, #0
 80077ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077cc:	bf00      	nop
 80077ce:	370c      	adds	r7, #12
 80077d0:	46bd      	mov	sp, r7
 80077d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077d6:	4770      	bx	lr

080077d8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80077d8:	b480      	push	{r7}
 80077da:	b083      	sub	sp, #12
 80077dc:	af00      	add	r7, sp, #0
 80077de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80077e0:	bf00      	nop
 80077e2:	370c      	adds	r7, #12
 80077e4:	46bd      	mov	sp, r7
 80077e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ea:	4770      	bx	lr

080077ec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80077f4:	bf00      	nop
 80077f6:	370c      	adds	r7, #12
 80077f8:	46bd      	mov	sp, r7
 80077fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077fe:	4770      	bx	lr

08007800 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007800:	b480      	push	{r7}
 8007802:	b083      	sub	sp, #12
 8007804:	af00      	add	r7, sp, #0
 8007806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007808:	bf00      	nop
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007814:	b480      	push	{r7}
 8007816:	b085      	sub	sp, #20
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	4a40      	ldr	r2, [pc, #256]	; (8007928 <TIM_Base_SetConfig+0x114>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d013      	beq.n	8007854 <TIM_Base_SetConfig+0x40>
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007832:	d00f      	beq.n	8007854 <TIM_Base_SetConfig+0x40>
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	4a3d      	ldr	r2, [pc, #244]	; (800792c <TIM_Base_SetConfig+0x118>)
 8007838:	4293      	cmp	r3, r2
 800783a:	d00b      	beq.n	8007854 <TIM_Base_SetConfig+0x40>
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	4a3c      	ldr	r2, [pc, #240]	; (8007930 <TIM_Base_SetConfig+0x11c>)
 8007840:	4293      	cmp	r3, r2
 8007842:	d007      	beq.n	8007854 <TIM_Base_SetConfig+0x40>
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	4a3b      	ldr	r2, [pc, #236]	; (8007934 <TIM_Base_SetConfig+0x120>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d003      	beq.n	8007854 <TIM_Base_SetConfig+0x40>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	4a3a      	ldr	r2, [pc, #232]	; (8007938 <TIM_Base_SetConfig+0x124>)
 8007850:	4293      	cmp	r3, r2
 8007852:	d108      	bne.n	8007866 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800785a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	685b      	ldr	r3, [r3, #4]
 8007860:	68fa      	ldr	r2, [r7, #12]
 8007862:	4313      	orrs	r3, r2
 8007864:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	4a2f      	ldr	r2, [pc, #188]	; (8007928 <TIM_Base_SetConfig+0x114>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d02b      	beq.n	80078c6 <TIM_Base_SetConfig+0xb2>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007874:	d027      	beq.n	80078c6 <TIM_Base_SetConfig+0xb2>
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4a2c      	ldr	r2, [pc, #176]	; (800792c <TIM_Base_SetConfig+0x118>)
 800787a:	4293      	cmp	r3, r2
 800787c:	d023      	beq.n	80078c6 <TIM_Base_SetConfig+0xb2>
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	4a2b      	ldr	r2, [pc, #172]	; (8007930 <TIM_Base_SetConfig+0x11c>)
 8007882:	4293      	cmp	r3, r2
 8007884:	d01f      	beq.n	80078c6 <TIM_Base_SetConfig+0xb2>
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	4a2a      	ldr	r2, [pc, #168]	; (8007934 <TIM_Base_SetConfig+0x120>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d01b      	beq.n	80078c6 <TIM_Base_SetConfig+0xb2>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	4a29      	ldr	r2, [pc, #164]	; (8007938 <TIM_Base_SetConfig+0x124>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d017      	beq.n	80078c6 <TIM_Base_SetConfig+0xb2>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	4a28      	ldr	r2, [pc, #160]	; (800793c <TIM_Base_SetConfig+0x128>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d013      	beq.n	80078c6 <TIM_Base_SetConfig+0xb2>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	4a27      	ldr	r2, [pc, #156]	; (8007940 <TIM_Base_SetConfig+0x12c>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d00f      	beq.n	80078c6 <TIM_Base_SetConfig+0xb2>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	4a26      	ldr	r2, [pc, #152]	; (8007944 <TIM_Base_SetConfig+0x130>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d00b      	beq.n	80078c6 <TIM_Base_SetConfig+0xb2>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	4a25      	ldr	r2, [pc, #148]	; (8007948 <TIM_Base_SetConfig+0x134>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d007      	beq.n	80078c6 <TIM_Base_SetConfig+0xb2>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	4a24      	ldr	r2, [pc, #144]	; (800794c <TIM_Base_SetConfig+0x138>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d003      	beq.n	80078c6 <TIM_Base_SetConfig+0xb2>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	4a23      	ldr	r2, [pc, #140]	; (8007950 <TIM_Base_SetConfig+0x13c>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d108      	bne.n	80078d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80078cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	68db      	ldr	r3, [r3, #12]
 80078d2:	68fa      	ldr	r2, [r7, #12]
 80078d4:	4313      	orrs	r3, r2
 80078d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80078de:	683b      	ldr	r3, [r7, #0]
 80078e0:	695b      	ldr	r3, [r3, #20]
 80078e2:	4313      	orrs	r3, r2
 80078e4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	68fa      	ldr	r2, [r7, #12]
 80078ea:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078ec:	683b      	ldr	r3, [r7, #0]
 80078ee:	689a      	ldr	r2, [r3, #8]
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	681a      	ldr	r2, [r3, #0]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	4a0a      	ldr	r2, [pc, #40]	; (8007928 <TIM_Base_SetConfig+0x114>)
 8007900:	4293      	cmp	r3, r2
 8007902:	d003      	beq.n	800790c <TIM_Base_SetConfig+0xf8>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4a0c      	ldr	r2, [pc, #48]	; (8007938 <TIM_Base_SetConfig+0x124>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d103      	bne.n	8007914 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	691a      	ldr	r2, [r3, #16]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	2201      	movs	r2, #1
 8007918:	615a      	str	r2, [r3, #20]
}
 800791a:	bf00      	nop
 800791c:	3714      	adds	r7, #20
 800791e:	46bd      	mov	sp, r7
 8007920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007924:	4770      	bx	lr
 8007926:	bf00      	nop
 8007928:	40010000 	.word	0x40010000
 800792c:	40000400 	.word	0x40000400
 8007930:	40000800 	.word	0x40000800
 8007934:	40000c00 	.word	0x40000c00
 8007938:	40010400 	.word	0x40010400
 800793c:	40014000 	.word	0x40014000
 8007940:	40014400 	.word	0x40014400
 8007944:	40014800 	.word	0x40014800
 8007948:	40001800 	.word	0x40001800
 800794c:	40001c00 	.word	0x40001c00
 8007950:	40002000 	.word	0x40002000

08007954 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007954:	b480      	push	{r7}
 8007956:	b087      	sub	sp, #28
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
 800795c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6a1b      	ldr	r3, [r3, #32]
 8007962:	f023 0201 	bic.w	r2, r3, #1
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	6a1b      	ldr	r3, [r3, #32]
 800796e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	685b      	ldr	r3, [r3, #4]
 8007974:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	699b      	ldr	r3, [r3, #24]
 800797a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800797c:	68fa      	ldr	r2, [r7, #12]
 800797e:	4b2b      	ldr	r3, [pc, #172]	; (8007a2c <TIM_OC1_SetConfig+0xd8>)
 8007980:	4013      	ands	r3, r2
 8007982:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	f023 0303 	bic.w	r3, r3, #3
 800798a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	68fa      	ldr	r2, [r7, #12]
 8007992:	4313      	orrs	r3, r2
 8007994:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007996:	697b      	ldr	r3, [r7, #20]
 8007998:	f023 0302 	bic.w	r3, r3, #2
 800799c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800799e:	683b      	ldr	r3, [r7, #0]
 80079a0:	689b      	ldr	r3, [r3, #8]
 80079a2:	697a      	ldr	r2, [r7, #20]
 80079a4:	4313      	orrs	r3, r2
 80079a6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	4a21      	ldr	r2, [pc, #132]	; (8007a30 <TIM_OC1_SetConfig+0xdc>)
 80079ac:	4293      	cmp	r3, r2
 80079ae:	d003      	beq.n	80079b8 <TIM_OC1_SetConfig+0x64>
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	4a20      	ldr	r2, [pc, #128]	; (8007a34 <TIM_OC1_SetConfig+0xe0>)
 80079b4:	4293      	cmp	r3, r2
 80079b6:	d10c      	bne.n	80079d2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80079b8:	697b      	ldr	r3, [r7, #20]
 80079ba:	f023 0308 	bic.w	r3, r3, #8
 80079be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80079c0:	683b      	ldr	r3, [r7, #0]
 80079c2:	68db      	ldr	r3, [r3, #12]
 80079c4:	697a      	ldr	r2, [r7, #20]
 80079c6:	4313      	orrs	r3, r2
 80079c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80079ca:	697b      	ldr	r3, [r7, #20]
 80079cc:	f023 0304 	bic.w	r3, r3, #4
 80079d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	4a16      	ldr	r2, [pc, #88]	; (8007a30 <TIM_OC1_SetConfig+0xdc>)
 80079d6:	4293      	cmp	r3, r2
 80079d8:	d003      	beq.n	80079e2 <TIM_OC1_SetConfig+0x8e>
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	4a15      	ldr	r2, [pc, #84]	; (8007a34 <TIM_OC1_SetConfig+0xe0>)
 80079de:	4293      	cmp	r3, r2
 80079e0:	d111      	bne.n	8007a06 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80079e2:	693b      	ldr	r3, [r7, #16]
 80079e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80079e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80079ea:	693b      	ldr	r3, [r7, #16]
 80079ec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80079f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80079f2:	683b      	ldr	r3, [r7, #0]
 80079f4:	695b      	ldr	r3, [r3, #20]
 80079f6:	693a      	ldr	r2, [r7, #16]
 80079f8:	4313      	orrs	r3, r2
 80079fa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80079fc:	683b      	ldr	r3, [r7, #0]
 80079fe:	699b      	ldr	r3, [r3, #24]
 8007a00:	693a      	ldr	r2, [r7, #16]
 8007a02:	4313      	orrs	r3, r2
 8007a04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	693a      	ldr	r2, [r7, #16]
 8007a0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	68fa      	ldr	r2, [r7, #12]
 8007a10:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a12:	683b      	ldr	r3, [r7, #0]
 8007a14:	685a      	ldr	r2, [r3, #4]
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	697a      	ldr	r2, [r7, #20]
 8007a1e:	621a      	str	r2, [r3, #32]
}
 8007a20:	bf00      	nop
 8007a22:	371c      	adds	r7, #28
 8007a24:	46bd      	mov	sp, r7
 8007a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a2a:	4770      	bx	lr
 8007a2c:	fffeff8f 	.word	0xfffeff8f
 8007a30:	40010000 	.word	0x40010000
 8007a34:	40010400 	.word	0x40010400

08007a38 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007a38:	b480      	push	{r7}
 8007a3a:	b087      	sub	sp, #28
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
 8007a40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	6a1b      	ldr	r3, [r3, #32]
 8007a46:	f023 0210 	bic.w	r2, r3, #16
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	6a1b      	ldr	r3, [r3, #32]
 8007a52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	699b      	ldr	r3, [r3, #24]
 8007a5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007a60:	68fa      	ldr	r2, [r7, #12]
 8007a62:	4b2e      	ldr	r3, [pc, #184]	; (8007b1c <TIM_OC2_SetConfig+0xe4>)
 8007a64:	4013      	ands	r3, r2
 8007a66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007a6e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007a70:	683b      	ldr	r3, [r7, #0]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	021b      	lsls	r3, r3, #8
 8007a76:	68fa      	ldr	r2, [r7, #12]
 8007a78:	4313      	orrs	r3, r2
 8007a7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	f023 0320 	bic.w	r3, r3, #32
 8007a82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007a84:	683b      	ldr	r3, [r7, #0]
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	011b      	lsls	r3, r3, #4
 8007a8a:	697a      	ldr	r2, [r7, #20]
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	4a23      	ldr	r2, [pc, #140]	; (8007b20 <TIM_OC2_SetConfig+0xe8>)
 8007a94:	4293      	cmp	r3, r2
 8007a96:	d003      	beq.n	8007aa0 <TIM_OC2_SetConfig+0x68>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	4a22      	ldr	r2, [pc, #136]	; (8007b24 <TIM_OC2_SetConfig+0xec>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d10d      	bne.n	8007abc <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007aa0:	697b      	ldr	r3, [r7, #20]
 8007aa2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007aa6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007aa8:	683b      	ldr	r3, [r7, #0]
 8007aaa:	68db      	ldr	r3, [r3, #12]
 8007aac:	011b      	lsls	r3, r3, #4
 8007aae:	697a      	ldr	r2, [r7, #20]
 8007ab0:	4313      	orrs	r3, r2
 8007ab2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007ab4:	697b      	ldr	r3, [r7, #20]
 8007ab6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007aba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	4a18      	ldr	r2, [pc, #96]	; (8007b20 <TIM_OC2_SetConfig+0xe8>)
 8007ac0:	4293      	cmp	r3, r2
 8007ac2:	d003      	beq.n	8007acc <TIM_OC2_SetConfig+0x94>
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	4a17      	ldr	r2, [pc, #92]	; (8007b24 <TIM_OC2_SetConfig+0xec>)
 8007ac8:	4293      	cmp	r3, r2
 8007aca:	d113      	bne.n	8007af4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ad2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007ad4:	693b      	ldr	r3, [r7, #16]
 8007ad6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007ada:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	695b      	ldr	r3, [r3, #20]
 8007ae0:	009b      	lsls	r3, r3, #2
 8007ae2:	693a      	ldr	r2, [r7, #16]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007ae8:	683b      	ldr	r3, [r7, #0]
 8007aea:	699b      	ldr	r3, [r3, #24]
 8007aec:	009b      	lsls	r3, r3, #2
 8007aee:	693a      	ldr	r2, [r7, #16]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	693a      	ldr	r2, [r7, #16]
 8007af8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	68fa      	ldr	r2, [r7, #12]
 8007afe:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b00:	683b      	ldr	r3, [r7, #0]
 8007b02:	685a      	ldr	r2, [r3, #4]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	697a      	ldr	r2, [r7, #20]
 8007b0c:	621a      	str	r2, [r3, #32]
}
 8007b0e:	bf00      	nop
 8007b10:	371c      	adds	r7, #28
 8007b12:	46bd      	mov	sp, r7
 8007b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b18:	4770      	bx	lr
 8007b1a:	bf00      	nop
 8007b1c:	feff8fff 	.word	0xfeff8fff
 8007b20:	40010000 	.word	0x40010000
 8007b24:	40010400 	.word	0x40010400

08007b28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007b28:	b480      	push	{r7}
 8007b2a:	b087      	sub	sp, #28
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	6a1b      	ldr	r3, [r3, #32]
 8007b36:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	6a1b      	ldr	r3, [r3, #32]
 8007b42:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	685b      	ldr	r3, [r3, #4]
 8007b48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	69db      	ldr	r3, [r3, #28]
 8007b4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b50:	68fa      	ldr	r2, [r7, #12]
 8007b52:	4b2d      	ldr	r3, [pc, #180]	; (8007c08 <TIM_OC3_SetConfig+0xe0>)
 8007b54:	4013      	ands	r3, r2
 8007b56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	f023 0303 	bic.w	r3, r3, #3
 8007b5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	68fa      	ldr	r2, [r7, #12]
 8007b66:	4313      	orrs	r3, r2
 8007b68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b6a:	697b      	ldr	r3, [r7, #20]
 8007b6c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007b70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b72:	683b      	ldr	r3, [r7, #0]
 8007b74:	689b      	ldr	r3, [r3, #8]
 8007b76:	021b      	lsls	r3, r3, #8
 8007b78:	697a      	ldr	r2, [r7, #20]
 8007b7a:	4313      	orrs	r3, r2
 8007b7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a22      	ldr	r2, [pc, #136]	; (8007c0c <TIM_OC3_SetConfig+0xe4>)
 8007b82:	4293      	cmp	r3, r2
 8007b84:	d003      	beq.n	8007b8e <TIM_OC3_SetConfig+0x66>
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	4a21      	ldr	r2, [pc, #132]	; (8007c10 <TIM_OC3_SetConfig+0xe8>)
 8007b8a:	4293      	cmp	r3, r2
 8007b8c:	d10d      	bne.n	8007baa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b8e:	697b      	ldr	r3, [r7, #20]
 8007b90:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b96:	683b      	ldr	r3, [r7, #0]
 8007b98:	68db      	ldr	r3, [r3, #12]
 8007b9a:	021b      	lsls	r3, r3, #8
 8007b9c:	697a      	ldr	r2, [r7, #20]
 8007b9e:	4313      	orrs	r3, r2
 8007ba0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007ba2:	697b      	ldr	r3, [r7, #20]
 8007ba4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007ba8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	4a17      	ldr	r2, [pc, #92]	; (8007c0c <TIM_OC3_SetConfig+0xe4>)
 8007bae:	4293      	cmp	r3, r2
 8007bb0:	d003      	beq.n	8007bba <TIM_OC3_SetConfig+0x92>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	4a16      	ldr	r2, [pc, #88]	; (8007c10 <TIM_OC3_SetConfig+0xe8>)
 8007bb6:	4293      	cmp	r3, r2
 8007bb8:	d113      	bne.n	8007be2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007bba:	693b      	ldr	r3, [r7, #16]
 8007bbc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007bc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007bc2:	693b      	ldr	r3, [r7, #16]
 8007bc4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007bc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007bca:	683b      	ldr	r3, [r7, #0]
 8007bcc:	695b      	ldr	r3, [r3, #20]
 8007bce:	011b      	lsls	r3, r3, #4
 8007bd0:	693a      	ldr	r2, [r7, #16]
 8007bd2:	4313      	orrs	r3, r2
 8007bd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	699b      	ldr	r3, [r3, #24]
 8007bda:	011b      	lsls	r3, r3, #4
 8007bdc:	693a      	ldr	r2, [r7, #16]
 8007bde:	4313      	orrs	r3, r2
 8007be0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	693a      	ldr	r2, [r7, #16]
 8007be6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	68fa      	ldr	r2, [r7, #12]
 8007bec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	685a      	ldr	r2, [r3, #4]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	697a      	ldr	r2, [r7, #20]
 8007bfa:	621a      	str	r2, [r3, #32]
}
 8007bfc:	bf00      	nop
 8007bfe:	371c      	adds	r7, #28
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr
 8007c08:	fffeff8f 	.word	0xfffeff8f
 8007c0c:	40010000 	.word	0x40010000
 8007c10:	40010400 	.word	0x40010400

08007c14 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c14:	b480      	push	{r7}
 8007c16:	b087      	sub	sp, #28
 8007c18:	af00      	add	r7, sp, #0
 8007c1a:	6078      	str	r0, [r7, #4]
 8007c1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6a1b      	ldr	r3, [r3, #32]
 8007c22:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	6a1b      	ldr	r3, [r3, #32]
 8007c2e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	685b      	ldr	r3, [r3, #4]
 8007c34:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	69db      	ldr	r3, [r3, #28]
 8007c3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c3c:	68fa      	ldr	r2, [r7, #12]
 8007c3e:	4b1e      	ldr	r3, [pc, #120]	; (8007cb8 <TIM_OC4_SetConfig+0xa4>)
 8007c40:	4013      	ands	r3, r2
 8007c42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007c4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c4c:	683b      	ldr	r3, [r7, #0]
 8007c4e:	681b      	ldr	r3, [r3, #0]
 8007c50:	021b      	lsls	r3, r3, #8
 8007c52:	68fa      	ldr	r2, [r7, #12]
 8007c54:	4313      	orrs	r3, r2
 8007c56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c58:	693b      	ldr	r3, [r7, #16]
 8007c5a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007c60:	683b      	ldr	r3, [r7, #0]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	031b      	lsls	r3, r3, #12
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	4313      	orrs	r3, r2
 8007c6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	4a13      	ldr	r2, [pc, #76]	; (8007cbc <TIM_OC4_SetConfig+0xa8>)
 8007c70:	4293      	cmp	r3, r2
 8007c72:	d003      	beq.n	8007c7c <TIM_OC4_SetConfig+0x68>
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	4a12      	ldr	r2, [pc, #72]	; (8007cc0 <TIM_OC4_SetConfig+0xac>)
 8007c78:	4293      	cmp	r3, r2
 8007c7a:	d109      	bne.n	8007c90 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007c7c:	697b      	ldr	r3, [r7, #20]
 8007c7e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007c82:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007c84:	683b      	ldr	r3, [r7, #0]
 8007c86:	695b      	ldr	r3, [r3, #20]
 8007c88:	019b      	lsls	r3, r3, #6
 8007c8a:	697a      	ldr	r2, [r7, #20]
 8007c8c:	4313      	orrs	r3, r2
 8007c8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	697a      	ldr	r2, [r7, #20]
 8007c94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	68fa      	ldr	r2, [r7, #12]
 8007c9a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007c9c:	683b      	ldr	r3, [r7, #0]
 8007c9e:	685a      	ldr	r2, [r3, #4]
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	693a      	ldr	r2, [r7, #16]
 8007ca8:	621a      	str	r2, [r3, #32]
}
 8007caa:	bf00      	nop
 8007cac:	371c      	adds	r7, #28
 8007cae:	46bd      	mov	sp, r7
 8007cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb4:	4770      	bx	lr
 8007cb6:	bf00      	nop
 8007cb8:	feff8fff 	.word	0xfeff8fff
 8007cbc:	40010000 	.word	0x40010000
 8007cc0:	40010400 	.word	0x40010400

08007cc4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b087      	sub	sp, #28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	6a1b      	ldr	r3, [r3, #32]
 8007cde:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007cec:	68fa      	ldr	r2, [r7, #12]
 8007cee:	4b1b      	ldr	r3, [pc, #108]	; (8007d5c <TIM_OC5_SetConfig+0x98>)
 8007cf0:	4013      	ands	r3, r2
 8007cf2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	68fa      	ldr	r2, [r7, #12]
 8007cfa:	4313      	orrs	r3, r2
 8007cfc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007cfe:	693b      	ldr	r3, [r7, #16]
 8007d00:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007d04:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007d06:	683b      	ldr	r3, [r7, #0]
 8007d08:	689b      	ldr	r3, [r3, #8]
 8007d0a:	041b      	lsls	r3, r3, #16
 8007d0c:	693a      	ldr	r2, [r7, #16]
 8007d0e:	4313      	orrs	r3, r2
 8007d10:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	4a12      	ldr	r2, [pc, #72]	; (8007d60 <TIM_OC5_SetConfig+0x9c>)
 8007d16:	4293      	cmp	r3, r2
 8007d18:	d003      	beq.n	8007d22 <TIM_OC5_SetConfig+0x5e>
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	4a11      	ldr	r2, [pc, #68]	; (8007d64 <TIM_OC5_SetConfig+0xa0>)
 8007d1e:	4293      	cmp	r3, r2
 8007d20:	d109      	bne.n	8007d36 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d28:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007d2a:	683b      	ldr	r3, [r7, #0]
 8007d2c:	695b      	ldr	r3, [r3, #20]
 8007d2e:	021b      	lsls	r3, r3, #8
 8007d30:	697a      	ldr	r2, [r7, #20]
 8007d32:	4313      	orrs	r3, r2
 8007d34:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	697a      	ldr	r2, [r7, #20]
 8007d3a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	68fa      	ldr	r2, [r7, #12]
 8007d40:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	685a      	ldr	r2, [r3, #4]
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	693a      	ldr	r2, [r7, #16]
 8007d4e:	621a      	str	r2, [r3, #32]
}
 8007d50:	bf00      	nop
 8007d52:	371c      	adds	r7, #28
 8007d54:	46bd      	mov	sp, r7
 8007d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d5a:	4770      	bx	lr
 8007d5c:	fffeff8f 	.word	0xfffeff8f
 8007d60:	40010000 	.word	0x40010000
 8007d64:	40010400 	.word	0x40010400

08007d68 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d68:	b480      	push	{r7}
 8007d6a:	b087      	sub	sp, #28
 8007d6c:	af00      	add	r7, sp, #0
 8007d6e:	6078      	str	r0, [r7, #4]
 8007d70:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6a1b      	ldr	r3, [r3, #32]
 8007d76:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	6a1b      	ldr	r3, [r3, #32]
 8007d82:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	685b      	ldr	r3, [r3, #4]
 8007d88:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007d8e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007d90:	68fa      	ldr	r2, [r7, #12]
 8007d92:	4b1c      	ldr	r3, [pc, #112]	; (8007e04 <TIM_OC6_SetConfig+0x9c>)
 8007d94:	4013      	ands	r3, r2
 8007d96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	021b      	lsls	r3, r3, #8
 8007d9e:	68fa      	ldr	r2, [r7, #12]
 8007da0:	4313      	orrs	r3, r2
 8007da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007daa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007dac:	683b      	ldr	r3, [r7, #0]
 8007dae:	689b      	ldr	r3, [r3, #8]
 8007db0:	051b      	lsls	r3, r3, #20
 8007db2:	693a      	ldr	r2, [r7, #16]
 8007db4:	4313      	orrs	r3, r2
 8007db6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	4a13      	ldr	r2, [pc, #76]	; (8007e08 <TIM_OC6_SetConfig+0xa0>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d003      	beq.n	8007dc8 <TIM_OC6_SetConfig+0x60>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	4a12      	ldr	r2, [pc, #72]	; (8007e0c <TIM_OC6_SetConfig+0xa4>)
 8007dc4:	4293      	cmp	r3, r2
 8007dc6:	d109      	bne.n	8007ddc <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007dce:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007dd0:	683b      	ldr	r3, [r7, #0]
 8007dd2:	695b      	ldr	r3, [r3, #20]
 8007dd4:	029b      	lsls	r3, r3, #10
 8007dd6:	697a      	ldr	r2, [r7, #20]
 8007dd8:	4313      	orrs	r3, r2
 8007dda:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	697a      	ldr	r2, [r7, #20]
 8007de0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	68fa      	ldr	r2, [r7, #12]
 8007de6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007de8:	683b      	ldr	r3, [r7, #0]
 8007dea:	685a      	ldr	r2, [r3, #4]
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	693a      	ldr	r2, [r7, #16]
 8007df4:	621a      	str	r2, [r3, #32]
}
 8007df6:	bf00      	nop
 8007df8:	371c      	adds	r7, #28
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop
 8007e04:	feff8fff 	.word	0xfeff8fff
 8007e08:	40010000 	.word	0x40010000
 8007e0c:	40010400 	.word	0x40010400

08007e10 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e10:	b480      	push	{r7}
 8007e12:	b087      	sub	sp, #28
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	60f8      	str	r0, [r7, #12]
 8007e18:	60b9      	str	r1, [r7, #8]
 8007e1a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	6a1b      	ldr	r3, [r3, #32]
 8007e20:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	6a1b      	ldr	r3, [r3, #32]
 8007e26:	f023 0201 	bic.w	r2, r3, #1
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	699b      	ldr	r3, [r3, #24]
 8007e32:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007e34:	693b      	ldr	r3, [r7, #16]
 8007e36:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007e3a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	011b      	lsls	r3, r3, #4
 8007e40:	693a      	ldr	r2, [r7, #16]
 8007e42:	4313      	orrs	r3, r2
 8007e44:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	f023 030a 	bic.w	r3, r3, #10
 8007e4c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007e4e:	697a      	ldr	r2, [r7, #20]
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	4313      	orrs	r3, r2
 8007e54:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	693a      	ldr	r2, [r7, #16]
 8007e5a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	697a      	ldr	r2, [r7, #20]
 8007e60:	621a      	str	r2, [r3, #32]
}
 8007e62:	bf00      	nop
 8007e64:	371c      	adds	r7, #28
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr

08007e6e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007e6e:	b480      	push	{r7}
 8007e70:	b087      	sub	sp, #28
 8007e72:	af00      	add	r7, sp, #0
 8007e74:	60f8      	str	r0, [r7, #12]
 8007e76:	60b9      	str	r1, [r7, #8]
 8007e78:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	6a1b      	ldr	r3, [r3, #32]
 8007e7e:	f023 0210 	bic.w	r2, r3, #16
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	699b      	ldr	r3, [r3, #24]
 8007e8a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	6a1b      	ldr	r3, [r3, #32]
 8007e90:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007e92:	697b      	ldr	r3, [r7, #20]
 8007e94:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007e98:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	031b      	lsls	r3, r3, #12
 8007e9e:	697a      	ldr	r2, [r7, #20]
 8007ea0:	4313      	orrs	r3, r2
 8007ea2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007eaa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	011b      	lsls	r3, r3, #4
 8007eb0:	693a      	ldr	r2, [r7, #16]
 8007eb2:	4313      	orrs	r3, r2
 8007eb4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	697a      	ldr	r2, [r7, #20]
 8007eba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	693a      	ldr	r2, [r7, #16]
 8007ec0:	621a      	str	r2, [r3, #32]
}
 8007ec2:	bf00      	nop
 8007ec4:	371c      	adds	r7, #28
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ecc:	4770      	bx	lr

08007ece <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007ece:	b480      	push	{r7}
 8007ed0:	b085      	sub	sp, #20
 8007ed2:	af00      	add	r7, sp, #0
 8007ed4:	6078      	str	r0, [r7, #4]
 8007ed6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	689b      	ldr	r3, [r3, #8]
 8007edc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ee4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ee6:	683a      	ldr	r2, [r7, #0]
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	4313      	orrs	r3, r2
 8007eec:	f043 0307 	orr.w	r3, r3, #7
 8007ef0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	68fa      	ldr	r2, [r7, #12]
 8007ef6:	609a      	str	r2, [r3, #8]
}
 8007ef8:	bf00      	nop
 8007efa:	3714      	adds	r7, #20
 8007efc:	46bd      	mov	sp, r7
 8007efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f02:	4770      	bx	lr

08007f04 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007f04:	b480      	push	{r7}
 8007f06:	b087      	sub	sp, #28
 8007f08:	af00      	add	r7, sp, #0
 8007f0a:	60f8      	str	r0, [r7, #12]
 8007f0c:	60b9      	str	r1, [r7, #8]
 8007f0e:	607a      	str	r2, [r7, #4]
 8007f10:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007f1e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007f20:	683b      	ldr	r3, [r7, #0]
 8007f22:	021a      	lsls	r2, r3, #8
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	431a      	orrs	r2, r3
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	4313      	orrs	r3, r2
 8007f2c:	697a      	ldr	r2, [r7, #20]
 8007f2e:	4313      	orrs	r3, r2
 8007f30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	697a      	ldr	r2, [r7, #20]
 8007f36:	609a      	str	r2, [r3, #8]
}
 8007f38:	bf00      	nop
 8007f3a:	371c      	adds	r7, #28
 8007f3c:	46bd      	mov	sp, r7
 8007f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f42:	4770      	bx	lr

08007f44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007f44:	b480      	push	{r7}
 8007f46:	b087      	sub	sp, #28
 8007f48:	af00      	add	r7, sp, #0
 8007f4a:	60f8      	str	r0, [r7, #12]
 8007f4c:	60b9      	str	r1, [r7, #8]
 8007f4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007f50:	68bb      	ldr	r3, [r7, #8]
 8007f52:	f003 031f 	and.w	r3, r3, #31
 8007f56:	2201      	movs	r2, #1
 8007f58:	fa02 f303 	lsl.w	r3, r2, r3
 8007f5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	6a1a      	ldr	r2, [r3, #32]
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	43db      	mvns	r3, r3
 8007f66:	401a      	ands	r2, r3
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	6a1a      	ldr	r2, [r3, #32]
 8007f70:	68bb      	ldr	r3, [r7, #8]
 8007f72:	f003 031f 	and.w	r3, r3, #31
 8007f76:	6879      	ldr	r1, [r7, #4]
 8007f78:	fa01 f303 	lsl.w	r3, r1, r3
 8007f7c:	431a      	orrs	r2, r3
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	621a      	str	r2, [r3, #32]
}
 8007f82:	bf00      	nop
 8007f84:	371c      	adds	r7, #28
 8007f86:	46bd      	mov	sp, r7
 8007f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8c:	4770      	bx	lr
	...

08007f90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b085      	sub	sp, #20
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	6078      	str	r0, [r7, #4]
 8007f98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d101      	bne.n	8007fa8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007fa4:	2302      	movs	r3, #2
 8007fa6:	e06d      	b.n	8008084 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	2201      	movs	r2, #1
 8007fac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	2202      	movs	r2, #2
 8007fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	685b      	ldr	r3, [r3, #4]
 8007fbe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	689b      	ldr	r3, [r3, #8]
 8007fc6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	4a30      	ldr	r2, [pc, #192]	; (8008090 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007fce:	4293      	cmp	r3, r2
 8007fd0:	d004      	beq.n	8007fdc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	4a2f      	ldr	r2, [pc, #188]	; (8008094 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007fd8:	4293      	cmp	r3, r2
 8007fda:	d108      	bne.n	8007fee <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007fe2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	685b      	ldr	r3, [r3, #4]
 8007fe8:	68fa      	ldr	r2, [r7, #12]
 8007fea:	4313      	orrs	r3, r2
 8007fec:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ff4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	68fa      	ldr	r2, [r7, #12]
 8007ffc:	4313      	orrs	r3, r2
 8007ffe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	68fa      	ldr	r2, [r7, #12]
 8008006:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a20      	ldr	r2, [pc, #128]	; (8008090 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d022      	beq.n	8008058 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800801a:	d01d      	beq.n	8008058 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	681b      	ldr	r3, [r3, #0]
 8008020:	4a1d      	ldr	r2, [pc, #116]	; (8008098 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008022:	4293      	cmp	r3, r2
 8008024:	d018      	beq.n	8008058 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	681b      	ldr	r3, [r3, #0]
 800802a:	4a1c      	ldr	r2, [pc, #112]	; (800809c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d013      	beq.n	8008058 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	681b      	ldr	r3, [r3, #0]
 8008034:	4a1a      	ldr	r2, [pc, #104]	; (80080a0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008036:	4293      	cmp	r3, r2
 8008038:	d00e      	beq.n	8008058 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	4a15      	ldr	r2, [pc, #84]	; (8008094 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008040:	4293      	cmp	r3, r2
 8008042:	d009      	beq.n	8008058 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	4a16      	ldr	r2, [pc, #88]	; (80080a4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800804a:	4293      	cmp	r3, r2
 800804c:	d004      	beq.n	8008058 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681b      	ldr	r3, [r3, #0]
 8008052:	4a15      	ldr	r2, [pc, #84]	; (80080a8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008054:	4293      	cmp	r3, r2
 8008056:	d10c      	bne.n	8008072 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008058:	68bb      	ldr	r3, [r7, #8]
 800805a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800805e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	689b      	ldr	r3, [r3, #8]
 8008064:	68ba      	ldr	r2, [r7, #8]
 8008066:	4313      	orrs	r3, r2
 8008068:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	68ba      	ldr	r2, [r7, #8]
 8008070:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	2201      	movs	r2, #1
 8008076:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	2200      	movs	r2, #0
 800807e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008082:	2300      	movs	r3, #0
}
 8008084:	4618      	mov	r0, r3
 8008086:	3714      	adds	r7, #20
 8008088:	46bd      	mov	sp, r7
 800808a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800808e:	4770      	bx	lr
 8008090:	40010000 	.word	0x40010000
 8008094:	40010400 	.word	0x40010400
 8008098:	40000400 	.word	0x40000400
 800809c:	40000800 	.word	0x40000800
 80080a0:	40000c00 	.word	0x40000c00
 80080a4:	40014000 	.word	0x40014000
 80080a8:	40001800 	.word	0x40001800

080080ac <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80080b4:	bf00      	nop
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80080c8:	bf00      	nop
 80080ca:	370c      	adds	r7, #12
 80080cc:	46bd      	mov	sp, r7
 80080ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d2:	4770      	bx	lr

080080d4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80080dc:	bf00      	nop
 80080de:	370c      	adds	r7, #12
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b082      	sub	sp, #8
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e040      	b.n	800817c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d106      	bne.n	8008110 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2200      	movs	r2, #0
 8008106:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f7fa ff24 	bl	8002f58 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	2224      	movs	r2, #36	; 0x24
 8008114:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	681a      	ldr	r2, [r3, #0]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f022 0201 	bic.w	r2, r2, #1
 8008124:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 fb84 	bl	8008834 <UART_SetConfig>
 800812c:	4603      	mov	r3, r0
 800812e:	2b01      	cmp	r3, #1
 8008130:	d101      	bne.n	8008136 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008132:	2301      	movs	r3, #1
 8008134:	e022      	b.n	800817c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800813a:	2b00      	cmp	r3, #0
 800813c:	d002      	beq.n	8008144 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800813e:	6878      	ldr	r0, [r7, #4]
 8008140:	f000 fddc 	bl	8008cfc <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	685a      	ldr	r2, [r3, #4]
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008152:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	689a      	ldr	r2, [r3, #8]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008162:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	681a      	ldr	r2, [r3, #0]
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	f042 0201 	orr.w	r2, r2, #1
 8008172:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008174:	6878      	ldr	r0, [r7, #4]
 8008176:	f000 fe63 	bl	8008e40 <UART_CheckIdleState>
 800817a:	4603      	mov	r3, r0
}
 800817c:	4618      	mov	r0, r3
 800817e:	3708      	adds	r7, #8
 8008180:	46bd      	mov	sp, r7
 8008182:	bd80      	pop	{r7, pc}

08008184 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008184:	b480      	push	{r7}
 8008186:	b08b      	sub	sp, #44	; 0x2c
 8008188:	af00      	add	r7, sp, #0
 800818a:	60f8      	str	r0, [r7, #12]
 800818c:	60b9      	str	r1, [r7, #8]
 800818e:	4613      	mov	r3, r2
 8008190:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008196:	2b20      	cmp	r3, #32
 8008198:	d147      	bne.n	800822a <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 800819a:	68bb      	ldr	r3, [r7, #8]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d002      	beq.n	80081a6 <HAL_UART_Transmit_IT+0x22>
 80081a0:	88fb      	ldrh	r3, [r7, #6]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d101      	bne.n	80081aa <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 80081a6:	2301      	movs	r3, #1
 80081a8:	e040      	b.n	800822c <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	68ba      	ldr	r2, [r7, #8]
 80081ae:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	88fa      	ldrh	r2, [r7, #6]
 80081b4:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	88fa      	ldrh	r2, [r7, #6]
 80081bc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	2200      	movs	r2, #0
 80081c4:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	2221      	movs	r2, #33	; 0x21
 80081d2:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	689b      	ldr	r3, [r3, #8]
 80081d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081dc:	d107      	bne.n	80081ee <HAL_UART_Transmit_IT+0x6a>
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	691b      	ldr	r3, [r3, #16]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d103      	bne.n	80081ee <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	4a13      	ldr	r2, [pc, #76]	; (8008238 <HAL_UART_Transmit_IT+0xb4>)
 80081ea:	66da      	str	r2, [r3, #108]	; 0x6c
 80081ec:	e002      	b.n	80081f4 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	4a12      	ldr	r2, [pc, #72]	; (800823c <HAL_UART_Transmit_IT+0xb8>)
 80081f2:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	e853 3f00 	ldrex	r3, [r3]
 8008200:	613b      	str	r3, [r7, #16]
   return(result);
 8008202:	693b      	ldr	r3, [r7, #16]
 8008204:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008208:	627b      	str	r3, [r7, #36]	; 0x24
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	461a      	mov	r2, r3
 8008210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008212:	623b      	str	r3, [r7, #32]
 8008214:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008216:	69f9      	ldr	r1, [r7, #28]
 8008218:	6a3a      	ldr	r2, [r7, #32]
 800821a:	e841 2300 	strex	r3, r2, [r1]
 800821e:	61bb      	str	r3, [r7, #24]
   return(result);
 8008220:	69bb      	ldr	r3, [r7, #24]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d1e6      	bne.n	80081f4 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8008226:	2300      	movs	r3, #0
 8008228:	e000      	b.n	800822c <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800822a:	2302      	movs	r3, #2
  }
}
 800822c:	4618      	mov	r0, r3
 800822e:	372c      	adds	r7, #44	; 0x2c
 8008230:	46bd      	mov	sp, r7
 8008232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008236:	4770      	bx	lr
 8008238:	08009557 	.word	0x08009557
 800823c:	080094a1 	.word	0x080094a1

08008240 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008240:	b580      	push	{r7, lr}
 8008242:	b0ba      	sub	sp, #232	; 0xe8
 8008244:	af00      	add	r7, sp, #0
 8008246:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	69db      	ldr	r3, [r3, #28]
 800824e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008266:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800826a:	f640 030f 	movw	r3, #2063	; 0x80f
 800826e:	4013      	ands	r3, r2
 8008270:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008274:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008278:	2b00      	cmp	r3, #0
 800827a:	d115      	bne.n	80082a8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800827c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008280:	f003 0320 	and.w	r3, r3, #32
 8008284:	2b00      	cmp	r3, #0
 8008286:	d00f      	beq.n	80082a8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008288:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800828c:	f003 0320 	and.w	r3, r3, #32
 8008290:	2b00      	cmp	r3, #0
 8008292:	d009      	beq.n	80082a8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008298:	2b00      	cmp	r3, #0
 800829a:	f000 8297 	beq.w	80087cc <HAL_UART_IRQHandler+0x58c>
      {
        huart->RxISR(huart);
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	4798      	blx	r3
      }
      return;
 80082a6:	e291      	b.n	80087cc <HAL_UART_IRQHandler+0x58c>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80082a8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	f000 8117 	beq.w	80084e0 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80082b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80082b6:	f003 0301 	and.w	r3, r3, #1
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d106      	bne.n	80082cc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80082be:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80082c2:	4b85      	ldr	r3, [pc, #532]	; (80084d8 <HAL_UART_IRQHandler+0x298>)
 80082c4:	4013      	ands	r3, r2
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	f000 810a 	beq.w	80084e0 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80082cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80082d0:	f003 0301 	and.w	r3, r3, #1
 80082d4:	2b00      	cmp	r3, #0
 80082d6:	d011      	beq.n	80082fc <HAL_UART_IRQHandler+0xbc>
 80082d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80082dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d00b      	beq.n	80082fc <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	2201      	movs	r2, #1
 80082ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80082f2:	f043 0201 	orr.w	r2, r3, #1
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80082fc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008300:	f003 0302 	and.w	r3, r3, #2
 8008304:	2b00      	cmp	r3, #0
 8008306:	d011      	beq.n	800832c <HAL_UART_IRQHandler+0xec>
 8008308:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800830c:	f003 0301 	and.w	r3, r3, #1
 8008310:	2b00      	cmp	r3, #0
 8008312:	d00b      	beq.n	800832c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	2202      	movs	r2, #2
 800831a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008322:	f043 0204 	orr.w	r2, r3, #4
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800832c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008330:	f003 0304 	and.w	r3, r3, #4
 8008334:	2b00      	cmp	r3, #0
 8008336:	d011      	beq.n	800835c <HAL_UART_IRQHandler+0x11c>
 8008338:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800833c:	f003 0301 	and.w	r3, r3, #1
 8008340:	2b00      	cmp	r3, #0
 8008342:	d00b      	beq.n	800835c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	2204      	movs	r2, #4
 800834a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008352:	f043 0202 	orr.w	r2, r3, #2
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800835c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008360:	f003 0308 	and.w	r3, r3, #8
 8008364:	2b00      	cmp	r3, #0
 8008366:	d017      	beq.n	8008398 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008368:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800836c:	f003 0320 	and.w	r3, r3, #32
 8008370:	2b00      	cmp	r3, #0
 8008372:	d105      	bne.n	8008380 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008374:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008378:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800837c:	2b00      	cmp	r3, #0
 800837e:	d00b      	beq.n	8008398 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	2208      	movs	r2, #8
 8008386:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800838e:	f043 0208 	orr.w	r2, r3, #8
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008398:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800839c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d012      	beq.n	80083ca <HAL_UART_IRQHandler+0x18a>
 80083a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083a8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d00c      	beq.n	80083ca <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	681b      	ldr	r3, [r3, #0]
 80083b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80083b8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083c0:	f043 0220 	orr.w	r2, r3, #32
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	f000 81fd 	beq.w	80087d0 <HAL_UART_IRQHandler+0x590>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80083d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80083da:	f003 0320 	and.w	r3, r3, #32
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d00d      	beq.n	80083fe <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80083e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80083e6:	f003 0320 	and.w	r3, r3, #32
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d007      	beq.n	80083fe <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d003      	beq.n	80083fe <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80083fa:	6878      	ldr	r0, [r7, #4]
 80083fc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008404:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	689b      	ldr	r3, [r3, #8]
 800840e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008412:	2b40      	cmp	r3, #64	; 0x40
 8008414:	d005      	beq.n	8008422 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008416:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800841a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800841e:	2b00      	cmp	r3, #0
 8008420:	d04f      	beq.n	80084c2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008422:	6878      	ldr	r0, [r7, #4]
 8008424:	f000 fed0 	bl	80091c8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	689b      	ldr	r3, [r3, #8]
 800842e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008432:	2b40      	cmp	r3, #64	; 0x40
 8008434:	d141      	bne.n	80084ba <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	3308      	adds	r3, #8
 800843c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008440:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008444:	e853 3f00 	ldrex	r3, [r3]
 8008448:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800844c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008450:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008454:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	3308      	adds	r3, #8
 800845e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008462:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008466:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800846a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800846e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008472:	e841 2300 	strex	r3, r2, [r1]
 8008476:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800847a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800847e:	2b00      	cmp	r3, #0
 8008480:	d1d9      	bne.n	8008436 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008486:	2b00      	cmp	r3, #0
 8008488:	d013      	beq.n	80084b2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800848e:	4a13      	ldr	r2, [pc, #76]	; (80084dc <HAL_UART_IRQHandler+0x29c>)
 8008490:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008496:	4618      	mov	r0, r3
 8008498:	f7fb f932 	bl	8003700 <HAL_DMA_Abort_IT>
 800849c:	4603      	mov	r3, r0
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d017      	beq.n	80084d2 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80084a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80084a8:	687a      	ldr	r2, [r7, #4]
 80084aa:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80084ac:	4610      	mov	r0, r2
 80084ae:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084b0:	e00f      	b.n	80084d2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80084b2:	6878      	ldr	r0, [r7, #4]
 80084b4:	f000 f9b4 	bl	8008820 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084b8:	e00b      	b.n	80084d2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80084ba:	6878      	ldr	r0, [r7, #4]
 80084bc:	f000 f9b0 	bl	8008820 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084c0:	e007      	b.n	80084d2 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 f9ac 	bl	8008820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	2200      	movs	r2, #0
 80084cc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 80084d0:	e17e      	b.n	80087d0 <HAL_UART_IRQHandler+0x590>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80084d2:	bf00      	nop
    return;
 80084d4:	e17c      	b.n	80087d0 <HAL_UART_IRQHandler+0x590>
 80084d6:	bf00      	nop
 80084d8:	04000120 	.word	0x04000120
 80084dc:	08009475 	.word	0x08009475

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80084e4:	2b01      	cmp	r3, #1
 80084e6:	f040 814c 	bne.w	8008782 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80084ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80084ee:	f003 0310 	and.w	r3, r3, #16
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	f000 8145 	beq.w	8008782 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80084f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80084fc:	f003 0310 	and.w	r3, r3, #16
 8008500:	2b00      	cmp	r3, #0
 8008502:	f000 813e 	beq.w	8008782 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	2210      	movs	r2, #16
 800850c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	689b      	ldr	r3, [r3, #8]
 8008514:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008518:	2b40      	cmp	r3, #64	; 0x40
 800851a:	f040 80b6 	bne.w	800868a <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	685b      	ldr	r3, [r3, #4]
 8008526:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800852a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800852e:	2b00      	cmp	r3, #0
 8008530:	f000 8150 	beq.w	80087d4 <HAL_UART_IRQHandler+0x594>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800853a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800853e:	429a      	cmp	r2, r3
 8008540:	f080 8148 	bcs.w	80087d4 <HAL_UART_IRQHandler+0x594>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800854a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008552:	69db      	ldr	r3, [r3, #28]
 8008554:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008558:	f000 8086 	beq.w	8008668 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	681b      	ldr	r3, [r3, #0]
 8008560:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008564:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008568:	e853 3f00 	ldrex	r3, [r3]
 800856c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008570:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008574:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008578:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	461a      	mov	r2, r3
 8008582:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8008586:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800858a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800858e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008592:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008596:	e841 2300 	strex	r3, r2, [r1]
 800859a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800859e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d1da      	bne.n	800855c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	3308      	adds	r3, #8
 80085ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80085b0:	e853 3f00 	ldrex	r3, [r3]
 80085b4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80085b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80085b8:	f023 0301 	bic.w	r3, r3, #1
 80085bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	3308      	adds	r3, #8
 80085c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80085ca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80085ce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085d0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80085d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80085d6:	e841 2300 	strex	r3, r2, [r1]
 80085da:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80085dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d1e1      	bne.n	80085a6 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	681b      	ldr	r3, [r3, #0]
 80085e6:	3308      	adds	r3, #8
 80085e8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80085ec:	e853 3f00 	ldrex	r3, [r3]
 80085f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80085f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80085f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80085f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	3308      	adds	r3, #8
 8008602:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008606:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008608:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800860a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800860c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800860e:	e841 2300 	strex	r3, r2, [r1]
 8008612:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008614:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008616:	2b00      	cmp	r3, #0
 8008618:	d1e3      	bne.n	80085e2 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800861a:	687b      	ldr	r3, [r7, #4]
 800861c:	2220      	movs	r2, #32
 800861e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	2200      	movs	r2, #0
 8008626:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800862e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008630:	e853 3f00 	ldrex	r3, [r3]
 8008634:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008636:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008638:	f023 0310 	bic.w	r3, r3, #16
 800863c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	461a      	mov	r2, r3
 8008646:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800864a:	65bb      	str	r3, [r7, #88]	; 0x58
 800864c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800864e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008650:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008652:	e841 2300 	strex	r3, r2, [r1]
 8008656:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008658:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800865a:	2b00      	cmp	r3, #0
 800865c:	d1e4      	bne.n	8008628 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008662:	4618      	mov	r0, r3
 8008664:	f7fa ffdc 	bl	8003620 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2202      	movs	r2, #2
 800866c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800867a:	b29b      	uxth	r3, r3
 800867c:	1ad3      	subs	r3, r2, r3
 800867e:	b29b      	uxth	r3, r3
 8008680:	4619      	mov	r1, r3
 8008682:	6878      	ldr	r0, [r7, #4]
 8008684:	f7fa f91c 	bl	80028c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008688:	e0a4      	b.n	80087d4 <HAL_UART_IRQHandler+0x594>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008696:	b29b      	uxth	r3, r3
 8008698:	1ad3      	subs	r3, r2, r3
 800869a:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80086a4:	b29b      	uxth	r3, r3
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	f000 8096 	beq.w	80087d8 <HAL_UART_IRQHandler+0x598>
          && (nb_rx_data > 0U))
 80086ac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	f000 8091 	beq.w	80087d8 <HAL_UART_IRQHandler+0x598>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80086b6:	687b      	ldr	r3, [r7, #4]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086be:	e853 3f00 	ldrex	r3, [r3]
 80086c2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80086c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086c6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80086ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	461a      	mov	r2, r3
 80086d4:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80086d8:	647b      	str	r3, [r7, #68]	; 0x44
 80086da:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086dc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80086de:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80086e0:	e841 2300 	strex	r3, r2, [r1]
 80086e4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80086e6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80086e8:	2b00      	cmp	r3, #0
 80086ea:	d1e4      	bne.n	80086b6 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	3308      	adds	r3, #8
 80086f2:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80086f6:	e853 3f00 	ldrex	r3, [r3]
 80086fa:	623b      	str	r3, [r7, #32]
   return(result);
 80086fc:	6a3b      	ldr	r3, [r7, #32]
 80086fe:	f023 0301 	bic.w	r3, r3, #1
 8008702:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	3308      	adds	r3, #8
 800870c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008710:	633a      	str	r2, [r7, #48]	; 0x30
 8008712:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008714:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008716:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008718:	e841 2300 	strex	r3, r2, [r1]
 800871c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800871e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008720:	2b00      	cmp	r3, #0
 8008722:	d1e3      	bne.n	80086ec <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	2220      	movs	r2, #32
 8008728:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	2200      	movs	r2, #0
 8008730:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	2200      	movs	r2, #0
 8008736:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800873e:	693b      	ldr	r3, [r7, #16]
 8008740:	e853 3f00 	ldrex	r3, [r3]
 8008744:	60fb      	str	r3, [r7, #12]
   return(result);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	f023 0310 	bic.w	r3, r3, #16
 800874c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	461a      	mov	r2, r3
 8008756:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800875a:	61fb      	str	r3, [r7, #28]
 800875c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800875e:	69b9      	ldr	r1, [r7, #24]
 8008760:	69fa      	ldr	r2, [r7, #28]
 8008762:	e841 2300 	strex	r3, r2, [r1]
 8008766:	617b      	str	r3, [r7, #20]
   return(result);
 8008768:	697b      	ldr	r3, [r7, #20]
 800876a:	2b00      	cmp	r3, #0
 800876c:	d1e4      	bne.n	8008738 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	2202      	movs	r2, #2
 8008772:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008774:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008778:	4619      	mov	r1, r3
 800877a:	6878      	ldr	r0, [r7, #4]
 800877c:	f7fa f8a0 	bl	80028c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8008780:	e02a      	b.n	80087d8 <HAL_UART_IRQHandler+0x598>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008782:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008786:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800878a:	2b00      	cmp	r3, #0
 800878c:	d00e      	beq.n	80087ac <HAL_UART_IRQHandler+0x56c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800878e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008792:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008796:	2b00      	cmp	r3, #0
 8008798:	d008      	beq.n	80087ac <HAL_UART_IRQHandler+0x56c>
  {
    if (huart->TxISR != NULL)
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d01c      	beq.n	80087dc <HAL_UART_IRQHandler+0x59c>
    {
      huart->TxISR(huart);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087a6:	6878      	ldr	r0, [r7, #4]
 80087a8:	4798      	blx	r3
    }
    return;
 80087aa:	e017      	b.n	80087dc <HAL_UART_IRQHandler+0x59c>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80087ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80087b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087b4:	2b00      	cmp	r3, #0
 80087b6:	d012      	beq.n	80087de <HAL_UART_IRQHandler+0x59e>
 80087b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80087bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d00c      	beq.n	80087de <HAL_UART_IRQHandler+0x59e>
  {
    UART_EndTransmit_IT(huart);
 80087c4:	6878      	ldr	r0, [r7, #4]
 80087c6:	f000 ff26 	bl	8009616 <UART_EndTransmit_IT>
    return;
 80087ca:	e008      	b.n	80087de <HAL_UART_IRQHandler+0x59e>
      return;
 80087cc:	bf00      	nop
 80087ce:	e006      	b.n	80087de <HAL_UART_IRQHandler+0x59e>
    return;
 80087d0:	bf00      	nop
 80087d2:	e004      	b.n	80087de <HAL_UART_IRQHandler+0x59e>
      return;
 80087d4:	bf00      	nop
 80087d6:	e002      	b.n	80087de <HAL_UART_IRQHandler+0x59e>
      return;
 80087d8:	bf00      	nop
 80087da:	e000      	b.n	80087de <HAL_UART_IRQHandler+0x59e>
    return;
 80087dc:	bf00      	nop
  }

}
 80087de:	37e8      	adds	r7, #232	; 0xe8
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80087e4:	b480      	push	{r7}
 80087e6:	b083      	sub	sp, #12
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80087ec:	bf00      	nop
 80087ee:	370c      	adds	r7, #12
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr

080087f8 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80087f8:	b480      	push	{r7}
 80087fa:	b083      	sub	sp, #12
 80087fc:	af00      	add	r7, sp, #0
 80087fe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008800:	bf00      	nop
 8008802:	370c      	adds	r7, #12
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr

0800880c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800880c:	b480      	push	{r7}
 800880e:	b083      	sub	sp, #12
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008814:	bf00      	nop
 8008816:	370c      	adds	r7, #12
 8008818:	46bd      	mov	sp, r7
 800881a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800881e:	4770      	bx	lr

08008820 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008820:	b480      	push	{r7}
 8008822:	b083      	sub	sp, #12
 8008824:	af00      	add	r7, sp, #0
 8008826:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008828:	bf00      	nop
 800882a:	370c      	adds	r7, #12
 800882c:	46bd      	mov	sp, r7
 800882e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008832:	4770      	bx	lr

08008834 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b088      	sub	sp, #32
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800883c:	2300      	movs	r3, #0
 800883e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	689a      	ldr	r2, [r3, #8]
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	691b      	ldr	r3, [r3, #16]
 8008848:	431a      	orrs	r2, r3
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	695b      	ldr	r3, [r3, #20]
 800884e:	431a      	orrs	r2, r3
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	69db      	ldr	r3, [r3, #28]
 8008854:	4313      	orrs	r3, r2
 8008856:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	4ba6      	ldr	r3, [pc, #664]	; (8008af8 <UART_SetConfig+0x2c4>)
 8008860:	4013      	ands	r3, r2
 8008862:	687a      	ldr	r2, [r7, #4]
 8008864:	6812      	ldr	r2, [r2, #0]
 8008866:	6979      	ldr	r1, [r7, #20]
 8008868:	430b      	orrs	r3, r1
 800886a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	681b      	ldr	r3, [r3, #0]
 8008870:	685b      	ldr	r3, [r3, #4]
 8008872:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	68da      	ldr	r2, [r3, #12]
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	681b      	ldr	r3, [r3, #0]
 800887e:	430a      	orrs	r2, r1
 8008880:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	699b      	ldr	r3, [r3, #24]
 8008886:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	6a1b      	ldr	r3, [r3, #32]
 800888c:	697a      	ldr	r2, [r7, #20]
 800888e:	4313      	orrs	r3, r2
 8008890:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	689b      	ldr	r3, [r3, #8]
 8008898:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	697a      	ldr	r2, [r7, #20]
 80088a2:	430a      	orrs	r2, r1
 80088a4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	681b      	ldr	r3, [r3, #0]
 80088aa:	4a94      	ldr	r2, [pc, #592]	; (8008afc <UART_SetConfig+0x2c8>)
 80088ac:	4293      	cmp	r3, r2
 80088ae:	d120      	bne.n	80088f2 <UART_SetConfig+0xbe>
 80088b0:	4b93      	ldr	r3, [pc, #588]	; (8008b00 <UART_SetConfig+0x2cc>)
 80088b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088b6:	f003 0303 	and.w	r3, r3, #3
 80088ba:	2b03      	cmp	r3, #3
 80088bc:	d816      	bhi.n	80088ec <UART_SetConfig+0xb8>
 80088be:	a201      	add	r2, pc, #4	; (adr r2, 80088c4 <UART_SetConfig+0x90>)
 80088c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088c4:	080088d5 	.word	0x080088d5
 80088c8:	080088e1 	.word	0x080088e1
 80088cc:	080088db 	.word	0x080088db
 80088d0:	080088e7 	.word	0x080088e7
 80088d4:	2301      	movs	r3, #1
 80088d6:	77fb      	strb	r3, [r7, #31]
 80088d8:	e150      	b.n	8008b7c <UART_SetConfig+0x348>
 80088da:	2302      	movs	r3, #2
 80088dc:	77fb      	strb	r3, [r7, #31]
 80088de:	e14d      	b.n	8008b7c <UART_SetConfig+0x348>
 80088e0:	2304      	movs	r3, #4
 80088e2:	77fb      	strb	r3, [r7, #31]
 80088e4:	e14a      	b.n	8008b7c <UART_SetConfig+0x348>
 80088e6:	2308      	movs	r3, #8
 80088e8:	77fb      	strb	r3, [r7, #31]
 80088ea:	e147      	b.n	8008b7c <UART_SetConfig+0x348>
 80088ec:	2310      	movs	r3, #16
 80088ee:	77fb      	strb	r3, [r7, #31]
 80088f0:	e144      	b.n	8008b7c <UART_SetConfig+0x348>
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	4a83      	ldr	r2, [pc, #524]	; (8008b04 <UART_SetConfig+0x2d0>)
 80088f8:	4293      	cmp	r3, r2
 80088fa:	d132      	bne.n	8008962 <UART_SetConfig+0x12e>
 80088fc:	4b80      	ldr	r3, [pc, #512]	; (8008b00 <UART_SetConfig+0x2cc>)
 80088fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008902:	f003 030c 	and.w	r3, r3, #12
 8008906:	2b0c      	cmp	r3, #12
 8008908:	d828      	bhi.n	800895c <UART_SetConfig+0x128>
 800890a:	a201      	add	r2, pc, #4	; (adr r2, 8008910 <UART_SetConfig+0xdc>)
 800890c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008910:	08008945 	.word	0x08008945
 8008914:	0800895d 	.word	0x0800895d
 8008918:	0800895d 	.word	0x0800895d
 800891c:	0800895d 	.word	0x0800895d
 8008920:	08008951 	.word	0x08008951
 8008924:	0800895d 	.word	0x0800895d
 8008928:	0800895d 	.word	0x0800895d
 800892c:	0800895d 	.word	0x0800895d
 8008930:	0800894b 	.word	0x0800894b
 8008934:	0800895d 	.word	0x0800895d
 8008938:	0800895d 	.word	0x0800895d
 800893c:	0800895d 	.word	0x0800895d
 8008940:	08008957 	.word	0x08008957
 8008944:	2300      	movs	r3, #0
 8008946:	77fb      	strb	r3, [r7, #31]
 8008948:	e118      	b.n	8008b7c <UART_SetConfig+0x348>
 800894a:	2302      	movs	r3, #2
 800894c:	77fb      	strb	r3, [r7, #31]
 800894e:	e115      	b.n	8008b7c <UART_SetConfig+0x348>
 8008950:	2304      	movs	r3, #4
 8008952:	77fb      	strb	r3, [r7, #31]
 8008954:	e112      	b.n	8008b7c <UART_SetConfig+0x348>
 8008956:	2308      	movs	r3, #8
 8008958:	77fb      	strb	r3, [r7, #31]
 800895a:	e10f      	b.n	8008b7c <UART_SetConfig+0x348>
 800895c:	2310      	movs	r3, #16
 800895e:	77fb      	strb	r3, [r7, #31]
 8008960:	e10c      	b.n	8008b7c <UART_SetConfig+0x348>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	681b      	ldr	r3, [r3, #0]
 8008966:	4a68      	ldr	r2, [pc, #416]	; (8008b08 <UART_SetConfig+0x2d4>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d120      	bne.n	80089ae <UART_SetConfig+0x17a>
 800896c:	4b64      	ldr	r3, [pc, #400]	; (8008b00 <UART_SetConfig+0x2cc>)
 800896e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008972:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008976:	2b30      	cmp	r3, #48	; 0x30
 8008978:	d013      	beq.n	80089a2 <UART_SetConfig+0x16e>
 800897a:	2b30      	cmp	r3, #48	; 0x30
 800897c:	d814      	bhi.n	80089a8 <UART_SetConfig+0x174>
 800897e:	2b20      	cmp	r3, #32
 8008980:	d009      	beq.n	8008996 <UART_SetConfig+0x162>
 8008982:	2b20      	cmp	r3, #32
 8008984:	d810      	bhi.n	80089a8 <UART_SetConfig+0x174>
 8008986:	2b00      	cmp	r3, #0
 8008988:	d002      	beq.n	8008990 <UART_SetConfig+0x15c>
 800898a:	2b10      	cmp	r3, #16
 800898c:	d006      	beq.n	800899c <UART_SetConfig+0x168>
 800898e:	e00b      	b.n	80089a8 <UART_SetConfig+0x174>
 8008990:	2300      	movs	r3, #0
 8008992:	77fb      	strb	r3, [r7, #31]
 8008994:	e0f2      	b.n	8008b7c <UART_SetConfig+0x348>
 8008996:	2302      	movs	r3, #2
 8008998:	77fb      	strb	r3, [r7, #31]
 800899a:	e0ef      	b.n	8008b7c <UART_SetConfig+0x348>
 800899c:	2304      	movs	r3, #4
 800899e:	77fb      	strb	r3, [r7, #31]
 80089a0:	e0ec      	b.n	8008b7c <UART_SetConfig+0x348>
 80089a2:	2308      	movs	r3, #8
 80089a4:	77fb      	strb	r3, [r7, #31]
 80089a6:	e0e9      	b.n	8008b7c <UART_SetConfig+0x348>
 80089a8:	2310      	movs	r3, #16
 80089aa:	77fb      	strb	r3, [r7, #31]
 80089ac:	e0e6      	b.n	8008b7c <UART_SetConfig+0x348>
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	4a56      	ldr	r2, [pc, #344]	; (8008b0c <UART_SetConfig+0x2d8>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d120      	bne.n	80089fa <UART_SetConfig+0x1c6>
 80089b8:	4b51      	ldr	r3, [pc, #324]	; (8008b00 <UART_SetConfig+0x2cc>)
 80089ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80089be:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80089c2:	2bc0      	cmp	r3, #192	; 0xc0
 80089c4:	d013      	beq.n	80089ee <UART_SetConfig+0x1ba>
 80089c6:	2bc0      	cmp	r3, #192	; 0xc0
 80089c8:	d814      	bhi.n	80089f4 <UART_SetConfig+0x1c0>
 80089ca:	2b80      	cmp	r3, #128	; 0x80
 80089cc:	d009      	beq.n	80089e2 <UART_SetConfig+0x1ae>
 80089ce:	2b80      	cmp	r3, #128	; 0x80
 80089d0:	d810      	bhi.n	80089f4 <UART_SetConfig+0x1c0>
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d002      	beq.n	80089dc <UART_SetConfig+0x1a8>
 80089d6:	2b40      	cmp	r3, #64	; 0x40
 80089d8:	d006      	beq.n	80089e8 <UART_SetConfig+0x1b4>
 80089da:	e00b      	b.n	80089f4 <UART_SetConfig+0x1c0>
 80089dc:	2300      	movs	r3, #0
 80089de:	77fb      	strb	r3, [r7, #31]
 80089e0:	e0cc      	b.n	8008b7c <UART_SetConfig+0x348>
 80089e2:	2302      	movs	r3, #2
 80089e4:	77fb      	strb	r3, [r7, #31]
 80089e6:	e0c9      	b.n	8008b7c <UART_SetConfig+0x348>
 80089e8:	2304      	movs	r3, #4
 80089ea:	77fb      	strb	r3, [r7, #31]
 80089ec:	e0c6      	b.n	8008b7c <UART_SetConfig+0x348>
 80089ee:	2308      	movs	r3, #8
 80089f0:	77fb      	strb	r3, [r7, #31]
 80089f2:	e0c3      	b.n	8008b7c <UART_SetConfig+0x348>
 80089f4:	2310      	movs	r3, #16
 80089f6:	77fb      	strb	r3, [r7, #31]
 80089f8:	e0c0      	b.n	8008b7c <UART_SetConfig+0x348>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	4a44      	ldr	r2, [pc, #272]	; (8008b10 <UART_SetConfig+0x2dc>)
 8008a00:	4293      	cmp	r3, r2
 8008a02:	d125      	bne.n	8008a50 <UART_SetConfig+0x21c>
 8008a04:	4b3e      	ldr	r3, [pc, #248]	; (8008b00 <UART_SetConfig+0x2cc>)
 8008a06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008a0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008a12:	d017      	beq.n	8008a44 <UART_SetConfig+0x210>
 8008a14:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008a18:	d817      	bhi.n	8008a4a <UART_SetConfig+0x216>
 8008a1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a1e:	d00b      	beq.n	8008a38 <UART_SetConfig+0x204>
 8008a20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a24:	d811      	bhi.n	8008a4a <UART_SetConfig+0x216>
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d003      	beq.n	8008a32 <UART_SetConfig+0x1fe>
 8008a2a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a2e:	d006      	beq.n	8008a3e <UART_SetConfig+0x20a>
 8008a30:	e00b      	b.n	8008a4a <UART_SetConfig+0x216>
 8008a32:	2300      	movs	r3, #0
 8008a34:	77fb      	strb	r3, [r7, #31]
 8008a36:	e0a1      	b.n	8008b7c <UART_SetConfig+0x348>
 8008a38:	2302      	movs	r3, #2
 8008a3a:	77fb      	strb	r3, [r7, #31]
 8008a3c:	e09e      	b.n	8008b7c <UART_SetConfig+0x348>
 8008a3e:	2304      	movs	r3, #4
 8008a40:	77fb      	strb	r3, [r7, #31]
 8008a42:	e09b      	b.n	8008b7c <UART_SetConfig+0x348>
 8008a44:	2308      	movs	r3, #8
 8008a46:	77fb      	strb	r3, [r7, #31]
 8008a48:	e098      	b.n	8008b7c <UART_SetConfig+0x348>
 8008a4a:	2310      	movs	r3, #16
 8008a4c:	77fb      	strb	r3, [r7, #31]
 8008a4e:	e095      	b.n	8008b7c <UART_SetConfig+0x348>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a2f      	ldr	r2, [pc, #188]	; (8008b14 <UART_SetConfig+0x2e0>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d125      	bne.n	8008aa6 <UART_SetConfig+0x272>
 8008a5a:	4b29      	ldr	r3, [pc, #164]	; (8008b00 <UART_SetConfig+0x2cc>)
 8008a5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008a60:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008a64:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008a68:	d017      	beq.n	8008a9a <UART_SetConfig+0x266>
 8008a6a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008a6e:	d817      	bhi.n	8008aa0 <UART_SetConfig+0x26c>
 8008a70:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a74:	d00b      	beq.n	8008a8e <UART_SetConfig+0x25a>
 8008a76:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008a7a:	d811      	bhi.n	8008aa0 <UART_SetConfig+0x26c>
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d003      	beq.n	8008a88 <UART_SetConfig+0x254>
 8008a80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008a84:	d006      	beq.n	8008a94 <UART_SetConfig+0x260>
 8008a86:	e00b      	b.n	8008aa0 <UART_SetConfig+0x26c>
 8008a88:	2301      	movs	r3, #1
 8008a8a:	77fb      	strb	r3, [r7, #31]
 8008a8c:	e076      	b.n	8008b7c <UART_SetConfig+0x348>
 8008a8e:	2302      	movs	r3, #2
 8008a90:	77fb      	strb	r3, [r7, #31]
 8008a92:	e073      	b.n	8008b7c <UART_SetConfig+0x348>
 8008a94:	2304      	movs	r3, #4
 8008a96:	77fb      	strb	r3, [r7, #31]
 8008a98:	e070      	b.n	8008b7c <UART_SetConfig+0x348>
 8008a9a:	2308      	movs	r3, #8
 8008a9c:	77fb      	strb	r3, [r7, #31]
 8008a9e:	e06d      	b.n	8008b7c <UART_SetConfig+0x348>
 8008aa0:	2310      	movs	r3, #16
 8008aa2:	77fb      	strb	r3, [r7, #31]
 8008aa4:	e06a      	b.n	8008b7c <UART_SetConfig+0x348>
 8008aa6:	687b      	ldr	r3, [r7, #4]
 8008aa8:	681b      	ldr	r3, [r3, #0]
 8008aaa:	4a1b      	ldr	r2, [pc, #108]	; (8008b18 <UART_SetConfig+0x2e4>)
 8008aac:	4293      	cmp	r3, r2
 8008aae:	d138      	bne.n	8008b22 <UART_SetConfig+0x2ee>
 8008ab0:	4b13      	ldr	r3, [pc, #76]	; (8008b00 <UART_SetConfig+0x2cc>)
 8008ab2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008ab6:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8008aba:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008abe:	d017      	beq.n	8008af0 <UART_SetConfig+0x2bc>
 8008ac0:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8008ac4:	d82a      	bhi.n	8008b1c <UART_SetConfig+0x2e8>
 8008ac6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008aca:	d00b      	beq.n	8008ae4 <UART_SetConfig+0x2b0>
 8008acc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008ad0:	d824      	bhi.n	8008b1c <UART_SetConfig+0x2e8>
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d003      	beq.n	8008ade <UART_SetConfig+0x2aa>
 8008ad6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008ada:	d006      	beq.n	8008aea <UART_SetConfig+0x2b6>
 8008adc:	e01e      	b.n	8008b1c <UART_SetConfig+0x2e8>
 8008ade:	2300      	movs	r3, #0
 8008ae0:	77fb      	strb	r3, [r7, #31]
 8008ae2:	e04b      	b.n	8008b7c <UART_SetConfig+0x348>
 8008ae4:	2302      	movs	r3, #2
 8008ae6:	77fb      	strb	r3, [r7, #31]
 8008ae8:	e048      	b.n	8008b7c <UART_SetConfig+0x348>
 8008aea:	2304      	movs	r3, #4
 8008aec:	77fb      	strb	r3, [r7, #31]
 8008aee:	e045      	b.n	8008b7c <UART_SetConfig+0x348>
 8008af0:	2308      	movs	r3, #8
 8008af2:	77fb      	strb	r3, [r7, #31]
 8008af4:	e042      	b.n	8008b7c <UART_SetConfig+0x348>
 8008af6:	bf00      	nop
 8008af8:	efff69f3 	.word	0xefff69f3
 8008afc:	40011000 	.word	0x40011000
 8008b00:	40023800 	.word	0x40023800
 8008b04:	40004400 	.word	0x40004400
 8008b08:	40004800 	.word	0x40004800
 8008b0c:	40004c00 	.word	0x40004c00
 8008b10:	40005000 	.word	0x40005000
 8008b14:	40011400 	.word	0x40011400
 8008b18:	40007800 	.word	0x40007800
 8008b1c:	2310      	movs	r3, #16
 8008b1e:	77fb      	strb	r3, [r7, #31]
 8008b20:	e02c      	b.n	8008b7c <UART_SetConfig+0x348>
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	4a72      	ldr	r2, [pc, #456]	; (8008cf0 <UART_SetConfig+0x4bc>)
 8008b28:	4293      	cmp	r3, r2
 8008b2a:	d125      	bne.n	8008b78 <UART_SetConfig+0x344>
 8008b2c:	4b71      	ldr	r3, [pc, #452]	; (8008cf4 <UART_SetConfig+0x4c0>)
 8008b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008b32:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008b36:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008b3a:	d017      	beq.n	8008b6c <UART_SetConfig+0x338>
 8008b3c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8008b40:	d817      	bhi.n	8008b72 <UART_SetConfig+0x33e>
 8008b42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b46:	d00b      	beq.n	8008b60 <UART_SetConfig+0x32c>
 8008b48:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b4c:	d811      	bhi.n	8008b72 <UART_SetConfig+0x33e>
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d003      	beq.n	8008b5a <UART_SetConfig+0x326>
 8008b52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008b56:	d006      	beq.n	8008b66 <UART_SetConfig+0x332>
 8008b58:	e00b      	b.n	8008b72 <UART_SetConfig+0x33e>
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	77fb      	strb	r3, [r7, #31]
 8008b5e:	e00d      	b.n	8008b7c <UART_SetConfig+0x348>
 8008b60:	2302      	movs	r3, #2
 8008b62:	77fb      	strb	r3, [r7, #31]
 8008b64:	e00a      	b.n	8008b7c <UART_SetConfig+0x348>
 8008b66:	2304      	movs	r3, #4
 8008b68:	77fb      	strb	r3, [r7, #31]
 8008b6a:	e007      	b.n	8008b7c <UART_SetConfig+0x348>
 8008b6c:	2308      	movs	r3, #8
 8008b6e:	77fb      	strb	r3, [r7, #31]
 8008b70:	e004      	b.n	8008b7c <UART_SetConfig+0x348>
 8008b72:	2310      	movs	r3, #16
 8008b74:	77fb      	strb	r3, [r7, #31]
 8008b76:	e001      	b.n	8008b7c <UART_SetConfig+0x348>
 8008b78:	2310      	movs	r3, #16
 8008b7a:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	69db      	ldr	r3, [r3, #28]
 8008b80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008b84:	d15b      	bne.n	8008c3e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8008b86:	7ffb      	ldrb	r3, [r7, #31]
 8008b88:	2b08      	cmp	r3, #8
 8008b8a:	d828      	bhi.n	8008bde <UART_SetConfig+0x3aa>
 8008b8c:	a201      	add	r2, pc, #4	; (adr r2, 8008b94 <UART_SetConfig+0x360>)
 8008b8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b92:	bf00      	nop
 8008b94:	08008bb9 	.word	0x08008bb9
 8008b98:	08008bc1 	.word	0x08008bc1
 8008b9c:	08008bc9 	.word	0x08008bc9
 8008ba0:	08008bdf 	.word	0x08008bdf
 8008ba4:	08008bcf 	.word	0x08008bcf
 8008ba8:	08008bdf 	.word	0x08008bdf
 8008bac:	08008bdf 	.word	0x08008bdf
 8008bb0:	08008bdf 	.word	0x08008bdf
 8008bb4:	08008bd7 	.word	0x08008bd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008bb8:	f7fd fcc2 	bl	8006540 <HAL_RCC_GetPCLK1Freq>
 8008bbc:	61b8      	str	r0, [r7, #24]
        break;
 8008bbe:	e013      	b.n	8008be8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008bc0:	f7fd fcd2 	bl	8006568 <HAL_RCC_GetPCLK2Freq>
 8008bc4:	61b8      	str	r0, [r7, #24]
        break;
 8008bc6:	e00f      	b.n	8008be8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008bc8:	4b4b      	ldr	r3, [pc, #300]	; (8008cf8 <UART_SetConfig+0x4c4>)
 8008bca:	61bb      	str	r3, [r7, #24]
        break;
 8008bcc:	e00c      	b.n	8008be8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008bce:	f7fd fba5 	bl	800631c <HAL_RCC_GetSysClockFreq>
 8008bd2:	61b8      	str	r0, [r7, #24]
        break;
 8008bd4:	e008      	b.n	8008be8 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008bd6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008bda:	61bb      	str	r3, [r7, #24]
        break;
 8008bdc:	e004      	b.n	8008be8 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8008bde:	2300      	movs	r3, #0
 8008be0:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008be2:	2301      	movs	r3, #1
 8008be4:	77bb      	strb	r3, [r7, #30]
        break;
 8008be6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008be8:	69bb      	ldr	r3, [r7, #24]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d074      	beq.n	8008cd8 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008bee:	69bb      	ldr	r3, [r7, #24]
 8008bf0:	005a      	lsls	r2, r3, #1
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	685b      	ldr	r3, [r3, #4]
 8008bf6:	085b      	lsrs	r3, r3, #1
 8008bf8:	441a      	add	r2, r3
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c02:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c04:	693b      	ldr	r3, [r7, #16]
 8008c06:	2b0f      	cmp	r3, #15
 8008c08:	d916      	bls.n	8008c38 <UART_SetConfig+0x404>
 8008c0a:	693b      	ldr	r3, [r7, #16]
 8008c0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c10:	d212      	bcs.n	8008c38 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008c12:	693b      	ldr	r3, [r7, #16]
 8008c14:	b29b      	uxth	r3, r3
 8008c16:	f023 030f 	bic.w	r3, r3, #15
 8008c1a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008c1c:	693b      	ldr	r3, [r7, #16]
 8008c1e:	085b      	lsrs	r3, r3, #1
 8008c20:	b29b      	uxth	r3, r3
 8008c22:	f003 0307 	and.w	r3, r3, #7
 8008c26:	b29a      	uxth	r2, r3
 8008c28:	89fb      	ldrh	r3, [r7, #14]
 8008c2a:	4313      	orrs	r3, r2
 8008c2c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	89fa      	ldrh	r2, [r7, #14]
 8008c34:	60da      	str	r2, [r3, #12]
 8008c36:	e04f      	b.n	8008cd8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008c38:	2301      	movs	r3, #1
 8008c3a:	77bb      	strb	r3, [r7, #30]
 8008c3c:	e04c      	b.n	8008cd8 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008c3e:	7ffb      	ldrb	r3, [r7, #31]
 8008c40:	2b08      	cmp	r3, #8
 8008c42:	d828      	bhi.n	8008c96 <UART_SetConfig+0x462>
 8008c44:	a201      	add	r2, pc, #4	; (adr r2, 8008c4c <UART_SetConfig+0x418>)
 8008c46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c4a:	bf00      	nop
 8008c4c:	08008c71 	.word	0x08008c71
 8008c50:	08008c79 	.word	0x08008c79
 8008c54:	08008c81 	.word	0x08008c81
 8008c58:	08008c97 	.word	0x08008c97
 8008c5c:	08008c87 	.word	0x08008c87
 8008c60:	08008c97 	.word	0x08008c97
 8008c64:	08008c97 	.word	0x08008c97
 8008c68:	08008c97 	.word	0x08008c97
 8008c6c:	08008c8f 	.word	0x08008c8f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c70:	f7fd fc66 	bl	8006540 <HAL_RCC_GetPCLK1Freq>
 8008c74:	61b8      	str	r0, [r7, #24]
        break;
 8008c76:	e013      	b.n	8008ca0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c78:	f7fd fc76 	bl	8006568 <HAL_RCC_GetPCLK2Freq>
 8008c7c:	61b8      	str	r0, [r7, #24]
        break;
 8008c7e:	e00f      	b.n	8008ca0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c80:	4b1d      	ldr	r3, [pc, #116]	; (8008cf8 <UART_SetConfig+0x4c4>)
 8008c82:	61bb      	str	r3, [r7, #24]
        break;
 8008c84:	e00c      	b.n	8008ca0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c86:	f7fd fb49 	bl	800631c <HAL_RCC_GetSysClockFreq>
 8008c8a:	61b8      	str	r0, [r7, #24]
        break;
 8008c8c:	e008      	b.n	8008ca0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c8e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c92:	61bb      	str	r3, [r7, #24]
        break;
 8008c94:	e004      	b.n	8008ca0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8008c96:	2300      	movs	r3, #0
 8008c98:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	77bb      	strb	r3, [r7, #30]
        break;
 8008c9e:	bf00      	nop
    }

    if (pclk != 0U)
 8008ca0:	69bb      	ldr	r3, [r7, #24]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d018      	beq.n	8008cd8 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	685b      	ldr	r3, [r3, #4]
 8008caa:	085a      	lsrs	r2, r3, #1
 8008cac:	69bb      	ldr	r3, [r7, #24]
 8008cae:	441a      	add	r2, r3
 8008cb0:	687b      	ldr	r3, [r7, #4]
 8008cb2:	685b      	ldr	r3, [r3, #4]
 8008cb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008cb8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008cba:	693b      	ldr	r3, [r7, #16]
 8008cbc:	2b0f      	cmp	r3, #15
 8008cbe:	d909      	bls.n	8008cd4 <UART_SetConfig+0x4a0>
 8008cc0:	693b      	ldr	r3, [r7, #16]
 8008cc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008cc6:	d205      	bcs.n	8008cd4 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008cc8:	693b      	ldr	r3, [r7, #16]
 8008cca:	b29a      	uxth	r2, r3
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	60da      	str	r2, [r3, #12]
 8008cd2:	e001      	b.n	8008cd8 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8008cd4:	2301      	movs	r3, #1
 8008cd6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	2200      	movs	r2, #0
 8008ce2:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8008ce4:	7fbb      	ldrb	r3, [r7, #30]
}
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	3720      	adds	r7, #32
 8008cea:	46bd      	mov	sp, r7
 8008cec:	bd80      	pop	{r7, pc}
 8008cee:	bf00      	nop
 8008cf0:	40007c00 	.word	0x40007c00
 8008cf4:	40023800 	.word	0x40023800
 8008cf8:	00f42400 	.word	0x00f42400

08008cfc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	b083      	sub	sp, #12
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d08:	f003 0301 	and.w	r3, r3, #1
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d00a      	beq.n	8008d26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	685b      	ldr	r3, [r3, #4]
 8008d16:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	430a      	orrs	r2, r1
 8008d24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d2a:	f003 0302 	and.w	r3, r3, #2
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d00a      	beq.n	8008d48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	685b      	ldr	r3, [r3, #4]
 8008d38:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	430a      	orrs	r2, r1
 8008d46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d4c:	f003 0304 	and.w	r3, r3, #4
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d00a      	beq.n	8008d6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	681b      	ldr	r3, [r3, #0]
 8008d58:	685b      	ldr	r3, [r3, #4]
 8008d5a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	430a      	orrs	r2, r1
 8008d68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d6e:	f003 0308 	and.w	r3, r3, #8
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d00a      	beq.n	8008d8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	685b      	ldr	r3, [r3, #4]
 8008d7c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	430a      	orrs	r2, r1
 8008d8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d90:	f003 0310 	and.w	r3, r3, #16
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d00a      	beq.n	8008dae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681b      	ldr	r3, [r3, #0]
 8008d9c:	689b      	ldr	r3, [r3, #8]
 8008d9e:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	430a      	orrs	r2, r1
 8008dac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008db2:	f003 0320 	and.w	r3, r3, #32
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d00a      	beq.n	8008dd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	689b      	ldr	r3, [r3, #8]
 8008dc0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	430a      	orrs	r2, r1
 8008dce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d01a      	beq.n	8008e12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	430a      	orrs	r2, r1
 8008df0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008df6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008dfa:	d10a      	bne.n	8008e12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008dfc:	687b      	ldr	r3, [r7, #4]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	685b      	ldr	r3, [r3, #4]
 8008e02:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008e06:	687b      	ldr	r3, [r7, #4]
 8008e08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	430a      	orrs	r2, r1
 8008e10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d00a      	beq.n	8008e34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	685b      	ldr	r3, [r3, #4]
 8008e24:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	681b      	ldr	r3, [r3, #0]
 8008e30:	430a      	orrs	r2, r1
 8008e32:	605a      	str	r2, [r3, #4]
  }
}
 8008e34:	bf00      	nop
 8008e36:	370c      	adds	r7, #12
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e3e:	4770      	bx	lr

08008e40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008e40:	b580      	push	{r7, lr}
 8008e42:	b086      	sub	sp, #24
 8008e44:	af02      	add	r7, sp, #8
 8008e46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008e50:	f7fa f996 	bl	8003180 <HAL_GetTick>
 8008e54:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	f003 0308 	and.w	r3, r3, #8
 8008e60:	2b08      	cmp	r3, #8
 8008e62:	d10e      	bne.n	8008e82 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e64:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008e68:	9300      	str	r3, [sp, #0]
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008e72:	6878      	ldr	r0, [r7, #4]
 8008e74:	f000 f81b 	bl	8008eae <UART_WaitOnFlagUntilTimeout>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d001      	beq.n	8008e82 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e7e:	2303      	movs	r3, #3
 8008e80:	e011      	b.n	8008ea6 <UART_CheckIdleState+0x66>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	2220      	movs	r2, #32
 8008e86:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2220      	movs	r2, #32
 8008e8c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2200      	movs	r2, #0
 8008e94:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	2200      	movs	r2, #0
 8008e9a:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8008ea4:	2300      	movs	r3, #0
}
 8008ea6:	4618      	mov	r0, r3
 8008ea8:	3710      	adds	r7, #16
 8008eaa:	46bd      	mov	sp, r7
 8008eac:	bd80      	pop	{r7, pc}

08008eae <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008eae:	b580      	push	{r7, lr}
 8008eb0:	b09c      	sub	sp, #112	; 0x70
 8008eb2:	af00      	add	r7, sp, #0
 8008eb4:	60f8      	str	r0, [r7, #12]
 8008eb6:	60b9      	str	r1, [r7, #8]
 8008eb8:	603b      	str	r3, [r7, #0]
 8008eba:	4613      	mov	r3, r2
 8008ebc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008ebe:	e0a7      	b.n	8009010 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ec0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ec6:	f000 80a3 	beq.w	8009010 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008eca:	f7fa f959 	bl	8003180 <HAL_GetTick>
 8008ece:	4602      	mov	r2, r0
 8008ed0:	683b      	ldr	r3, [r7, #0]
 8008ed2:	1ad3      	subs	r3, r2, r3
 8008ed4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8008ed6:	429a      	cmp	r2, r3
 8008ed8:	d302      	bcc.n	8008ee0 <UART_WaitOnFlagUntilTimeout+0x32>
 8008eda:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d13f      	bne.n	8008f60 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	681b      	ldr	r3, [r3, #0]
 8008ee4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ee6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008ee8:	e853 3f00 	ldrex	r3, [r3]
 8008eec:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8008eee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ef0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008ef4:	667b      	str	r3, [r7, #100]	; 0x64
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	461a      	mov	r2, r3
 8008efc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008efe:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008f00:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f02:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008f04:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8008f06:	e841 2300 	strex	r3, r2, [r1]
 8008f0a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8008f0c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008f0e:	2b00      	cmp	r3, #0
 8008f10:	d1e6      	bne.n	8008ee0 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	3308      	adds	r3, #8
 8008f18:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008f1c:	e853 3f00 	ldrex	r3, [r3]
 8008f20:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008f22:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008f24:	f023 0301 	bic.w	r3, r3, #1
 8008f28:	663b      	str	r3, [r7, #96]	; 0x60
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	3308      	adds	r3, #8
 8008f30:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8008f32:	64ba      	str	r2, [r7, #72]	; 0x48
 8008f34:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f36:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8008f38:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008f3a:	e841 2300 	strex	r3, r2, [r1]
 8008f3e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8008f40:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d1e5      	bne.n	8008f12 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	2220      	movs	r2, #32
 8008f4a:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	2220      	movs	r2, #32
 8008f50:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	2200      	movs	r2, #0
 8008f58:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8008f5c:	2303      	movs	r3, #3
 8008f5e:	e068      	b.n	8009032 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008f60:	68fb      	ldr	r3, [r7, #12]
 8008f62:	681b      	ldr	r3, [r3, #0]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f003 0304 	and.w	r3, r3, #4
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d050      	beq.n	8009010 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	69db      	ldr	r3, [r3, #28]
 8008f74:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008f78:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f7c:	d148      	bne.n	8009010 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	681b      	ldr	r3, [r3, #0]
 8008f82:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008f86:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f90:	e853 3f00 	ldrex	r3, [r3]
 8008f94:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f98:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008f9c:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	461a      	mov	r2, r3
 8008fa4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8008fa6:	637b      	str	r3, [r7, #52]	; 0x34
 8008fa8:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008faa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008fac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008fae:	e841 2300 	strex	r3, r2, [r1]
 8008fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008fb6:	2b00      	cmp	r3, #0
 8008fb8:	d1e6      	bne.n	8008f88 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	3308      	adds	r3, #8
 8008fc0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fc2:	697b      	ldr	r3, [r7, #20]
 8008fc4:	e853 3f00 	ldrex	r3, [r3]
 8008fc8:	613b      	str	r3, [r7, #16]
   return(result);
 8008fca:	693b      	ldr	r3, [r7, #16]
 8008fcc:	f023 0301 	bic.w	r3, r3, #1
 8008fd0:	66bb      	str	r3, [r7, #104]	; 0x68
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	3308      	adds	r3, #8
 8008fd8:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8008fda:	623a      	str	r2, [r7, #32]
 8008fdc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fde:	69f9      	ldr	r1, [r7, #28]
 8008fe0:	6a3a      	ldr	r2, [r7, #32]
 8008fe2:	e841 2300 	strex	r3, r2, [r1]
 8008fe6:	61bb      	str	r3, [r7, #24]
   return(result);
 8008fe8:	69bb      	ldr	r3, [r7, #24]
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d1e5      	bne.n	8008fba <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2220      	movs	r2, #32
 8008ff2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2220      	movs	r2, #32
 8008ff8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	2220      	movs	r2, #32
 8009000:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2200      	movs	r2, #0
 8009008:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 800900c:	2303      	movs	r3, #3
 800900e:	e010      	b.n	8009032 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	69da      	ldr	r2, [r3, #28]
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	4013      	ands	r3, r2
 800901a:	68ba      	ldr	r2, [r7, #8]
 800901c:	429a      	cmp	r2, r3
 800901e:	bf0c      	ite	eq
 8009020:	2301      	moveq	r3, #1
 8009022:	2300      	movne	r3, #0
 8009024:	b2db      	uxtb	r3, r3
 8009026:	461a      	mov	r2, r3
 8009028:	79fb      	ldrb	r3, [r7, #7]
 800902a:	429a      	cmp	r2, r3
 800902c:	f43f af48 	beq.w	8008ec0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009030:	2300      	movs	r3, #0
}
 8009032:	4618      	mov	r0, r3
 8009034:	3770      	adds	r7, #112	; 0x70
 8009036:	46bd      	mov	sp, r7
 8009038:	bd80      	pop	{r7, pc}
	...

0800903c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800903c:	b580      	push	{r7, lr}
 800903e:	b096      	sub	sp, #88	; 0x58
 8009040:	af00      	add	r7, sp, #0
 8009042:	60f8      	str	r0, [r7, #12]
 8009044:	60b9      	str	r1, [r7, #8]
 8009046:	4613      	mov	r3, r2
 8009048:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	68ba      	ldr	r2, [r7, #8]
 800904e:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	88fa      	ldrh	r2, [r7, #6]
 8009054:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2200      	movs	r2, #0
 800905c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2222      	movs	r2, #34	; 0x22
 8009064:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800906c:	2b00      	cmp	r3, #0
 800906e:	d028      	beq.n	80090c2 <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009074:	4a3e      	ldr	r2, [pc, #248]	; (8009170 <UART_Start_Receive_DMA+0x134>)
 8009076:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800907c:	4a3d      	ldr	r2, [pc, #244]	; (8009174 <UART_Start_Receive_DMA+0x138>)
 800907e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009080:	68fb      	ldr	r3, [r7, #12]
 8009082:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009084:	4a3c      	ldr	r2, [pc, #240]	; (8009178 <UART_Start_Receive_DMA+0x13c>)
 8009086:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800908c:	2200      	movs	r2, #0
 800908e:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	3324      	adds	r3, #36	; 0x24
 800909a:	4619      	mov	r1, r3
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80090a0:	461a      	mov	r2, r3
 80090a2:	88fb      	ldrh	r3, [r7, #6]
 80090a4:	f7fa fa5c 	bl	8003560 <HAL_DMA_Start_IT>
 80090a8:	4603      	mov	r3, r0
 80090aa:	2b00      	cmp	r3, #0
 80090ac:	d009      	beq.n	80090c2 <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	2210      	movs	r2, #16
 80090b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80090b6:	68fb      	ldr	r3, [r7, #12]
 80090b8:	2220      	movs	r2, #32
 80090ba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 80090be:	2301      	movs	r3, #1
 80090c0:	e051      	b.n	8009166 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	691b      	ldr	r3, [r3, #16]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d018      	beq.n	80090fc <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80090ca:	68fb      	ldr	r3, [r7, #12]
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80090d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80090d2:	e853 3f00 	ldrex	r3, [r3]
 80090d6:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80090d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80090da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80090de:	657b      	str	r3, [r7, #84]	; 0x54
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	461a      	mov	r2, r3
 80090e6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80090e8:	64bb      	str	r3, [r7, #72]	; 0x48
 80090ea:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090ec:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80090ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80090f0:	e841 2300 	strex	r3, r2, [r1]
 80090f4:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80090f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d1e6      	bne.n	80090ca <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	3308      	adds	r3, #8
 8009102:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009104:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009106:	e853 3f00 	ldrex	r3, [r3]
 800910a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800910c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800910e:	f043 0301 	orr.w	r3, r3, #1
 8009112:	653b      	str	r3, [r7, #80]	; 0x50
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	3308      	adds	r3, #8
 800911a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800911c:	637a      	str	r2, [r7, #52]	; 0x34
 800911e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009120:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009122:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009124:	e841 2300 	strex	r3, r2, [r1]
 8009128:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800912a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800912c:	2b00      	cmp	r3, #0
 800912e:	d1e5      	bne.n	80090fc <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	681b      	ldr	r3, [r3, #0]
 8009134:	3308      	adds	r3, #8
 8009136:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009138:	697b      	ldr	r3, [r7, #20]
 800913a:	e853 3f00 	ldrex	r3, [r3]
 800913e:	613b      	str	r3, [r7, #16]
   return(result);
 8009140:	693b      	ldr	r3, [r7, #16]
 8009142:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009146:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	3308      	adds	r3, #8
 800914e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009150:	623a      	str	r2, [r7, #32]
 8009152:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009154:	69f9      	ldr	r1, [r7, #28]
 8009156:	6a3a      	ldr	r2, [r7, #32]
 8009158:	e841 2300 	strex	r3, r2, [r1]
 800915c:	61bb      	str	r3, [r7, #24]
   return(result);
 800915e:	69bb      	ldr	r3, [r7, #24]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d1e5      	bne.n	8009130 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8009164:	2300      	movs	r3, #0
}
 8009166:	4618      	mov	r0, r3
 8009168:	3758      	adds	r7, #88	; 0x58
 800916a:	46bd      	mov	sp, r7
 800916c:	bd80      	pop	{r7, pc}
 800916e:	bf00      	nop
 8009170:	08009291 	.word	0x08009291
 8009174:	080093b9 	.word	0x080093b9
 8009178:	080093f7 	.word	0x080093f7

0800917c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800917c:	b480      	push	{r7}
 800917e:	b089      	sub	sp, #36	; 0x24
 8009180:	af00      	add	r7, sp, #0
 8009182:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	681b      	ldr	r3, [r3, #0]
 8009188:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	e853 3f00 	ldrex	r3, [r3]
 8009190:	60bb      	str	r3, [r7, #8]
   return(result);
 8009192:	68bb      	ldr	r3, [r7, #8]
 8009194:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009198:	61fb      	str	r3, [r7, #28]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	461a      	mov	r2, r3
 80091a0:	69fb      	ldr	r3, [r7, #28]
 80091a2:	61bb      	str	r3, [r7, #24]
 80091a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a6:	6979      	ldr	r1, [r7, #20]
 80091a8:	69ba      	ldr	r2, [r7, #24]
 80091aa:	e841 2300 	strex	r3, r2, [r1]
 80091ae:	613b      	str	r3, [r7, #16]
   return(result);
 80091b0:	693b      	ldr	r3, [r7, #16]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d1e6      	bne.n	8009184 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	2220      	movs	r2, #32
 80091ba:	67da      	str	r2, [r3, #124]	; 0x7c
}
 80091bc:	bf00      	nop
 80091be:	3724      	adds	r7, #36	; 0x24
 80091c0:	46bd      	mov	sp, r7
 80091c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c6:	4770      	bx	lr

080091c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b095      	sub	sp, #84	; 0x54
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80091d8:	e853 3f00 	ldrex	r3, [r3]
 80091dc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80091de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80091e0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80091e4:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	461a      	mov	r2, r3
 80091ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091ee:	643b      	str	r3, [r7, #64]	; 0x40
 80091f0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091f2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80091f4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80091f6:	e841 2300 	strex	r3, r2, [r1]
 80091fa:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80091fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091fe:	2b00      	cmp	r3, #0
 8009200:	d1e6      	bne.n	80091d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	681b      	ldr	r3, [r3, #0]
 8009206:	3308      	adds	r3, #8
 8009208:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800920a:	6a3b      	ldr	r3, [r7, #32]
 800920c:	e853 3f00 	ldrex	r3, [r3]
 8009210:	61fb      	str	r3, [r7, #28]
   return(result);
 8009212:	69fb      	ldr	r3, [r7, #28]
 8009214:	f023 0301 	bic.w	r3, r3, #1
 8009218:	64bb      	str	r3, [r7, #72]	; 0x48
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	3308      	adds	r3, #8
 8009220:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009222:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009224:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009226:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009228:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800922a:	e841 2300 	strex	r3, r2, [r1]
 800922e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009230:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009232:	2b00      	cmp	r3, #0
 8009234:	d1e5      	bne.n	8009202 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800923a:	2b01      	cmp	r3, #1
 800923c:	d118      	bne.n	8009270 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009244:	68fb      	ldr	r3, [r7, #12]
 8009246:	e853 3f00 	ldrex	r3, [r3]
 800924a:	60bb      	str	r3, [r7, #8]
   return(result);
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	f023 0310 	bic.w	r3, r3, #16
 8009252:	647b      	str	r3, [r7, #68]	; 0x44
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	461a      	mov	r2, r3
 800925a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800925c:	61bb      	str	r3, [r7, #24]
 800925e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009260:	6979      	ldr	r1, [r7, #20]
 8009262:	69ba      	ldr	r2, [r7, #24]
 8009264:	e841 2300 	strex	r3, r2, [r1]
 8009268:	613b      	str	r3, [r7, #16]
   return(result);
 800926a:	693b      	ldr	r3, [r7, #16]
 800926c:	2b00      	cmp	r3, #0
 800926e:	d1e6      	bne.n	800923e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2220      	movs	r2, #32
 8009274:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	2200      	movs	r2, #0
 800927c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	2200      	movs	r2, #0
 8009282:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009284:	bf00      	nop
 8009286:	3754      	adds	r7, #84	; 0x54
 8009288:	46bd      	mov	sp, r7
 800928a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928e:	4770      	bx	lr

08009290 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009290:	b580      	push	{r7, lr}
 8009292:	b09c      	sub	sp, #112	; 0x70
 8009294:	af00      	add	r7, sp, #0
 8009296:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800929c:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	69db      	ldr	r3, [r3, #28]
 80092a2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80092a6:	d071      	beq.n	800938c <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 80092a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092aa:	2200      	movs	r2, #0
 80092ac:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80092b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80092b8:	e853 3f00 	ldrex	r3, [r3]
 80092bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80092be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80092c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80092c4:	66bb      	str	r3, [r7, #104]	; 0x68
 80092c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	461a      	mov	r2, r3
 80092cc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80092ce:	65bb      	str	r3, [r7, #88]	; 0x58
 80092d0:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092d2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80092d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80092d6:	e841 2300 	strex	r3, r2, [r1]
 80092da:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80092dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80092de:	2b00      	cmp	r3, #0
 80092e0:	d1e6      	bne.n	80092b0 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80092e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	3308      	adds	r3, #8
 80092e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092ec:	e853 3f00 	ldrex	r3, [r3]
 80092f0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80092f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092f4:	f023 0301 	bic.w	r3, r3, #1
 80092f8:	667b      	str	r3, [r7, #100]	; 0x64
 80092fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	3308      	adds	r3, #8
 8009300:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8009302:	647a      	str	r2, [r7, #68]	; 0x44
 8009304:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009306:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009308:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800930a:	e841 2300 	strex	r3, r2, [r1]
 800930e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009310:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009312:	2b00      	cmp	r3, #0
 8009314:	d1e5      	bne.n	80092e2 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009316:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	3308      	adds	r3, #8
 800931c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800931e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009320:	e853 3f00 	ldrex	r3, [r3]
 8009324:	623b      	str	r3, [r7, #32]
   return(result);
 8009326:	6a3b      	ldr	r3, [r7, #32]
 8009328:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800932c:	663b      	str	r3, [r7, #96]	; 0x60
 800932e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	3308      	adds	r3, #8
 8009334:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009336:	633a      	str	r2, [r7, #48]	; 0x30
 8009338:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800933a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800933c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800933e:	e841 2300 	strex	r3, r2, [r1]
 8009342:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009346:	2b00      	cmp	r3, #0
 8009348:	d1e5      	bne.n	8009316 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800934a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800934c:	2220      	movs	r2, #32
 800934e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009352:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009354:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009356:	2b01      	cmp	r3, #1
 8009358:	d118      	bne.n	800938c <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800935a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009360:	693b      	ldr	r3, [r7, #16]
 8009362:	e853 3f00 	ldrex	r3, [r3]
 8009366:	60fb      	str	r3, [r7, #12]
   return(result);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	f023 0310 	bic.w	r3, r3, #16
 800936e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009370:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	461a      	mov	r2, r3
 8009376:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009378:	61fb      	str	r3, [r7, #28]
 800937a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800937c:	69b9      	ldr	r1, [r7, #24]
 800937e:	69fa      	ldr	r2, [r7, #28]
 8009380:	e841 2300 	strex	r3, r2, [r1]
 8009384:	617b      	str	r3, [r7, #20]
   return(result);
 8009386:	697b      	ldr	r3, [r7, #20]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d1e6      	bne.n	800935a <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800938c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800938e:	2200      	movs	r2, #0
 8009390:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009392:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009394:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009396:	2b01      	cmp	r3, #1
 8009398:	d107      	bne.n	80093aa <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800939a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800939c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80093a0:	4619      	mov	r1, r3
 80093a2:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80093a4:	f7f9 fa8c 	bl	80028c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80093a8:	e002      	b.n	80093b0 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 80093aa:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80093ac:	f7ff fa24 	bl	80087f8 <HAL_UART_RxCpltCallback>
}
 80093b0:	bf00      	nop
 80093b2:	3770      	adds	r7, #112	; 0x70
 80093b4:	46bd      	mov	sp, r7
 80093b6:	bd80      	pop	{r7, pc}

080093b8 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80093b8:	b580      	push	{r7, lr}
 80093ba:	b084      	sub	sp, #16
 80093bc:	af00      	add	r7, sp, #0
 80093be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80093c0:	687b      	ldr	r3, [r7, #4]
 80093c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093c4:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	2201      	movs	r2, #1
 80093ca:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093cc:	68fb      	ldr	r3, [r7, #12]
 80093ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80093d0:	2b01      	cmp	r3, #1
 80093d2:	d109      	bne.n	80093e8 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80093da:	085b      	lsrs	r3, r3, #1
 80093dc:	b29b      	uxth	r3, r3
 80093de:	4619      	mov	r1, r3
 80093e0:	68f8      	ldr	r0, [r7, #12]
 80093e2:	f7f9 fa6d 	bl	80028c0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80093e6:	e002      	b.n	80093ee <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 80093e8:	68f8      	ldr	r0, [r7, #12]
 80093ea:	f7ff fa0f 	bl	800880c <HAL_UART_RxHalfCpltCallback>
}
 80093ee:	bf00      	nop
 80093f0:	3710      	adds	r7, #16
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bd80      	pop	{r7, pc}

080093f6 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80093f6:	b580      	push	{r7, lr}
 80093f8:	b086      	sub	sp, #24
 80093fa:	af00      	add	r7, sp, #0
 80093fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009402:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009404:	697b      	ldr	r3, [r7, #20]
 8009406:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009408:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800940a:	697b      	ldr	r3, [r7, #20]
 800940c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009410:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009412:	697b      	ldr	r3, [r7, #20]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	689b      	ldr	r3, [r3, #8]
 8009418:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800941c:	2b80      	cmp	r3, #128	; 0x80
 800941e:	d109      	bne.n	8009434 <UART_DMAError+0x3e>
 8009420:	693b      	ldr	r3, [r7, #16]
 8009422:	2b21      	cmp	r3, #33	; 0x21
 8009424:	d106      	bne.n	8009434 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009426:	697b      	ldr	r3, [r7, #20]
 8009428:	2200      	movs	r2, #0
 800942a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800942e:	6978      	ldr	r0, [r7, #20]
 8009430:	f7ff fea4 	bl	800917c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	681b      	ldr	r3, [r3, #0]
 8009438:	689b      	ldr	r3, [r3, #8]
 800943a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800943e:	2b40      	cmp	r3, #64	; 0x40
 8009440:	d109      	bne.n	8009456 <UART_DMAError+0x60>
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	2b22      	cmp	r3, #34	; 0x22
 8009446:	d106      	bne.n	8009456 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009448:	697b      	ldr	r3, [r7, #20]
 800944a:	2200      	movs	r2, #0
 800944c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8009450:	6978      	ldr	r0, [r7, #20]
 8009452:	f7ff feb9 	bl	80091c8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009456:	697b      	ldr	r3, [r7, #20]
 8009458:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800945c:	f043 0210 	orr.w	r2, r3, #16
 8009460:	697b      	ldr	r3, [r7, #20]
 8009462:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009466:	6978      	ldr	r0, [r7, #20]
 8009468:	f7ff f9da 	bl	8008820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800946c:	bf00      	nop
 800946e:	3718      	adds	r7, #24
 8009470:	46bd      	mov	sp, r7
 8009472:	bd80      	pop	{r7, pc}

08009474 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009474:	b580      	push	{r7, lr}
 8009476:	b084      	sub	sp, #16
 8009478:	af00      	add	r7, sp, #0
 800947a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009480:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	2200      	movs	r2, #0
 8009486:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800948a:	68fb      	ldr	r3, [r7, #12]
 800948c:	2200      	movs	r2, #0
 800948e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009492:	68f8      	ldr	r0, [r7, #12]
 8009494:	f7ff f9c4 	bl	8008820 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009498:	bf00      	nop
 800949a:	3710      	adds	r7, #16
 800949c:	46bd      	mov	sp, r7
 800949e:	bd80      	pop	{r7, pc}

080094a0 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 80094a0:	b480      	push	{r7}
 80094a2:	b08f      	sub	sp, #60	; 0x3c
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80094ac:	2b21      	cmp	r3, #33	; 0x21
 80094ae:	d14c      	bne.n	800954a <UART_TxISR_8BIT+0xaa>
  {
    if (huart->TxXferCount == 0U)
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80094b6:	b29b      	uxth	r3, r3
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d132      	bne.n	8009522 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094c2:	6a3b      	ldr	r3, [r7, #32]
 80094c4:	e853 3f00 	ldrex	r3, [r3]
 80094c8:	61fb      	str	r3, [r7, #28]
   return(result);
 80094ca:	69fb      	ldr	r3, [r7, #28]
 80094cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80094d0:	637b      	str	r3, [r7, #52]	; 0x34
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	681b      	ldr	r3, [r3, #0]
 80094d6:	461a      	mov	r2, r3
 80094d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80094da:	62fb      	str	r3, [r7, #44]	; 0x2c
 80094dc:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094de:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80094e0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80094e2:	e841 2300 	strex	r3, r2, [r1]
 80094e6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80094e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094ea:	2b00      	cmp	r3, #0
 80094ec:	d1e6      	bne.n	80094bc <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80094f4:	68fb      	ldr	r3, [r7, #12]
 80094f6:	e853 3f00 	ldrex	r3, [r3]
 80094fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80094fc:	68bb      	ldr	r3, [r7, #8]
 80094fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009502:	633b      	str	r3, [r7, #48]	; 0x30
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	461a      	mov	r2, r3
 800950a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800950c:	61bb      	str	r3, [r7, #24]
 800950e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009510:	6979      	ldr	r1, [r7, #20]
 8009512:	69ba      	ldr	r2, [r7, #24]
 8009514:	e841 2300 	strex	r3, r2, [r1]
 8009518:	613b      	str	r3, [r7, #16]
   return(result);
 800951a:	693b      	ldr	r3, [r7, #16]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d1e6      	bne.n	80094ee <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8009520:	e013      	b.n	800954a <UART_TxISR_8BIT+0xaa>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009526:	781a      	ldrb	r2, [r3, #0]
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009532:	1c5a      	adds	r2, r3, #1
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800953e:	b29b      	uxth	r3, r3
 8009540:	3b01      	subs	r3, #1
 8009542:	b29a      	uxth	r2, r3
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800954a:	bf00      	nop
 800954c:	373c      	adds	r7, #60	; 0x3c
 800954e:	46bd      	mov	sp, r7
 8009550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009554:	4770      	bx	lr

08009556 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009556:	b480      	push	{r7}
 8009558:	b091      	sub	sp, #68	; 0x44
 800955a:	af00      	add	r7, sp, #0
 800955c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800955e:	687b      	ldr	r3, [r7, #4]
 8009560:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009562:	2b21      	cmp	r3, #33	; 0x21
 8009564:	d151      	bne.n	800960a <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800956c:	b29b      	uxth	r3, r3
 800956e:	2b00      	cmp	r3, #0
 8009570:	d132      	bne.n	80095d8 <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800957a:	e853 3f00 	ldrex	r3, [r3]
 800957e:	623b      	str	r3, [r7, #32]
   return(result);
 8009580:	6a3b      	ldr	r3, [r7, #32]
 8009582:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009586:	63bb      	str	r3, [r7, #56]	; 0x38
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	461a      	mov	r2, r3
 800958e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009590:	633b      	str	r3, [r7, #48]	; 0x30
 8009592:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009594:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009596:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009598:	e841 2300 	strex	r3, r2, [r1]
 800959c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800959e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d1e6      	bne.n	8009572 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095aa:	693b      	ldr	r3, [r7, #16]
 80095ac:	e853 3f00 	ldrex	r3, [r3]
 80095b0:	60fb      	str	r3, [r7, #12]
   return(result);
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095b8:	637b      	str	r3, [r7, #52]	; 0x34
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	461a      	mov	r2, r3
 80095c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095c2:	61fb      	str	r3, [r7, #28]
 80095c4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095c6:	69b9      	ldr	r1, [r7, #24]
 80095c8:	69fa      	ldr	r2, [r7, #28]
 80095ca:	e841 2300 	strex	r3, r2, [r1]
 80095ce:	617b      	str	r3, [r7, #20]
   return(result);
 80095d0:	697b      	ldr	r3, [r7, #20]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d1e6      	bne.n	80095a4 <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80095d6:	e018      	b.n	800960a <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80095dc:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80095de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80095e0:	881b      	ldrh	r3, [r3, #0]
 80095e2:	461a      	mov	r2, r3
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80095ec:	629a      	str	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80095f2:	1c9a      	adds	r2, r3, #2
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80095fe:	b29b      	uxth	r3, r3
 8009600:	3b01      	subs	r3, #1
 8009602:	b29a      	uxth	r2, r3
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 800960a:	bf00      	nop
 800960c:	3744      	adds	r7, #68	; 0x44
 800960e:	46bd      	mov	sp, r7
 8009610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009614:	4770      	bx	lr

08009616 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009616:	b580      	push	{r7, lr}
 8009618:	b088      	sub	sp, #32
 800961a:	af00      	add	r7, sp, #0
 800961c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	681b      	ldr	r3, [r3, #0]
 8009622:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	e853 3f00 	ldrex	r3, [r3]
 800962a:	60bb      	str	r3, [r7, #8]
   return(result);
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009632:	61fb      	str	r3, [r7, #28]
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	461a      	mov	r2, r3
 800963a:	69fb      	ldr	r3, [r7, #28]
 800963c:	61bb      	str	r3, [r7, #24]
 800963e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009640:	6979      	ldr	r1, [r7, #20]
 8009642:	69ba      	ldr	r2, [r7, #24]
 8009644:	e841 2300 	strex	r3, r2, [r1]
 8009648:	613b      	str	r3, [r7, #16]
   return(result);
 800964a:	693b      	ldr	r3, [r7, #16]
 800964c:	2b00      	cmp	r3, #0
 800964e:	d1e6      	bne.n	800961e <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	2220      	movs	r2, #32
 8009654:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	2200      	movs	r2, #0
 800965a:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800965c:	6878      	ldr	r0, [r7, #4]
 800965e:	f7ff f8c1 	bl	80087e4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009662:	bf00      	nop
 8009664:	3720      	adds	r7, #32
 8009666:	46bd      	mov	sp, r7
 8009668:	bd80      	pop	{r7, pc}

0800966a <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800966a:	b580      	push	{r7, lr}
 800966c:	b08c      	sub	sp, #48	; 0x30
 800966e:	af00      	add	r7, sp, #0
 8009670:	60f8      	str	r0, [r7, #12]
 8009672:	60b9      	str	r1, [r7, #8]
 8009674:	4613      	mov	r3, r2
 8009676:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800967e:	2b20      	cmp	r3, #32
 8009680:	d142      	bne.n	8009708 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8009682:	68bb      	ldr	r3, [r7, #8]
 8009684:	2b00      	cmp	r3, #0
 8009686:	d002      	beq.n	800968e <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8009688:	88fb      	ldrh	r3, [r7, #6]
 800968a:	2b00      	cmp	r3, #0
 800968c:	d101      	bne.n	8009692 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 800968e:	2301      	movs	r3, #1
 8009690:	e03b      	b.n	800970a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	2201      	movs	r2, #1
 8009696:	661a      	str	r2, [r3, #96]	; 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2200      	movs	r2, #0
 800969c:	665a      	str	r2, [r3, #100]	; 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800969e:	88fb      	ldrh	r3, [r7, #6]
 80096a0:	461a      	mov	r2, r3
 80096a2:	68b9      	ldr	r1, [r7, #8]
 80096a4:	68f8      	ldr	r0, [r7, #12]
 80096a6:	f7ff fcc9 	bl	800903c <UART_Start_Receive_DMA>
 80096aa:	4603      	mov	r3, r0
 80096ac:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 80096b0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d124      	bne.n	8009702 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80096bc:	2b01      	cmp	r3, #1
 80096be:	d11d      	bne.n	80096fc <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80096c0:	68fb      	ldr	r3, [r7, #12]
 80096c2:	681b      	ldr	r3, [r3, #0]
 80096c4:	2210      	movs	r2, #16
 80096c6:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096ce:	69bb      	ldr	r3, [r7, #24]
 80096d0:	e853 3f00 	ldrex	r3, [r3]
 80096d4:	617b      	str	r3, [r7, #20]
   return(result);
 80096d6:	697b      	ldr	r3, [r7, #20]
 80096d8:	f043 0310 	orr.w	r3, r3, #16
 80096dc:	62bb      	str	r3, [r7, #40]	; 0x28
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	461a      	mov	r2, r3
 80096e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096e6:	627b      	str	r3, [r7, #36]	; 0x24
 80096e8:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096ea:	6a39      	ldr	r1, [r7, #32]
 80096ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80096ee:	e841 2300 	strex	r3, r2, [r1]
 80096f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80096f4:	69fb      	ldr	r3, [r7, #28]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d1e6      	bne.n	80096c8 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80096fa:	e002      	b.n	8009702 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80096fc:	2301      	movs	r3, #1
 80096fe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8009702:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8009706:	e000      	b.n	800970a <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8009708:	2302      	movs	r3, #2
  }
}
 800970a:	4618      	mov	r0, r3
 800970c:	3730      	adds	r7, #48	; 0x30
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}
	...

08009714 <arm_pid_init_f32>:
 8009714:	ed90 7a08 	vldr	s14, [r0, #32]
 8009718:	edd0 7a06 	vldr	s15, [r0, #24]
 800971c:	ed90 6a07 	vldr	s12, [r0, #28]
 8009720:	eef1 6a67 	vneg.f32	s13, s15
 8009724:	ed80 7a02 	vstr	s14, [r0, #8]
 8009728:	ee77 7a86 	vadd.f32	s15, s15, s12
 800972c:	ee37 6a07 	vadd.f32	s12, s14, s14
 8009730:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009734:	ee36 7ac6 	vsub.f32	s14, s13, s12
 8009738:	edc0 7a00 	vstr	s15, [r0]
 800973c:	ed80 7a01 	vstr	s14, [r0, #4]
 8009740:	b901      	cbnz	r1, 8009744 <arm_pid_init_f32+0x30>
 8009742:	4770      	bx	lr
 8009744:	2300      	movs	r3, #0
 8009746:	60c3      	str	r3, [r0, #12]
 8009748:	6103      	str	r3, [r0, #16]
 800974a:	6143      	str	r3, [r0, #20]
 800974c:	4770      	bx	lr
 800974e:	bf00      	nop

08009750 <__cvt>:
 8009750:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009754:	ec55 4b10 	vmov	r4, r5, d0
 8009758:	2d00      	cmp	r5, #0
 800975a:	460e      	mov	r6, r1
 800975c:	4619      	mov	r1, r3
 800975e:	462b      	mov	r3, r5
 8009760:	bfbb      	ittet	lt
 8009762:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009766:	461d      	movlt	r5, r3
 8009768:	2300      	movge	r3, #0
 800976a:	232d      	movlt	r3, #45	; 0x2d
 800976c:	700b      	strb	r3, [r1, #0]
 800976e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009770:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009774:	4691      	mov	r9, r2
 8009776:	f023 0820 	bic.w	r8, r3, #32
 800977a:	bfbc      	itt	lt
 800977c:	4622      	movlt	r2, r4
 800977e:	4614      	movlt	r4, r2
 8009780:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8009784:	d005      	beq.n	8009792 <__cvt+0x42>
 8009786:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800978a:	d100      	bne.n	800978e <__cvt+0x3e>
 800978c:	3601      	adds	r6, #1
 800978e:	2102      	movs	r1, #2
 8009790:	e000      	b.n	8009794 <__cvt+0x44>
 8009792:	2103      	movs	r1, #3
 8009794:	ab03      	add	r3, sp, #12
 8009796:	9301      	str	r3, [sp, #4]
 8009798:	ab02      	add	r3, sp, #8
 800979a:	9300      	str	r3, [sp, #0]
 800979c:	ec45 4b10 	vmov	d0, r4, r5
 80097a0:	4653      	mov	r3, sl
 80097a2:	4632      	mov	r2, r6
 80097a4:	f001 f8ac 	bl	800a900 <_dtoa_r>
 80097a8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80097ac:	4607      	mov	r7, r0
 80097ae:	d102      	bne.n	80097b6 <__cvt+0x66>
 80097b0:	f019 0f01 	tst.w	r9, #1
 80097b4:	d022      	beq.n	80097fc <__cvt+0xac>
 80097b6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80097ba:	eb07 0906 	add.w	r9, r7, r6
 80097be:	d110      	bne.n	80097e2 <__cvt+0x92>
 80097c0:	783b      	ldrb	r3, [r7, #0]
 80097c2:	2b30      	cmp	r3, #48	; 0x30
 80097c4:	d10a      	bne.n	80097dc <__cvt+0x8c>
 80097c6:	2200      	movs	r2, #0
 80097c8:	2300      	movs	r3, #0
 80097ca:	4620      	mov	r0, r4
 80097cc:	4629      	mov	r1, r5
 80097ce:	f7f7 f99b 	bl	8000b08 <__aeabi_dcmpeq>
 80097d2:	b918      	cbnz	r0, 80097dc <__cvt+0x8c>
 80097d4:	f1c6 0601 	rsb	r6, r6, #1
 80097d8:	f8ca 6000 	str.w	r6, [sl]
 80097dc:	f8da 3000 	ldr.w	r3, [sl]
 80097e0:	4499      	add	r9, r3
 80097e2:	2200      	movs	r2, #0
 80097e4:	2300      	movs	r3, #0
 80097e6:	4620      	mov	r0, r4
 80097e8:	4629      	mov	r1, r5
 80097ea:	f7f7 f98d 	bl	8000b08 <__aeabi_dcmpeq>
 80097ee:	b108      	cbz	r0, 80097f4 <__cvt+0xa4>
 80097f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80097f4:	2230      	movs	r2, #48	; 0x30
 80097f6:	9b03      	ldr	r3, [sp, #12]
 80097f8:	454b      	cmp	r3, r9
 80097fa:	d307      	bcc.n	800980c <__cvt+0xbc>
 80097fc:	9b03      	ldr	r3, [sp, #12]
 80097fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009800:	1bdb      	subs	r3, r3, r7
 8009802:	4638      	mov	r0, r7
 8009804:	6013      	str	r3, [r2, #0]
 8009806:	b004      	add	sp, #16
 8009808:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800980c:	1c59      	adds	r1, r3, #1
 800980e:	9103      	str	r1, [sp, #12]
 8009810:	701a      	strb	r2, [r3, #0]
 8009812:	e7f0      	b.n	80097f6 <__cvt+0xa6>

08009814 <__exponent>:
 8009814:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009816:	4603      	mov	r3, r0
 8009818:	2900      	cmp	r1, #0
 800981a:	bfb8      	it	lt
 800981c:	4249      	neglt	r1, r1
 800981e:	f803 2b02 	strb.w	r2, [r3], #2
 8009822:	bfb4      	ite	lt
 8009824:	222d      	movlt	r2, #45	; 0x2d
 8009826:	222b      	movge	r2, #43	; 0x2b
 8009828:	2909      	cmp	r1, #9
 800982a:	7042      	strb	r2, [r0, #1]
 800982c:	dd2a      	ble.n	8009884 <__exponent+0x70>
 800982e:	f10d 0207 	add.w	r2, sp, #7
 8009832:	4617      	mov	r7, r2
 8009834:	260a      	movs	r6, #10
 8009836:	4694      	mov	ip, r2
 8009838:	fb91 f5f6 	sdiv	r5, r1, r6
 800983c:	fb06 1415 	mls	r4, r6, r5, r1
 8009840:	3430      	adds	r4, #48	; 0x30
 8009842:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8009846:	460c      	mov	r4, r1
 8009848:	2c63      	cmp	r4, #99	; 0x63
 800984a:	f102 32ff 	add.w	r2, r2, #4294967295
 800984e:	4629      	mov	r1, r5
 8009850:	dcf1      	bgt.n	8009836 <__exponent+0x22>
 8009852:	3130      	adds	r1, #48	; 0x30
 8009854:	f1ac 0402 	sub.w	r4, ip, #2
 8009858:	f802 1c01 	strb.w	r1, [r2, #-1]
 800985c:	1c41      	adds	r1, r0, #1
 800985e:	4622      	mov	r2, r4
 8009860:	42ba      	cmp	r2, r7
 8009862:	d30a      	bcc.n	800987a <__exponent+0x66>
 8009864:	f10d 0209 	add.w	r2, sp, #9
 8009868:	eba2 020c 	sub.w	r2, r2, ip
 800986c:	42bc      	cmp	r4, r7
 800986e:	bf88      	it	hi
 8009870:	2200      	movhi	r2, #0
 8009872:	4413      	add	r3, r2
 8009874:	1a18      	subs	r0, r3, r0
 8009876:	b003      	add	sp, #12
 8009878:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800987a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800987e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8009882:	e7ed      	b.n	8009860 <__exponent+0x4c>
 8009884:	2330      	movs	r3, #48	; 0x30
 8009886:	3130      	adds	r1, #48	; 0x30
 8009888:	7083      	strb	r3, [r0, #2]
 800988a:	70c1      	strb	r1, [r0, #3]
 800988c:	1d03      	adds	r3, r0, #4
 800988e:	e7f1      	b.n	8009874 <__exponent+0x60>

08009890 <_printf_float>:
 8009890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009894:	ed2d 8b02 	vpush	{d8}
 8009898:	b08d      	sub	sp, #52	; 0x34
 800989a:	460c      	mov	r4, r1
 800989c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80098a0:	4616      	mov	r6, r2
 80098a2:	461f      	mov	r7, r3
 80098a4:	4605      	mov	r5, r0
 80098a6:	f000 ff25 	bl	800a6f4 <_localeconv_r>
 80098aa:	f8d0 a000 	ldr.w	sl, [r0]
 80098ae:	4650      	mov	r0, sl
 80098b0:	f7f6 fcfe 	bl	80002b0 <strlen>
 80098b4:	2300      	movs	r3, #0
 80098b6:	930a      	str	r3, [sp, #40]	; 0x28
 80098b8:	6823      	ldr	r3, [r4, #0]
 80098ba:	9305      	str	r3, [sp, #20]
 80098bc:	f8d8 3000 	ldr.w	r3, [r8]
 80098c0:	f894 b018 	ldrb.w	fp, [r4, #24]
 80098c4:	3307      	adds	r3, #7
 80098c6:	f023 0307 	bic.w	r3, r3, #7
 80098ca:	f103 0208 	add.w	r2, r3, #8
 80098ce:	f8c8 2000 	str.w	r2, [r8]
 80098d2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80098d6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80098da:	9307      	str	r3, [sp, #28]
 80098dc:	f8cd 8018 	str.w	r8, [sp, #24]
 80098e0:	ee08 0a10 	vmov	s16, r0
 80098e4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80098e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098ec:	4b9e      	ldr	r3, [pc, #632]	; (8009b68 <_printf_float+0x2d8>)
 80098ee:	f04f 32ff 	mov.w	r2, #4294967295
 80098f2:	f7f7 f93b 	bl	8000b6c <__aeabi_dcmpun>
 80098f6:	bb88      	cbnz	r0, 800995c <_printf_float+0xcc>
 80098f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80098fc:	4b9a      	ldr	r3, [pc, #616]	; (8009b68 <_printf_float+0x2d8>)
 80098fe:	f04f 32ff 	mov.w	r2, #4294967295
 8009902:	f7f7 f915 	bl	8000b30 <__aeabi_dcmple>
 8009906:	bb48      	cbnz	r0, 800995c <_printf_float+0xcc>
 8009908:	2200      	movs	r2, #0
 800990a:	2300      	movs	r3, #0
 800990c:	4640      	mov	r0, r8
 800990e:	4649      	mov	r1, r9
 8009910:	f7f7 f904 	bl	8000b1c <__aeabi_dcmplt>
 8009914:	b110      	cbz	r0, 800991c <_printf_float+0x8c>
 8009916:	232d      	movs	r3, #45	; 0x2d
 8009918:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800991c:	4a93      	ldr	r2, [pc, #588]	; (8009b6c <_printf_float+0x2dc>)
 800991e:	4b94      	ldr	r3, [pc, #592]	; (8009b70 <_printf_float+0x2e0>)
 8009920:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009924:	bf94      	ite	ls
 8009926:	4690      	movls	r8, r2
 8009928:	4698      	movhi	r8, r3
 800992a:	2303      	movs	r3, #3
 800992c:	6123      	str	r3, [r4, #16]
 800992e:	9b05      	ldr	r3, [sp, #20]
 8009930:	f023 0304 	bic.w	r3, r3, #4
 8009934:	6023      	str	r3, [r4, #0]
 8009936:	f04f 0900 	mov.w	r9, #0
 800993a:	9700      	str	r7, [sp, #0]
 800993c:	4633      	mov	r3, r6
 800993e:	aa0b      	add	r2, sp, #44	; 0x2c
 8009940:	4621      	mov	r1, r4
 8009942:	4628      	mov	r0, r5
 8009944:	f000 f9da 	bl	8009cfc <_printf_common>
 8009948:	3001      	adds	r0, #1
 800994a:	f040 8090 	bne.w	8009a6e <_printf_float+0x1de>
 800994e:	f04f 30ff 	mov.w	r0, #4294967295
 8009952:	b00d      	add	sp, #52	; 0x34
 8009954:	ecbd 8b02 	vpop	{d8}
 8009958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800995c:	4642      	mov	r2, r8
 800995e:	464b      	mov	r3, r9
 8009960:	4640      	mov	r0, r8
 8009962:	4649      	mov	r1, r9
 8009964:	f7f7 f902 	bl	8000b6c <__aeabi_dcmpun>
 8009968:	b140      	cbz	r0, 800997c <_printf_float+0xec>
 800996a:	464b      	mov	r3, r9
 800996c:	2b00      	cmp	r3, #0
 800996e:	bfbc      	itt	lt
 8009970:	232d      	movlt	r3, #45	; 0x2d
 8009972:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8009976:	4a7f      	ldr	r2, [pc, #508]	; (8009b74 <_printf_float+0x2e4>)
 8009978:	4b7f      	ldr	r3, [pc, #508]	; (8009b78 <_printf_float+0x2e8>)
 800997a:	e7d1      	b.n	8009920 <_printf_float+0x90>
 800997c:	6863      	ldr	r3, [r4, #4]
 800997e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8009982:	9206      	str	r2, [sp, #24]
 8009984:	1c5a      	adds	r2, r3, #1
 8009986:	d13f      	bne.n	8009a08 <_printf_float+0x178>
 8009988:	2306      	movs	r3, #6
 800998a:	6063      	str	r3, [r4, #4]
 800998c:	9b05      	ldr	r3, [sp, #20]
 800998e:	6861      	ldr	r1, [r4, #4]
 8009990:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009994:	2300      	movs	r3, #0
 8009996:	9303      	str	r3, [sp, #12]
 8009998:	ab0a      	add	r3, sp, #40	; 0x28
 800999a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800999e:	ab09      	add	r3, sp, #36	; 0x24
 80099a0:	ec49 8b10 	vmov	d0, r8, r9
 80099a4:	9300      	str	r3, [sp, #0]
 80099a6:	6022      	str	r2, [r4, #0]
 80099a8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80099ac:	4628      	mov	r0, r5
 80099ae:	f7ff fecf 	bl	8009750 <__cvt>
 80099b2:	9b06      	ldr	r3, [sp, #24]
 80099b4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80099b6:	2b47      	cmp	r3, #71	; 0x47
 80099b8:	4680      	mov	r8, r0
 80099ba:	d108      	bne.n	80099ce <_printf_float+0x13e>
 80099bc:	1cc8      	adds	r0, r1, #3
 80099be:	db02      	blt.n	80099c6 <_printf_float+0x136>
 80099c0:	6863      	ldr	r3, [r4, #4]
 80099c2:	4299      	cmp	r1, r3
 80099c4:	dd41      	ble.n	8009a4a <_printf_float+0x1ba>
 80099c6:	f1ab 0302 	sub.w	r3, fp, #2
 80099ca:	fa5f fb83 	uxtb.w	fp, r3
 80099ce:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80099d2:	d820      	bhi.n	8009a16 <_printf_float+0x186>
 80099d4:	3901      	subs	r1, #1
 80099d6:	465a      	mov	r2, fp
 80099d8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80099dc:	9109      	str	r1, [sp, #36]	; 0x24
 80099de:	f7ff ff19 	bl	8009814 <__exponent>
 80099e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80099e4:	1813      	adds	r3, r2, r0
 80099e6:	2a01      	cmp	r2, #1
 80099e8:	4681      	mov	r9, r0
 80099ea:	6123      	str	r3, [r4, #16]
 80099ec:	dc02      	bgt.n	80099f4 <_printf_float+0x164>
 80099ee:	6822      	ldr	r2, [r4, #0]
 80099f0:	07d2      	lsls	r2, r2, #31
 80099f2:	d501      	bpl.n	80099f8 <_printf_float+0x168>
 80099f4:	3301      	adds	r3, #1
 80099f6:	6123      	str	r3, [r4, #16]
 80099f8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d09c      	beq.n	800993a <_printf_float+0xaa>
 8009a00:	232d      	movs	r3, #45	; 0x2d
 8009a02:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009a06:	e798      	b.n	800993a <_printf_float+0xaa>
 8009a08:	9a06      	ldr	r2, [sp, #24]
 8009a0a:	2a47      	cmp	r2, #71	; 0x47
 8009a0c:	d1be      	bne.n	800998c <_printf_float+0xfc>
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d1bc      	bne.n	800998c <_printf_float+0xfc>
 8009a12:	2301      	movs	r3, #1
 8009a14:	e7b9      	b.n	800998a <_printf_float+0xfa>
 8009a16:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8009a1a:	d118      	bne.n	8009a4e <_printf_float+0x1be>
 8009a1c:	2900      	cmp	r1, #0
 8009a1e:	6863      	ldr	r3, [r4, #4]
 8009a20:	dd0b      	ble.n	8009a3a <_printf_float+0x1aa>
 8009a22:	6121      	str	r1, [r4, #16]
 8009a24:	b913      	cbnz	r3, 8009a2c <_printf_float+0x19c>
 8009a26:	6822      	ldr	r2, [r4, #0]
 8009a28:	07d0      	lsls	r0, r2, #31
 8009a2a:	d502      	bpl.n	8009a32 <_printf_float+0x1a2>
 8009a2c:	3301      	adds	r3, #1
 8009a2e:	440b      	add	r3, r1
 8009a30:	6123      	str	r3, [r4, #16]
 8009a32:	65a1      	str	r1, [r4, #88]	; 0x58
 8009a34:	f04f 0900 	mov.w	r9, #0
 8009a38:	e7de      	b.n	80099f8 <_printf_float+0x168>
 8009a3a:	b913      	cbnz	r3, 8009a42 <_printf_float+0x1b2>
 8009a3c:	6822      	ldr	r2, [r4, #0]
 8009a3e:	07d2      	lsls	r2, r2, #31
 8009a40:	d501      	bpl.n	8009a46 <_printf_float+0x1b6>
 8009a42:	3302      	adds	r3, #2
 8009a44:	e7f4      	b.n	8009a30 <_printf_float+0x1a0>
 8009a46:	2301      	movs	r3, #1
 8009a48:	e7f2      	b.n	8009a30 <_printf_float+0x1a0>
 8009a4a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8009a4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009a50:	4299      	cmp	r1, r3
 8009a52:	db05      	blt.n	8009a60 <_printf_float+0x1d0>
 8009a54:	6823      	ldr	r3, [r4, #0]
 8009a56:	6121      	str	r1, [r4, #16]
 8009a58:	07d8      	lsls	r0, r3, #31
 8009a5a:	d5ea      	bpl.n	8009a32 <_printf_float+0x1a2>
 8009a5c:	1c4b      	adds	r3, r1, #1
 8009a5e:	e7e7      	b.n	8009a30 <_printf_float+0x1a0>
 8009a60:	2900      	cmp	r1, #0
 8009a62:	bfd4      	ite	le
 8009a64:	f1c1 0202 	rsble	r2, r1, #2
 8009a68:	2201      	movgt	r2, #1
 8009a6a:	4413      	add	r3, r2
 8009a6c:	e7e0      	b.n	8009a30 <_printf_float+0x1a0>
 8009a6e:	6823      	ldr	r3, [r4, #0]
 8009a70:	055a      	lsls	r2, r3, #21
 8009a72:	d407      	bmi.n	8009a84 <_printf_float+0x1f4>
 8009a74:	6923      	ldr	r3, [r4, #16]
 8009a76:	4642      	mov	r2, r8
 8009a78:	4631      	mov	r1, r6
 8009a7a:	4628      	mov	r0, r5
 8009a7c:	47b8      	blx	r7
 8009a7e:	3001      	adds	r0, #1
 8009a80:	d12c      	bne.n	8009adc <_printf_float+0x24c>
 8009a82:	e764      	b.n	800994e <_printf_float+0xbe>
 8009a84:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009a88:	f240 80e0 	bls.w	8009c4c <_printf_float+0x3bc>
 8009a8c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009a90:	2200      	movs	r2, #0
 8009a92:	2300      	movs	r3, #0
 8009a94:	f7f7 f838 	bl	8000b08 <__aeabi_dcmpeq>
 8009a98:	2800      	cmp	r0, #0
 8009a9a:	d034      	beq.n	8009b06 <_printf_float+0x276>
 8009a9c:	4a37      	ldr	r2, [pc, #220]	; (8009b7c <_printf_float+0x2ec>)
 8009a9e:	2301      	movs	r3, #1
 8009aa0:	4631      	mov	r1, r6
 8009aa2:	4628      	mov	r0, r5
 8009aa4:	47b8      	blx	r7
 8009aa6:	3001      	adds	r0, #1
 8009aa8:	f43f af51 	beq.w	800994e <_printf_float+0xbe>
 8009aac:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009ab0:	429a      	cmp	r2, r3
 8009ab2:	db02      	blt.n	8009aba <_printf_float+0x22a>
 8009ab4:	6823      	ldr	r3, [r4, #0]
 8009ab6:	07d8      	lsls	r0, r3, #31
 8009ab8:	d510      	bpl.n	8009adc <_printf_float+0x24c>
 8009aba:	ee18 3a10 	vmov	r3, s16
 8009abe:	4652      	mov	r2, sl
 8009ac0:	4631      	mov	r1, r6
 8009ac2:	4628      	mov	r0, r5
 8009ac4:	47b8      	blx	r7
 8009ac6:	3001      	adds	r0, #1
 8009ac8:	f43f af41 	beq.w	800994e <_printf_float+0xbe>
 8009acc:	f04f 0800 	mov.w	r8, #0
 8009ad0:	f104 091a 	add.w	r9, r4, #26
 8009ad4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ad6:	3b01      	subs	r3, #1
 8009ad8:	4543      	cmp	r3, r8
 8009ada:	dc09      	bgt.n	8009af0 <_printf_float+0x260>
 8009adc:	6823      	ldr	r3, [r4, #0]
 8009ade:	079b      	lsls	r3, r3, #30
 8009ae0:	f100 8107 	bmi.w	8009cf2 <_printf_float+0x462>
 8009ae4:	68e0      	ldr	r0, [r4, #12]
 8009ae6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ae8:	4298      	cmp	r0, r3
 8009aea:	bfb8      	it	lt
 8009aec:	4618      	movlt	r0, r3
 8009aee:	e730      	b.n	8009952 <_printf_float+0xc2>
 8009af0:	2301      	movs	r3, #1
 8009af2:	464a      	mov	r2, r9
 8009af4:	4631      	mov	r1, r6
 8009af6:	4628      	mov	r0, r5
 8009af8:	47b8      	blx	r7
 8009afa:	3001      	adds	r0, #1
 8009afc:	f43f af27 	beq.w	800994e <_printf_float+0xbe>
 8009b00:	f108 0801 	add.w	r8, r8, #1
 8009b04:	e7e6      	b.n	8009ad4 <_printf_float+0x244>
 8009b06:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	dc39      	bgt.n	8009b80 <_printf_float+0x2f0>
 8009b0c:	4a1b      	ldr	r2, [pc, #108]	; (8009b7c <_printf_float+0x2ec>)
 8009b0e:	2301      	movs	r3, #1
 8009b10:	4631      	mov	r1, r6
 8009b12:	4628      	mov	r0, r5
 8009b14:	47b8      	blx	r7
 8009b16:	3001      	adds	r0, #1
 8009b18:	f43f af19 	beq.w	800994e <_printf_float+0xbe>
 8009b1c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009b20:	4313      	orrs	r3, r2
 8009b22:	d102      	bne.n	8009b2a <_printf_float+0x29a>
 8009b24:	6823      	ldr	r3, [r4, #0]
 8009b26:	07d9      	lsls	r1, r3, #31
 8009b28:	d5d8      	bpl.n	8009adc <_printf_float+0x24c>
 8009b2a:	ee18 3a10 	vmov	r3, s16
 8009b2e:	4652      	mov	r2, sl
 8009b30:	4631      	mov	r1, r6
 8009b32:	4628      	mov	r0, r5
 8009b34:	47b8      	blx	r7
 8009b36:	3001      	adds	r0, #1
 8009b38:	f43f af09 	beq.w	800994e <_printf_float+0xbe>
 8009b3c:	f04f 0900 	mov.w	r9, #0
 8009b40:	f104 0a1a 	add.w	sl, r4, #26
 8009b44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b46:	425b      	negs	r3, r3
 8009b48:	454b      	cmp	r3, r9
 8009b4a:	dc01      	bgt.n	8009b50 <_printf_float+0x2c0>
 8009b4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009b4e:	e792      	b.n	8009a76 <_printf_float+0x1e6>
 8009b50:	2301      	movs	r3, #1
 8009b52:	4652      	mov	r2, sl
 8009b54:	4631      	mov	r1, r6
 8009b56:	4628      	mov	r0, r5
 8009b58:	47b8      	blx	r7
 8009b5a:	3001      	adds	r0, #1
 8009b5c:	f43f aef7 	beq.w	800994e <_printf_float+0xbe>
 8009b60:	f109 0901 	add.w	r9, r9, #1
 8009b64:	e7ee      	b.n	8009b44 <_printf_float+0x2b4>
 8009b66:	bf00      	nop
 8009b68:	7fefffff 	.word	0x7fefffff
 8009b6c:	0800e7e0 	.word	0x0800e7e0
 8009b70:	0800e7e4 	.word	0x0800e7e4
 8009b74:	0800e7e8 	.word	0x0800e7e8
 8009b78:	0800e7ec 	.word	0x0800e7ec
 8009b7c:	0800eb78 	.word	0x0800eb78
 8009b80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009b82:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009b84:	429a      	cmp	r2, r3
 8009b86:	bfa8      	it	ge
 8009b88:	461a      	movge	r2, r3
 8009b8a:	2a00      	cmp	r2, #0
 8009b8c:	4691      	mov	r9, r2
 8009b8e:	dc37      	bgt.n	8009c00 <_printf_float+0x370>
 8009b90:	f04f 0b00 	mov.w	fp, #0
 8009b94:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009b98:	f104 021a 	add.w	r2, r4, #26
 8009b9c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009b9e:	9305      	str	r3, [sp, #20]
 8009ba0:	eba3 0309 	sub.w	r3, r3, r9
 8009ba4:	455b      	cmp	r3, fp
 8009ba6:	dc33      	bgt.n	8009c10 <_printf_float+0x380>
 8009ba8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009bac:	429a      	cmp	r2, r3
 8009bae:	db3b      	blt.n	8009c28 <_printf_float+0x398>
 8009bb0:	6823      	ldr	r3, [r4, #0]
 8009bb2:	07da      	lsls	r2, r3, #31
 8009bb4:	d438      	bmi.n	8009c28 <_printf_float+0x398>
 8009bb6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009bba:	eba2 0903 	sub.w	r9, r2, r3
 8009bbe:	9b05      	ldr	r3, [sp, #20]
 8009bc0:	1ad2      	subs	r2, r2, r3
 8009bc2:	4591      	cmp	r9, r2
 8009bc4:	bfa8      	it	ge
 8009bc6:	4691      	movge	r9, r2
 8009bc8:	f1b9 0f00 	cmp.w	r9, #0
 8009bcc:	dc35      	bgt.n	8009c3a <_printf_float+0x3aa>
 8009bce:	f04f 0800 	mov.w	r8, #0
 8009bd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009bd6:	f104 0a1a 	add.w	sl, r4, #26
 8009bda:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009bde:	1a9b      	subs	r3, r3, r2
 8009be0:	eba3 0309 	sub.w	r3, r3, r9
 8009be4:	4543      	cmp	r3, r8
 8009be6:	f77f af79 	ble.w	8009adc <_printf_float+0x24c>
 8009bea:	2301      	movs	r3, #1
 8009bec:	4652      	mov	r2, sl
 8009bee:	4631      	mov	r1, r6
 8009bf0:	4628      	mov	r0, r5
 8009bf2:	47b8      	blx	r7
 8009bf4:	3001      	adds	r0, #1
 8009bf6:	f43f aeaa 	beq.w	800994e <_printf_float+0xbe>
 8009bfa:	f108 0801 	add.w	r8, r8, #1
 8009bfe:	e7ec      	b.n	8009bda <_printf_float+0x34a>
 8009c00:	4613      	mov	r3, r2
 8009c02:	4631      	mov	r1, r6
 8009c04:	4642      	mov	r2, r8
 8009c06:	4628      	mov	r0, r5
 8009c08:	47b8      	blx	r7
 8009c0a:	3001      	adds	r0, #1
 8009c0c:	d1c0      	bne.n	8009b90 <_printf_float+0x300>
 8009c0e:	e69e      	b.n	800994e <_printf_float+0xbe>
 8009c10:	2301      	movs	r3, #1
 8009c12:	4631      	mov	r1, r6
 8009c14:	4628      	mov	r0, r5
 8009c16:	9205      	str	r2, [sp, #20]
 8009c18:	47b8      	blx	r7
 8009c1a:	3001      	adds	r0, #1
 8009c1c:	f43f ae97 	beq.w	800994e <_printf_float+0xbe>
 8009c20:	9a05      	ldr	r2, [sp, #20]
 8009c22:	f10b 0b01 	add.w	fp, fp, #1
 8009c26:	e7b9      	b.n	8009b9c <_printf_float+0x30c>
 8009c28:	ee18 3a10 	vmov	r3, s16
 8009c2c:	4652      	mov	r2, sl
 8009c2e:	4631      	mov	r1, r6
 8009c30:	4628      	mov	r0, r5
 8009c32:	47b8      	blx	r7
 8009c34:	3001      	adds	r0, #1
 8009c36:	d1be      	bne.n	8009bb6 <_printf_float+0x326>
 8009c38:	e689      	b.n	800994e <_printf_float+0xbe>
 8009c3a:	9a05      	ldr	r2, [sp, #20]
 8009c3c:	464b      	mov	r3, r9
 8009c3e:	4442      	add	r2, r8
 8009c40:	4631      	mov	r1, r6
 8009c42:	4628      	mov	r0, r5
 8009c44:	47b8      	blx	r7
 8009c46:	3001      	adds	r0, #1
 8009c48:	d1c1      	bne.n	8009bce <_printf_float+0x33e>
 8009c4a:	e680      	b.n	800994e <_printf_float+0xbe>
 8009c4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009c4e:	2a01      	cmp	r2, #1
 8009c50:	dc01      	bgt.n	8009c56 <_printf_float+0x3c6>
 8009c52:	07db      	lsls	r3, r3, #31
 8009c54:	d53a      	bpl.n	8009ccc <_printf_float+0x43c>
 8009c56:	2301      	movs	r3, #1
 8009c58:	4642      	mov	r2, r8
 8009c5a:	4631      	mov	r1, r6
 8009c5c:	4628      	mov	r0, r5
 8009c5e:	47b8      	blx	r7
 8009c60:	3001      	adds	r0, #1
 8009c62:	f43f ae74 	beq.w	800994e <_printf_float+0xbe>
 8009c66:	ee18 3a10 	vmov	r3, s16
 8009c6a:	4652      	mov	r2, sl
 8009c6c:	4631      	mov	r1, r6
 8009c6e:	4628      	mov	r0, r5
 8009c70:	47b8      	blx	r7
 8009c72:	3001      	adds	r0, #1
 8009c74:	f43f ae6b 	beq.w	800994e <_printf_float+0xbe>
 8009c78:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009c7c:	2200      	movs	r2, #0
 8009c7e:	2300      	movs	r3, #0
 8009c80:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8009c84:	f7f6 ff40 	bl	8000b08 <__aeabi_dcmpeq>
 8009c88:	b9d8      	cbnz	r0, 8009cc2 <_printf_float+0x432>
 8009c8a:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009c8e:	f108 0201 	add.w	r2, r8, #1
 8009c92:	4631      	mov	r1, r6
 8009c94:	4628      	mov	r0, r5
 8009c96:	47b8      	blx	r7
 8009c98:	3001      	adds	r0, #1
 8009c9a:	d10e      	bne.n	8009cba <_printf_float+0x42a>
 8009c9c:	e657      	b.n	800994e <_printf_float+0xbe>
 8009c9e:	2301      	movs	r3, #1
 8009ca0:	4652      	mov	r2, sl
 8009ca2:	4631      	mov	r1, r6
 8009ca4:	4628      	mov	r0, r5
 8009ca6:	47b8      	blx	r7
 8009ca8:	3001      	adds	r0, #1
 8009caa:	f43f ae50 	beq.w	800994e <_printf_float+0xbe>
 8009cae:	f108 0801 	add.w	r8, r8, #1
 8009cb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009cb4:	3b01      	subs	r3, #1
 8009cb6:	4543      	cmp	r3, r8
 8009cb8:	dcf1      	bgt.n	8009c9e <_printf_float+0x40e>
 8009cba:	464b      	mov	r3, r9
 8009cbc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009cc0:	e6da      	b.n	8009a78 <_printf_float+0x1e8>
 8009cc2:	f04f 0800 	mov.w	r8, #0
 8009cc6:	f104 0a1a 	add.w	sl, r4, #26
 8009cca:	e7f2      	b.n	8009cb2 <_printf_float+0x422>
 8009ccc:	2301      	movs	r3, #1
 8009cce:	4642      	mov	r2, r8
 8009cd0:	e7df      	b.n	8009c92 <_printf_float+0x402>
 8009cd2:	2301      	movs	r3, #1
 8009cd4:	464a      	mov	r2, r9
 8009cd6:	4631      	mov	r1, r6
 8009cd8:	4628      	mov	r0, r5
 8009cda:	47b8      	blx	r7
 8009cdc:	3001      	adds	r0, #1
 8009cde:	f43f ae36 	beq.w	800994e <_printf_float+0xbe>
 8009ce2:	f108 0801 	add.w	r8, r8, #1
 8009ce6:	68e3      	ldr	r3, [r4, #12]
 8009ce8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009cea:	1a5b      	subs	r3, r3, r1
 8009cec:	4543      	cmp	r3, r8
 8009cee:	dcf0      	bgt.n	8009cd2 <_printf_float+0x442>
 8009cf0:	e6f8      	b.n	8009ae4 <_printf_float+0x254>
 8009cf2:	f04f 0800 	mov.w	r8, #0
 8009cf6:	f104 0919 	add.w	r9, r4, #25
 8009cfa:	e7f4      	b.n	8009ce6 <_printf_float+0x456>

08009cfc <_printf_common>:
 8009cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d00:	4616      	mov	r6, r2
 8009d02:	4699      	mov	r9, r3
 8009d04:	688a      	ldr	r2, [r1, #8]
 8009d06:	690b      	ldr	r3, [r1, #16]
 8009d08:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009d0c:	4293      	cmp	r3, r2
 8009d0e:	bfb8      	it	lt
 8009d10:	4613      	movlt	r3, r2
 8009d12:	6033      	str	r3, [r6, #0]
 8009d14:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009d18:	4607      	mov	r7, r0
 8009d1a:	460c      	mov	r4, r1
 8009d1c:	b10a      	cbz	r2, 8009d22 <_printf_common+0x26>
 8009d1e:	3301      	adds	r3, #1
 8009d20:	6033      	str	r3, [r6, #0]
 8009d22:	6823      	ldr	r3, [r4, #0]
 8009d24:	0699      	lsls	r1, r3, #26
 8009d26:	bf42      	ittt	mi
 8009d28:	6833      	ldrmi	r3, [r6, #0]
 8009d2a:	3302      	addmi	r3, #2
 8009d2c:	6033      	strmi	r3, [r6, #0]
 8009d2e:	6825      	ldr	r5, [r4, #0]
 8009d30:	f015 0506 	ands.w	r5, r5, #6
 8009d34:	d106      	bne.n	8009d44 <_printf_common+0x48>
 8009d36:	f104 0a19 	add.w	sl, r4, #25
 8009d3a:	68e3      	ldr	r3, [r4, #12]
 8009d3c:	6832      	ldr	r2, [r6, #0]
 8009d3e:	1a9b      	subs	r3, r3, r2
 8009d40:	42ab      	cmp	r3, r5
 8009d42:	dc26      	bgt.n	8009d92 <_printf_common+0x96>
 8009d44:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009d48:	1e13      	subs	r3, r2, #0
 8009d4a:	6822      	ldr	r2, [r4, #0]
 8009d4c:	bf18      	it	ne
 8009d4e:	2301      	movne	r3, #1
 8009d50:	0692      	lsls	r2, r2, #26
 8009d52:	d42b      	bmi.n	8009dac <_printf_common+0xb0>
 8009d54:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009d58:	4649      	mov	r1, r9
 8009d5a:	4638      	mov	r0, r7
 8009d5c:	47c0      	blx	r8
 8009d5e:	3001      	adds	r0, #1
 8009d60:	d01e      	beq.n	8009da0 <_printf_common+0xa4>
 8009d62:	6823      	ldr	r3, [r4, #0]
 8009d64:	6922      	ldr	r2, [r4, #16]
 8009d66:	f003 0306 	and.w	r3, r3, #6
 8009d6a:	2b04      	cmp	r3, #4
 8009d6c:	bf02      	ittt	eq
 8009d6e:	68e5      	ldreq	r5, [r4, #12]
 8009d70:	6833      	ldreq	r3, [r6, #0]
 8009d72:	1aed      	subeq	r5, r5, r3
 8009d74:	68a3      	ldr	r3, [r4, #8]
 8009d76:	bf0c      	ite	eq
 8009d78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009d7c:	2500      	movne	r5, #0
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	bfc4      	itt	gt
 8009d82:	1a9b      	subgt	r3, r3, r2
 8009d84:	18ed      	addgt	r5, r5, r3
 8009d86:	2600      	movs	r6, #0
 8009d88:	341a      	adds	r4, #26
 8009d8a:	42b5      	cmp	r5, r6
 8009d8c:	d11a      	bne.n	8009dc4 <_printf_common+0xc8>
 8009d8e:	2000      	movs	r0, #0
 8009d90:	e008      	b.n	8009da4 <_printf_common+0xa8>
 8009d92:	2301      	movs	r3, #1
 8009d94:	4652      	mov	r2, sl
 8009d96:	4649      	mov	r1, r9
 8009d98:	4638      	mov	r0, r7
 8009d9a:	47c0      	blx	r8
 8009d9c:	3001      	adds	r0, #1
 8009d9e:	d103      	bne.n	8009da8 <_printf_common+0xac>
 8009da0:	f04f 30ff 	mov.w	r0, #4294967295
 8009da4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009da8:	3501      	adds	r5, #1
 8009daa:	e7c6      	b.n	8009d3a <_printf_common+0x3e>
 8009dac:	18e1      	adds	r1, r4, r3
 8009dae:	1c5a      	adds	r2, r3, #1
 8009db0:	2030      	movs	r0, #48	; 0x30
 8009db2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009db6:	4422      	add	r2, r4
 8009db8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009dbc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009dc0:	3302      	adds	r3, #2
 8009dc2:	e7c7      	b.n	8009d54 <_printf_common+0x58>
 8009dc4:	2301      	movs	r3, #1
 8009dc6:	4622      	mov	r2, r4
 8009dc8:	4649      	mov	r1, r9
 8009dca:	4638      	mov	r0, r7
 8009dcc:	47c0      	blx	r8
 8009dce:	3001      	adds	r0, #1
 8009dd0:	d0e6      	beq.n	8009da0 <_printf_common+0xa4>
 8009dd2:	3601      	adds	r6, #1
 8009dd4:	e7d9      	b.n	8009d8a <_printf_common+0x8e>
	...

08009dd8 <_printf_i>:
 8009dd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009ddc:	7e0f      	ldrb	r7, [r1, #24]
 8009dde:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009de0:	2f78      	cmp	r7, #120	; 0x78
 8009de2:	4691      	mov	r9, r2
 8009de4:	4680      	mov	r8, r0
 8009de6:	460c      	mov	r4, r1
 8009de8:	469a      	mov	sl, r3
 8009dea:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009dee:	d807      	bhi.n	8009e00 <_printf_i+0x28>
 8009df0:	2f62      	cmp	r7, #98	; 0x62
 8009df2:	d80a      	bhi.n	8009e0a <_printf_i+0x32>
 8009df4:	2f00      	cmp	r7, #0
 8009df6:	f000 80d4 	beq.w	8009fa2 <_printf_i+0x1ca>
 8009dfa:	2f58      	cmp	r7, #88	; 0x58
 8009dfc:	f000 80c0 	beq.w	8009f80 <_printf_i+0x1a8>
 8009e00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e04:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009e08:	e03a      	b.n	8009e80 <_printf_i+0xa8>
 8009e0a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009e0e:	2b15      	cmp	r3, #21
 8009e10:	d8f6      	bhi.n	8009e00 <_printf_i+0x28>
 8009e12:	a101      	add	r1, pc, #4	; (adr r1, 8009e18 <_printf_i+0x40>)
 8009e14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009e18:	08009e71 	.word	0x08009e71
 8009e1c:	08009e85 	.word	0x08009e85
 8009e20:	08009e01 	.word	0x08009e01
 8009e24:	08009e01 	.word	0x08009e01
 8009e28:	08009e01 	.word	0x08009e01
 8009e2c:	08009e01 	.word	0x08009e01
 8009e30:	08009e85 	.word	0x08009e85
 8009e34:	08009e01 	.word	0x08009e01
 8009e38:	08009e01 	.word	0x08009e01
 8009e3c:	08009e01 	.word	0x08009e01
 8009e40:	08009e01 	.word	0x08009e01
 8009e44:	08009f89 	.word	0x08009f89
 8009e48:	08009eb1 	.word	0x08009eb1
 8009e4c:	08009f43 	.word	0x08009f43
 8009e50:	08009e01 	.word	0x08009e01
 8009e54:	08009e01 	.word	0x08009e01
 8009e58:	08009fab 	.word	0x08009fab
 8009e5c:	08009e01 	.word	0x08009e01
 8009e60:	08009eb1 	.word	0x08009eb1
 8009e64:	08009e01 	.word	0x08009e01
 8009e68:	08009e01 	.word	0x08009e01
 8009e6c:	08009f4b 	.word	0x08009f4b
 8009e70:	682b      	ldr	r3, [r5, #0]
 8009e72:	1d1a      	adds	r2, r3, #4
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	602a      	str	r2, [r5, #0]
 8009e78:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009e7c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009e80:	2301      	movs	r3, #1
 8009e82:	e09f      	b.n	8009fc4 <_printf_i+0x1ec>
 8009e84:	6820      	ldr	r0, [r4, #0]
 8009e86:	682b      	ldr	r3, [r5, #0]
 8009e88:	0607      	lsls	r7, r0, #24
 8009e8a:	f103 0104 	add.w	r1, r3, #4
 8009e8e:	6029      	str	r1, [r5, #0]
 8009e90:	d501      	bpl.n	8009e96 <_printf_i+0xbe>
 8009e92:	681e      	ldr	r6, [r3, #0]
 8009e94:	e003      	b.n	8009e9e <_printf_i+0xc6>
 8009e96:	0646      	lsls	r6, r0, #25
 8009e98:	d5fb      	bpl.n	8009e92 <_printf_i+0xba>
 8009e9a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009e9e:	2e00      	cmp	r6, #0
 8009ea0:	da03      	bge.n	8009eaa <_printf_i+0xd2>
 8009ea2:	232d      	movs	r3, #45	; 0x2d
 8009ea4:	4276      	negs	r6, r6
 8009ea6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009eaa:	485a      	ldr	r0, [pc, #360]	; (800a014 <_printf_i+0x23c>)
 8009eac:	230a      	movs	r3, #10
 8009eae:	e012      	b.n	8009ed6 <_printf_i+0xfe>
 8009eb0:	682b      	ldr	r3, [r5, #0]
 8009eb2:	6820      	ldr	r0, [r4, #0]
 8009eb4:	1d19      	adds	r1, r3, #4
 8009eb6:	6029      	str	r1, [r5, #0]
 8009eb8:	0605      	lsls	r5, r0, #24
 8009eba:	d501      	bpl.n	8009ec0 <_printf_i+0xe8>
 8009ebc:	681e      	ldr	r6, [r3, #0]
 8009ebe:	e002      	b.n	8009ec6 <_printf_i+0xee>
 8009ec0:	0641      	lsls	r1, r0, #25
 8009ec2:	d5fb      	bpl.n	8009ebc <_printf_i+0xe4>
 8009ec4:	881e      	ldrh	r6, [r3, #0]
 8009ec6:	4853      	ldr	r0, [pc, #332]	; (800a014 <_printf_i+0x23c>)
 8009ec8:	2f6f      	cmp	r7, #111	; 0x6f
 8009eca:	bf0c      	ite	eq
 8009ecc:	2308      	moveq	r3, #8
 8009ece:	230a      	movne	r3, #10
 8009ed0:	2100      	movs	r1, #0
 8009ed2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009ed6:	6865      	ldr	r5, [r4, #4]
 8009ed8:	60a5      	str	r5, [r4, #8]
 8009eda:	2d00      	cmp	r5, #0
 8009edc:	bfa2      	ittt	ge
 8009ede:	6821      	ldrge	r1, [r4, #0]
 8009ee0:	f021 0104 	bicge.w	r1, r1, #4
 8009ee4:	6021      	strge	r1, [r4, #0]
 8009ee6:	b90e      	cbnz	r6, 8009eec <_printf_i+0x114>
 8009ee8:	2d00      	cmp	r5, #0
 8009eea:	d04b      	beq.n	8009f84 <_printf_i+0x1ac>
 8009eec:	4615      	mov	r5, r2
 8009eee:	fbb6 f1f3 	udiv	r1, r6, r3
 8009ef2:	fb03 6711 	mls	r7, r3, r1, r6
 8009ef6:	5dc7      	ldrb	r7, [r0, r7]
 8009ef8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009efc:	4637      	mov	r7, r6
 8009efe:	42bb      	cmp	r3, r7
 8009f00:	460e      	mov	r6, r1
 8009f02:	d9f4      	bls.n	8009eee <_printf_i+0x116>
 8009f04:	2b08      	cmp	r3, #8
 8009f06:	d10b      	bne.n	8009f20 <_printf_i+0x148>
 8009f08:	6823      	ldr	r3, [r4, #0]
 8009f0a:	07de      	lsls	r6, r3, #31
 8009f0c:	d508      	bpl.n	8009f20 <_printf_i+0x148>
 8009f0e:	6923      	ldr	r3, [r4, #16]
 8009f10:	6861      	ldr	r1, [r4, #4]
 8009f12:	4299      	cmp	r1, r3
 8009f14:	bfde      	ittt	le
 8009f16:	2330      	movle	r3, #48	; 0x30
 8009f18:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009f1c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009f20:	1b52      	subs	r2, r2, r5
 8009f22:	6122      	str	r2, [r4, #16]
 8009f24:	f8cd a000 	str.w	sl, [sp]
 8009f28:	464b      	mov	r3, r9
 8009f2a:	aa03      	add	r2, sp, #12
 8009f2c:	4621      	mov	r1, r4
 8009f2e:	4640      	mov	r0, r8
 8009f30:	f7ff fee4 	bl	8009cfc <_printf_common>
 8009f34:	3001      	adds	r0, #1
 8009f36:	d14a      	bne.n	8009fce <_printf_i+0x1f6>
 8009f38:	f04f 30ff 	mov.w	r0, #4294967295
 8009f3c:	b004      	add	sp, #16
 8009f3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f42:	6823      	ldr	r3, [r4, #0]
 8009f44:	f043 0320 	orr.w	r3, r3, #32
 8009f48:	6023      	str	r3, [r4, #0]
 8009f4a:	4833      	ldr	r0, [pc, #204]	; (800a018 <_printf_i+0x240>)
 8009f4c:	2778      	movs	r7, #120	; 0x78
 8009f4e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009f52:	6823      	ldr	r3, [r4, #0]
 8009f54:	6829      	ldr	r1, [r5, #0]
 8009f56:	061f      	lsls	r7, r3, #24
 8009f58:	f851 6b04 	ldr.w	r6, [r1], #4
 8009f5c:	d402      	bmi.n	8009f64 <_printf_i+0x18c>
 8009f5e:	065f      	lsls	r7, r3, #25
 8009f60:	bf48      	it	mi
 8009f62:	b2b6      	uxthmi	r6, r6
 8009f64:	07df      	lsls	r7, r3, #31
 8009f66:	bf48      	it	mi
 8009f68:	f043 0320 	orrmi.w	r3, r3, #32
 8009f6c:	6029      	str	r1, [r5, #0]
 8009f6e:	bf48      	it	mi
 8009f70:	6023      	strmi	r3, [r4, #0]
 8009f72:	b91e      	cbnz	r6, 8009f7c <_printf_i+0x1a4>
 8009f74:	6823      	ldr	r3, [r4, #0]
 8009f76:	f023 0320 	bic.w	r3, r3, #32
 8009f7a:	6023      	str	r3, [r4, #0]
 8009f7c:	2310      	movs	r3, #16
 8009f7e:	e7a7      	b.n	8009ed0 <_printf_i+0xf8>
 8009f80:	4824      	ldr	r0, [pc, #144]	; (800a014 <_printf_i+0x23c>)
 8009f82:	e7e4      	b.n	8009f4e <_printf_i+0x176>
 8009f84:	4615      	mov	r5, r2
 8009f86:	e7bd      	b.n	8009f04 <_printf_i+0x12c>
 8009f88:	682b      	ldr	r3, [r5, #0]
 8009f8a:	6826      	ldr	r6, [r4, #0]
 8009f8c:	6961      	ldr	r1, [r4, #20]
 8009f8e:	1d18      	adds	r0, r3, #4
 8009f90:	6028      	str	r0, [r5, #0]
 8009f92:	0635      	lsls	r5, r6, #24
 8009f94:	681b      	ldr	r3, [r3, #0]
 8009f96:	d501      	bpl.n	8009f9c <_printf_i+0x1c4>
 8009f98:	6019      	str	r1, [r3, #0]
 8009f9a:	e002      	b.n	8009fa2 <_printf_i+0x1ca>
 8009f9c:	0670      	lsls	r0, r6, #25
 8009f9e:	d5fb      	bpl.n	8009f98 <_printf_i+0x1c0>
 8009fa0:	8019      	strh	r1, [r3, #0]
 8009fa2:	2300      	movs	r3, #0
 8009fa4:	6123      	str	r3, [r4, #16]
 8009fa6:	4615      	mov	r5, r2
 8009fa8:	e7bc      	b.n	8009f24 <_printf_i+0x14c>
 8009faa:	682b      	ldr	r3, [r5, #0]
 8009fac:	1d1a      	adds	r2, r3, #4
 8009fae:	602a      	str	r2, [r5, #0]
 8009fb0:	681d      	ldr	r5, [r3, #0]
 8009fb2:	6862      	ldr	r2, [r4, #4]
 8009fb4:	2100      	movs	r1, #0
 8009fb6:	4628      	mov	r0, r5
 8009fb8:	f7f6 f92a 	bl	8000210 <memchr>
 8009fbc:	b108      	cbz	r0, 8009fc2 <_printf_i+0x1ea>
 8009fbe:	1b40      	subs	r0, r0, r5
 8009fc0:	6060      	str	r0, [r4, #4]
 8009fc2:	6863      	ldr	r3, [r4, #4]
 8009fc4:	6123      	str	r3, [r4, #16]
 8009fc6:	2300      	movs	r3, #0
 8009fc8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009fcc:	e7aa      	b.n	8009f24 <_printf_i+0x14c>
 8009fce:	6923      	ldr	r3, [r4, #16]
 8009fd0:	462a      	mov	r2, r5
 8009fd2:	4649      	mov	r1, r9
 8009fd4:	4640      	mov	r0, r8
 8009fd6:	47d0      	blx	sl
 8009fd8:	3001      	adds	r0, #1
 8009fda:	d0ad      	beq.n	8009f38 <_printf_i+0x160>
 8009fdc:	6823      	ldr	r3, [r4, #0]
 8009fde:	079b      	lsls	r3, r3, #30
 8009fe0:	d413      	bmi.n	800a00a <_printf_i+0x232>
 8009fe2:	68e0      	ldr	r0, [r4, #12]
 8009fe4:	9b03      	ldr	r3, [sp, #12]
 8009fe6:	4298      	cmp	r0, r3
 8009fe8:	bfb8      	it	lt
 8009fea:	4618      	movlt	r0, r3
 8009fec:	e7a6      	b.n	8009f3c <_printf_i+0x164>
 8009fee:	2301      	movs	r3, #1
 8009ff0:	4632      	mov	r2, r6
 8009ff2:	4649      	mov	r1, r9
 8009ff4:	4640      	mov	r0, r8
 8009ff6:	47d0      	blx	sl
 8009ff8:	3001      	adds	r0, #1
 8009ffa:	d09d      	beq.n	8009f38 <_printf_i+0x160>
 8009ffc:	3501      	adds	r5, #1
 8009ffe:	68e3      	ldr	r3, [r4, #12]
 800a000:	9903      	ldr	r1, [sp, #12]
 800a002:	1a5b      	subs	r3, r3, r1
 800a004:	42ab      	cmp	r3, r5
 800a006:	dcf2      	bgt.n	8009fee <_printf_i+0x216>
 800a008:	e7eb      	b.n	8009fe2 <_printf_i+0x20a>
 800a00a:	2500      	movs	r5, #0
 800a00c:	f104 0619 	add.w	r6, r4, #25
 800a010:	e7f5      	b.n	8009ffe <_printf_i+0x226>
 800a012:	bf00      	nop
 800a014:	0800e7f0 	.word	0x0800e7f0
 800a018:	0800e801 	.word	0x0800e801

0800a01c <_scanf_float>:
 800a01c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a020:	b087      	sub	sp, #28
 800a022:	4617      	mov	r7, r2
 800a024:	9303      	str	r3, [sp, #12]
 800a026:	688b      	ldr	r3, [r1, #8]
 800a028:	1e5a      	subs	r2, r3, #1
 800a02a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a02e:	bf83      	ittte	hi
 800a030:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a034:	195b      	addhi	r3, r3, r5
 800a036:	9302      	strhi	r3, [sp, #8]
 800a038:	2300      	movls	r3, #0
 800a03a:	bf86      	itte	hi
 800a03c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a040:	608b      	strhi	r3, [r1, #8]
 800a042:	9302      	strls	r3, [sp, #8]
 800a044:	680b      	ldr	r3, [r1, #0]
 800a046:	468b      	mov	fp, r1
 800a048:	2500      	movs	r5, #0
 800a04a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800a04e:	f84b 3b1c 	str.w	r3, [fp], #28
 800a052:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800a056:	4680      	mov	r8, r0
 800a058:	460c      	mov	r4, r1
 800a05a:	465e      	mov	r6, fp
 800a05c:	46aa      	mov	sl, r5
 800a05e:	46a9      	mov	r9, r5
 800a060:	9501      	str	r5, [sp, #4]
 800a062:	68a2      	ldr	r2, [r4, #8]
 800a064:	b152      	cbz	r2, 800a07c <_scanf_float+0x60>
 800a066:	683b      	ldr	r3, [r7, #0]
 800a068:	781b      	ldrb	r3, [r3, #0]
 800a06a:	2b4e      	cmp	r3, #78	; 0x4e
 800a06c:	d864      	bhi.n	800a138 <_scanf_float+0x11c>
 800a06e:	2b40      	cmp	r3, #64	; 0x40
 800a070:	d83c      	bhi.n	800a0ec <_scanf_float+0xd0>
 800a072:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800a076:	b2c8      	uxtb	r0, r1
 800a078:	280e      	cmp	r0, #14
 800a07a:	d93a      	bls.n	800a0f2 <_scanf_float+0xd6>
 800a07c:	f1b9 0f00 	cmp.w	r9, #0
 800a080:	d003      	beq.n	800a08a <_scanf_float+0x6e>
 800a082:	6823      	ldr	r3, [r4, #0]
 800a084:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a088:	6023      	str	r3, [r4, #0]
 800a08a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a08e:	f1ba 0f01 	cmp.w	sl, #1
 800a092:	f200 8113 	bhi.w	800a2bc <_scanf_float+0x2a0>
 800a096:	455e      	cmp	r6, fp
 800a098:	f200 8105 	bhi.w	800a2a6 <_scanf_float+0x28a>
 800a09c:	2501      	movs	r5, #1
 800a09e:	4628      	mov	r0, r5
 800a0a0:	b007      	add	sp, #28
 800a0a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0a6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800a0aa:	2a0d      	cmp	r2, #13
 800a0ac:	d8e6      	bhi.n	800a07c <_scanf_float+0x60>
 800a0ae:	a101      	add	r1, pc, #4	; (adr r1, 800a0b4 <_scanf_float+0x98>)
 800a0b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800a0b4:	0800a1f3 	.word	0x0800a1f3
 800a0b8:	0800a07d 	.word	0x0800a07d
 800a0bc:	0800a07d 	.word	0x0800a07d
 800a0c0:	0800a07d 	.word	0x0800a07d
 800a0c4:	0800a253 	.word	0x0800a253
 800a0c8:	0800a22b 	.word	0x0800a22b
 800a0cc:	0800a07d 	.word	0x0800a07d
 800a0d0:	0800a07d 	.word	0x0800a07d
 800a0d4:	0800a201 	.word	0x0800a201
 800a0d8:	0800a07d 	.word	0x0800a07d
 800a0dc:	0800a07d 	.word	0x0800a07d
 800a0e0:	0800a07d 	.word	0x0800a07d
 800a0e4:	0800a07d 	.word	0x0800a07d
 800a0e8:	0800a1b9 	.word	0x0800a1b9
 800a0ec:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 800a0f0:	e7db      	b.n	800a0aa <_scanf_float+0x8e>
 800a0f2:	290e      	cmp	r1, #14
 800a0f4:	d8c2      	bhi.n	800a07c <_scanf_float+0x60>
 800a0f6:	a001      	add	r0, pc, #4	; (adr r0, 800a0fc <_scanf_float+0xe0>)
 800a0f8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800a0fc:	0800a1ab 	.word	0x0800a1ab
 800a100:	0800a07d 	.word	0x0800a07d
 800a104:	0800a1ab 	.word	0x0800a1ab
 800a108:	0800a23f 	.word	0x0800a23f
 800a10c:	0800a07d 	.word	0x0800a07d
 800a110:	0800a159 	.word	0x0800a159
 800a114:	0800a195 	.word	0x0800a195
 800a118:	0800a195 	.word	0x0800a195
 800a11c:	0800a195 	.word	0x0800a195
 800a120:	0800a195 	.word	0x0800a195
 800a124:	0800a195 	.word	0x0800a195
 800a128:	0800a195 	.word	0x0800a195
 800a12c:	0800a195 	.word	0x0800a195
 800a130:	0800a195 	.word	0x0800a195
 800a134:	0800a195 	.word	0x0800a195
 800a138:	2b6e      	cmp	r3, #110	; 0x6e
 800a13a:	d809      	bhi.n	800a150 <_scanf_float+0x134>
 800a13c:	2b60      	cmp	r3, #96	; 0x60
 800a13e:	d8b2      	bhi.n	800a0a6 <_scanf_float+0x8a>
 800a140:	2b54      	cmp	r3, #84	; 0x54
 800a142:	d077      	beq.n	800a234 <_scanf_float+0x218>
 800a144:	2b59      	cmp	r3, #89	; 0x59
 800a146:	d199      	bne.n	800a07c <_scanf_float+0x60>
 800a148:	2d07      	cmp	r5, #7
 800a14a:	d197      	bne.n	800a07c <_scanf_float+0x60>
 800a14c:	2508      	movs	r5, #8
 800a14e:	e029      	b.n	800a1a4 <_scanf_float+0x188>
 800a150:	2b74      	cmp	r3, #116	; 0x74
 800a152:	d06f      	beq.n	800a234 <_scanf_float+0x218>
 800a154:	2b79      	cmp	r3, #121	; 0x79
 800a156:	e7f6      	b.n	800a146 <_scanf_float+0x12a>
 800a158:	6821      	ldr	r1, [r4, #0]
 800a15a:	05c8      	lsls	r0, r1, #23
 800a15c:	d51a      	bpl.n	800a194 <_scanf_float+0x178>
 800a15e:	9b02      	ldr	r3, [sp, #8]
 800a160:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800a164:	6021      	str	r1, [r4, #0]
 800a166:	f109 0901 	add.w	r9, r9, #1
 800a16a:	b11b      	cbz	r3, 800a174 <_scanf_float+0x158>
 800a16c:	3b01      	subs	r3, #1
 800a16e:	3201      	adds	r2, #1
 800a170:	9302      	str	r3, [sp, #8]
 800a172:	60a2      	str	r2, [r4, #8]
 800a174:	68a3      	ldr	r3, [r4, #8]
 800a176:	3b01      	subs	r3, #1
 800a178:	60a3      	str	r3, [r4, #8]
 800a17a:	6923      	ldr	r3, [r4, #16]
 800a17c:	3301      	adds	r3, #1
 800a17e:	6123      	str	r3, [r4, #16]
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	3b01      	subs	r3, #1
 800a184:	2b00      	cmp	r3, #0
 800a186:	607b      	str	r3, [r7, #4]
 800a188:	f340 8084 	ble.w	800a294 <_scanf_float+0x278>
 800a18c:	683b      	ldr	r3, [r7, #0]
 800a18e:	3301      	adds	r3, #1
 800a190:	603b      	str	r3, [r7, #0]
 800a192:	e766      	b.n	800a062 <_scanf_float+0x46>
 800a194:	eb1a 0f05 	cmn.w	sl, r5
 800a198:	f47f af70 	bne.w	800a07c <_scanf_float+0x60>
 800a19c:	6822      	ldr	r2, [r4, #0]
 800a19e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800a1a2:	6022      	str	r2, [r4, #0]
 800a1a4:	f806 3b01 	strb.w	r3, [r6], #1
 800a1a8:	e7e4      	b.n	800a174 <_scanf_float+0x158>
 800a1aa:	6822      	ldr	r2, [r4, #0]
 800a1ac:	0610      	lsls	r0, r2, #24
 800a1ae:	f57f af65 	bpl.w	800a07c <_scanf_float+0x60>
 800a1b2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a1b6:	e7f4      	b.n	800a1a2 <_scanf_float+0x186>
 800a1b8:	f1ba 0f00 	cmp.w	sl, #0
 800a1bc:	d10e      	bne.n	800a1dc <_scanf_float+0x1c0>
 800a1be:	f1b9 0f00 	cmp.w	r9, #0
 800a1c2:	d10e      	bne.n	800a1e2 <_scanf_float+0x1c6>
 800a1c4:	6822      	ldr	r2, [r4, #0]
 800a1c6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a1ca:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a1ce:	d108      	bne.n	800a1e2 <_scanf_float+0x1c6>
 800a1d0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a1d4:	6022      	str	r2, [r4, #0]
 800a1d6:	f04f 0a01 	mov.w	sl, #1
 800a1da:	e7e3      	b.n	800a1a4 <_scanf_float+0x188>
 800a1dc:	f1ba 0f02 	cmp.w	sl, #2
 800a1e0:	d055      	beq.n	800a28e <_scanf_float+0x272>
 800a1e2:	2d01      	cmp	r5, #1
 800a1e4:	d002      	beq.n	800a1ec <_scanf_float+0x1d0>
 800a1e6:	2d04      	cmp	r5, #4
 800a1e8:	f47f af48 	bne.w	800a07c <_scanf_float+0x60>
 800a1ec:	3501      	adds	r5, #1
 800a1ee:	b2ed      	uxtb	r5, r5
 800a1f0:	e7d8      	b.n	800a1a4 <_scanf_float+0x188>
 800a1f2:	f1ba 0f01 	cmp.w	sl, #1
 800a1f6:	f47f af41 	bne.w	800a07c <_scanf_float+0x60>
 800a1fa:	f04f 0a02 	mov.w	sl, #2
 800a1fe:	e7d1      	b.n	800a1a4 <_scanf_float+0x188>
 800a200:	b97d      	cbnz	r5, 800a222 <_scanf_float+0x206>
 800a202:	f1b9 0f00 	cmp.w	r9, #0
 800a206:	f47f af3c 	bne.w	800a082 <_scanf_float+0x66>
 800a20a:	6822      	ldr	r2, [r4, #0]
 800a20c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800a210:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800a214:	f47f af39 	bne.w	800a08a <_scanf_float+0x6e>
 800a218:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a21c:	6022      	str	r2, [r4, #0]
 800a21e:	2501      	movs	r5, #1
 800a220:	e7c0      	b.n	800a1a4 <_scanf_float+0x188>
 800a222:	2d03      	cmp	r5, #3
 800a224:	d0e2      	beq.n	800a1ec <_scanf_float+0x1d0>
 800a226:	2d05      	cmp	r5, #5
 800a228:	e7de      	b.n	800a1e8 <_scanf_float+0x1cc>
 800a22a:	2d02      	cmp	r5, #2
 800a22c:	f47f af26 	bne.w	800a07c <_scanf_float+0x60>
 800a230:	2503      	movs	r5, #3
 800a232:	e7b7      	b.n	800a1a4 <_scanf_float+0x188>
 800a234:	2d06      	cmp	r5, #6
 800a236:	f47f af21 	bne.w	800a07c <_scanf_float+0x60>
 800a23a:	2507      	movs	r5, #7
 800a23c:	e7b2      	b.n	800a1a4 <_scanf_float+0x188>
 800a23e:	6822      	ldr	r2, [r4, #0]
 800a240:	0591      	lsls	r1, r2, #22
 800a242:	f57f af1b 	bpl.w	800a07c <_scanf_float+0x60>
 800a246:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800a24a:	6022      	str	r2, [r4, #0]
 800a24c:	f8cd 9004 	str.w	r9, [sp, #4]
 800a250:	e7a8      	b.n	800a1a4 <_scanf_float+0x188>
 800a252:	6822      	ldr	r2, [r4, #0]
 800a254:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800a258:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800a25c:	d006      	beq.n	800a26c <_scanf_float+0x250>
 800a25e:	0550      	lsls	r0, r2, #21
 800a260:	f57f af0c 	bpl.w	800a07c <_scanf_float+0x60>
 800a264:	f1b9 0f00 	cmp.w	r9, #0
 800a268:	f43f af0f 	beq.w	800a08a <_scanf_float+0x6e>
 800a26c:	0591      	lsls	r1, r2, #22
 800a26e:	bf58      	it	pl
 800a270:	9901      	ldrpl	r1, [sp, #4]
 800a272:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800a276:	bf58      	it	pl
 800a278:	eba9 0101 	subpl.w	r1, r9, r1
 800a27c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 800a280:	bf58      	it	pl
 800a282:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800a286:	6022      	str	r2, [r4, #0]
 800a288:	f04f 0900 	mov.w	r9, #0
 800a28c:	e78a      	b.n	800a1a4 <_scanf_float+0x188>
 800a28e:	f04f 0a03 	mov.w	sl, #3
 800a292:	e787      	b.n	800a1a4 <_scanf_float+0x188>
 800a294:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a298:	4639      	mov	r1, r7
 800a29a:	4640      	mov	r0, r8
 800a29c:	4798      	blx	r3
 800a29e:	2800      	cmp	r0, #0
 800a2a0:	f43f aedf 	beq.w	800a062 <_scanf_float+0x46>
 800a2a4:	e6ea      	b.n	800a07c <_scanf_float+0x60>
 800a2a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a2aa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a2ae:	463a      	mov	r2, r7
 800a2b0:	4640      	mov	r0, r8
 800a2b2:	4798      	blx	r3
 800a2b4:	6923      	ldr	r3, [r4, #16]
 800a2b6:	3b01      	subs	r3, #1
 800a2b8:	6123      	str	r3, [r4, #16]
 800a2ba:	e6ec      	b.n	800a096 <_scanf_float+0x7a>
 800a2bc:	1e6b      	subs	r3, r5, #1
 800a2be:	2b06      	cmp	r3, #6
 800a2c0:	d825      	bhi.n	800a30e <_scanf_float+0x2f2>
 800a2c2:	2d02      	cmp	r5, #2
 800a2c4:	d836      	bhi.n	800a334 <_scanf_float+0x318>
 800a2c6:	455e      	cmp	r6, fp
 800a2c8:	f67f aee8 	bls.w	800a09c <_scanf_float+0x80>
 800a2cc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a2d0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a2d4:	463a      	mov	r2, r7
 800a2d6:	4640      	mov	r0, r8
 800a2d8:	4798      	blx	r3
 800a2da:	6923      	ldr	r3, [r4, #16]
 800a2dc:	3b01      	subs	r3, #1
 800a2de:	6123      	str	r3, [r4, #16]
 800a2e0:	e7f1      	b.n	800a2c6 <_scanf_float+0x2aa>
 800a2e2:	9802      	ldr	r0, [sp, #8]
 800a2e4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a2e8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800a2ec:	9002      	str	r0, [sp, #8]
 800a2ee:	463a      	mov	r2, r7
 800a2f0:	4640      	mov	r0, r8
 800a2f2:	4798      	blx	r3
 800a2f4:	6923      	ldr	r3, [r4, #16]
 800a2f6:	3b01      	subs	r3, #1
 800a2f8:	6123      	str	r3, [r4, #16]
 800a2fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a2fe:	fa5f fa8a 	uxtb.w	sl, sl
 800a302:	f1ba 0f02 	cmp.w	sl, #2
 800a306:	d1ec      	bne.n	800a2e2 <_scanf_float+0x2c6>
 800a308:	3d03      	subs	r5, #3
 800a30a:	b2ed      	uxtb	r5, r5
 800a30c:	1b76      	subs	r6, r6, r5
 800a30e:	6823      	ldr	r3, [r4, #0]
 800a310:	05da      	lsls	r2, r3, #23
 800a312:	d52f      	bpl.n	800a374 <_scanf_float+0x358>
 800a314:	055b      	lsls	r3, r3, #21
 800a316:	d510      	bpl.n	800a33a <_scanf_float+0x31e>
 800a318:	455e      	cmp	r6, fp
 800a31a:	f67f aebf 	bls.w	800a09c <_scanf_float+0x80>
 800a31e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a322:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800a326:	463a      	mov	r2, r7
 800a328:	4640      	mov	r0, r8
 800a32a:	4798      	blx	r3
 800a32c:	6923      	ldr	r3, [r4, #16]
 800a32e:	3b01      	subs	r3, #1
 800a330:	6123      	str	r3, [r4, #16]
 800a332:	e7f1      	b.n	800a318 <_scanf_float+0x2fc>
 800a334:	46aa      	mov	sl, r5
 800a336:	9602      	str	r6, [sp, #8]
 800a338:	e7df      	b.n	800a2fa <_scanf_float+0x2de>
 800a33a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800a33e:	6923      	ldr	r3, [r4, #16]
 800a340:	2965      	cmp	r1, #101	; 0x65
 800a342:	f103 33ff 	add.w	r3, r3, #4294967295
 800a346:	f106 35ff 	add.w	r5, r6, #4294967295
 800a34a:	6123      	str	r3, [r4, #16]
 800a34c:	d00c      	beq.n	800a368 <_scanf_float+0x34c>
 800a34e:	2945      	cmp	r1, #69	; 0x45
 800a350:	d00a      	beq.n	800a368 <_scanf_float+0x34c>
 800a352:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a356:	463a      	mov	r2, r7
 800a358:	4640      	mov	r0, r8
 800a35a:	4798      	blx	r3
 800a35c:	6923      	ldr	r3, [r4, #16]
 800a35e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800a362:	3b01      	subs	r3, #1
 800a364:	1eb5      	subs	r5, r6, #2
 800a366:	6123      	str	r3, [r4, #16]
 800a368:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a36c:	463a      	mov	r2, r7
 800a36e:	4640      	mov	r0, r8
 800a370:	4798      	blx	r3
 800a372:	462e      	mov	r6, r5
 800a374:	6825      	ldr	r5, [r4, #0]
 800a376:	f015 0510 	ands.w	r5, r5, #16
 800a37a:	d158      	bne.n	800a42e <_scanf_float+0x412>
 800a37c:	7035      	strb	r5, [r6, #0]
 800a37e:	6823      	ldr	r3, [r4, #0]
 800a380:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800a384:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a388:	d11c      	bne.n	800a3c4 <_scanf_float+0x3a8>
 800a38a:	9b01      	ldr	r3, [sp, #4]
 800a38c:	454b      	cmp	r3, r9
 800a38e:	eba3 0209 	sub.w	r2, r3, r9
 800a392:	d124      	bne.n	800a3de <_scanf_float+0x3c2>
 800a394:	2200      	movs	r2, #0
 800a396:	4659      	mov	r1, fp
 800a398:	4640      	mov	r0, r8
 800a39a:	f002 fc5d 	bl	800cc58 <_strtod_r>
 800a39e:	9b03      	ldr	r3, [sp, #12]
 800a3a0:	6821      	ldr	r1, [r4, #0]
 800a3a2:	681b      	ldr	r3, [r3, #0]
 800a3a4:	f011 0f02 	tst.w	r1, #2
 800a3a8:	ec57 6b10 	vmov	r6, r7, d0
 800a3ac:	f103 0204 	add.w	r2, r3, #4
 800a3b0:	d020      	beq.n	800a3f4 <_scanf_float+0x3d8>
 800a3b2:	9903      	ldr	r1, [sp, #12]
 800a3b4:	600a      	str	r2, [r1, #0]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	e9c3 6700 	strd	r6, r7, [r3]
 800a3bc:	68e3      	ldr	r3, [r4, #12]
 800a3be:	3301      	adds	r3, #1
 800a3c0:	60e3      	str	r3, [r4, #12]
 800a3c2:	e66c      	b.n	800a09e <_scanf_float+0x82>
 800a3c4:	9b04      	ldr	r3, [sp, #16]
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d0e4      	beq.n	800a394 <_scanf_float+0x378>
 800a3ca:	9905      	ldr	r1, [sp, #20]
 800a3cc:	230a      	movs	r3, #10
 800a3ce:	462a      	mov	r2, r5
 800a3d0:	3101      	adds	r1, #1
 800a3d2:	4640      	mov	r0, r8
 800a3d4:	f002 fcc8 	bl	800cd68 <_strtol_r>
 800a3d8:	9b04      	ldr	r3, [sp, #16]
 800a3da:	9e05      	ldr	r6, [sp, #20]
 800a3dc:	1ac2      	subs	r2, r0, r3
 800a3de:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800a3e2:	429e      	cmp	r6, r3
 800a3e4:	bf28      	it	cs
 800a3e6:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800a3ea:	4912      	ldr	r1, [pc, #72]	; (800a434 <_scanf_float+0x418>)
 800a3ec:	4630      	mov	r0, r6
 800a3ee:	f000 f8e7 	bl	800a5c0 <siprintf>
 800a3f2:	e7cf      	b.n	800a394 <_scanf_float+0x378>
 800a3f4:	f011 0f04 	tst.w	r1, #4
 800a3f8:	9903      	ldr	r1, [sp, #12]
 800a3fa:	600a      	str	r2, [r1, #0]
 800a3fc:	d1db      	bne.n	800a3b6 <_scanf_float+0x39a>
 800a3fe:	f8d3 8000 	ldr.w	r8, [r3]
 800a402:	ee10 2a10 	vmov	r2, s0
 800a406:	ee10 0a10 	vmov	r0, s0
 800a40a:	463b      	mov	r3, r7
 800a40c:	4639      	mov	r1, r7
 800a40e:	f7f6 fbad 	bl	8000b6c <__aeabi_dcmpun>
 800a412:	b128      	cbz	r0, 800a420 <_scanf_float+0x404>
 800a414:	4808      	ldr	r0, [pc, #32]	; (800a438 <_scanf_float+0x41c>)
 800a416:	f000 f9e5 	bl	800a7e4 <nanf>
 800a41a:	ed88 0a00 	vstr	s0, [r8]
 800a41e:	e7cd      	b.n	800a3bc <_scanf_float+0x3a0>
 800a420:	4630      	mov	r0, r6
 800a422:	4639      	mov	r1, r7
 800a424:	f7f6 fc00 	bl	8000c28 <__aeabi_d2f>
 800a428:	f8c8 0000 	str.w	r0, [r8]
 800a42c:	e7c6      	b.n	800a3bc <_scanf_float+0x3a0>
 800a42e:	2500      	movs	r5, #0
 800a430:	e635      	b.n	800a09e <_scanf_float+0x82>
 800a432:	bf00      	nop
 800a434:	0800e812 	.word	0x0800e812
 800a438:	0800ebc0 	.word	0x0800ebc0

0800a43c <std>:
 800a43c:	2300      	movs	r3, #0
 800a43e:	b510      	push	{r4, lr}
 800a440:	4604      	mov	r4, r0
 800a442:	e9c0 3300 	strd	r3, r3, [r0]
 800a446:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a44a:	6083      	str	r3, [r0, #8]
 800a44c:	8181      	strh	r1, [r0, #12]
 800a44e:	6643      	str	r3, [r0, #100]	; 0x64
 800a450:	81c2      	strh	r2, [r0, #14]
 800a452:	6183      	str	r3, [r0, #24]
 800a454:	4619      	mov	r1, r3
 800a456:	2208      	movs	r2, #8
 800a458:	305c      	adds	r0, #92	; 0x5c
 800a45a:	f000 f942 	bl	800a6e2 <memset>
 800a45e:	4b0d      	ldr	r3, [pc, #52]	; (800a494 <std+0x58>)
 800a460:	6263      	str	r3, [r4, #36]	; 0x24
 800a462:	4b0d      	ldr	r3, [pc, #52]	; (800a498 <std+0x5c>)
 800a464:	62a3      	str	r3, [r4, #40]	; 0x28
 800a466:	4b0d      	ldr	r3, [pc, #52]	; (800a49c <std+0x60>)
 800a468:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a46a:	4b0d      	ldr	r3, [pc, #52]	; (800a4a0 <std+0x64>)
 800a46c:	6323      	str	r3, [r4, #48]	; 0x30
 800a46e:	4b0d      	ldr	r3, [pc, #52]	; (800a4a4 <std+0x68>)
 800a470:	6224      	str	r4, [r4, #32]
 800a472:	429c      	cmp	r4, r3
 800a474:	d006      	beq.n	800a484 <std+0x48>
 800a476:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800a47a:	4294      	cmp	r4, r2
 800a47c:	d002      	beq.n	800a484 <std+0x48>
 800a47e:	33d0      	adds	r3, #208	; 0xd0
 800a480:	429c      	cmp	r4, r3
 800a482:	d105      	bne.n	800a490 <std+0x54>
 800a484:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a488:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a48c:	f000 b9a6 	b.w	800a7dc <__retarget_lock_init_recursive>
 800a490:	bd10      	pop	{r4, pc}
 800a492:	bf00      	nop
 800a494:	0800a659 	.word	0x0800a659
 800a498:	0800a67f 	.word	0x0800a67f
 800a49c:	0800a6b7 	.word	0x0800a6b7
 800a4a0:	0800a6db 	.word	0x0800a6db
 800a4a4:	200004d4 	.word	0x200004d4

0800a4a8 <stdio_exit_handler>:
 800a4a8:	4a02      	ldr	r2, [pc, #8]	; (800a4b4 <stdio_exit_handler+0xc>)
 800a4aa:	4903      	ldr	r1, [pc, #12]	; (800a4b8 <stdio_exit_handler+0x10>)
 800a4ac:	4803      	ldr	r0, [pc, #12]	; (800a4bc <stdio_exit_handler+0x14>)
 800a4ae:	f000 b869 	b.w	800a584 <_fwalk_sglue>
 800a4b2:	bf00      	nop
 800a4b4:	20000010 	.word	0x20000010
 800a4b8:	0800d769 	.word	0x0800d769
 800a4bc:	2000001c 	.word	0x2000001c

0800a4c0 <cleanup_stdio>:
 800a4c0:	6841      	ldr	r1, [r0, #4]
 800a4c2:	4b0c      	ldr	r3, [pc, #48]	; (800a4f4 <cleanup_stdio+0x34>)
 800a4c4:	4299      	cmp	r1, r3
 800a4c6:	b510      	push	{r4, lr}
 800a4c8:	4604      	mov	r4, r0
 800a4ca:	d001      	beq.n	800a4d0 <cleanup_stdio+0x10>
 800a4cc:	f003 f94c 	bl	800d768 <_fflush_r>
 800a4d0:	68a1      	ldr	r1, [r4, #8]
 800a4d2:	4b09      	ldr	r3, [pc, #36]	; (800a4f8 <cleanup_stdio+0x38>)
 800a4d4:	4299      	cmp	r1, r3
 800a4d6:	d002      	beq.n	800a4de <cleanup_stdio+0x1e>
 800a4d8:	4620      	mov	r0, r4
 800a4da:	f003 f945 	bl	800d768 <_fflush_r>
 800a4de:	68e1      	ldr	r1, [r4, #12]
 800a4e0:	4b06      	ldr	r3, [pc, #24]	; (800a4fc <cleanup_stdio+0x3c>)
 800a4e2:	4299      	cmp	r1, r3
 800a4e4:	d004      	beq.n	800a4f0 <cleanup_stdio+0x30>
 800a4e6:	4620      	mov	r0, r4
 800a4e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a4ec:	f003 b93c 	b.w	800d768 <_fflush_r>
 800a4f0:	bd10      	pop	{r4, pc}
 800a4f2:	bf00      	nop
 800a4f4:	200004d4 	.word	0x200004d4
 800a4f8:	2000053c 	.word	0x2000053c
 800a4fc:	200005a4 	.word	0x200005a4

0800a500 <global_stdio_init.part.0>:
 800a500:	b510      	push	{r4, lr}
 800a502:	4b0b      	ldr	r3, [pc, #44]	; (800a530 <global_stdio_init.part.0+0x30>)
 800a504:	4c0b      	ldr	r4, [pc, #44]	; (800a534 <global_stdio_init.part.0+0x34>)
 800a506:	4a0c      	ldr	r2, [pc, #48]	; (800a538 <global_stdio_init.part.0+0x38>)
 800a508:	601a      	str	r2, [r3, #0]
 800a50a:	4620      	mov	r0, r4
 800a50c:	2200      	movs	r2, #0
 800a50e:	2104      	movs	r1, #4
 800a510:	f7ff ff94 	bl	800a43c <std>
 800a514:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800a518:	2201      	movs	r2, #1
 800a51a:	2109      	movs	r1, #9
 800a51c:	f7ff ff8e 	bl	800a43c <std>
 800a520:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800a524:	2202      	movs	r2, #2
 800a526:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a52a:	2112      	movs	r1, #18
 800a52c:	f7ff bf86 	b.w	800a43c <std>
 800a530:	2000060c 	.word	0x2000060c
 800a534:	200004d4 	.word	0x200004d4
 800a538:	0800a4a9 	.word	0x0800a4a9

0800a53c <__sfp_lock_acquire>:
 800a53c:	4801      	ldr	r0, [pc, #4]	; (800a544 <__sfp_lock_acquire+0x8>)
 800a53e:	f000 b94e 	b.w	800a7de <__retarget_lock_acquire_recursive>
 800a542:	bf00      	nop
 800a544:	20000615 	.word	0x20000615

0800a548 <__sfp_lock_release>:
 800a548:	4801      	ldr	r0, [pc, #4]	; (800a550 <__sfp_lock_release+0x8>)
 800a54a:	f000 b949 	b.w	800a7e0 <__retarget_lock_release_recursive>
 800a54e:	bf00      	nop
 800a550:	20000615 	.word	0x20000615

0800a554 <__sinit>:
 800a554:	b510      	push	{r4, lr}
 800a556:	4604      	mov	r4, r0
 800a558:	f7ff fff0 	bl	800a53c <__sfp_lock_acquire>
 800a55c:	6a23      	ldr	r3, [r4, #32]
 800a55e:	b11b      	cbz	r3, 800a568 <__sinit+0x14>
 800a560:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a564:	f7ff bff0 	b.w	800a548 <__sfp_lock_release>
 800a568:	4b04      	ldr	r3, [pc, #16]	; (800a57c <__sinit+0x28>)
 800a56a:	6223      	str	r3, [r4, #32]
 800a56c:	4b04      	ldr	r3, [pc, #16]	; (800a580 <__sinit+0x2c>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d1f5      	bne.n	800a560 <__sinit+0xc>
 800a574:	f7ff ffc4 	bl	800a500 <global_stdio_init.part.0>
 800a578:	e7f2      	b.n	800a560 <__sinit+0xc>
 800a57a:	bf00      	nop
 800a57c:	0800a4c1 	.word	0x0800a4c1
 800a580:	2000060c 	.word	0x2000060c

0800a584 <_fwalk_sglue>:
 800a584:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a588:	4607      	mov	r7, r0
 800a58a:	4688      	mov	r8, r1
 800a58c:	4614      	mov	r4, r2
 800a58e:	2600      	movs	r6, #0
 800a590:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a594:	f1b9 0901 	subs.w	r9, r9, #1
 800a598:	d505      	bpl.n	800a5a6 <_fwalk_sglue+0x22>
 800a59a:	6824      	ldr	r4, [r4, #0]
 800a59c:	2c00      	cmp	r4, #0
 800a59e:	d1f7      	bne.n	800a590 <_fwalk_sglue+0xc>
 800a5a0:	4630      	mov	r0, r6
 800a5a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5a6:	89ab      	ldrh	r3, [r5, #12]
 800a5a8:	2b01      	cmp	r3, #1
 800a5aa:	d907      	bls.n	800a5bc <_fwalk_sglue+0x38>
 800a5ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a5b0:	3301      	adds	r3, #1
 800a5b2:	d003      	beq.n	800a5bc <_fwalk_sglue+0x38>
 800a5b4:	4629      	mov	r1, r5
 800a5b6:	4638      	mov	r0, r7
 800a5b8:	47c0      	blx	r8
 800a5ba:	4306      	orrs	r6, r0
 800a5bc:	3568      	adds	r5, #104	; 0x68
 800a5be:	e7e9      	b.n	800a594 <_fwalk_sglue+0x10>

0800a5c0 <siprintf>:
 800a5c0:	b40e      	push	{r1, r2, r3}
 800a5c2:	b500      	push	{lr}
 800a5c4:	b09c      	sub	sp, #112	; 0x70
 800a5c6:	ab1d      	add	r3, sp, #116	; 0x74
 800a5c8:	9002      	str	r0, [sp, #8]
 800a5ca:	9006      	str	r0, [sp, #24]
 800a5cc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a5d0:	4809      	ldr	r0, [pc, #36]	; (800a5f8 <siprintf+0x38>)
 800a5d2:	9107      	str	r1, [sp, #28]
 800a5d4:	9104      	str	r1, [sp, #16]
 800a5d6:	4909      	ldr	r1, [pc, #36]	; (800a5fc <siprintf+0x3c>)
 800a5d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5dc:	9105      	str	r1, [sp, #20]
 800a5de:	6800      	ldr	r0, [r0, #0]
 800a5e0:	9301      	str	r3, [sp, #4]
 800a5e2:	a902      	add	r1, sp, #8
 800a5e4:	f002 fc1c 	bl	800ce20 <_svfiprintf_r>
 800a5e8:	9b02      	ldr	r3, [sp, #8]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	701a      	strb	r2, [r3, #0]
 800a5ee:	b01c      	add	sp, #112	; 0x70
 800a5f0:	f85d eb04 	ldr.w	lr, [sp], #4
 800a5f4:	b003      	add	sp, #12
 800a5f6:	4770      	bx	lr
 800a5f8:	20000068 	.word	0x20000068
 800a5fc:	ffff0208 	.word	0xffff0208

0800a600 <siscanf>:
 800a600:	b40e      	push	{r1, r2, r3}
 800a602:	b510      	push	{r4, lr}
 800a604:	b09f      	sub	sp, #124	; 0x7c
 800a606:	ac21      	add	r4, sp, #132	; 0x84
 800a608:	f44f 7101 	mov.w	r1, #516	; 0x204
 800a60c:	f854 2b04 	ldr.w	r2, [r4], #4
 800a610:	9201      	str	r2, [sp, #4]
 800a612:	f8ad 101c 	strh.w	r1, [sp, #28]
 800a616:	9004      	str	r0, [sp, #16]
 800a618:	9008      	str	r0, [sp, #32]
 800a61a:	f7f5 fe49 	bl	80002b0 <strlen>
 800a61e:	4b0c      	ldr	r3, [pc, #48]	; (800a650 <siscanf+0x50>)
 800a620:	9005      	str	r0, [sp, #20]
 800a622:	9009      	str	r0, [sp, #36]	; 0x24
 800a624:	930d      	str	r3, [sp, #52]	; 0x34
 800a626:	480b      	ldr	r0, [pc, #44]	; (800a654 <siscanf+0x54>)
 800a628:	9a01      	ldr	r2, [sp, #4]
 800a62a:	6800      	ldr	r0, [r0, #0]
 800a62c:	9403      	str	r4, [sp, #12]
 800a62e:	2300      	movs	r3, #0
 800a630:	9311      	str	r3, [sp, #68]	; 0x44
 800a632:	9316      	str	r3, [sp, #88]	; 0x58
 800a634:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a638:	f8ad 301e 	strh.w	r3, [sp, #30]
 800a63c:	a904      	add	r1, sp, #16
 800a63e:	4623      	mov	r3, r4
 800a640:	f002 fd46 	bl	800d0d0 <__ssvfiscanf_r>
 800a644:	b01f      	add	sp, #124	; 0x7c
 800a646:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a64a:	b003      	add	sp, #12
 800a64c:	4770      	bx	lr
 800a64e:	bf00      	nop
 800a650:	0800a67b 	.word	0x0800a67b
 800a654:	20000068 	.word	0x20000068

0800a658 <__sread>:
 800a658:	b510      	push	{r4, lr}
 800a65a:	460c      	mov	r4, r1
 800a65c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a660:	f000 f86e 	bl	800a740 <_read_r>
 800a664:	2800      	cmp	r0, #0
 800a666:	bfab      	itete	ge
 800a668:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a66a:	89a3      	ldrhlt	r3, [r4, #12]
 800a66c:	181b      	addge	r3, r3, r0
 800a66e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a672:	bfac      	ite	ge
 800a674:	6563      	strge	r3, [r4, #84]	; 0x54
 800a676:	81a3      	strhlt	r3, [r4, #12]
 800a678:	bd10      	pop	{r4, pc}

0800a67a <__seofread>:
 800a67a:	2000      	movs	r0, #0
 800a67c:	4770      	bx	lr

0800a67e <__swrite>:
 800a67e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a682:	461f      	mov	r7, r3
 800a684:	898b      	ldrh	r3, [r1, #12]
 800a686:	05db      	lsls	r3, r3, #23
 800a688:	4605      	mov	r5, r0
 800a68a:	460c      	mov	r4, r1
 800a68c:	4616      	mov	r6, r2
 800a68e:	d505      	bpl.n	800a69c <__swrite+0x1e>
 800a690:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a694:	2302      	movs	r3, #2
 800a696:	2200      	movs	r2, #0
 800a698:	f000 f840 	bl	800a71c <_lseek_r>
 800a69c:	89a3      	ldrh	r3, [r4, #12]
 800a69e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a6a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a6a6:	81a3      	strh	r3, [r4, #12]
 800a6a8:	4632      	mov	r2, r6
 800a6aa:	463b      	mov	r3, r7
 800a6ac:	4628      	mov	r0, r5
 800a6ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6b2:	f000 b857 	b.w	800a764 <_write_r>

0800a6b6 <__sseek>:
 800a6b6:	b510      	push	{r4, lr}
 800a6b8:	460c      	mov	r4, r1
 800a6ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6be:	f000 f82d 	bl	800a71c <_lseek_r>
 800a6c2:	1c43      	adds	r3, r0, #1
 800a6c4:	89a3      	ldrh	r3, [r4, #12]
 800a6c6:	bf15      	itete	ne
 800a6c8:	6560      	strne	r0, [r4, #84]	; 0x54
 800a6ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a6ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a6d2:	81a3      	strheq	r3, [r4, #12]
 800a6d4:	bf18      	it	ne
 800a6d6:	81a3      	strhne	r3, [r4, #12]
 800a6d8:	bd10      	pop	{r4, pc}

0800a6da <__sclose>:
 800a6da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a6de:	f000 b80d 	b.w	800a6fc <_close_r>

0800a6e2 <memset>:
 800a6e2:	4402      	add	r2, r0
 800a6e4:	4603      	mov	r3, r0
 800a6e6:	4293      	cmp	r3, r2
 800a6e8:	d100      	bne.n	800a6ec <memset+0xa>
 800a6ea:	4770      	bx	lr
 800a6ec:	f803 1b01 	strb.w	r1, [r3], #1
 800a6f0:	e7f9      	b.n	800a6e6 <memset+0x4>
	...

0800a6f4 <_localeconv_r>:
 800a6f4:	4800      	ldr	r0, [pc, #0]	; (800a6f8 <_localeconv_r+0x4>)
 800a6f6:	4770      	bx	lr
 800a6f8:	2000015c 	.word	0x2000015c

0800a6fc <_close_r>:
 800a6fc:	b538      	push	{r3, r4, r5, lr}
 800a6fe:	4d06      	ldr	r5, [pc, #24]	; (800a718 <_close_r+0x1c>)
 800a700:	2300      	movs	r3, #0
 800a702:	4604      	mov	r4, r0
 800a704:	4608      	mov	r0, r1
 800a706:	602b      	str	r3, [r5, #0]
 800a708:	f7f8 fb1b 	bl	8002d42 <_close>
 800a70c:	1c43      	adds	r3, r0, #1
 800a70e:	d102      	bne.n	800a716 <_close_r+0x1a>
 800a710:	682b      	ldr	r3, [r5, #0]
 800a712:	b103      	cbz	r3, 800a716 <_close_r+0x1a>
 800a714:	6023      	str	r3, [r4, #0]
 800a716:	bd38      	pop	{r3, r4, r5, pc}
 800a718:	20000610 	.word	0x20000610

0800a71c <_lseek_r>:
 800a71c:	b538      	push	{r3, r4, r5, lr}
 800a71e:	4d07      	ldr	r5, [pc, #28]	; (800a73c <_lseek_r+0x20>)
 800a720:	4604      	mov	r4, r0
 800a722:	4608      	mov	r0, r1
 800a724:	4611      	mov	r1, r2
 800a726:	2200      	movs	r2, #0
 800a728:	602a      	str	r2, [r5, #0]
 800a72a:	461a      	mov	r2, r3
 800a72c:	f7f8 fb30 	bl	8002d90 <_lseek>
 800a730:	1c43      	adds	r3, r0, #1
 800a732:	d102      	bne.n	800a73a <_lseek_r+0x1e>
 800a734:	682b      	ldr	r3, [r5, #0]
 800a736:	b103      	cbz	r3, 800a73a <_lseek_r+0x1e>
 800a738:	6023      	str	r3, [r4, #0]
 800a73a:	bd38      	pop	{r3, r4, r5, pc}
 800a73c:	20000610 	.word	0x20000610

0800a740 <_read_r>:
 800a740:	b538      	push	{r3, r4, r5, lr}
 800a742:	4d07      	ldr	r5, [pc, #28]	; (800a760 <_read_r+0x20>)
 800a744:	4604      	mov	r4, r0
 800a746:	4608      	mov	r0, r1
 800a748:	4611      	mov	r1, r2
 800a74a:	2200      	movs	r2, #0
 800a74c:	602a      	str	r2, [r5, #0]
 800a74e:	461a      	mov	r2, r3
 800a750:	f7f8 fabe 	bl	8002cd0 <_read>
 800a754:	1c43      	adds	r3, r0, #1
 800a756:	d102      	bne.n	800a75e <_read_r+0x1e>
 800a758:	682b      	ldr	r3, [r5, #0]
 800a75a:	b103      	cbz	r3, 800a75e <_read_r+0x1e>
 800a75c:	6023      	str	r3, [r4, #0]
 800a75e:	bd38      	pop	{r3, r4, r5, pc}
 800a760:	20000610 	.word	0x20000610

0800a764 <_write_r>:
 800a764:	b538      	push	{r3, r4, r5, lr}
 800a766:	4d07      	ldr	r5, [pc, #28]	; (800a784 <_write_r+0x20>)
 800a768:	4604      	mov	r4, r0
 800a76a:	4608      	mov	r0, r1
 800a76c:	4611      	mov	r1, r2
 800a76e:	2200      	movs	r2, #0
 800a770:	602a      	str	r2, [r5, #0]
 800a772:	461a      	mov	r2, r3
 800a774:	f7f8 fac9 	bl	8002d0a <_write>
 800a778:	1c43      	adds	r3, r0, #1
 800a77a:	d102      	bne.n	800a782 <_write_r+0x1e>
 800a77c:	682b      	ldr	r3, [r5, #0]
 800a77e:	b103      	cbz	r3, 800a782 <_write_r+0x1e>
 800a780:	6023      	str	r3, [r4, #0]
 800a782:	bd38      	pop	{r3, r4, r5, pc}
 800a784:	20000610 	.word	0x20000610

0800a788 <__errno>:
 800a788:	4b01      	ldr	r3, [pc, #4]	; (800a790 <__errno+0x8>)
 800a78a:	6818      	ldr	r0, [r3, #0]
 800a78c:	4770      	bx	lr
 800a78e:	bf00      	nop
 800a790:	20000068 	.word	0x20000068

0800a794 <__libc_init_array>:
 800a794:	b570      	push	{r4, r5, r6, lr}
 800a796:	4d0d      	ldr	r5, [pc, #52]	; (800a7cc <__libc_init_array+0x38>)
 800a798:	4c0d      	ldr	r4, [pc, #52]	; (800a7d0 <__libc_init_array+0x3c>)
 800a79a:	1b64      	subs	r4, r4, r5
 800a79c:	10a4      	asrs	r4, r4, #2
 800a79e:	2600      	movs	r6, #0
 800a7a0:	42a6      	cmp	r6, r4
 800a7a2:	d109      	bne.n	800a7b8 <__libc_init_array+0x24>
 800a7a4:	4d0b      	ldr	r5, [pc, #44]	; (800a7d4 <__libc_init_array+0x40>)
 800a7a6:	4c0c      	ldr	r4, [pc, #48]	; (800a7d8 <__libc_init_array+0x44>)
 800a7a8:	f003 ffde 	bl	800e768 <_init>
 800a7ac:	1b64      	subs	r4, r4, r5
 800a7ae:	10a4      	asrs	r4, r4, #2
 800a7b0:	2600      	movs	r6, #0
 800a7b2:	42a6      	cmp	r6, r4
 800a7b4:	d105      	bne.n	800a7c2 <__libc_init_array+0x2e>
 800a7b6:	bd70      	pop	{r4, r5, r6, pc}
 800a7b8:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7bc:	4798      	blx	r3
 800a7be:	3601      	adds	r6, #1
 800a7c0:	e7ee      	b.n	800a7a0 <__libc_init_array+0xc>
 800a7c2:	f855 3b04 	ldr.w	r3, [r5], #4
 800a7c6:	4798      	blx	r3
 800a7c8:	3601      	adds	r6, #1
 800a7ca:	e7f2      	b.n	800a7b2 <__libc_init_array+0x1e>
 800a7cc:	0800ec2c 	.word	0x0800ec2c
 800a7d0:	0800ec2c 	.word	0x0800ec2c
 800a7d4:	0800ec2c 	.word	0x0800ec2c
 800a7d8:	0800ec30 	.word	0x0800ec30

0800a7dc <__retarget_lock_init_recursive>:
 800a7dc:	4770      	bx	lr

0800a7de <__retarget_lock_acquire_recursive>:
 800a7de:	4770      	bx	lr

0800a7e0 <__retarget_lock_release_recursive>:
 800a7e0:	4770      	bx	lr
	...

0800a7e4 <nanf>:
 800a7e4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a7ec <nanf+0x8>
 800a7e8:	4770      	bx	lr
 800a7ea:	bf00      	nop
 800a7ec:	7fc00000 	.word	0x7fc00000

0800a7f0 <quorem>:
 800a7f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7f4:	6903      	ldr	r3, [r0, #16]
 800a7f6:	690c      	ldr	r4, [r1, #16]
 800a7f8:	42a3      	cmp	r3, r4
 800a7fa:	4607      	mov	r7, r0
 800a7fc:	db7e      	blt.n	800a8fc <quorem+0x10c>
 800a7fe:	3c01      	subs	r4, #1
 800a800:	f101 0814 	add.w	r8, r1, #20
 800a804:	f100 0514 	add.w	r5, r0, #20
 800a808:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a80c:	9301      	str	r3, [sp, #4]
 800a80e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a812:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a816:	3301      	adds	r3, #1
 800a818:	429a      	cmp	r2, r3
 800a81a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a81e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a822:	fbb2 f6f3 	udiv	r6, r2, r3
 800a826:	d331      	bcc.n	800a88c <quorem+0x9c>
 800a828:	f04f 0e00 	mov.w	lr, #0
 800a82c:	4640      	mov	r0, r8
 800a82e:	46ac      	mov	ip, r5
 800a830:	46f2      	mov	sl, lr
 800a832:	f850 2b04 	ldr.w	r2, [r0], #4
 800a836:	b293      	uxth	r3, r2
 800a838:	fb06 e303 	mla	r3, r6, r3, lr
 800a83c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a840:	0c1a      	lsrs	r2, r3, #16
 800a842:	b29b      	uxth	r3, r3
 800a844:	ebaa 0303 	sub.w	r3, sl, r3
 800a848:	f8dc a000 	ldr.w	sl, [ip]
 800a84c:	fa13 f38a 	uxtah	r3, r3, sl
 800a850:	fb06 220e 	mla	r2, r6, lr, r2
 800a854:	9300      	str	r3, [sp, #0]
 800a856:	9b00      	ldr	r3, [sp, #0]
 800a858:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a85c:	b292      	uxth	r2, r2
 800a85e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a862:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a866:	f8bd 3000 	ldrh.w	r3, [sp]
 800a86a:	4581      	cmp	r9, r0
 800a86c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a870:	f84c 3b04 	str.w	r3, [ip], #4
 800a874:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a878:	d2db      	bcs.n	800a832 <quorem+0x42>
 800a87a:	f855 300b 	ldr.w	r3, [r5, fp]
 800a87e:	b92b      	cbnz	r3, 800a88c <quorem+0x9c>
 800a880:	9b01      	ldr	r3, [sp, #4]
 800a882:	3b04      	subs	r3, #4
 800a884:	429d      	cmp	r5, r3
 800a886:	461a      	mov	r2, r3
 800a888:	d32c      	bcc.n	800a8e4 <quorem+0xf4>
 800a88a:	613c      	str	r4, [r7, #16]
 800a88c:	4638      	mov	r0, r7
 800a88e:	f001 f9ef 	bl	800bc70 <__mcmp>
 800a892:	2800      	cmp	r0, #0
 800a894:	db22      	blt.n	800a8dc <quorem+0xec>
 800a896:	3601      	adds	r6, #1
 800a898:	4629      	mov	r1, r5
 800a89a:	2000      	movs	r0, #0
 800a89c:	f858 2b04 	ldr.w	r2, [r8], #4
 800a8a0:	f8d1 c000 	ldr.w	ip, [r1]
 800a8a4:	b293      	uxth	r3, r2
 800a8a6:	1ac3      	subs	r3, r0, r3
 800a8a8:	0c12      	lsrs	r2, r2, #16
 800a8aa:	fa13 f38c 	uxtah	r3, r3, ip
 800a8ae:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 800a8b2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a8b6:	b29b      	uxth	r3, r3
 800a8b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8bc:	45c1      	cmp	r9, r8
 800a8be:	f841 3b04 	str.w	r3, [r1], #4
 800a8c2:	ea4f 4022 	mov.w	r0, r2, asr #16
 800a8c6:	d2e9      	bcs.n	800a89c <quorem+0xac>
 800a8c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a8cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a8d0:	b922      	cbnz	r2, 800a8dc <quorem+0xec>
 800a8d2:	3b04      	subs	r3, #4
 800a8d4:	429d      	cmp	r5, r3
 800a8d6:	461a      	mov	r2, r3
 800a8d8:	d30a      	bcc.n	800a8f0 <quorem+0x100>
 800a8da:	613c      	str	r4, [r7, #16]
 800a8dc:	4630      	mov	r0, r6
 800a8de:	b003      	add	sp, #12
 800a8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8e4:	6812      	ldr	r2, [r2, #0]
 800a8e6:	3b04      	subs	r3, #4
 800a8e8:	2a00      	cmp	r2, #0
 800a8ea:	d1ce      	bne.n	800a88a <quorem+0x9a>
 800a8ec:	3c01      	subs	r4, #1
 800a8ee:	e7c9      	b.n	800a884 <quorem+0x94>
 800a8f0:	6812      	ldr	r2, [r2, #0]
 800a8f2:	3b04      	subs	r3, #4
 800a8f4:	2a00      	cmp	r2, #0
 800a8f6:	d1f0      	bne.n	800a8da <quorem+0xea>
 800a8f8:	3c01      	subs	r4, #1
 800a8fa:	e7eb      	b.n	800a8d4 <quorem+0xe4>
 800a8fc:	2000      	movs	r0, #0
 800a8fe:	e7ee      	b.n	800a8de <quorem+0xee>

0800a900 <_dtoa_r>:
 800a900:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a904:	ed2d 8b04 	vpush	{d8-d9}
 800a908:	69c5      	ldr	r5, [r0, #28]
 800a90a:	b093      	sub	sp, #76	; 0x4c
 800a90c:	ed8d 0b02 	vstr	d0, [sp, #8]
 800a910:	ec57 6b10 	vmov	r6, r7, d0
 800a914:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a918:	9107      	str	r1, [sp, #28]
 800a91a:	4604      	mov	r4, r0
 800a91c:	920a      	str	r2, [sp, #40]	; 0x28
 800a91e:	930d      	str	r3, [sp, #52]	; 0x34
 800a920:	b975      	cbnz	r5, 800a940 <_dtoa_r+0x40>
 800a922:	2010      	movs	r0, #16
 800a924:	f000 fe2a 	bl	800b57c <malloc>
 800a928:	4602      	mov	r2, r0
 800a92a:	61e0      	str	r0, [r4, #28]
 800a92c:	b920      	cbnz	r0, 800a938 <_dtoa_r+0x38>
 800a92e:	4bae      	ldr	r3, [pc, #696]	; (800abe8 <_dtoa_r+0x2e8>)
 800a930:	21ef      	movs	r1, #239	; 0xef
 800a932:	48ae      	ldr	r0, [pc, #696]	; (800abec <_dtoa_r+0x2ec>)
 800a934:	f003 f808 	bl	800d948 <__assert_func>
 800a938:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a93c:	6005      	str	r5, [r0, #0]
 800a93e:	60c5      	str	r5, [r0, #12]
 800a940:	69e3      	ldr	r3, [r4, #28]
 800a942:	6819      	ldr	r1, [r3, #0]
 800a944:	b151      	cbz	r1, 800a95c <_dtoa_r+0x5c>
 800a946:	685a      	ldr	r2, [r3, #4]
 800a948:	604a      	str	r2, [r1, #4]
 800a94a:	2301      	movs	r3, #1
 800a94c:	4093      	lsls	r3, r2
 800a94e:	608b      	str	r3, [r1, #8]
 800a950:	4620      	mov	r0, r4
 800a952:	f000 ff07 	bl	800b764 <_Bfree>
 800a956:	69e3      	ldr	r3, [r4, #28]
 800a958:	2200      	movs	r2, #0
 800a95a:	601a      	str	r2, [r3, #0]
 800a95c:	1e3b      	subs	r3, r7, #0
 800a95e:	bfbb      	ittet	lt
 800a960:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a964:	9303      	strlt	r3, [sp, #12]
 800a966:	2300      	movge	r3, #0
 800a968:	2201      	movlt	r2, #1
 800a96a:	bfac      	ite	ge
 800a96c:	f8c8 3000 	strge.w	r3, [r8]
 800a970:	f8c8 2000 	strlt.w	r2, [r8]
 800a974:	4b9e      	ldr	r3, [pc, #632]	; (800abf0 <_dtoa_r+0x2f0>)
 800a976:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800a97a:	ea33 0308 	bics.w	r3, r3, r8
 800a97e:	d11b      	bne.n	800a9b8 <_dtoa_r+0xb8>
 800a980:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a982:	f242 730f 	movw	r3, #9999	; 0x270f
 800a986:	6013      	str	r3, [r2, #0]
 800a988:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800a98c:	4333      	orrs	r3, r6
 800a98e:	f000 8593 	beq.w	800b4b8 <_dtoa_r+0xbb8>
 800a992:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a994:	b963      	cbnz	r3, 800a9b0 <_dtoa_r+0xb0>
 800a996:	4b97      	ldr	r3, [pc, #604]	; (800abf4 <_dtoa_r+0x2f4>)
 800a998:	e027      	b.n	800a9ea <_dtoa_r+0xea>
 800a99a:	4b97      	ldr	r3, [pc, #604]	; (800abf8 <_dtoa_r+0x2f8>)
 800a99c:	9300      	str	r3, [sp, #0]
 800a99e:	3308      	adds	r3, #8
 800a9a0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a9a2:	6013      	str	r3, [r2, #0]
 800a9a4:	9800      	ldr	r0, [sp, #0]
 800a9a6:	b013      	add	sp, #76	; 0x4c
 800a9a8:	ecbd 8b04 	vpop	{d8-d9}
 800a9ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9b0:	4b90      	ldr	r3, [pc, #576]	; (800abf4 <_dtoa_r+0x2f4>)
 800a9b2:	9300      	str	r3, [sp, #0]
 800a9b4:	3303      	adds	r3, #3
 800a9b6:	e7f3      	b.n	800a9a0 <_dtoa_r+0xa0>
 800a9b8:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a9bc:	2200      	movs	r2, #0
 800a9be:	ec51 0b17 	vmov	r0, r1, d7
 800a9c2:	eeb0 8a47 	vmov.f32	s16, s14
 800a9c6:	eef0 8a67 	vmov.f32	s17, s15
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	f7f6 f89c 	bl	8000b08 <__aeabi_dcmpeq>
 800a9d0:	4681      	mov	r9, r0
 800a9d2:	b160      	cbz	r0, 800a9ee <_dtoa_r+0xee>
 800a9d4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a9d6:	2301      	movs	r3, #1
 800a9d8:	6013      	str	r3, [r2, #0]
 800a9da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9dc:	2b00      	cmp	r3, #0
 800a9de:	f000 8568 	beq.w	800b4b2 <_dtoa_r+0xbb2>
 800a9e2:	4b86      	ldr	r3, [pc, #536]	; (800abfc <_dtoa_r+0x2fc>)
 800a9e4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a9e6:	6013      	str	r3, [r2, #0]
 800a9e8:	3b01      	subs	r3, #1
 800a9ea:	9300      	str	r3, [sp, #0]
 800a9ec:	e7da      	b.n	800a9a4 <_dtoa_r+0xa4>
 800a9ee:	aa10      	add	r2, sp, #64	; 0x40
 800a9f0:	a911      	add	r1, sp, #68	; 0x44
 800a9f2:	4620      	mov	r0, r4
 800a9f4:	eeb0 0a48 	vmov.f32	s0, s16
 800a9f8:	eef0 0a68 	vmov.f32	s1, s17
 800a9fc:	f001 fa4e 	bl	800be9c <__d2b>
 800aa00:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800aa04:	4682      	mov	sl, r0
 800aa06:	2d00      	cmp	r5, #0
 800aa08:	d07f      	beq.n	800ab0a <_dtoa_r+0x20a>
 800aa0a:	ee18 3a90 	vmov	r3, s17
 800aa0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800aa12:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800aa16:	ec51 0b18 	vmov	r0, r1, d8
 800aa1a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800aa1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800aa22:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 800aa26:	4619      	mov	r1, r3
 800aa28:	2200      	movs	r2, #0
 800aa2a:	4b75      	ldr	r3, [pc, #468]	; (800ac00 <_dtoa_r+0x300>)
 800aa2c:	f7f5 fc4c 	bl	80002c8 <__aeabi_dsub>
 800aa30:	a367      	add	r3, pc, #412	; (adr r3, 800abd0 <_dtoa_r+0x2d0>)
 800aa32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa36:	f7f5 fdff 	bl	8000638 <__aeabi_dmul>
 800aa3a:	a367      	add	r3, pc, #412	; (adr r3, 800abd8 <_dtoa_r+0x2d8>)
 800aa3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa40:	f7f5 fc44 	bl	80002cc <__adddf3>
 800aa44:	4606      	mov	r6, r0
 800aa46:	4628      	mov	r0, r5
 800aa48:	460f      	mov	r7, r1
 800aa4a:	f7f5 fd8b 	bl	8000564 <__aeabi_i2d>
 800aa4e:	a364      	add	r3, pc, #400	; (adr r3, 800abe0 <_dtoa_r+0x2e0>)
 800aa50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa54:	f7f5 fdf0 	bl	8000638 <__aeabi_dmul>
 800aa58:	4602      	mov	r2, r0
 800aa5a:	460b      	mov	r3, r1
 800aa5c:	4630      	mov	r0, r6
 800aa5e:	4639      	mov	r1, r7
 800aa60:	f7f5 fc34 	bl	80002cc <__adddf3>
 800aa64:	4606      	mov	r6, r0
 800aa66:	460f      	mov	r7, r1
 800aa68:	f7f6 f896 	bl	8000b98 <__aeabi_d2iz>
 800aa6c:	2200      	movs	r2, #0
 800aa6e:	4683      	mov	fp, r0
 800aa70:	2300      	movs	r3, #0
 800aa72:	4630      	mov	r0, r6
 800aa74:	4639      	mov	r1, r7
 800aa76:	f7f6 f851 	bl	8000b1c <__aeabi_dcmplt>
 800aa7a:	b148      	cbz	r0, 800aa90 <_dtoa_r+0x190>
 800aa7c:	4658      	mov	r0, fp
 800aa7e:	f7f5 fd71 	bl	8000564 <__aeabi_i2d>
 800aa82:	4632      	mov	r2, r6
 800aa84:	463b      	mov	r3, r7
 800aa86:	f7f6 f83f 	bl	8000b08 <__aeabi_dcmpeq>
 800aa8a:	b908      	cbnz	r0, 800aa90 <_dtoa_r+0x190>
 800aa8c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aa90:	f1bb 0f16 	cmp.w	fp, #22
 800aa94:	d857      	bhi.n	800ab46 <_dtoa_r+0x246>
 800aa96:	4b5b      	ldr	r3, [pc, #364]	; (800ac04 <_dtoa_r+0x304>)
 800aa98:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800aa9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa0:	ec51 0b18 	vmov	r0, r1, d8
 800aaa4:	f7f6 f83a 	bl	8000b1c <__aeabi_dcmplt>
 800aaa8:	2800      	cmp	r0, #0
 800aaaa:	d04e      	beq.n	800ab4a <_dtoa_r+0x24a>
 800aaac:	f10b 3bff 	add.w	fp, fp, #4294967295
 800aab0:	2300      	movs	r3, #0
 800aab2:	930c      	str	r3, [sp, #48]	; 0x30
 800aab4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aab6:	1b5b      	subs	r3, r3, r5
 800aab8:	1e5a      	subs	r2, r3, #1
 800aaba:	bf45      	ittet	mi
 800aabc:	f1c3 0301 	rsbmi	r3, r3, #1
 800aac0:	9305      	strmi	r3, [sp, #20]
 800aac2:	2300      	movpl	r3, #0
 800aac4:	2300      	movmi	r3, #0
 800aac6:	9206      	str	r2, [sp, #24]
 800aac8:	bf54      	ite	pl
 800aaca:	9305      	strpl	r3, [sp, #20]
 800aacc:	9306      	strmi	r3, [sp, #24]
 800aace:	f1bb 0f00 	cmp.w	fp, #0
 800aad2:	db3c      	blt.n	800ab4e <_dtoa_r+0x24e>
 800aad4:	9b06      	ldr	r3, [sp, #24]
 800aad6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800aada:	445b      	add	r3, fp
 800aadc:	9306      	str	r3, [sp, #24]
 800aade:	2300      	movs	r3, #0
 800aae0:	9308      	str	r3, [sp, #32]
 800aae2:	9b07      	ldr	r3, [sp, #28]
 800aae4:	2b09      	cmp	r3, #9
 800aae6:	d868      	bhi.n	800abba <_dtoa_r+0x2ba>
 800aae8:	2b05      	cmp	r3, #5
 800aaea:	bfc4      	itt	gt
 800aaec:	3b04      	subgt	r3, #4
 800aaee:	9307      	strgt	r3, [sp, #28]
 800aaf0:	9b07      	ldr	r3, [sp, #28]
 800aaf2:	f1a3 0302 	sub.w	r3, r3, #2
 800aaf6:	bfcc      	ite	gt
 800aaf8:	2500      	movgt	r5, #0
 800aafa:	2501      	movle	r5, #1
 800aafc:	2b03      	cmp	r3, #3
 800aafe:	f200 8085 	bhi.w	800ac0c <_dtoa_r+0x30c>
 800ab02:	e8df f003 	tbb	[pc, r3]
 800ab06:	3b2e      	.short	0x3b2e
 800ab08:	5839      	.short	0x5839
 800ab0a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800ab0e:	441d      	add	r5, r3
 800ab10:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ab14:	2b20      	cmp	r3, #32
 800ab16:	bfc1      	itttt	gt
 800ab18:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ab1c:	fa08 f803 	lslgt.w	r8, r8, r3
 800ab20:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800ab24:	fa26 f303 	lsrgt.w	r3, r6, r3
 800ab28:	bfd6      	itet	le
 800ab2a:	f1c3 0320 	rsble	r3, r3, #32
 800ab2e:	ea48 0003 	orrgt.w	r0, r8, r3
 800ab32:	fa06 f003 	lslle.w	r0, r6, r3
 800ab36:	f7f5 fd05 	bl	8000544 <__aeabi_ui2d>
 800ab3a:	2201      	movs	r2, #1
 800ab3c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800ab40:	3d01      	subs	r5, #1
 800ab42:	920e      	str	r2, [sp, #56]	; 0x38
 800ab44:	e76f      	b.n	800aa26 <_dtoa_r+0x126>
 800ab46:	2301      	movs	r3, #1
 800ab48:	e7b3      	b.n	800aab2 <_dtoa_r+0x1b2>
 800ab4a:	900c      	str	r0, [sp, #48]	; 0x30
 800ab4c:	e7b2      	b.n	800aab4 <_dtoa_r+0x1b4>
 800ab4e:	9b05      	ldr	r3, [sp, #20]
 800ab50:	eba3 030b 	sub.w	r3, r3, fp
 800ab54:	9305      	str	r3, [sp, #20]
 800ab56:	f1cb 0300 	rsb	r3, fp, #0
 800ab5a:	9308      	str	r3, [sp, #32]
 800ab5c:	2300      	movs	r3, #0
 800ab5e:	930b      	str	r3, [sp, #44]	; 0x2c
 800ab60:	e7bf      	b.n	800aae2 <_dtoa_r+0x1e2>
 800ab62:	2300      	movs	r3, #0
 800ab64:	9309      	str	r3, [sp, #36]	; 0x24
 800ab66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	dc52      	bgt.n	800ac12 <_dtoa_r+0x312>
 800ab6c:	2301      	movs	r3, #1
 800ab6e:	9301      	str	r3, [sp, #4]
 800ab70:	9304      	str	r3, [sp, #16]
 800ab72:	461a      	mov	r2, r3
 800ab74:	920a      	str	r2, [sp, #40]	; 0x28
 800ab76:	e00b      	b.n	800ab90 <_dtoa_r+0x290>
 800ab78:	2301      	movs	r3, #1
 800ab7a:	e7f3      	b.n	800ab64 <_dtoa_r+0x264>
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	9309      	str	r3, [sp, #36]	; 0x24
 800ab80:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ab82:	445b      	add	r3, fp
 800ab84:	9301      	str	r3, [sp, #4]
 800ab86:	3301      	adds	r3, #1
 800ab88:	2b01      	cmp	r3, #1
 800ab8a:	9304      	str	r3, [sp, #16]
 800ab8c:	bfb8      	it	lt
 800ab8e:	2301      	movlt	r3, #1
 800ab90:	69e0      	ldr	r0, [r4, #28]
 800ab92:	2100      	movs	r1, #0
 800ab94:	2204      	movs	r2, #4
 800ab96:	f102 0614 	add.w	r6, r2, #20
 800ab9a:	429e      	cmp	r6, r3
 800ab9c:	d93d      	bls.n	800ac1a <_dtoa_r+0x31a>
 800ab9e:	6041      	str	r1, [r0, #4]
 800aba0:	4620      	mov	r0, r4
 800aba2:	f000 fd9f 	bl	800b6e4 <_Balloc>
 800aba6:	9000      	str	r0, [sp, #0]
 800aba8:	2800      	cmp	r0, #0
 800abaa:	d139      	bne.n	800ac20 <_dtoa_r+0x320>
 800abac:	4b16      	ldr	r3, [pc, #88]	; (800ac08 <_dtoa_r+0x308>)
 800abae:	4602      	mov	r2, r0
 800abb0:	f240 11af 	movw	r1, #431	; 0x1af
 800abb4:	e6bd      	b.n	800a932 <_dtoa_r+0x32>
 800abb6:	2301      	movs	r3, #1
 800abb8:	e7e1      	b.n	800ab7e <_dtoa_r+0x27e>
 800abba:	2501      	movs	r5, #1
 800abbc:	2300      	movs	r3, #0
 800abbe:	9307      	str	r3, [sp, #28]
 800abc0:	9509      	str	r5, [sp, #36]	; 0x24
 800abc2:	f04f 33ff 	mov.w	r3, #4294967295
 800abc6:	9301      	str	r3, [sp, #4]
 800abc8:	9304      	str	r3, [sp, #16]
 800abca:	2200      	movs	r2, #0
 800abcc:	2312      	movs	r3, #18
 800abce:	e7d1      	b.n	800ab74 <_dtoa_r+0x274>
 800abd0:	636f4361 	.word	0x636f4361
 800abd4:	3fd287a7 	.word	0x3fd287a7
 800abd8:	8b60c8b3 	.word	0x8b60c8b3
 800abdc:	3fc68a28 	.word	0x3fc68a28
 800abe0:	509f79fb 	.word	0x509f79fb
 800abe4:	3fd34413 	.word	0x3fd34413
 800abe8:	0800e824 	.word	0x0800e824
 800abec:	0800e83b 	.word	0x0800e83b
 800abf0:	7ff00000 	.word	0x7ff00000
 800abf4:	0800e820 	.word	0x0800e820
 800abf8:	0800e817 	.word	0x0800e817
 800abfc:	0800eb79 	.word	0x0800eb79
 800ac00:	3ff80000 	.word	0x3ff80000
 800ac04:	0800e928 	.word	0x0800e928
 800ac08:	0800e893 	.word	0x0800e893
 800ac0c:	2301      	movs	r3, #1
 800ac0e:	9309      	str	r3, [sp, #36]	; 0x24
 800ac10:	e7d7      	b.n	800abc2 <_dtoa_r+0x2c2>
 800ac12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ac14:	9301      	str	r3, [sp, #4]
 800ac16:	9304      	str	r3, [sp, #16]
 800ac18:	e7ba      	b.n	800ab90 <_dtoa_r+0x290>
 800ac1a:	3101      	adds	r1, #1
 800ac1c:	0052      	lsls	r2, r2, #1
 800ac1e:	e7ba      	b.n	800ab96 <_dtoa_r+0x296>
 800ac20:	69e3      	ldr	r3, [r4, #28]
 800ac22:	9a00      	ldr	r2, [sp, #0]
 800ac24:	601a      	str	r2, [r3, #0]
 800ac26:	9b04      	ldr	r3, [sp, #16]
 800ac28:	2b0e      	cmp	r3, #14
 800ac2a:	f200 80a8 	bhi.w	800ad7e <_dtoa_r+0x47e>
 800ac2e:	2d00      	cmp	r5, #0
 800ac30:	f000 80a5 	beq.w	800ad7e <_dtoa_r+0x47e>
 800ac34:	f1bb 0f00 	cmp.w	fp, #0
 800ac38:	dd38      	ble.n	800acac <_dtoa_r+0x3ac>
 800ac3a:	4bc0      	ldr	r3, [pc, #768]	; (800af3c <_dtoa_r+0x63c>)
 800ac3c:	f00b 020f 	and.w	r2, fp, #15
 800ac40:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac44:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800ac48:	e9d3 6700 	ldrd	r6, r7, [r3]
 800ac4c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800ac50:	d019      	beq.n	800ac86 <_dtoa_r+0x386>
 800ac52:	4bbb      	ldr	r3, [pc, #748]	; (800af40 <_dtoa_r+0x640>)
 800ac54:	ec51 0b18 	vmov	r0, r1, d8
 800ac58:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ac5c:	f7f5 fe16 	bl	800088c <__aeabi_ddiv>
 800ac60:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac64:	f008 080f 	and.w	r8, r8, #15
 800ac68:	2503      	movs	r5, #3
 800ac6a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800af40 <_dtoa_r+0x640>
 800ac6e:	f1b8 0f00 	cmp.w	r8, #0
 800ac72:	d10a      	bne.n	800ac8a <_dtoa_r+0x38a>
 800ac74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac78:	4632      	mov	r2, r6
 800ac7a:	463b      	mov	r3, r7
 800ac7c:	f7f5 fe06 	bl	800088c <__aeabi_ddiv>
 800ac80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ac84:	e02b      	b.n	800acde <_dtoa_r+0x3de>
 800ac86:	2502      	movs	r5, #2
 800ac88:	e7ef      	b.n	800ac6a <_dtoa_r+0x36a>
 800ac8a:	f018 0f01 	tst.w	r8, #1
 800ac8e:	d008      	beq.n	800aca2 <_dtoa_r+0x3a2>
 800ac90:	4630      	mov	r0, r6
 800ac92:	4639      	mov	r1, r7
 800ac94:	e9d9 2300 	ldrd	r2, r3, [r9]
 800ac98:	f7f5 fcce 	bl	8000638 <__aeabi_dmul>
 800ac9c:	3501      	adds	r5, #1
 800ac9e:	4606      	mov	r6, r0
 800aca0:	460f      	mov	r7, r1
 800aca2:	ea4f 0868 	mov.w	r8, r8, asr #1
 800aca6:	f109 0908 	add.w	r9, r9, #8
 800acaa:	e7e0      	b.n	800ac6e <_dtoa_r+0x36e>
 800acac:	f000 809f 	beq.w	800adee <_dtoa_r+0x4ee>
 800acb0:	f1cb 0600 	rsb	r6, fp, #0
 800acb4:	4ba1      	ldr	r3, [pc, #644]	; (800af3c <_dtoa_r+0x63c>)
 800acb6:	4fa2      	ldr	r7, [pc, #648]	; (800af40 <_dtoa_r+0x640>)
 800acb8:	f006 020f 	and.w	r2, r6, #15
 800acbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800acc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acc4:	ec51 0b18 	vmov	r0, r1, d8
 800acc8:	f7f5 fcb6 	bl	8000638 <__aeabi_dmul>
 800accc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800acd0:	1136      	asrs	r6, r6, #4
 800acd2:	2300      	movs	r3, #0
 800acd4:	2502      	movs	r5, #2
 800acd6:	2e00      	cmp	r6, #0
 800acd8:	d17e      	bne.n	800add8 <_dtoa_r+0x4d8>
 800acda:	2b00      	cmp	r3, #0
 800acdc:	d1d0      	bne.n	800ac80 <_dtoa_r+0x380>
 800acde:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ace0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ace4:	2b00      	cmp	r3, #0
 800ace6:	f000 8084 	beq.w	800adf2 <_dtoa_r+0x4f2>
 800acea:	4b96      	ldr	r3, [pc, #600]	; (800af44 <_dtoa_r+0x644>)
 800acec:	2200      	movs	r2, #0
 800acee:	4640      	mov	r0, r8
 800acf0:	4649      	mov	r1, r9
 800acf2:	f7f5 ff13 	bl	8000b1c <__aeabi_dcmplt>
 800acf6:	2800      	cmp	r0, #0
 800acf8:	d07b      	beq.n	800adf2 <_dtoa_r+0x4f2>
 800acfa:	9b04      	ldr	r3, [sp, #16]
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d078      	beq.n	800adf2 <_dtoa_r+0x4f2>
 800ad00:	9b01      	ldr	r3, [sp, #4]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	dd39      	ble.n	800ad7a <_dtoa_r+0x47a>
 800ad06:	4b90      	ldr	r3, [pc, #576]	; (800af48 <_dtoa_r+0x648>)
 800ad08:	2200      	movs	r2, #0
 800ad0a:	4640      	mov	r0, r8
 800ad0c:	4649      	mov	r1, r9
 800ad0e:	f7f5 fc93 	bl	8000638 <__aeabi_dmul>
 800ad12:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad16:	9e01      	ldr	r6, [sp, #4]
 800ad18:	f10b 37ff 	add.w	r7, fp, #4294967295
 800ad1c:	3501      	adds	r5, #1
 800ad1e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800ad22:	4628      	mov	r0, r5
 800ad24:	f7f5 fc1e 	bl	8000564 <__aeabi_i2d>
 800ad28:	4642      	mov	r2, r8
 800ad2a:	464b      	mov	r3, r9
 800ad2c:	f7f5 fc84 	bl	8000638 <__aeabi_dmul>
 800ad30:	4b86      	ldr	r3, [pc, #536]	; (800af4c <_dtoa_r+0x64c>)
 800ad32:	2200      	movs	r2, #0
 800ad34:	f7f5 faca 	bl	80002cc <__adddf3>
 800ad38:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800ad3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800ad40:	9303      	str	r3, [sp, #12]
 800ad42:	2e00      	cmp	r6, #0
 800ad44:	d158      	bne.n	800adf8 <_dtoa_r+0x4f8>
 800ad46:	4b82      	ldr	r3, [pc, #520]	; (800af50 <_dtoa_r+0x650>)
 800ad48:	2200      	movs	r2, #0
 800ad4a:	4640      	mov	r0, r8
 800ad4c:	4649      	mov	r1, r9
 800ad4e:	f7f5 fabb 	bl	80002c8 <__aeabi_dsub>
 800ad52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ad56:	4680      	mov	r8, r0
 800ad58:	4689      	mov	r9, r1
 800ad5a:	f7f5 fefd 	bl	8000b58 <__aeabi_dcmpgt>
 800ad5e:	2800      	cmp	r0, #0
 800ad60:	f040 8296 	bne.w	800b290 <_dtoa_r+0x990>
 800ad64:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800ad68:	4640      	mov	r0, r8
 800ad6a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ad6e:	4649      	mov	r1, r9
 800ad70:	f7f5 fed4 	bl	8000b1c <__aeabi_dcmplt>
 800ad74:	2800      	cmp	r0, #0
 800ad76:	f040 8289 	bne.w	800b28c <_dtoa_r+0x98c>
 800ad7a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800ad7e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	f2c0 814e 	blt.w	800b022 <_dtoa_r+0x722>
 800ad86:	f1bb 0f0e 	cmp.w	fp, #14
 800ad8a:	f300 814a 	bgt.w	800b022 <_dtoa_r+0x722>
 800ad8e:	4b6b      	ldr	r3, [pc, #428]	; (800af3c <_dtoa_r+0x63c>)
 800ad90:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800ad94:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ad98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	f280 80dc 	bge.w	800af58 <_dtoa_r+0x658>
 800ada0:	9b04      	ldr	r3, [sp, #16]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	f300 80d8 	bgt.w	800af58 <_dtoa_r+0x658>
 800ada8:	f040 826f 	bne.w	800b28a <_dtoa_r+0x98a>
 800adac:	4b68      	ldr	r3, [pc, #416]	; (800af50 <_dtoa_r+0x650>)
 800adae:	2200      	movs	r2, #0
 800adb0:	4640      	mov	r0, r8
 800adb2:	4649      	mov	r1, r9
 800adb4:	f7f5 fc40 	bl	8000638 <__aeabi_dmul>
 800adb8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800adbc:	f7f5 fec2 	bl	8000b44 <__aeabi_dcmpge>
 800adc0:	9e04      	ldr	r6, [sp, #16]
 800adc2:	4637      	mov	r7, r6
 800adc4:	2800      	cmp	r0, #0
 800adc6:	f040 8245 	bne.w	800b254 <_dtoa_r+0x954>
 800adca:	9d00      	ldr	r5, [sp, #0]
 800adcc:	2331      	movs	r3, #49	; 0x31
 800adce:	f805 3b01 	strb.w	r3, [r5], #1
 800add2:	f10b 0b01 	add.w	fp, fp, #1
 800add6:	e241      	b.n	800b25c <_dtoa_r+0x95c>
 800add8:	07f2      	lsls	r2, r6, #31
 800adda:	d505      	bpl.n	800ade8 <_dtoa_r+0x4e8>
 800addc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ade0:	f7f5 fc2a 	bl	8000638 <__aeabi_dmul>
 800ade4:	3501      	adds	r5, #1
 800ade6:	2301      	movs	r3, #1
 800ade8:	1076      	asrs	r6, r6, #1
 800adea:	3708      	adds	r7, #8
 800adec:	e773      	b.n	800acd6 <_dtoa_r+0x3d6>
 800adee:	2502      	movs	r5, #2
 800adf0:	e775      	b.n	800acde <_dtoa_r+0x3de>
 800adf2:	9e04      	ldr	r6, [sp, #16]
 800adf4:	465f      	mov	r7, fp
 800adf6:	e792      	b.n	800ad1e <_dtoa_r+0x41e>
 800adf8:	9900      	ldr	r1, [sp, #0]
 800adfa:	4b50      	ldr	r3, [pc, #320]	; (800af3c <_dtoa_r+0x63c>)
 800adfc:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ae00:	4431      	add	r1, r6
 800ae02:	9102      	str	r1, [sp, #8]
 800ae04:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ae06:	eeb0 9a47 	vmov.f32	s18, s14
 800ae0a:	eef0 9a67 	vmov.f32	s19, s15
 800ae0e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800ae12:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800ae16:	2900      	cmp	r1, #0
 800ae18:	d044      	beq.n	800aea4 <_dtoa_r+0x5a4>
 800ae1a:	494e      	ldr	r1, [pc, #312]	; (800af54 <_dtoa_r+0x654>)
 800ae1c:	2000      	movs	r0, #0
 800ae1e:	f7f5 fd35 	bl	800088c <__aeabi_ddiv>
 800ae22:	ec53 2b19 	vmov	r2, r3, d9
 800ae26:	f7f5 fa4f 	bl	80002c8 <__aeabi_dsub>
 800ae2a:	9d00      	ldr	r5, [sp, #0]
 800ae2c:	ec41 0b19 	vmov	d9, r0, r1
 800ae30:	4649      	mov	r1, r9
 800ae32:	4640      	mov	r0, r8
 800ae34:	f7f5 feb0 	bl	8000b98 <__aeabi_d2iz>
 800ae38:	4606      	mov	r6, r0
 800ae3a:	f7f5 fb93 	bl	8000564 <__aeabi_i2d>
 800ae3e:	4602      	mov	r2, r0
 800ae40:	460b      	mov	r3, r1
 800ae42:	4640      	mov	r0, r8
 800ae44:	4649      	mov	r1, r9
 800ae46:	f7f5 fa3f 	bl	80002c8 <__aeabi_dsub>
 800ae4a:	3630      	adds	r6, #48	; 0x30
 800ae4c:	f805 6b01 	strb.w	r6, [r5], #1
 800ae50:	ec53 2b19 	vmov	r2, r3, d9
 800ae54:	4680      	mov	r8, r0
 800ae56:	4689      	mov	r9, r1
 800ae58:	f7f5 fe60 	bl	8000b1c <__aeabi_dcmplt>
 800ae5c:	2800      	cmp	r0, #0
 800ae5e:	d164      	bne.n	800af2a <_dtoa_r+0x62a>
 800ae60:	4642      	mov	r2, r8
 800ae62:	464b      	mov	r3, r9
 800ae64:	4937      	ldr	r1, [pc, #220]	; (800af44 <_dtoa_r+0x644>)
 800ae66:	2000      	movs	r0, #0
 800ae68:	f7f5 fa2e 	bl	80002c8 <__aeabi_dsub>
 800ae6c:	ec53 2b19 	vmov	r2, r3, d9
 800ae70:	f7f5 fe54 	bl	8000b1c <__aeabi_dcmplt>
 800ae74:	2800      	cmp	r0, #0
 800ae76:	f040 80b6 	bne.w	800afe6 <_dtoa_r+0x6e6>
 800ae7a:	9b02      	ldr	r3, [sp, #8]
 800ae7c:	429d      	cmp	r5, r3
 800ae7e:	f43f af7c 	beq.w	800ad7a <_dtoa_r+0x47a>
 800ae82:	4b31      	ldr	r3, [pc, #196]	; (800af48 <_dtoa_r+0x648>)
 800ae84:	ec51 0b19 	vmov	r0, r1, d9
 800ae88:	2200      	movs	r2, #0
 800ae8a:	f7f5 fbd5 	bl	8000638 <__aeabi_dmul>
 800ae8e:	4b2e      	ldr	r3, [pc, #184]	; (800af48 <_dtoa_r+0x648>)
 800ae90:	ec41 0b19 	vmov	d9, r0, r1
 800ae94:	2200      	movs	r2, #0
 800ae96:	4640      	mov	r0, r8
 800ae98:	4649      	mov	r1, r9
 800ae9a:	f7f5 fbcd 	bl	8000638 <__aeabi_dmul>
 800ae9e:	4680      	mov	r8, r0
 800aea0:	4689      	mov	r9, r1
 800aea2:	e7c5      	b.n	800ae30 <_dtoa_r+0x530>
 800aea4:	ec51 0b17 	vmov	r0, r1, d7
 800aea8:	f7f5 fbc6 	bl	8000638 <__aeabi_dmul>
 800aeac:	9b02      	ldr	r3, [sp, #8]
 800aeae:	9d00      	ldr	r5, [sp, #0]
 800aeb0:	930f      	str	r3, [sp, #60]	; 0x3c
 800aeb2:	ec41 0b19 	vmov	d9, r0, r1
 800aeb6:	4649      	mov	r1, r9
 800aeb8:	4640      	mov	r0, r8
 800aeba:	f7f5 fe6d 	bl	8000b98 <__aeabi_d2iz>
 800aebe:	4606      	mov	r6, r0
 800aec0:	f7f5 fb50 	bl	8000564 <__aeabi_i2d>
 800aec4:	3630      	adds	r6, #48	; 0x30
 800aec6:	4602      	mov	r2, r0
 800aec8:	460b      	mov	r3, r1
 800aeca:	4640      	mov	r0, r8
 800aecc:	4649      	mov	r1, r9
 800aece:	f7f5 f9fb 	bl	80002c8 <__aeabi_dsub>
 800aed2:	f805 6b01 	strb.w	r6, [r5], #1
 800aed6:	9b02      	ldr	r3, [sp, #8]
 800aed8:	429d      	cmp	r5, r3
 800aeda:	4680      	mov	r8, r0
 800aedc:	4689      	mov	r9, r1
 800aede:	f04f 0200 	mov.w	r2, #0
 800aee2:	d124      	bne.n	800af2e <_dtoa_r+0x62e>
 800aee4:	4b1b      	ldr	r3, [pc, #108]	; (800af54 <_dtoa_r+0x654>)
 800aee6:	ec51 0b19 	vmov	r0, r1, d9
 800aeea:	f7f5 f9ef 	bl	80002cc <__adddf3>
 800aeee:	4602      	mov	r2, r0
 800aef0:	460b      	mov	r3, r1
 800aef2:	4640      	mov	r0, r8
 800aef4:	4649      	mov	r1, r9
 800aef6:	f7f5 fe2f 	bl	8000b58 <__aeabi_dcmpgt>
 800aefa:	2800      	cmp	r0, #0
 800aefc:	d173      	bne.n	800afe6 <_dtoa_r+0x6e6>
 800aefe:	ec53 2b19 	vmov	r2, r3, d9
 800af02:	4914      	ldr	r1, [pc, #80]	; (800af54 <_dtoa_r+0x654>)
 800af04:	2000      	movs	r0, #0
 800af06:	f7f5 f9df 	bl	80002c8 <__aeabi_dsub>
 800af0a:	4602      	mov	r2, r0
 800af0c:	460b      	mov	r3, r1
 800af0e:	4640      	mov	r0, r8
 800af10:	4649      	mov	r1, r9
 800af12:	f7f5 fe03 	bl	8000b1c <__aeabi_dcmplt>
 800af16:	2800      	cmp	r0, #0
 800af18:	f43f af2f 	beq.w	800ad7a <_dtoa_r+0x47a>
 800af1c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800af1e:	1e6b      	subs	r3, r5, #1
 800af20:	930f      	str	r3, [sp, #60]	; 0x3c
 800af22:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800af26:	2b30      	cmp	r3, #48	; 0x30
 800af28:	d0f8      	beq.n	800af1c <_dtoa_r+0x61c>
 800af2a:	46bb      	mov	fp, r7
 800af2c:	e04a      	b.n	800afc4 <_dtoa_r+0x6c4>
 800af2e:	4b06      	ldr	r3, [pc, #24]	; (800af48 <_dtoa_r+0x648>)
 800af30:	f7f5 fb82 	bl	8000638 <__aeabi_dmul>
 800af34:	4680      	mov	r8, r0
 800af36:	4689      	mov	r9, r1
 800af38:	e7bd      	b.n	800aeb6 <_dtoa_r+0x5b6>
 800af3a:	bf00      	nop
 800af3c:	0800e928 	.word	0x0800e928
 800af40:	0800e900 	.word	0x0800e900
 800af44:	3ff00000 	.word	0x3ff00000
 800af48:	40240000 	.word	0x40240000
 800af4c:	401c0000 	.word	0x401c0000
 800af50:	40140000 	.word	0x40140000
 800af54:	3fe00000 	.word	0x3fe00000
 800af58:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800af5c:	9d00      	ldr	r5, [sp, #0]
 800af5e:	4642      	mov	r2, r8
 800af60:	464b      	mov	r3, r9
 800af62:	4630      	mov	r0, r6
 800af64:	4639      	mov	r1, r7
 800af66:	f7f5 fc91 	bl	800088c <__aeabi_ddiv>
 800af6a:	f7f5 fe15 	bl	8000b98 <__aeabi_d2iz>
 800af6e:	9001      	str	r0, [sp, #4]
 800af70:	f7f5 faf8 	bl	8000564 <__aeabi_i2d>
 800af74:	4642      	mov	r2, r8
 800af76:	464b      	mov	r3, r9
 800af78:	f7f5 fb5e 	bl	8000638 <__aeabi_dmul>
 800af7c:	4602      	mov	r2, r0
 800af7e:	460b      	mov	r3, r1
 800af80:	4630      	mov	r0, r6
 800af82:	4639      	mov	r1, r7
 800af84:	f7f5 f9a0 	bl	80002c8 <__aeabi_dsub>
 800af88:	9e01      	ldr	r6, [sp, #4]
 800af8a:	9f04      	ldr	r7, [sp, #16]
 800af8c:	3630      	adds	r6, #48	; 0x30
 800af8e:	f805 6b01 	strb.w	r6, [r5], #1
 800af92:	9e00      	ldr	r6, [sp, #0]
 800af94:	1bae      	subs	r6, r5, r6
 800af96:	42b7      	cmp	r7, r6
 800af98:	4602      	mov	r2, r0
 800af9a:	460b      	mov	r3, r1
 800af9c:	d134      	bne.n	800b008 <_dtoa_r+0x708>
 800af9e:	f7f5 f995 	bl	80002cc <__adddf3>
 800afa2:	4642      	mov	r2, r8
 800afa4:	464b      	mov	r3, r9
 800afa6:	4606      	mov	r6, r0
 800afa8:	460f      	mov	r7, r1
 800afaa:	f7f5 fdd5 	bl	8000b58 <__aeabi_dcmpgt>
 800afae:	b9c8      	cbnz	r0, 800afe4 <_dtoa_r+0x6e4>
 800afb0:	4642      	mov	r2, r8
 800afb2:	464b      	mov	r3, r9
 800afb4:	4630      	mov	r0, r6
 800afb6:	4639      	mov	r1, r7
 800afb8:	f7f5 fda6 	bl	8000b08 <__aeabi_dcmpeq>
 800afbc:	b110      	cbz	r0, 800afc4 <_dtoa_r+0x6c4>
 800afbe:	9b01      	ldr	r3, [sp, #4]
 800afc0:	07db      	lsls	r3, r3, #31
 800afc2:	d40f      	bmi.n	800afe4 <_dtoa_r+0x6e4>
 800afc4:	4651      	mov	r1, sl
 800afc6:	4620      	mov	r0, r4
 800afc8:	f000 fbcc 	bl	800b764 <_Bfree>
 800afcc:	2300      	movs	r3, #0
 800afce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800afd0:	702b      	strb	r3, [r5, #0]
 800afd2:	f10b 0301 	add.w	r3, fp, #1
 800afd6:	6013      	str	r3, [r2, #0]
 800afd8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800afda:	2b00      	cmp	r3, #0
 800afdc:	f43f ace2 	beq.w	800a9a4 <_dtoa_r+0xa4>
 800afe0:	601d      	str	r5, [r3, #0]
 800afe2:	e4df      	b.n	800a9a4 <_dtoa_r+0xa4>
 800afe4:	465f      	mov	r7, fp
 800afe6:	462b      	mov	r3, r5
 800afe8:	461d      	mov	r5, r3
 800afea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800afee:	2a39      	cmp	r2, #57	; 0x39
 800aff0:	d106      	bne.n	800b000 <_dtoa_r+0x700>
 800aff2:	9a00      	ldr	r2, [sp, #0]
 800aff4:	429a      	cmp	r2, r3
 800aff6:	d1f7      	bne.n	800afe8 <_dtoa_r+0x6e8>
 800aff8:	9900      	ldr	r1, [sp, #0]
 800affa:	2230      	movs	r2, #48	; 0x30
 800affc:	3701      	adds	r7, #1
 800affe:	700a      	strb	r2, [r1, #0]
 800b000:	781a      	ldrb	r2, [r3, #0]
 800b002:	3201      	adds	r2, #1
 800b004:	701a      	strb	r2, [r3, #0]
 800b006:	e790      	b.n	800af2a <_dtoa_r+0x62a>
 800b008:	4ba3      	ldr	r3, [pc, #652]	; (800b298 <_dtoa_r+0x998>)
 800b00a:	2200      	movs	r2, #0
 800b00c:	f7f5 fb14 	bl	8000638 <__aeabi_dmul>
 800b010:	2200      	movs	r2, #0
 800b012:	2300      	movs	r3, #0
 800b014:	4606      	mov	r6, r0
 800b016:	460f      	mov	r7, r1
 800b018:	f7f5 fd76 	bl	8000b08 <__aeabi_dcmpeq>
 800b01c:	2800      	cmp	r0, #0
 800b01e:	d09e      	beq.n	800af5e <_dtoa_r+0x65e>
 800b020:	e7d0      	b.n	800afc4 <_dtoa_r+0x6c4>
 800b022:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b024:	2a00      	cmp	r2, #0
 800b026:	f000 80ca 	beq.w	800b1be <_dtoa_r+0x8be>
 800b02a:	9a07      	ldr	r2, [sp, #28]
 800b02c:	2a01      	cmp	r2, #1
 800b02e:	f300 80ad 	bgt.w	800b18c <_dtoa_r+0x88c>
 800b032:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b034:	2a00      	cmp	r2, #0
 800b036:	f000 80a5 	beq.w	800b184 <_dtoa_r+0x884>
 800b03a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800b03e:	9e08      	ldr	r6, [sp, #32]
 800b040:	9d05      	ldr	r5, [sp, #20]
 800b042:	9a05      	ldr	r2, [sp, #20]
 800b044:	441a      	add	r2, r3
 800b046:	9205      	str	r2, [sp, #20]
 800b048:	9a06      	ldr	r2, [sp, #24]
 800b04a:	2101      	movs	r1, #1
 800b04c:	441a      	add	r2, r3
 800b04e:	4620      	mov	r0, r4
 800b050:	9206      	str	r2, [sp, #24]
 800b052:	f000 fc87 	bl	800b964 <__i2b>
 800b056:	4607      	mov	r7, r0
 800b058:	b165      	cbz	r5, 800b074 <_dtoa_r+0x774>
 800b05a:	9b06      	ldr	r3, [sp, #24]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	dd09      	ble.n	800b074 <_dtoa_r+0x774>
 800b060:	42ab      	cmp	r3, r5
 800b062:	9a05      	ldr	r2, [sp, #20]
 800b064:	bfa8      	it	ge
 800b066:	462b      	movge	r3, r5
 800b068:	1ad2      	subs	r2, r2, r3
 800b06a:	9205      	str	r2, [sp, #20]
 800b06c:	9a06      	ldr	r2, [sp, #24]
 800b06e:	1aed      	subs	r5, r5, r3
 800b070:	1ad3      	subs	r3, r2, r3
 800b072:	9306      	str	r3, [sp, #24]
 800b074:	9b08      	ldr	r3, [sp, #32]
 800b076:	b1f3      	cbz	r3, 800b0b6 <_dtoa_r+0x7b6>
 800b078:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	f000 80a3 	beq.w	800b1c6 <_dtoa_r+0x8c6>
 800b080:	2e00      	cmp	r6, #0
 800b082:	dd10      	ble.n	800b0a6 <_dtoa_r+0x7a6>
 800b084:	4639      	mov	r1, r7
 800b086:	4632      	mov	r2, r6
 800b088:	4620      	mov	r0, r4
 800b08a:	f000 fd2b 	bl	800bae4 <__pow5mult>
 800b08e:	4652      	mov	r2, sl
 800b090:	4601      	mov	r1, r0
 800b092:	4607      	mov	r7, r0
 800b094:	4620      	mov	r0, r4
 800b096:	f000 fc7b 	bl	800b990 <__multiply>
 800b09a:	4651      	mov	r1, sl
 800b09c:	4680      	mov	r8, r0
 800b09e:	4620      	mov	r0, r4
 800b0a0:	f000 fb60 	bl	800b764 <_Bfree>
 800b0a4:	46c2      	mov	sl, r8
 800b0a6:	9b08      	ldr	r3, [sp, #32]
 800b0a8:	1b9a      	subs	r2, r3, r6
 800b0aa:	d004      	beq.n	800b0b6 <_dtoa_r+0x7b6>
 800b0ac:	4651      	mov	r1, sl
 800b0ae:	4620      	mov	r0, r4
 800b0b0:	f000 fd18 	bl	800bae4 <__pow5mult>
 800b0b4:	4682      	mov	sl, r0
 800b0b6:	2101      	movs	r1, #1
 800b0b8:	4620      	mov	r0, r4
 800b0ba:	f000 fc53 	bl	800b964 <__i2b>
 800b0be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	4606      	mov	r6, r0
 800b0c4:	f340 8081 	ble.w	800b1ca <_dtoa_r+0x8ca>
 800b0c8:	461a      	mov	r2, r3
 800b0ca:	4601      	mov	r1, r0
 800b0cc:	4620      	mov	r0, r4
 800b0ce:	f000 fd09 	bl	800bae4 <__pow5mult>
 800b0d2:	9b07      	ldr	r3, [sp, #28]
 800b0d4:	2b01      	cmp	r3, #1
 800b0d6:	4606      	mov	r6, r0
 800b0d8:	dd7a      	ble.n	800b1d0 <_dtoa_r+0x8d0>
 800b0da:	f04f 0800 	mov.w	r8, #0
 800b0de:	6933      	ldr	r3, [r6, #16]
 800b0e0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800b0e4:	6918      	ldr	r0, [r3, #16]
 800b0e6:	f000 fbef 	bl	800b8c8 <__hi0bits>
 800b0ea:	f1c0 0020 	rsb	r0, r0, #32
 800b0ee:	9b06      	ldr	r3, [sp, #24]
 800b0f0:	4418      	add	r0, r3
 800b0f2:	f010 001f 	ands.w	r0, r0, #31
 800b0f6:	f000 8094 	beq.w	800b222 <_dtoa_r+0x922>
 800b0fa:	f1c0 0320 	rsb	r3, r0, #32
 800b0fe:	2b04      	cmp	r3, #4
 800b100:	f340 8085 	ble.w	800b20e <_dtoa_r+0x90e>
 800b104:	9b05      	ldr	r3, [sp, #20]
 800b106:	f1c0 001c 	rsb	r0, r0, #28
 800b10a:	4403      	add	r3, r0
 800b10c:	9305      	str	r3, [sp, #20]
 800b10e:	9b06      	ldr	r3, [sp, #24]
 800b110:	4403      	add	r3, r0
 800b112:	4405      	add	r5, r0
 800b114:	9306      	str	r3, [sp, #24]
 800b116:	9b05      	ldr	r3, [sp, #20]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	dd05      	ble.n	800b128 <_dtoa_r+0x828>
 800b11c:	4651      	mov	r1, sl
 800b11e:	461a      	mov	r2, r3
 800b120:	4620      	mov	r0, r4
 800b122:	f000 fd39 	bl	800bb98 <__lshift>
 800b126:	4682      	mov	sl, r0
 800b128:	9b06      	ldr	r3, [sp, #24]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	dd05      	ble.n	800b13a <_dtoa_r+0x83a>
 800b12e:	4631      	mov	r1, r6
 800b130:	461a      	mov	r2, r3
 800b132:	4620      	mov	r0, r4
 800b134:	f000 fd30 	bl	800bb98 <__lshift>
 800b138:	4606      	mov	r6, r0
 800b13a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d072      	beq.n	800b226 <_dtoa_r+0x926>
 800b140:	4631      	mov	r1, r6
 800b142:	4650      	mov	r0, sl
 800b144:	f000 fd94 	bl	800bc70 <__mcmp>
 800b148:	2800      	cmp	r0, #0
 800b14a:	da6c      	bge.n	800b226 <_dtoa_r+0x926>
 800b14c:	2300      	movs	r3, #0
 800b14e:	4651      	mov	r1, sl
 800b150:	220a      	movs	r2, #10
 800b152:	4620      	mov	r0, r4
 800b154:	f000 fb28 	bl	800b7a8 <__multadd>
 800b158:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b15a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b15e:	4682      	mov	sl, r0
 800b160:	2b00      	cmp	r3, #0
 800b162:	f000 81b0 	beq.w	800b4c6 <_dtoa_r+0xbc6>
 800b166:	2300      	movs	r3, #0
 800b168:	4639      	mov	r1, r7
 800b16a:	220a      	movs	r2, #10
 800b16c:	4620      	mov	r0, r4
 800b16e:	f000 fb1b 	bl	800b7a8 <__multadd>
 800b172:	9b01      	ldr	r3, [sp, #4]
 800b174:	2b00      	cmp	r3, #0
 800b176:	4607      	mov	r7, r0
 800b178:	f300 8096 	bgt.w	800b2a8 <_dtoa_r+0x9a8>
 800b17c:	9b07      	ldr	r3, [sp, #28]
 800b17e:	2b02      	cmp	r3, #2
 800b180:	dc59      	bgt.n	800b236 <_dtoa_r+0x936>
 800b182:	e091      	b.n	800b2a8 <_dtoa_r+0x9a8>
 800b184:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b186:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b18a:	e758      	b.n	800b03e <_dtoa_r+0x73e>
 800b18c:	9b04      	ldr	r3, [sp, #16]
 800b18e:	1e5e      	subs	r6, r3, #1
 800b190:	9b08      	ldr	r3, [sp, #32]
 800b192:	42b3      	cmp	r3, r6
 800b194:	bfbf      	itttt	lt
 800b196:	9b08      	ldrlt	r3, [sp, #32]
 800b198:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800b19a:	9608      	strlt	r6, [sp, #32]
 800b19c:	1af3      	sublt	r3, r6, r3
 800b19e:	bfb4      	ite	lt
 800b1a0:	18d2      	addlt	r2, r2, r3
 800b1a2:	1b9e      	subge	r6, r3, r6
 800b1a4:	9b04      	ldr	r3, [sp, #16]
 800b1a6:	bfbc      	itt	lt
 800b1a8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800b1aa:	2600      	movlt	r6, #0
 800b1ac:	2b00      	cmp	r3, #0
 800b1ae:	bfb7      	itett	lt
 800b1b0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800b1b4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800b1b8:	1a9d      	sublt	r5, r3, r2
 800b1ba:	2300      	movlt	r3, #0
 800b1bc:	e741      	b.n	800b042 <_dtoa_r+0x742>
 800b1be:	9e08      	ldr	r6, [sp, #32]
 800b1c0:	9d05      	ldr	r5, [sp, #20]
 800b1c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800b1c4:	e748      	b.n	800b058 <_dtoa_r+0x758>
 800b1c6:	9a08      	ldr	r2, [sp, #32]
 800b1c8:	e770      	b.n	800b0ac <_dtoa_r+0x7ac>
 800b1ca:	9b07      	ldr	r3, [sp, #28]
 800b1cc:	2b01      	cmp	r3, #1
 800b1ce:	dc19      	bgt.n	800b204 <_dtoa_r+0x904>
 800b1d0:	9b02      	ldr	r3, [sp, #8]
 800b1d2:	b9bb      	cbnz	r3, 800b204 <_dtoa_r+0x904>
 800b1d4:	9b03      	ldr	r3, [sp, #12]
 800b1d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b1da:	b99b      	cbnz	r3, 800b204 <_dtoa_r+0x904>
 800b1dc:	9b03      	ldr	r3, [sp, #12]
 800b1de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b1e2:	0d1b      	lsrs	r3, r3, #20
 800b1e4:	051b      	lsls	r3, r3, #20
 800b1e6:	b183      	cbz	r3, 800b20a <_dtoa_r+0x90a>
 800b1e8:	9b05      	ldr	r3, [sp, #20]
 800b1ea:	3301      	adds	r3, #1
 800b1ec:	9305      	str	r3, [sp, #20]
 800b1ee:	9b06      	ldr	r3, [sp, #24]
 800b1f0:	3301      	adds	r3, #1
 800b1f2:	9306      	str	r3, [sp, #24]
 800b1f4:	f04f 0801 	mov.w	r8, #1
 800b1f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	f47f af6f 	bne.w	800b0de <_dtoa_r+0x7de>
 800b200:	2001      	movs	r0, #1
 800b202:	e774      	b.n	800b0ee <_dtoa_r+0x7ee>
 800b204:	f04f 0800 	mov.w	r8, #0
 800b208:	e7f6      	b.n	800b1f8 <_dtoa_r+0x8f8>
 800b20a:	4698      	mov	r8, r3
 800b20c:	e7f4      	b.n	800b1f8 <_dtoa_r+0x8f8>
 800b20e:	d082      	beq.n	800b116 <_dtoa_r+0x816>
 800b210:	9a05      	ldr	r2, [sp, #20]
 800b212:	331c      	adds	r3, #28
 800b214:	441a      	add	r2, r3
 800b216:	9205      	str	r2, [sp, #20]
 800b218:	9a06      	ldr	r2, [sp, #24]
 800b21a:	441a      	add	r2, r3
 800b21c:	441d      	add	r5, r3
 800b21e:	9206      	str	r2, [sp, #24]
 800b220:	e779      	b.n	800b116 <_dtoa_r+0x816>
 800b222:	4603      	mov	r3, r0
 800b224:	e7f4      	b.n	800b210 <_dtoa_r+0x910>
 800b226:	9b04      	ldr	r3, [sp, #16]
 800b228:	2b00      	cmp	r3, #0
 800b22a:	dc37      	bgt.n	800b29c <_dtoa_r+0x99c>
 800b22c:	9b07      	ldr	r3, [sp, #28]
 800b22e:	2b02      	cmp	r3, #2
 800b230:	dd34      	ble.n	800b29c <_dtoa_r+0x99c>
 800b232:	9b04      	ldr	r3, [sp, #16]
 800b234:	9301      	str	r3, [sp, #4]
 800b236:	9b01      	ldr	r3, [sp, #4]
 800b238:	b963      	cbnz	r3, 800b254 <_dtoa_r+0x954>
 800b23a:	4631      	mov	r1, r6
 800b23c:	2205      	movs	r2, #5
 800b23e:	4620      	mov	r0, r4
 800b240:	f000 fab2 	bl	800b7a8 <__multadd>
 800b244:	4601      	mov	r1, r0
 800b246:	4606      	mov	r6, r0
 800b248:	4650      	mov	r0, sl
 800b24a:	f000 fd11 	bl	800bc70 <__mcmp>
 800b24e:	2800      	cmp	r0, #0
 800b250:	f73f adbb 	bgt.w	800adca <_dtoa_r+0x4ca>
 800b254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b256:	9d00      	ldr	r5, [sp, #0]
 800b258:	ea6f 0b03 	mvn.w	fp, r3
 800b25c:	f04f 0800 	mov.w	r8, #0
 800b260:	4631      	mov	r1, r6
 800b262:	4620      	mov	r0, r4
 800b264:	f000 fa7e 	bl	800b764 <_Bfree>
 800b268:	2f00      	cmp	r7, #0
 800b26a:	f43f aeab 	beq.w	800afc4 <_dtoa_r+0x6c4>
 800b26e:	f1b8 0f00 	cmp.w	r8, #0
 800b272:	d005      	beq.n	800b280 <_dtoa_r+0x980>
 800b274:	45b8      	cmp	r8, r7
 800b276:	d003      	beq.n	800b280 <_dtoa_r+0x980>
 800b278:	4641      	mov	r1, r8
 800b27a:	4620      	mov	r0, r4
 800b27c:	f000 fa72 	bl	800b764 <_Bfree>
 800b280:	4639      	mov	r1, r7
 800b282:	4620      	mov	r0, r4
 800b284:	f000 fa6e 	bl	800b764 <_Bfree>
 800b288:	e69c      	b.n	800afc4 <_dtoa_r+0x6c4>
 800b28a:	2600      	movs	r6, #0
 800b28c:	4637      	mov	r7, r6
 800b28e:	e7e1      	b.n	800b254 <_dtoa_r+0x954>
 800b290:	46bb      	mov	fp, r7
 800b292:	4637      	mov	r7, r6
 800b294:	e599      	b.n	800adca <_dtoa_r+0x4ca>
 800b296:	bf00      	nop
 800b298:	40240000 	.word	0x40240000
 800b29c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	f000 80c8 	beq.w	800b434 <_dtoa_r+0xb34>
 800b2a4:	9b04      	ldr	r3, [sp, #16]
 800b2a6:	9301      	str	r3, [sp, #4]
 800b2a8:	2d00      	cmp	r5, #0
 800b2aa:	dd05      	ble.n	800b2b8 <_dtoa_r+0x9b8>
 800b2ac:	4639      	mov	r1, r7
 800b2ae:	462a      	mov	r2, r5
 800b2b0:	4620      	mov	r0, r4
 800b2b2:	f000 fc71 	bl	800bb98 <__lshift>
 800b2b6:	4607      	mov	r7, r0
 800b2b8:	f1b8 0f00 	cmp.w	r8, #0
 800b2bc:	d05b      	beq.n	800b376 <_dtoa_r+0xa76>
 800b2be:	6879      	ldr	r1, [r7, #4]
 800b2c0:	4620      	mov	r0, r4
 800b2c2:	f000 fa0f 	bl	800b6e4 <_Balloc>
 800b2c6:	4605      	mov	r5, r0
 800b2c8:	b928      	cbnz	r0, 800b2d6 <_dtoa_r+0x9d6>
 800b2ca:	4b83      	ldr	r3, [pc, #524]	; (800b4d8 <_dtoa_r+0xbd8>)
 800b2cc:	4602      	mov	r2, r0
 800b2ce:	f240 21ef 	movw	r1, #751	; 0x2ef
 800b2d2:	f7ff bb2e 	b.w	800a932 <_dtoa_r+0x32>
 800b2d6:	693a      	ldr	r2, [r7, #16]
 800b2d8:	3202      	adds	r2, #2
 800b2da:	0092      	lsls	r2, r2, #2
 800b2dc:	f107 010c 	add.w	r1, r7, #12
 800b2e0:	300c      	adds	r0, #12
 800b2e2:	f002 fb19 	bl	800d918 <memcpy>
 800b2e6:	2201      	movs	r2, #1
 800b2e8:	4629      	mov	r1, r5
 800b2ea:	4620      	mov	r0, r4
 800b2ec:	f000 fc54 	bl	800bb98 <__lshift>
 800b2f0:	9b00      	ldr	r3, [sp, #0]
 800b2f2:	3301      	adds	r3, #1
 800b2f4:	9304      	str	r3, [sp, #16]
 800b2f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b2fa:	4413      	add	r3, r2
 800b2fc:	9308      	str	r3, [sp, #32]
 800b2fe:	9b02      	ldr	r3, [sp, #8]
 800b300:	f003 0301 	and.w	r3, r3, #1
 800b304:	46b8      	mov	r8, r7
 800b306:	9306      	str	r3, [sp, #24]
 800b308:	4607      	mov	r7, r0
 800b30a:	9b04      	ldr	r3, [sp, #16]
 800b30c:	4631      	mov	r1, r6
 800b30e:	3b01      	subs	r3, #1
 800b310:	4650      	mov	r0, sl
 800b312:	9301      	str	r3, [sp, #4]
 800b314:	f7ff fa6c 	bl	800a7f0 <quorem>
 800b318:	4641      	mov	r1, r8
 800b31a:	9002      	str	r0, [sp, #8]
 800b31c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b320:	4650      	mov	r0, sl
 800b322:	f000 fca5 	bl	800bc70 <__mcmp>
 800b326:	463a      	mov	r2, r7
 800b328:	9005      	str	r0, [sp, #20]
 800b32a:	4631      	mov	r1, r6
 800b32c:	4620      	mov	r0, r4
 800b32e:	f000 fcbb 	bl	800bca8 <__mdiff>
 800b332:	68c2      	ldr	r2, [r0, #12]
 800b334:	4605      	mov	r5, r0
 800b336:	bb02      	cbnz	r2, 800b37a <_dtoa_r+0xa7a>
 800b338:	4601      	mov	r1, r0
 800b33a:	4650      	mov	r0, sl
 800b33c:	f000 fc98 	bl	800bc70 <__mcmp>
 800b340:	4602      	mov	r2, r0
 800b342:	4629      	mov	r1, r5
 800b344:	4620      	mov	r0, r4
 800b346:	9209      	str	r2, [sp, #36]	; 0x24
 800b348:	f000 fa0c 	bl	800b764 <_Bfree>
 800b34c:	9b07      	ldr	r3, [sp, #28]
 800b34e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b350:	9d04      	ldr	r5, [sp, #16]
 800b352:	ea43 0102 	orr.w	r1, r3, r2
 800b356:	9b06      	ldr	r3, [sp, #24]
 800b358:	4319      	orrs	r1, r3
 800b35a:	d110      	bne.n	800b37e <_dtoa_r+0xa7e>
 800b35c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b360:	d029      	beq.n	800b3b6 <_dtoa_r+0xab6>
 800b362:	9b05      	ldr	r3, [sp, #20]
 800b364:	2b00      	cmp	r3, #0
 800b366:	dd02      	ble.n	800b36e <_dtoa_r+0xa6e>
 800b368:	9b02      	ldr	r3, [sp, #8]
 800b36a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800b36e:	9b01      	ldr	r3, [sp, #4]
 800b370:	f883 9000 	strb.w	r9, [r3]
 800b374:	e774      	b.n	800b260 <_dtoa_r+0x960>
 800b376:	4638      	mov	r0, r7
 800b378:	e7ba      	b.n	800b2f0 <_dtoa_r+0x9f0>
 800b37a:	2201      	movs	r2, #1
 800b37c:	e7e1      	b.n	800b342 <_dtoa_r+0xa42>
 800b37e:	9b05      	ldr	r3, [sp, #20]
 800b380:	2b00      	cmp	r3, #0
 800b382:	db04      	blt.n	800b38e <_dtoa_r+0xa8e>
 800b384:	9907      	ldr	r1, [sp, #28]
 800b386:	430b      	orrs	r3, r1
 800b388:	9906      	ldr	r1, [sp, #24]
 800b38a:	430b      	orrs	r3, r1
 800b38c:	d120      	bne.n	800b3d0 <_dtoa_r+0xad0>
 800b38e:	2a00      	cmp	r2, #0
 800b390:	dded      	ble.n	800b36e <_dtoa_r+0xa6e>
 800b392:	4651      	mov	r1, sl
 800b394:	2201      	movs	r2, #1
 800b396:	4620      	mov	r0, r4
 800b398:	f000 fbfe 	bl	800bb98 <__lshift>
 800b39c:	4631      	mov	r1, r6
 800b39e:	4682      	mov	sl, r0
 800b3a0:	f000 fc66 	bl	800bc70 <__mcmp>
 800b3a4:	2800      	cmp	r0, #0
 800b3a6:	dc03      	bgt.n	800b3b0 <_dtoa_r+0xab0>
 800b3a8:	d1e1      	bne.n	800b36e <_dtoa_r+0xa6e>
 800b3aa:	f019 0f01 	tst.w	r9, #1
 800b3ae:	d0de      	beq.n	800b36e <_dtoa_r+0xa6e>
 800b3b0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b3b4:	d1d8      	bne.n	800b368 <_dtoa_r+0xa68>
 800b3b6:	9a01      	ldr	r2, [sp, #4]
 800b3b8:	2339      	movs	r3, #57	; 0x39
 800b3ba:	7013      	strb	r3, [r2, #0]
 800b3bc:	462b      	mov	r3, r5
 800b3be:	461d      	mov	r5, r3
 800b3c0:	3b01      	subs	r3, #1
 800b3c2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b3c6:	2a39      	cmp	r2, #57	; 0x39
 800b3c8:	d06c      	beq.n	800b4a4 <_dtoa_r+0xba4>
 800b3ca:	3201      	adds	r2, #1
 800b3cc:	701a      	strb	r2, [r3, #0]
 800b3ce:	e747      	b.n	800b260 <_dtoa_r+0x960>
 800b3d0:	2a00      	cmp	r2, #0
 800b3d2:	dd07      	ble.n	800b3e4 <_dtoa_r+0xae4>
 800b3d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800b3d8:	d0ed      	beq.n	800b3b6 <_dtoa_r+0xab6>
 800b3da:	9a01      	ldr	r2, [sp, #4]
 800b3dc:	f109 0301 	add.w	r3, r9, #1
 800b3e0:	7013      	strb	r3, [r2, #0]
 800b3e2:	e73d      	b.n	800b260 <_dtoa_r+0x960>
 800b3e4:	9b04      	ldr	r3, [sp, #16]
 800b3e6:	9a08      	ldr	r2, [sp, #32]
 800b3e8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800b3ec:	4293      	cmp	r3, r2
 800b3ee:	d043      	beq.n	800b478 <_dtoa_r+0xb78>
 800b3f0:	4651      	mov	r1, sl
 800b3f2:	2300      	movs	r3, #0
 800b3f4:	220a      	movs	r2, #10
 800b3f6:	4620      	mov	r0, r4
 800b3f8:	f000 f9d6 	bl	800b7a8 <__multadd>
 800b3fc:	45b8      	cmp	r8, r7
 800b3fe:	4682      	mov	sl, r0
 800b400:	f04f 0300 	mov.w	r3, #0
 800b404:	f04f 020a 	mov.w	r2, #10
 800b408:	4641      	mov	r1, r8
 800b40a:	4620      	mov	r0, r4
 800b40c:	d107      	bne.n	800b41e <_dtoa_r+0xb1e>
 800b40e:	f000 f9cb 	bl	800b7a8 <__multadd>
 800b412:	4680      	mov	r8, r0
 800b414:	4607      	mov	r7, r0
 800b416:	9b04      	ldr	r3, [sp, #16]
 800b418:	3301      	adds	r3, #1
 800b41a:	9304      	str	r3, [sp, #16]
 800b41c:	e775      	b.n	800b30a <_dtoa_r+0xa0a>
 800b41e:	f000 f9c3 	bl	800b7a8 <__multadd>
 800b422:	4639      	mov	r1, r7
 800b424:	4680      	mov	r8, r0
 800b426:	2300      	movs	r3, #0
 800b428:	220a      	movs	r2, #10
 800b42a:	4620      	mov	r0, r4
 800b42c:	f000 f9bc 	bl	800b7a8 <__multadd>
 800b430:	4607      	mov	r7, r0
 800b432:	e7f0      	b.n	800b416 <_dtoa_r+0xb16>
 800b434:	9b04      	ldr	r3, [sp, #16]
 800b436:	9301      	str	r3, [sp, #4]
 800b438:	9d00      	ldr	r5, [sp, #0]
 800b43a:	4631      	mov	r1, r6
 800b43c:	4650      	mov	r0, sl
 800b43e:	f7ff f9d7 	bl	800a7f0 <quorem>
 800b442:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800b446:	9b00      	ldr	r3, [sp, #0]
 800b448:	f805 9b01 	strb.w	r9, [r5], #1
 800b44c:	1aea      	subs	r2, r5, r3
 800b44e:	9b01      	ldr	r3, [sp, #4]
 800b450:	4293      	cmp	r3, r2
 800b452:	dd07      	ble.n	800b464 <_dtoa_r+0xb64>
 800b454:	4651      	mov	r1, sl
 800b456:	2300      	movs	r3, #0
 800b458:	220a      	movs	r2, #10
 800b45a:	4620      	mov	r0, r4
 800b45c:	f000 f9a4 	bl	800b7a8 <__multadd>
 800b460:	4682      	mov	sl, r0
 800b462:	e7ea      	b.n	800b43a <_dtoa_r+0xb3a>
 800b464:	9b01      	ldr	r3, [sp, #4]
 800b466:	2b00      	cmp	r3, #0
 800b468:	bfc8      	it	gt
 800b46a:	461d      	movgt	r5, r3
 800b46c:	9b00      	ldr	r3, [sp, #0]
 800b46e:	bfd8      	it	le
 800b470:	2501      	movle	r5, #1
 800b472:	441d      	add	r5, r3
 800b474:	f04f 0800 	mov.w	r8, #0
 800b478:	4651      	mov	r1, sl
 800b47a:	2201      	movs	r2, #1
 800b47c:	4620      	mov	r0, r4
 800b47e:	f000 fb8b 	bl	800bb98 <__lshift>
 800b482:	4631      	mov	r1, r6
 800b484:	4682      	mov	sl, r0
 800b486:	f000 fbf3 	bl	800bc70 <__mcmp>
 800b48a:	2800      	cmp	r0, #0
 800b48c:	dc96      	bgt.n	800b3bc <_dtoa_r+0xabc>
 800b48e:	d102      	bne.n	800b496 <_dtoa_r+0xb96>
 800b490:	f019 0f01 	tst.w	r9, #1
 800b494:	d192      	bne.n	800b3bc <_dtoa_r+0xabc>
 800b496:	462b      	mov	r3, r5
 800b498:	461d      	mov	r5, r3
 800b49a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b49e:	2a30      	cmp	r2, #48	; 0x30
 800b4a0:	d0fa      	beq.n	800b498 <_dtoa_r+0xb98>
 800b4a2:	e6dd      	b.n	800b260 <_dtoa_r+0x960>
 800b4a4:	9a00      	ldr	r2, [sp, #0]
 800b4a6:	429a      	cmp	r2, r3
 800b4a8:	d189      	bne.n	800b3be <_dtoa_r+0xabe>
 800b4aa:	f10b 0b01 	add.w	fp, fp, #1
 800b4ae:	2331      	movs	r3, #49	; 0x31
 800b4b0:	e796      	b.n	800b3e0 <_dtoa_r+0xae0>
 800b4b2:	4b0a      	ldr	r3, [pc, #40]	; (800b4dc <_dtoa_r+0xbdc>)
 800b4b4:	f7ff ba99 	b.w	800a9ea <_dtoa_r+0xea>
 800b4b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	f47f aa6d 	bne.w	800a99a <_dtoa_r+0x9a>
 800b4c0:	4b07      	ldr	r3, [pc, #28]	; (800b4e0 <_dtoa_r+0xbe0>)
 800b4c2:	f7ff ba92 	b.w	800a9ea <_dtoa_r+0xea>
 800b4c6:	9b01      	ldr	r3, [sp, #4]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	dcb5      	bgt.n	800b438 <_dtoa_r+0xb38>
 800b4cc:	9b07      	ldr	r3, [sp, #28]
 800b4ce:	2b02      	cmp	r3, #2
 800b4d0:	f73f aeb1 	bgt.w	800b236 <_dtoa_r+0x936>
 800b4d4:	e7b0      	b.n	800b438 <_dtoa_r+0xb38>
 800b4d6:	bf00      	nop
 800b4d8:	0800e893 	.word	0x0800e893
 800b4dc:	0800eb78 	.word	0x0800eb78
 800b4e0:	0800e817 	.word	0x0800e817

0800b4e4 <_free_r>:
 800b4e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b4e6:	2900      	cmp	r1, #0
 800b4e8:	d044      	beq.n	800b574 <_free_r+0x90>
 800b4ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b4ee:	9001      	str	r0, [sp, #4]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	f1a1 0404 	sub.w	r4, r1, #4
 800b4f6:	bfb8      	it	lt
 800b4f8:	18e4      	addlt	r4, r4, r3
 800b4fa:	f000 f8e7 	bl	800b6cc <__malloc_lock>
 800b4fe:	4a1e      	ldr	r2, [pc, #120]	; (800b578 <_free_r+0x94>)
 800b500:	9801      	ldr	r0, [sp, #4]
 800b502:	6813      	ldr	r3, [r2, #0]
 800b504:	b933      	cbnz	r3, 800b514 <_free_r+0x30>
 800b506:	6063      	str	r3, [r4, #4]
 800b508:	6014      	str	r4, [r2, #0]
 800b50a:	b003      	add	sp, #12
 800b50c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b510:	f000 b8e2 	b.w	800b6d8 <__malloc_unlock>
 800b514:	42a3      	cmp	r3, r4
 800b516:	d908      	bls.n	800b52a <_free_r+0x46>
 800b518:	6825      	ldr	r5, [r4, #0]
 800b51a:	1961      	adds	r1, r4, r5
 800b51c:	428b      	cmp	r3, r1
 800b51e:	bf01      	itttt	eq
 800b520:	6819      	ldreq	r1, [r3, #0]
 800b522:	685b      	ldreq	r3, [r3, #4]
 800b524:	1949      	addeq	r1, r1, r5
 800b526:	6021      	streq	r1, [r4, #0]
 800b528:	e7ed      	b.n	800b506 <_free_r+0x22>
 800b52a:	461a      	mov	r2, r3
 800b52c:	685b      	ldr	r3, [r3, #4]
 800b52e:	b10b      	cbz	r3, 800b534 <_free_r+0x50>
 800b530:	42a3      	cmp	r3, r4
 800b532:	d9fa      	bls.n	800b52a <_free_r+0x46>
 800b534:	6811      	ldr	r1, [r2, #0]
 800b536:	1855      	adds	r5, r2, r1
 800b538:	42a5      	cmp	r5, r4
 800b53a:	d10b      	bne.n	800b554 <_free_r+0x70>
 800b53c:	6824      	ldr	r4, [r4, #0]
 800b53e:	4421      	add	r1, r4
 800b540:	1854      	adds	r4, r2, r1
 800b542:	42a3      	cmp	r3, r4
 800b544:	6011      	str	r1, [r2, #0]
 800b546:	d1e0      	bne.n	800b50a <_free_r+0x26>
 800b548:	681c      	ldr	r4, [r3, #0]
 800b54a:	685b      	ldr	r3, [r3, #4]
 800b54c:	6053      	str	r3, [r2, #4]
 800b54e:	440c      	add	r4, r1
 800b550:	6014      	str	r4, [r2, #0]
 800b552:	e7da      	b.n	800b50a <_free_r+0x26>
 800b554:	d902      	bls.n	800b55c <_free_r+0x78>
 800b556:	230c      	movs	r3, #12
 800b558:	6003      	str	r3, [r0, #0]
 800b55a:	e7d6      	b.n	800b50a <_free_r+0x26>
 800b55c:	6825      	ldr	r5, [r4, #0]
 800b55e:	1961      	adds	r1, r4, r5
 800b560:	428b      	cmp	r3, r1
 800b562:	bf04      	itt	eq
 800b564:	6819      	ldreq	r1, [r3, #0]
 800b566:	685b      	ldreq	r3, [r3, #4]
 800b568:	6063      	str	r3, [r4, #4]
 800b56a:	bf04      	itt	eq
 800b56c:	1949      	addeq	r1, r1, r5
 800b56e:	6021      	streq	r1, [r4, #0]
 800b570:	6054      	str	r4, [r2, #4]
 800b572:	e7ca      	b.n	800b50a <_free_r+0x26>
 800b574:	b003      	add	sp, #12
 800b576:	bd30      	pop	{r4, r5, pc}
 800b578:	20000618 	.word	0x20000618

0800b57c <malloc>:
 800b57c:	4b02      	ldr	r3, [pc, #8]	; (800b588 <malloc+0xc>)
 800b57e:	4601      	mov	r1, r0
 800b580:	6818      	ldr	r0, [r3, #0]
 800b582:	f000 b823 	b.w	800b5cc <_malloc_r>
 800b586:	bf00      	nop
 800b588:	20000068 	.word	0x20000068

0800b58c <sbrk_aligned>:
 800b58c:	b570      	push	{r4, r5, r6, lr}
 800b58e:	4e0e      	ldr	r6, [pc, #56]	; (800b5c8 <sbrk_aligned+0x3c>)
 800b590:	460c      	mov	r4, r1
 800b592:	6831      	ldr	r1, [r6, #0]
 800b594:	4605      	mov	r5, r0
 800b596:	b911      	cbnz	r1, 800b59e <sbrk_aligned+0x12>
 800b598:	f002 f9ae 	bl	800d8f8 <_sbrk_r>
 800b59c:	6030      	str	r0, [r6, #0]
 800b59e:	4621      	mov	r1, r4
 800b5a0:	4628      	mov	r0, r5
 800b5a2:	f002 f9a9 	bl	800d8f8 <_sbrk_r>
 800b5a6:	1c43      	adds	r3, r0, #1
 800b5a8:	d00a      	beq.n	800b5c0 <sbrk_aligned+0x34>
 800b5aa:	1cc4      	adds	r4, r0, #3
 800b5ac:	f024 0403 	bic.w	r4, r4, #3
 800b5b0:	42a0      	cmp	r0, r4
 800b5b2:	d007      	beq.n	800b5c4 <sbrk_aligned+0x38>
 800b5b4:	1a21      	subs	r1, r4, r0
 800b5b6:	4628      	mov	r0, r5
 800b5b8:	f002 f99e 	bl	800d8f8 <_sbrk_r>
 800b5bc:	3001      	adds	r0, #1
 800b5be:	d101      	bne.n	800b5c4 <sbrk_aligned+0x38>
 800b5c0:	f04f 34ff 	mov.w	r4, #4294967295
 800b5c4:	4620      	mov	r0, r4
 800b5c6:	bd70      	pop	{r4, r5, r6, pc}
 800b5c8:	2000061c 	.word	0x2000061c

0800b5cc <_malloc_r>:
 800b5cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5d0:	1ccd      	adds	r5, r1, #3
 800b5d2:	f025 0503 	bic.w	r5, r5, #3
 800b5d6:	3508      	adds	r5, #8
 800b5d8:	2d0c      	cmp	r5, #12
 800b5da:	bf38      	it	cc
 800b5dc:	250c      	movcc	r5, #12
 800b5de:	2d00      	cmp	r5, #0
 800b5e0:	4607      	mov	r7, r0
 800b5e2:	db01      	blt.n	800b5e8 <_malloc_r+0x1c>
 800b5e4:	42a9      	cmp	r1, r5
 800b5e6:	d905      	bls.n	800b5f4 <_malloc_r+0x28>
 800b5e8:	230c      	movs	r3, #12
 800b5ea:	603b      	str	r3, [r7, #0]
 800b5ec:	2600      	movs	r6, #0
 800b5ee:	4630      	mov	r0, r6
 800b5f0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5f4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800b6c8 <_malloc_r+0xfc>
 800b5f8:	f000 f868 	bl	800b6cc <__malloc_lock>
 800b5fc:	f8d8 3000 	ldr.w	r3, [r8]
 800b600:	461c      	mov	r4, r3
 800b602:	bb5c      	cbnz	r4, 800b65c <_malloc_r+0x90>
 800b604:	4629      	mov	r1, r5
 800b606:	4638      	mov	r0, r7
 800b608:	f7ff ffc0 	bl	800b58c <sbrk_aligned>
 800b60c:	1c43      	adds	r3, r0, #1
 800b60e:	4604      	mov	r4, r0
 800b610:	d155      	bne.n	800b6be <_malloc_r+0xf2>
 800b612:	f8d8 4000 	ldr.w	r4, [r8]
 800b616:	4626      	mov	r6, r4
 800b618:	2e00      	cmp	r6, #0
 800b61a:	d145      	bne.n	800b6a8 <_malloc_r+0xdc>
 800b61c:	2c00      	cmp	r4, #0
 800b61e:	d048      	beq.n	800b6b2 <_malloc_r+0xe6>
 800b620:	6823      	ldr	r3, [r4, #0]
 800b622:	4631      	mov	r1, r6
 800b624:	4638      	mov	r0, r7
 800b626:	eb04 0903 	add.w	r9, r4, r3
 800b62a:	f002 f965 	bl	800d8f8 <_sbrk_r>
 800b62e:	4581      	cmp	r9, r0
 800b630:	d13f      	bne.n	800b6b2 <_malloc_r+0xe6>
 800b632:	6821      	ldr	r1, [r4, #0]
 800b634:	1a6d      	subs	r5, r5, r1
 800b636:	4629      	mov	r1, r5
 800b638:	4638      	mov	r0, r7
 800b63a:	f7ff ffa7 	bl	800b58c <sbrk_aligned>
 800b63e:	3001      	adds	r0, #1
 800b640:	d037      	beq.n	800b6b2 <_malloc_r+0xe6>
 800b642:	6823      	ldr	r3, [r4, #0]
 800b644:	442b      	add	r3, r5
 800b646:	6023      	str	r3, [r4, #0]
 800b648:	f8d8 3000 	ldr.w	r3, [r8]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d038      	beq.n	800b6c2 <_malloc_r+0xf6>
 800b650:	685a      	ldr	r2, [r3, #4]
 800b652:	42a2      	cmp	r2, r4
 800b654:	d12b      	bne.n	800b6ae <_malloc_r+0xe2>
 800b656:	2200      	movs	r2, #0
 800b658:	605a      	str	r2, [r3, #4]
 800b65a:	e00f      	b.n	800b67c <_malloc_r+0xb0>
 800b65c:	6822      	ldr	r2, [r4, #0]
 800b65e:	1b52      	subs	r2, r2, r5
 800b660:	d41f      	bmi.n	800b6a2 <_malloc_r+0xd6>
 800b662:	2a0b      	cmp	r2, #11
 800b664:	d917      	bls.n	800b696 <_malloc_r+0xca>
 800b666:	1961      	adds	r1, r4, r5
 800b668:	42a3      	cmp	r3, r4
 800b66a:	6025      	str	r5, [r4, #0]
 800b66c:	bf18      	it	ne
 800b66e:	6059      	strne	r1, [r3, #4]
 800b670:	6863      	ldr	r3, [r4, #4]
 800b672:	bf08      	it	eq
 800b674:	f8c8 1000 	streq.w	r1, [r8]
 800b678:	5162      	str	r2, [r4, r5]
 800b67a:	604b      	str	r3, [r1, #4]
 800b67c:	4638      	mov	r0, r7
 800b67e:	f104 060b 	add.w	r6, r4, #11
 800b682:	f000 f829 	bl	800b6d8 <__malloc_unlock>
 800b686:	f026 0607 	bic.w	r6, r6, #7
 800b68a:	1d23      	adds	r3, r4, #4
 800b68c:	1af2      	subs	r2, r6, r3
 800b68e:	d0ae      	beq.n	800b5ee <_malloc_r+0x22>
 800b690:	1b9b      	subs	r3, r3, r6
 800b692:	50a3      	str	r3, [r4, r2]
 800b694:	e7ab      	b.n	800b5ee <_malloc_r+0x22>
 800b696:	42a3      	cmp	r3, r4
 800b698:	6862      	ldr	r2, [r4, #4]
 800b69a:	d1dd      	bne.n	800b658 <_malloc_r+0x8c>
 800b69c:	f8c8 2000 	str.w	r2, [r8]
 800b6a0:	e7ec      	b.n	800b67c <_malloc_r+0xb0>
 800b6a2:	4623      	mov	r3, r4
 800b6a4:	6864      	ldr	r4, [r4, #4]
 800b6a6:	e7ac      	b.n	800b602 <_malloc_r+0x36>
 800b6a8:	4634      	mov	r4, r6
 800b6aa:	6876      	ldr	r6, [r6, #4]
 800b6ac:	e7b4      	b.n	800b618 <_malloc_r+0x4c>
 800b6ae:	4613      	mov	r3, r2
 800b6b0:	e7cc      	b.n	800b64c <_malloc_r+0x80>
 800b6b2:	230c      	movs	r3, #12
 800b6b4:	603b      	str	r3, [r7, #0]
 800b6b6:	4638      	mov	r0, r7
 800b6b8:	f000 f80e 	bl	800b6d8 <__malloc_unlock>
 800b6bc:	e797      	b.n	800b5ee <_malloc_r+0x22>
 800b6be:	6025      	str	r5, [r4, #0]
 800b6c0:	e7dc      	b.n	800b67c <_malloc_r+0xb0>
 800b6c2:	605b      	str	r3, [r3, #4]
 800b6c4:	deff      	udf	#255	; 0xff
 800b6c6:	bf00      	nop
 800b6c8:	20000618 	.word	0x20000618

0800b6cc <__malloc_lock>:
 800b6cc:	4801      	ldr	r0, [pc, #4]	; (800b6d4 <__malloc_lock+0x8>)
 800b6ce:	f7ff b886 	b.w	800a7de <__retarget_lock_acquire_recursive>
 800b6d2:	bf00      	nop
 800b6d4:	20000614 	.word	0x20000614

0800b6d8 <__malloc_unlock>:
 800b6d8:	4801      	ldr	r0, [pc, #4]	; (800b6e0 <__malloc_unlock+0x8>)
 800b6da:	f7ff b881 	b.w	800a7e0 <__retarget_lock_release_recursive>
 800b6de:	bf00      	nop
 800b6e0:	20000614 	.word	0x20000614

0800b6e4 <_Balloc>:
 800b6e4:	b570      	push	{r4, r5, r6, lr}
 800b6e6:	69c6      	ldr	r6, [r0, #28]
 800b6e8:	4604      	mov	r4, r0
 800b6ea:	460d      	mov	r5, r1
 800b6ec:	b976      	cbnz	r6, 800b70c <_Balloc+0x28>
 800b6ee:	2010      	movs	r0, #16
 800b6f0:	f7ff ff44 	bl	800b57c <malloc>
 800b6f4:	4602      	mov	r2, r0
 800b6f6:	61e0      	str	r0, [r4, #28]
 800b6f8:	b920      	cbnz	r0, 800b704 <_Balloc+0x20>
 800b6fa:	4b18      	ldr	r3, [pc, #96]	; (800b75c <_Balloc+0x78>)
 800b6fc:	4818      	ldr	r0, [pc, #96]	; (800b760 <_Balloc+0x7c>)
 800b6fe:	216b      	movs	r1, #107	; 0x6b
 800b700:	f002 f922 	bl	800d948 <__assert_func>
 800b704:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b708:	6006      	str	r6, [r0, #0]
 800b70a:	60c6      	str	r6, [r0, #12]
 800b70c:	69e6      	ldr	r6, [r4, #28]
 800b70e:	68f3      	ldr	r3, [r6, #12]
 800b710:	b183      	cbz	r3, 800b734 <_Balloc+0x50>
 800b712:	69e3      	ldr	r3, [r4, #28]
 800b714:	68db      	ldr	r3, [r3, #12]
 800b716:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800b71a:	b9b8      	cbnz	r0, 800b74c <_Balloc+0x68>
 800b71c:	2101      	movs	r1, #1
 800b71e:	fa01 f605 	lsl.w	r6, r1, r5
 800b722:	1d72      	adds	r2, r6, #5
 800b724:	0092      	lsls	r2, r2, #2
 800b726:	4620      	mov	r0, r4
 800b728:	f002 f92c 	bl	800d984 <_calloc_r>
 800b72c:	b160      	cbz	r0, 800b748 <_Balloc+0x64>
 800b72e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800b732:	e00e      	b.n	800b752 <_Balloc+0x6e>
 800b734:	2221      	movs	r2, #33	; 0x21
 800b736:	2104      	movs	r1, #4
 800b738:	4620      	mov	r0, r4
 800b73a:	f002 f923 	bl	800d984 <_calloc_r>
 800b73e:	69e3      	ldr	r3, [r4, #28]
 800b740:	60f0      	str	r0, [r6, #12]
 800b742:	68db      	ldr	r3, [r3, #12]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d1e4      	bne.n	800b712 <_Balloc+0x2e>
 800b748:	2000      	movs	r0, #0
 800b74a:	bd70      	pop	{r4, r5, r6, pc}
 800b74c:	6802      	ldr	r2, [r0, #0]
 800b74e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800b752:	2300      	movs	r3, #0
 800b754:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b758:	e7f7      	b.n	800b74a <_Balloc+0x66>
 800b75a:	bf00      	nop
 800b75c:	0800e824 	.word	0x0800e824
 800b760:	0800e8a4 	.word	0x0800e8a4

0800b764 <_Bfree>:
 800b764:	b570      	push	{r4, r5, r6, lr}
 800b766:	69c6      	ldr	r6, [r0, #28]
 800b768:	4605      	mov	r5, r0
 800b76a:	460c      	mov	r4, r1
 800b76c:	b976      	cbnz	r6, 800b78c <_Bfree+0x28>
 800b76e:	2010      	movs	r0, #16
 800b770:	f7ff ff04 	bl	800b57c <malloc>
 800b774:	4602      	mov	r2, r0
 800b776:	61e8      	str	r0, [r5, #28]
 800b778:	b920      	cbnz	r0, 800b784 <_Bfree+0x20>
 800b77a:	4b09      	ldr	r3, [pc, #36]	; (800b7a0 <_Bfree+0x3c>)
 800b77c:	4809      	ldr	r0, [pc, #36]	; (800b7a4 <_Bfree+0x40>)
 800b77e:	218f      	movs	r1, #143	; 0x8f
 800b780:	f002 f8e2 	bl	800d948 <__assert_func>
 800b784:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800b788:	6006      	str	r6, [r0, #0]
 800b78a:	60c6      	str	r6, [r0, #12]
 800b78c:	b13c      	cbz	r4, 800b79e <_Bfree+0x3a>
 800b78e:	69eb      	ldr	r3, [r5, #28]
 800b790:	6862      	ldr	r2, [r4, #4]
 800b792:	68db      	ldr	r3, [r3, #12]
 800b794:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b798:	6021      	str	r1, [r4, #0]
 800b79a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800b79e:	bd70      	pop	{r4, r5, r6, pc}
 800b7a0:	0800e824 	.word	0x0800e824
 800b7a4:	0800e8a4 	.word	0x0800e8a4

0800b7a8 <__multadd>:
 800b7a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b7ac:	690d      	ldr	r5, [r1, #16]
 800b7ae:	4607      	mov	r7, r0
 800b7b0:	460c      	mov	r4, r1
 800b7b2:	461e      	mov	r6, r3
 800b7b4:	f101 0c14 	add.w	ip, r1, #20
 800b7b8:	2000      	movs	r0, #0
 800b7ba:	f8dc 3000 	ldr.w	r3, [ip]
 800b7be:	b299      	uxth	r1, r3
 800b7c0:	fb02 6101 	mla	r1, r2, r1, r6
 800b7c4:	0c1e      	lsrs	r6, r3, #16
 800b7c6:	0c0b      	lsrs	r3, r1, #16
 800b7c8:	fb02 3306 	mla	r3, r2, r6, r3
 800b7cc:	b289      	uxth	r1, r1
 800b7ce:	3001      	adds	r0, #1
 800b7d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800b7d4:	4285      	cmp	r5, r0
 800b7d6:	f84c 1b04 	str.w	r1, [ip], #4
 800b7da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800b7de:	dcec      	bgt.n	800b7ba <__multadd+0x12>
 800b7e0:	b30e      	cbz	r6, 800b826 <__multadd+0x7e>
 800b7e2:	68a3      	ldr	r3, [r4, #8]
 800b7e4:	42ab      	cmp	r3, r5
 800b7e6:	dc19      	bgt.n	800b81c <__multadd+0x74>
 800b7e8:	6861      	ldr	r1, [r4, #4]
 800b7ea:	4638      	mov	r0, r7
 800b7ec:	3101      	adds	r1, #1
 800b7ee:	f7ff ff79 	bl	800b6e4 <_Balloc>
 800b7f2:	4680      	mov	r8, r0
 800b7f4:	b928      	cbnz	r0, 800b802 <__multadd+0x5a>
 800b7f6:	4602      	mov	r2, r0
 800b7f8:	4b0c      	ldr	r3, [pc, #48]	; (800b82c <__multadd+0x84>)
 800b7fa:	480d      	ldr	r0, [pc, #52]	; (800b830 <__multadd+0x88>)
 800b7fc:	21ba      	movs	r1, #186	; 0xba
 800b7fe:	f002 f8a3 	bl	800d948 <__assert_func>
 800b802:	6922      	ldr	r2, [r4, #16]
 800b804:	3202      	adds	r2, #2
 800b806:	f104 010c 	add.w	r1, r4, #12
 800b80a:	0092      	lsls	r2, r2, #2
 800b80c:	300c      	adds	r0, #12
 800b80e:	f002 f883 	bl	800d918 <memcpy>
 800b812:	4621      	mov	r1, r4
 800b814:	4638      	mov	r0, r7
 800b816:	f7ff ffa5 	bl	800b764 <_Bfree>
 800b81a:	4644      	mov	r4, r8
 800b81c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b820:	3501      	adds	r5, #1
 800b822:	615e      	str	r6, [r3, #20]
 800b824:	6125      	str	r5, [r4, #16]
 800b826:	4620      	mov	r0, r4
 800b828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b82c:	0800e893 	.word	0x0800e893
 800b830:	0800e8a4 	.word	0x0800e8a4

0800b834 <__s2b>:
 800b834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b838:	460c      	mov	r4, r1
 800b83a:	4615      	mov	r5, r2
 800b83c:	461f      	mov	r7, r3
 800b83e:	2209      	movs	r2, #9
 800b840:	3308      	adds	r3, #8
 800b842:	4606      	mov	r6, r0
 800b844:	fb93 f3f2 	sdiv	r3, r3, r2
 800b848:	2100      	movs	r1, #0
 800b84a:	2201      	movs	r2, #1
 800b84c:	429a      	cmp	r2, r3
 800b84e:	db09      	blt.n	800b864 <__s2b+0x30>
 800b850:	4630      	mov	r0, r6
 800b852:	f7ff ff47 	bl	800b6e4 <_Balloc>
 800b856:	b940      	cbnz	r0, 800b86a <__s2b+0x36>
 800b858:	4602      	mov	r2, r0
 800b85a:	4b19      	ldr	r3, [pc, #100]	; (800b8c0 <__s2b+0x8c>)
 800b85c:	4819      	ldr	r0, [pc, #100]	; (800b8c4 <__s2b+0x90>)
 800b85e:	21d3      	movs	r1, #211	; 0xd3
 800b860:	f002 f872 	bl	800d948 <__assert_func>
 800b864:	0052      	lsls	r2, r2, #1
 800b866:	3101      	adds	r1, #1
 800b868:	e7f0      	b.n	800b84c <__s2b+0x18>
 800b86a:	9b08      	ldr	r3, [sp, #32]
 800b86c:	6143      	str	r3, [r0, #20]
 800b86e:	2d09      	cmp	r5, #9
 800b870:	f04f 0301 	mov.w	r3, #1
 800b874:	6103      	str	r3, [r0, #16]
 800b876:	dd16      	ble.n	800b8a6 <__s2b+0x72>
 800b878:	f104 0909 	add.w	r9, r4, #9
 800b87c:	46c8      	mov	r8, r9
 800b87e:	442c      	add	r4, r5
 800b880:	f818 3b01 	ldrb.w	r3, [r8], #1
 800b884:	4601      	mov	r1, r0
 800b886:	3b30      	subs	r3, #48	; 0x30
 800b888:	220a      	movs	r2, #10
 800b88a:	4630      	mov	r0, r6
 800b88c:	f7ff ff8c 	bl	800b7a8 <__multadd>
 800b890:	45a0      	cmp	r8, r4
 800b892:	d1f5      	bne.n	800b880 <__s2b+0x4c>
 800b894:	f1a5 0408 	sub.w	r4, r5, #8
 800b898:	444c      	add	r4, r9
 800b89a:	1b2d      	subs	r5, r5, r4
 800b89c:	1963      	adds	r3, r4, r5
 800b89e:	42bb      	cmp	r3, r7
 800b8a0:	db04      	blt.n	800b8ac <__s2b+0x78>
 800b8a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b8a6:	340a      	adds	r4, #10
 800b8a8:	2509      	movs	r5, #9
 800b8aa:	e7f6      	b.n	800b89a <__s2b+0x66>
 800b8ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 800b8b0:	4601      	mov	r1, r0
 800b8b2:	3b30      	subs	r3, #48	; 0x30
 800b8b4:	220a      	movs	r2, #10
 800b8b6:	4630      	mov	r0, r6
 800b8b8:	f7ff ff76 	bl	800b7a8 <__multadd>
 800b8bc:	e7ee      	b.n	800b89c <__s2b+0x68>
 800b8be:	bf00      	nop
 800b8c0:	0800e893 	.word	0x0800e893
 800b8c4:	0800e8a4 	.word	0x0800e8a4

0800b8c8 <__hi0bits>:
 800b8c8:	0c03      	lsrs	r3, r0, #16
 800b8ca:	041b      	lsls	r3, r3, #16
 800b8cc:	b9d3      	cbnz	r3, 800b904 <__hi0bits+0x3c>
 800b8ce:	0400      	lsls	r0, r0, #16
 800b8d0:	2310      	movs	r3, #16
 800b8d2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800b8d6:	bf04      	itt	eq
 800b8d8:	0200      	lsleq	r0, r0, #8
 800b8da:	3308      	addeq	r3, #8
 800b8dc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800b8e0:	bf04      	itt	eq
 800b8e2:	0100      	lsleq	r0, r0, #4
 800b8e4:	3304      	addeq	r3, #4
 800b8e6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800b8ea:	bf04      	itt	eq
 800b8ec:	0080      	lsleq	r0, r0, #2
 800b8ee:	3302      	addeq	r3, #2
 800b8f0:	2800      	cmp	r0, #0
 800b8f2:	db05      	blt.n	800b900 <__hi0bits+0x38>
 800b8f4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800b8f8:	f103 0301 	add.w	r3, r3, #1
 800b8fc:	bf08      	it	eq
 800b8fe:	2320      	moveq	r3, #32
 800b900:	4618      	mov	r0, r3
 800b902:	4770      	bx	lr
 800b904:	2300      	movs	r3, #0
 800b906:	e7e4      	b.n	800b8d2 <__hi0bits+0xa>

0800b908 <__lo0bits>:
 800b908:	6803      	ldr	r3, [r0, #0]
 800b90a:	f013 0207 	ands.w	r2, r3, #7
 800b90e:	d00c      	beq.n	800b92a <__lo0bits+0x22>
 800b910:	07d9      	lsls	r1, r3, #31
 800b912:	d422      	bmi.n	800b95a <__lo0bits+0x52>
 800b914:	079a      	lsls	r2, r3, #30
 800b916:	bf49      	itett	mi
 800b918:	085b      	lsrmi	r3, r3, #1
 800b91a:	089b      	lsrpl	r3, r3, #2
 800b91c:	6003      	strmi	r3, [r0, #0]
 800b91e:	2201      	movmi	r2, #1
 800b920:	bf5c      	itt	pl
 800b922:	6003      	strpl	r3, [r0, #0]
 800b924:	2202      	movpl	r2, #2
 800b926:	4610      	mov	r0, r2
 800b928:	4770      	bx	lr
 800b92a:	b299      	uxth	r1, r3
 800b92c:	b909      	cbnz	r1, 800b932 <__lo0bits+0x2a>
 800b92e:	0c1b      	lsrs	r3, r3, #16
 800b930:	2210      	movs	r2, #16
 800b932:	b2d9      	uxtb	r1, r3
 800b934:	b909      	cbnz	r1, 800b93a <__lo0bits+0x32>
 800b936:	3208      	adds	r2, #8
 800b938:	0a1b      	lsrs	r3, r3, #8
 800b93a:	0719      	lsls	r1, r3, #28
 800b93c:	bf04      	itt	eq
 800b93e:	091b      	lsreq	r3, r3, #4
 800b940:	3204      	addeq	r2, #4
 800b942:	0799      	lsls	r1, r3, #30
 800b944:	bf04      	itt	eq
 800b946:	089b      	lsreq	r3, r3, #2
 800b948:	3202      	addeq	r2, #2
 800b94a:	07d9      	lsls	r1, r3, #31
 800b94c:	d403      	bmi.n	800b956 <__lo0bits+0x4e>
 800b94e:	085b      	lsrs	r3, r3, #1
 800b950:	f102 0201 	add.w	r2, r2, #1
 800b954:	d003      	beq.n	800b95e <__lo0bits+0x56>
 800b956:	6003      	str	r3, [r0, #0]
 800b958:	e7e5      	b.n	800b926 <__lo0bits+0x1e>
 800b95a:	2200      	movs	r2, #0
 800b95c:	e7e3      	b.n	800b926 <__lo0bits+0x1e>
 800b95e:	2220      	movs	r2, #32
 800b960:	e7e1      	b.n	800b926 <__lo0bits+0x1e>
	...

0800b964 <__i2b>:
 800b964:	b510      	push	{r4, lr}
 800b966:	460c      	mov	r4, r1
 800b968:	2101      	movs	r1, #1
 800b96a:	f7ff febb 	bl	800b6e4 <_Balloc>
 800b96e:	4602      	mov	r2, r0
 800b970:	b928      	cbnz	r0, 800b97e <__i2b+0x1a>
 800b972:	4b05      	ldr	r3, [pc, #20]	; (800b988 <__i2b+0x24>)
 800b974:	4805      	ldr	r0, [pc, #20]	; (800b98c <__i2b+0x28>)
 800b976:	f240 1145 	movw	r1, #325	; 0x145
 800b97a:	f001 ffe5 	bl	800d948 <__assert_func>
 800b97e:	2301      	movs	r3, #1
 800b980:	6144      	str	r4, [r0, #20]
 800b982:	6103      	str	r3, [r0, #16]
 800b984:	bd10      	pop	{r4, pc}
 800b986:	bf00      	nop
 800b988:	0800e893 	.word	0x0800e893
 800b98c:	0800e8a4 	.word	0x0800e8a4

0800b990 <__multiply>:
 800b990:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b994:	4691      	mov	r9, r2
 800b996:	690a      	ldr	r2, [r1, #16]
 800b998:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800b99c:	429a      	cmp	r2, r3
 800b99e:	bfb8      	it	lt
 800b9a0:	460b      	movlt	r3, r1
 800b9a2:	460c      	mov	r4, r1
 800b9a4:	bfbc      	itt	lt
 800b9a6:	464c      	movlt	r4, r9
 800b9a8:	4699      	movlt	r9, r3
 800b9aa:	6927      	ldr	r7, [r4, #16]
 800b9ac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800b9b0:	68a3      	ldr	r3, [r4, #8]
 800b9b2:	6861      	ldr	r1, [r4, #4]
 800b9b4:	eb07 060a 	add.w	r6, r7, sl
 800b9b8:	42b3      	cmp	r3, r6
 800b9ba:	b085      	sub	sp, #20
 800b9bc:	bfb8      	it	lt
 800b9be:	3101      	addlt	r1, #1
 800b9c0:	f7ff fe90 	bl	800b6e4 <_Balloc>
 800b9c4:	b930      	cbnz	r0, 800b9d4 <__multiply+0x44>
 800b9c6:	4602      	mov	r2, r0
 800b9c8:	4b44      	ldr	r3, [pc, #272]	; (800badc <__multiply+0x14c>)
 800b9ca:	4845      	ldr	r0, [pc, #276]	; (800bae0 <__multiply+0x150>)
 800b9cc:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800b9d0:	f001 ffba 	bl	800d948 <__assert_func>
 800b9d4:	f100 0514 	add.w	r5, r0, #20
 800b9d8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800b9dc:	462b      	mov	r3, r5
 800b9de:	2200      	movs	r2, #0
 800b9e0:	4543      	cmp	r3, r8
 800b9e2:	d321      	bcc.n	800ba28 <__multiply+0x98>
 800b9e4:	f104 0314 	add.w	r3, r4, #20
 800b9e8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800b9ec:	f109 0314 	add.w	r3, r9, #20
 800b9f0:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800b9f4:	9202      	str	r2, [sp, #8]
 800b9f6:	1b3a      	subs	r2, r7, r4
 800b9f8:	3a15      	subs	r2, #21
 800b9fa:	f022 0203 	bic.w	r2, r2, #3
 800b9fe:	3204      	adds	r2, #4
 800ba00:	f104 0115 	add.w	r1, r4, #21
 800ba04:	428f      	cmp	r7, r1
 800ba06:	bf38      	it	cc
 800ba08:	2204      	movcc	r2, #4
 800ba0a:	9201      	str	r2, [sp, #4]
 800ba0c:	9a02      	ldr	r2, [sp, #8]
 800ba0e:	9303      	str	r3, [sp, #12]
 800ba10:	429a      	cmp	r2, r3
 800ba12:	d80c      	bhi.n	800ba2e <__multiply+0x9e>
 800ba14:	2e00      	cmp	r6, #0
 800ba16:	dd03      	ble.n	800ba20 <__multiply+0x90>
 800ba18:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d05b      	beq.n	800bad8 <__multiply+0x148>
 800ba20:	6106      	str	r6, [r0, #16]
 800ba22:	b005      	add	sp, #20
 800ba24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba28:	f843 2b04 	str.w	r2, [r3], #4
 800ba2c:	e7d8      	b.n	800b9e0 <__multiply+0x50>
 800ba2e:	f8b3 a000 	ldrh.w	sl, [r3]
 800ba32:	f1ba 0f00 	cmp.w	sl, #0
 800ba36:	d024      	beq.n	800ba82 <__multiply+0xf2>
 800ba38:	f104 0e14 	add.w	lr, r4, #20
 800ba3c:	46a9      	mov	r9, r5
 800ba3e:	f04f 0c00 	mov.w	ip, #0
 800ba42:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ba46:	f8d9 1000 	ldr.w	r1, [r9]
 800ba4a:	fa1f fb82 	uxth.w	fp, r2
 800ba4e:	b289      	uxth	r1, r1
 800ba50:	fb0a 110b 	mla	r1, sl, fp, r1
 800ba54:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ba58:	f8d9 2000 	ldr.w	r2, [r9]
 800ba5c:	4461      	add	r1, ip
 800ba5e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ba62:	fb0a c20b 	mla	r2, sl, fp, ip
 800ba66:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ba6a:	b289      	uxth	r1, r1
 800ba6c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ba70:	4577      	cmp	r7, lr
 800ba72:	f849 1b04 	str.w	r1, [r9], #4
 800ba76:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ba7a:	d8e2      	bhi.n	800ba42 <__multiply+0xb2>
 800ba7c:	9a01      	ldr	r2, [sp, #4]
 800ba7e:	f845 c002 	str.w	ip, [r5, r2]
 800ba82:	9a03      	ldr	r2, [sp, #12]
 800ba84:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ba88:	3304      	adds	r3, #4
 800ba8a:	f1b9 0f00 	cmp.w	r9, #0
 800ba8e:	d021      	beq.n	800bad4 <__multiply+0x144>
 800ba90:	6829      	ldr	r1, [r5, #0]
 800ba92:	f104 0c14 	add.w	ip, r4, #20
 800ba96:	46ae      	mov	lr, r5
 800ba98:	f04f 0a00 	mov.w	sl, #0
 800ba9c:	f8bc b000 	ldrh.w	fp, [ip]
 800baa0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800baa4:	fb09 220b 	mla	r2, r9, fp, r2
 800baa8:	4452      	add	r2, sl
 800baaa:	b289      	uxth	r1, r1
 800baac:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800bab0:	f84e 1b04 	str.w	r1, [lr], #4
 800bab4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800bab8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800babc:	f8be 1000 	ldrh.w	r1, [lr]
 800bac0:	fb09 110a 	mla	r1, r9, sl, r1
 800bac4:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800bac8:	4567      	cmp	r7, ip
 800baca:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bace:	d8e5      	bhi.n	800ba9c <__multiply+0x10c>
 800bad0:	9a01      	ldr	r2, [sp, #4]
 800bad2:	50a9      	str	r1, [r5, r2]
 800bad4:	3504      	adds	r5, #4
 800bad6:	e799      	b.n	800ba0c <__multiply+0x7c>
 800bad8:	3e01      	subs	r6, #1
 800bada:	e79b      	b.n	800ba14 <__multiply+0x84>
 800badc:	0800e893 	.word	0x0800e893
 800bae0:	0800e8a4 	.word	0x0800e8a4

0800bae4 <__pow5mult>:
 800bae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bae8:	4615      	mov	r5, r2
 800baea:	f012 0203 	ands.w	r2, r2, #3
 800baee:	4606      	mov	r6, r0
 800baf0:	460f      	mov	r7, r1
 800baf2:	d007      	beq.n	800bb04 <__pow5mult+0x20>
 800baf4:	4c25      	ldr	r4, [pc, #148]	; (800bb8c <__pow5mult+0xa8>)
 800baf6:	3a01      	subs	r2, #1
 800baf8:	2300      	movs	r3, #0
 800bafa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bafe:	f7ff fe53 	bl	800b7a8 <__multadd>
 800bb02:	4607      	mov	r7, r0
 800bb04:	10ad      	asrs	r5, r5, #2
 800bb06:	d03d      	beq.n	800bb84 <__pow5mult+0xa0>
 800bb08:	69f4      	ldr	r4, [r6, #28]
 800bb0a:	b97c      	cbnz	r4, 800bb2c <__pow5mult+0x48>
 800bb0c:	2010      	movs	r0, #16
 800bb0e:	f7ff fd35 	bl	800b57c <malloc>
 800bb12:	4602      	mov	r2, r0
 800bb14:	61f0      	str	r0, [r6, #28]
 800bb16:	b928      	cbnz	r0, 800bb24 <__pow5mult+0x40>
 800bb18:	4b1d      	ldr	r3, [pc, #116]	; (800bb90 <__pow5mult+0xac>)
 800bb1a:	481e      	ldr	r0, [pc, #120]	; (800bb94 <__pow5mult+0xb0>)
 800bb1c:	f240 11b3 	movw	r1, #435	; 0x1b3
 800bb20:	f001 ff12 	bl	800d948 <__assert_func>
 800bb24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb28:	6004      	str	r4, [r0, #0]
 800bb2a:	60c4      	str	r4, [r0, #12]
 800bb2c:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800bb30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb34:	b94c      	cbnz	r4, 800bb4a <__pow5mult+0x66>
 800bb36:	f240 2171 	movw	r1, #625	; 0x271
 800bb3a:	4630      	mov	r0, r6
 800bb3c:	f7ff ff12 	bl	800b964 <__i2b>
 800bb40:	2300      	movs	r3, #0
 800bb42:	f8c8 0008 	str.w	r0, [r8, #8]
 800bb46:	4604      	mov	r4, r0
 800bb48:	6003      	str	r3, [r0, #0]
 800bb4a:	f04f 0900 	mov.w	r9, #0
 800bb4e:	07eb      	lsls	r3, r5, #31
 800bb50:	d50a      	bpl.n	800bb68 <__pow5mult+0x84>
 800bb52:	4639      	mov	r1, r7
 800bb54:	4622      	mov	r2, r4
 800bb56:	4630      	mov	r0, r6
 800bb58:	f7ff ff1a 	bl	800b990 <__multiply>
 800bb5c:	4639      	mov	r1, r7
 800bb5e:	4680      	mov	r8, r0
 800bb60:	4630      	mov	r0, r6
 800bb62:	f7ff fdff 	bl	800b764 <_Bfree>
 800bb66:	4647      	mov	r7, r8
 800bb68:	106d      	asrs	r5, r5, #1
 800bb6a:	d00b      	beq.n	800bb84 <__pow5mult+0xa0>
 800bb6c:	6820      	ldr	r0, [r4, #0]
 800bb6e:	b938      	cbnz	r0, 800bb80 <__pow5mult+0x9c>
 800bb70:	4622      	mov	r2, r4
 800bb72:	4621      	mov	r1, r4
 800bb74:	4630      	mov	r0, r6
 800bb76:	f7ff ff0b 	bl	800b990 <__multiply>
 800bb7a:	6020      	str	r0, [r4, #0]
 800bb7c:	f8c0 9000 	str.w	r9, [r0]
 800bb80:	4604      	mov	r4, r0
 800bb82:	e7e4      	b.n	800bb4e <__pow5mult+0x6a>
 800bb84:	4638      	mov	r0, r7
 800bb86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb8a:	bf00      	nop
 800bb8c:	0800e9f0 	.word	0x0800e9f0
 800bb90:	0800e824 	.word	0x0800e824
 800bb94:	0800e8a4 	.word	0x0800e8a4

0800bb98 <__lshift>:
 800bb98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb9c:	460c      	mov	r4, r1
 800bb9e:	6849      	ldr	r1, [r1, #4]
 800bba0:	6923      	ldr	r3, [r4, #16]
 800bba2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bba6:	68a3      	ldr	r3, [r4, #8]
 800bba8:	4607      	mov	r7, r0
 800bbaa:	4691      	mov	r9, r2
 800bbac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bbb0:	f108 0601 	add.w	r6, r8, #1
 800bbb4:	42b3      	cmp	r3, r6
 800bbb6:	db0b      	blt.n	800bbd0 <__lshift+0x38>
 800bbb8:	4638      	mov	r0, r7
 800bbba:	f7ff fd93 	bl	800b6e4 <_Balloc>
 800bbbe:	4605      	mov	r5, r0
 800bbc0:	b948      	cbnz	r0, 800bbd6 <__lshift+0x3e>
 800bbc2:	4602      	mov	r2, r0
 800bbc4:	4b28      	ldr	r3, [pc, #160]	; (800bc68 <__lshift+0xd0>)
 800bbc6:	4829      	ldr	r0, [pc, #164]	; (800bc6c <__lshift+0xd4>)
 800bbc8:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800bbcc:	f001 febc 	bl	800d948 <__assert_func>
 800bbd0:	3101      	adds	r1, #1
 800bbd2:	005b      	lsls	r3, r3, #1
 800bbd4:	e7ee      	b.n	800bbb4 <__lshift+0x1c>
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	f100 0114 	add.w	r1, r0, #20
 800bbdc:	f100 0210 	add.w	r2, r0, #16
 800bbe0:	4618      	mov	r0, r3
 800bbe2:	4553      	cmp	r3, sl
 800bbe4:	db33      	blt.n	800bc4e <__lshift+0xb6>
 800bbe6:	6920      	ldr	r0, [r4, #16]
 800bbe8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bbec:	f104 0314 	add.w	r3, r4, #20
 800bbf0:	f019 091f 	ands.w	r9, r9, #31
 800bbf4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bbf8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bbfc:	d02b      	beq.n	800bc56 <__lshift+0xbe>
 800bbfe:	f1c9 0e20 	rsb	lr, r9, #32
 800bc02:	468a      	mov	sl, r1
 800bc04:	2200      	movs	r2, #0
 800bc06:	6818      	ldr	r0, [r3, #0]
 800bc08:	fa00 f009 	lsl.w	r0, r0, r9
 800bc0c:	4310      	orrs	r0, r2
 800bc0e:	f84a 0b04 	str.w	r0, [sl], #4
 800bc12:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc16:	459c      	cmp	ip, r3
 800bc18:	fa22 f20e 	lsr.w	r2, r2, lr
 800bc1c:	d8f3      	bhi.n	800bc06 <__lshift+0x6e>
 800bc1e:	ebac 0304 	sub.w	r3, ip, r4
 800bc22:	3b15      	subs	r3, #21
 800bc24:	f023 0303 	bic.w	r3, r3, #3
 800bc28:	3304      	adds	r3, #4
 800bc2a:	f104 0015 	add.w	r0, r4, #21
 800bc2e:	4584      	cmp	ip, r0
 800bc30:	bf38      	it	cc
 800bc32:	2304      	movcc	r3, #4
 800bc34:	50ca      	str	r2, [r1, r3]
 800bc36:	b10a      	cbz	r2, 800bc3c <__lshift+0xa4>
 800bc38:	f108 0602 	add.w	r6, r8, #2
 800bc3c:	3e01      	subs	r6, #1
 800bc3e:	4638      	mov	r0, r7
 800bc40:	612e      	str	r6, [r5, #16]
 800bc42:	4621      	mov	r1, r4
 800bc44:	f7ff fd8e 	bl	800b764 <_Bfree>
 800bc48:	4628      	mov	r0, r5
 800bc4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc4e:	f842 0f04 	str.w	r0, [r2, #4]!
 800bc52:	3301      	adds	r3, #1
 800bc54:	e7c5      	b.n	800bbe2 <__lshift+0x4a>
 800bc56:	3904      	subs	r1, #4
 800bc58:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc5c:	f841 2f04 	str.w	r2, [r1, #4]!
 800bc60:	459c      	cmp	ip, r3
 800bc62:	d8f9      	bhi.n	800bc58 <__lshift+0xc0>
 800bc64:	e7ea      	b.n	800bc3c <__lshift+0xa4>
 800bc66:	bf00      	nop
 800bc68:	0800e893 	.word	0x0800e893
 800bc6c:	0800e8a4 	.word	0x0800e8a4

0800bc70 <__mcmp>:
 800bc70:	b530      	push	{r4, r5, lr}
 800bc72:	6902      	ldr	r2, [r0, #16]
 800bc74:	690c      	ldr	r4, [r1, #16]
 800bc76:	1b12      	subs	r2, r2, r4
 800bc78:	d10e      	bne.n	800bc98 <__mcmp+0x28>
 800bc7a:	f100 0314 	add.w	r3, r0, #20
 800bc7e:	3114      	adds	r1, #20
 800bc80:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800bc84:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bc88:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800bc8c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800bc90:	42a5      	cmp	r5, r4
 800bc92:	d003      	beq.n	800bc9c <__mcmp+0x2c>
 800bc94:	d305      	bcc.n	800bca2 <__mcmp+0x32>
 800bc96:	2201      	movs	r2, #1
 800bc98:	4610      	mov	r0, r2
 800bc9a:	bd30      	pop	{r4, r5, pc}
 800bc9c:	4283      	cmp	r3, r0
 800bc9e:	d3f3      	bcc.n	800bc88 <__mcmp+0x18>
 800bca0:	e7fa      	b.n	800bc98 <__mcmp+0x28>
 800bca2:	f04f 32ff 	mov.w	r2, #4294967295
 800bca6:	e7f7      	b.n	800bc98 <__mcmp+0x28>

0800bca8 <__mdiff>:
 800bca8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcac:	460c      	mov	r4, r1
 800bcae:	4606      	mov	r6, r0
 800bcb0:	4611      	mov	r1, r2
 800bcb2:	4620      	mov	r0, r4
 800bcb4:	4690      	mov	r8, r2
 800bcb6:	f7ff ffdb 	bl	800bc70 <__mcmp>
 800bcba:	1e05      	subs	r5, r0, #0
 800bcbc:	d110      	bne.n	800bce0 <__mdiff+0x38>
 800bcbe:	4629      	mov	r1, r5
 800bcc0:	4630      	mov	r0, r6
 800bcc2:	f7ff fd0f 	bl	800b6e4 <_Balloc>
 800bcc6:	b930      	cbnz	r0, 800bcd6 <__mdiff+0x2e>
 800bcc8:	4b3a      	ldr	r3, [pc, #232]	; (800bdb4 <__mdiff+0x10c>)
 800bcca:	4602      	mov	r2, r0
 800bccc:	f240 2137 	movw	r1, #567	; 0x237
 800bcd0:	4839      	ldr	r0, [pc, #228]	; (800bdb8 <__mdiff+0x110>)
 800bcd2:	f001 fe39 	bl	800d948 <__assert_func>
 800bcd6:	2301      	movs	r3, #1
 800bcd8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800bcdc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bce0:	bfa4      	itt	ge
 800bce2:	4643      	movge	r3, r8
 800bce4:	46a0      	movge	r8, r4
 800bce6:	4630      	mov	r0, r6
 800bce8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800bcec:	bfa6      	itte	ge
 800bcee:	461c      	movge	r4, r3
 800bcf0:	2500      	movge	r5, #0
 800bcf2:	2501      	movlt	r5, #1
 800bcf4:	f7ff fcf6 	bl	800b6e4 <_Balloc>
 800bcf8:	b920      	cbnz	r0, 800bd04 <__mdiff+0x5c>
 800bcfa:	4b2e      	ldr	r3, [pc, #184]	; (800bdb4 <__mdiff+0x10c>)
 800bcfc:	4602      	mov	r2, r0
 800bcfe:	f240 2145 	movw	r1, #581	; 0x245
 800bd02:	e7e5      	b.n	800bcd0 <__mdiff+0x28>
 800bd04:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800bd08:	6926      	ldr	r6, [r4, #16]
 800bd0a:	60c5      	str	r5, [r0, #12]
 800bd0c:	f104 0914 	add.w	r9, r4, #20
 800bd10:	f108 0514 	add.w	r5, r8, #20
 800bd14:	f100 0e14 	add.w	lr, r0, #20
 800bd18:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800bd1c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800bd20:	f108 0210 	add.w	r2, r8, #16
 800bd24:	46f2      	mov	sl, lr
 800bd26:	2100      	movs	r1, #0
 800bd28:	f859 3b04 	ldr.w	r3, [r9], #4
 800bd2c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800bd30:	fa11 f88b 	uxtah	r8, r1, fp
 800bd34:	b299      	uxth	r1, r3
 800bd36:	0c1b      	lsrs	r3, r3, #16
 800bd38:	eba8 0801 	sub.w	r8, r8, r1
 800bd3c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800bd40:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800bd44:	fa1f f888 	uxth.w	r8, r8
 800bd48:	1419      	asrs	r1, r3, #16
 800bd4a:	454e      	cmp	r6, r9
 800bd4c:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800bd50:	f84a 3b04 	str.w	r3, [sl], #4
 800bd54:	d8e8      	bhi.n	800bd28 <__mdiff+0x80>
 800bd56:	1b33      	subs	r3, r6, r4
 800bd58:	3b15      	subs	r3, #21
 800bd5a:	f023 0303 	bic.w	r3, r3, #3
 800bd5e:	3304      	adds	r3, #4
 800bd60:	3415      	adds	r4, #21
 800bd62:	42a6      	cmp	r6, r4
 800bd64:	bf38      	it	cc
 800bd66:	2304      	movcc	r3, #4
 800bd68:	441d      	add	r5, r3
 800bd6a:	4473      	add	r3, lr
 800bd6c:	469e      	mov	lr, r3
 800bd6e:	462e      	mov	r6, r5
 800bd70:	4566      	cmp	r6, ip
 800bd72:	d30e      	bcc.n	800bd92 <__mdiff+0xea>
 800bd74:	f10c 0203 	add.w	r2, ip, #3
 800bd78:	1b52      	subs	r2, r2, r5
 800bd7a:	f022 0203 	bic.w	r2, r2, #3
 800bd7e:	3d03      	subs	r5, #3
 800bd80:	45ac      	cmp	ip, r5
 800bd82:	bf38      	it	cc
 800bd84:	2200      	movcc	r2, #0
 800bd86:	4413      	add	r3, r2
 800bd88:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800bd8c:	b17a      	cbz	r2, 800bdae <__mdiff+0x106>
 800bd8e:	6107      	str	r7, [r0, #16]
 800bd90:	e7a4      	b.n	800bcdc <__mdiff+0x34>
 800bd92:	f856 8b04 	ldr.w	r8, [r6], #4
 800bd96:	fa11 f288 	uxtah	r2, r1, r8
 800bd9a:	1414      	asrs	r4, r2, #16
 800bd9c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800bda0:	b292      	uxth	r2, r2
 800bda2:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800bda6:	f84e 2b04 	str.w	r2, [lr], #4
 800bdaa:	1421      	asrs	r1, r4, #16
 800bdac:	e7e0      	b.n	800bd70 <__mdiff+0xc8>
 800bdae:	3f01      	subs	r7, #1
 800bdb0:	e7ea      	b.n	800bd88 <__mdiff+0xe0>
 800bdb2:	bf00      	nop
 800bdb4:	0800e893 	.word	0x0800e893
 800bdb8:	0800e8a4 	.word	0x0800e8a4

0800bdbc <__ulp>:
 800bdbc:	b082      	sub	sp, #8
 800bdbe:	ed8d 0b00 	vstr	d0, [sp]
 800bdc2:	9a01      	ldr	r2, [sp, #4]
 800bdc4:	4b0f      	ldr	r3, [pc, #60]	; (800be04 <__ulp+0x48>)
 800bdc6:	4013      	ands	r3, r2
 800bdc8:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	dc08      	bgt.n	800bde2 <__ulp+0x26>
 800bdd0:	425b      	negs	r3, r3
 800bdd2:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800bdd6:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bdda:	da04      	bge.n	800bde6 <__ulp+0x2a>
 800bddc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800bde0:	4113      	asrs	r3, r2
 800bde2:	2200      	movs	r2, #0
 800bde4:	e008      	b.n	800bdf8 <__ulp+0x3c>
 800bde6:	f1a2 0314 	sub.w	r3, r2, #20
 800bdea:	2b1e      	cmp	r3, #30
 800bdec:	bfda      	itte	le
 800bdee:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800bdf2:	40da      	lsrle	r2, r3
 800bdf4:	2201      	movgt	r2, #1
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	4619      	mov	r1, r3
 800bdfa:	4610      	mov	r0, r2
 800bdfc:	ec41 0b10 	vmov	d0, r0, r1
 800be00:	b002      	add	sp, #8
 800be02:	4770      	bx	lr
 800be04:	7ff00000 	.word	0x7ff00000

0800be08 <__b2d>:
 800be08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800be0c:	6906      	ldr	r6, [r0, #16]
 800be0e:	f100 0814 	add.w	r8, r0, #20
 800be12:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800be16:	1f37      	subs	r7, r6, #4
 800be18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800be1c:	4610      	mov	r0, r2
 800be1e:	f7ff fd53 	bl	800b8c8 <__hi0bits>
 800be22:	f1c0 0320 	rsb	r3, r0, #32
 800be26:	280a      	cmp	r0, #10
 800be28:	600b      	str	r3, [r1, #0]
 800be2a:	491b      	ldr	r1, [pc, #108]	; (800be98 <__b2d+0x90>)
 800be2c:	dc15      	bgt.n	800be5a <__b2d+0x52>
 800be2e:	f1c0 0c0b 	rsb	ip, r0, #11
 800be32:	fa22 f30c 	lsr.w	r3, r2, ip
 800be36:	45b8      	cmp	r8, r7
 800be38:	ea43 0501 	orr.w	r5, r3, r1
 800be3c:	bf34      	ite	cc
 800be3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800be42:	2300      	movcs	r3, #0
 800be44:	3015      	adds	r0, #21
 800be46:	fa02 f000 	lsl.w	r0, r2, r0
 800be4a:	fa23 f30c 	lsr.w	r3, r3, ip
 800be4e:	4303      	orrs	r3, r0
 800be50:	461c      	mov	r4, r3
 800be52:	ec45 4b10 	vmov	d0, r4, r5
 800be56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800be5a:	45b8      	cmp	r8, r7
 800be5c:	bf3a      	itte	cc
 800be5e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800be62:	f1a6 0708 	subcc.w	r7, r6, #8
 800be66:	2300      	movcs	r3, #0
 800be68:	380b      	subs	r0, #11
 800be6a:	d012      	beq.n	800be92 <__b2d+0x8a>
 800be6c:	f1c0 0120 	rsb	r1, r0, #32
 800be70:	fa23 f401 	lsr.w	r4, r3, r1
 800be74:	4082      	lsls	r2, r0
 800be76:	4322      	orrs	r2, r4
 800be78:	4547      	cmp	r7, r8
 800be7a:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800be7e:	bf8c      	ite	hi
 800be80:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800be84:	2200      	movls	r2, #0
 800be86:	4083      	lsls	r3, r0
 800be88:	40ca      	lsrs	r2, r1
 800be8a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800be8e:	4313      	orrs	r3, r2
 800be90:	e7de      	b.n	800be50 <__b2d+0x48>
 800be92:	ea42 0501 	orr.w	r5, r2, r1
 800be96:	e7db      	b.n	800be50 <__b2d+0x48>
 800be98:	3ff00000 	.word	0x3ff00000

0800be9c <__d2b>:
 800be9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bea0:	460f      	mov	r7, r1
 800bea2:	2101      	movs	r1, #1
 800bea4:	ec59 8b10 	vmov	r8, r9, d0
 800bea8:	4616      	mov	r6, r2
 800beaa:	f7ff fc1b 	bl	800b6e4 <_Balloc>
 800beae:	4604      	mov	r4, r0
 800beb0:	b930      	cbnz	r0, 800bec0 <__d2b+0x24>
 800beb2:	4602      	mov	r2, r0
 800beb4:	4b24      	ldr	r3, [pc, #144]	; (800bf48 <__d2b+0xac>)
 800beb6:	4825      	ldr	r0, [pc, #148]	; (800bf4c <__d2b+0xb0>)
 800beb8:	f240 310f 	movw	r1, #783	; 0x30f
 800bebc:	f001 fd44 	bl	800d948 <__assert_func>
 800bec0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bec4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bec8:	bb2d      	cbnz	r5, 800bf16 <__d2b+0x7a>
 800beca:	9301      	str	r3, [sp, #4]
 800becc:	f1b8 0300 	subs.w	r3, r8, #0
 800bed0:	d026      	beq.n	800bf20 <__d2b+0x84>
 800bed2:	4668      	mov	r0, sp
 800bed4:	9300      	str	r3, [sp, #0]
 800bed6:	f7ff fd17 	bl	800b908 <__lo0bits>
 800beda:	e9dd 1200 	ldrd	r1, r2, [sp]
 800bede:	b1e8      	cbz	r0, 800bf1c <__d2b+0x80>
 800bee0:	f1c0 0320 	rsb	r3, r0, #32
 800bee4:	fa02 f303 	lsl.w	r3, r2, r3
 800bee8:	430b      	orrs	r3, r1
 800beea:	40c2      	lsrs	r2, r0
 800beec:	6163      	str	r3, [r4, #20]
 800beee:	9201      	str	r2, [sp, #4]
 800bef0:	9b01      	ldr	r3, [sp, #4]
 800bef2:	61a3      	str	r3, [r4, #24]
 800bef4:	2b00      	cmp	r3, #0
 800bef6:	bf14      	ite	ne
 800bef8:	2202      	movne	r2, #2
 800befa:	2201      	moveq	r2, #1
 800befc:	6122      	str	r2, [r4, #16]
 800befe:	b1bd      	cbz	r5, 800bf30 <__d2b+0x94>
 800bf00:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800bf04:	4405      	add	r5, r0
 800bf06:	603d      	str	r5, [r7, #0]
 800bf08:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bf0c:	6030      	str	r0, [r6, #0]
 800bf0e:	4620      	mov	r0, r4
 800bf10:	b003      	add	sp, #12
 800bf12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bf16:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bf1a:	e7d6      	b.n	800beca <__d2b+0x2e>
 800bf1c:	6161      	str	r1, [r4, #20]
 800bf1e:	e7e7      	b.n	800bef0 <__d2b+0x54>
 800bf20:	a801      	add	r0, sp, #4
 800bf22:	f7ff fcf1 	bl	800b908 <__lo0bits>
 800bf26:	9b01      	ldr	r3, [sp, #4]
 800bf28:	6163      	str	r3, [r4, #20]
 800bf2a:	3020      	adds	r0, #32
 800bf2c:	2201      	movs	r2, #1
 800bf2e:	e7e5      	b.n	800befc <__d2b+0x60>
 800bf30:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800bf34:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800bf38:	6038      	str	r0, [r7, #0]
 800bf3a:	6918      	ldr	r0, [r3, #16]
 800bf3c:	f7ff fcc4 	bl	800b8c8 <__hi0bits>
 800bf40:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800bf44:	e7e2      	b.n	800bf0c <__d2b+0x70>
 800bf46:	bf00      	nop
 800bf48:	0800e893 	.word	0x0800e893
 800bf4c:	0800e8a4 	.word	0x0800e8a4

0800bf50 <__ratio>:
 800bf50:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf54:	4688      	mov	r8, r1
 800bf56:	4669      	mov	r1, sp
 800bf58:	4681      	mov	r9, r0
 800bf5a:	f7ff ff55 	bl	800be08 <__b2d>
 800bf5e:	a901      	add	r1, sp, #4
 800bf60:	4640      	mov	r0, r8
 800bf62:	ec55 4b10 	vmov	r4, r5, d0
 800bf66:	f7ff ff4f 	bl	800be08 <__b2d>
 800bf6a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bf6e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800bf72:	eba3 0c02 	sub.w	ip, r3, r2
 800bf76:	e9dd 3200 	ldrd	r3, r2, [sp]
 800bf7a:	1a9b      	subs	r3, r3, r2
 800bf7c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800bf80:	ec51 0b10 	vmov	r0, r1, d0
 800bf84:	2b00      	cmp	r3, #0
 800bf86:	bfd6      	itet	le
 800bf88:	460a      	movle	r2, r1
 800bf8a:	462a      	movgt	r2, r5
 800bf8c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800bf90:	468b      	mov	fp, r1
 800bf92:	462f      	mov	r7, r5
 800bf94:	bfd4      	ite	le
 800bf96:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800bf9a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800bf9e:	4620      	mov	r0, r4
 800bfa0:	ee10 2a10 	vmov	r2, s0
 800bfa4:	465b      	mov	r3, fp
 800bfa6:	4639      	mov	r1, r7
 800bfa8:	f7f4 fc70 	bl	800088c <__aeabi_ddiv>
 800bfac:	ec41 0b10 	vmov	d0, r0, r1
 800bfb0:	b003      	add	sp, #12
 800bfb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800bfb6 <__copybits>:
 800bfb6:	3901      	subs	r1, #1
 800bfb8:	b570      	push	{r4, r5, r6, lr}
 800bfba:	1149      	asrs	r1, r1, #5
 800bfbc:	6914      	ldr	r4, [r2, #16]
 800bfbe:	3101      	adds	r1, #1
 800bfc0:	f102 0314 	add.w	r3, r2, #20
 800bfc4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800bfc8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800bfcc:	1f05      	subs	r5, r0, #4
 800bfce:	42a3      	cmp	r3, r4
 800bfd0:	d30c      	bcc.n	800bfec <__copybits+0x36>
 800bfd2:	1aa3      	subs	r3, r4, r2
 800bfd4:	3b11      	subs	r3, #17
 800bfd6:	f023 0303 	bic.w	r3, r3, #3
 800bfda:	3211      	adds	r2, #17
 800bfdc:	42a2      	cmp	r2, r4
 800bfde:	bf88      	it	hi
 800bfe0:	2300      	movhi	r3, #0
 800bfe2:	4418      	add	r0, r3
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	4288      	cmp	r0, r1
 800bfe8:	d305      	bcc.n	800bff6 <__copybits+0x40>
 800bfea:	bd70      	pop	{r4, r5, r6, pc}
 800bfec:	f853 6b04 	ldr.w	r6, [r3], #4
 800bff0:	f845 6f04 	str.w	r6, [r5, #4]!
 800bff4:	e7eb      	b.n	800bfce <__copybits+0x18>
 800bff6:	f840 3b04 	str.w	r3, [r0], #4
 800bffa:	e7f4      	b.n	800bfe6 <__copybits+0x30>

0800bffc <__any_on>:
 800bffc:	f100 0214 	add.w	r2, r0, #20
 800c000:	6900      	ldr	r0, [r0, #16]
 800c002:	114b      	asrs	r3, r1, #5
 800c004:	4298      	cmp	r0, r3
 800c006:	b510      	push	{r4, lr}
 800c008:	db11      	blt.n	800c02e <__any_on+0x32>
 800c00a:	dd0a      	ble.n	800c022 <__any_on+0x26>
 800c00c:	f011 011f 	ands.w	r1, r1, #31
 800c010:	d007      	beq.n	800c022 <__any_on+0x26>
 800c012:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c016:	fa24 f001 	lsr.w	r0, r4, r1
 800c01a:	fa00 f101 	lsl.w	r1, r0, r1
 800c01e:	428c      	cmp	r4, r1
 800c020:	d10b      	bne.n	800c03a <__any_on+0x3e>
 800c022:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c026:	4293      	cmp	r3, r2
 800c028:	d803      	bhi.n	800c032 <__any_on+0x36>
 800c02a:	2000      	movs	r0, #0
 800c02c:	bd10      	pop	{r4, pc}
 800c02e:	4603      	mov	r3, r0
 800c030:	e7f7      	b.n	800c022 <__any_on+0x26>
 800c032:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c036:	2900      	cmp	r1, #0
 800c038:	d0f5      	beq.n	800c026 <__any_on+0x2a>
 800c03a:	2001      	movs	r0, #1
 800c03c:	e7f6      	b.n	800c02c <__any_on+0x30>

0800c03e <sulp>:
 800c03e:	b570      	push	{r4, r5, r6, lr}
 800c040:	4604      	mov	r4, r0
 800c042:	460d      	mov	r5, r1
 800c044:	ec45 4b10 	vmov	d0, r4, r5
 800c048:	4616      	mov	r6, r2
 800c04a:	f7ff feb7 	bl	800bdbc <__ulp>
 800c04e:	ec51 0b10 	vmov	r0, r1, d0
 800c052:	b17e      	cbz	r6, 800c074 <sulp+0x36>
 800c054:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c058:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	dd09      	ble.n	800c074 <sulp+0x36>
 800c060:	051b      	lsls	r3, r3, #20
 800c062:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800c066:	2400      	movs	r4, #0
 800c068:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800c06c:	4622      	mov	r2, r4
 800c06e:	462b      	mov	r3, r5
 800c070:	f7f4 fae2 	bl	8000638 <__aeabi_dmul>
 800c074:	bd70      	pop	{r4, r5, r6, pc}
	...

0800c078 <_strtod_l>:
 800c078:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c07c:	ed2d 8b02 	vpush	{d8}
 800c080:	b09b      	sub	sp, #108	; 0x6c
 800c082:	4604      	mov	r4, r0
 800c084:	9213      	str	r2, [sp, #76]	; 0x4c
 800c086:	2200      	movs	r2, #0
 800c088:	9216      	str	r2, [sp, #88]	; 0x58
 800c08a:	460d      	mov	r5, r1
 800c08c:	f04f 0800 	mov.w	r8, #0
 800c090:	f04f 0900 	mov.w	r9, #0
 800c094:	460a      	mov	r2, r1
 800c096:	9215      	str	r2, [sp, #84]	; 0x54
 800c098:	7811      	ldrb	r1, [r2, #0]
 800c09a:	292b      	cmp	r1, #43	; 0x2b
 800c09c:	d04c      	beq.n	800c138 <_strtod_l+0xc0>
 800c09e:	d83a      	bhi.n	800c116 <_strtod_l+0x9e>
 800c0a0:	290d      	cmp	r1, #13
 800c0a2:	d834      	bhi.n	800c10e <_strtod_l+0x96>
 800c0a4:	2908      	cmp	r1, #8
 800c0a6:	d834      	bhi.n	800c112 <_strtod_l+0x9a>
 800c0a8:	2900      	cmp	r1, #0
 800c0aa:	d03d      	beq.n	800c128 <_strtod_l+0xb0>
 800c0ac:	2200      	movs	r2, #0
 800c0ae:	920a      	str	r2, [sp, #40]	; 0x28
 800c0b0:	9e15      	ldr	r6, [sp, #84]	; 0x54
 800c0b2:	7832      	ldrb	r2, [r6, #0]
 800c0b4:	2a30      	cmp	r2, #48	; 0x30
 800c0b6:	f040 80b4 	bne.w	800c222 <_strtod_l+0x1aa>
 800c0ba:	7872      	ldrb	r2, [r6, #1]
 800c0bc:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 800c0c0:	2a58      	cmp	r2, #88	; 0x58
 800c0c2:	d170      	bne.n	800c1a6 <_strtod_l+0x12e>
 800c0c4:	9302      	str	r3, [sp, #8]
 800c0c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0c8:	9301      	str	r3, [sp, #4]
 800c0ca:	ab16      	add	r3, sp, #88	; 0x58
 800c0cc:	9300      	str	r3, [sp, #0]
 800c0ce:	4a8e      	ldr	r2, [pc, #568]	; (800c308 <_strtod_l+0x290>)
 800c0d0:	ab17      	add	r3, sp, #92	; 0x5c
 800c0d2:	a915      	add	r1, sp, #84	; 0x54
 800c0d4:	4620      	mov	r0, r4
 800c0d6:	f001 fcd3 	bl	800da80 <__gethex>
 800c0da:	f010 070f 	ands.w	r7, r0, #15
 800c0de:	4605      	mov	r5, r0
 800c0e0:	d005      	beq.n	800c0ee <_strtod_l+0x76>
 800c0e2:	2f06      	cmp	r7, #6
 800c0e4:	d12a      	bne.n	800c13c <_strtod_l+0xc4>
 800c0e6:	3601      	adds	r6, #1
 800c0e8:	2300      	movs	r3, #0
 800c0ea:	9615      	str	r6, [sp, #84]	; 0x54
 800c0ec:	930a      	str	r3, [sp, #40]	; 0x28
 800c0ee:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c0f0:	2b00      	cmp	r3, #0
 800c0f2:	f040 857f 	bne.w	800cbf4 <_strtod_l+0xb7c>
 800c0f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c0f8:	b1db      	cbz	r3, 800c132 <_strtod_l+0xba>
 800c0fa:	4642      	mov	r2, r8
 800c0fc:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c100:	ec43 2b10 	vmov	d0, r2, r3
 800c104:	b01b      	add	sp, #108	; 0x6c
 800c106:	ecbd 8b02 	vpop	{d8}
 800c10a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c10e:	2920      	cmp	r1, #32
 800c110:	d1cc      	bne.n	800c0ac <_strtod_l+0x34>
 800c112:	3201      	adds	r2, #1
 800c114:	e7bf      	b.n	800c096 <_strtod_l+0x1e>
 800c116:	292d      	cmp	r1, #45	; 0x2d
 800c118:	d1c8      	bne.n	800c0ac <_strtod_l+0x34>
 800c11a:	2101      	movs	r1, #1
 800c11c:	910a      	str	r1, [sp, #40]	; 0x28
 800c11e:	1c51      	adds	r1, r2, #1
 800c120:	9115      	str	r1, [sp, #84]	; 0x54
 800c122:	7852      	ldrb	r2, [r2, #1]
 800c124:	2a00      	cmp	r2, #0
 800c126:	d1c3      	bne.n	800c0b0 <_strtod_l+0x38>
 800c128:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c12a:	9515      	str	r5, [sp, #84]	; 0x54
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	f040 855f 	bne.w	800cbf0 <_strtod_l+0xb78>
 800c132:	4642      	mov	r2, r8
 800c134:	464b      	mov	r3, r9
 800c136:	e7e3      	b.n	800c100 <_strtod_l+0x88>
 800c138:	2100      	movs	r1, #0
 800c13a:	e7ef      	b.n	800c11c <_strtod_l+0xa4>
 800c13c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c13e:	b13a      	cbz	r2, 800c150 <_strtod_l+0xd8>
 800c140:	2135      	movs	r1, #53	; 0x35
 800c142:	a818      	add	r0, sp, #96	; 0x60
 800c144:	f7ff ff37 	bl	800bfb6 <__copybits>
 800c148:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c14a:	4620      	mov	r0, r4
 800c14c:	f7ff fb0a 	bl	800b764 <_Bfree>
 800c150:	3f01      	subs	r7, #1
 800c152:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c154:	2f04      	cmp	r7, #4
 800c156:	d806      	bhi.n	800c166 <_strtod_l+0xee>
 800c158:	e8df f007 	tbb	[pc, r7]
 800c15c:	201d0314 	.word	0x201d0314
 800c160:	14          	.byte	0x14
 800c161:	00          	.byte	0x00
 800c162:	e9dd 8918 	ldrd	r8, r9, [sp, #96]	; 0x60
 800c166:	05e9      	lsls	r1, r5, #23
 800c168:	bf48      	it	mi
 800c16a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800c16e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c172:	0d1b      	lsrs	r3, r3, #20
 800c174:	051b      	lsls	r3, r3, #20
 800c176:	2b00      	cmp	r3, #0
 800c178:	d1b9      	bne.n	800c0ee <_strtod_l+0x76>
 800c17a:	f7fe fb05 	bl	800a788 <__errno>
 800c17e:	2322      	movs	r3, #34	; 0x22
 800c180:	6003      	str	r3, [r0, #0]
 800c182:	e7b4      	b.n	800c0ee <_strtod_l+0x76>
 800c184:	e9dd 8318 	ldrd	r8, r3, [sp, #96]	; 0x60
 800c188:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800c18c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800c190:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 800c194:	e7e7      	b.n	800c166 <_strtod_l+0xee>
 800c196:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800c310 <_strtod_l+0x298>
 800c19a:	e7e4      	b.n	800c166 <_strtod_l+0xee>
 800c19c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 800c1a0:	f04f 38ff 	mov.w	r8, #4294967295
 800c1a4:	e7df      	b.n	800c166 <_strtod_l+0xee>
 800c1a6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c1a8:	1c5a      	adds	r2, r3, #1
 800c1aa:	9215      	str	r2, [sp, #84]	; 0x54
 800c1ac:	785b      	ldrb	r3, [r3, #1]
 800c1ae:	2b30      	cmp	r3, #48	; 0x30
 800c1b0:	d0f9      	beq.n	800c1a6 <_strtod_l+0x12e>
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d09b      	beq.n	800c0ee <_strtod_l+0x76>
 800c1b6:	2301      	movs	r3, #1
 800c1b8:	f04f 0a00 	mov.w	sl, #0
 800c1bc:	9304      	str	r3, [sp, #16]
 800c1be:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c1c0:	930b      	str	r3, [sp, #44]	; 0x2c
 800c1c2:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800c1c6:	46d3      	mov	fp, sl
 800c1c8:	220a      	movs	r2, #10
 800c1ca:	9815      	ldr	r0, [sp, #84]	; 0x54
 800c1cc:	7806      	ldrb	r6, [r0, #0]
 800c1ce:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800c1d2:	b2d9      	uxtb	r1, r3
 800c1d4:	2909      	cmp	r1, #9
 800c1d6:	d926      	bls.n	800c226 <_strtod_l+0x1ae>
 800c1d8:	494c      	ldr	r1, [pc, #304]	; (800c30c <_strtod_l+0x294>)
 800c1da:	2201      	movs	r2, #1
 800c1dc:	f001 fb79 	bl	800d8d2 <strncmp>
 800c1e0:	2800      	cmp	r0, #0
 800c1e2:	d030      	beq.n	800c246 <_strtod_l+0x1ce>
 800c1e4:	2000      	movs	r0, #0
 800c1e6:	4632      	mov	r2, r6
 800c1e8:	9005      	str	r0, [sp, #20]
 800c1ea:	465e      	mov	r6, fp
 800c1ec:	4603      	mov	r3, r0
 800c1ee:	2a65      	cmp	r2, #101	; 0x65
 800c1f0:	d001      	beq.n	800c1f6 <_strtod_l+0x17e>
 800c1f2:	2a45      	cmp	r2, #69	; 0x45
 800c1f4:	d113      	bne.n	800c21e <_strtod_l+0x1a6>
 800c1f6:	b91e      	cbnz	r6, 800c200 <_strtod_l+0x188>
 800c1f8:	9a04      	ldr	r2, [sp, #16]
 800c1fa:	4302      	orrs	r2, r0
 800c1fc:	d094      	beq.n	800c128 <_strtod_l+0xb0>
 800c1fe:	2600      	movs	r6, #0
 800c200:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800c202:	1c6a      	adds	r2, r5, #1
 800c204:	9215      	str	r2, [sp, #84]	; 0x54
 800c206:	786a      	ldrb	r2, [r5, #1]
 800c208:	2a2b      	cmp	r2, #43	; 0x2b
 800c20a:	d074      	beq.n	800c2f6 <_strtod_l+0x27e>
 800c20c:	2a2d      	cmp	r2, #45	; 0x2d
 800c20e:	d078      	beq.n	800c302 <_strtod_l+0x28a>
 800c210:	f04f 0c00 	mov.w	ip, #0
 800c214:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800c218:	2909      	cmp	r1, #9
 800c21a:	d97f      	bls.n	800c31c <_strtod_l+0x2a4>
 800c21c:	9515      	str	r5, [sp, #84]	; 0x54
 800c21e:	2700      	movs	r7, #0
 800c220:	e09e      	b.n	800c360 <_strtod_l+0x2e8>
 800c222:	2300      	movs	r3, #0
 800c224:	e7c8      	b.n	800c1b8 <_strtod_l+0x140>
 800c226:	f1bb 0f08 	cmp.w	fp, #8
 800c22a:	bfd8      	it	le
 800c22c:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800c22e:	f100 0001 	add.w	r0, r0, #1
 800c232:	bfda      	itte	le
 800c234:	fb02 3301 	mlale	r3, r2, r1, r3
 800c238:	9309      	strle	r3, [sp, #36]	; 0x24
 800c23a:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 800c23e:	f10b 0b01 	add.w	fp, fp, #1
 800c242:	9015      	str	r0, [sp, #84]	; 0x54
 800c244:	e7c1      	b.n	800c1ca <_strtod_l+0x152>
 800c246:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c248:	1c5a      	adds	r2, r3, #1
 800c24a:	9215      	str	r2, [sp, #84]	; 0x54
 800c24c:	785a      	ldrb	r2, [r3, #1]
 800c24e:	f1bb 0f00 	cmp.w	fp, #0
 800c252:	d037      	beq.n	800c2c4 <_strtod_l+0x24c>
 800c254:	9005      	str	r0, [sp, #20]
 800c256:	465e      	mov	r6, fp
 800c258:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800c25c:	2b09      	cmp	r3, #9
 800c25e:	d912      	bls.n	800c286 <_strtod_l+0x20e>
 800c260:	2301      	movs	r3, #1
 800c262:	e7c4      	b.n	800c1ee <_strtod_l+0x176>
 800c264:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c266:	1c5a      	adds	r2, r3, #1
 800c268:	9215      	str	r2, [sp, #84]	; 0x54
 800c26a:	785a      	ldrb	r2, [r3, #1]
 800c26c:	3001      	adds	r0, #1
 800c26e:	2a30      	cmp	r2, #48	; 0x30
 800c270:	d0f8      	beq.n	800c264 <_strtod_l+0x1ec>
 800c272:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800c276:	2b08      	cmp	r3, #8
 800c278:	f200 84c1 	bhi.w	800cbfe <_strtod_l+0xb86>
 800c27c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c27e:	9005      	str	r0, [sp, #20]
 800c280:	2000      	movs	r0, #0
 800c282:	930b      	str	r3, [sp, #44]	; 0x2c
 800c284:	4606      	mov	r6, r0
 800c286:	3a30      	subs	r2, #48	; 0x30
 800c288:	f100 0301 	add.w	r3, r0, #1
 800c28c:	d014      	beq.n	800c2b8 <_strtod_l+0x240>
 800c28e:	9905      	ldr	r1, [sp, #20]
 800c290:	4419      	add	r1, r3
 800c292:	9105      	str	r1, [sp, #20]
 800c294:	4633      	mov	r3, r6
 800c296:	eb00 0c06 	add.w	ip, r0, r6
 800c29a:	210a      	movs	r1, #10
 800c29c:	4563      	cmp	r3, ip
 800c29e:	d113      	bne.n	800c2c8 <_strtod_l+0x250>
 800c2a0:	1833      	adds	r3, r6, r0
 800c2a2:	2b08      	cmp	r3, #8
 800c2a4:	f106 0601 	add.w	r6, r6, #1
 800c2a8:	4406      	add	r6, r0
 800c2aa:	dc1a      	bgt.n	800c2e2 <_strtod_l+0x26a>
 800c2ac:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c2ae:	230a      	movs	r3, #10
 800c2b0:	fb03 2301 	mla	r3, r3, r1, r2
 800c2b4:	9309      	str	r3, [sp, #36]	; 0x24
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c2ba:	1c51      	adds	r1, r2, #1
 800c2bc:	9115      	str	r1, [sp, #84]	; 0x54
 800c2be:	7852      	ldrb	r2, [r2, #1]
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	e7c9      	b.n	800c258 <_strtod_l+0x1e0>
 800c2c4:	4658      	mov	r0, fp
 800c2c6:	e7d2      	b.n	800c26e <_strtod_l+0x1f6>
 800c2c8:	2b08      	cmp	r3, #8
 800c2ca:	f103 0301 	add.w	r3, r3, #1
 800c2ce:	dc03      	bgt.n	800c2d8 <_strtod_l+0x260>
 800c2d0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800c2d2:	434f      	muls	r7, r1
 800c2d4:	9709      	str	r7, [sp, #36]	; 0x24
 800c2d6:	e7e1      	b.n	800c29c <_strtod_l+0x224>
 800c2d8:	2b10      	cmp	r3, #16
 800c2da:	bfd8      	it	le
 800c2dc:	fb01 fa0a 	mulle.w	sl, r1, sl
 800c2e0:	e7dc      	b.n	800c29c <_strtod_l+0x224>
 800c2e2:	2e10      	cmp	r6, #16
 800c2e4:	bfdc      	itt	le
 800c2e6:	230a      	movle	r3, #10
 800c2e8:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800c2ec:	e7e3      	b.n	800c2b6 <_strtod_l+0x23e>
 800c2ee:	2300      	movs	r3, #0
 800c2f0:	9305      	str	r3, [sp, #20]
 800c2f2:	2301      	movs	r3, #1
 800c2f4:	e780      	b.n	800c1f8 <_strtod_l+0x180>
 800c2f6:	f04f 0c00 	mov.w	ip, #0
 800c2fa:	1caa      	adds	r2, r5, #2
 800c2fc:	9215      	str	r2, [sp, #84]	; 0x54
 800c2fe:	78aa      	ldrb	r2, [r5, #2]
 800c300:	e788      	b.n	800c214 <_strtod_l+0x19c>
 800c302:	f04f 0c01 	mov.w	ip, #1
 800c306:	e7f8      	b.n	800c2fa <_strtod_l+0x282>
 800c308:	0800ea00 	.word	0x0800ea00
 800c30c:	0800e9fc 	.word	0x0800e9fc
 800c310:	7ff00000 	.word	0x7ff00000
 800c314:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c316:	1c51      	adds	r1, r2, #1
 800c318:	9115      	str	r1, [sp, #84]	; 0x54
 800c31a:	7852      	ldrb	r2, [r2, #1]
 800c31c:	2a30      	cmp	r2, #48	; 0x30
 800c31e:	d0f9      	beq.n	800c314 <_strtod_l+0x29c>
 800c320:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800c324:	2908      	cmp	r1, #8
 800c326:	f63f af7a 	bhi.w	800c21e <_strtod_l+0x1a6>
 800c32a:	3a30      	subs	r2, #48	; 0x30
 800c32c:	9208      	str	r2, [sp, #32]
 800c32e:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c330:	920c      	str	r2, [sp, #48]	; 0x30
 800c332:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800c334:	1c57      	adds	r7, r2, #1
 800c336:	9715      	str	r7, [sp, #84]	; 0x54
 800c338:	7852      	ldrb	r2, [r2, #1]
 800c33a:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800c33e:	f1be 0f09 	cmp.w	lr, #9
 800c342:	d938      	bls.n	800c3b6 <_strtod_l+0x33e>
 800c344:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c346:	1a7f      	subs	r7, r7, r1
 800c348:	2f08      	cmp	r7, #8
 800c34a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800c34e:	dc03      	bgt.n	800c358 <_strtod_l+0x2e0>
 800c350:	9908      	ldr	r1, [sp, #32]
 800c352:	428f      	cmp	r7, r1
 800c354:	bfa8      	it	ge
 800c356:	460f      	movge	r7, r1
 800c358:	f1bc 0f00 	cmp.w	ip, #0
 800c35c:	d000      	beq.n	800c360 <_strtod_l+0x2e8>
 800c35e:	427f      	negs	r7, r7
 800c360:	2e00      	cmp	r6, #0
 800c362:	d14f      	bne.n	800c404 <_strtod_l+0x38c>
 800c364:	9904      	ldr	r1, [sp, #16]
 800c366:	4301      	orrs	r1, r0
 800c368:	f47f aec1 	bne.w	800c0ee <_strtod_l+0x76>
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	f47f aedb 	bne.w	800c128 <_strtod_l+0xb0>
 800c372:	2a69      	cmp	r2, #105	; 0x69
 800c374:	d029      	beq.n	800c3ca <_strtod_l+0x352>
 800c376:	dc26      	bgt.n	800c3c6 <_strtod_l+0x34e>
 800c378:	2a49      	cmp	r2, #73	; 0x49
 800c37a:	d026      	beq.n	800c3ca <_strtod_l+0x352>
 800c37c:	2a4e      	cmp	r2, #78	; 0x4e
 800c37e:	f47f aed3 	bne.w	800c128 <_strtod_l+0xb0>
 800c382:	499b      	ldr	r1, [pc, #620]	; (800c5f0 <_strtod_l+0x578>)
 800c384:	a815      	add	r0, sp, #84	; 0x54
 800c386:	f001 fdbb 	bl	800df00 <__match>
 800c38a:	2800      	cmp	r0, #0
 800c38c:	f43f aecc 	beq.w	800c128 <_strtod_l+0xb0>
 800c390:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c392:	781b      	ldrb	r3, [r3, #0]
 800c394:	2b28      	cmp	r3, #40	; 0x28
 800c396:	d12f      	bne.n	800c3f8 <_strtod_l+0x380>
 800c398:	4996      	ldr	r1, [pc, #600]	; (800c5f4 <_strtod_l+0x57c>)
 800c39a:	aa18      	add	r2, sp, #96	; 0x60
 800c39c:	a815      	add	r0, sp, #84	; 0x54
 800c39e:	f001 fdc3 	bl	800df28 <__hexnan>
 800c3a2:	2805      	cmp	r0, #5
 800c3a4:	d128      	bne.n	800c3f8 <_strtod_l+0x380>
 800c3a6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800c3a8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c3ac:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 800c3b0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 800c3b4:	e69b      	b.n	800c0ee <_strtod_l+0x76>
 800c3b6:	9f08      	ldr	r7, [sp, #32]
 800c3b8:	210a      	movs	r1, #10
 800c3ba:	fb01 2107 	mla	r1, r1, r7, r2
 800c3be:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 800c3c2:	9208      	str	r2, [sp, #32]
 800c3c4:	e7b5      	b.n	800c332 <_strtod_l+0x2ba>
 800c3c6:	2a6e      	cmp	r2, #110	; 0x6e
 800c3c8:	e7d9      	b.n	800c37e <_strtod_l+0x306>
 800c3ca:	498b      	ldr	r1, [pc, #556]	; (800c5f8 <_strtod_l+0x580>)
 800c3cc:	a815      	add	r0, sp, #84	; 0x54
 800c3ce:	f001 fd97 	bl	800df00 <__match>
 800c3d2:	2800      	cmp	r0, #0
 800c3d4:	f43f aea8 	beq.w	800c128 <_strtod_l+0xb0>
 800c3d8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c3da:	4988      	ldr	r1, [pc, #544]	; (800c5fc <_strtod_l+0x584>)
 800c3dc:	3b01      	subs	r3, #1
 800c3de:	a815      	add	r0, sp, #84	; 0x54
 800c3e0:	9315      	str	r3, [sp, #84]	; 0x54
 800c3e2:	f001 fd8d 	bl	800df00 <__match>
 800c3e6:	b910      	cbnz	r0, 800c3ee <_strtod_l+0x376>
 800c3e8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800c3ea:	3301      	adds	r3, #1
 800c3ec:	9315      	str	r3, [sp, #84]	; 0x54
 800c3ee:	f8df 921c 	ldr.w	r9, [pc, #540]	; 800c60c <_strtod_l+0x594>
 800c3f2:	f04f 0800 	mov.w	r8, #0
 800c3f6:	e67a      	b.n	800c0ee <_strtod_l+0x76>
 800c3f8:	4881      	ldr	r0, [pc, #516]	; (800c600 <_strtod_l+0x588>)
 800c3fa:	f001 fa9d 	bl	800d938 <nan>
 800c3fe:	ec59 8b10 	vmov	r8, r9, d0
 800c402:	e674      	b.n	800c0ee <_strtod_l+0x76>
 800c404:	9b05      	ldr	r3, [sp, #20]
 800c406:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c408:	1afb      	subs	r3, r7, r3
 800c40a:	f1bb 0f00 	cmp.w	fp, #0
 800c40e:	bf08      	it	eq
 800c410:	46b3      	moveq	fp, r6
 800c412:	2e10      	cmp	r6, #16
 800c414:	9308      	str	r3, [sp, #32]
 800c416:	4635      	mov	r5, r6
 800c418:	bfa8      	it	ge
 800c41a:	2510      	movge	r5, #16
 800c41c:	f7f4 f892 	bl	8000544 <__aeabi_ui2d>
 800c420:	2e09      	cmp	r6, #9
 800c422:	4680      	mov	r8, r0
 800c424:	4689      	mov	r9, r1
 800c426:	dd13      	ble.n	800c450 <_strtod_l+0x3d8>
 800c428:	4b76      	ldr	r3, [pc, #472]	; (800c604 <_strtod_l+0x58c>)
 800c42a:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800c42e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c432:	f7f4 f901 	bl	8000638 <__aeabi_dmul>
 800c436:	4680      	mov	r8, r0
 800c438:	4650      	mov	r0, sl
 800c43a:	4689      	mov	r9, r1
 800c43c:	f7f4 f882 	bl	8000544 <__aeabi_ui2d>
 800c440:	4602      	mov	r2, r0
 800c442:	460b      	mov	r3, r1
 800c444:	4640      	mov	r0, r8
 800c446:	4649      	mov	r1, r9
 800c448:	f7f3 ff40 	bl	80002cc <__adddf3>
 800c44c:	4680      	mov	r8, r0
 800c44e:	4689      	mov	r9, r1
 800c450:	2e0f      	cmp	r6, #15
 800c452:	dc38      	bgt.n	800c4c6 <_strtod_l+0x44e>
 800c454:	9b08      	ldr	r3, [sp, #32]
 800c456:	2b00      	cmp	r3, #0
 800c458:	f43f ae49 	beq.w	800c0ee <_strtod_l+0x76>
 800c45c:	dd24      	ble.n	800c4a8 <_strtod_l+0x430>
 800c45e:	2b16      	cmp	r3, #22
 800c460:	dc0b      	bgt.n	800c47a <_strtod_l+0x402>
 800c462:	4968      	ldr	r1, [pc, #416]	; (800c604 <_strtod_l+0x58c>)
 800c464:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c468:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c46c:	4642      	mov	r2, r8
 800c46e:	464b      	mov	r3, r9
 800c470:	f7f4 f8e2 	bl	8000638 <__aeabi_dmul>
 800c474:	4680      	mov	r8, r0
 800c476:	4689      	mov	r9, r1
 800c478:	e639      	b.n	800c0ee <_strtod_l+0x76>
 800c47a:	9a08      	ldr	r2, [sp, #32]
 800c47c:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800c480:	4293      	cmp	r3, r2
 800c482:	db20      	blt.n	800c4c6 <_strtod_l+0x44e>
 800c484:	4c5f      	ldr	r4, [pc, #380]	; (800c604 <_strtod_l+0x58c>)
 800c486:	f1c6 060f 	rsb	r6, r6, #15
 800c48a:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800c48e:	4642      	mov	r2, r8
 800c490:	464b      	mov	r3, r9
 800c492:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c496:	f7f4 f8cf 	bl	8000638 <__aeabi_dmul>
 800c49a:	9b08      	ldr	r3, [sp, #32]
 800c49c:	1b9e      	subs	r6, r3, r6
 800c49e:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800c4a2:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c4a6:	e7e3      	b.n	800c470 <_strtod_l+0x3f8>
 800c4a8:	9b08      	ldr	r3, [sp, #32]
 800c4aa:	3316      	adds	r3, #22
 800c4ac:	db0b      	blt.n	800c4c6 <_strtod_l+0x44e>
 800c4ae:	9b05      	ldr	r3, [sp, #20]
 800c4b0:	1bdf      	subs	r7, r3, r7
 800c4b2:	4b54      	ldr	r3, [pc, #336]	; (800c604 <_strtod_l+0x58c>)
 800c4b4:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c4b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c4bc:	4640      	mov	r0, r8
 800c4be:	4649      	mov	r1, r9
 800c4c0:	f7f4 f9e4 	bl	800088c <__aeabi_ddiv>
 800c4c4:	e7d6      	b.n	800c474 <_strtod_l+0x3fc>
 800c4c6:	9b08      	ldr	r3, [sp, #32]
 800c4c8:	1b75      	subs	r5, r6, r5
 800c4ca:	441d      	add	r5, r3
 800c4cc:	2d00      	cmp	r5, #0
 800c4ce:	dd70      	ble.n	800c5b2 <_strtod_l+0x53a>
 800c4d0:	f015 030f 	ands.w	r3, r5, #15
 800c4d4:	d00a      	beq.n	800c4ec <_strtod_l+0x474>
 800c4d6:	494b      	ldr	r1, [pc, #300]	; (800c604 <_strtod_l+0x58c>)
 800c4d8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c4dc:	4642      	mov	r2, r8
 800c4de:	464b      	mov	r3, r9
 800c4e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c4e4:	f7f4 f8a8 	bl	8000638 <__aeabi_dmul>
 800c4e8:	4680      	mov	r8, r0
 800c4ea:	4689      	mov	r9, r1
 800c4ec:	f035 050f 	bics.w	r5, r5, #15
 800c4f0:	d04d      	beq.n	800c58e <_strtod_l+0x516>
 800c4f2:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 800c4f6:	dd22      	ble.n	800c53e <_strtod_l+0x4c6>
 800c4f8:	2500      	movs	r5, #0
 800c4fa:	46ab      	mov	fp, r5
 800c4fc:	9509      	str	r5, [sp, #36]	; 0x24
 800c4fe:	9505      	str	r5, [sp, #20]
 800c500:	2322      	movs	r3, #34	; 0x22
 800c502:	f8df 9108 	ldr.w	r9, [pc, #264]	; 800c60c <_strtod_l+0x594>
 800c506:	6023      	str	r3, [r4, #0]
 800c508:	f04f 0800 	mov.w	r8, #0
 800c50c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c50e:	2b00      	cmp	r3, #0
 800c510:	f43f aded 	beq.w	800c0ee <_strtod_l+0x76>
 800c514:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c516:	4620      	mov	r0, r4
 800c518:	f7ff f924 	bl	800b764 <_Bfree>
 800c51c:	9905      	ldr	r1, [sp, #20]
 800c51e:	4620      	mov	r0, r4
 800c520:	f7ff f920 	bl	800b764 <_Bfree>
 800c524:	4659      	mov	r1, fp
 800c526:	4620      	mov	r0, r4
 800c528:	f7ff f91c 	bl	800b764 <_Bfree>
 800c52c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c52e:	4620      	mov	r0, r4
 800c530:	f7ff f918 	bl	800b764 <_Bfree>
 800c534:	4629      	mov	r1, r5
 800c536:	4620      	mov	r0, r4
 800c538:	f7ff f914 	bl	800b764 <_Bfree>
 800c53c:	e5d7      	b.n	800c0ee <_strtod_l+0x76>
 800c53e:	4b32      	ldr	r3, [pc, #200]	; (800c608 <_strtod_l+0x590>)
 800c540:	9304      	str	r3, [sp, #16]
 800c542:	2300      	movs	r3, #0
 800c544:	112d      	asrs	r5, r5, #4
 800c546:	4640      	mov	r0, r8
 800c548:	4649      	mov	r1, r9
 800c54a:	469a      	mov	sl, r3
 800c54c:	2d01      	cmp	r5, #1
 800c54e:	dc21      	bgt.n	800c594 <_strtod_l+0x51c>
 800c550:	b10b      	cbz	r3, 800c556 <_strtod_l+0x4de>
 800c552:	4680      	mov	r8, r0
 800c554:	4689      	mov	r9, r1
 800c556:	492c      	ldr	r1, [pc, #176]	; (800c608 <_strtod_l+0x590>)
 800c558:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800c55c:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800c560:	4642      	mov	r2, r8
 800c562:	464b      	mov	r3, r9
 800c564:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c568:	f7f4 f866 	bl	8000638 <__aeabi_dmul>
 800c56c:	4b27      	ldr	r3, [pc, #156]	; (800c60c <_strtod_l+0x594>)
 800c56e:	460a      	mov	r2, r1
 800c570:	400b      	ands	r3, r1
 800c572:	4927      	ldr	r1, [pc, #156]	; (800c610 <_strtod_l+0x598>)
 800c574:	428b      	cmp	r3, r1
 800c576:	4680      	mov	r8, r0
 800c578:	d8be      	bhi.n	800c4f8 <_strtod_l+0x480>
 800c57a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c57e:	428b      	cmp	r3, r1
 800c580:	bf86      	itte	hi
 800c582:	f8df 9090 	ldrhi.w	r9, [pc, #144]	; 800c614 <_strtod_l+0x59c>
 800c586:	f04f 38ff 	movhi.w	r8, #4294967295
 800c58a:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800c58e:	2300      	movs	r3, #0
 800c590:	9304      	str	r3, [sp, #16]
 800c592:	e07b      	b.n	800c68c <_strtod_l+0x614>
 800c594:	07ea      	lsls	r2, r5, #31
 800c596:	d505      	bpl.n	800c5a4 <_strtod_l+0x52c>
 800c598:	9b04      	ldr	r3, [sp, #16]
 800c59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c59e:	f7f4 f84b 	bl	8000638 <__aeabi_dmul>
 800c5a2:	2301      	movs	r3, #1
 800c5a4:	9a04      	ldr	r2, [sp, #16]
 800c5a6:	3208      	adds	r2, #8
 800c5a8:	f10a 0a01 	add.w	sl, sl, #1
 800c5ac:	106d      	asrs	r5, r5, #1
 800c5ae:	9204      	str	r2, [sp, #16]
 800c5b0:	e7cc      	b.n	800c54c <_strtod_l+0x4d4>
 800c5b2:	d0ec      	beq.n	800c58e <_strtod_l+0x516>
 800c5b4:	426d      	negs	r5, r5
 800c5b6:	f015 020f 	ands.w	r2, r5, #15
 800c5ba:	d00a      	beq.n	800c5d2 <_strtod_l+0x55a>
 800c5bc:	4b11      	ldr	r3, [pc, #68]	; (800c604 <_strtod_l+0x58c>)
 800c5be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5c2:	4640      	mov	r0, r8
 800c5c4:	4649      	mov	r1, r9
 800c5c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c5ca:	f7f4 f95f 	bl	800088c <__aeabi_ddiv>
 800c5ce:	4680      	mov	r8, r0
 800c5d0:	4689      	mov	r9, r1
 800c5d2:	112d      	asrs	r5, r5, #4
 800c5d4:	d0db      	beq.n	800c58e <_strtod_l+0x516>
 800c5d6:	2d1f      	cmp	r5, #31
 800c5d8:	dd1e      	ble.n	800c618 <_strtod_l+0x5a0>
 800c5da:	2500      	movs	r5, #0
 800c5dc:	46ab      	mov	fp, r5
 800c5de:	9509      	str	r5, [sp, #36]	; 0x24
 800c5e0:	9505      	str	r5, [sp, #20]
 800c5e2:	2322      	movs	r3, #34	; 0x22
 800c5e4:	f04f 0800 	mov.w	r8, #0
 800c5e8:	f04f 0900 	mov.w	r9, #0
 800c5ec:	6023      	str	r3, [r4, #0]
 800c5ee:	e78d      	b.n	800c50c <_strtod_l+0x494>
 800c5f0:	0800e7ed 	.word	0x0800e7ed
 800c5f4:	0800ea14 	.word	0x0800ea14
 800c5f8:	0800e7e5 	.word	0x0800e7e5
 800c5fc:	0800e81a 	.word	0x0800e81a
 800c600:	0800ebc0 	.word	0x0800ebc0
 800c604:	0800e928 	.word	0x0800e928
 800c608:	0800e900 	.word	0x0800e900
 800c60c:	7ff00000 	.word	0x7ff00000
 800c610:	7ca00000 	.word	0x7ca00000
 800c614:	7fefffff 	.word	0x7fefffff
 800c618:	f015 0310 	ands.w	r3, r5, #16
 800c61c:	bf18      	it	ne
 800c61e:	236a      	movne	r3, #106	; 0x6a
 800c620:	f8df a3a0 	ldr.w	sl, [pc, #928]	; 800c9c4 <_strtod_l+0x94c>
 800c624:	9304      	str	r3, [sp, #16]
 800c626:	4640      	mov	r0, r8
 800c628:	4649      	mov	r1, r9
 800c62a:	2300      	movs	r3, #0
 800c62c:	07ea      	lsls	r2, r5, #31
 800c62e:	d504      	bpl.n	800c63a <_strtod_l+0x5c2>
 800c630:	e9da 2300 	ldrd	r2, r3, [sl]
 800c634:	f7f4 f800 	bl	8000638 <__aeabi_dmul>
 800c638:	2301      	movs	r3, #1
 800c63a:	106d      	asrs	r5, r5, #1
 800c63c:	f10a 0a08 	add.w	sl, sl, #8
 800c640:	d1f4      	bne.n	800c62c <_strtod_l+0x5b4>
 800c642:	b10b      	cbz	r3, 800c648 <_strtod_l+0x5d0>
 800c644:	4680      	mov	r8, r0
 800c646:	4689      	mov	r9, r1
 800c648:	9b04      	ldr	r3, [sp, #16]
 800c64a:	b1bb      	cbz	r3, 800c67c <_strtod_l+0x604>
 800c64c:	f3c9 520a 	ubfx	r2, r9, #20, #11
 800c650:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c654:	2b00      	cmp	r3, #0
 800c656:	4649      	mov	r1, r9
 800c658:	dd10      	ble.n	800c67c <_strtod_l+0x604>
 800c65a:	2b1f      	cmp	r3, #31
 800c65c:	f340 811e 	ble.w	800c89c <_strtod_l+0x824>
 800c660:	2b34      	cmp	r3, #52	; 0x34
 800c662:	bfde      	ittt	le
 800c664:	f04f 33ff 	movle.w	r3, #4294967295
 800c668:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800c66c:	4093      	lslle	r3, r2
 800c66e:	f04f 0800 	mov.w	r8, #0
 800c672:	bfcc      	ite	gt
 800c674:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800c678:	ea03 0901 	andle.w	r9, r3, r1
 800c67c:	2200      	movs	r2, #0
 800c67e:	2300      	movs	r3, #0
 800c680:	4640      	mov	r0, r8
 800c682:	4649      	mov	r1, r9
 800c684:	f7f4 fa40 	bl	8000b08 <__aeabi_dcmpeq>
 800c688:	2800      	cmp	r0, #0
 800c68a:	d1a6      	bne.n	800c5da <_strtod_l+0x562>
 800c68c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c68e:	9300      	str	r3, [sp, #0]
 800c690:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c692:	4633      	mov	r3, r6
 800c694:	465a      	mov	r2, fp
 800c696:	4620      	mov	r0, r4
 800c698:	f7ff f8cc 	bl	800b834 <__s2b>
 800c69c:	9009      	str	r0, [sp, #36]	; 0x24
 800c69e:	2800      	cmp	r0, #0
 800c6a0:	f43f af2a 	beq.w	800c4f8 <_strtod_l+0x480>
 800c6a4:	9a08      	ldr	r2, [sp, #32]
 800c6a6:	9b05      	ldr	r3, [sp, #20]
 800c6a8:	2a00      	cmp	r2, #0
 800c6aa:	eba3 0307 	sub.w	r3, r3, r7
 800c6ae:	bfa8      	it	ge
 800c6b0:	2300      	movge	r3, #0
 800c6b2:	930c      	str	r3, [sp, #48]	; 0x30
 800c6b4:	2500      	movs	r5, #0
 800c6b6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c6ba:	9312      	str	r3, [sp, #72]	; 0x48
 800c6bc:	46ab      	mov	fp, r5
 800c6be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6c0:	4620      	mov	r0, r4
 800c6c2:	6859      	ldr	r1, [r3, #4]
 800c6c4:	f7ff f80e 	bl	800b6e4 <_Balloc>
 800c6c8:	9005      	str	r0, [sp, #20]
 800c6ca:	2800      	cmp	r0, #0
 800c6cc:	f43f af18 	beq.w	800c500 <_strtod_l+0x488>
 800c6d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c6d2:	691a      	ldr	r2, [r3, #16]
 800c6d4:	3202      	adds	r2, #2
 800c6d6:	f103 010c 	add.w	r1, r3, #12
 800c6da:	0092      	lsls	r2, r2, #2
 800c6dc:	300c      	adds	r0, #12
 800c6de:	f001 f91b 	bl	800d918 <memcpy>
 800c6e2:	ec49 8b10 	vmov	d0, r8, r9
 800c6e6:	aa18      	add	r2, sp, #96	; 0x60
 800c6e8:	a917      	add	r1, sp, #92	; 0x5c
 800c6ea:	4620      	mov	r0, r4
 800c6ec:	f7ff fbd6 	bl	800be9c <__d2b>
 800c6f0:	ec49 8b18 	vmov	d8, r8, r9
 800c6f4:	9016      	str	r0, [sp, #88]	; 0x58
 800c6f6:	2800      	cmp	r0, #0
 800c6f8:	f43f af02 	beq.w	800c500 <_strtod_l+0x488>
 800c6fc:	2101      	movs	r1, #1
 800c6fe:	4620      	mov	r0, r4
 800c700:	f7ff f930 	bl	800b964 <__i2b>
 800c704:	4683      	mov	fp, r0
 800c706:	2800      	cmp	r0, #0
 800c708:	f43f aefa 	beq.w	800c500 <_strtod_l+0x488>
 800c70c:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800c70e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800c710:	2e00      	cmp	r6, #0
 800c712:	bfab      	itete	ge
 800c714:	9b0c      	ldrge	r3, [sp, #48]	; 0x30
 800c716:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
 800c718:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800c71a:	f8dd a030 	ldrlt.w	sl, [sp, #48]	; 0x30
 800c71e:	bfac      	ite	ge
 800c720:	eb06 0a03 	addge.w	sl, r6, r3
 800c724:	1b9f      	sublt	r7, r3, r6
 800c726:	9b04      	ldr	r3, [sp, #16]
 800c728:	1af6      	subs	r6, r6, r3
 800c72a:	4416      	add	r6, r2
 800c72c:	4ba0      	ldr	r3, [pc, #640]	; (800c9b0 <_strtod_l+0x938>)
 800c72e:	3e01      	subs	r6, #1
 800c730:	429e      	cmp	r6, r3
 800c732:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c736:	f280 80c4 	bge.w	800c8c2 <_strtod_l+0x84a>
 800c73a:	1b9b      	subs	r3, r3, r6
 800c73c:	2b1f      	cmp	r3, #31
 800c73e:	eba2 0203 	sub.w	r2, r2, r3
 800c742:	f04f 0101 	mov.w	r1, #1
 800c746:	f300 80b0 	bgt.w	800c8aa <_strtod_l+0x832>
 800c74a:	fa01 f303 	lsl.w	r3, r1, r3
 800c74e:	930e      	str	r3, [sp, #56]	; 0x38
 800c750:	2300      	movs	r3, #0
 800c752:	930d      	str	r3, [sp, #52]	; 0x34
 800c754:	eb0a 0602 	add.w	r6, sl, r2
 800c758:	9b04      	ldr	r3, [sp, #16]
 800c75a:	45b2      	cmp	sl, r6
 800c75c:	4417      	add	r7, r2
 800c75e:	441f      	add	r7, r3
 800c760:	4653      	mov	r3, sl
 800c762:	bfa8      	it	ge
 800c764:	4633      	movge	r3, r6
 800c766:	42bb      	cmp	r3, r7
 800c768:	bfa8      	it	ge
 800c76a:	463b      	movge	r3, r7
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	bfc2      	ittt	gt
 800c770:	1af6      	subgt	r6, r6, r3
 800c772:	1aff      	subgt	r7, r7, r3
 800c774:	ebaa 0a03 	subgt.w	sl, sl, r3
 800c778:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	dd17      	ble.n	800c7ae <_strtod_l+0x736>
 800c77e:	4659      	mov	r1, fp
 800c780:	461a      	mov	r2, r3
 800c782:	4620      	mov	r0, r4
 800c784:	f7ff f9ae 	bl	800bae4 <__pow5mult>
 800c788:	4683      	mov	fp, r0
 800c78a:	2800      	cmp	r0, #0
 800c78c:	f43f aeb8 	beq.w	800c500 <_strtod_l+0x488>
 800c790:	4601      	mov	r1, r0
 800c792:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c794:	4620      	mov	r0, r4
 800c796:	f7ff f8fb 	bl	800b990 <__multiply>
 800c79a:	900b      	str	r0, [sp, #44]	; 0x2c
 800c79c:	2800      	cmp	r0, #0
 800c79e:	f43f aeaf 	beq.w	800c500 <_strtod_l+0x488>
 800c7a2:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c7a4:	4620      	mov	r0, r4
 800c7a6:	f7fe ffdd 	bl	800b764 <_Bfree>
 800c7aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c7ac:	9316      	str	r3, [sp, #88]	; 0x58
 800c7ae:	2e00      	cmp	r6, #0
 800c7b0:	f300 808c 	bgt.w	800c8cc <_strtod_l+0x854>
 800c7b4:	9b08      	ldr	r3, [sp, #32]
 800c7b6:	2b00      	cmp	r3, #0
 800c7b8:	dd08      	ble.n	800c7cc <_strtod_l+0x754>
 800c7ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800c7bc:	9905      	ldr	r1, [sp, #20]
 800c7be:	4620      	mov	r0, r4
 800c7c0:	f7ff f990 	bl	800bae4 <__pow5mult>
 800c7c4:	9005      	str	r0, [sp, #20]
 800c7c6:	2800      	cmp	r0, #0
 800c7c8:	f43f ae9a 	beq.w	800c500 <_strtod_l+0x488>
 800c7cc:	2f00      	cmp	r7, #0
 800c7ce:	dd08      	ble.n	800c7e2 <_strtod_l+0x76a>
 800c7d0:	9905      	ldr	r1, [sp, #20]
 800c7d2:	463a      	mov	r2, r7
 800c7d4:	4620      	mov	r0, r4
 800c7d6:	f7ff f9df 	bl	800bb98 <__lshift>
 800c7da:	9005      	str	r0, [sp, #20]
 800c7dc:	2800      	cmp	r0, #0
 800c7de:	f43f ae8f 	beq.w	800c500 <_strtod_l+0x488>
 800c7e2:	f1ba 0f00 	cmp.w	sl, #0
 800c7e6:	dd08      	ble.n	800c7fa <_strtod_l+0x782>
 800c7e8:	4659      	mov	r1, fp
 800c7ea:	4652      	mov	r2, sl
 800c7ec:	4620      	mov	r0, r4
 800c7ee:	f7ff f9d3 	bl	800bb98 <__lshift>
 800c7f2:	4683      	mov	fp, r0
 800c7f4:	2800      	cmp	r0, #0
 800c7f6:	f43f ae83 	beq.w	800c500 <_strtod_l+0x488>
 800c7fa:	9a05      	ldr	r2, [sp, #20]
 800c7fc:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c7fe:	4620      	mov	r0, r4
 800c800:	f7ff fa52 	bl	800bca8 <__mdiff>
 800c804:	4605      	mov	r5, r0
 800c806:	2800      	cmp	r0, #0
 800c808:	f43f ae7a 	beq.w	800c500 <_strtod_l+0x488>
 800c80c:	68c3      	ldr	r3, [r0, #12]
 800c80e:	930b      	str	r3, [sp, #44]	; 0x2c
 800c810:	2300      	movs	r3, #0
 800c812:	60c3      	str	r3, [r0, #12]
 800c814:	4659      	mov	r1, fp
 800c816:	f7ff fa2b 	bl	800bc70 <__mcmp>
 800c81a:	2800      	cmp	r0, #0
 800c81c:	da60      	bge.n	800c8e0 <_strtod_l+0x868>
 800c81e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c820:	ea53 0308 	orrs.w	r3, r3, r8
 800c824:	f040 8084 	bne.w	800c930 <_strtod_l+0x8b8>
 800c828:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d17f      	bne.n	800c930 <_strtod_l+0x8b8>
 800c830:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c834:	0d1b      	lsrs	r3, r3, #20
 800c836:	051b      	lsls	r3, r3, #20
 800c838:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c83c:	d978      	bls.n	800c930 <_strtod_l+0x8b8>
 800c83e:	696b      	ldr	r3, [r5, #20]
 800c840:	b913      	cbnz	r3, 800c848 <_strtod_l+0x7d0>
 800c842:	692b      	ldr	r3, [r5, #16]
 800c844:	2b01      	cmp	r3, #1
 800c846:	dd73      	ble.n	800c930 <_strtod_l+0x8b8>
 800c848:	4629      	mov	r1, r5
 800c84a:	2201      	movs	r2, #1
 800c84c:	4620      	mov	r0, r4
 800c84e:	f7ff f9a3 	bl	800bb98 <__lshift>
 800c852:	4659      	mov	r1, fp
 800c854:	4605      	mov	r5, r0
 800c856:	f7ff fa0b 	bl	800bc70 <__mcmp>
 800c85a:	2800      	cmp	r0, #0
 800c85c:	dd68      	ble.n	800c930 <_strtod_l+0x8b8>
 800c85e:	9904      	ldr	r1, [sp, #16]
 800c860:	4a54      	ldr	r2, [pc, #336]	; (800c9b4 <_strtod_l+0x93c>)
 800c862:	464b      	mov	r3, r9
 800c864:	2900      	cmp	r1, #0
 800c866:	f000 8084 	beq.w	800c972 <_strtod_l+0x8fa>
 800c86a:	ea02 0109 	and.w	r1, r2, r9
 800c86e:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c872:	dc7e      	bgt.n	800c972 <_strtod_l+0x8fa>
 800c874:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c878:	f77f aeb3 	ble.w	800c5e2 <_strtod_l+0x56a>
 800c87c:	4b4e      	ldr	r3, [pc, #312]	; (800c9b8 <_strtod_l+0x940>)
 800c87e:	4640      	mov	r0, r8
 800c880:	4649      	mov	r1, r9
 800c882:	2200      	movs	r2, #0
 800c884:	f7f3 fed8 	bl	8000638 <__aeabi_dmul>
 800c888:	4b4a      	ldr	r3, [pc, #296]	; (800c9b4 <_strtod_l+0x93c>)
 800c88a:	400b      	ands	r3, r1
 800c88c:	4680      	mov	r8, r0
 800c88e:	4689      	mov	r9, r1
 800c890:	2b00      	cmp	r3, #0
 800c892:	f47f ae3f 	bne.w	800c514 <_strtod_l+0x49c>
 800c896:	2322      	movs	r3, #34	; 0x22
 800c898:	6023      	str	r3, [r4, #0]
 800c89a:	e63b      	b.n	800c514 <_strtod_l+0x49c>
 800c89c:	f04f 32ff 	mov.w	r2, #4294967295
 800c8a0:	fa02 f303 	lsl.w	r3, r2, r3
 800c8a4:	ea03 0808 	and.w	r8, r3, r8
 800c8a8:	e6e8      	b.n	800c67c <_strtod_l+0x604>
 800c8aa:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800c8ae:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800c8b2:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800c8b6:	36e2      	adds	r6, #226	; 0xe2
 800c8b8:	fa01 f306 	lsl.w	r3, r1, r6
 800c8bc:	e9cd 310d 	strd	r3, r1, [sp, #52]	; 0x34
 800c8c0:	e748      	b.n	800c754 <_strtod_l+0x6dc>
 800c8c2:	2100      	movs	r1, #0
 800c8c4:	2301      	movs	r3, #1
 800c8c6:	e9cd 130d 	strd	r1, r3, [sp, #52]	; 0x34
 800c8ca:	e743      	b.n	800c754 <_strtod_l+0x6dc>
 800c8cc:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c8ce:	4632      	mov	r2, r6
 800c8d0:	4620      	mov	r0, r4
 800c8d2:	f7ff f961 	bl	800bb98 <__lshift>
 800c8d6:	9016      	str	r0, [sp, #88]	; 0x58
 800c8d8:	2800      	cmp	r0, #0
 800c8da:	f47f af6b 	bne.w	800c7b4 <_strtod_l+0x73c>
 800c8de:	e60f      	b.n	800c500 <_strtod_l+0x488>
 800c8e0:	46ca      	mov	sl, r9
 800c8e2:	d171      	bne.n	800c9c8 <_strtod_l+0x950>
 800c8e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c8e6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c8ea:	b352      	cbz	r2, 800c942 <_strtod_l+0x8ca>
 800c8ec:	4a33      	ldr	r2, [pc, #204]	; (800c9bc <_strtod_l+0x944>)
 800c8ee:	4293      	cmp	r3, r2
 800c8f0:	d12a      	bne.n	800c948 <_strtod_l+0x8d0>
 800c8f2:	9b04      	ldr	r3, [sp, #16]
 800c8f4:	4641      	mov	r1, r8
 800c8f6:	b1fb      	cbz	r3, 800c938 <_strtod_l+0x8c0>
 800c8f8:	4b2e      	ldr	r3, [pc, #184]	; (800c9b4 <_strtod_l+0x93c>)
 800c8fa:	ea09 0303 	and.w	r3, r9, r3
 800c8fe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c902:	f04f 32ff 	mov.w	r2, #4294967295
 800c906:	d81a      	bhi.n	800c93e <_strtod_l+0x8c6>
 800c908:	0d1b      	lsrs	r3, r3, #20
 800c90a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c90e:	fa02 f303 	lsl.w	r3, r2, r3
 800c912:	4299      	cmp	r1, r3
 800c914:	d118      	bne.n	800c948 <_strtod_l+0x8d0>
 800c916:	4b2a      	ldr	r3, [pc, #168]	; (800c9c0 <_strtod_l+0x948>)
 800c918:	459a      	cmp	sl, r3
 800c91a:	d102      	bne.n	800c922 <_strtod_l+0x8aa>
 800c91c:	3101      	adds	r1, #1
 800c91e:	f43f adef 	beq.w	800c500 <_strtod_l+0x488>
 800c922:	4b24      	ldr	r3, [pc, #144]	; (800c9b4 <_strtod_l+0x93c>)
 800c924:	ea0a 0303 	and.w	r3, sl, r3
 800c928:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 800c92c:	f04f 0800 	mov.w	r8, #0
 800c930:	9b04      	ldr	r3, [sp, #16]
 800c932:	2b00      	cmp	r3, #0
 800c934:	d1a2      	bne.n	800c87c <_strtod_l+0x804>
 800c936:	e5ed      	b.n	800c514 <_strtod_l+0x49c>
 800c938:	f04f 33ff 	mov.w	r3, #4294967295
 800c93c:	e7e9      	b.n	800c912 <_strtod_l+0x89a>
 800c93e:	4613      	mov	r3, r2
 800c940:	e7e7      	b.n	800c912 <_strtod_l+0x89a>
 800c942:	ea53 0308 	orrs.w	r3, r3, r8
 800c946:	d08a      	beq.n	800c85e <_strtod_l+0x7e6>
 800c948:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c94a:	b1e3      	cbz	r3, 800c986 <_strtod_l+0x90e>
 800c94c:	ea13 0f0a 	tst.w	r3, sl
 800c950:	d0ee      	beq.n	800c930 <_strtod_l+0x8b8>
 800c952:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c954:	9a04      	ldr	r2, [sp, #16]
 800c956:	4640      	mov	r0, r8
 800c958:	4649      	mov	r1, r9
 800c95a:	b1c3      	cbz	r3, 800c98e <_strtod_l+0x916>
 800c95c:	f7ff fb6f 	bl	800c03e <sulp>
 800c960:	4602      	mov	r2, r0
 800c962:	460b      	mov	r3, r1
 800c964:	ec51 0b18 	vmov	r0, r1, d8
 800c968:	f7f3 fcb0 	bl	80002cc <__adddf3>
 800c96c:	4680      	mov	r8, r0
 800c96e:	4689      	mov	r9, r1
 800c970:	e7de      	b.n	800c930 <_strtod_l+0x8b8>
 800c972:	4013      	ands	r3, r2
 800c974:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c978:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 800c97c:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800c980:	f04f 38ff 	mov.w	r8, #4294967295
 800c984:	e7d4      	b.n	800c930 <_strtod_l+0x8b8>
 800c986:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c988:	ea13 0f08 	tst.w	r3, r8
 800c98c:	e7e0      	b.n	800c950 <_strtod_l+0x8d8>
 800c98e:	f7ff fb56 	bl	800c03e <sulp>
 800c992:	4602      	mov	r2, r0
 800c994:	460b      	mov	r3, r1
 800c996:	ec51 0b18 	vmov	r0, r1, d8
 800c99a:	f7f3 fc95 	bl	80002c8 <__aeabi_dsub>
 800c99e:	2200      	movs	r2, #0
 800c9a0:	2300      	movs	r3, #0
 800c9a2:	4680      	mov	r8, r0
 800c9a4:	4689      	mov	r9, r1
 800c9a6:	f7f4 f8af 	bl	8000b08 <__aeabi_dcmpeq>
 800c9aa:	2800      	cmp	r0, #0
 800c9ac:	d0c0      	beq.n	800c930 <_strtod_l+0x8b8>
 800c9ae:	e618      	b.n	800c5e2 <_strtod_l+0x56a>
 800c9b0:	fffffc02 	.word	0xfffffc02
 800c9b4:	7ff00000 	.word	0x7ff00000
 800c9b8:	39500000 	.word	0x39500000
 800c9bc:	000fffff 	.word	0x000fffff
 800c9c0:	7fefffff 	.word	0x7fefffff
 800c9c4:	0800ea28 	.word	0x0800ea28
 800c9c8:	4659      	mov	r1, fp
 800c9ca:	4628      	mov	r0, r5
 800c9cc:	f7ff fac0 	bl	800bf50 <__ratio>
 800c9d0:	ec57 6b10 	vmov	r6, r7, d0
 800c9d4:	ee10 0a10 	vmov	r0, s0
 800c9d8:	2200      	movs	r2, #0
 800c9da:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c9de:	4639      	mov	r1, r7
 800c9e0:	f7f4 f8a6 	bl	8000b30 <__aeabi_dcmple>
 800c9e4:	2800      	cmp	r0, #0
 800c9e6:	d071      	beq.n	800cacc <_strtod_l+0xa54>
 800c9e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	d17c      	bne.n	800cae8 <_strtod_l+0xa70>
 800c9ee:	f1b8 0f00 	cmp.w	r8, #0
 800c9f2:	d15a      	bne.n	800caaa <_strtod_l+0xa32>
 800c9f4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	d15d      	bne.n	800cab8 <_strtod_l+0xa40>
 800c9fc:	4b90      	ldr	r3, [pc, #576]	; (800cc40 <_strtod_l+0xbc8>)
 800c9fe:	2200      	movs	r2, #0
 800ca00:	4630      	mov	r0, r6
 800ca02:	4639      	mov	r1, r7
 800ca04:	f7f4 f88a 	bl	8000b1c <__aeabi_dcmplt>
 800ca08:	2800      	cmp	r0, #0
 800ca0a:	d15c      	bne.n	800cac6 <_strtod_l+0xa4e>
 800ca0c:	4630      	mov	r0, r6
 800ca0e:	4639      	mov	r1, r7
 800ca10:	4b8c      	ldr	r3, [pc, #560]	; (800cc44 <_strtod_l+0xbcc>)
 800ca12:	2200      	movs	r2, #0
 800ca14:	f7f3 fe10 	bl	8000638 <__aeabi_dmul>
 800ca18:	4606      	mov	r6, r0
 800ca1a:	460f      	mov	r7, r1
 800ca1c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800ca20:	9606      	str	r6, [sp, #24]
 800ca22:	9307      	str	r3, [sp, #28]
 800ca24:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca28:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800ca2c:	4b86      	ldr	r3, [pc, #536]	; (800cc48 <_strtod_l+0xbd0>)
 800ca2e:	ea0a 0303 	and.w	r3, sl, r3
 800ca32:	930d      	str	r3, [sp, #52]	; 0x34
 800ca34:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ca36:	4b85      	ldr	r3, [pc, #532]	; (800cc4c <_strtod_l+0xbd4>)
 800ca38:	429a      	cmp	r2, r3
 800ca3a:	f040 8090 	bne.w	800cb5e <_strtod_l+0xae6>
 800ca3e:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 800ca42:	ec49 8b10 	vmov	d0, r8, r9
 800ca46:	f7ff f9b9 	bl	800bdbc <__ulp>
 800ca4a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ca4e:	ec51 0b10 	vmov	r0, r1, d0
 800ca52:	f7f3 fdf1 	bl	8000638 <__aeabi_dmul>
 800ca56:	4642      	mov	r2, r8
 800ca58:	464b      	mov	r3, r9
 800ca5a:	f7f3 fc37 	bl	80002cc <__adddf3>
 800ca5e:	460b      	mov	r3, r1
 800ca60:	4979      	ldr	r1, [pc, #484]	; (800cc48 <_strtod_l+0xbd0>)
 800ca62:	4a7b      	ldr	r2, [pc, #492]	; (800cc50 <_strtod_l+0xbd8>)
 800ca64:	4019      	ands	r1, r3
 800ca66:	4291      	cmp	r1, r2
 800ca68:	4680      	mov	r8, r0
 800ca6a:	d944      	bls.n	800caf6 <_strtod_l+0xa7e>
 800ca6c:	ee18 2a90 	vmov	r2, s17
 800ca70:	4b78      	ldr	r3, [pc, #480]	; (800cc54 <_strtod_l+0xbdc>)
 800ca72:	429a      	cmp	r2, r3
 800ca74:	d104      	bne.n	800ca80 <_strtod_l+0xa08>
 800ca76:	ee18 3a10 	vmov	r3, s16
 800ca7a:	3301      	adds	r3, #1
 800ca7c:	f43f ad40 	beq.w	800c500 <_strtod_l+0x488>
 800ca80:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 800cc54 <_strtod_l+0xbdc>
 800ca84:	f04f 38ff 	mov.w	r8, #4294967295
 800ca88:	9916      	ldr	r1, [sp, #88]	; 0x58
 800ca8a:	4620      	mov	r0, r4
 800ca8c:	f7fe fe6a 	bl	800b764 <_Bfree>
 800ca90:	9905      	ldr	r1, [sp, #20]
 800ca92:	4620      	mov	r0, r4
 800ca94:	f7fe fe66 	bl	800b764 <_Bfree>
 800ca98:	4659      	mov	r1, fp
 800ca9a:	4620      	mov	r0, r4
 800ca9c:	f7fe fe62 	bl	800b764 <_Bfree>
 800caa0:	4629      	mov	r1, r5
 800caa2:	4620      	mov	r0, r4
 800caa4:	f7fe fe5e 	bl	800b764 <_Bfree>
 800caa8:	e609      	b.n	800c6be <_strtod_l+0x646>
 800caaa:	f1b8 0f01 	cmp.w	r8, #1
 800caae:	d103      	bne.n	800cab8 <_strtod_l+0xa40>
 800cab0:	f1b9 0f00 	cmp.w	r9, #0
 800cab4:	f43f ad95 	beq.w	800c5e2 <_strtod_l+0x56a>
 800cab8:	ed9f 7b55 	vldr	d7, [pc, #340]	; 800cc10 <_strtod_l+0xb98>
 800cabc:	4f60      	ldr	r7, [pc, #384]	; (800cc40 <_strtod_l+0xbc8>)
 800cabe:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cac2:	2600      	movs	r6, #0
 800cac4:	e7ae      	b.n	800ca24 <_strtod_l+0x9ac>
 800cac6:	4f5f      	ldr	r7, [pc, #380]	; (800cc44 <_strtod_l+0xbcc>)
 800cac8:	2600      	movs	r6, #0
 800caca:	e7a7      	b.n	800ca1c <_strtod_l+0x9a4>
 800cacc:	4b5d      	ldr	r3, [pc, #372]	; (800cc44 <_strtod_l+0xbcc>)
 800cace:	4630      	mov	r0, r6
 800cad0:	4639      	mov	r1, r7
 800cad2:	2200      	movs	r2, #0
 800cad4:	f7f3 fdb0 	bl	8000638 <__aeabi_dmul>
 800cad8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cada:	4606      	mov	r6, r0
 800cadc:	460f      	mov	r7, r1
 800cade:	2b00      	cmp	r3, #0
 800cae0:	d09c      	beq.n	800ca1c <_strtod_l+0x9a4>
 800cae2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cae6:	e79d      	b.n	800ca24 <_strtod_l+0x9ac>
 800cae8:	ed9f 7b4b 	vldr	d7, [pc, #300]	; 800cc18 <_strtod_l+0xba0>
 800caec:	ed8d 7b06 	vstr	d7, [sp, #24]
 800caf0:	ec57 6b17 	vmov	r6, r7, d7
 800caf4:	e796      	b.n	800ca24 <_strtod_l+0x9ac>
 800caf6:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 800cafa:	9b04      	ldr	r3, [sp, #16]
 800cafc:	46ca      	mov	sl, r9
 800cafe:	2b00      	cmp	r3, #0
 800cb00:	d1c2      	bne.n	800ca88 <_strtod_l+0xa10>
 800cb02:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800cb06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cb08:	0d1b      	lsrs	r3, r3, #20
 800cb0a:	051b      	lsls	r3, r3, #20
 800cb0c:	429a      	cmp	r2, r3
 800cb0e:	d1bb      	bne.n	800ca88 <_strtod_l+0xa10>
 800cb10:	4630      	mov	r0, r6
 800cb12:	4639      	mov	r1, r7
 800cb14:	f7f4 f940 	bl	8000d98 <__aeabi_d2lz>
 800cb18:	f7f3 fd60 	bl	80005dc <__aeabi_l2d>
 800cb1c:	4602      	mov	r2, r0
 800cb1e:	460b      	mov	r3, r1
 800cb20:	4630      	mov	r0, r6
 800cb22:	4639      	mov	r1, r7
 800cb24:	f7f3 fbd0 	bl	80002c8 <__aeabi_dsub>
 800cb28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800cb2a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cb2e:	ea43 0308 	orr.w	r3, r3, r8
 800cb32:	4313      	orrs	r3, r2
 800cb34:	4606      	mov	r6, r0
 800cb36:	460f      	mov	r7, r1
 800cb38:	d054      	beq.n	800cbe4 <_strtod_l+0xb6c>
 800cb3a:	a339      	add	r3, pc, #228	; (adr r3, 800cc20 <_strtod_l+0xba8>)
 800cb3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb40:	f7f3 ffec 	bl	8000b1c <__aeabi_dcmplt>
 800cb44:	2800      	cmp	r0, #0
 800cb46:	f47f ace5 	bne.w	800c514 <_strtod_l+0x49c>
 800cb4a:	a337      	add	r3, pc, #220	; (adr r3, 800cc28 <_strtod_l+0xbb0>)
 800cb4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb50:	4630      	mov	r0, r6
 800cb52:	4639      	mov	r1, r7
 800cb54:	f7f4 f800 	bl	8000b58 <__aeabi_dcmpgt>
 800cb58:	2800      	cmp	r0, #0
 800cb5a:	d095      	beq.n	800ca88 <_strtod_l+0xa10>
 800cb5c:	e4da      	b.n	800c514 <_strtod_l+0x49c>
 800cb5e:	9b04      	ldr	r3, [sp, #16]
 800cb60:	b333      	cbz	r3, 800cbb0 <_strtod_l+0xb38>
 800cb62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800cb64:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800cb68:	d822      	bhi.n	800cbb0 <_strtod_l+0xb38>
 800cb6a:	a331      	add	r3, pc, #196	; (adr r3, 800cc30 <_strtod_l+0xbb8>)
 800cb6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb70:	4630      	mov	r0, r6
 800cb72:	4639      	mov	r1, r7
 800cb74:	f7f3 ffdc 	bl	8000b30 <__aeabi_dcmple>
 800cb78:	b1a0      	cbz	r0, 800cba4 <_strtod_l+0xb2c>
 800cb7a:	4639      	mov	r1, r7
 800cb7c:	4630      	mov	r0, r6
 800cb7e:	f7f4 f833 	bl	8000be8 <__aeabi_d2uiz>
 800cb82:	2801      	cmp	r0, #1
 800cb84:	bf38      	it	cc
 800cb86:	2001      	movcc	r0, #1
 800cb88:	f7f3 fcdc 	bl	8000544 <__aeabi_ui2d>
 800cb8c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cb8e:	4606      	mov	r6, r0
 800cb90:	460f      	mov	r7, r1
 800cb92:	bb23      	cbnz	r3, 800cbde <_strtod_l+0xb66>
 800cb94:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cb98:	9010      	str	r0, [sp, #64]	; 0x40
 800cb9a:	9311      	str	r3, [sp, #68]	; 0x44
 800cb9c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cba0:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 800cba4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800cba6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800cba8:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800cbac:	1a9b      	subs	r3, r3, r2
 800cbae:	930f      	str	r3, [sp, #60]	; 0x3c
 800cbb0:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800cbb4:	eeb0 0a48 	vmov.f32	s0, s16
 800cbb8:	eef0 0a68 	vmov.f32	s1, s17
 800cbbc:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800cbc0:	f7ff f8fc 	bl	800bdbc <__ulp>
 800cbc4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800cbc8:	ec53 2b10 	vmov	r2, r3, d0
 800cbcc:	f7f3 fd34 	bl	8000638 <__aeabi_dmul>
 800cbd0:	ec53 2b18 	vmov	r2, r3, d8
 800cbd4:	f7f3 fb7a 	bl	80002cc <__adddf3>
 800cbd8:	4680      	mov	r8, r0
 800cbda:	4689      	mov	r9, r1
 800cbdc:	e78d      	b.n	800cafa <_strtod_l+0xa82>
 800cbde:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800cbe2:	e7db      	b.n	800cb9c <_strtod_l+0xb24>
 800cbe4:	a314      	add	r3, pc, #80	; (adr r3, 800cc38 <_strtod_l+0xbc0>)
 800cbe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbea:	f7f3 ff97 	bl	8000b1c <__aeabi_dcmplt>
 800cbee:	e7b3      	b.n	800cb58 <_strtod_l+0xae0>
 800cbf0:	2300      	movs	r3, #0
 800cbf2:	930a      	str	r3, [sp, #40]	; 0x28
 800cbf4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800cbf6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800cbf8:	6013      	str	r3, [r2, #0]
 800cbfa:	f7ff ba7c 	b.w	800c0f6 <_strtod_l+0x7e>
 800cbfe:	2a65      	cmp	r2, #101	; 0x65
 800cc00:	f43f ab75 	beq.w	800c2ee <_strtod_l+0x276>
 800cc04:	2a45      	cmp	r2, #69	; 0x45
 800cc06:	f43f ab72 	beq.w	800c2ee <_strtod_l+0x276>
 800cc0a:	2301      	movs	r3, #1
 800cc0c:	f7ff bbaa 	b.w	800c364 <_strtod_l+0x2ec>
 800cc10:	00000000 	.word	0x00000000
 800cc14:	bff00000 	.word	0xbff00000
 800cc18:	00000000 	.word	0x00000000
 800cc1c:	3ff00000 	.word	0x3ff00000
 800cc20:	94a03595 	.word	0x94a03595
 800cc24:	3fdfffff 	.word	0x3fdfffff
 800cc28:	35afe535 	.word	0x35afe535
 800cc2c:	3fe00000 	.word	0x3fe00000
 800cc30:	ffc00000 	.word	0xffc00000
 800cc34:	41dfffff 	.word	0x41dfffff
 800cc38:	94a03595 	.word	0x94a03595
 800cc3c:	3fcfffff 	.word	0x3fcfffff
 800cc40:	3ff00000 	.word	0x3ff00000
 800cc44:	3fe00000 	.word	0x3fe00000
 800cc48:	7ff00000 	.word	0x7ff00000
 800cc4c:	7fe00000 	.word	0x7fe00000
 800cc50:	7c9fffff 	.word	0x7c9fffff
 800cc54:	7fefffff 	.word	0x7fefffff

0800cc58 <_strtod_r>:
 800cc58:	4b01      	ldr	r3, [pc, #4]	; (800cc60 <_strtod_r+0x8>)
 800cc5a:	f7ff ba0d 	b.w	800c078 <_strtod_l>
 800cc5e:	bf00      	nop
 800cc60:	2000006c 	.word	0x2000006c

0800cc64 <_strtol_l.constprop.0>:
 800cc64:	2b01      	cmp	r3, #1
 800cc66:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cc6a:	d001      	beq.n	800cc70 <_strtol_l.constprop.0+0xc>
 800cc6c:	2b24      	cmp	r3, #36	; 0x24
 800cc6e:	d906      	bls.n	800cc7e <_strtol_l.constprop.0+0x1a>
 800cc70:	f7fd fd8a 	bl	800a788 <__errno>
 800cc74:	2316      	movs	r3, #22
 800cc76:	6003      	str	r3, [r0, #0]
 800cc78:	2000      	movs	r0, #0
 800cc7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cc7e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800cd64 <_strtol_l.constprop.0+0x100>
 800cc82:	460d      	mov	r5, r1
 800cc84:	462e      	mov	r6, r5
 800cc86:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc8a:	f81c 7004 	ldrb.w	r7, [ip, r4]
 800cc8e:	f017 0708 	ands.w	r7, r7, #8
 800cc92:	d1f7      	bne.n	800cc84 <_strtol_l.constprop.0+0x20>
 800cc94:	2c2d      	cmp	r4, #45	; 0x2d
 800cc96:	d132      	bne.n	800ccfe <_strtol_l.constprop.0+0x9a>
 800cc98:	782c      	ldrb	r4, [r5, #0]
 800cc9a:	2701      	movs	r7, #1
 800cc9c:	1cb5      	adds	r5, r6, #2
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d05b      	beq.n	800cd5a <_strtol_l.constprop.0+0xf6>
 800cca2:	2b10      	cmp	r3, #16
 800cca4:	d109      	bne.n	800ccba <_strtol_l.constprop.0+0x56>
 800cca6:	2c30      	cmp	r4, #48	; 0x30
 800cca8:	d107      	bne.n	800ccba <_strtol_l.constprop.0+0x56>
 800ccaa:	782c      	ldrb	r4, [r5, #0]
 800ccac:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800ccb0:	2c58      	cmp	r4, #88	; 0x58
 800ccb2:	d14d      	bne.n	800cd50 <_strtol_l.constprop.0+0xec>
 800ccb4:	786c      	ldrb	r4, [r5, #1]
 800ccb6:	2310      	movs	r3, #16
 800ccb8:	3502      	adds	r5, #2
 800ccba:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800ccbe:	f108 38ff 	add.w	r8, r8, #4294967295
 800ccc2:	f04f 0e00 	mov.w	lr, #0
 800ccc6:	fbb8 f9f3 	udiv	r9, r8, r3
 800ccca:	4676      	mov	r6, lr
 800cccc:	fb03 8a19 	mls	sl, r3, r9, r8
 800ccd0:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800ccd4:	f1bc 0f09 	cmp.w	ip, #9
 800ccd8:	d816      	bhi.n	800cd08 <_strtol_l.constprop.0+0xa4>
 800ccda:	4664      	mov	r4, ip
 800ccdc:	42a3      	cmp	r3, r4
 800ccde:	dd24      	ble.n	800cd2a <_strtol_l.constprop.0+0xc6>
 800cce0:	f1be 3fff 	cmp.w	lr, #4294967295
 800cce4:	d008      	beq.n	800ccf8 <_strtol_l.constprop.0+0x94>
 800cce6:	45b1      	cmp	r9, r6
 800cce8:	d31c      	bcc.n	800cd24 <_strtol_l.constprop.0+0xc0>
 800ccea:	d101      	bne.n	800ccf0 <_strtol_l.constprop.0+0x8c>
 800ccec:	45a2      	cmp	sl, r4
 800ccee:	db19      	blt.n	800cd24 <_strtol_l.constprop.0+0xc0>
 800ccf0:	fb06 4603 	mla	r6, r6, r3, r4
 800ccf4:	f04f 0e01 	mov.w	lr, #1
 800ccf8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ccfc:	e7e8      	b.n	800ccd0 <_strtol_l.constprop.0+0x6c>
 800ccfe:	2c2b      	cmp	r4, #43	; 0x2b
 800cd00:	bf04      	itt	eq
 800cd02:	782c      	ldrbeq	r4, [r5, #0]
 800cd04:	1cb5      	addeq	r5, r6, #2
 800cd06:	e7ca      	b.n	800cc9e <_strtol_l.constprop.0+0x3a>
 800cd08:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800cd0c:	f1bc 0f19 	cmp.w	ip, #25
 800cd10:	d801      	bhi.n	800cd16 <_strtol_l.constprop.0+0xb2>
 800cd12:	3c37      	subs	r4, #55	; 0x37
 800cd14:	e7e2      	b.n	800ccdc <_strtol_l.constprop.0+0x78>
 800cd16:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800cd1a:	f1bc 0f19 	cmp.w	ip, #25
 800cd1e:	d804      	bhi.n	800cd2a <_strtol_l.constprop.0+0xc6>
 800cd20:	3c57      	subs	r4, #87	; 0x57
 800cd22:	e7db      	b.n	800ccdc <_strtol_l.constprop.0+0x78>
 800cd24:	f04f 3eff 	mov.w	lr, #4294967295
 800cd28:	e7e6      	b.n	800ccf8 <_strtol_l.constprop.0+0x94>
 800cd2a:	f1be 3fff 	cmp.w	lr, #4294967295
 800cd2e:	d105      	bne.n	800cd3c <_strtol_l.constprop.0+0xd8>
 800cd30:	2322      	movs	r3, #34	; 0x22
 800cd32:	6003      	str	r3, [r0, #0]
 800cd34:	4646      	mov	r6, r8
 800cd36:	b942      	cbnz	r2, 800cd4a <_strtol_l.constprop.0+0xe6>
 800cd38:	4630      	mov	r0, r6
 800cd3a:	e79e      	b.n	800cc7a <_strtol_l.constprop.0+0x16>
 800cd3c:	b107      	cbz	r7, 800cd40 <_strtol_l.constprop.0+0xdc>
 800cd3e:	4276      	negs	r6, r6
 800cd40:	2a00      	cmp	r2, #0
 800cd42:	d0f9      	beq.n	800cd38 <_strtol_l.constprop.0+0xd4>
 800cd44:	f1be 0f00 	cmp.w	lr, #0
 800cd48:	d000      	beq.n	800cd4c <_strtol_l.constprop.0+0xe8>
 800cd4a:	1e69      	subs	r1, r5, #1
 800cd4c:	6011      	str	r1, [r2, #0]
 800cd4e:	e7f3      	b.n	800cd38 <_strtol_l.constprop.0+0xd4>
 800cd50:	2430      	movs	r4, #48	; 0x30
 800cd52:	2b00      	cmp	r3, #0
 800cd54:	d1b1      	bne.n	800ccba <_strtol_l.constprop.0+0x56>
 800cd56:	2308      	movs	r3, #8
 800cd58:	e7af      	b.n	800ccba <_strtol_l.constprop.0+0x56>
 800cd5a:	2c30      	cmp	r4, #48	; 0x30
 800cd5c:	d0a5      	beq.n	800ccaa <_strtol_l.constprop.0+0x46>
 800cd5e:	230a      	movs	r3, #10
 800cd60:	e7ab      	b.n	800ccba <_strtol_l.constprop.0+0x56>
 800cd62:	bf00      	nop
 800cd64:	0800ea51 	.word	0x0800ea51

0800cd68 <_strtol_r>:
 800cd68:	f7ff bf7c 	b.w	800cc64 <_strtol_l.constprop.0>

0800cd6c <__ssputs_r>:
 800cd6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd70:	688e      	ldr	r6, [r1, #8]
 800cd72:	461f      	mov	r7, r3
 800cd74:	42be      	cmp	r6, r7
 800cd76:	680b      	ldr	r3, [r1, #0]
 800cd78:	4682      	mov	sl, r0
 800cd7a:	460c      	mov	r4, r1
 800cd7c:	4690      	mov	r8, r2
 800cd7e:	d82c      	bhi.n	800cdda <__ssputs_r+0x6e>
 800cd80:	898a      	ldrh	r2, [r1, #12]
 800cd82:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cd86:	d026      	beq.n	800cdd6 <__ssputs_r+0x6a>
 800cd88:	6965      	ldr	r5, [r4, #20]
 800cd8a:	6909      	ldr	r1, [r1, #16]
 800cd8c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cd90:	eba3 0901 	sub.w	r9, r3, r1
 800cd94:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cd98:	1c7b      	adds	r3, r7, #1
 800cd9a:	444b      	add	r3, r9
 800cd9c:	106d      	asrs	r5, r5, #1
 800cd9e:	429d      	cmp	r5, r3
 800cda0:	bf38      	it	cc
 800cda2:	461d      	movcc	r5, r3
 800cda4:	0553      	lsls	r3, r2, #21
 800cda6:	d527      	bpl.n	800cdf8 <__ssputs_r+0x8c>
 800cda8:	4629      	mov	r1, r5
 800cdaa:	f7fe fc0f 	bl	800b5cc <_malloc_r>
 800cdae:	4606      	mov	r6, r0
 800cdb0:	b360      	cbz	r0, 800ce0c <__ssputs_r+0xa0>
 800cdb2:	6921      	ldr	r1, [r4, #16]
 800cdb4:	464a      	mov	r2, r9
 800cdb6:	f000 fdaf 	bl	800d918 <memcpy>
 800cdba:	89a3      	ldrh	r3, [r4, #12]
 800cdbc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cdc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cdc4:	81a3      	strh	r3, [r4, #12]
 800cdc6:	6126      	str	r6, [r4, #16]
 800cdc8:	6165      	str	r5, [r4, #20]
 800cdca:	444e      	add	r6, r9
 800cdcc:	eba5 0509 	sub.w	r5, r5, r9
 800cdd0:	6026      	str	r6, [r4, #0]
 800cdd2:	60a5      	str	r5, [r4, #8]
 800cdd4:	463e      	mov	r6, r7
 800cdd6:	42be      	cmp	r6, r7
 800cdd8:	d900      	bls.n	800cddc <__ssputs_r+0x70>
 800cdda:	463e      	mov	r6, r7
 800cddc:	6820      	ldr	r0, [r4, #0]
 800cdde:	4632      	mov	r2, r6
 800cde0:	4641      	mov	r1, r8
 800cde2:	f000 fd5c 	bl	800d89e <memmove>
 800cde6:	68a3      	ldr	r3, [r4, #8]
 800cde8:	1b9b      	subs	r3, r3, r6
 800cdea:	60a3      	str	r3, [r4, #8]
 800cdec:	6823      	ldr	r3, [r4, #0]
 800cdee:	4433      	add	r3, r6
 800cdf0:	6023      	str	r3, [r4, #0]
 800cdf2:	2000      	movs	r0, #0
 800cdf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cdf8:	462a      	mov	r2, r5
 800cdfa:	f001 f942 	bl	800e082 <_realloc_r>
 800cdfe:	4606      	mov	r6, r0
 800ce00:	2800      	cmp	r0, #0
 800ce02:	d1e0      	bne.n	800cdc6 <__ssputs_r+0x5a>
 800ce04:	6921      	ldr	r1, [r4, #16]
 800ce06:	4650      	mov	r0, sl
 800ce08:	f7fe fb6c 	bl	800b4e4 <_free_r>
 800ce0c:	230c      	movs	r3, #12
 800ce0e:	f8ca 3000 	str.w	r3, [sl]
 800ce12:	89a3      	ldrh	r3, [r4, #12]
 800ce14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ce18:	81a3      	strh	r3, [r4, #12]
 800ce1a:	f04f 30ff 	mov.w	r0, #4294967295
 800ce1e:	e7e9      	b.n	800cdf4 <__ssputs_r+0x88>

0800ce20 <_svfiprintf_r>:
 800ce20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce24:	4698      	mov	r8, r3
 800ce26:	898b      	ldrh	r3, [r1, #12]
 800ce28:	061b      	lsls	r3, r3, #24
 800ce2a:	b09d      	sub	sp, #116	; 0x74
 800ce2c:	4607      	mov	r7, r0
 800ce2e:	460d      	mov	r5, r1
 800ce30:	4614      	mov	r4, r2
 800ce32:	d50e      	bpl.n	800ce52 <_svfiprintf_r+0x32>
 800ce34:	690b      	ldr	r3, [r1, #16]
 800ce36:	b963      	cbnz	r3, 800ce52 <_svfiprintf_r+0x32>
 800ce38:	2140      	movs	r1, #64	; 0x40
 800ce3a:	f7fe fbc7 	bl	800b5cc <_malloc_r>
 800ce3e:	6028      	str	r0, [r5, #0]
 800ce40:	6128      	str	r0, [r5, #16]
 800ce42:	b920      	cbnz	r0, 800ce4e <_svfiprintf_r+0x2e>
 800ce44:	230c      	movs	r3, #12
 800ce46:	603b      	str	r3, [r7, #0]
 800ce48:	f04f 30ff 	mov.w	r0, #4294967295
 800ce4c:	e0d0      	b.n	800cff0 <_svfiprintf_r+0x1d0>
 800ce4e:	2340      	movs	r3, #64	; 0x40
 800ce50:	616b      	str	r3, [r5, #20]
 800ce52:	2300      	movs	r3, #0
 800ce54:	9309      	str	r3, [sp, #36]	; 0x24
 800ce56:	2320      	movs	r3, #32
 800ce58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ce5c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ce60:	2330      	movs	r3, #48	; 0x30
 800ce62:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800d008 <_svfiprintf_r+0x1e8>
 800ce66:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ce6a:	f04f 0901 	mov.w	r9, #1
 800ce6e:	4623      	mov	r3, r4
 800ce70:	469a      	mov	sl, r3
 800ce72:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ce76:	b10a      	cbz	r2, 800ce7c <_svfiprintf_r+0x5c>
 800ce78:	2a25      	cmp	r2, #37	; 0x25
 800ce7a:	d1f9      	bne.n	800ce70 <_svfiprintf_r+0x50>
 800ce7c:	ebba 0b04 	subs.w	fp, sl, r4
 800ce80:	d00b      	beq.n	800ce9a <_svfiprintf_r+0x7a>
 800ce82:	465b      	mov	r3, fp
 800ce84:	4622      	mov	r2, r4
 800ce86:	4629      	mov	r1, r5
 800ce88:	4638      	mov	r0, r7
 800ce8a:	f7ff ff6f 	bl	800cd6c <__ssputs_r>
 800ce8e:	3001      	adds	r0, #1
 800ce90:	f000 80a9 	beq.w	800cfe6 <_svfiprintf_r+0x1c6>
 800ce94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce96:	445a      	add	r2, fp
 800ce98:	9209      	str	r2, [sp, #36]	; 0x24
 800ce9a:	f89a 3000 	ldrb.w	r3, [sl]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	f000 80a1 	beq.w	800cfe6 <_svfiprintf_r+0x1c6>
 800cea4:	2300      	movs	r3, #0
 800cea6:	f04f 32ff 	mov.w	r2, #4294967295
 800ceaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ceae:	f10a 0a01 	add.w	sl, sl, #1
 800ceb2:	9304      	str	r3, [sp, #16]
 800ceb4:	9307      	str	r3, [sp, #28]
 800ceb6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ceba:	931a      	str	r3, [sp, #104]	; 0x68
 800cebc:	4654      	mov	r4, sl
 800cebe:	2205      	movs	r2, #5
 800cec0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cec4:	4850      	ldr	r0, [pc, #320]	; (800d008 <_svfiprintf_r+0x1e8>)
 800cec6:	f7f3 f9a3 	bl	8000210 <memchr>
 800ceca:	9a04      	ldr	r2, [sp, #16]
 800cecc:	b9d8      	cbnz	r0, 800cf06 <_svfiprintf_r+0xe6>
 800cece:	06d0      	lsls	r0, r2, #27
 800ced0:	bf44      	itt	mi
 800ced2:	2320      	movmi	r3, #32
 800ced4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ced8:	0711      	lsls	r1, r2, #28
 800ceda:	bf44      	itt	mi
 800cedc:	232b      	movmi	r3, #43	; 0x2b
 800cede:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800cee2:	f89a 3000 	ldrb.w	r3, [sl]
 800cee6:	2b2a      	cmp	r3, #42	; 0x2a
 800cee8:	d015      	beq.n	800cf16 <_svfiprintf_r+0xf6>
 800ceea:	9a07      	ldr	r2, [sp, #28]
 800ceec:	4654      	mov	r4, sl
 800ceee:	2000      	movs	r0, #0
 800cef0:	f04f 0c0a 	mov.w	ip, #10
 800cef4:	4621      	mov	r1, r4
 800cef6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800cefa:	3b30      	subs	r3, #48	; 0x30
 800cefc:	2b09      	cmp	r3, #9
 800cefe:	d94d      	bls.n	800cf9c <_svfiprintf_r+0x17c>
 800cf00:	b1b0      	cbz	r0, 800cf30 <_svfiprintf_r+0x110>
 800cf02:	9207      	str	r2, [sp, #28]
 800cf04:	e014      	b.n	800cf30 <_svfiprintf_r+0x110>
 800cf06:	eba0 0308 	sub.w	r3, r0, r8
 800cf0a:	fa09 f303 	lsl.w	r3, r9, r3
 800cf0e:	4313      	orrs	r3, r2
 800cf10:	9304      	str	r3, [sp, #16]
 800cf12:	46a2      	mov	sl, r4
 800cf14:	e7d2      	b.n	800cebc <_svfiprintf_r+0x9c>
 800cf16:	9b03      	ldr	r3, [sp, #12]
 800cf18:	1d19      	adds	r1, r3, #4
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	9103      	str	r1, [sp, #12]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	bfbb      	ittet	lt
 800cf22:	425b      	neglt	r3, r3
 800cf24:	f042 0202 	orrlt.w	r2, r2, #2
 800cf28:	9307      	strge	r3, [sp, #28]
 800cf2a:	9307      	strlt	r3, [sp, #28]
 800cf2c:	bfb8      	it	lt
 800cf2e:	9204      	strlt	r2, [sp, #16]
 800cf30:	7823      	ldrb	r3, [r4, #0]
 800cf32:	2b2e      	cmp	r3, #46	; 0x2e
 800cf34:	d10c      	bne.n	800cf50 <_svfiprintf_r+0x130>
 800cf36:	7863      	ldrb	r3, [r4, #1]
 800cf38:	2b2a      	cmp	r3, #42	; 0x2a
 800cf3a:	d134      	bne.n	800cfa6 <_svfiprintf_r+0x186>
 800cf3c:	9b03      	ldr	r3, [sp, #12]
 800cf3e:	1d1a      	adds	r2, r3, #4
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	9203      	str	r2, [sp, #12]
 800cf44:	2b00      	cmp	r3, #0
 800cf46:	bfb8      	it	lt
 800cf48:	f04f 33ff 	movlt.w	r3, #4294967295
 800cf4c:	3402      	adds	r4, #2
 800cf4e:	9305      	str	r3, [sp, #20]
 800cf50:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800d018 <_svfiprintf_r+0x1f8>
 800cf54:	7821      	ldrb	r1, [r4, #0]
 800cf56:	2203      	movs	r2, #3
 800cf58:	4650      	mov	r0, sl
 800cf5a:	f7f3 f959 	bl	8000210 <memchr>
 800cf5e:	b138      	cbz	r0, 800cf70 <_svfiprintf_r+0x150>
 800cf60:	9b04      	ldr	r3, [sp, #16]
 800cf62:	eba0 000a 	sub.w	r0, r0, sl
 800cf66:	2240      	movs	r2, #64	; 0x40
 800cf68:	4082      	lsls	r2, r0
 800cf6a:	4313      	orrs	r3, r2
 800cf6c:	3401      	adds	r4, #1
 800cf6e:	9304      	str	r3, [sp, #16]
 800cf70:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cf74:	4825      	ldr	r0, [pc, #148]	; (800d00c <_svfiprintf_r+0x1ec>)
 800cf76:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800cf7a:	2206      	movs	r2, #6
 800cf7c:	f7f3 f948 	bl	8000210 <memchr>
 800cf80:	2800      	cmp	r0, #0
 800cf82:	d038      	beq.n	800cff6 <_svfiprintf_r+0x1d6>
 800cf84:	4b22      	ldr	r3, [pc, #136]	; (800d010 <_svfiprintf_r+0x1f0>)
 800cf86:	bb1b      	cbnz	r3, 800cfd0 <_svfiprintf_r+0x1b0>
 800cf88:	9b03      	ldr	r3, [sp, #12]
 800cf8a:	3307      	adds	r3, #7
 800cf8c:	f023 0307 	bic.w	r3, r3, #7
 800cf90:	3308      	adds	r3, #8
 800cf92:	9303      	str	r3, [sp, #12]
 800cf94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf96:	4433      	add	r3, r6
 800cf98:	9309      	str	r3, [sp, #36]	; 0x24
 800cf9a:	e768      	b.n	800ce6e <_svfiprintf_r+0x4e>
 800cf9c:	fb0c 3202 	mla	r2, ip, r2, r3
 800cfa0:	460c      	mov	r4, r1
 800cfa2:	2001      	movs	r0, #1
 800cfa4:	e7a6      	b.n	800cef4 <_svfiprintf_r+0xd4>
 800cfa6:	2300      	movs	r3, #0
 800cfa8:	3401      	adds	r4, #1
 800cfaa:	9305      	str	r3, [sp, #20]
 800cfac:	4619      	mov	r1, r3
 800cfae:	f04f 0c0a 	mov.w	ip, #10
 800cfb2:	4620      	mov	r0, r4
 800cfb4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cfb8:	3a30      	subs	r2, #48	; 0x30
 800cfba:	2a09      	cmp	r2, #9
 800cfbc:	d903      	bls.n	800cfc6 <_svfiprintf_r+0x1a6>
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d0c6      	beq.n	800cf50 <_svfiprintf_r+0x130>
 800cfc2:	9105      	str	r1, [sp, #20]
 800cfc4:	e7c4      	b.n	800cf50 <_svfiprintf_r+0x130>
 800cfc6:	fb0c 2101 	mla	r1, ip, r1, r2
 800cfca:	4604      	mov	r4, r0
 800cfcc:	2301      	movs	r3, #1
 800cfce:	e7f0      	b.n	800cfb2 <_svfiprintf_r+0x192>
 800cfd0:	ab03      	add	r3, sp, #12
 800cfd2:	9300      	str	r3, [sp, #0]
 800cfd4:	462a      	mov	r2, r5
 800cfd6:	4b0f      	ldr	r3, [pc, #60]	; (800d014 <_svfiprintf_r+0x1f4>)
 800cfd8:	a904      	add	r1, sp, #16
 800cfda:	4638      	mov	r0, r7
 800cfdc:	f7fc fc58 	bl	8009890 <_printf_float>
 800cfe0:	1c42      	adds	r2, r0, #1
 800cfe2:	4606      	mov	r6, r0
 800cfe4:	d1d6      	bne.n	800cf94 <_svfiprintf_r+0x174>
 800cfe6:	89ab      	ldrh	r3, [r5, #12]
 800cfe8:	065b      	lsls	r3, r3, #25
 800cfea:	f53f af2d 	bmi.w	800ce48 <_svfiprintf_r+0x28>
 800cfee:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cff0:	b01d      	add	sp, #116	; 0x74
 800cff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cff6:	ab03      	add	r3, sp, #12
 800cff8:	9300      	str	r3, [sp, #0]
 800cffa:	462a      	mov	r2, r5
 800cffc:	4b05      	ldr	r3, [pc, #20]	; (800d014 <_svfiprintf_r+0x1f4>)
 800cffe:	a904      	add	r1, sp, #16
 800d000:	4638      	mov	r0, r7
 800d002:	f7fc fee9 	bl	8009dd8 <_printf_i>
 800d006:	e7eb      	b.n	800cfe0 <_svfiprintf_r+0x1c0>
 800d008:	0800eb51 	.word	0x0800eb51
 800d00c:	0800eb5b 	.word	0x0800eb5b
 800d010:	08009891 	.word	0x08009891
 800d014:	0800cd6d 	.word	0x0800cd6d
 800d018:	0800eb57 	.word	0x0800eb57

0800d01c <_sungetc_r>:
 800d01c:	b538      	push	{r3, r4, r5, lr}
 800d01e:	1c4b      	adds	r3, r1, #1
 800d020:	4614      	mov	r4, r2
 800d022:	d103      	bne.n	800d02c <_sungetc_r+0x10>
 800d024:	f04f 35ff 	mov.w	r5, #4294967295
 800d028:	4628      	mov	r0, r5
 800d02a:	bd38      	pop	{r3, r4, r5, pc}
 800d02c:	8993      	ldrh	r3, [r2, #12]
 800d02e:	f023 0320 	bic.w	r3, r3, #32
 800d032:	8193      	strh	r3, [r2, #12]
 800d034:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d036:	6852      	ldr	r2, [r2, #4]
 800d038:	b2cd      	uxtb	r5, r1
 800d03a:	b18b      	cbz	r3, 800d060 <_sungetc_r+0x44>
 800d03c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800d03e:	4293      	cmp	r3, r2
 800d040:	dd08      	ble.n	800d054 <_sungetc_r+0x38>
 800d042:	6823      	ldr	r3, [r4, #0]
 800d044:	1e5a      	subs	r2, r3, #1
 800d046:	6022      	str	r2, [r4, #0]
 800d048:	f803 5c01 	strb.w	r5, [r3, #-1]
 800d04c:	6863      	ldr	r3, [r4, #4]
 800d04e:	3301      	adds	r3, #1
 800d050:	6063      	str	r3, [r4, #4]
 800d052:	e7e9      	b.n	800d028 <_sungetc_r+0xc>
 800d054:	4621      	mov	r1, r4
 800d056:	f000 fbe8 	bl	800d82a <__submore>
 800d05a:	2800      	cmp	r0, #0
 800d05c:	d0f1      	beq.n	800d042 <_sungetc_r+0x26>
 800d05e:	e7e1      	b.n	800d024 <_sungetc_r+0x8>
 800d060:	6921      	ldr	r1, [r4, #16]
 800d062:	6823      	ldr	r3, [r4, #0]
 800d064:	b151      	cbz	r1, 800d07c <_sungetc_r+0x60>
 800d066:	4299      	cmp	r1, r3
 800d068:	d208      	bcs.n	800d07c <_sungetc_r+0x60>
 800d06a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800d06e:	42a9      	cmp	r1, r5
 800d070:	d104      	bne.n	800d07c <_sungetc_r+0x60>
 800d072:	3b01      	subs	r3, #1
 800d074:	3201      	adds	r2, #1
 800d076:	6023      	str	r3, [r4, #0]
 800d078:	6062      	str	r2, [r4, #4]
 800d07a:	e7d5      	b.n	800d028 <_sungetc_r+0xc>
 800d07c:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800d080:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d084:	6363      	str	r3, [r4, #52]	; 0x34
 800d086:	2303      	movs	r3, #3
 800d088:	63a3      	str	r3, [r4, #56]	; 0x38
 800d08a:	4623      	mov	r3, r4
 800d08c:	f803 5f46 	strb.w	r5, [r3, #70]!
 800d090:	6023      	str	r3, [r4, #0]
 800d092:	2301      	movs	r3, #1
 800d094:	e7dc      	b.n	800d050 <_sungetc_r+0x34>

0800d096 <__ssrefill_r>:
 800d096:	b510      	push	{r4, lr}
 800d098:	460c      	mov	r4, r1
 800d09a:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d09c:	b169      	cbz	r1, 800d0ba <__ssrefill_r+0x24>
 800d09e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d0a2:	4299      	cmp	r1, r3
 800d0a4:	d001      	beq.n	800d0aa <__ssrefill_r+0x14>
 800d0a6:	f7fe fa1d 	bl	800b4e4 <_free_r>
 800d0aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d0ac:	6063      	str	r3, [r4, #4]
 800d0ae:	2000      	movs	r0, #0
 800d0b0:	6360      	str	r0, [r4, #52]	; 0x34
 800d0b2:	b113      	cbz	r3, 800d0ba <__ssrefill_r+0x24>
 800d0b4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800d0b6:	6023      	str	r3, [r4, #0]
 800d0b8:	bd10      	pop	{r4, pc}
 800d0ba:	6923      	ldr	r3, [r4, #16]
 800d0bc:	6023      	str	r3, [r4, #0]
 800d0be:	2300      	movs	r3, #0
 800d0c0:	6063      	str	r3, [r4, #4]
 800d0c2:	89a3      	ldrh	r3, [r4, #12]
 800d0c4:	f043 0320 	orr.w	r3, r3, #32
 800d0c8:	81a3      	strh	r3, [r4, #12]
 800d0ca:	f04f 30ff 	mov.w	r0, #4294967295
 800d0ce:	e7f3      	b.n	800d0b8 <__ssrefill_r+0x22>

0800d0d0 <__ssvfiscanf_r>:
 800d0d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d0d4:	460c      	mov	r4, r1
 800d0d6:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800d0da:	2100      	movs	r1, #0
 800d0dc:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800d0e0:	49a6      	ldr	r1, [pc, #664]	; (800d37c <__ssvfiscanf_r+0x2ac>)
 800d0e2:	91a0      	str	r1, [sp, #640]	; 0x280
 800d0e4:	f10d 0804 	add.w	r8, sp, #4
 800d0e8:	49a5      	ldr	r1, [pc, #660]	; (800d380 <__ssvfiscanf_r+0x2b0>)
 800d0ea:	4fa6      	ldr	r7, [pc, #664]	; (800d384 <__ssvfiscanf_r+0x2b4>)
 800d0ec:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800d388 <__ssvfiscanf_r+0x2b8>
 800d0f0:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800d0f4:	4606      	mov	r6, r0
 800d0f6:	91a1      	str	r1, [sp, #644]	; 0x284
 800d0f8:	9300      	str	r3, [sp, #0]
 800d0fa:	7813      	ldrb	r3, [r2, #0]
 800d0fc:	2b00      	cmp	r3, #0
 800d0fe:	f000 815a 	beq.w	800d3b6 <__ssvfiscanf_r+0x2e6>
 800d102:	5cf9      	ldrb	r1, [r7, r3]
 800d104:	f011 0108 	ands.w	r1, r1, #8
 800d108:	f102 0501 	add.w	r5, r2, #1
 800d10c:	d019      	beq.n	800d142 <__ssvfiscanf_r+0x72>
 800d10e:	6863      	ldr	r3, [r4, #4]
 800d110:	2b00      	cmp	r3, #0
 800d112:	dd0f      	ble.n	800d134 <__ssvfiscanf_r+0x64>
 800d114:	6823      	ldr	r3, [r4, #0]
 800d116:	781a      	ldrb	r2, [r3, #0]
 800d118:	5cba      	ldrb	r2, [r7, r2]
 800d11a:	0712      	lsls	r2, r2, #28
 800d11c:	d401      	bmi.n	800d122 <__ssvfiscanf_r+0x52>
 800d11e:	462a      	mov	r2, r5
 800d120:	e7eb      	b.n	800d0fa <__ssvfiscanf_r+0x2a>
 800d122:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d124:	3201      	adds	r2, #1
 800d126:	9245      	str	r2, [sp, #276]	; 0x114
 800d128:	6862      	ldr	r2, [r4, #4]
 800d12a:	3301      	adds	r3, #1
 800d12c:	3a01      	subs	r2, #1
 800d12e:	6062      	str	r2, [r4, #4]
 800d130:	6023      	str	r3, [r4, #0]
 800d132:	e7ec      	b.n	800d10e <__ssvfiscanf_r+0x3e>
 800d134:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d136:	4621      	mov	r1, r4
 800d138:	4630      	mov	r0, r6
 800d13a:	4798      	blx	r3
 800d13c:	2800      	cmp	r0, #0
 800d13e:	d0e9      	beq.n	800d114 <__ssvfiscanf_r+0x44>
 800d140:	e7ed      	b.n	800d11e <__ssvfiscanf_r+0x4e>
 800d142:	2b25      	cmp	r3, #37	; 0x25
 800d144:	d012      	beq.n	800d16c <__ssvfiscanf_r+0x9c>
 800d146:	469a      	mov	sl, r3
 800d148:	6863      	ldr	r3, [r4, #4]
 800d14a:	2b00      	cmp	r3, #0
 800d14c:	f340 8091 	ble.w	800d272 <__ssvfiscanf_r+0x1a2>
 800d150:	6822      	ldr	r2, [r4, #0]
 800d152:	7813      	ldrb	r3, [r2, #0]
 800d154:	4553      	cmp	r3, sl
 800d156:	f040 812e 	bne.w	800d3b6 <__ssvfiscanf_r+0x2e6>
 800d15a:	6863      	ldr	r3, [r4, #4]
 800d15c:	3b01      	subs	r3, #1
 800d15e:	6063      	str	r3, [r4, #4]
 800d160:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800d162:	3201      	adds	r2, #1
 800d164:	3301      	adds	r3, #1
 800d166:	6022      	str	r2, [r4, #0]
 800d168:	9345      	str	r3, [sp, #276]	; 0x114
 800d16a:	e7d8      	b.n	800d11e <__ssvfiscanf_r+0x4e>
 800d16c:	9141      	str	r1, [sp, #260]	; 0x104
 800d16e:	9143      	str	r1, [sp, #268]	; 0x10c
 800d170:	7853      	ldrb	r3, [r2, #1]
 800d172:	2b2a      	cmp	r3, #42	; 0x2a
 800d174:	bf02      	ittt	eq
 800d176:	2310      	moveq	r3, #16
 800d178:	1c95      	addeq	r5, r2, #2
 800d17a:	9341      	streq	r3, [sp, #260]	; 0x104
 800d17c:	220a      	movs	r2, #10
 800d17e:	46aa      	mov	sl, r5
 800d180:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800d184:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800d188:	2b09      	cmp	r3, #9
 800d18a:	d91c      	bls.n	800d1c6 <__ssvfiscanf_r+0xf6>
 800d18c:	487e      	ldr	r0, [pc, #504]	; (800d388 <__ssvfiscanf_r+0x2b8>)
 800d18e:	2203      	movs	r2, #3
 800d190:	f7f3 f83e 	bl	8000210 <memchr>
 800d194:	b138      	cbz	r0, 800d1a6 <__ssvfiscanf_r+0xd6>
 800d196:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d198:	eba0 0009 	sub.w	r0, r0, r9
 800d19c:	2301      	movs	r3, #1
 800d19e:	4083      	lsls	r3, r0
 800d1a0:	4313      	orrs	r3, r2
 800d1a2:	9341      	str	r3, [sp, #260]	; 0x104
 800d1a4:	4655      	mov	r5, sl
 800d1a6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800d1aa:	2b78      	cmp	r3, #120	; 0x78
 800d1ac:	d806      	bhi.n	800d1bc <__ssvfiscanf_r+0xec>
 800d1ae:	2b57      	cmp	r3, #87	; 0x57
 800d1b0:	d810      	bhi.n	800d1d4 <__ssvfiscanf_r+0x104>
 800d1b2:	2b25      	cmp	r3, #37	; 0x25
 800d1b4:	d0c7      	beq.n	800d146 <__ssvfiscanf_r+0x76>
 800d1b6:	d857      	bhi.n	800d268 <__ssvfiscanf_r+0x198>
 800d1b8:	2b00      	cmp	r3, #0
 800d1ba:	d065      	beq.n	800d288 <__ssvfiscanf_r+0x1b8>
 800d1bc:	2303      	movs	r3, #3
 800d1be:	9347      	str	r3, [sp, #284]	; 0x11c
 800d1c0:	230a      	movs	r3, #10
 800d1c2:	9342      	str	r3, [sp, #264]	; 0x108
 800d1c4:	e076      	b.n	800d2b4 <__ssvfiscanf_r+0x1e4>
 800d1c6:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800d1c8:	fb02 1103 	mla	r1, r2, r3, r1
 800d1cc:	3930      	subs	r1, #48	; 0x30
 800d1ce:	9143      	str	r1, [sp, #268]	; 0x10c
 800d1d0:	4655      	mov	r5, sl
 800d1d2:	e7d4      	b.n	800d17e <__ssvfiscanf_r+0xae>
 800d1d4:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800d1d8:	2a20      	cmp	r2, #32
 800d1da:	d8ef      	bhi.n	800d1bc <__ssvfiscanf_r+0xec>
 800d1dc:	a101      	add	r1, pc, #4	; (adr r1, 800d1e4 <__ssvfiscanf_r+0x114>)
 800d1de:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d1e2:	bf00      	nop
 800d1e4:	0800d297 	.word	0x0800d297
 800d1e8:	0800d1bd 	.word	0x0800d1bd
 800d1ec:	0800d1bd 	.word	0x0800d1bd
 800d1f0:	0800d2f5 	.word	0x0800d2f5
 800d1f4:	0800d1bd 	.word	0x0800d1bd
 800d1f8:	0800d1bd 	.word	0x0800d1bd
 800d1fc:	0800d1bd 	.word	0x0800d1bd
 800d200:	0800d1bd 	.word	0x0800d1bd
 800d204:	0800d1bd 	.word	0x0800d1bd
 800d208:	0800d1bd 	.word	0x0800d1bd
 800d20c:	0800d1bd 	.word	0x0800d1bd
 800d210:	0800d30b 	.word	0x0800d30b
 800d214:	0800d2f1 	.word	0x0800d2f1
 800d218:	0800d26f 	.word	0x0800d26f
 800d21c:	0800d26f 	.word	0x0800d26f
 800d220:	0800d26f 	.word	0x0800d26f
 800d224:	0800d1bd 	.word	0x0800d1bd
 800d228:	0800d2ad 	.word	0x0800d2ad
 800d22c:	0800d1bd 	.word	0x0800d1bd
 800d230:	0800d1bd 	.word	0x0800d1bd
 800d234:	0800d1bd 	.word	0x0800d1bd
 800d238:	0800d1bd 	.word	0x0800d1bd
 800d23c:	0800d31b 	.word	0x0800d31b
 800d240:	0800d2e9 	.word	0x0800d2e9
 800d244:	0800d28f 	.word	0x0800d28f
 800d248:	0800d1bd 	.word	0x0800d1bd
 800d24c:	0800d1bd 	.word	0x0800d1bd
 800d250:	0800d317 	.word	0x0800d317
 800d254:	0800d1bd 	.word	0x0800d1bd
 800d258:	0800d2f1 	.word	0x0800d2f1
 800d25c:	0800d1bd 	.word	0x0800d1bd
 800d260:	0800d1bd 	.word	0x0800d1bd
 800d264:	0800d297 	.word	0x0800d297
 800d268:	3b45      	subs	r3, #69	; 0x45
 800d26a:	2b02      	cmp	r3, #2
 800d26c:	d8a6      	bhi.n	800d1bc <__ssvfiscanf_r+0xec>
 800d26e:	2305      	movs	r3, #5
 800d270:	e01f      	b.n	800d2b2 <__ssvfiscanf_r+0x1e2>
 800d272:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d274:	4621      	mov	r1, r4
 800d276:	4630      	mov	r0, r6
 800d278:	4798      	blx	r3
 800d27a:	2800      	cmp	r0, #0
 800d27c:	f43f af68 	beq.w	800d150 <__ssvfiscanf_r+0x80>
 800d280:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d282:	2800      	cmp	r0, #0
 800d284:	f040 808d 	bne.w	800d3a2 <__ssvfiscanf_r+0x2d2>
 800d288:	f04f 30ff 	mov.w	r0, #4294967295
 800d28c:	e08f      	b.n	800d3ae <__ssvfiscanf_r+0x2de>
 800d28e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d290:	f042 0220 	orr.w	r2, r2, #32
 800d294:	9241      	str	r2, [sp, #260]	; 0x104
 800d296:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800d298:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d29c:	9241      	str	r2, [sp, #260]	; 0x104
 800d29e:	2210      	movs	r2, #16
 800d2a0:	2b6f      	cmp	r3, #111	; 0x6f
 800d2a2:	9242      	str	r2, [sp, #264]	; 0x108
 800d2a4:	bf34      	ite	cc
 800d2a6:	2303      	movcc	r3, #3
 800d2a8:	2304      	movcs	r3, #4
 800d2aa:	e002      	b.n	800d2b2 <__ssvfiscanf_r+0x1e2>
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	9342      	str	r3, [sp, #264]	; 0x108
 800d2b0:	2303      	movs	r3, #3
 800d2b2:	9347      	str	r3, [sp, #284]	; 0x11c
 800d2b4:	6863      	ldr	r3, [r4, #4]
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	dd3d      	ble.n	800d336 <__ssvfiscanf_r+0x266>
 800d2ba:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d2bc:	0659      	lsls	r1, r3, #25
 800d2be:	d404      	bmi.n	800d2ca <__ssvfiscanf_r+0x1fa>
 800d2c0:	6823      	ldr	r3, [r4, #0]
 800d2c2:	781a      	ldrb	r2, [r3, #0]
 800d2c4:	5cba      	ldrb	r2, [r7, r2]
 800d2c6:	0712      	lsls	r2, r2, #28
 800d2c8:	d43c      	bmi.n	800d344 <__ssvfiscanf_r+0x274>
 800d2ca:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800d2cc:	2b02      	cmp	r3, #2
 800d2ce:	dc4b      	bgt.n	800d368 <__ssvfiscanf_r+0x298>
 800d2d0:	466b      	mov	r3, sp
 800d2d2:	4622      	mov	r2, r4
 800d2d4:	a941      	add	r1, sp, #260	; 0x104
 800d2d6:	4630      	mov	r0, r6
 800d2d8:	f000 f872 	bl	800d3c0 <_scanf_chars>
 800d2dc:	2801      	cmp	r0, #1
 800d2de:	d06a      	beq.n	800d3b6 <__ssvfiscanf_r+0x2e6>
 800d2e0:	2802      	cmp	r0, #2
 800d2e2:	f47f af1c 	bne.w	800d11e <__ssvfiscanf_r+0x4e>
 800d2e6:	e7cb      	b.n	800d280 <__ssvfiscanf_r+0x1b0>
 800d2e8:	2308      	movs	r3, #8
 800d2ea:	9342      	str	r3, [sp, #264]	; 0x108
 800d2ec:	2304      	movs	r3, #4
 800d2ee:	e7e0      	b.n	800d2b2 <__ssvfiscanf_r+0x1e2>
 800d2f0:	220a      	movs	r2, #10
 800d2f2:	e7d5      	b.n	800d2a0 <__ssvfiscanf_r+0x1d0>
 800d2f4:	4629      	mov	r1, r5
 800d2f6:	4640      	mov	r0, r8
 800d2f8:	f000 fa5e 	bl	800d7b8 <__sccl>
 800d2fc:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d2fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d302:	9341      	str	r3, [sp, #260]	; 0x104
 800d304:	4605      	mov	r5, r0
 800d306:	2301      	movs	r3, #1
 800d308:	e7d3      	b.n	800d2b2 <__ssvfiscanf_r+0x1e2>
 800d30a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800d30c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d310:	9341      	str	r3, [sp, #260]	; 0x104
 800d312:	2300      	movs	r3, #0
 800d314:	e7cd      	b.n	800d2b2 <__ssvfiscanf_r+0x1e2>
 800d316:	2302      	movs	r3, #2
 800d318:	e7cb      	b.n	800d2b2 <__ssvfiscanf_r+0x1e2>
 800d31a:	9841      	ldr	r0, [sp, #260]	; 0x104
 800d31c:	06c3      	lsls	r3, r0, #27
 800d31e:	f53f aefe 	bmi.w	800d11e <__ssvfiscanf_r+0x4e>
 800d322:	9b00      	ldr	r3, [sp, #0]
 800d324:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d326:	1d19      	adds	r1, r3, #4
 800d328:	9100      	str	r1, [sp, #0]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	07c0      	lsls	r0, r0, #31
 800d32e:	bf4c      	ite	mi
 800d330:	801a      	strhmi	r2, [r3, #0]
 800d332:	601a      	strpl	r2, [r3, #0]
 800d334:	e6f3      	b.n	800d11e <__ssvfiscanf_r+0x4e>
 800d336:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d338:	4621      	mov	r1, r4
 800d33a:	4630      	mov	r0, r6
 800d33c:	4798      	blx	r3
 800d33e:	2800      	cmp	r0, #0
 800d340:	d0bb      	beq.n	800d2ba <__ssvfiscanf_r+0x1ea>
 800d342:	e79d      	b.n	800d280 <__ssvfiscanf_r+0x1b0>
 800d344:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800d346:	3201      	adds	r2, #1
 800d348:	9245      	str	r2, [sp, #276]	; 0x114
 800d34a:	6862      	ldr	r2, [r4, #4]
 800d34c:	3a01      	subs	r2, #1
 800d34e:	2a00      	cmp	r2, #0
 800d350:	6062      	str	r2, [r4, #4]
 800d352:	dd02      	ble.n	800d35a <__ssvfiscanf_r+0x28a>
 800d354:	3301      	adds	r3, #1
 800d356:	6023      	str	r3, [r4, #0]
 800d358:	e7b2      	b.n	800d2c0 <__ssvfiscanf_r+0x1f0>
 800d35a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800d35c:	4621      	mov	r1, r4
 800d35e:	4630      	mov	r0, r6
 800d360:	4798      	blx	r3
 800d362:	2800      	cmp	r0, #0
 800d364:	d0ac      	beq.n	800d2c0 <__ssvfiscanf_r+0x1f0>
 800d366:	e78b      	b.n	800d280 <__ssvfiscanf_r+0x1b0>
 800d368:	2b04      	cmp	r3, #4
 800d36a:	dc0f      	bgt.n	800d38c <__ssvfiscanf_r+0x2bc>
 800d36c:	466b      	mov	r3, sp
 800d36e:	4622      	mov	r2, r4
 800d370:	a941      	add	r1, sp, #260	; 0x104
 800d372:	4630      	mov	r0, r6
 800d374:	f000 f87e 	bl	800d474 <_scanf_i>
 800d378:	e7b0      	b.n	800d2dc <__ssvfiscanf_r+0x20c>
 800d37a:	bf00      	nop
 800d37c:	0800d01d 	.word	0x0800d01d
 800d380:	0800d097 	.word	0x0800d097
 800d384:	0800ea51 	.word	0x0800ea51
 800d388:	0800eb57 	.word	0x0800eb57
 800d38c:	4b0b      	ldr	r3, [pc, #44]	; (800d3bc <__ssvfiscanf_r+0x2ec>)
 800d38e:	2b00      	cmp	r3, #0
 800d390:	f43f aec5 	beq.w	800d11e <__ssvfiscanf_r+0x4e>
 800d394:	466b      	mov	r3, sp
 800d396:	4622      	mov	r2, r4
 800d398:	a941      	add	r1, sp, #260	; 0x104
 800d39a:	4630      	mov	r0, r6
 800d39c:	f7fc fe3e 	bl	800a01c <_scanf_float>
 800d3a0:	e79c      	b.n	800d2dc <__ssvfiscanf_r+0x20c>
 800d3a2:	89a3      	ldrh	r3, [r4, #12]
 800d3a4:	f013 0f40 	tst.w	r3, #64	; 0x40
 800d3a8:	bf18      	it	ne
 800d3aa:	f04f 30ff 	movne.w	r0, #4294967295
 800d3ae:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800d3b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d3b6:	9844      	ldr	r0, [sp, #272]	; 0x110
 800d3b8:	e7f9      	b.n	800d3ae <__ssvfiscanf_r+0x2de>
 800d3ba:	bf00      	nop
 800d3bc:	0800a01d 	.word	0x0800a01d

0800d3c0 <_scanf_chars>:
 800d3c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d3c4:	4615      	mov	r5, r2
 800d3c6:	688a      	ldr	r2, [r1, #8]
 800d3c8:	4680      	mov	r8, r0
 800d3ca:	460c      	mov	r4, r1
 800d3cc:	b932      	cbnz	r2, 800d3dc <_scanf_chars+0x1c>
 800d3ce:	698a      	ldr	r2, [r1, #24]
 800d3d0:	2a00      	cmp	r2, #0
 800d3d2:	bf0c      	ite	eq
 800d3d4:	2201      	moveq	r2, #1
 800d3d6:	f04f 32ff 	movne.w	r2, #4294967295
 800d3da:	608a      	str	r2, [r1, #8]
 800d3dc:	6822      	ldr	r2, [r4, #0]
 800d3de:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800d470 <_scanf_chars+0xb0>
 800d3e2:	06d1      	lsls	r1, r2, #27
 800d3e4:	bf5f      	itttt	pl
 800d3e6:	681a      	ldrpl	r2, [r3, #0]
 800d3e8:	1d11      	addpl	r1, r2, #4
 800d3ea:	6019      	strpl	r1, [r3, #0]
 800d3ec:	6816      	ldrpl	r6, [r2, #0]
 800d3ee:	2700      	movs	r7, #0
 800d3f0:	69a0      	ldr	r0, [r4, #24]
 800d3f2:	b188      	cbz	r0, 800d418 <_scanf_chars+0x58>
 800d3f4:	2801      	cmp	r0, #1
 800d3f6:	d107      	bne.n	800d408 <_scanf_chars+0x48>
 800d3f8:	682a      	ldr	r2, [r5, #0]
 800d3fa:	7811      	ldrb	r1, [r2, #0]
 800d3fc:	6962      	ldr	r2, [r4, #20]
 800d3fe:	5c52      	ldrb	r2, [r2, r1]
 800d400:	b952      	cbnz	r2, 800d418 <_scanf_chars+0x58>
 800d402:	2f00      	cmp	r7, #0
 800d404:	d031      	beq.n	800d46a <_scanf_chars+0xaa>
 800d406:	e022      	b.n	800d44e <_scanf_chars+0x8e>
 800d408:	2802      	cmp	r0, #2
 800d40a:	d120      	bne.n	800d44e <_scanf_chars+0x8e>
 800d40c:	682b      	ldr	r3, [r5, #0]
 800d40e:	781b      	ldrb	r3, [r3, #0]
 800d410:	f819 3003 	ldrb.w	r3, [r9, r3]
 800d414:	071b      	lsls	r3, r3, #28
 800d416:	d41a      	bmi.n	800d44e <_scanf_chars+0x8e>
 800d418:	6823      	ldr	r3, [r4, #0]
 800d41a:	06da      	lsls	r2, r3, #27
 800d41c:	bf5e      	ittt	pl
 800d41e:	682b      	ldrpl	r3, [r5, #0]
 800d420:	781b      	ldrbpl	r3, [r3, #0]
 800d422:	f806 3b01 	strbpl.w	r3, [r6], #1
 800d426:	682a      	ldr	r2, [r5, #0]
 800d428:	686b      	ldr	r3, [r5, #4]
 800d42a:	3201      	adds	r2, #1
 800d42c:	602a      	str	r2, [r5, #0]
 800d42e:	68a2      	ldr	r2, [r4, #8]
 800d430:	3b01      	subs	r3, #1
 800d432:	3a01      	subs	r2, #1
 800d434:	606b      	str	r3, [r5, #4]
 800d436:	3701      	adds	r7, #1
 800d438:	60a2      	str	r2, [r4, #8]
 800d43a:	b142      	cbz	r2, 800d44e <_scanf_chars+0x8e>
 800d43c:	2b00      	cmp	r3, #0
 800d43e:	dcd7      	bgt.n	800d3f0 <_scanf_chars+0x30>
 800d440:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d444:	4629      	mov	r1, r5
 800d446:	4640      	mov	r0, r8
 800d448:	4798      	blx	r3
 800d44a:	2800      	cmp	r0, #0
 800d44c:	d0d0      	beq.n	800d3f0 <_scanf_chars+0x30>
 800d44e:	6823      	ldr	r3, [r4, #0]
 800d450:	f013 0310 	ands.w	r3, r3, #16
 800d454:	d105      	bne.n	800d462 <_scanf_chars+0xa2>
 800d456:	68e2      	ldr	r2, [r4, #12]
 800d458:	3201      	adds	r2, #1
 800d45a:	60e2      	str	r2, [r4, #12]
 800d45c:	69a2      	ldr	r2, [r4, #24]
 800d45e:	b102      	cbz	r2, 800d462 <_scanf_chars+0xa2>
 800d460:	7033      	strb	r3, [r6, #0]
 800d462:	6923      	ldr	r3, [r4, #16]
 800d464:	443b      	add	r3, r7
 800d466:	6123      	str	r3, [r4, #16]
 800d468:	2000      	movs	r0, #0
 800d46a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d46e:	bf00      	nop
 800d470:	0800ea51 	.word	0x0800ea51

0800d474 <_scanf_i>:
 800d474:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d478:	4698      	mov	r8, r3
 800d47a:	4b74      	ldr	r3, [pc, #464]	; (800d64c <_scanf_i+0x1d8>)
 800d47c:	460c      	mov	r4, r1
 800d47e:	4682      	mov	sl, r0
 800d480:	4616      	mov	r6, r2
 800d482:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800d486:	b087      	sub	sp, #28
 800d488:	ab03      	add	r3, sp, #12
 800d48a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800d48e:	4b70      	ldr	r3, [pc, #448]	; (800d650 <_scanf_i+0x1dc>)
 800d490:	69a1      	ldr	r1, [r4, #24]
 800d492:	4a70      	ldr	r2, [pc, #448]	; (800d654 <_scanf_i+0x1e0>)
 800d494:	2903      	cmp	r1, #3
 800d496:	bf18      	it	ne
 800d498:	461a      	movne	r2, r3
 800d49a:	68a3      	ldr	r3, [r4, #8]
 800d49c:	9201      	str	r2, [sp, #4]
 800d49e:	1e5a      	subs	r2, r3, #1
 800d4a0:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800d4a4:	bf88      	it	hi
 800d4a6:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800d4aa:	4627      	mov	r7, r4
 800d4ac:	bf82      	ittt	hi
 800d4ae:	eb03 0905 	addhi.w	r9, r3, r5
 800d4b2:	f240 135d 	movwhi	r3, #349	; 0x15d
 800d4b6:	60a3      	strhi	r3, [r4, #8]
 800d4b8:	f857 3b1c 	ldr.w	r3, [r7], #28
 800d4bc:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800d4c0:	bf98      	it	ls
 800d4c2:	f04f 0900 	movls.w	r9, #0
 800d4c6:	6023      	str	r3, [r4, #0]
 800d4c8:	463d      	mov	r5, r7
 800d4ca:	f04f 0b00 	mov.w	fp, #0
 800d4ce:	6831      	ldr	r1, [r6, #0]
 800d4d0:	ab03      	add	r3, sp, #12
 800d4d2:	7809      	ldrb	r1, [r1, #0]
 800d4d4:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800d4d8:	2202      	movs	r2, #2
 800d4da:	f7f2 fe99 	bl	8000210 <memchr>
 800d4de:	b328      	cbz	r0, 800d52c <_scanf_i+0xb8>
 800d4e0:	f1bb 0f01 	cmp.w	fp, #1
 800d4e4:	d159      	bne.n	800d59a <_scanf_i+0x126>
 800d4e6:	6862      	ldr	r2, [r4, #4]
 800d4e8:	b92a      	cbnz	r2, 800d4f6 <_scanf_i+0x82>
 800d4ea:	6822      	ldr	r2, [r4, #0]
 800d4ec:	2308      	movs	r3, #8
 800d4ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d4f2:	6063      	str	r3, [r4, #4]
 800d4f4:	6022      	str	r2, [r4, #0]
 800d4f6:	6822      	ldr	r2, [r4, #0]
 800d4f8:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800d4fc:	6022      	str	r2, [r4, #0]
 800d4fe:	68a2      	ldr	r2, [r4, #8]
 800d500:	1e51      	subs	r1, r2, #1
 800d502:	60a1      	str	r1, [r4, #8]
 800d504:	b192      	cbz	r2, 800d52c <_scanf_i+0xb8>
 800d506:	6832      	ldr	r2, [r6, #0]
 800d508:	1c51      	adds	r1, r2, #1
 800d50a:	6031      	str	r1, [r6, #0]
 800d50c:	7812      	ldrb	r2, [r2, #0]
 800d50e:	f805 2b01 	strb.w	r2, [r5], #1
 800d512:	6872      	ldr	r2, [r6, #4]
 800d514:	3a01      	subs	r2, #1
 800d516:	2a00      	cmp	r2, #0
 800d518:	6072      	str	r2, [r6, #4]
 800d51a:	dc07      	bgt.n	800d52c <_scanf_i+0xb8>
 800d51c:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800d520:	4631      	mov	r1, r6
 800d522:	4650      	mov	r0, sl
 800d524:	4790      	blx	r2
 800d526:	2800      	cmp	r0, #0
 800d528:	f040 8085 	bne.w	800d636 <_scanf_i+0x1c2>
 800d52c:	f10b 0b01 	add.w	fp, fp, #1
 800d530:	f1bb 0f03 	cmp.w	fp, #3
 800d534:	d1cb      	bne.n	800d4ce <_scanf_i+0x5a>
 800d536:	6863      	ldr	r3, [r4, #4]
 800d538:	b90b      	cbnz	r3, 800d53e <_scanf_i+0xca>
 800d53a:	230a      	movs	r3, #10
 800d53c:	6063      	str	r3, [r4, #4]
 800d53e:	6863      	ldr	r3, [r4, #4]
 800d540:	4945      	ldr	r1, [pc, #276]	; (800d658 <_scanf_i+0x1e4>)
 800d542:	6960      	ldr	r0, [r4, #20]
 800d544:	1ac9      	subs	r1, r1, r3
 800d546:	f000 f937 	bl	800d7b8 <__sccl>
 800d54a:	f04f 0b00 	mov.w	fp, #0
 800d54e:	68a3      	ldr	r3, [r4, #8]
 800d550:	6822      	ldr	r2, [r4, #0]
 800d552:	2b00      	cmp	r3, #0
 800d554:	d03d      	beq.n	800d5d2 <_scanf_i+0x15e>
 800d556:	6831      	ldr	r1, [r6, #0]
 800d558:	6960      	ldr	r0, [r4, #20]
 800d55a:	f891 c000 	ldrb.w	ip, [r1]
 800d55e:	f810 000c 	ldrb.w	r0, [r0, ip]
 800d562:	2800      	cmp	r0, #0
 800d564:	d035      	beq.n	800d5d2 <_scanf_i+0x15e>
 800d566:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800d56a:	d124      	bne.n	800d5b6 <_scanf_i+0x142>
 800d56c:	0510      	lsls	r0, r2, #20
 800d56e:	d522      	bpl.n	800d5b6 <_scanf_i+0x142>
 800d570:	f10b 0b01 	add.w	fp, fp, #1
 800d574:	f1b9 0f00 	cmp.w	r9, #0
 800d578:	d003      	beq.n	800d582 <_scanf_i+0x10e>
 800d57a:	3301      	adds	r3, #1
 800d57c:	f109 39ff 	add.w	r9, r9, #4294967295
 800d580:	60a3      	str	r3, [r4, #8]
 800d582:	6873      	ldr	r3, [r6, #4]
 800d584:	3b01      	subs	r3, #1
 800d586:	2b00      	cmp	r3, #0
 800d588:	6073      	str	r3, [r6, #4]
 800d58a:	dd1b      	ble.n	800d5c4 <_scanf_i+0x150>
 800d58c:	6833      	ldr	r3, [r6, #0]
 800d58e:	3301      	adds	r3, #1
 800d590:	6033      	str	r3, [r6, #0]
 800d592:	68a3      	ldr	r3, [r4, #8]
 800d594:	3b01      	subs	r3, #1
 800d596:	60a3      	str	r3, [r4, #8]
 800d598:	e7d9      	b.n	800d54e <_scanf_i+0xda>
 800d59a:	f1bb 0f02 	cmp.w	fp, #2
 800d59e:	d1ae      	bne.n	800d4fe <_scanf_i+0x8a>
 800d5a0:	6822      	ldr	r2, [r4, #0]
 800d5a2:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800d5a6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d5aa:	d1bf      	bne.n	800d52c <_scanf_i+0xb8>
 800d5ac:	2310      	movs	r3, #16
 800d5ae:	6063      	str	r3, [r4, #4]
 800d5b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d5b4:	e7a2      	b.n	800d4fc <_scanf_i+0x88>
 800d5b6:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800d5ba:	6022      	str	r2, [r4, #0]
 800d5bc:	780b      	ldrb	r3, [r1, #0]
 800d5be:	f805 3b01 	strb.w	r3, [r5], #1
 800d5c2:	e7de      	b.n	800d582 <_scanf_i+0x10e>
 800d5c4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800d5c8:	4631      	mov	r1, r6
 800d5ca:	4650      	mov	r0, sl
 800d5cc:	4798      	blx	r3
 800d5ce:	2800      	cmp	r0, #0
 800d5d0:	d0df      	beq.n	800d592 <_scanf_i+0x11e>
 800d5d2:	6823      	ldr	r3, [r4, #0]
 800d5d4:	05d9      	lsls	r1, r3, #23
 800d5d6:	d50d      	bpl.n	800d5f4 <_scanf_i+0x180>
 800d5d8:	42bd      	cmp	r5, r7
 800d5da:	d909      	bls.n	800d5f0 <_scanf_i+0x17c>
 800d5dc:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800d5e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800d5e4:	4632      	mov	r2, r6
 800d5e6:	4650      	mov	r0, sl
 800d5e8:	4798      	blx	r3
 800d5ea:	f105 39ff 	add.w	r9, r5, #4294967295
 800d5ee:	464d      	mov	r5, r9
 800d5f0:	42bd      	cmp	r5, r7
 800d5f2:	d028      	beq.n	800d646 <_scanf_i+0x1d2>
 800d5f4:	6822      	ldr	r2, [r4, #0]
 800d5f6:	f012 0210 	ands.w	r2, r2, #16
 800d5fa:	d113      	bne.n	800d624 <_scanf_i+0x1b0>
 800d5fc:	702a      	strb	r2, [r5, #0]
 800d5fe:	6863      	ldr	r3, [r4, #4]
 800d600:	9e01      	ldr	r6, [sp, #4]
 800d602:	4639      	mov	r1, r7
 800d604:	4650      	mov	r0, sl
 800d606:	47b0      	blx	r6
 800d608:	f8d8 3000 	ldr.w	r3, [r8]
 800d60c:	6821      	ldr	r1, [r4, #0]
 800d60e:	1d1a      	adds	r2, r3, #4
 800d610:	f8c8 2000 	str.w	r2, [r8]
 800d614:	f011 0f20 	tst.w	r1, #32
 800d618:	681b      	ldr	r3, [r3, #0]
 800d61a:	d00f      	beq.n	800d63c <_scanf_i+0x1c8>
 800d61c:	6018      	str	r0, [r3, #0]
 800d61e:	68e3      	ldr	r3, [r4, #12]
 800d620:	3301      	adds	r3, #1
 800d622:	60e3      	str	r3, [r4, #12]
 800d624:	6923      	ldr	r3, [r4, #16]
 800d626:	1bed      	subs	r5, r5, r7
 800d628:	445d      	add	r5, fp
 800d62a:	442b      	add	r3, r5
 800d62c:	6123      	str	r3, [r4, #16]
 800d62e:	2000      	movs	r0, #0
 800d630:	b007      	add	sp, #28
 800d632:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d636:	f04f 0b00 	mov.w	fp, #0
 800d63a:	e7ca      	b.n	800d5d2 <_scanf_i+0x15e>
 800d63c:	07ca      	lsls	r2, r1, #31
 800d63e:	bf4c      	ite	mi
 800d640:	8018      	strhmi	r0, [r3, #0]
 800d642:	6018      	strpl	r0, [r3, #0]
 800d644:	e7eb      	b.n	800d61e <_scanf_i+0x1aa>
 800d646:	2001      	movs	r0, #1
 800d648:	e7f2      	b.n	800d630 <_scanf_i+0x1bc>
 800d64a:	bf00      	nop
 800d64c:	0800e7b4 	.word	0x0800e7b4
 800d650:	0800e1c5 	.word	0x0800e1c5
 800d654:	0800cd69 	.word	0x0800cd69
 800d658:	0800eb72 	.word	0x0800eb72

0800d65c <__sflush_r>:
 800d65c:	898a      	ldrh	r2, [r1, #12]
 800d65e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d662:	4605      	mov	r5, r0
 800d664:	0710      	lsls	r0, r2, #28
 800d666:	460c      	mov	r4, r1
 800d668:	d458      	bmi.n	800d71c <__sflush_r+0xc0>
 800d66a:	684b      	ldr	r3, [r1, #4]
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	dc05      	bgt.n	800d67c <__sflush_r+0x20>
 800d670:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d672:	2b00      	cmp	r3, #0
 800d674:	dc02      	bgt.n	800d67c <__sflush_r+0x20>
 800d676:	2000      	movs	r0, #0
 800d678:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d67c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d67e:	2e00      	cmp	r6, #0
 800d680:	d0f9      	beq.n	800d676 <__sflush_r+0x1a>
 800d682:	2300      	movs	r3, #0
 800d684:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d688:	682f      	ldr	r7, [r5, #0]
 800d68a:	6a21      	ldr	r1, [r4, #32]
 800d68c:	602b      	str	r3, [r5, #0]
 800d68e:	d032      	beq.n	800d6f6 <__sflush_r+0x9a>
 800d690:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d692:	89a3      	ldrh	r3, [r4, #12]
 800d694:	075a      	lsls	r2, r3, #29
 800d696:	d505      	bpl.n	800d6a4 <__sflush_r+0x48>
 800d698:	6863      	ldr	r3, [r4, #4]
 800d69a:	1ac0      	subs	r0, r0, r3
 800d69c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d69e:	b10b      	cbz	r3, 800d6a4 <__sflush_r+0x48>
 800d6a0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d6a2:	1ac0      	subs	r0, r0, r3
 800d6a4:	2300      	movs	r3, #0
 800d6a6:	4602      	mov	r2, r0
 800d6a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d6aa:	6a21      	ldr	r1, [r4, #32]
 800d6ac:	4628      	mov	r0, r5
 800d6ae:	47b0      	blx	r6
 800d6b0:	1c43      	adds	r3, r0, #1
 800d6b2:	89a3      	ldrh	r3, [r4, #12]
 800d6b4:	d106      	bne.n	800d6c4 <__sflush_r+0x68>
 800d6b6:	6829      	ldr	r1, [r5, #0]
 800d6b8:	291d      	cmp	r1, #29
 800d6ba:	d82b      	bhi.n	800d714 <__sflush_r+0xb8>
 800d6bc:	4a29      	ldr	r2, [pc, #164]	; (800d764 <__sflush_r+0x108>)
 800d6be:	410a      	asrs	r2, r1
 800d6c0:	07d6      	lsls	r6, r2, #31
 800d6c2:	d427      	bmi.n	800d714 <__sflush_r+0xb8>
 800d6c4:	2200      	movs	r2, #0
 800d6c6:	6062      	str	r2, [r4, #4]
 800d6c8:	04d9      	lsls	r1, r3, #19
 800d6ca:	6922      	ldr	r2, [r4, #16]
 800d6cc:	6022      	str	r2, [r4, #0]
 800d6ce:	d504      	bpl.n	800d6da <__sflush_r+0x7e>
 800d6d0:	1c42      	adds	r2, r0, #1
 800d6d2:	d101      	bne.n	800d6d8 <__sflush_r+0x7c>
 800d6d4:	682b      	ldr	r3, [r5, #0]
 800d6d6:	b903      	cbnz	r3, 800d6da <__sflush_r+0x7e>
 800d6d8:	6560      	str	r0, [r4, #84]	; 0x54
 800d6da:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d6dc:	602f      	str	r7, [r5, #0]
 800d6de:	2900      	cmp	r1, #0
 800d6e0:	d0c9      	beq.n	800d676 <__sflush_r+0x1a>
 800d6e2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d6e6:	4299      	cmp	r1, r3
 800d6e8:	d002      	beq.n	800d6f0 <__sflush_r+0x94>
 800d6ea:	4628      	mov	r0, r5
 800d6ec:	f7fd fefa 	bl	800b4e4 <_free_r>
 800d6f0:	2000      	movs	r0, #0
 800d6f2:	6360      	str	r0, [r4, #52]	; 0x34
 800d6f4:	e7c0      	b.n	800d678 <__sflush_r+0x1c>
 800d6f6:	2301      	movs	r3, #1
 800d6f8:	4628      	mov	r0, r5
 800d6fa:	47b0      	blx	r6
 800d6fc:	1c41      	adds	r1, r0, #1
 800d6fe:	d1c8      	bne.n	800d692 <__sflush_r+0x36>
 800d700:	682b      	ldr	r3, [r5, #0]
 800d702:	2b00      	cmp	r3, #0
 800d704:	d0c5      	beq.n	800d692 <__sflush_r+0x36>
 800d706:	2b1d      	cmp	r3, #29
 800d708:	d001      	beq.n	800d70e <__sflush_r+0xb2>
 800d70a:	2b16      	cmp	r3, #22
 800d70c:	d101      	bne.n	800d712 <__sflush_r+0xb6>
 800d70e:	602f      	str	r7, [r5, #0]
 800d710:	e7b1      	b.n	800d676 <__sflush_r+0x1a>
 800d712:	89a3      	ldrh	r3, [r4, #12]
 800d714:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d718:	81a3      	strh	r3, [r4, #12]
 800d71a:	e7ad      	b.n	800d678 <__sflush_r+0x1c>
 800d71c:	690f      	ldr	r7, [r1, #16]
 800d71e:	2f00      	cmp	r7, #0
 800d720:	d0a9      	beq.n	800d676 <__sflush_r+0x1a>
 800d722:	0793      	lsls	r3, r2, #30
 800d724:	680e      	ldr	r6, [r1, #0]
 800d726:	bf08      	it	eq
 800d728:	694b      	ldreq	r3, [r1, #20]
 800d72a:	600f      	str	r7, [r1, #0]
 800d72c:	bf18      	it	ne
 800d72e:	2300      	movne	r3, #0
 800d730:	eba6 0807 	sub.w	r8, r6, r7
 800d734:	608b      	str	r3, [r1, #8]
 800d736:	f1b8 0f00 	cmp.w	r8, #0
 800d73a:	dd9c      	ble.n	800d676 <__sflush_r+0x1a>
 800d73c:	6a21      	ldr	r1, [r4, #32]
 800d73e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d740:	4643      	mov	r3, r8
 800d742:	463a      	mov	r2, r7
 800d744:	4628      	mov	r0, r5
 800d746:	47b0      	blx	r6
 800d748:	2800      	cmp	r0, #0
 800d74a:	dc06      	bgt.n	800d75a <__sflush_r+0xfe>
 800d74c:	89a3      	ldrh	r3, [r4, #12]
 800d74e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d752:	81a3      	strh	r3, [r4, #12]
 800d754:	f04f 30ff 	mov.w	r0, #4294967295
 800d758:	e78e      	b.n	800d678 <__sflush_r+0x1c>
 800d75a:	4407      	add	r7, r0
 800d75c:	eba8 0800 	sub.w	r8, r8, r0
 800d760:	e7e9      	b.n	800d736 <__sflush_r+0xda>
 800d762:	bf00      	nop
 800d764:	dfbffffe 	.word	0xdfbffffe

0800d768 <_fflush_r>:
 800d768:	b538      	push	{r3, r4, r5, lr}
 800d76a:	690b      	ldr	r3, [r1, #16]
 800d76c:	4605      	mov	r5, r0
 800d76e:	460c      	mov	r4, r1
 800d770:	b913      	cbnz	r3, 800d778 <_fflush_r+0x10>
 800d772:	2500      	movs	r5, #0
 800d774:	4628      	mov	r0, r5
 800d776:	bd38      	pop	{r3, r4, r5, pc}
 800d778:	b118      	cbz	r0, 800d782 <_fflush_r+0x1a>
 800d77a:	6a03      	ldr	r3, [r0, #32]
 800d77c:	b90b      	cbnz	r3, 800d782 <_fflush_r+0x1a>
 800d77e:	f7fc fee9 	bl	800a554 <__sinit>
 800d782:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d786:	2b00      	cmp	r3, #0
 800d788:	d0f3      	beq.n	800d772 <_fflush_r+0xa>
 800d78a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d78c:	07d0      	lsls	r0, r2, #31
 800d78e:	d404      	bmi.n	800d79a <_fflush_r+0x32>
 800d790:	0599      	lsls	r1, r3, #22
 800d792:	d402      	bmi.n	800d79a <_fflush_r+0x32>
 800d794:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d796:	f7fd f822 	bl	800a7de <__retarget_lock_acquire_recursive>
 800d79a:	4628      	mov	r0, r5
 800d79c:	4621      	mov	r1, r4
 800d79e:	f7ff ff5d 	bl	800d65c <__sflush_r>
 800d7a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d7a4:	07da      	lsls	r2, r3, #31
 800d7a6:	4605      	mov	r5, r0
 800d7a8:	d4e4      	bmi.n	800d774 <_fflush_r+0xc>
 800d7aa:	89a3      	ldrh	r3, [r4, #12]
 800d7ac:	059b      	lsls	r3, r3, #22
 800d7ae:	d4e1      	bmi.n	800d774 <_fflush_r+0xc>
 800d7b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d7b2:	f7fd f815 	bl	800a7e0 <__retarget_lock_release_recursive>
 800d7b6:	e7dd      	b.n	800d774 <_fflush_r+0xc>

0800d7b8 <__sccl>:
 800d7b8:	b570      	push	{r4, r5, r6, lr}
 800d7ba:	780b      	ldrb	r3, [r1, #0]
 800d7bc:	4604      	mov	r4, r0
 800d7be:	2b5e      	cmp	r3, #94	; 0x5e
 800d7c0:	bf0b      	itete	eq
 800d7c2:	784b      	ldrbeq	r3, [r1, #1]
 800d7c4:	1c4a      	addne	r2, r1, #1
 800d7c6:	1c8a      	addeq	r2, r1, #2
 800d7c8:	2100      	movne	r1, #0
 800d7ca:	bf08      	it	eq
 800d7cc:	2101      	moveq	r1, #1
 800d7ce:	3801      	subs	r0, #1
 800d7d0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800d7d4:	f800 1f01 	strb.w	r1, [r0, #1]!
 800d7d8:	42a8      	cmp	r0, r5
 800d7da:	d1fb      	bne.n	800d7d4 <__sccl+0x1c>
 800d7dc:	b90b      	cbnz	r3, 800d7e2 <__sccl+0x2a>
 800d7de:	1e50      	subs	r0, r2, #1
 800d7e0:	bd70      	pop	{r4, r5, r6, pc}
 800d7e2:	f081 0101 	eor.w	r1, r1, #1
 800d7e6:	54e1      	strb	r1, [r4, r3]
 800d7e8:	4610      	mov	r0, r2
 800d7ea:	4602      	mov	r2, r0
 800d7ec:	f812 5b01 	ldrb.w	r5, [r2], #1
 800d7f0:	2d2d      	cmp	r5, #45	; 0x2d
 800d7f2:	d005      	beq.n	800d800 <__sccl+0x48>
 800d7f4:	2d5d      	cmp	r5, #93	; 0x5d
 800d7f6:	d016      	beq.n	800d826 <__sccl+0x6e>
 800d7f8:	2d00      	cmp	r5, #0
 800d7fa:	d0f1      	beq.n	800d7e0 <__sccl+0x28>
 800d7fc:	462b      	mov	r3, r5
 800d7fe:	e7f2      	b.n	800d7e6 <__sccl+0x2e>
 800d800:	7846      	ldrb	r6, [r0, #1]
 800d802:	2e5d      	cmp	r6, #93	; 0x5d
 800d804:	d0fa      	beq.n	800d7fc <__sccl+0x44>
 800d806:	42b3      	cmp	r3, r6
 800d808:	dcf8      	bgt.n	800d7fc <__sccl+0x44>
 800d80a:	3002      	adds	r0, #2
 800d80c:	461a      	mov	r2, r3
 800d80e:	3201      	adds	r2, #1
 800d810:	4296      	cmp	r6, r2
 800d812:	54a1      	strb	r1, [r4, r2]
 800d814:	dcfb      	bgt.n	800d80e <__sccl+0x56>
 800d816:	1af2      	subs	r2, r6, r3
 800d818:	3a01      	subs	r2, #1
 800d81a:	1c5d      	adds	r5, r3, #1
 800d81c:	42b3      	cmp	r3, r6
 800d81e:	bfa8      	it	ge
 800d820:	2200      	movge	r2, #0
 800d822:	18ab      	adds	r3, r5, r2
 800d824:	e7e1      	b.n	800d7ea <__sccl+0x32>
 800d826:	4610      	mov	r0, r2
 800d828:	e7da      	b.n	800d7e0 <__sccl+0x28>

0800d82a <__submore>:
 800d82a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d82e:	460c      	mov	r4, r1
 800d830:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d832:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d836:	4299      	cmp	r1, r3
 800d838:	d11d      	bne.n	800d876 <__submore+0x4c>
 800d83a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d83e:	f7fd fec5 	bl	800b5cc <_malloc_r>
 800d842:	b918      	cbnz	r0, 800d84c <__submore+0x22>
 800d844:	f04f 30ff 	mov.w	r0, #4294967295
 800d848:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d84c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d850:	63a3      	str	r3, [r4, #56]	; 0x38
 800d852:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800d856:	6360      	str	r0, [r4, #52]	; 0x34
 800d858:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800d85c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800d860:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800d864:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800d868:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800d86c:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800d870:	6020      	str	r0, [r4, #0]
 800d872:	2000      	movs	r0, #0
 800d874:	e7e8      	b.n	800d848 <__submore+0x1e>
 800d876:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800d878:	0077      	lsls	r7, r6, #1
 800d87a:	463a      	mov	r2, r7
 800d87c:	f000 fc01 	bl	800e082 <_realloc_r>
 800d880:	4605      	mov	r5, r0
 800d882:	2800      	cmp	r0, #0
 800d884:	d0de      	beq.n	800d844 <__submore+0x1a>
 800d886:	eb00 0806 	add.w	r8, r0, r6
 800d88a:	4601      	mov	r1, r0
 800d88c:	4632      	mov	r2, r6
 800d88e:	4640      	mov	r0, r8
 800d890:	f000 f842 	bl	800d918 <memcpy>
 800d894:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800d898:	f8c4 8000 	str.w	r8, [r4]
 800d89c:	e7e9      	b.n	800d872 <__submore+0x48>

0800d89e <memmove>:
 800d89e:	4288      	cmp	r0, r1
 800d8a0:	b510      	push	{r4, lr}
 800d8a2:	eb01 0402 	add.w	r4, r1, r2
 800d8a6:	d902      	bls.n	800d8ae <memmove+0x10>
 800d8a8:	4284      	cmp	r4, r0
 800d8aa:	4623      	mov	r3, r4
 800d8ac:	d807      	bhi.n	800d8be <memmove+0x20>
 800d8ae:	1e43      	subs	r3, r0, #1
 800d8b0:	42a1      	cmp	r1, r4
 800d8b2:	d008      	beq.n	800d8c6 <memmove+0x28>
 800d8b4:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d8b8:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d8bc:	e7f8      	b.n	800d8b0 <memmove+0x12>
 800d8be:	4402      	add	r2, r0
 800d8c0:	4601      	mov	r1, r0
 800d8c2:	428a      	cmp	r2, r1
 800d8c4:	d100      	bne.n	800d8c8 <memmove+0x2a>
 800d8c6:	bd10      	pop	{r4, pc}
 800d8c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d8cc:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d8d0:	e7f7      	b.n	800d8c2 <memmove+0x24>

0800d8d2 <strncmp>:
 800d8d2:	b510      	push	{r4, lr}
 800d8d4:	b16a      	cbz	r2, 800d8f2 <strncmp+0x20>
 800d8d6:	3901      	subs	r1, #1
 800d8d8:	1884      	adds	r4, r0, r2
 800d8da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d8de:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800d8e2:	429a      	cmp	r2, r3
 800d8e4:	d103      	bne.n	800d8ee <strncmp+0x1c>
 800d8e6:	42a0      	cmp	r0, r4
 800d8e8:	d001      	beq.n	800d8ee <strncmp+0x1c>
 800d8ea:	2a00      	cmp	r2, #0
 800d8ec:	d1f5      	bne.n	800d8da <strncmp+0x8>
 800d8ee:	1ad0      	subs	r0, r2, r3
 800d8f0:	bd10      	pop	{r4, pc}
 800d8f2:	4610      	mov	r0, r2
 800d8f4:	e7fc      	b.n	800d8f0 <strncmp+0x1e>
	...

0800d8f8 <_sbrk_r>:
 800d8f8:	b538      	push	{r3, r4, r5, lr}
 800d8fa:	4d06      	ldr	r5, [pc, #24]	; (800d914 <_sbrk_r+0x1c>)
 800d8fc:	2300      	movs	r3, #0
 800d8fe:	4604      	mov	r4, r0
 800d900:	4608      	mov	r0, r1
 800d902:	602b      	str	r3, [r5, #0]
 800d904:	f7f5 fa52 	bl	8002dac <_sbrk>
 800d908:	1c43      	adds	r3, r0, #1
 800d90a:	d102      	bne.n	800d912 <_sbrk_r+0x1a>
 800d90c:	682b      	ldr	r3, [r5, #0]
 800d90e:	b103      	cbz	r3, 800d912 <_sbrk_r+0x1a>
 800d910:	6023      	str	r3, [r4, #0]
 800d912:	bd38      	pop	{r3, r4, r5, pc}
 800d914:	20000610 	.word	0x20000610

0800d918 <memcpy>:
 800d918:	440a      	add	r2, r1
 800d91a:	4291      	cmp	r1, r2
 800d91c:	f100 33ff 	add.w	r3, r0, #4294967295
 800d920:	d100      	bne.n	800d924 <memcpy+0xc>
 800d922:	4770      	bx	lr
 800d924:	b510      	push	{r4, lr}
 800d926:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d92a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d92e:	4291      	cmp	r1, r2
 800d930:	d1f9      	bne.n	800d926 <memcpy+0xe>
 800d932:	bd10      	pop	{r4, pc}
 800d934:	0000      	movs	r0, r0
	...

0800d938 <nan>:
 800d938:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d940 <nan+0x8>
 800d93c:	4770      	bx	lr
 800d93e:	bf00      	nop
 800d940:	00000000 	.word	0x00000000
 800d944:	7ff80000 	.word	0x7ff80000

0800d948 <__assert_func>:
 800d948:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d94a:	4614      	mov	r4, r2
 800d94c:	461a      	mov	r2, r3
 800d94e:	4b09      	ldr	r3, [pc, #36]	; (800d974 <__assert_func+0x2c>)
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	4605      	mov	r5, r0
 800d954:	68d8      	ldr	r0, [r3, #12]
 800d956:	b14c      	cbz	r4, 800d96c <__assert_func+0x24>
 800d958:	4b07      	ldr	r3, [pc, #28]	; (800d978 <__assert_func+0x30>)
 800d95a:	9100      	str	r1, [sp, #0]
 800d95c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d960:	4906      	ldr	r1, [pc, #24]	; (800d97c <__assert_func+0x34>)
 800d962:	462b      	mov	r3, r5
 800d964:	f000 fc3e 	bl	800e1e4 <fiprintf>
 800d968:	f000 fc4e 	bl	800e208 <abort>
 800d96c:	4b04      	ldr	r3, [pc, #16]	; (800d980 <__assert_func+0x38>)
 800d96e:	461c      	mov	r4, r3
 800d970:	e7f3      	b.n	800d95a <__assert_func+0x12>
 800d972:	bf00      	nop
 800d974:	20000068 	.word	0x20000068
 800d978:	0800eb85 	.word	0x0800eb85
 800d97c:	0800eb92 	.word	0x0800eb92
 800d980:	0800ebc0 	.word	0x0800ebc0

0800d984 <_calloc_r>:
 800d984:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d986:	fba1 2402 	umull	r2, r4, r1, r2
 800d98a:	b94c      	cbnz	r4, 800d9a0 <_calloc_r+0x1c>
 800d98c:	4611      	mov	r1, r2
 800d98e:	9201      	str	r2, [sp, #4]
 800d990:	f7fd fe1c 	bl	800b5cc <_malloc_r>
 800d994:	9a01      	ldr	r2, [sp, #4]
 800d996:	4605      	mov	r5, r0
 800d998:	b930      	cbnz	r0, 800d9a8 <_calloc_r+0x24>
 800d99a:	4628      	mov	r0, r5
 800d99c:	b003      	add	sp, #12
 800d99e:	bd30      	pop	{r4, r5, pc}
 800d9a0:	220c      	movs	r2, #12
 800d9a2:	6002      	str	r2, [r0, #0]
 800d9a4:	2500      	movs	r5, #0
 800d9a6:	e7f8      	b.n	800d99a <_calloc_r+0x16>
 800d9a8:	4621      	mov	r1, r4
 800d9aa:	f7fc fe9a 	bl	800a6e2 <memset>
 800d9ae:	e7f4      	b.n	800d99a <_calloc_r+0x16>

0800d9b0 <rshift>:
 800d9b0:	6903      	ldr	r3, [r0, #16]
 800d9b2:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800d9b6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d9ba:	ea4f 1261 	mov.w	r2, r1, asr #5
 800d9be:	f100 0414 	add.w	r4, r0, #20
 800d9c2:	dd45      	ble.n	800da50 <rshift+0xa0>
 800d9c4:	f011 011f 	ands.w	r1, r1, #31
 800d9c8:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800d9cc:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800d9d0:	d10c      	bne.n	800d9ec <rshift+0x3c>
 800d9d2:	f100 0710 	add.w	r7, r0, #16
 800d9d6:	4629      	mov	r1, r5
 800d9d8:	42b1      	cmp	r1, r6
 800d9da:	d334      	bcc.n	800da46 <rshift+0x96>
 800d9dc:	1a9b      	subs	r3, r3, r2
 800d9de:	009b      	lsls	r3, r3, #2
 800d9e0:	1eea      	subs	r2, r5, #3
 800d9e2:	4296      	cmp	r6, r2
 800d9e4:	bf38      	it	cc
 800d9e6:	2300      	movcc	r3, #0
 800d9e8:	4423      	add	r3, r4
 800d9ea:	e015      	b.n	800da18 <rshift+0x68>
 800d9ec:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800d9f0:	f1c1 0820 	rsb	r8, r1, #32
 800d9f4:	40cf      	lsrs	r7, r1
 800d9f6:	f105 0e04 	add.w	lr, r5, #4
 800d9fa:	46a1      	mov	r9, r4
 800d9fc:	4576      	cmp	r6, lr
 800d9fe:	46f4      	mov	ip, lr
 800da00:	d815      	bhi.n	800da2e <rshift+0x7e>
 800da02:	1a9a      	subs	r2, r3, r2
 800da04:	0092      	lsls	r2, r2, #2
 800da06:	3a04      	subs	r2, #4
 800da08:	3501      	adds	r5, #1
 800da0a:	42ae      	cmp	r6, r5
 800da0c:	bf38      	it	cc
 800da0e:	2200      	movcc	r2, #0
 800da10:	18a3      	adds	r3, r4, r2
 800da12:	50a7      	str	r7, [r4, r2]
 800da14:	b107      	cbz	r7, 800da18 <rshift+0x68>
 800da16:	3304      	adds	r3, #4
 800da18:	1b1a      	subs	r2, r3, r4
 800da1a:	42a3      	cmp	r3, r4
 800da1c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800da20:	bf08      	it	eq
 800da22:	2300      	moveq	r3, #0
 800da24:	6102      	str	r2, [r0, #16]
 800da26:	bf08      	it	eq
 800da28:	6143      	streq	r3, [r0, #20]
 800da2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da2e:	f8dc c000 	ldr.w	ip, [ip]
 800da32:	fa0c fc08 	lsl.w	ip, ip, r8
 800da36:	ea4c 0707 	orr.w	r7, ip, r7
 800da3a:	f849 7b04 	str.w	r7, [r9], #4
 800da3e:	f85e 7b04 	ldr.w	r7, [lr], #4
 800da42:	40cf      	lsrs	r7, r1
 800da44:	e7da      	b.n	800d9fc <rshift+0x4c>
 800da46:	f851 cb04 	ldr.w	ip, [r1], #4
 800da4a:	f847 cf04 	str.w	ip, [r7, #4]!
 800da4e:	e7c3      	b.n	800d9d8 <rshift+0x28>
 800da50:	4623      	mov	r3, r4
 800da52:	e7e1      	b.n	800da18 <rshift+0x68>

0800da54 <__hexdig_fun>:
 800da54:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800da58:	2b09      	cmp	r3, #9
 800da5a:	d802      	bhi.n	800da62 <__hexdig_fun+0xe>
 800da5c:	3820      	subs	r0, #32
 800da5e:	b2c0      	uxtb	r0, r0
 800da60:	4770      	bx	lr
 800da62:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800da66:	2b05      	cmp	r3, #5
 800da68:	d801      	bhi.n	800da6e <__hexdig_fun+0x1a>
 800da6a:	3847      	subs	r0, #71	; 0x47
 800da6c:	e7f7      	b.n	800da5e <__hexdig_fun+0xa>
 800da6e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800da72:	2b05      	cmp	r3, #5
 800da74:	d801      	bhi.n	800da7a <__hexdig_fun+0x26>
 800da76:	3827      	subs	r0, #39	; 0x27
 800da78:	e7f1      	b.n	800da5e <__hexdig_fun+0xa>
 800da7a:	2000      	movs	r0, #0
 800da7c:	4770      	bx	lr
	...

0800da80 <__gethex>:
 800da80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da84:	4617      	mov	r7, r2
 800da86:	680a      	ldr	r2, [r1, #0]
 800da88:	b085      	sub	sp, #20
 800da8a:	f102 0b02 	add.w	fp, r2, #2
 800da8e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800da92:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800da96:	4681      	mov	r9, r0
 800da98:	468a      	mov	sl, r1
 800da9a:	9302      	str	r3, [sp, #8]
 800da9c:	32fe      	adds	r2, #254	; 0xfe
 800da9e:	eb02 030b 	add.w	r3, r2, fp
 800daa2:	46d8      	mov	r8, fp
 800daa4:	f81b 0b01 	ldrb.w	r0, [fp], #1
 800daa8:	9301      	str	r3, [sp, #4]
 800daaa:	2830      	cmp	r0, #48	; 0x30
 800daac:	d0f7      	beq.n	800da9e <__gethex+0x1e>
 800daae:	f7ff ffd1 	bl	800da54 <__hexdig_fun>
 800dab2:	4604      	mov	r4, r0
 800dab4:	2800      	cmp	r0, #0
 800dab6:	d138      	bne.n	800db2a <__gethex+0xaa>
 800dab8:	49a7      	ldr	r1, [pc, #668]	; (800dd58 <__gethex+0x2d8>)
 800daba:	2201      	movs	r2, #1
 800dabc:	4640      	mov	r0, r8
 800dabe:	f7ff ff08 	bl	800d8d2 <strncmp>
 800dac2:	4606      	mov	r6, r0
 800dac4:	2800      	cmp	r0, #0
 800dac6:	d169      	bne.n	800db9c <__gethex+0x11c>
 800dac8:	f898 0001 	ldrb.w	r0, [r8, #1]
 800dacc:	465d      	mov	r5, fp
 800dace:	f7ff ffc1 	bl	800da54 <__hexdig_fun>
 800dad2:	2800      	cmp	r0, #0
 800dad4:	d064      	beq.n	800dba0 <__gethex+0x120>
 800dad6:	465a      	mov	r2, fp
 800dad8:	7810      	ldrb	r0, [r2, #0]
 800dada:	2830      	cmp	r0, #48	; 0x30
 800dadc:	4690      	mov	r8, r2
 800dade:	f102 0201 	add.w	r2, r2, #1
 800dae2:	d0f9      	beq.n	800dad8 <__gethex+0x58>
 800dae4:	f7ff ffb6 	bl	800da54 <__hexdig_fun>
 800dae8:	2301      	movs	r3, #1
 800daea:	fab0 f480 	clz	r4, r0
 800daee:	0964      	lsrs	r4, r4, #5
 800daf0:	465e      	mov	r6, fp
 800daf2:	9301      	str	r3, [sp, #4]
 800daf4:	4642      	mov	r2, r8
 800daf6:	4615      	mov	r5, r2
 800daf8:	3201      	adds	r2, #1
 800dafa:	7828      	ldrb	r0, [r5, #0]
 800dafc:	f7ff ffaa 	bl	800da54 <__hexdig_fun>
 800db00:	2800      	cmp	r0, #0
 800db02:	d1f8      	bne.n	800daf6 <__gethex+0x76>
 800db04:	4994      	ldr	r1, [pc, #592]	; (800dd58 <__gethex+0x2d8>)
 800db06:	2201      	movs	r2, #1
 800db08:	4628      	mov	r0, r5
 800db0a:	f7ff fee2 	bl	800d8d2 <strncmp>
 800db0e:	b978      	cbnz	r0, 800db30 <__gethex+0xb0>
 800db10:	b946      	cbnz	r6, 800db24 <__gethex+0xa4>
 800db12:	1c6e      	adds	r6, r5, #1
 800db14:	4632      	mov	r2, r6
 800db16:	4615      	mov	r5, r2
 800db18:	3201      	adds	r2, #1
 800db1a:	7828      	ldrb	r0, [r5, #0]
 800db1c:	f7ff ff9a 	bl	800da54 <__hexdig_fun>
 800db20:	2800      	cmp	r0, #0
 800db22:	d1f8      	bne.n	800db16 <__gethex+0x96>
 800db24:	1b73      	subs	r3, r6, r5
 800db26:	009e      	lsls	r6, r3, #2
 800db28:	e004      	b.n	800db34 <__gethex+0xb4>
 800db2a:	2400      	movs	r4, #0
 800db2c:	4626      	mov	r6, r4
 800db2e:	e7e1      	b.n	800daf4 <__gethex+0x74>
 800db30:	2e00      	cmp	r6, #0
 800db32:	d1f7      	bne.n	800db24 <__gethex+0xa4>
 800db34:	782b      	ldrb	r3, [r5, #0]
 800db36:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800db3a:	2b50      	cmp	r3, #80	; 0x50
 800db3c:	d13d      	bne.n	800dbba <__gethex+0x13a>
 800db3e:	786b      	ldrb	r3, [r5, #1]
 800db40:	2b2b      	cmp	r3, #43	; 0x2b
 800db42:	d02f      	beq.n	800dba4 <__gethex+0x124>
 800db44:	2b2d      	cmp	r3, #45	; 0x2d
 800db46:	d031      	beq.n	800dbac <__gethex+0x12c>
 800db48:	1c69      	adds	r1, r5, #1
 800db4a:	f04f 0b00 	mov.w	fp, #0
 800db4e:	7808      	ldrb	r0, [r1, #0]
 800db50:	f7ff ff80 	bl	800da54 <__hexdig_fun>
 800db54:	1e42      	subs	r2, r0, #1
 800db56:	b2d2      	uxtb	r2, r2
 800db58:	2a18      	cmp	r2, #24
 800db5a:	d82e      	bhi.n	800dbba <__gethex+0x13a>
 800db5c:	f1a0 0210 	sub.w	r2, r0, #16
 800db60:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800db64:	f7ff ff76 	bl	800da54 <__hexdig_fun>
 800db68:	f100 3cff 	add.w	ip, r0, #4294967295
 800db6c:	fa5f fc8c 	uxtb.w	ip, ip
 800db70:	f1bc 0f18 	cmp.w	ip, #24
 800db74:	d91d      	bls.n	800dbb2 <__gethex+0x132>
 800db76:	f1bb 0f00 	cmp.w	fp, #0
 800db7a:	d000      	beq.n	800db7e <__gethex+0xfe>
 800db7c:	4252      	negs	r2, r2
 800db7e:	4416      	add	r6, r2
 800db80:	f8ca 1000 	str.w	r1, [sl]
 800db84:	b1dc      	cbz	r4, 800dbbe <__gethex+0x13e>
 800db86:	9b01      	ldr	r3, [sp, #4]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	bf14      	ite	ne
 800db8c:	f04f 0800 	movne.w	r8, #0
 800db90:	f04f 0806 	moveq.w	r8, #6
 800db94:	4640      	mov	r0, r8
 800db96:	b005      	add	sp, #20
 800db98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db9c:	4645      	mov	r5, r8
 800db9e:	4626      	mov	r6, r4
 800dba0:	2401      	movs	r4, #1
 800dba2:	e7c7      	b.n	800db34 <__gethex+0xb4>
 800dba4:	f04f 0b00 	mov.w	fp, #0
 800dba8:	1ca9      	adds	r1, r5, #2
 800dbaa:	e7d0      	b.n	800db4e <__gethex+0xce>
 800dbac:	f04f 0b01 	mov.w	fp, #1
 800dbb0:	e7fa      	b.n	800dba8 <__gethex+0x128>
 800dbb2:	230a      	movs	r3, #10
 800dbb4:	fb03 0002 	mla	r0, r3, r2, r0
 800dbb8:	e7d0      	b.n	800db5c <__gethex+0xdc>
 800dbba:	4629      	mov	r1, r5
 800dbbc:	e7e0      	b.n	800db80 <__gethex+0x100>
 800dbbe:	eba5 0308 	sub.w	r3, r5, r8
 800dbc2:	3b01      	subs	r3, #1
 800dbc4:	4621      	mov	r1, r4
 800dbc6:	2b07      	cmp	r3, #7
 800dbc8:	dc0a      	bgt.n	800dbe0 <__gethex+0x160>
 800dbca:	4648      	mov	r0, r9
 800dbcc:	f7fd fd8a 	bl	800b6e4 <_Balloc>
 800dbd0:	4604      	mov	r4, r0
 800dbd2:	b940      	cbnz	r0, 800dbe6 <__gethex+0x166>
 800dbd4:	4b61      	ldr	r3, [pc, #388]	; (800dd5c <__gethex+0x2dc>)
 800dbd6:	4602      	mov	r2, r0
 800dbd8:	21e4      	movs	r1, #228	; 0xe4
 800dbda:	4861      	ldr	r0, [pc, #388]	; (800dd60 <__gethex+0x2e0>)
 800dbdc:	f7ff feb4 	bl	800d948 <__assert_func>
 800dbe0:	3101      	adds	r1, #1
 800dbe2:	105b      	asrs	r3, r3, #1
 800dbe4:	e7ef      	b.n	800dbc6 <__gethex+0x146>
 800dbe6:	f100 0a14 	add.w	sl, r0, #20
 800dbea:	2300      	movs	r3, #0
 800dbec:	495a      	ldr	r1, [pc, #360]	; (800dd58 <__gethex+0x2d8>)
 800dbee:	f8cd a004 	str.w	sl, [sp, #4]
 800dbf2:	469b      	mov	fp, r3
 800dbf4:	45a8      	cmp	r8, r5
 800dbf6:	d342      	bcc.n	800dc7e <__gethex+0x1fe>
 800dbf8:	9801      	ldr	r0, [sp, #4]
 800dbfa:	f840 bb04 	str.w	fp, [r0], #4
 800dbfe:	eba0 000a 	sub.w	r0, r0, sl
 800dc02:	1080      	asrs	r0, r0, #2
 800dc04:	6120      	str	r0, [r4, #16]
 800dc06:	ea4f 1840 	mov.w	r8, r0, lsl #5
 800dc0a:	4658      	mov	r0, fp
 800dc0c:	f7fd fe5c 	bl	800b8c8 <__hi0bits>
 800dc10:	683d      	ldr	r5, [r7, #0]
 800dc12:	eba8 0000 	sub.w	r0, r8, r0
 800dc16:	42a8      	cmp	r0, r5
 800dc18:	dd59      	ble.n	800dcce <__gethex+0x24e>
 800dc1a:	eba0 0805 	sub.w	r8, r0, r5
 800dc1e:	4641      	mov	r1, r8
 800dc20:	4620      	mov	r0, r4
 800dc22:	f7fe f9eb 	bl	800bffc <__any_on>
 800dc26:	4683      	mov	fp, r0
 800dc28:	b1b8      	cbz	r0, 800dc5a <__gethex+0x1da>
 800dc2a:	f108 33ff 	add.w	r3, r8, #4294967295
 800dc2e:	1159      	asrs	r1, r3, #5
 800dc30:	f003 021f 	and.w	r2, r3, #31
 800dc34:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800dc38:	f04f 0b01 	mov.w	fp, #1
 800dc3c:	fa0b f202 	lsl.w	r2, fp, r2
 800dc40:	420a      	tst	r2, r1
 800dc42:	d00a      	beq.n	800dc5a <__gethex+0x1da>
 800dc44:	455b      	cmp	r3, fp
 800dc46:	dd06      	ble.n	800dc56 <__gethex+0x1d6>
 800dc48:	f1a8 0102 	sub.w	r1, r8, #2
 800dc4c:	4620      	mov	r0, r4
 800dc4e:	f7fe f9d5 	bl	800bffc <__any_on>
 800dc52:	2800      	cmp	r0, #0
 800dc54:	d138      	bne.n	800dcc8 <__gethex+0x248>
 800dc56:	f04f 0b02 	mov.w	fp, #2
 800dc5a:	4641      	mov	r1, r8
 800dc5c:	4620      	mov	r0, r4
 800dc5e:	f7ff fea7 	bl	800d9b0 <rshift>
 800dc62:	4446      	add	r6, r8
 800dc64:	68bb      	ldr	r3, [r7, #8]
 800dc66:	42b3      	cmp	r3, r6
 800dc68:	da41      	bge.n	800dcee <__gethex+0x26e>
 800dc6a:	4621      	mov	r1, r4
 800dc6c:	4648      	mov	r0, r9
 800dc6e:	f7fd fd79 	bl	800b764 <_Bfree>
 800dc72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc74:	2300      	movs	r3, #0
 800dc76:	6013      	str	r3, [r2, #0]
 800dc78:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 800dc7c:	e78a      	b.n	800db94 <__gethex+0x114>
 800dc7e:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 800dc82:	2a2e      	cmp	r2, #46	; 0x2e
 800dc84:	d014      	beq.n	800dcb0 <__gethex+0x230>
 800dc86:	2b20      	cmp	r3, #32
 800dc88:	d106      	bne.n	800dc98 <__gethex+0x218>
 800dc8a:	9b01      	ldr	r3, [sp, #4]
 800dc8c:	f843 bb04 	str.w	fp, [r3], #4
 800dc90:	f04f 0b00 	mov.w	fp, #0
 800dc94:	9301      	str	r3, [sp, #4]
 800dc96:	465b      	mov	r3, fp
 800dc98:	7828      	ldrb	r0, [r5, #0]
 800dc9a:	9303      	str	r3, [sp, #12]
 800dc9c:	f7ff feda 	bl	800da54 <__hexdig_fun>
 800dca0:	9b03      	ldr	r3, [sp, #12]
 800dca2:	f000 000f 	and.w	r0, r0, #15
 800dca6:	4098      	lsls	r0, r3
 800dca8:	ea4b 0b00 	orr.w	fp, fp, r0
 800dcac:	3304      	adds	r3, #4
 800dcae:	e7a1      	b.n	800dbf4 <__gethex+0x174>
 800dcb0:	45a8      	cmp	r8, r5
 800dcb2:	d8e8      	bhi.n	800dc86 <__gethex+0x206>
 800dcb4:	2201      	movs	r2, #1
 800dcb6:	4628      	mov	r0, r5
 800dcb8:	9303      	str	r3, [sp, #12]
 800dcba:	f7ff fe0a 	bl	800d8d2 <strncmp>
 800dcbe:	4926      	ldr	r1, [pc, #152]	; (800dd58 <__gethex+0x2d8>)
 800dcc0:	9b03      	ldr	r3, [sp, #12]
 800dcc2:	2800      	cmp	r0, #0
 800dcc4:	d1df      	bne.n	800dc86 <__gethex+0x206>
 800dcc6:	e795      	b.n	800dbf4 <__gethex+0x174>
 800dcc8:	f04f 0b03 	mov.w	fp, #3
 800dccc:	e7c5      	b.n	800dc5a <__gethex+0x1da>
 800dcce:	da0b      	bge.n	800dce8 <__gethex+0x268>
 800dcd0:	eba5 0800 	sub.w	r8, r5, r0
 800dcd4:	4621      	mov	r1, r4
 800dcd6:	4642      	mov	r2, r8
 800dcd8:	4648      	mov	r0, r9
 800dcda:	f7fd ff5d 	bl	800bb98 <__lshift>
 800dcde:	eba6 0608 	sub.w	r6, r6, r8
 800dce2:	4604      	mov	r4, r0
 800dce4:	f100 0a14 	add.w	sl, r0, #20
 800dce8:	f04f 0b00 	mov.w	fp, #0
 800dcec:	e7ba      	b.n	800dc64 <__gethex+0x1e4>
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	42b3      	cmp	r3, r6
 800dcf2:	dd73      	ble.n	800dddc <__gethex+0x35c>
 800dcf4:	1b9e      	subs	r6, r3, r6
 800dcf6:	42b5      	cmp	r5, r6
 800dcf8:	dc34      	bgt.n	800dd64 <__gethex+0x2e4>
 800dcfa:	68fb      	ldr	r3, [r7, #12]
 800dcfc:	2b02      	cmp	r3, #2
 800dcfe:	d023      	beq.n	800dd48 <__gethex+0x2c8>
 800dd00:	2b03      	cmp	r3, #3
 800dd02:	d025      	beq.n	800dd50 <__gethex+0x2d0>
 800dd04:	2b01      	cmp	r3, #1
 800dd06:	d115      	bne.n	800dd34 <__gethex+0x2b4>
 800dd08:	42b5      	cmp	r5, r6
 800dd0a:	d113      	bne.n	800dd34 <__gethex+0x2b4>
 800dd0c:	2d01      	cmp	r5, #1
 800dd0e:	d10b      	bne.n	800dd28 <__gethex+0x2a8>
 800dd10:	9a02      	ldr	r2, [sp, #8]
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	6013      	str	r3, [r2, #0]
 800dd16:	2301      	movs	r3, #1
 800dd18:	6123      	str	r3, [r4, #16]
 800dd1a:	f8ca 3000 	str.w	r3, [sl]
 800dd1e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800dd20:	f04f 0862 	mov.w	r8, #98	; 0x62
 800dd24:	601c      	str	r4, [r3, #0]
 800dd26:	e735      	b.n	800db94 <__gethex+0x114>
 800dd28:	1e69      	subs	r1, r5, #1
 800dd2a:	4620      	mov	r0, r4
 800dd2c:	f7fe f966 	bl	800bffc <__any_on>
 800dd30:	2800      	cmp	r0, #0
 800dd32:	d1ed      	bne.n	800dd10 <__gethex+0x290>
 800dd34:	4621      	mov	r1, r4
 800dd36:	4648      	mov	r0, r9
 800dd38:	f7fd fd14 	bl	800b764 <_Bfree>
 800dd3c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dd3e:	2300      	movs	r3, #0
 800dd40:	6013      	str	r3, [r2, #0]
 800dd42:	f04f 0850 	mov.w	r8, #80	; 0x50
 800dd46:	e725      	b.n	800db94 <__gethex+0x114>
 800dd48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dd4a:	2b00      	cmp	r3, #0
 800dd4c:	d1f2      	bne.n	800dd34 <__gethex+0x2b4>
 800dd4e:	e7df      	b.n	800dd10 <__gethex+0x290>
 800dd50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d1dc      	bne.n	800dd10 <__gethex+0x290>
 800dd56:	e7ed      	b.n	800dd34 <__gethex+0x2b4>
 800dd58:	0800e9fc 	.word	0x0800e9fc
 800dd5c:	0800e893 	.word	0x0800e893
 800dd60:	0800ebc1 	.word	0x0800ebc1
 800dd64:	f106 38ff 	add.w	r8, r6, #4294967295
 800dd68:	f1bb 0f00 	cmp.w	fp, #0
 800dd6c:	d133      	bne.n	800ddd6 <__gethex+0x356>
 800dd6e:	f1b8 0f00 	cmp.w	r8, #0
 800dd72:	d004      	beq.n	800dd7e <__gethex+0x2fe>
 800dd74:	4641      	mov	r1, r8
 800dd76:	4620      	mov	r0, r4
 800dd78:	f7fe f940 	bl	800bffc <__any_on>
 800dd7c:	4683      	mov	fp, r0
 800dd7e:	ea4f 1268 	mov.w	r2, r8, asr #5
 800dd82:	2301      	movs	r3, #1
 800dd84:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800dd88:	f008 081f 	and.w	r8, r8, #31
 800dd8c:	fa03 f308 	lsl.w	r3, r3, r8
 800dd90:	4213      	tst	r3, r2
 800dd92:	4631      	mov	r1, r6
 800dd94:	4620      	mov	r0, r4
 800dd96:	bf18      	it	ne
 800dd98:	f04b 0b02 	orrne.w	fp, fp, #2
 800dd9c:	1bad      	subs	r5, r5, r6
 800dd9e:	f7ff fe07 	bl	800d9b0 <rshift>
 800dda2:	687e      	ldr	r6, [r7, #4]
 800dda4:	f04f 0802 	mov.w	r8, #2
 800dda8:	f1bb 0f00 	cmp.w	fp, #0
 800ddac:	d04a      	beq.n	800de44 <__gethex+0x3c4>
 800ddae:	68fb      	ldr	r3, [r7, #12]
 800ddb0:	2b02      	cmp	r3, #2
 800ddb2:	d016      	beq.n	800dde2 <__gethex+0x362>
 800ddb4:	2b03      	cmp	r3, #3
 800ddb6:	d018      	beq.n	800ddea <__gethex+0x36a>
 800ddb8:	2b01      	cmp	r3, #1
 800ddba:	d109      	bne.n	800ddd0 <__gethex+0x350>
 800ddbc:	f01b 0f02 	tst.w	fp, #2
 800ddc0:	d006      	beq.n	800ddd0 <__gethex+0x350>
 800ddc2:	f8da 3000 	ldr.w	r3, [sl]
 800ddc6:	ea4b 0b03 	orr.w	fp, fp, r3
 800ddca:	f01b 0f01 	tst.w	fp, #1
 800ddce:	d10f      	bne.n	800ddf0 <__gethex+0x370>
 800ddd0:	f048 0810 	orr.w	r8, r8, #16
 800ddd4:	e036      	b.n	800de44 <__gethex+0x3c4>
 800ddd6:	f04f 0b01 	mov.w	fp, #1
 800ddda:	e7d0      	b.n	800dd7e <__gethex+0x2fe>
 800dddc:	f04f 0801 	mov.w	r8, #1
 800dde0:	e7e2      	b.n	800dda8 <__gethex+0x328>
 800dde2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dde4:	f1c3 0301 	rsb	r3, r3, #1
 800dde8:	930f      	str	r3, [sp, #60]	; 0x3c
 800ddea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d0ef      	beq.n	800ddd0 <__gethex+0x350>
 800ddf0:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ddf4:	f104 0214 	add.w	r2, r4, #20
 800ddf8:	ea4f 038b 	mov.w	r3, fp, lsl #2
 800ddfc:	9301      	str	r3, [sp, #4]
 800ddfe:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 800de02:	2300      	movs	r3, #0
 800de04:	4694      	mov	ip, r2
 800de06:	f852 1b04 	ldr.w	r1, [r2], #4
 800de0a:	f1b1 3fff 	cmp.w	r1, #4294967295
 800de0e:	d01e      	beq.n	800de4e <__gethex+0x3ce>
 800de10:	3101      	adds	r1, #1
 800de12:	f8cc 1000 	str.w	r1, [ip]
 800de16:	f1b8 0f02 	cmp.w	r8, #2
 800de1a:	f104 0214 	add.w	r2, r4, #20
 800de1e:	d13d      	bne.n	800de9c <__gethex+0x41c>
 800de20:	683b      	ldr	r3, [r7, #0]
 800de22:	3b01      	subs	r3, #1
 800de24:	42ab      	cmp	r3, r5
 800de26:	d10b      	bne.n	800de40 <__gethex+0x3c0>
 800de28:	1169      	asrs	r1, r5, #5
 800de2a:	2301      	movs	r3, #1
 800de2c:	f005 051f 	and.w	r5, r5, #31
 800de30:	fa03 f505 	lsl.w	r5, r3, r5
 800de34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800de38:	421d      	tst	r5, r3
 800de3a:	bf18      	it	ne
 800de3c:	f04f 0801 	movne.w	r8, #1
 800de40:	f048 0820 	orr.w	r8, r8, #32
 800de44:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800de46:	601c      	str	r4, [r3, #0]
 800de48:	9b02      	ldr	r3, [sp, #8]
 800de4a:	601e      	str	r6, [r3, #0]
 800de4c:	e6a2      	b.n	800db94 <__gethex+0x114>
 800de4e:	4290      	cmp	r0, r2
 800de50:	f842 3c04 	str.w	r3, [r2, #-4]
 800de54:	d8d6      	bhi.n	800de04 <__gethex+0x384>
 800de56:	68a2      	ldr	r2, [r4, #8]
 800de58:	4593      	cmp	fp, r2
 800de5a:	db17      	blt.n	800de8c <__gethex+0x40c>
 800de5c:	6861      	ldr	r1, [r4, #4]
 800de5e:	4648      	mov	r0, r9
 800de60:	3101      	adds	r1, #1
 800de62:	f7fd fc3f 	bl	800b6e4 <_Balloc>
 800de66:	4682      	mov	sl, r0
 800de68:	b918      	cbnz	r0, 800de72 <__gethex+0x3f2>
 800de6a:	4b1b      	ldr	r3, [pc, #108]	; (800ded8 <__gethex+0x458>)
 800de6c:	4602      	mov	r2, r0
 800de6e:	2184      	movs	r1, #132	; 0x84
 800de70:	e6b3      	b.n	800dbda <__gethex+0x15a>
 800de72:	6922      	ldr	r2, [r4, #16]
 800de74:	3202      	adds	r2, #2
 800de76:	f104 010c 	add.w	r1, r4, #12
 800de7a:	0092      	lsls	r2, r2, #2
 800de7c:	300c      	adds	r0, #12
 800de7e:	f7ff fd4b 	bl	800d918 <memcpy>
 800de82:	4621      	mov	r1, r4
 800de84:	4648      	mov	r0, r9
 800de86:	f7fd fc6d 	bl	800b764 <_Bfree>
 800de8a:	4654      	mov	r4, sl
 800de8c:	6922      	ldr	r2, [r4, #16]
 800de8e:	1c51      	adds	r1, r2, #1
 800de90:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800de94:	6121      	str	r1, [r4, #16]
 800de96:	2101      	movs	r1, #1
 800de98:	6151      	str	r1, [r2, #20]
 800de9a:	e7bc      	b.n	800de16 <__gethex+0x396>
 800de9c:	6921      	ldr	r1, [r4, #16]
 800de9e:	4559      	cmp	r1, fp
 800dea0:	dd0b      	ble.n	800deba <__gethex+0x43a>
 800dea2:	2101      	movs	r1, #1
 800dea4:	4620      	mov	r0, r4
 800dea6:	f7ff fd83 	bl	800d9b0 <rshift>
 800deaa:	68bb      	ldr	r3, [r7, #8]
 800deac:	3601      	adds	r6, #1
 800deae:	42b3      	cmp	r3, r6
 800deb0:	f6ff aedb 	blt.w	800dc6a <__gethex+0x1ea>
 800deb4:	f04f 0801 	mov.w	r8, #1
 800deb8:	e7c2      	b.n	800de40 <__gethex+0x3c0>
 800deba:	f015 051f 	ands.w	r5, r5, #31
 800debe:	d0f9      	beq.n	800deb4 <__gethex+0x434>
 800dec0:	9b01      	ldr	r3, [sp, #4]
 800dec2:	441a      	add	r2, r3
 800dec4:	f1c5 0520 	rsb	r5, r5, #32
 800dec8:	f852 0c04 	ldr.w	r0, [r2, #-4]
 800decc:	f7fd fcfc 	bl	800b8c8 <__hi0bits>
 800ded0:	42a8      	cmp	r0, r5
 800ded2:	dbe6      	blt.n	800dea2 <__gethex+0x422>
 800ded4:	e7ee      	b.n	800deb4 <__gethex+0x434>
 800ded6:	bf00      	nop
 800ded8:	0800e893 	.word	0x0800e893

0800dedc <L_shift>:
 800dedc:	f1c2 0208 	rsb	r2, r2, #8
 800dee0:	0092      	lsls	r2, r2, #2
 800dee2:	b570      	push	{r4, r5, r6, lr}
 800dee4:	f1c2 0620 	rsb	r6, r2, #32
 800dee8:	6843      	ldr	r3, [r0, #4]
 800deea:	6804      	ldr	r4, [r0, #0]
 800deec:	fa03 f506 	lsl.w	r5, r3, r6
 800def0:	432c      	orrs	r4, r5
 800def2:	40d3      	lsrs	r3, r2
 800def4:	6004      	str	r4, [r0, #0]
 800def6:	f840 3f04 	str.w	r3, [r0, #4]!
 800defa:	4288      	cmp	r0, r1
 800defc:	d3f4      	bcc.n	800dee8 <L_shift+0xc>
 800defe:	bd70      	pop	{r4, r5, r6, pc}

0800df00 <__match>:
 800df00:	b530      	push	{r4, r5, lr}
 800df02:	6803      	ldr	r3, [r0, #0]
 800df04:	3301      	adds	r3, #1
 800df06:	f811 4b01 	ldrb.w	r4, [r1], #1
 800df0a:	b914      	cbnz	r4, 800df12 <__match+0x12>
 800df0c:	6003      	str	r3, [r0, #0]
 800df0e:	2001      	movs	r0, #1
 800df10:	bd30      	pop	{r4, r5, pc}
 800df12:	f813 2b01 	ldrb.w	r2, [r3], #1
 800df16:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800df1a:	2d19      	cmp	r5, #25
 800df1c:	bf98      	it	ls
 800df1e:	3220      	addls	r2, #32
 800df20:	42a2      	cmp	r2, r4
 800df22:	d0f0      	beq.n	800df06 <__match+0x6>
 800df24:	2000      	movs	r0, #0
 800df26:	e7f3      	b.n	800df10 <__match+0x10>

0800df28 <__hexnan>:
 800df28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df2c:	680b      	ldr	r3, [r1, #0]
 800df2e:	6801      	ldr	r1, [r0, #0]
 800df30:	115e      	asrs	r6, r3, #5
 800df32:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800df36:	f013 031f 	ands.w	r3, r3, #31
 800df3a:	b087      	sub	sp, #28
 800df3c:	bf18      	it	ne
 800df3e:	3604      	addne	r6, #4
 800df40:	2500      	movs	r5, #0
 800df42:	1f37      	subs	r7, r6, #4
 800df44:	4682      	mov	sl, r0
 800df46:	4690      	mov	r8, r2
 800df48:	9301      	str	r3, [sp, #4]
 800df4a:	f846 5c04 	str.w	r5, [r6, #-4]
 800df4e:	46b9      	mov	r9, r7
 800df50:	463c      	mov	r4, r7
 800df52:	9502      	str	r5, [sp, #8]
 800df54:	46ab      	mov	fp, r5
 800df56:	784a      	ldrb	r2, [r1, #1]
 800df58:	1c4b      	adds	r3, r1, #1
 800df5a:	9303      	str	r3, [sp, #12]
 800df5c:	b342      	cbz	r2, 800dfb0 <__hexnan+0x88>
 800df5e:	4610      	mov	r0, r2
 800df60:	9105      	str	r1, [sp, #20]
 800df62:	9204      	str	r2, [sp, #16]
 800df64:	f7ff fd76 	bl	800da54 <__hexdig_fun>
 800df68:	2800      	cmp	r0, #0
 800df6a:	d14f      	bne.n	800e00c <__hexnan+0xe4>
 800df6c:	9a04      	ldr	r2, [sp, #16]
 800df6e:	9905      	ldr	r1, [sp, #20]
 800df70:	2a20      	cmp	r2, #32
 800df72:	d818      	bhi.n	800dfa6 <__hexnan+0x7e>
 800df74:	9b02      	ldr	r3, [sp, #8]
 800df76:	459b      	cmp	fp, r3
 800df78:	dd13      	ble.n	800dfa2 <__hexnan+0x7a>
 800df7a:	454c      	cmp	r4, r9
 800df7c:	d206      	bcs.n	800df8c <__hexnan+0x64>
 800df7e:	2d07      	cmp	r5, #7
 800df80:	dc04      	bgt.n	800df8c <__hexnan+0x64>
 800df82:	462a      	mov	r2, r5
 800df84:	4649      	mov	r1, r9
 800df86:	4620      	mov	r0, r4
 800df88:	f7ff ffa8 	bl	800dedc <L_shift>
 800df8c:	4544      	cmp	r4, r8
 800df8e:	d950      	bls.n	800e032 <__hexnan+0x10a>
 800df90:	2300      	movs	r3, #0
 800df92:	f1a4 0904 	sub.w	r9, r4, #4
 800df96:	f844 3c04 	str.w	r3, [r4, #-4]
 800df9a:	f8cd b008 	str.w	fp, [sp, #8]
 800df9e:	464c      	mov	r4, r9
 800dfa0:	461d      	mov	r5, r3
 800dfa2:	9903      	ldr	r1, [sp, #12]
 800dfa4:	e7d7      	b.n	800df56 <__hexnan+0x2e>
 800dfa6:	2a29      	cmp	r2, #41	; 0x29
 800dfa8:	d155      	bne.n	800e056 <__hexnan+0x12e>
 800dfaa:	3102      	adds	r1, #2
 800dfac:	f8ca 1000 	str.w	r1, [sl]
 800dfb0:	f1bb 0f00 	cmp.w	fp, #0
 800dfb4:	d04f      	beq.n	800e056 <__hexnan+0x12e>
 800dfb6:	454c      	cmp	r4, r9
 800dfb8:	d206      	bcs.n	800dfc8 <__hexnan+0xa0>
 800dfba:	2d07      	cmp	r5, #7
 800dfbc:	dc04      	bgt.n	800dfc8 <__hexnan+0xa0>
 800dfbe:	462a      	mov	r2, r5
 800dfc0:	4649      	mov	r1, r9
 800dfc2:	4620      	mov	r0, r4
 800dfc4:	f7ff ff8a 	bl	800dedc <L_shift>
 800dfc8:	4544      	cmp	r4, r8
 800dfca:	d934      	bls.n	800e036 <__hexnan+0x10e>
 800dfcc:	f1a8 0204 	sub.w	r2, r8, #4
 800dfd0:	4623      	mov	r3, r4
 800dfd2:	f853 1b04 	ldr.w	r1, [r3], #4
 800dfd6:	f842 1f04 	str.w	r1, [r2, #4]!
 800dfda:	429f      	cmp	r7, r3
 800dfdc:	d2f9      	bcs.n	800dfd2 <__hexnan+0xaa>
 800dfde:	1b3b      	subs	r3, r7, r4
 800dfe0:	f023 0303 	bic.w	r3, r3, #3
 800dfe4:	3304      	adds	r3, #4
 800dfe6:	3e03      	subs	r6, #3
 800dfe8:	3401      	adds	r4, #1
 800dfea:	42a6      	cmp	r6, r4
 800dfec:	bf38      	it	cc
 800dfee:	2304      	movcc	r3, #4
 800dff0:	4443      	add	r3, r8
 800dff2:	2200      	movs	r2, #0
 800dff4:	f843 2b04 	str.w	r2, [r3], #4
 800dff8:	429f      	cmp	r7, r3
 800dffa:	d2fb      	bcs.n	800dff4 <__hexnan+0xcc>
 800dffc:	683b      	ldr	r3, [r7, #0]
 800dffe:	b91b      	cbnz	r3, 800e008 <__hexnan+0xe0>
 800e000:	4547      	cmp	r7, r8
 800e002:	d126      	bne.n	800e052 <__hexnan+0x12a>
 800e004:	2301      	movs	r3, #1
 800e006:	603b      	str	r3, [r7, #0]
 800e008:	2005      	movs	r0, #5
 800e00a:	e025      	b.n	800e058 <__hexnan+0x130>
 800e00c:	3501      	adds	r5, #1
 800e00e:	2d08      	cmp	r5, #8
 800e010:	f10b 0b01 	add.w	fp, fp, #1
 800e014:	dd06      	ble.n	800e024 <__hexnan+0xfc>
 800e016:	4544      	cmp	r4, r8
 800e018:	d9c3      	bls.n	800dfa2 <__hexnan+0x7a>
 800e01a:	2300      	movs	r3, #0
 800e01c:	f844 3c04 	str.w	r3, [r4, #-4]
 800e020:	2501      	movs	r5, #1
 800e022:	3c04      	subs	r4, #4
 800e024:	6822      	ldr	r2, [r4, #0]
 800e026:	f000 000f 	and.w	r0, r0, #15
 800e02a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e02e:	6020      	str	r0, [r4, #0]
 800e030:	e7b7      	b.n	800dfa2 <__hexnan+0x7a>
 800e032:	2508      	movs	r5, #8
 800e034:	e7b5      	b.n	800dfa2 <__hexnan+0x7a>
 800e036:	9b01      	ldr	r3, [sp, #4]
 800e038:	2b00      	cmp	r3, #0
 800e03a:	d0df      	beq.n	800dffc <__hexnan+0xd4>
 800e03c:	f1c3 0320 	rsb	r3, r3, #32
 800e040:	f04f 32ff 	mov.w	r2, #4294967295
 800e044:	40da      	lsrs	r2, r3
 800e046:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800e04a:	4013      	ands	r3, r2
 800e04c:	f846 3c04 	str.w	r3, [r6, #-4]
 800e050:	e7d4      	b.n	800dffc <__hexnan+0xd4>
 800e052:	3f04      	subs	r7, #4
 800e054:	e7d2      	b.n	800dffc <__hexnan+0xd4>
 800e056:	2004      	movs	r0, #4
 800e058:	b007      	add	sp, #28
 800e05a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e05e <__ascii_mbtowc>:
 800e05e:	b082      	sub	sp, #8
 800e060:	b901      	cbnz	r1, 800e064 <__ascii_mbtowc+0x6>
 800e062:	a901      	add	r1, sp, #4
 800e064:	b142      	cbz	r2, 800e078 <__ascii_mbtowc+0x1a>
 800e066:	b14b      	cbz	r3, 800e07c <__ascii_mbtowc+0x1e>
 800e068:	7813      	ldrb	r3, [r2, #0]
 800e06a:	600b      	str	r3, [r1, #0]
 800e06c:	7812      	ldrb	r2, [r2, #0]
 800e06e:	1e10      	subs	r0, r2, #0
 800e070:	bf18      	it	ne
 800e072:	2001      	movne	r0, #1
 800e074:	b002      	add	sp, #8
 800e076:	4770      	bx	lr
 800e078:	4610      	mov	r0, r2
 800e07a:	e7fb      	b.n	800e074 <__ascii_mbtowc+0x16>
 800e07c:	f06f 0001 	mvn.w	r0, #1
 800e080:	e7f8      	b.n	800e074 <__ascii_mbtowc+0x16>

0800e082 <_realloc_r>:
 800e082:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e086:	4680      	mov	r8, r0
 800e088:	4614      	mov	r4, r2
 800e08a:	460e      	mov	r6, r1
 800e08c:	b921      	cbnz	r1, 800e098 <_realloc_r+0x16>
 800e08e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e092:	4611      	mov	r1, r2
 800e094:	f7fd ba9a 	b.w	800b5cc <_malloc_r>
 800e098:	b92a      	cbnz	r2, 800e0a6 <_realloc_r+0x24>
 800e09a:	f7fd fa23 	bl	800b4e4 <_free_r>
 800e09e:	4625      	mov	r5, r4
 800e0a0:	4628      	mov	r0, r5
 800e0a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0a6:	f000 f8b6 	bl	800e216 <_malloc_usable_size_r>
 800e0aa:	4284      	cmp	r4, r0
 800e0ac:	4607      	mov	r7, r0
 800e0ae:	d802      	bhi.n	800e0b6 <_realloc_r+0x34>
 800e0b0:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800e0b4:	d812      	bhi.n	800e0dc <_realloc_r+0x5a>
 800e0b6:	4621      	mov	r1, r4
 800e0b8:	4640      	mov	r0, r8
 800e0ba:	f7fd fa87 	bl	800b5cc <_malloc_r>
 800e0be:	4605      	mov	r5, r0
 800e0c0:	2800      	cmp	r0, #0
 800e0c2:	d0ed      	beq.n	800e0a0 <_realloc_r+0x1e>
 800e0c4:	42bc      	cmp	r4, r7
 800e0c6:	4622      	mov	r2, r4
 800e0c8:	4631      	mov	r1, r6
 800e0ca:	bf28      	it	cs
 800e0cc:	463a      	movcs	r2, r7
 800e0ce:	f7ff fc23 	bl	800d918 <memcpy>
 800e0d2:	4631      	mov	r1, r6
 800e0d4:	4640      	mov	r0, r8
 800e0d6:	f7fd fa05 	bl	800b4e4 <_free_r>
 800e0da:	e7e1      	b.n	800e0a0 <_realloc_r+0x1e>
 800e0dc:	4635      	mov	r5, r6
 800e0de:	e7df      	b.n	800e0a0 <_realloc_r+0x1e>

0800e0e0 <_strtoul_l.constprop.0>:
 800e0e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e0e4:	4f36      	ldr	r7, [pc, #216]	; (800e1c0 <_strtoul_l.constprop.0+0xe0>)
 800e0e6:	4686      	mov	lr, r0
 800e0e8:	460d      	mov	r5, r1
 800e0ea:	4628      	mov	r0, r5
 800e0ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e0f0:	5d3e      	ldrb	r6, [r7, r4]
 800e0f2:	f016 0608 	ands.w	r6, r6, #8
 800e0f6:	d1f8      	bne.n	800e0ea <_strtoul_l.constprop.0+0xa>
 800e0f8:	2c2d      	cmp	r4, #45	; 0x2d
 800e0fa:	d130      	bne.n	800e15e <_strtoul_l.constprop.0+0x7e>
 800e0fc:	782c      	ldrb	r4, [r5, #0]
 800e0fe:	2601      	movs	r6, #1
 800e100:	1c85      	adds	r5, r0, #2
 800e102:	2b00      	cmp	r3, #0
 800e104:	d057      	beq.n	800e1b6 <_strtoul_l.constprop.0+0xd6>
 800e106:	2b10      	cmp	r3, #16
 800e108:	d109      	bne.n	800e11e <_strtoul_l.constprop.0+0x3e>
 800e10a:	2c30      	cmp	r4, #48	; 0x30
 800e10c:	d107      	bne.n	800e11e <_strtoul_l.constprop.0+0x3e>
 800e10e:	7828      	ldrb	r0, [r5, #0]
 800e110:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800e114:	2858      	cmp	r0, #88	; 0x58
 800e116:	d149      	bne.n	800e1ac <_strtoul_l.constprop.0+0xcc>
 800e118:	786c      	ldrb	r4, [r5, #1]
 800e11a:	2310      	movs	r3, #16
 800e11c:	3502      	adds	r5, #2
 800e11e:	f04f 38ff 	mov.w	r8, #4294967295
 800e122:	2700      	movs	r7, #0
 800e124:	fbb8 f8f3 	udiv	r8, r8, r3
 800e128:	fb03 f908 	mul.w	r9, r3, r8
 800e12c:	ea6f 0909 	mvn.w	r9, r9
 800e130:	4638      	mov	r0, r7
 800e132:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800e136:	f1bc 0f09 	cmp.w	ip, #9
 800e13a:	d815      	bhi.n	800e168 <_strtoul_l.constprop.0+0x88>
 800e13c:	4664      	mov	r4, ip
 800e13e:	42a3      	cmp	r3, r4
 800e140:	dd23      	ble.n	800e18a <_strtoul_l.constprop.0+0xaa>
 800e142:	f1b7 3fff 	cmp.w	r7, #4294967295
 800e146:	d007      	beq.n	800e158 <_strtoul_l.constprop.0+0x78>
 800e148:	4580      	cmp	r8, r0
 800e14a:	d31b      	bcc.n	800e184 <_strtoul_l.constprop.0+0xa4>
 800e14c:	d101      	bne.n	800e152 <_strtoul_l.constprop.0+0x72>
 800e14e:	45a1      	cmp	r9, r4
 800e150:	db18      	blt.n	800e184 <_strtoul_l.constprop.0+0xa4>
 800e152:	fb00 4003 	mla	r0, r0, r3, r4
 800e156:	2701      	movs	r7, #1
 800e158:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e15c:	e7e9      	b.n	800e132 <_strtoul_l.constprop.0+0x52>
 800e15e:	2c2b      	cmp	r4, #43	; 0x2b
 800e160:	bf04      	itt	eq
 800e162:	782c      	ldrbeq	r4, [r5, #0]
 800e164:	1c85      	addeq	r5, r0, #2
 800e166:	e7cc      	b.n	800e102 <_strtoul_l.constprop.0+0x22>
 800e168:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800e16c:	f1bc 0f19 	cmp.w	ip, #25
 800e170:	d801      	bhi.n	800e176 <_strtoul_l.constprop.0+0x96>
 800e172:	3c37      	subs	r4, #55	; 0x37
 800e174:	e7e3      	b.n	800e13e <_strtoul_l.constprop.0+0x5e>
 800e176:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800e17a:	f1bc 0f19 	cmp.w	ip, #25
 800e17e:	d804      	bhi.n	800e18a <_strtoul_l.constprop.0+0xaa>
 800e180:	3c57      	subs	r4, #87	; 0x57
 800e182:	e7dc      	b.n	800e13e <_strtoul_l.constprop.0+0x5e>
 800e184:	f04f 37ff 	mov.w	r7, #4294967295
 800e188:	e7e6      	b.n	800e158 <_strtoul_l.constprop.0+0x78>
 800e18a:	1c7b      	adds	r3, r7, #1
 800e18c:	d106      	bne.n	800e19c <_strtoul_l.constprop.0+0xbc>
 800e18e:	2322      	movs	r3, #34	; 0x22
 800e190:	f8ce 3000 	str.w	r3, [lr]
 800e194:	4638      	mov	r0, r7
 800e196:	b932      	cbnz	r2, 800e1a6 <_strtoul_l.constprop.0+0xc6>
 800e198:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e19c:	b106      	cbz	r6, 800e1a0 <_strtoul_l.constprop.0+0xc0>
 800e19e:	4240      	negs	r0, r0
 800e1a0:	2a00      	cmp	r2, #0
 800e1a2:	d0f9      	beq.n	800e198 <_strtoul_l.constprop.0+0xb8>
 800e1a4:	b107      	cbz	r7, 800e1a8 <_strtoul_l.constprop.0+0xc8>
 800e1a6:	1e69      	subs	r1, r5, #1
 800e1a8:	6011      	str	r1, [r2, #0]
 800e1aa:	e7f5      	b.n	800e198 <_strtoul_l.constprop.0+0xb8>
 800e1ac:	2430      	movs	r4, #48	; 0x30
 800e1ae:	2b00      	cmp	r3, #0
 800e1b0:	d1b5      	bne.n	800e11e <_strtoul_l.constprop.0+0x3e>
 800e1b2:	2308      	movs	r3, #8
 800e1b4:	e7b3      	b.n	800e11e <_strtoul_l.constprop.0+0x3e>
 800e1b6:	2c30      	cmp	r4, #48	; 0x30
 800e1b8:	d0a9      	beq.n	800e10e <_strtoul_l.constprop.0+0x2e>
 800e1ba:	230a      	movs	r3, #10
 800e1bc:	e7af      	b.n	800e11e <_strtoul_l.constprop.0+0x3e>
 800e1be:	bf00      	nop
 800e1c0:	0800ea51 	.word	0x0800ea51

0800e1c4 <_strtoul_r>:
 800e1c4:	f7ff bf8c 	b.w	800e0e0 <_strtoul_l.constprop.0>

0800e1c8 <__ascii_wctomb>:
 800e1c8:	b149      	cbz	r1, 800e1de <__ascii_wctomb+0x16>
 800e1ca:	2aff      	cmp	r2, #255	; 0xff
 800e1cc:	bf85      	ittet	hi
 800e1ce:	238a      	movhi	r3, #138	; 0x8a
 800e1d0:	6003      	strhi	r3, [r0, #0]
 800e1d2:	700a      	strbls	r2, [r1, #0]
 800e1d4:	f04f 30ff 	movhi.w	r0, #4294967295
 800e1d8:	bf98      	it	ls
 800e1da:	2001      	movls	r0, #1
 800e1dc:	4770      	bx	lr
 800e1de:	4608      	mov	r0, r1
 800e1e0:	4770      	bx	lr
	...

0800e1e4 <fiprintf>:
 800e1e4:	b40e      	push	{r1, r2, r3}
 800e1e6:	b503      	push	{r0, r1, lr}
 800e1e8:	4601      	mov	r1, r0
 800e1ea:	ab03      	add	r3, sp, #12
 800e1ec:	4805      	ldr	r0, [pc, #20]	; (800e204 <fiprintf+0x20>)
 800e1ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1f2:	6800      	ldr	r0, [r0, #0]
 800e1f4:	9301      	str	r3, [sp, #4]
 800e1f6:	f000 f83f 	bl	800e278 <_vfiprintf_r>
 800e1fa:	b002      	add	sp, #8
 800e1fc:	f85d eb04 	ldr.w	lr, [sp], #4
 800e200:	b003      	add	sp, #12
 800e202:	4770      	bx	lr
 800e204:	20000068 	.word	0x20000068

0800e208 <abort>:
 800e208:	b508      	push	{r3, lr}
 800e20a:	2006      	movs	r0, #6
 800e20c:	f000 fa0c 	bl	800e628 <raise>
 800e210:	2001      	movs	r0, #1
 800e212:	f7f4 fd53 	bl	8002cbc <_exit>

0800e216 <_malloc_usable_size_r>:
 800e216:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e21a:	1f18      	subs	r0, r3, #4
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	bfbc      	itt	lt
 800e220:	580b      	ldrlt	r3, [r1, r0]
 800e222:	18c0      	addlt	r0, r0, r3
 800e224:	4770      	bx	lr

0800e226 <__sfputc_r>:
 800e226:	6893      	ldr	r3, [r2, #8]
 800e228:	3b01      	subs	r3, #1
 800e22a:	2b00      	cmp	r3, #0
 800e22c:	b410      	push	{r4}
 800e22e:	6093      	str	r3, [r2, #8]
 800e230:	da08      	bge.n	800e244 <__sfputc_r+0x1e>
 800e232:	6994      	ldr	r4, [r2, #24]
 800e234:	42a3      	cmp	r3, r4
 800e236:	db01      	blt.n	800e23c <__sfputc_r+0x16>
 800e238:	290a      	cmp	r1, #10
 800e23a:	d103      	bne.n	800e244 <__sfputc_r+0x1e>
 800e23c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e240:	f000 b934 	b.w	800e4ac <__swbuf_r>
 800e244:	6813      	ldr	r3, [r2, #0]
 800e246:	1c58      	adds	r0, r3, #1
 800e248:	6010      	str	r0, [r2, #0]
 800e24a:	7019      	strb	r1, [r3, #0]
 800e24c:	4608      	mov	r0, r1
 800e24e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e252:	4770      	bx	lr

0800e254 <__sfputs_r>:
 800e254:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e256:	4606      	mov	r6, r0
 800e258:	460f      	mov	r7, r1
 800e25a:	4614      	mov	r4, r2
 800e25c:	18d5      	adds	r5, r2, r3
 800e25e:	42ac      	cmp	r4, r5
 800e260:	d101      	bne.n	800e266 <__sfputs_r+0x12>
 800e262:	2000      	movs	r0, #0
 800e264:	e007      	b.n	800e276 <__sfputs_r+0x22>
 800e266:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e26a:	463a      	mov	r2, r7
 800e26c:	4630      	mov	r0, r6
 800e26e:	f7ff ffda 	bl	800e226 <__sfputc_r>
 800e272:	1c43      	adds	r3, r0, #1
 800e274:	d1f3      	bne.n	800e25e <__sfputs_r+0xa>
 800e276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800e278 <_vfiprintf_r>:
 800e278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e27c:	460d      	mov	r5, r1
 800e27e:	b09d      	sub	sp, #116	; 0x74
 800e280:	4614      	mov	r4, r2
 800e282:	4698      	mov	r8, r3
 800e284:	4606      	mov	r6, r0
 800e286:	b118      	cbz	r0, 800e290 <_vfiprintf_r+0x18>
 800e288:	6a03      	ldr	r3, [r0, #32]
 800e28a:	b90b      	cbnz	r3, 800e290 <_vfiprintf_r+0x18>
 800e28c:	f7fc f962 	bl	800a554 <__sinit>
 800e290:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e292:	07d9      	lsls	r1, r3, #31
 800e294:	d405      	bmi.n	800e2a2 <_vfiprintf_r+0x2a>
 800e296:	89ab      	ldrh	r3, [r5, #12]
 800e298:	059a      	lsls	r2, r3, #22
 800e29a:	d402      	bmi.n	800e2a2 <_vfiprintf_r+0x2a>
 800e29c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e29e:	f7fc fa9e 	bl	800a7de <__retarget_lock_acquire_recursive>
 800e2a2:	89ab      	ldrh	r3, [r5, #12]
 800e2a4:	071b      	lsls	r3, r3, #28
 800e2a6:	d501      	bpl.n	800e2ac <_vfiprintf_r+0x34>
 800e2a8:	692b      	ldr	r3, [r5, #16]
 800e2aa:	b99b      	cbnz	r3, 800e2d4 <_vfiprintf_r+0x5c>
 800e2ac:	4629      	mov	r1, r5
 800e2ae:	4630      	mov	r0, r6
 800e2b0:	f000 f93a 	bl	800e528 <__swsetup_r>
 800e2b4:	b170      	cbz	r0, 800e2d4 <_vfiprintf_r+0x5c>
 800e2b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e2b8:	07dc      	lsls	r4, r3, #31
 800e2ba:	d504      	bpl.n	800e2c6 <_vfiprintf_r+0x4e>
 800e2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800e2c0:	b01d      	add	sp, #116	; 0x74
 800e2c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2c6:	89ab      	ldrh	r3, [r5, #12]
 800e2c8:	0598      	lsls	r0, r3, #22
 800e2ca:	d4f7      	bmi.n	800e2bc <_vfiprintf_r+0x44>
 800e2cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e2ce:	f7fc fa87 	bl	800a7e0 <__retarget_lock_release_recursive>
 800e2d2:	e7f3      	b.n	800e2bc <_vfiprintf_r+0x44>
 800e2d4:	2300      	movs	r3, #0
 800e2d6:	9309      	str	r3, [sp, #36]	; 0x24
 800e2d8:	2320      	movs	r3, #32
 800e2da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800e2de:	f8cd 800c 	str.w	r8, [sp, #12]
 800e2e2:	2330      	movs	r3, #48	; 0x30
 800e2e4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800e498 <_vfiprintf_r+0x220>
 800e2e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800e2ec:	f04f 0901 	mov.w	r9, #1
 800e2f0:	4623      	mov	r3, r4
 800e2f2:	469a      	mov	sl, r3
 800e2f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e2f8:	b10a      	cbz	r2, 800e2fe <_vfiprintf_r+0x86>
 800e2fa:	2a25      	cmp	r2, #37	; 0x25
 800e2fc:	d1f9      	bne.n	800e2f2 <_vfiprintf_r+0x7a>
 800e2fe:	ebba 0b04 	subs.w	fp, sl, r4
 800e302:	d00b      	beq.n	800e31c <_vfiprintf_r+0xa4>
 800e304:	465b      	mov	r3, fp
 800e306:	4622      	mov	r2, r4
 800e308:	4629      	mov	r1, r5
 800e30a:	4630      	mov	r0, r6
 800e30c:	f7ff ffa2 	bl	800e254 <__sfputs_r>
 800e310:	3001      	adds	r0, #1
 800e312:	f000 80a9 	beq.w	800e468 <_vfiprintf_r+0x1f0>
 800e316:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e318:	445a      	add	r2, fp
 800e31a:	9209      	str	r2, [sp, #36]	; 0x24
 800e31c:	f89a 3000 	ldrb.w	r3, [sl]
 800e320:	2b00      	cmp	r3, #0
 800e322:	f000 80a1 	beq.w	800e468 <_vfiprintf_r+0x1f0>
 800e326:	2300      	movs	r3, #0
 800e328:	f04f 32ff 	mov.w	r2, #4294967295
 800e32c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e330:	f10a 0a01 	add.w	sl, sl, #1
 800e334:	9304      	str	r3, [sp, #16]
 800e336:	9307      	str	r3, [sp, #28]
 800e338:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800e33c:	931a      	str	r3, [sp, #104]	; 0x68
 800e33e:	4654      	mov	r4, sl
 800e340:	2205      	movs	r2, #5
 800e342:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e346:	4854      	ldr	r0, [pc, #336]	; (800e498 <_vfiprintf_r+0x220>)
 800e348:	f7f1 ff62 	bl	8000210 <memchr>
 800e34c:	9a04      	ldr	r2, [sp, #16]
 800e34e:	b9d8      	cbnz	r0, 800e388 <_vfiprintf_r+0x110>
 800e350:	06d1      	lsls	r1, r2, #27
 800e352:	bf44      	itt	mi
 800e354:	2320      	movmi	r3, #32
 800e356:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e35a:	0713      	lsls	r3, r2, #28
 800e35c:	bf44      	itt	mi
 800e35e:	232b      	movmi	r3, #43	; 0x2b
 800e360:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800e364:	f89a 3000 	ldrb.w	r3, [sl]
 800e368:	2b2a      	cmp	r3, #42	; 0x2a
 800e36a:	d015      	beq.n	800e398 <_vfiprintf_r+0x120>
 800e36c:	9a07      	ldr	r2, [sp, #28]
 800e36e:	4654      	mov	r4, sl
 800e370:	2000      	movs	r0, #0
 800e372:	f04f 0c0a 	mov.w	ip, #10
 800e376:	4621      	mov	r1, r4
 800e378:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e37c:	3b30      	subs	r3, #48	; 0x30
 800e37e:	2b09      	cmp	r3, #9
 800e380:	d94d      	bls.n	800e41e <_vfiprintf_r+0x1a6>
 800e382:	b1b0      	cbz	r0, 800e3b2 <_vfiprintf_r+0x13a>
 800e384:	9207      	str	r2, [sp, #28]
 800e386:	e014      	b.n	800e3b2 <_vfiprintf_r+0x13a>
 800e388:	eba0 0308 	sub.w	r3, r0, r8
 800e38c:	fa09 f303 	lsl.w	r3, r9, r3
 800e390:	4313      	orrs	r3, r2
 800e392:	9304      	str	r3, [sp, #16]
 800e394:	46a2      	mov	sl, r4
 800e396:	e7d2      	b.n	800e33e <_vfiprintf_r+0xc6>
 800e398:	9b03      	ldr	r3, [sp, #12]
 800e39a:	1d19      	adds	r1, r3, #4
 800e39c:	681b      	ldr	r3, [r3, #0]
 800e39e:	9103      	str	r1, [sp, #12]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	bfbb      	ittet	lt
 800e3a4:	425b      	neglt	r3, r3
 800e3a6:	f042 0202 	orrlt.w	r2, r2, #2
 800e3aa:	9307      	strge	r3, [sp, #28]
 800e3ac:	9307      	strlt	r3, [sp, #28]
 800e3ae:	bfb8      	it	lt
 800e3b0:	9204      	strlt	r2, [sp, #16]
 800e3b2:	7823      	ldrb	r3, [r4, #0]
 800e3b4:	2b2e      	cmp	r3, #46	; 0x2e
 800e3b6:	d10c      	bne.n	800e3d2 <_vfiprintf_r+0x15a>
 800e3b8:	7863      	ldrb	r3, [r4, #1]
 800e3ba:	2b2a      	cmp	r3, #42	; 0x2a
 800e3bc:	d134      	bne.n	800e428 <_vfiprintf_r+0x1b0>
 800e3be:	9b03      	ldr	r3, [sp, #12]
 800e3c0:	1d1a      	adds	r2, r3, #4
 800e3c2:	681b      	ldr	r3, [r3, #0]
 800e3c4:	9203      	str	r2, [sp, #12]
 800e3c6:	2b00      	cmp	r3, #0
 800e3c8:	bfb8      	it	lt
 800e3ca:	f04f 33ff 	movlt.w	r3, #4294967295
 800e3ce:	3402      	adds	r4, #2
 800e3d0:	9305      	str	r3, [sp, #20]
 800e3d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800e4a8 <_vfiprintf_r+0x230>
 800e3d6:	7821      	ldrb	r1, [r4, #0]
 800e3d8:	2203      	movs	r2, #3
 800e3da:	4650      	mov	r0, sl
 800e3dc:	f7f1 ff18 	bl	8000210 <memchr>
 800e3e0:	b138      	cbz	r0, 800e3f2 <_vfiprintf_r+0x17a>
 800e3e2:	9b04      	ldr	r3, [sp, #16]
 800e3e4:	eba0 000a 	sub.w	r0, r0, sl
 800e3e8:	2240      	movs	r2, #64	; 0x40
 800e3ea:	4082      	lsls	r2, r0
 800e3ec:	4313      	orrs	r3, r2
 800e3ee:	3401      	adds	r4, #1
 800e3f0:	9304      	str	r3, [sp, #16]
 800e3f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e3f6:	4829      	ldr	r0, [pc, #164]	; (800e49c <_vfiprintf_r+0x224>)
 800e3f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800e3fc:	2206      	movs	r2, #6
 800e3fe:	f7f1 ff07 	bl	8000210 <memchr>
 800e402:	2800      	cmp	r0, #0
 800e404:	d03f      	beq.n	800e486 <_vfiprintf_r+0x20e>
 800e406:	4b26      	ldr	r3, [pc, #152]	; (800e4a0 <_vfiprintf_r+0x228>)
 800e408:	bb1b      	cbnz	r3, 800e452 <_vfiprintf_r+0x1da>
 800e40a:	9b03      	ldr	r3, [sp, #12]
 800e40c:	3307      	adds	r3, #7
 800e40e:	f023 0307 	bic.w	r3, r3, #7
 800e412:	3308      	adds	r3, #8
 800e414:	9303      	str	r3, [sp, #12]
 800e416:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e418:	443b      	add	r3, r7
 800e41a:	9309      	str	r3, [sp, #36]	; 0x24
 800e41c:	e768      	b.n	800e2f0 <_vfiprintf_r+0x78>
 800e41e:	fb0c 3202 	mla	r2, ip, r2, r3
 800e422:	460c      	mov	r4, r1
 800e424:	2001      	movs	r0, #1
 800e426:	e7a6      	b.n	800e376 <_vfiprintf_r+0xfe>
 800e428:	2300      	movs	r3, #0
 800e42a:	3401      	adds	r4, #1
 800e42c:	9305      	str	r3, [sp, #20]
 800e42e:	4619      	mov	r1, r3
 800e430:	f04f 0c0a 	mov.w	ip, #10
 800e434:	4620      	mov	r0, r4
 800e436:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e43a:	3a30      	subs	r2, #48	; 0x30
 800e43c:	2a09      	cmp	r2, #9
 800e43e:	d903      	bls.n	800e448 <_vfiprintf_r+0x1d0>
 800e440:	2b00      	cmp	r3, #0
 800e442:	d0c6      	beq.n	800e3d2 <_vfiprintf_r+0x15a>
 800e444:	9105      	str	r1, [sp, #20]
 800e446:	e7c4      	b.n	800e3d2 <_vfiprintf_r+0x15a>
 800e448:	fb0c 2101 	mla	r1, ip, r1, r2
 800e44c:	4604      	mov	r4, r0
 800e44e:	2301      	movs	r3, #1
 800e450:	e7f0      	b.n	800e434 <_vfiprintf_r+0x1bc>
 800e452:	ab03      	add	r3, sp, #12
 800e454:	9300      	str	r3, [sp, #0]
 800e456:	462a      	mov	r2, r5
 800e458:	4b12      	ldr	r3, [pc, #72]	; (800e4a4 <_vfiprintf_r+0x22c>)
 800e45a:	a904      	add	r1, sp, #16
 800e45c:	4630      	mov	r0, r6
 800e45e:	f7fb fa17 	bl	8009890 <_printf_float>
 800e462:	4607      	mov	r7, r0
 800e464:	1c78      	adds	r0, r7, #1
 800e466:	d1d6      	bne.n	800e416 <_vfiprintf_r+0x19e>
 800e468:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800e46a:	07d9      	lsls	r1, r3, #31
 800e46c:	d405      	bmi.n	800e47a <_vfiprintf_r+0x202>
 800e46e:	89ab      	ldrh	r3, [r5, #12]
 800e470:	059a      	lsls	r2, r3, #22
 800e472:	d402      	bmi.n	800e47a <_vfiprintf_r+0x202>
 800e474:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800e476:	f7fc f9b3 	bl	800a7e0 <__retarget_lock_release_recursive>
 800e47a:	89ab      	ldrh	r3, [r5, #12]
 800e47c:	065b      	lsls	r3, r3, #25
 800e47e:	f53f af1d 	bmi.w	800e2bc <_vfiprintf_r+0x44>
 800e482:	9809      	ldr	r0, [sp, #36]	; 0x24
 800e484:	e71c      	b.n	800e2c0 <_vfiprintf_r+0x48>
 800e486:	ab03      	add	r3, sp, #12
 800e488:	9300      	str	r3, [sp, #0]
 800e48a:	462a      	mov	r2, r5
 800e48c:	4b05      	ldr	r3, [pc, #20]	; (800e4a4 <_vfiprintf_r+0x22c>)
 800e48e:	a904      	add	r1, sp, #16
 800e490:	4630      	mov	r0, r6
 800e492:	f7fb fca1 	bl	8009dd8 <_printf_i>
 800e496:	e7e4      	b.n	800e462 <_vfiprintf_r+0x1ea>
 800e498:	0800eb51 	.word	0x0800eb51
 800e49c:	0800eb5b 	.word	0x0800eb5b
 800e4a0:	08009891 	.word	0x08009891
 800e4a4:	0800e255 	.word	0x0800e255
 800e4a8:	0800eb57 	.word	0x0800eb57

0800e4ac <__swbuf_r>:
 800e4ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e4ae:	460e      	mov	r6, r1
 800e4b0:	4614      	mov	r4, r2
 800e4b2:	4605      	mov	r5, r0
 800e4b4:	b118      	cbz	r0, 800e4be <__swbuf_r+0x12>
 800e4b6:	6a03      	ldr	r3, [r0, #32]
 800e4b8:	b90b      	cbnz	r3, 800e4be <__swbuf_r+0x12>
 800e4ba:	f7fc f84b 	bl	800a554 <__sinit>
 800e4be:	69a3      	ldr	r3, [r4, #24]
 800e4c0:	60a3      	str	r3, [r4, #8]
 800e4c2:	89a3      	ldrh	r3, [r4, #12]
 800e4c4:	071a      	lsls	r2, r3, #28
 800e4c6:	d525      	bpl.n	800e514 <__swbuf_r+0x68>
 800e4c8:	6923      	ldr	r3, [r4, #16]
 800e4ca:	b31b      	cbz	r3, 800e514 <__swbuf_r+0x68>
 800e4cc:	6823      	ldr	r3, [r4, #0]
 800e4ce:	6922      	ldr	r2, [r4, #16]
 800e4d0:	1a98      	subs	r0, r3, r2
 800e4d2:	6963      	ldr	r3, [r4, #20]
 800e4d4:	b2f6      	uxtb	r6, r6
 800e4d6:	4283      	cmp	r3, r0
 800e4d8:	4637      	mov	r7, r6
 800e4da:	dc04      	bgt.n	800e4e6 <__swbuf_r+0x3a>
 800e4dc:	4621      	mov	r1, r4
 800e4de:	4628      	mov	r0, r5
 800e4e0:	f7ff f942 	bl	800d768 <_fflush_r>
 800e4e4:	b9e0      	cbnz	r0, 800e520 <__swbuf_r+0x74>
 800e4e6:	68a3      	ldr	r3, [r4, #8]
 800e4e8:	3b01      	subs	r3, #1
 800e4ea:	60a3      	str	r3, [r4, #8]
 800e4ec:	6823      	ldr	r3, [r4, #0]
 800e4ee:	1c5a      	adds	r2, r3, #1
 800e4f0:	6022      	str	r2, [r4, #0]
 800e4f2:	701e      	strb	r6, [r3, #0]
 800e4f4:	6962      	ldr	r2, [r4, #20]
 800e4f6:	1c43      	adds	r3, r0, #1
 800e4f8:	429a      	cmp	r2, r3
 800e4fa:	d004      	beq.n	800e506 <__swbuf_r+0x5a>
 800e4fc:	89a3      	ldrh	r3, [r4, #12]
 800e4fe:	07db      	lsls	r3, r3, #31
 800e500:	d506      	bpl.n	800e510 <__swbuf_r+0x64>
 800e502:	2e0a      	cmp	r6, #10
 800e504:	d104      	bne.n	800e510 <__swbuf_r+0x64>
 800e506:	4621      	mov	r1, r4
 800e508:	4628      	mov	r0, r5
 800e50a:	f7ff f92d 	bl	800d768 <_fflush_r>
 800e50e:	b938      	cbnz	r0, 800e520 <__swbuf_r+0x74>
 800e510:	4638      	mov	r0, r7
 800e512:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e514:	4621      	mov	r1, r4
 800e516:	4628      	mov	r0, r5
 800e518:	f000 f806 	bl	800e528 <__swsetup_r>
 800e51c:	2800      	cmp	r0, #0
 800e51e:	d0d5      	beq.n	800e4cc <__swbuf_r+0x20>
 800e520:	f04f 37ff 	mov.w	r7, #4294967295
 800e524:	e7f4      	b.n	800e510 <__swbuf_r+0x64>
	...

0800e528 <__swsetup_r>:
 800e528:	b538      	push	{r3, r4, r5, lr}
 800e52a:	4b2a      	ldr	r3, [pc, #168]	; (800e5d4 <__swsetup_r+0xac>)
 800e52c:	4605      	mov	r5, r0
 800e52e:	6818      	ldr	r0, [r3, #0]
 800e530:	460c      	mov	r4, r1
 800e532:	b118      	cbz	r0, 800e53c <__swsetup_r+0x14>
 800e534:	6a03      	ldr	r3, [r0, #32]
 800e536:	b90b      	cbnz	r3, 800e53c <__swsetup_r+0x14>
 800e538:	f7fc f80c 	bl	800a554 <__sinit>
 800e53c:	89a3      	ldrh	r3, [r4, #12]
 800e53e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e542:	0718      	lsls	r0, r3, #28
 800e544:	d422      	bmi.n	800e58c <__swsetup_r+0x64>
 800e546:	06d9      	lsls	r1, r3, #27
 800e548:	d407      	bmi.n	800e55a <__swsetup_r+0x32>
 800e54a:	2309      	movs	r3, #9
 800e54c:	602b      	str	r3, [r5, #0]
 800e54e:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800e552:	81a3      	strh	r3, [r4, #12]
 800e554:	f04f 30ff 	mov.w	r0, #4294967295
 800e558:	e034      	b.n	800e5c4 <__swsetup_r+0x9c>
 800e55a:	0758      	lsls	r0, r3, #29
 800e55c:	d512      	bpl.n	800e584 <__swsetup_r+0x5c>
 800e55e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e560:	b141      	cbz	r1, 800e574 <__swsetup_r+0x4c>
 800e562:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e566:	4299      	cmp	r1, r3
 800e568:	d002      	beq.n	800e570 <__swsetup_r+0x48>
 800e56a:	4628      	mov	r0, r5
 800e56c:	f7fc ffba 	bl	800b4e4 <_free_r>
 800e570:	2300      	movs	r3, #0
 800e572:	6363      	str	r3, [r4, #52]	; 0x34
 800e574:	89a3      	ldrh	r3, [r4, #12]
 800e576:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800e57a:	81a3      	strh	r3, [r4, #12]
 800e57c:	2300      	movs	r3, #0
 800e57e:	6063      	str	r3, [r4, #4]
 800e580:	6923      	ldr	r3, [r4, #16]
 800e582:	6023      	str	r3, [r4, #0]
 800e584:	89a3      	ldrh	r3, [r4, #12]
 800e586:	f043 0308 	orr.w	r3, r3, #8
 800e58a:	81a3      	strh	r3, [r4, #12]
 800e58c:	6923      	ldr	r3, [r4, #16]
 800e58e:	b94b      	cbnz	r3, 800e5a4 <__swsetup_r+0x7c>
 800e590:	89a3      	ldrh	r3, [r4, #12]
 800e592:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800e596:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800e59a:	d003      	beq.n	800e5a4 <__swsetup_r+0x7c>
 800e59c:	4621      	mov	r1, r4
 800e59e:	4628      	mov	r0, r5
 800e5a0:	f000 f884 	bl	800e6ac <__smakebuf_r>
 800e5a4:	89a0      	ldrh	r0, [r4, #12]
 800e5a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800e5aa:	f010 0301 	ands.w	r3, r0, #1
 800e5ae:	d00a      	beq.n	800e5c6 <__swsetup_r+0x9e>
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	60a3      	str	r3, [r4, #8]
 800e5b4:	6963      	ldr	r3, [r4, #20]
 800e5b6:	425b      	negs	r3, r3
 800e5b8:	61a3      	str	r3, [r4, #24]
 800e5ba:	6923      	ldr	r3, [r4, #16]
 800e5bc:	b943      	cbnz	r3, 800e5d0 <__swsetup_r+0xa8>
 800e5be:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800e5c2:	d1c4      	bne.n	800e54e <__swsetup_r+0x26>
 800e5c4:	bd38      	pop	{r3, r4, r5, pc}
 800e5c6:	0781      	lsls	r1, r0, #30
 800e5c8:	bf58      	it	pl
 800e5ca:	6963      	ldrpl	r3, [r4, #20]
 800e5cc:	60a3      	str	r3, [r4, #8]
 800e5ce:	e7f4      	b.n	800e5ba <__swsetup_r+0x92>
 800e5d0:	2000      	movs	r0, #0
 800e5d2:	e7f7      	b.n	800e5c4 <__swsetup_r+0x9c>
 800e5d4:	20000068 	.word	0x20000068

0800e5d8 <_raise_r>:
 800e5d8:	291f      	cmp	r1, #31
 800e5da:	b538      	push	{r3, r4, r5, lr}
 800e5dc:	4604      	mov	r4, r0
 800e5de:	460d      	mov	r5, r1
 800e5e0:	d904      	bls.n	800e5ec <_raise_r+0x14>
 800e5e2:	2316      	movs	r3, #22
 800e5e4:	6003      	str	r3, [r0, #0]
 800e5e6:	f04f 30ff 	mov.w	r0, #4294967295
 800e5ea:	bd38      	pop	{r3, r4, r5, pc}
 800e5ec:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800e5ee:	b112      	cbz	r2, 800e5f6 <_raise_r+0x1e>
 800e5f0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800e5f4:	b94b      	cbnz	r3, 800e60a <_raise_r+0x32>
 800e5f6:	4620      	mov	r0, r4
 800e5f8:	f000 f830 	bl	800e65c <_getpid_r>
 800e5fc:	462a      	mov	r2, r5
 800e5fe:	4601      	mov	r1, r0
 800e600:	4620      	mov	r0, r4
 800e602:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e606:	f000 b817 	b.w	800e638 <_kill_r>
 800e60a:	2b01      	cmp	r3, #1
 800e60c:	d00a      	beq.n	800e624 <_raise_r+0x4c>
 800e60e:	1c59      	adds	r1, r3, #1
 800e610:	d103      	bne.n	800e61a <_raise_r+0x42>
 800e612:	2316      	movs	r3, #22
 800e614:	6003      	str	r3, [r0, #0]
 800e616:	2001      	movs	r0, #1
 800e618:	e7e7      	b.n	800e5ea <_raise_r+0x12>
 800e61a:	2400      	movs	r4, #0
 800e61c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800e620:	4628      	mov	r0, r5
 800e622:	4798      	blx	r3
 800e624:	2000      	movs	r0, #0
 800e626:	e7e0      	b.n	800e5ea <_raise_r+0x12>

0800e628 <raise>:
 800e628:	4b02      	ldr	r3, [pc, #8]	; (800e634 <raise+0xc>)
 800e62a:	4601      	mov	r1, r0
 800e62c:	6818      	ldr	r0, [r3, #0]
 800e62e:	f7ff bfd3 	b.w	800e5d8 <_raise_r>
 800e632:	bf00      	nop
 800e634:	20000068 	.word	0x20000068

0800e638 <_kill_r>:
 800e638:	b538      	push	{r3, r4, r5, lr}
 800e63a:	4d07      	ldr	r5, [pc, #28]	; (800e658 <_kill_r+0x20>)
 800e63c:	2300      	movs	r3, #0
 800e63e:	4604      	mov	r4, r0
 800e640:	4608      	mov	r0, r1
 800e642:	4611      	mov	r1, r2
 800e644:	602b      	str	r3, [r5, #0]
 800e646:	f7f4 fb29 	bl	8002c9c <_kill>
 800e64a:	1c43      	adds	r3, r0, #1
 800e64c:	d102      	bne.n	800e654 <_kill_r+0x1c>
 800e64e:	682b      	ldr	r3, [r5, #0]
 800e650:	b103      	cbz	r3, 800e654 <_kill_r+0x1c>
 800e652:	6023      	str	r3, [r4, #0]
 800e654:	bd38      	pop	{r3, r4, r5, pc}
 800e656:	bf00      	nop
 800e658:	20000610 	.word	0x20000610

0800e65c <_getpid_r>:
 800e65c:	f7f4 bb16 	b.w	8002c8c <_getpid>

0800e660 <__swhatbuf_r>:
 800e660:	b570      	push	{r4, r5, r6, lr}
 800e662:	460c      	mov	r4, r1
 800e664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e668:	2900      	cmp	r1, #0
 800e66a:	b096      	sub	sp, #88	; 0x58
 800e66c:	4615      	mov	r5, r2
 800e66e:	461e      	mov	r6, r3
 800e670:	da0d      	bge.n	800e68e <__swhatbuf_r+0x2e>
 800e672:	89a3      	ldrh	r3, [r4, #12]
 800e674:	f013 0f80 	tst.w	r3, #128	; 0x80
 800e678:	f04f 0100 	mov.w	r1, #0
 800e67c:	bf0c      	ite	eq
 800e67e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800e682:	2340      	movne	r3, #64	; 0x40
 800e684:	2000      	movs	r0, #0
 800e686:	6031      	str	r1, [r6, #0]
 800e688:	602b      	str	r3, [r5, #0]
 800e68a:	b016      	add	sp, #88	; 0x58
 800e68c:	bd70      	pop	{r4, r5, r6, pc}
 800e68e:	466a      	mov	r2, sp
 800e690:	f000 f848 	bl	800e724 <_fstat_r>
 800e694:	2800      	cmp	r0, #0
 800e696:	dbec      	blt.n	800e672 <__swhatbuf_r+0x12>
 800e698:	9901      	ldr	r1, [sp, #4]
 800e69a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800e69e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800e6a2:	4259      	negs	r1, r3
 800e6a4:	4159      	adcs	r1, r3
 800e6a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e6aa:	e7eb      	b.n	800e684 <__swhatbuf_r+0x24>

0800e6ac <__smakebuf_r>:
 800e6ac:	898b      	ldrh	r3, [r1, #12]
 800e6ae:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e6b0:	079d      	lsls	r5, r3, #30
 800e6b2:	4606      	mov	r6, r0
 800e6b4:	460c      	mov	r4, r1
 800e6b6:	d507      	bpl.n	800e6c8 <__smakebuf_r+0x1c>
 800e6b8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e6bc:	6023      	str	r3, [r4, #0]
 800e6be:	6123      	str	r3, [r4, #16]
 800e6c0:	2301      	movs	r3, #1
 800e6c2:	6163      	str	r3, [r4, #20]
 800e6c4:	b002      	add	sp, #8
 800e6c6:	bd70      	pop	{r4, r5, r6, pc}
 800e6c8:	ab01      	add	r3, sp, #4
 800e6ca:	466a      	mov	r2, sp
 800e6cc:	f7ff ffc8 	bl	800e660 <__swhatbuf_r>
 800e6d0:	9900      	ldr	r1, [sp, #0]
 800e6d2:	4605      	mov	r5, r0
 800e6d4:	4630      	mov	r0, r6
 800e6d6:	f7fc ff79 	bl	800b5cc <_malloc_r>
 800e6da:	b948      	cbnz	r0, 800e6f0 <__smakebuf_r+0x44>
 800e6dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e6e0:	059a      	lsls	r2, r3, #22
 800e6e2:	d4ef      	bmi.n	800e6c4 <__smakebuf_r+0x18>
 800e6e4:	f023 0303 	bic.w	r3, r3, #3
 800e6e8:	f043 0302 	orr.w	r3, r3, #2
 800e6ec:	81a3      	strh	r3, [r4, #12]
 800e6ee:	e7e3      	b.n	800e6b8 <__smakebuf_r+0xc>
 800e6f0:	89a3      	ldrh	r3, [r4, #12]
 800e6f2:	6020      	str	r0, [r4, #0]
 800e6f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e6f8:	81a3      	strh	r3, [r4, #12]
 800e6fa:	9b00      	ldr	r3, [sp, #0]
 800e6fc:	6163      	str	r3, [r4, #20]
 800e6fe:	9b01      	ldr	r3, [sp, #4]
 800e700:	6120      	str	r0, [r4, #16]
 800e702:	b15b      	cbz	r3, 800e71c <__smakebuf_r+0x70>
 800e704:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e708:	4630      	mov	r0, r6
 800e70a:	f000 f81d 	bl	800e748 <_isatty_r>
 800e70e:	b128      	cbz	r0, 800e71c <__smakebuf_r+0x70>
 800e710:	89a3      	ldrh	r3, [r4, #12]
 800e712:	f023 0303 	bic.w	r3, r3, #3
 800e716:	f043 0301 	orr.w	r3, r3, #1
 800e71a:	81a3      	strh	r3, [r4, #12]
 800e71c:	89a3      	ldrh	r3, [r4, #12]
 800e71e:	431d      	orrs	r5, r3
 800e720:	81a5      	strh	r5, [r4, #12]
 800e722:	e7cf      	b.n	800e6c4 <__smakebuf_r+0x18>

0800e724 <_fstat_r>:
 800e724:	b538      	push	{r3, r4, r5, lr}
 800e726:	4d07      	ldr	r5, [pc, #28]	; (800e744 <_fstat_r+0x20>)
 800e728:	2300      	movs	r3, #0
 800e72a:	4604      	mov	r4, r0
 800e72c:	4608      	mov	r0, r1
 800e72e:	4611      	mov	r1, r2
 800e730:	602b      	str	r3, [r5, #0]
 800e732:	f7f4 fb12 	bl	8002d5a <_fstat>
 800e736:	1c43      	adds	r3, r0, #1
 800e738:	d102      	bne.n	800e740 <_fstat_r+0x1c>
 800e73a:	682b      	ldr	r3, [r5, #0]
 800e73c:	b103      	cbz	r3, 800e740 <_fstat_r+0x1c>
 800e73e:	6023      	str	r3, [r4, #0]
 800e740:	bd38      	pop	{r3, r4, r5, pc}
 800e742:	bf00      	nop
 800e744:	20000610 	.word	0x20000610

0800e748 <_isatty_r>:
 800e748:	b538      	push	{r3, r4, r5, lr}
 800e74a:	4d06      	ldr	r5, [pc, #24]	; (800e764 <_isatty_r+0x1c>)
 800e74c:	2300      	movs	r3, #0
 800e74e:	4604      	mov	r4, r0
 800e750:	4608      	mov	r0, r1
 800e752:	602b      	str	r3, [r5, #0]
 800e754:	f7f4 fb11 	bl	8002d7a <_isatty>
 800e758:	1c43      	adds	r3, r0, #1
 800e75a:	d102      	bne.n	800e762 <_isatty_r+0x1a>
 800e75c:	682b      	ldr	r3, [r5, #0]
 800e75e:	b103      	cbz	r3, 800e762 <_isatty_r+0x1a>
 800e760:	6023      	str	r3, [r4, #0]
 800e762:	bd38      	pop	{r3, r4, r5, pc}
 800e764:	20000610 	.word	0x20000610

0800e768 <_init>:
 800e768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e76a:	bf00      	nop
 800e76c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e76e:	bc08      	pop	{r3}
 800e770:	469e      	mov	lr, r3
 800e772:	4770      	bx	lr

0800e774 <_fini>:
 800e774:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e776:	bf00      	nop
 800e778:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e77a:	bc08      	pop	{r3}
 800e77c:	469e      	mov	lr, r3
 800e77e:	4770      	bx	lr
