// Seed: 1171030611
module module_0 ();
  always id_1 = id_1;
  id_2(
      .id_0(id_1), .id_1(id_3)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  bit id_6;
  nor primCall (id_1, id_3, id_5, id_6, id_7);
  initial @(*) id_4 = 1;
  assign id_2 = id_6;
  wire id_7;
  initial begin : LABEL_0
    @(posedge -1, posedge id_5) begin : LABEL_0
      id_6 <= id_3;
    end
  end
  assign id_3 = 1;
  assign id_5 = 1;
  module_0 modCall_1 ();
endmodule
