{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 16:21:26 2009 " "Info: Processing started: Sat Jun 06 16:21:26 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Parallel_Clocks_Generator -c Parallel_Clocks_Generator --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Parallel_Clocks_Generator -c Parallel_Clocks_Generator --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_100 " "Info: Assuming node \"Clk_100\" is an undefined clock" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_100" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_10 " "Info: Assuming node \"Clk_10\" is an undefined clock" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 8 16 184 24 "Clk_10" "" } { 1208 8 80 1224 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1424 1496 1568 1440 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1232 712 768 1248 "Clk_10" "" } { 1232 936 978 1248 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1352 624 688 1368 "Clk_10" "" } { 1360 152 208 1376 "Clk_10" "" } { 1360 384 432 1376 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 808 2240 2296 824 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 432 1736 1776 448 "Clk_10" "" } { 16 328 392 32 "Clk_10" "" } { 488 8 64 504 "Clk_10" "" } { 488 144 192 504 "Clk_10" "" } { 488 272 320 504 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 408 536 584 424 "Clk_10" "" } { 408 744 792 424 "Clk_10" "" } { 784 792 848 800 "Clk_10" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_10" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Wr_n " "Info: Assuming node \"Wr_n\" is an undefined clock" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 176 16 184 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { 8 712 784 24 "Wr_n" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Wr_n" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_10K " "Info: Assuming node \"Clk_10K\" is an undefined clock" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_10K" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_100 memory lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg register lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\] 185.8 MHz 5.382 ns Internal " "Info: Clock \"Clk_100\" has Internal fmax of 185.8 MHz between source memory \"lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg\" and destination register \"lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\]\" (period= 5.382 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.751 ns + Longest memory register " "Info: + Longest memory to register delay is 4.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg 1 MEM M9K_X33_Y3_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X33_Y3_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg } "NODE_NAME" } } { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.849 ns) 2.849 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|q_a\[3\] 2 MEM M9K_X33_Y3_N0 5 " "Info: 2: + IC(0.000 ns) + CELL(2.849 ns) = 2.849 ns; Loc. = M9K_X33_Y3_N0; Fanout = 5; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|q_a\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[3] } "NODE_NAME" } } { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.416 ns) + CELL(0.155 ns) 3.420 ns inst131 3 COMB LCCOMB_X32_Y3_N0 14 " "Info: 3: + IC(0.416 ns) + CELL(0.155 ns) = 3.420 ns; Loc. = LCCOMB_X32_Y3_N0; Fanout = 14; COMB Node = 'inst131'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[3] inst131 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 656 1048 1112 704 "inst131" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.155 ns) 3.819 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|_~43 4 COMB LCCOMB_X32_Y3_N28 13 " "Info: 4: + IC(0.244 ns) + CELL(0.155 ns) = 3.819 ns; Loc. = LCCOMB_X32_Y3_N28; Fanout = 13; COMB Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|_~43'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { inst131 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~43 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.708 ns) 4.751 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\] 5 REG FF_X32_Y3_N3 7 " "Info: 5: + IC(0.224 ns) + CELL(0.708 ns) = 4.751 ns; Loc. = FF_X32_Y3_N3; Fanout = 7; REG Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~43 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_uaj.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_uaj.tdf" 99 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.867 ns ( 81.39 % ) " "Info: Total cell delay = 3.867 ns ( 81.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.884 ns ( 18.61 % ) " "Info: Total interconnect delay = 0.884 ns ( 18.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.751 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[3] inst131 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~43 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.751 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[3] {} inst131 {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~43 {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.416ns 0.244ns 0.224ns } { 0.000ns 2.849ns 0.155ns 0.155ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.386 ns - Smallest " "Info: - Smallest clock skew is -0.386 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.837 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_100\" to destination register is 2.837 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_100~input 2 COMB IOIBUF_X0_Y16_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N15; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G3 38 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.613 ns) 2.837 ns lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X32_Y3_N3 7 " "Info: 4: + IC(1.146 ns) + CELL(0.613 ns) = 2.837 ns; Loc. = FF_X32_Y3_N3; Fanout = 7; REG Node = 'lpm_counter5:inst36\|lpm_counter:lpm_counter_component\|cntr_uaj:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.759 ns" { Clk_100~inputclkctrl lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_uaj.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_uaj.tdf" 99 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.47 % ) " "Info: Total cell delay = 1.517 ns ( 53.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.320 ns ( 46.53 % ) " "Info: Total interconnect delay = 1.320 ns ( 46.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.146ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 3.223 ns - Longest memory " "Info: - Longest clock path from clock \"Clk_100\" to source memory is 3.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_100~input 2 COMB IOIBUF_X0_Y16_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N15; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G3 38 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.146 ns) + CELL(0.999 ns) 3.223 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg 4 MEM M9K_X33_Y3_N0 1 " "Info: 4: + IC(1.146 ns) + CELL(0.999 ns) = 3.223 ns; Loc. = M9K_X33_Y3_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a3~porta_re_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.145 ns" { Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg } "NODE_NAME" } } { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 103 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.903 ns ( 59.04 % ) " "Info: Total cell delay = 1.903 ns ( 59.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.320 ns ( 40.96 % ) " "Info: Total interconnect delay = 1.320 ns ( 40.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg {} } { 0.000ns 0.000ns 0.174ns 1.146ns } { 0.000ns 0.904ns 0.000ns 0.999ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.146ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg {} } { 0.000ns 0.000ns 0.174ns 1.146ns } { 0.000ns 0.904ns 0.000ns 0.999ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.263 ns + " "Info: + Micro clock to output delay of source is 0.263 ns" {  } { { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 103 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "db/cntr_uaj.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_uaj.tdf" 99 17 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.751 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[3] inst131 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~43 lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.751 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[3] {} inst131 {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|_~43 {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.416ns 0.244ns 0.224ns } { 0.000ns 2.849ns 0.155ns 0.155ns 0.708ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.837 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.837 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_counter5:inst36|lpm_counter:lpm_counter_component|cntr_uaj:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.146ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.223 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.223 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a3~porta_re_reg {} } { 0.000ns 0.000ns 0.174ns 1.146ns } { 0.000ns 0.904ns 0.000ns 0.999ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_10 register register lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_9bj:auto_generated\|counter_reg_bit\[2\] lpm_compare3:inst12\|lpm_compare:lpm_compare_component\|cmpr_qji:auto_generated\|output_dffe0a\[0\] 250.0 MHz Internal " "Info: Clock \"Clk_10\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_9bj:auto_generated\|counter_reg_bit\[2\]\" and destination register \"lpm_compare3:inst12\|lpm_compare:lpm_compare_component\|cmpr_qji:auto_generated\|output_dffe0a\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.929 ns + Longest register register " "Info: + Longest register to register delay is 2.929 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_9bj:auto_generated\|counter_reg_bit\[2\] 1 REG FF_X39_Y9_N11 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X39_Y9_N11; Fanout = 13; REG Node = 'lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_9bj:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_9bj.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_9bj.tdf" 99 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.437 ns) 1.614 ns lpm_compare3:inst12\|lpm_compare:lpm_compare_component\|cmpr_qji:auto_generated\|output_dffe_d_wire0w\[0\]~0 2 COMB LCCOMB_X37_Y8_N20 1 " "Info: 2: + IC(1.177 ns) + CELL(0.437 ns) = 1.614 ns; Loc. = LCCOMB_X37_Y8_N20; Fanout = 1; COMB Node = 'lpm_compare3:inst12\|lpm_compare:lpm_compare_component\|cmpr_qji:auto_generated\|output_dffe_d_wire0w\[0\]~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2] lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0]~0 } "NODE_NAME" } } { "db/cmpr_qji.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cmpr_qji.tdf" 33 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.418 ns) 2.303 ns lpm_compare3:inst12\|lpm_compare:lpm_compare_component\|cmpr_qji:auto_generated\|output_dffe_d_wire0w\[0\]~1 3 COMB LCCOMB_X37_Y8_N8 1 " "Info: 3: + IC(0.271 ns) + CELL(0.418 ns) = 2.303 ns; Loc. = LCCOMB_X37_Y8_N8; Fanout = 1; COMB Node = 'lpm_compare3:inst12\|lpm_compare:lpm_compare_component\|cmpr_qji:auto_generated\|output_dffe_d_wire0w\[0\]~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0]~0 lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0]~1 } "NODE_NAME" } } { "db/cmpr_qji.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cmpr_qji.tdf" 33 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.235 ns) + CELL(0.287 ns) 2.825 ns lpm_compare3:inst12\|lpm_compare:lpm_compare_component\|cmpr_qji:auto_generated\|output_dffe_d_wire0w\[0\] 4 COMB LCCOMB_X37_Y8_N24 1 " "Info: 4: + IC(0.235 ns) + CELL(0.287 ns) = 2.825 ns; Loc. = LCCOMB_X37_Y8_N24; Fanout = 1; COMB Node = 'lpm_compare3:inst12\|lpm_compare:lpm_compare_component\|cmpr_qji:auto_generated\|output_dffe_d_wire0w\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0]~1 lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0] } "NODE_NAME" } } { "db/cmpr_qji.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cmpr_qji.tdf" 33 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 2.929 ns lpm_compare3:inst12\|lpm_compare:lpm_compare_component\|cmpr_qji:auto_generated\|output_dffe0a\[0\] 5 REG FF_X37_Y8_N25 1 " "Info: 5: + IC(0.000 ns) + CELL(0.104 ns) = 2.929 ns; Loc. = FF_X37_Y8_N25; Fanout = 1; REG Node = 'lpm_compare3:inst12\|lpm_compare:lpm_compare_component\|cmpr_qji:auto_generated\|output_dffe0a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0] lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] } "NODE_NAME" } } { "db/cmpr_qji.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cmpr_qji.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 42.54 % ) " "Info: Total cell delay = 1.246 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.683 ns ( 57.46 % ) " "Info: Total interconnect delay = 1.683 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2] lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0]~0 lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0]~1 lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0] lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2] {} lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0]~0 {} lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0]~1 {} lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0] {} lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] {} } { 0.000ns 1.177ns 0.271ns 0.235ns 0.000ns } { 0.000ns 0.437ns 0.418ns 0.287ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns - Smallest " "Info: - Smallest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 destination 2.839 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_10\" to destination register is 2.839 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 8 16 184 24 "Clk_10" "" } { 1208 8 80 1224 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1424 1496 1568 1440 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1232 712 768 1248 "Clk_10" "" } { 1232 936 978 1248 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1352 624 688 1368 "Clk_10" "" } { 1360 152 208 1376 "Clk_10" "" } { 1360 384 432 1376 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 808 2240 2296 824 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 432 1736 1776 448 "Clk_10" "" } { 16 328 392 32 "Clk_10" "" } { 488 8 64 504 "Clk_10" "" } { 488 144 192 504 "Clk_10" "" } { 488 272 320 504 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 408 536 584 424 "Clk_10" "" } { 408 744 792 424 "Clk_10" "" } { 784 792 848 800 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10~input 2 COMB IOIBUF_X0_Y16_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N8; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 8 16 184 24 "Clk_10" "" } { 1208 8 80 1224 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1424 1496 1568 1440 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1232 712 768 1248 "Clk_10" "" } { 1232 936 978 1248 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1352 624 688 1368 "Clk_10" "" } { 1360 152 208 1376 "Clk_10" "" } { 1360 384 432 1376 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 808 2240 2296 824 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 432 1736 1776 448 "Clk_10" "" } { 16 328 392 32 "Clk_10" "" } { 488 8 64 504 "Clk_10" "" } { 488 144 192 504 "Clk_10" "" } { 488 272 320 504 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 408 536 584 424 "Clk_10" "" } { 408 744 792 424 "Clk_10" "" } { 784 792 848 800 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G2 65 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 8 16 184 24 "Clk_10" "" } { 1208 8 80 1224 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1424 1496 1568 1440 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1232 712 768 1248 "Clk_10" "" } { 1232 936 978 1248 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1352 624 688 1368 "Clk_10" "" } { 1360 152 208 1376 "Clk_10" "" } { 1360 384 432 1376 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 808 2240 2296 824 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 432 1736 1776 448 "Clk_10" "" } { 16 328 392 32 "Clk_10" "" } { 488 8 64 504 "Clk_10" "" } { 488 144 192 504 "Clk_10" "" } { 488 272 320 504 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 408 536 584 424 "Clk_10" "" } { 408 744 792 424 "Clk_10" "" } { 784 792 848 800 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.613 ns) 2.839 ns lpm_compare3:inst12\|lpm_compare:lpm_compare_component\|cmpr_qji:auto_generated\|output_dffe0a\[0\] 4 REG FF_X37_Y8_N25 1 " "Info: 4: + IC(1.148 ns) + CELL(0.613 ns) = 2.839 ns; Loc. = FF_X37_Y8_N25; Fanout = 1; REG Node = 'lpm_compare3:inst12\|lpm_compare:lpm_compare_component\|cmpr_qji:auto_generated\|output_dffe0a\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.761 ns" { Clk_10~inputclkctrl lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] } "NODE_NAME" } } { "db/cmpr_qji.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cmpr_qji.tdf" 30 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.43 % ) " "Info: Total cell delay = 1.517 ns ( 53.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.322 ns ( 46.57 % ) " "Info: Total interconnect delay = 1.322 ns ( 46.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10 source 2.833 ns - Longest register " "Info: - Longest clock path from clock \"Clk_10\" to source register is 2.833 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10 1 CLK PIN_F1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F1; Fanout = 1; CLK Node = 'Clk_10'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 8 16 184 24 "Clk_10" "" } { 1208 8 80 1224 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1424 1496 1568 1440 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1232 712 768 1248 "Clk_10" "" } { 1232 936 978 1248 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1352 624 688 1368 "Clk_10" "" } { 1360 152 208 1376 "Clk_10" "" } { 1360 384 432 1376 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 808 2240 2296 824 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 432 1736 1776 448 "Clk_10" "" } { 16 328 392 32 "Clk_10" "" } { 488 8 64 504 "Clk_10" "" } { 488 144 192 504 "Clk_10" "" } { 488 272 320 504 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 408 536 584 424 "Clk_10" "" } { 408 744 792 424 "Clk_10" "" } { 784 792 848 800 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10~input 2 COMB IOIBUF_X0_Y16_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N8; Fanout = 1; COMB Node = 'Clk_10~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10 Clk_10~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 8 16 184 24 "Clk_10" "" } { 1208 8 80 1224 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1424 1496 1568 1440 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1232 712 768 1248 "Clk_10" "" } { 1232 936 978 1248 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1352 624 688 1368 "Clk_10" "" } { 1360 152 208 1376 "Clk_10" "" } { 1360 384 432 1376 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 808 2240 2296 824 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 432 1736 1776 448 "Clk_10" "" } { 16 328 392 32 "Clk_10" "" } { 488 8 64 504 "Clk_10" "" } { 488 144 192 504 "Clk_10" "" } { 488 272 320 504 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 408 536 584 424 "Clk_10" "" } { 408 744 792 424 "Clk_10" "" } { 784 792 848 800 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10~inputclkctrl 3 COMB CLKCTRL_G2 65 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G2; Fanout = 65; COMB Node = 'Clk_10~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10~input Clk_10~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 8 16 184 24 "Clk_10" "" } { 1208 8 80 1224 "Clk_10" "" } { 1160 1736 1792 1176 "Clk_10" "" } { 1424 1496 1568 1440 "Clk_10" "" } { 1240 1544 1592 1256 "Clk_10" "" } { 1240 1672 1720 1256 "Clk_10" "" } { 1240 1264 1312 1256 "Clk_10" "" } { 1240 1408 1464 1256 "Clk_10" "" } { 1232 712 768 1248 "Clk_10" "" } { 1232 936 978 1248 "Clk_10" "" } { 1384 1176 1216 1400 "Clk_10" "" } { 1384 968 1016 1400 "Clk_10" "" } { 1352 624 688 1368 "Clk_10" "" } { 1360 152 208 1376 "Clk_10" "" } { 1360 384 432 1376 "Clk_10" "" } { 1360 1904 1960 1376 "Clk_10" "" } { 32 2160 2216 48 "Clk_10" "" } { 160 2160 2216 176 "Clk_10" "" } { 288 2160 2216 304 "Clk_10" "" } { 416 2160 2216 432 "Clk_10" "" } { 544 2160 2216 560 "Clk_10" "" } { 672 2160 2216 688 "Clk_10" "" } { 32 2368 2416 48 "Clk_10" "" } { 288 2368 2416 304 "Clk_10" "" } { 544 2384 2432 560 "Clk_10" "" } { 808 2240 2296 824 "Clk_10" "" } { 992 2032 2088 1008 "Clk_10" "" } { 32 1584 1640 48 "Clk_10" "" } { 32 1392 1440 48 "Clk_10" "" } { 160 1384 1432 176 "Clk_10" "" } { 288 1384 1432 304 "Clk_10" "" } { 440 1376 1424 456 "Clk_10" "" } { 568 1376 1424 584 "Clk_10" "" } { 160 1600 1648 176 "Clk_10" "" } { 432 1736 1776 448 "Clk_10" "" } { 16 328 392 32 "Clk_10" "" } { 488 8 64 504 "Clk_10" "" } { 488 144 192 504 "Clk_10" "" } { 488 272 320 504 "Clk_10" "" } { 848 120 176 864 "Clk_10" "" } { 408 536 584 424 "Clk_10" "" } { 408 744 792 424 "Clk_10" "" } { 784 792 848 800 "Clk_10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.142 ns) + CELL(0.613 ns) 2.833 ns lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_9bj:auto_generated\|counter_reg_bit\[2\] 4 REG FF_X39_Y9_N11 13 " "Info: 4: + IC(1.142 ns) + CELL(0.613 ns) = 2.833 ns; Loc. = FF_X39_Y9_N11; Fanout = 13; REG Node = 'lpm_counter4:inst1\|lpm_counter:lpm_counter_component\|cntr_9bj:auto_generated\|counter_reg_bit\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { Clk_10~inputclkctrl lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "db/cntr_9bj.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_9bj.tdf" 99 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.55 % ) " "Info: Total cell delay = 1.517 ns ( 53.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.316 ns ( 46.45 % ) " "Info: Total interconnect delay = 1.316 ns ( 46.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.000ns 0.174ns 1.142ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.000ns 0.174ns 1.142ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "db/cntr_9bj.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_9bj.tdf" 99 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "db/cmpr_qji.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cmpr_qji.tdf" 30 15 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.929 ns" { lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2] lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0]~0 lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0]~1 lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0] lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.929 ns" { lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2] {} lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0]~0 {} lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0]~1 {} lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe_d_wire0w[0] {} lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] {} } { 0.000ns 1.177ns 0.271ns 0.235ns 0.000ns } { 0.000ns 0.437ns 0.418ns 0.287ns 0.104ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.839 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.839 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] {} } { 0.000ns 0.000ns 0.174ns 1.148ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.833 ns" { Clk_10 Clk_10~input Clk_10~inputclkctrl lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.833 ns" { Clk_10 {} Clk_10~input {} Clk_10~inputclkctrl {} lpm_counter4:inst1|lpm_counter:lpm_counter_component|cntr_9bj:auto_generated|counter_reg_bit[2] {} } { 0.000ns 0.000ns 0.174ns 1.142ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { lpm_compare3:inst12|lpm_compare:lpm_compare_component|cmpr_qji:auto_generated|output_dffe0a[0] {} } {  } {  } "" } } { "db/cmpr_qji.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cmpr_qji.tdf" 30 15 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Wr_n " "Info: No valid register-to-register data paths exist for clock \"Wr_n\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk_10K register register lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_reg_bit\[0\] inst123 250.0 MHz Internal " "Info: Clock \"Clk_10K\" Internal fmax is restricted to 250.0 MHz between source register \"lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_reg_bit\[0\]\" and destination register \"inst123\"" { { "Info" "ITDB_CLOCK_RATE" "clock 4.0 ns " "Info: fmax restricted to clock pin edge rate 4.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.693 ns + Longest register register " "Info: + Longest register to register delay is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_reg_bit\[0\] 1 REG FF_X35_Y8_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = FF_X35_Y8_N3; Fanout = 2; REG Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 101 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.509 ns) 0.875 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X35_Y8_N2 2 " "Info: 2: + IC(0.366 ns) + CELL(0.509 ns) = 0.875 ns; Loc. = LCCOMB_X35_Y8_N2; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 0.941 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X35_Y8_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.066 ns) = 0.941 ns; Loc. = LCCOMB_X35_Y8_N4; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita0~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.007 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X35_Y8_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.066 ns) = 1.007 ns; Loc. = LCCOMB_X35_Y8_N6; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita1~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.073 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X35_Y8_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.066 ns) = 1.073 ns; Loc. = LCCOMB_X35_Y8_N8; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita2~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.139 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X35_Y8_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.066 ns) = 1.139 ns; Loc. = LCCOMB_X35_Y8_N10; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita3~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.205 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X35_Y8_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.066 ns) = 1.205 ns; Loc. = LCCOMB_X35_Y8_N12; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita4~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.271 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X35_Y8_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.066 ns) = 1.271 ns; Loc. = LCCOMB_X35_Y8_N14; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita5~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.337 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X35_Y8_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.066 ns) = 1.337 ns; Loc. = LCCOMB_X35_Y8_N16; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita6~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.403 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita8~COUT 10 COMB LCCOMB_X35_Y8_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.066 ns) = 1.403 ns; Loc. = LCCOMB_X35_Y8_N18; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita8~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita7~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita8~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.469 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita9~COUT 11 COMB LCCOMB_X35_Y8_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.066 ns) = 1.469 ns; Loc. = LCCOMB_X35_Y8_N20; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita9~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita8~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita9~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.535 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita10~COUT 12 COMB LCCOMB_X35_Y8_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.066 ns) = 1.535 ns; Loc. = LCCOMB_X35_Y8_N22; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita10~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita9~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita10~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 86 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.601 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita11~COUT 13 COMB LCCOMB_X35_Y8_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.066 ns) = 1.601 ns; Loc. = LCCOMB_X35_Y8_N24; Fanout = 2; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita11~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita10~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita11~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 91 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.066 ns) 1.667 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita12~COUT 14 COMB LCCOMB_X35_Y8_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.066 ns) = 1.667 ns; Loc. = LCCOMB_X35_Y8_N26; Fanout = 1; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita12~COUT'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.066 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita11~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~COUT } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.536 ns) 2.203 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita12~0 15 COMB LCCOMB_X35_Y8_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.536 ns) = 2.203 ns; Loc. = LCCOMB_X35_Y8_N28; Fanout = 1; COMB Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_comb_bita12~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.536 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~0 } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 96 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.231 ns) + CELL(0.155 ns) 2.589 ns inst123~0 16 COMB LCCOMB_X35_Y8_N0 1 " "Info: 16: + IC(0.231 ns) + CELL(0.155 ns) = 2.589 ns; Loc. = LCCOMB_X35_Y8_N0; Fanout = 1; COMB Node = 'inst123~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.386 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~0 inst123~0 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 208 984 1048 288 "inst123" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 2.693 ns inst123 17 REG FF_X35_Y8_N1 3 " "Info: 17: + IC(0.000 ns) + CELL(0.104 ns) = 2.693 ns; Loc. = FF_X35_Y8_N1; Fanout = 3; REG Node = 'inst123'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { inst123~0 inst123 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 208 984 1048 288 "inst123" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.096 ns ( 77.83 % ) " "Info: Total cell delay = 2.096 ns ( 77.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.597 ns ( 22.17 % ) " "Info: Total interconnect delay = 0.597 ns ( 22.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita0~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita1~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita2~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita3~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita4~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita5~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita6~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita7~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita8~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita9~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita10~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita11~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~0 inst123~0 inst123 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita0~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita1~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita2~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita3~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita4~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita5~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita6~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita7~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita8~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita9~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita10~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita11~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~0 {} inst123~0 {} inst123 {} } { 0.000ns 0.366ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.231ns 0.000ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.155ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10K destination 2.823 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_10K\" to destination register is 2.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10K 1 CLK PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N1; Fanout = 1; CLK Node = 'Clk_10K'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10K } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10K~input 2 COMB IOIBUF_X0_Y16_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 1; COMB Node = 'Clk_10K~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10K Clk_10K~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10K~inputclkctrl 3 COMB CLKCTRL_G0 14 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'Clk_10K~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10K~input Clk_10K~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.613 ns) 2.823 ns inst123 4 REG FF_X35_Y8_N1 3 " "Info: 4: + IC(1.132 ns) + CELL(0.613 ns) = 2.823 ns; Loc. = FF_X35_Y8_N1; Fanout = 3; REG Node = 'inst123'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { Clk_10K~inputclkctrl inst123 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 208 984 1048 288 "inst123" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.74 % ) " "Info: Total cell delay = 1.517 ns ( 53.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.306 ns ( 46.26 % ) " "Info: Total interconnect delay = 1.306 ns ( 46.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl inst123 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} inst123 {} } { 0.000ns 0.000ns 0.174ns 1.132ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_10K source 2.823 ns - Longest register " "Info: - Longest clock path from clock \"Clk_10K\" to source register is 2.823 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_10K 1 CLK PIN_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N1; Fanout = 1; CLK Node = 'Clk_10K'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_10K } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_10K~input 2 COMB IOIBUF_X0_Y16_N22 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N22; Fanout = 1; COMB Node = 'Clk_10K~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_10K Clk_10K~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_10K~inputclkctrl 3 COMB CLKCTRL_G0 14 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G0; Fanout = 14; COMB Node = 'Clk_10K~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_10K~input Clk_10K~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 584 0 168 600 "Clk_10K" "" } { 320 728 784 336 "Clk_10K" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.613 ns) 2.823 ns lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_reg_bit\[0\] 4 REG FF_X35_Y8_N3 2 " "Info: 4: + IC(1.132 ns) + CELL(0.613 ns) = 2.823 ns; Loc. = FF_X35_Y8_N3; Fanout = 2; REG Node = 'lpm_counter34:inst121\|lpm_counter:lpm_counter_component\|cntr_3nl:auto_generated\|counter_reg_bit\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { Clk_10K~inputclkctrl lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 101 17 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.74 % ) " "Info: Total cell delay = 1.517 ns ( 53.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.306 ns ( 46.26 % ) " "Info: Total interconnect delay = 1.306 ns ( 46.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.132ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl inst123 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} inst123 {} } { 0.000ns 0.000ns 0.174ns 1.132ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.132ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.232 ns + " "Info: + Micro clock to output delay of source is 0.232 ns" {  } { { "db/cntr_3nl.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/cntr_3nl.tdf" 101 17 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 208 984 1048 288 "inst123" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.693 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita0~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita1~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita2~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita3~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita4~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita5~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita6~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita7~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita8~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita9~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita10~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita11~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~COUT lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~0 inst123~0 inst123 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.693 ns" { lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita0~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita1~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita2~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita3~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita4~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita5~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita6~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita7~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita8~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita9~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita10~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita11~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~COUT {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_comb_bita12~0 {} inst123~0 {} inst123 {} } { 0.000ns 0.366ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.231ns 0.000ns } { 0.000ns 0.509ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.066ns 0.536ns 0.155ns 0.104ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl inst123 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} inst123 {} } { 0.000ns 0.000ns 0.174ns 1.132ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.823 ns" { Clk_10K Clk_10K~input Clk_10K~inputclkctrl lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.823 ns" { Clk_10K {} Clk_10K~input {} Clk_10K~inputclkctrl {} lpm_counter34:inst121|lpm_counter:lpm_counter_component|cntr_3nl:auto_generated|counter_reg_bit[0] {} } { 0.000ns 0.000ns 0.174ns 1.132ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst123 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { inst123 {} } {  } {  } "" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 208 984 1048 288 "inst123" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[6\] Addr\[3\] Wr_n 5.035 ns register " "Info: tsu for register \"lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[6\]\" (data pin = \"Addr\[3\]\", clock pin = \"Wr_n\") is 5.035 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.888 ns + Longest pin register " "Info: + Longest pin to register delay is 7.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Addr\[3\] 1 PIN PIN_U18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_U18; Fanout = 1; PIN Node = 'Addr\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Addr[3] } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 272 16 184 288 "Addr\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.893 ns) 0.893 ns Addr\[3\]~input 2 COMB IOIBUF_X49_Y0_N8 9 " "Info: 2: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = IOIBUF_X49_Y0_N8; Fanout = 9; COMB Node = 'Addr\[3\]~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { Addr[3] Addr[3]~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 272 16 184 288 "Addr\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.049 ns) + CELL(0.285 ns) 5.227 ns lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode59w\[3\]~2 3 COMB LCCOMB_X39_Y7_N10 6 " "Info: 3: + IC(4.049 ns) + CELL(0.285 ns) = 5.227 ns; Loc. = LCCOMB_X39_Y7_N10; Fanout = 6; COMB Node = 'lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode59w\[3\]~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.334 ns" { Addr[3]~input lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode59w[3]~2 } "NODE_NAME" } } { "db/decode_svf.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/decode_svf.tdf" 47 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.351 ns) + CELL(0.424 ns) 6.002 ns lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode59w\[3\]~3 4 COMB LCCOMB_X39_Y7_N26 13 " "Info: 4: + IC(0.351 ns) + CELL(0.424 ns) = 6.002 ns; Loc. = LCCOMB_X39_Y7_N26; Fanout = 13; COMB Node = 'lpm_decode0:inst16\|lpm_decode:lpm_decode_component\|decode_svf:auto_generated\|w_anode59w\[3\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.775 ns" { lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode59w[3]~2 lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode59w[3]~3 } "NODE_NAME" } } { "db/decode_svf.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/decode_svf.tdf" 47 12 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.708 ns) 7.888 ns lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[6\] 5 REG FF_X37_Y9_N9 1 " "Info: 5: + IC(1.178 ns) + CELL(0.708 ns) = 7.888 ns; Loc. = FF_X37_Y9_N9; Fanout = 1; REG Node = 'lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.886 ns" { lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode59w[3]~3 lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.310 ns ( 29.28 % ) " "Info: Total cell delay = 2.310 ns ( 29.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.578 ns ( 70.72 % ) " "Info: Total interconnect delay = 5.578 ns ( 70.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.888 ns" { Addr[3] Addr[3]~input lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode59w[3]~2 lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode59w[3]~3 lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.888 ns" { Addr[3] {} Addr[3]~input {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode59w[3]~2 {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode59w[3]~3 {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.049ns 0.351ns 1.178ns } { 0.000ns 0.893ns 0.285ns 0.424ns 0.708ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.018 ns + " "Info: + Micro setup delay of destination is -0.018 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Wr_n destination 2.835 ns - Shortest register " "Info: - Shortest clock path from clock \"Wr_n\" to destination register is 2.835 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wr_n 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Wr_n'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 176 16 184 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { 8 712 784 24 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Wr_n~input 2 COMB IOIBUF_X0_Y16_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 2; COMB Node = 'Wr_n~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Wr_n Wr_n~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 176 16 184 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { 8 712 784 24 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Wr_n~inputclkctrl 3 COMB CLKCTRL_G4 156 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G4; Fanout = 156; COMB Node = 'Wr_n~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Wr_n~input Wr_n~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 176 16 184 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { 8 712 784 24 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.144 ns) + CELL(0.613 ns) 2.835 ns lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[6\] 4 REG FF_X37_Y9_N9 1 " "Info: 4: + IC(1.144 ns) + CELL(0.613 ns) = 2.835 ns; Loc. = FF_X37_Y9_N9; Fanout = 1; REG Node = 'lpm_dff4:inst24\|lpm_ff:lpm_ff_component\|dffs\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { Wr_n~inputclkctrl lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.51 % ) " "Info: Total cell delay = 1.517 ns ( 53.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.318 ns ( 46.49 % ) " "Info: Total interconnect delay = 1.318 ns ( 46.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.174ns 1.144ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.888 ns" { Addr[3] Addr[3]~input lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode59w[3]~2 lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode59w[3]~3 lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.888 ns" { Addr[3] {} Addr[3]~input {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode59w[3]~2 {} lpm_decode0:inst16|lpm_decode:lpm_decode_component|decode_svf:auto_generated|w_anode59w[3]~3 {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 4.049ns 0.351ns 1.178ns } { 0.000ns 0.893ns 0.285ns 0.424ns 0.708ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.835 ns" { Wr_n Wr_n~input Wr_n~inputclkctrl lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.835 ns" { Wr_n {} Wr_n~input {} Wr_n~inputclkctrl {} lpm_dff4:inst24|lpm_ff:lpm_ff_component|dffs[6] {} } { 0.000ns 0.000ns 0.174ns 1.144ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_100 Act_Bin_line_End lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a2~porta_re_reg 13.950 ns memory " "Info: tco from clock \"Clk_100\" to destination pin \"Act_Bin_line_End\" through memory \"lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a2~porta_re_reg\" is 13.950 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 source 3.224 ns + Longest memory " "Info: + Longest clock path from clock \"Clk_100\" to source memory is 3.224 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_100~input 2 COMB IOIBUF_X0_Y16_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N15; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G3 38 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.147 ns) + CELL(0.999 ns) 3.224 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a2~porta_re_reg 4 MEM M9K_X33_Y1_N0 1 " "Info: 4: + IC(1.147 ns) + CELL(0.999 ns) = 3.224 ns; Loc. = M9K_X33_Y1_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a2~porta_re_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.146 ns" { Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a2~porta_re_reg } "NODE_NAME" } } { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.903 ns ( 59.03 % ) " "Info: Total cell delay = 1.903 ns ( 59.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.321 ns ( 40.97 % ) " "Info: Total interconnect delay = 1.321 ns ( 40.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.224 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a2~porta_re_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.224 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a2~porta_re_reg {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.999ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.263 ns + " "Info: + Micro clock to output delay of source is 0.263 ns" {  } { { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 81 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.463 ns + Longest memory pin " "Info: + Longest memory to pin delay is 10.463 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a2~porta_re_reg 1 MEM M9K_X33_Y1_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M9K_X33_Y1_N0; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|ram_block1a2~porta_re_reg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a2~porta_re_reg } "NODE_NAME" } } { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 81 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.849 ns) 2.849 ns lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|q_a\[2\] 2 MEM M9K_X33_Y1_N0 3 " "Info: 2: + IC(0.000 ns) + CELL(2.849 ns) = 2.849 ns; Loc. = M9K_X33_Y1_N0; Fanout = 3; MEM Node = 'lpm_ram_dq0:inst53\|altsyncram:altsyncram_component\|altsyncram_52h1:auto_generated\|q_a\[2\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a2~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[2] } "NODE_NAME" } } { "db/altsyncram_52h1.tdf" "" { Text "C:/altera/90/qdesigns/Main_06_06_N/db/altsyncram_52h1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.425 ns) 4.985 ns inst68 3 COMB LCCOMB_X35_Y6_N16 2 " "Info: 3: + IC(1.711 ns) + CELL(0.425 ns) = 4.985 ns; Loc. = LCCOMB_X35_Y6_N16; Fanout = 2; COMB Node = 'inst68'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.136 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[2] inst68 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 720 2448 2496 752 "inst68" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.285 ns) 5.667 ns inst118 4 COMB LCCOMB_X35_Y6_N30 2 " "Info: 4: + IC(0.397 ns) + CELL(0.285 ns) = 5.667 ns; Loc. = LCCOMB_X35_Y6_N30; Fanout = 2; COMB Node = 'inst118'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { inst68 inst118 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 648 176 240 696 "inst118" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.627 ns) + CELL(2.169 ns) 10.463 ns Act_Bin_line_End~output 5 COMB IOOBUF_X34_Y34_N9 1 " "Info: 5: + IC(2.627 ns) + CELL(2.169 ns) = 10.463 ns; Loc. = IOOBUF_X34_Y34_N9; Fanout = 1; COMB Node = 'Act_Bin_line_End~output'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { inst118 Act_Bin_line_End~output } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1448 2168 2347 1464 "Act_Bin_line_End" "" } { 656 240 353 672 "Act_Bin_line_End" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 10.463 ns Act_Bin_line_End 6 PIN PIN_A14 0 " "Info: 6: + IC(0.000 ns) + CELL(0.000 ns) = 10.463 ns; Loc. = PIN_A14; Fanout = 0; PIN Node = 'Act_Bin_line_End'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.000 ns" { Act_Bin_line_End~output Act_Bin_line_End } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1448 2168 2347 1464 "Act_Bin_line_End" "" } { 656 240 353 672 "Act_Bin_line_End" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.728 ns ( 54.75 % ) " "Info: Total cell delay = 5.728 ns ( 54.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.735 ns ( 45.25 % ) " "Info: Total interconnect delay = 4.735 ns ( 45.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.463 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a2~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[2] inst68 inst118 Act_Bin_line_End~output Act_Bin_line_End } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.463 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a2~porta_re_reg {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[2] {} inst68 {} inst118 {} Act_Bin_line_End~output {} Act_Bin_line_End {} } { 0.000ns 0.000ns 1.711ns 0.397ns 2.627ns 0.000ns } { 0.000ns 2.849ns 0.425ns 0.285ns 2.169ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.224 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a2~porta_re_reg } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.224 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a2~porta_re_reg {} } { 0.000ns 0.000ns 0.174ns 1.147ns } { 0.000ns 0.904ns 0.000ns 0.999ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.463 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a2~porta_re_reg lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[2] inst68 inst118 Act_Bin_line_End~output Act_Bin_line_End } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.463 ns" { lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|ram_block1a2~porta_re_reg {} lpm_ram_dq0:inst53|altsyncram:altsyncram_component|altsyncram_52h1:auto_generated|q_a[2] {} inst68 {} inst118 {} Act_Bin_line_End~output {} Act_Bin_line_End {} } { 0.000ns 0.000ns 1.711ns 0.397ns 2.627ns 0.000ns } { 0.000ns 2.849ns 0.425ns 0.285ns 2.169ns 0.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst46 Wr_n Clk_100 0.009 ns register " "Info: th for register \"inst46\" (data pin = \"Wr_n\", clock pin = \"Clk_100\") is 0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_100 destination 2.834 ns + Longest register " "Info: + Longest clock path from clock \"Clk_100\" to destination register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Clk_100 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'Clk_100'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_100 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Clk_100~input 2 COMB IOIBUF_X0_Y16_N15 1 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N15; Fanout = 1; COMB Node = 'Clk_100~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Clk_100 Clk_100~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.174 ns) + CELL(0.000 ns) 1.078 ns Clk_100~inputclkctrl 3 COMB CLKCTRL_G3 38 " "Info: 3: + IC(0.174 ns) + CELL(0.000 ns) = 1.078 ns; Loc. = CLKCTRL_G3; Fanout = 38; COMB Node = 'Clk_100~inputclkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Clk_100~input Clk_100~inputclkctrl } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 1088 0 168 1104 "Clk_100" "" } { 920 456 504 936 "Clk_100" "" } { 920 664 712 936 "Clk_100" "" } { 976 1000 1048 992 "Clk_100" "" } { 1048 552 600 1064 "Clk_100" "" } { 1176 544 592 1192 "Clk_100" "" } { 1176 312 368 1192 "Clk_100" "" } { 704 1432 1504 720 "Clk_100" "" } { 840 1576 1624 856 "Clk_100" "" } { 840 1344 1400 856 "Clk_100" "" } { 696 1120 1176 712 "Clk_100" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.143 ns) + CELL(0.613 ns) 2.834 ns inst46 4 REG FF_X31_Y6_N29 3 " "Info: 4: + IC(1.143 ns) + CELL(0.613 ns) = 2.834 ns; Loc. = FF_X31_Y6_N29; Fanout = 3; REG Node = 'inst46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.756 ns" { Clk_100~inputclkctrl inst46 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 896 504 568 976 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.517 ns ( 53.53 % ) " "Info: Total cell delay = 1.517 ns ( 53.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.317 ns ( 46.47 % ) " "Info: Total interconnect delay = 1.317 ns ( 46.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl inst46 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} inst46 {} } { 0.000ns 0.000ns 0.174ns 1.143ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.186 ns + " "Info: + Micro hold delay of destination is 0.186 ns" {  } { { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 896 504 568 976 "inst46" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.011 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.011 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Wr_n 1 CLK PIN_F2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_F2; Fanout = 1; CLK Node = 'Wr_n'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Wr_n } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 176 16 184 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { 8 712 784 24 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.904 ns) 0.904 ns Wr_n~input 2 COMB IOIBUF_X0_Y16_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(0.904 ns) = 0.904 ns; Loc. = IOIBUF_X0_Y16_N1; Fanout = 2; COMB Node = 'Wr_n~input'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { Wr_n Wr_n~input } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 176 16 184 192 "Wr_n" "" } { 912 296 344 928 "Wr_n" "" } { 8 1896 1968 24 "Wr_n" "" } { 136 1896 1968 152 "Wr_n" "" } { 264 1896 1968 280 "Wr_n" "" } { 392 1896 1968 408 "Wr_n" "" } { 520 1888 1960 536 "Wr_n" "" } { 648 1896 1968 664 "Wr_n" "" } { 544 1104 1176 560 "Wr_n" "" } { 416 1104 1176 432 "Wr_n" "" } { 8 1136 1192 24 "Wr_n" "" } { 264 1112 1184 280 "Wr_n" "" } { 136 1112 1184 152 "Wr_n" "" } { 8 712 784 24 "Wr_n" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(0.155 ns) 2.907 ns inst60 3 COMB LCCOMB_X31_Y6_N28 1 " "Info: 3: + IC(1.848 ns) + CELL(0.155 ns) = 2.907 ns; Loc. = LCCOMB_X31_Y6_N28; Fanout = 1; COMB Node = 'inst60'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { Wr_n~input inst60 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 896 344 408 944 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.104 ns) 3.011 ns inst46 4 REG FF_X31_Y6_N29 3 " "Info: 4: + IC(0.000 ns) + CELL(0.104 ns) = 3.011 ns; Loc. = FF_X31_Y6_N29; Fanout = 3; REG Node = 'inst46'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.104 ns" { inst60 inst46 } "NODE_NAME" } } { "Parallel_Clocks_Generator.bdf" "" { Schematic "C:/altera/90/qdesigns/Main_06_06_N/Parallel_Clocks_Generator.bdf" { { 896 504 568 976 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.163 ns ( 38.63 % ) " "Info: Total cell delay = 1.163 ns ( 38.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.848 ns ( 61.37 % ) " "Info: Total interconnect delay = 1.848 ns ( 61.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { Wr_n Wr_n~input inst60 inst46 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { Wr_n {} Wr_n~input {} inst60 {} inst46 {} } { 0.000ns 0.000ns 1.848ns 0.000ns } { 0.000ns 0.904ns 0.155ns 0.104ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { Clk_100 Clk_100~input Clk_100~inputclkctrl inst46 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { Clk_100 {} Clk_100~input {} Clk_100~inputclkctrl {} inst46 {} } { 0.000ns 0.000ns 0.174ns 1.143ns } { 0.000ns 0.904ns 0.000ns 0.613ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.011 ns" { Wr_n Wr_n~input inst60 inst46 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.011 ns" { Wr_n {} Wr_n~input {} inst60 {} inst46 {} } { 0.000ns 0.000ns 1.848ns 0.000ns } { 0.000ns 0.904ns 0.155ns 0.104ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 16:21:27 2009 " "Info: Processing ended: Sat Jun 06 16:21:27 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
