From 4fa61685f18a8d41783ded3af908aeccdab607ae Mon Sep 17 00:00:00 2001
From: Bin Yang <bin.yang@intel.com>
Date: Wed, 24 Feb 2016 15:48:32 +0800
Subject: [PATCH 2/4] add board_sf_3gx in mhw_drv_inc and mhw_drv_src

Change-Id: I58ac441d7585915639a9bca51a298a36462964b9
Signed-off-by: Bin Yang <bin.yang@intel.com>
---
 .../src/board_sf_3gx/pcl_gti_cust_internal_cfg.h   | 1062 +++++++++++
 .../pcl/src/board_sf_3gx/pcl_hal_cfg.h             | 2004 ++++++++++++++++++++
 2 files changed, 3066 insertions(+)
 create mode 100644 mhw_drv_src/core_drivers/pcl/src/board_sf_3gx/pcl_gti_cust_internal_cfg.h
 create mode 100644 mhw_drv_src/core_drivers/pcl/src/board_sf_3gx/pcl_hal_cfg.h

diff --git a/mhw_drv_src/core_drivers/pcl/src/board_sf_3gx/pcl_gti_cust_internal_cfg.h b/mhw_drv_src/core_drivers/pcl/src/board_sf_3gx/pcl_gti_cust_internal_cfg.h
new file mode 100644
index 0000000..38ec4b0
--- /dev/null
+++ b/mhw_drv_src/core_drivers/pcl/src/board_sf_3gx/pcl_gti_cust_internal_cfg.h
@@ -0,0 +1,1062 @@
+/* ----------------------------------------------------------------------
+ * Copyright (C) 2007 - 2008 Infineon Technologies AG.                   
+ * All rights reserved.                                                  
+ * ----------------------------------------------------------------------
+ * This document contains proprietary information belonging to Infineon  
+ * Technologies AG. Passing on and copying of this document, use and     
+ * communication of its contents is not permitted without prior written  
+ * authorization.                                                        
+ *                                                                       
+ * Revision Information:                                                 
+ *    File name:                                                         
+ *    Version:                                                           
+ *    Date:                                                              
+ * ----------------------------------------------------------------------
+ */                                                                      
+
+/*
+ * ----------------------------------------------------------------------
+ *  This file is automatically generated from the portlist (EXCEL-file). 
+ *                          Do NOT edit!!!
+ * ----------------------------------------------------------------------
+ */
+
+
+#if !defined(_PCL_GTI_CUST_INTERNAL_CFG_H)
+#define _PCL_GTI_CUST_INTERNAL_CFG_H
+
+
+/* file generated: Tue Mar 24 11:16:57 2015 
+ * arguments used: xgold.csv agold.csv pcl_extract_new.init
+ */
+
+#if PCL_GENERATION_TIME_STAMP != 1427167017
+# error pcl_gti_cust_internal_cfg.h does not match pcl_driverif_cfg.h - different generation time
+#endif
+
+#ifndef DOXYGEN_SKIP
+
+#include <gti.h> 
+#include <pcl_driverif.h>
+
+#define PCL_SYMBOLIC_ALIAS_NAMES 141 
+#define PCL_NOF_SYMBOLIC_PAD_NAMES 531 
+
+/**
+   PAD identifiers from text to symbolic id convertion table 
+*/
+static const gti_sint_const_table_type s__pcl_gti_pad_ids[] = 
+{ 
+  {"$PCL_SYMBOLIC_PAD_NAMES", PCL_NOF_SYMBOLIC_PAD_NAMES}, /* enum name, number of elements */ 
+
+  {"PCL_PAD_3G_PA_DCDC_EN", PCL_PAD_3G_PA_DCDC_EN},
+  {"PCL_PAD_ALERT_N", PCL_PAD_ALERT_N},
+  {"PCL_PAD_AUDIO_SYNC_OUT_AGOLD", PCL_PAD_AUDIO_SYNC_OUT_AGOLD},
+  {"PCL_PAD_BT_EXT_RESET_N_AGOLD", PCL_PAD_BT_EXT_RESET_N_AGOLD},
+  {"PCL_PAD_BT_FWDBG_TXD_AGOLD", PCL_PAD_BT_FWDBG_TXD_AGOLD},
+  {"PCL_PAD_BT_GPO0_AGOLD", PCL_PAD_BT_GPO0_AGOLD},
+  {"PCL_PAD_BT_GPO1_AGOLD", PCL_PAD_BT_GPO1_AGOLD},
+  {"PCL_PAD_BT_GPO2_AGOLD", PCL_PAD_BT_GPO2_AGOLD},
+  {"PCL_PAD_BT_PCM_CLK_AGOLD", PCL_PAD_BT_PCM_CLK_AGOLD},
+  {"PCL_PAD_BT_PCM_FR_AGOLD", PCL_PAD_BT_PCM_FR_AGOLD},
+  {"PCL_PAD_BT_PCM_IN_AGOLD", PCL_PAD_BT_PCM_IN_AGOLD},
+  {"PCL_PAD_BT_PCM_OUT_AGOLD", PCL_PAD_BT_PCM_OUT_AGOLD},
+  {"PCL_PAD_BT_RF_ANA_0_AGOLD", PCL_PAD_BT_RF_ANA_0_AGOLD},
+  {"PCL_PAD_BT_RF_ANA_1_AGOLD", PCL_PAD_BT_RF_ANA_1_AGOLD},
+  {"PCL_PAD_BT_RF_ANA_2_AGOLD", PCL_PAD_BT_RF_ANA_2_AGOLD},
+  {"PCL_PAD_BT_RF_ANA_3_AGOLD", PCL_PAD_BT_RF_ANA_3_AGOLD},
+  {"PCL_PAD_BT_TST_IF3_AGOLD", PCL_PAD_BT_TST_IF3_AGOLD},
+  {"PCL_PAD_BT_TST_IF4_AGOLD", PCL_PAD_BT_TST_IF4_AGOLD},
+  {"PCL_PAD_BT_TST_IF5_AGOLD", PCL_PAD_BT_TST_IF5_AGOLD},
+  {"PCL_PAD_BT_UART_CTS_AGOLD", PCL_PAD_BT_UART_CTS_AGOLD},
+  {"PCL_PAD_BT_UART_RTS_AGOLD", PCL_PAD_BT_UART_RTS_AGOLD},
+  {"PCL_PAD_BT_UART_RXD_AGOLD", PCL_PAD_BT_UART_RXD_AGOLD},
+  {"PCL_PAD_BT_UART_TXD_AGOLD", PCL_PAD_BT_UART_TXD_AGOLD},
+  {"PCL_PAD_BT_WAKEUP_HOST_AGOLD", PCL_PAD_BT_WAKEUP_HOST_AGOLD},
+  {"PCL_PAD_BT_WLAN_ACTIVE_AGOLD", PCL_PAD_BT_WLAN_ACTIVE_AGOLD},
+  {"PCL_PAD_CABC_AGOLD", PCL_PAD_CABC_AGOLD},
+  {"PCL_PAD_CC1_CLK", PCL_PAD_CC1_CLK},
+  {"PCL_PAD_CC1_IN", PCL_PAD_CC1_IN},
+  {"PCL_PAD_CC1_IO", PCL_PAD_CC1_IO},
+  {"PCL_PAD_CC1_RST", PCL_PAD_CC1_RST},
+  {"PCL_PAD_CC2_CLK", PCL_PAD_CC2_CLK},
+  {"PCL_PAD_CC2_IN", PCL_PAD_CC2_IN},
+  {"PCL_PAD_CC2_IO", PCL_PAD_CC2_IO},
+  {"PCL_PAD_CC2_RST", PCL_PAD_CC2_RST},
+  {"PCL_PAD_CHGRESET_AGOLD", PCL_PAD_CHGRESET_AGOLD},
+  {"PCL_PAD_CIF_FL_TRIG_OUT", PCL_PAD_CIF_FL_TRIG_OUT},
+  {"PCL_PAD_CLK", PCL_PAD_CLK},
+  {"PCL_PAD_CLKOUT2", PCL_PAD_CLKOUT2},
+  {"PCL_PAD_CMP_I2C_INT", PCL_PAD_CMP_I2C_INT},
+  {"PCL_PAD_CODEC_INT_n", PCL_PAD_CODEC_INT_n},
+  {"PCL_PAD_DAP0_AGOLD", PCL_PAD_DAP0_AGOLD},
+  {"PCL_PAD_DAP1_AGOLD", PCL_PAD_DAP1_AGOLD},
+  {"PCL_PAD_DIF_D0", PCL_PAD_DIF_D0},
+  {"PCL_PAD_DIF_D1", PCL_PAD_DIF_D1},
+  {"PCL_PAD_DIF_D10", PCL_PAD_DIF_D10},
+  {"PCL_PAD_DIF_D11", PCL_PAD_DIF_D11},
+  {"PCL_PAD_DIF_D12", PCL_PAD_DIF_D12},
+  {"PCL_PAD_DIF_D13", PCL_PAD_DIF_D13},
+  {"PCL_PAD_DIF_D14", PCL_PAD_DIF_D14},
+  {"PCL_PAD_DIF_D15", PCL_PAD_DIF_D15},
+  {"PCL_PAD_DIF_D16", PCL_PAD_DIF_D16},
+  {"PCL_PAD_DIF_D17", PCL_PAD_DIF_D17},
+  {"PCL_PAD_DIF_D18", PCL_PAD_DIF_D18},
+  {"PCL_PAD_DIF_D19", PCL_PAD_DIF_D19},
+  {"PCL_PAD_DIF_D2", PCL_PAD_DIF_D2},
+  {"PCL_PAD_DIF_D20", PCL_PAD_DIF_D20},
+  {"PCL_PAD_DIF_D21", PCL_PAD_DIF_D21},
+  {"PCL_PAD_DIF_D22", PCL_PAD_DIF_D22},
+  {"PCL_PAD_DIF_D23", PCL_PAD_DIF_D23},
+  {"PCL_PAD_DIF_D3", PCL_PAD_DIF_D3},
+  {"PCL_PAD_DIF_D4", PCL_PAD_DIF_D4},
+  {"PCL_PAD_DIF_D5", PCL_PAD_DIF_D5},
+  {"PCL_PAD_DIF_D6", PCL_PAD_DIF_D6},
+  {"PCL_PAD_DIF_D7", PCL_PAD_DIF_D7},
+  {"PCL_PAD_DIF_D8", PCL_PAD_DIF_D8},
+  {"PCL_PAD_DIF_D9", PCL_PAD_DIF_D9},
+  {"PCL_PAD_DIF_DATA_EN", PCL_PAD_DIF_DATA_EN},
+  {"PCL_PAD_DIF_DCLK", PCL_PAD_DIF_DCLK},
+  {"PCL_PAD_DIF_HSYNC", PCL_PAD_DIF_HSYNC},
+  {"PCL_PAD_DIF_KP_IN7", PCL_PAD_DIF_KP_IN7},
+  {"PCL_PAD_DIF_PWM2", PCL_PAD_DIF_PWM2},
+  {"PCL_PAD_DIF_VSYNC", PCL_PAD_DIF_VSYNC},
+  {"PCL_PAD_DPLL_FP10_AGOLD", PCL_PAD_DPLL_FP10_AGOLD},
+  {"PCL_PAD_DPLL_FP5_AGOLD", PCL_PAD_DPLL_FP5_AGOLD},
+  {"PCL_PAD_DSPIN1", PCL_PAD_DSPIN1},
+  {"PCL_PAD_EINT", PCL_PAD_EINT},
+  {"PCL_PAD_EINT16", PCL_PAD_EINT16},
+  {"PCL_PAD_EINT17", PCL_PAD_EINT17},
+  {"PCL_PAD_EINT18", PCL_PAD_EINT18},
+  {"PCL_PAD_EINT19", PCL_PAD_EINT19},
+  {"PCL_PAD_EINT20", PCL_PAD_EINT20},
+  {"PCL_PAD_EINT21", PCL_PAD_EINT21},
+  {"PCL_PAD_EINT22", PCL_PAD_EINT22},
+  {"PCL_PAD_EINT5", PCL_PAD_EINT5},
+  {"PCL_PAD_EINT6", PCL_PAD_EINT6},
+  {"PCL_PAD_EINT8", PCL_PAD_EINT8},
+  {"PCL_PAD_EINT9", PCL_PAD_EINT9},
+  {"PCL_PAD_EMMC_CLK", PCL_PAD_EMMC_CLK},
+  {"PCL_PAD_EMMC_CMD", PCL_PAD_EMMC_CMD},
+  {"PCL_PAD_EMMC_CMD_OPEN_DRAIN", PCL_PAD_EMMC_CMD_OPEN_DRAIN},
+  {"PCL_PAD_EMMC_DAT0", PCL_PAD_EMMC_DAT0},
+  {"PCL_PAD_EMMC_DAT1", PCL_PAD_EMMC_DAT1},
+  {"PCL_PAD_EMMC_DAT2", PCL_PAD_EMMC_DAT2},
+  {"PCL_PAD_EMMC_DAT3", PCL_PAD_EMMC_DAT3},
+  {"PCL_PAD_EMMC_DAT4", PCL_PAD_EMMC_DAT4},
+  {"PCL_PAD_EMMC_DAT5", PCL_PAD_EMMC_DAT5},
+  {"PCL_PAD_EMMC_DAT6", PCL_PAD_EMMC_DAT6},
+  {"PCL_PAD_EMMC_DAT7", PCL_PAD_EMMC_DAT7},
+  {"PCL_PAD_EMMC_RESET", PCL_PAD_EMMC_RESET},
+  {"PCL_PAD_ETM7_PIPESTAT0", PCL_PAD_ETM7_PIPESTAT0},
+  {"PCL_PAD_ETM7_PIPESTAT1", PCL_PAD_ETM7_PIPESTAT1},
+  {"PCL_PAD_ETM7_PIPESTAT2", PCL_PAD_ETM7_PIPESTAT2},
+  {"PCL_PAD_ETM7_TRACECLK", PCL_PAD_ETM7_TRACECLK},
+  {"PCL_PAD_ETM7_TRACEPKT0", PCL_PAD_ETM7_TRACEPKT0},
+  {"PCL_PAD_ETM7_TRACEPKT1", PCL_PAD_ETM7_TRACEPKT1},
+  {"PCL_PAD_ETM7_TRACEPKT2", PCL_PAD_ETM7_TRACEPKT2},
+  {"PCL_PAD_ETM7_TRACEPKT3", PCL_PAD_ETM7_TRACEPKT3},
+  {"PCL_PAD_ETM7_TRACEPKT4", PCL_PAD_ETM7_TRACEPKT4},
+  {"PCL_PAD_ETM7_TRACEPKT5", PCL_PAD_ETM7_TRACEPKT5},
+  {"PCL_PAD_ETM7_TRACEPKT6", PCL_PAD_ETM7_TRACEPKT6},
+  {"PCL_PAD_ETM7_TRACEPKT7", PCL_PAD_ETM7_TRACEPKT7},
+  {"PCL_PAD_ETM7_TRACESYNC", PCL_PAD_ETM7_TRACESYNC},
+  {"PCL_PAD_EVCO_AGOLD", PCL_PAD_EVCO_AGOLD},
+  {"PCL_PAD_EXT_LNA_CTRL_AGOLD", PCL_PAD_EXT_LNA_CTRL_AGOLD},
+  {"PCL_PAD_FMR_ANA_TO_BUMP_AGOLD", PCL_PAD_FMR_ANA_TO_BUMP_AGOLD},
+  {"PCL_PAD_FSYS2_EN_AGOLD", PCL_PAD_FSYS2_EN_AGOLD},
+  {"PCL_PAD_GNSS_ANA_TEST_IO1_AGOLD", PCL_PAD_GNSS_ANA_TEST_IO1_AGOLD},
+  {"PCL_PAD_GNSS_ANA_TEST_IO2_AGOLD", PCL_PAD_GNSS_ANA_TEST_IO2_AGOLD},
+  {"PCL_PAD_GNSS_DSP_JTAG_TCK_AGOLD", PCL_PAD_GNSS_DSP_JTAG_TCK_AGOLD},
+  {"PCL_PAD_GNSS_DSP_JTAG_TDI_AGOLD", PCL_PAD_GNSS_DSP_JTAG_TDI_AGOLD},
+  {"PCL_PAD_GNSS_DSP_JTAG_TDO_AGOLD", PCL_PAD_GNSS_DSP_JTAG_TDO_AGOLD},
+  {"PCL_PAD_GNSS_DSP_JTAG_TMS_AGOLD", PCL_PAD_GNSS_DSP_JTAG_TMS_AGOLD},
+  {"PCL_PAD_GNSS_EXT_DUTY_CYCLE_AGOLD", PCL_PAD_GNSS_EXT_DUTY_CYCLE_AGOLD},
+  {"PCL_PAD_GNSS_FTA_AGOLD", PCL_PAD_GNSS_FTA_AGOLD},
+  {"PCL_PAD_GNSS_GPIO0_AGOLD", PCL_PAD_GNSS_GPIO0_AGOLD},
+  {"PCL_PAD_GNSS_GPIO10_AGOLD", PCL_PAD_GNSS_GPIO10_AGOLD},
+  {"PCL_PAD_GNSS_GPIO11_AGOLD", PCL_PAD_GNSS_GPIO11_AGOLD},
+  {"PCL_PAD_GNSS_GPIO12_AGOLD", PCL_PAD_GNSS_GPIO12_AGOLD},
+  {"PCL_PAD_GNSS_GPIO13_AGOLD", PCL_PAD_GNSS_GPIO13_AGOLD},
+  {"PCL_PAD_GNSS_GPIO14_AGOLD", PCL_PAD_GNSS_GPIO14_AGOLD},
+  {"PCL_PAD_GNSS_GPIO15_AGOLD", PCL_PAD_GNSS_GPIO15_AGOLD},
+  {"PCL_PAD_GNSS_GPIO16_AGOLD", PCL_PAD_GNSS_GPIO16_AGOLD},
+  {"PCL_PAD_GNSS_GPIO17_AGOLD", PCL_PAD_GNSS_GPIO17_AGOLD},
+  {"PCL_PAD_GNSS_GPIO18_AGOLD", PCL_PAD_GNSS_GPIO18_AGOLD},
+  {"PCL_PAD_GNSS_GPIO19_AGOLD", PCL_PAD_GNSS_GPIO19_AGOLD},
+  {"PCL_PAD_GNSS_GPIO1_AGOLD", PCL_PAD_GNSS_GPIO1_AGOLD},
+  {"PCL_PAD_GNSS_GPIO2_AGOLD", PCL_PAD_GNSS_GPIO2_AGOLD},
+  {"PCL_PAD_GNSS_GPIO3_AGOLD", PCL_PAD_GNSS_GPIO3_AGOLD},
+  {"PCL_PAD_GNSS_GPIO4_AGOLD", PCL_PAD_GNSS_GPIO4_AGOLD},
+  {"PCL_PAD_GNSS_GPIO5_AGOLD", PCL_PAD_GNSS_GPIO5_AGOLD},
+  {"PCL_PAD_GNSS_GPIO6_AGOLD", PCL_PAD_GNSS_GPIO6_AGOLD},
+  {"PCL_PAD_GNSS_GPIO7_AGOLD", PCL_PAD_GNSS_GPIO7_AGOLD},
+  {"PCL_PAD_GNSS_GPIO8_AGOLD", PCL_PAD_GNSS_GPIO8_AGOLD},
+  {"PCL_PAD_GNSS_GPIO9_AGOLD", PCL_PAD_GNSS_GPIO9_AGOLD},
+  {"PCL_PAD_GNSS_UART1_TXD_AGOLD", PCL_PAD_GNSS_UART1_TXD_AGOLD},
+  {"PCL_PAD_GPIO1_3GRF_AGOLD", PCL_PAD_GPIO1_3GRF_AGOLD},
+  {"PCL_PAD_GPIO2_3GRF_AGOLD", PCL_PAD_GPIO2_3GRF_AGOLD},
+  {"PCL_PAD_GPIO3_3GRF_AGOLD", PCL_PAD_GPIO3_3GRF_AGOLD},
+  {"PCL_PAD_GPIO4_3GRF_AGOLD", PCL_PAD_GPIO4_3GRF_AGOLD},
+  {"PCL_PAD_GPIO5_3GRF_AGOLD", PCL_PAD_GPIO5_3GRF_AGOLD},
+  {"PCL_PAD_GPIO6_3GRF_AGOLD", PCL_PAD_GPIO6_3GRF_AGOLD},
+  {"PCL_PAD_GPIO_BL", PCL_PAD_GPIO_BL},
+  {"PCL_PAD_GPIO_BL_EN", PCL_PAD_GPIO_BL_EN},
+  {"PCL_PAD_GPIO_CAM0_ID0", PCL_PAD_GPIO_CAM0_ID0},
+  {"PCL_PAD_GPIO_CAM_ISP_1P2_EN", PCL_PAD_GPIO_CAM_ISP_1P2_EN},
+  {"PCL_PAD_GPIO_CHG_OTG_EN_SOC", PCL_PAD_GPIO_CHG_OTG_EN_SOC},
+  {"PCL_PAD_GPIO_CHG_lLIM_AGOLD", PCL_PAD_GPIO_CHG_lLIM_AGOLD},
+  {"PCL_PAD_GPIO_DM_CLK_AGOLD", PCL_PAD_GPIO_DM_CLK_AGOLD},
+  {"PCL_PAD_GPIO_DM_DAT1_AGOLD", PCL_PAD_GPIO_DM_DAT1_AGOLD},
+  {"PCL_PAD_GPIO_DM_DAT2_AGOLD", PCL_PAD_GPIO_DM_DAT2_AGOLD},
+  {"PCL_PAD_GPIO_FM_LNA_CTRL_AGOLD", PCL_PAD_GPIO_FM_LNA_CTRL_AGOLD},
+  {"PCL_PAD_GPIO_HW_ID0", PCL_PAD_GPIO_HW_ID0},
+  {"PCL_PAD_GPIO_HW_ID1", PCL_PAD_GPIO_HW_ID1},
+  {"PCL_PAD_GPIO_ISP_RST_N", PCL_PAD_GPIO_ISP_RST_N},
+  {"PCL_PAD_GPIO_ISP_SUSPEND", PCL_PAD_GPIO_ISP_SUSPEND},
+  {"PCL_PAD_GPIO_LCM_EN", PCL_PAD_GPIO_LCM_EN},
+  {"PCL_PAD_GPIO_LCM_RST_N", PCL_PAD_GPIO_LCM_RST_N},
+  {"PCL_PAD_GPIO_MAIN_VCM_PD_N", PCL_PAD_GPIO_MAIN_VCM_PD_N},
+  {"PCL_PAD_GPIO_PANEL_ID0", PCL_PAD_GPIO_PANEL_ID0},
+  {"PCL_PAD_GPIO_PJ_ID0", PCL_PAD_GPIO_PJ_ID0},
+  {"PCL_PAD_GPIO_PJ_ID1", PCL_PAD_GPIO_PJ_ID1},
+  {"PCL_PAD_GPIO_PJ_ID2", PCL_PAD_GPIO_PJ_ID2},
+  {"PCL_PAD_GPIO_RF_ID0", PCL_PAD_GPIO_RF_ID0},
+  {"PCL_PAD_GPIO_RF_ID2", PCL_PAD_GPIO_RF_ID2},
+  {"PCL_PAD_GPIO_SD_PWR_EN", PCL_PAD_GPIO_SD_PWR_EN},
+  {"PCL_PAD_GPIO_SD_ext_LDO", PCL_PAD_GPIO_SD_ext_LDO},
+  {"PCL_PAD_GPIO_SPK_AMP_EN", PCL_PAD_GPIO_SPK_AMP_EN},
+  {"PCL_PAD_GPIO_SUB_CAM_MFG_ID0", PCL_PAD_GPIO_SUB_CAM_MFG_ID0},
+  {"PCL_PAD_GPIO_TOUCH_RST", PCL_PAD_GPIO_TOUCH_RST},
+  {"PCL_PAD_GPIO_TP_ID0", PCL_PAD_GPIO_TP_ID0},
+  {"PCL_PAD_GPIO_TP_ID1", PCL_PAD_GPIO_TP_ID1},
+  {"PCL_PAD_GPIO_VHIGH_EN_CPU", PCL_PAD_GPIO_VHIGH_EN_CPU},
+  {"PCL_PAD_GPIO_VHIGH_EN_GPU", PCL_PAD_GPIO_VHIGH_EN_GPU},
+  {"PCL_PAD_GPIO_XDRV_0", PCL_PAD_GPIO_XDRV_0},
+  {"PCL_PAD_GPS_CLK", PCL_PAD_GPS_CLK},
+  {"PCL_PAD_HSIC_USB_DATA", PCL_PAD_HSIC_USB_DATA},
+  {"PCL_PAD_HW_MON1", PCL_PAD_HW_MON1},
+  {"PCL_PAD_HW_MON10", PCL_PAD_HW_MON10},
+  {"PCL_PAD_HW_MON11", PCL_PAD_HW_MON11},
+  {"PCL_PAD_HW_MON12", PCL_PAD_HW_MON12},
+  {"PCL_PAD_HW_MON13", PCL_PAD_HW_MON13},
+  {"PCL_PAD_HW_MON14", PCL_PAD_HW_MON14},
+  {"PCL_PAD_HW_MON15", PCL_PAD_HW_MON15},
+  {"PCL_PAD_HW_MON16", PCL_PAD_HW_MON16},
+  {"PCL_PAD_HW_MON2", PCL_PAD_HW_MON2},
+  {"PCL_PAD_HW_MON3", PCL_PAD_HW_MON3},
+  {"PCL_PAD_HW_MON4", PCL_PAD_HW_MON4},
+  {"PCL_PAD_HW_MON5", PCL_PAD_HW_MON5},
+  {"PCL_PAD_HW_MON6", PCL_PAD_HW_MON6},
+  {"PCL_PAD_HW_MON7", PCL_PAD_HW_MON7},
+  {"PCL_PAD_HW_MON8", PCL_PAD_HW_MON8},
+  {"PCL_PAD_HW_MON9", PCL_PAD_HW_MON9},
+  {"PCL_PAD_I2C1_SCL", PCL_PAD_I2C1_SCL},
+  {"PCL_PAD_I2C1_SDA", PCL_PAD_I2C1_SDA},
+  {"PCL_PAD_I2C2_SCL", PCL_PAD_I2C2_SCL},
+  {"PCL_PAD_I2C2_SDA", PCL_PAD_I2C2_SDA},
+  {"PCL_PAD_I2C3_SCL", PCL_PAD_I2C3_SCL},
+  {"PCL_PAD_I2C3_SDA", PCL_PAD_I2C3_SDA},
+  {"PCL_PAD_I2C4_SCL", PCL_PAD_I2C4_SCL},
+  {"PCL_PAD_I2C4_SDA", PCL_PAD_I2C4_SDA},
+  {"PCL_PAD_I2C5_SCL_AGOLD", PCL_PAD_I2C5_SCL_AGOLD},
+  {"PCL_PAD_I2C5_SDA_AGOLD", PCL_PAD_I2C5_SDA_AGOLD},
+  {"PCL_PAD_I2S1_CLK0", PCL_PAD_I2S1_CLK0},
+  {"PCL_PAD_I2S1_RX", PCL_PAD_I2S1_RX},
+  {"PCL_PAD_I2S1_TX", PCL_PAD_I2S1_TX},
+  {"PCL_PAD_I2S1_WA0", PCL_PAD_I2S1_WA0},
+  {"PCL_PAD_I2S1_WA1_MASTER", PCL_PAD_I2S1_WA1_MASTER},
+  {"PCL_PAD_I2S2", PCL_PAD_I2S2},
+  {"PCL_PAD_IPC", PCL_PAD_IPC},
+  {"PCL_PAD_IPC_HOST_WAKEUP", PCL_PAD_IPC_HOST_WAKEUP},
+  {"PCL_PAD_KP_IN0", PCL_PAD_KP_IN0},
+  {"PCL_PAD_KP_IN1", PCL_PAD_KP_IN1},
+  {"PCL_PAD_KP_IN2", PCL_PAD_KP_IN2},
+  {"PCL_PAD_KP_IN5", PCL_PAD_KP_IN5},
+  {"PCL_PAD_KP_IN6", PCL_PAD_KP_IN6},
+  {"PCL_PAD_KP_IN7", PCL_PAD_KP_IN7},
+  {"PCL_PAD_KP_OUT0", PCL_PAD_KP_OUT0},
+  {"PCL_PAD_KP_OUT1", PCL_PAD_KP_OUT1},
+  {"PCL_PAD_KP_OUT2", PCL_PAD_KP_OUT2},
+  {"PCL_PAD_KP_OUT4", PCL_PAD_KP_OUT4},
+  {"PCL_PAD_KP_OUT5", PCL_PAD_KP_OUT5},
+  {"PCL_PAD_KP_OUT6", PCL_PAD_KP_OUT6},
+  {"PCL_PAD_KP_OUT7", PCL_PAD_KP_OUT7},
+  {"PCL_PAD_LOG_4KHZ_LOW_PREC_TIMER", PCL_PAD_LOG_4KHZ_LOW_PREC_TIMER},
+  {"PCL_PAD_LOG_4KHZ_PERF_MON_TIMER", PCL_PAD_LOG_4KHZ_PERF_MON_TIMER},
+  {"PCL_PAD_LOG_4KHZ_SYS_TIMER", PCL_PAD_LOG_4KHZ_SYS_TIMER},
+  {"PCL_PAD_LOG_CAPCOM_TIMER_0_WORKAROUND", PCL_PAD_LOG_CAPCOM_TIMER_0_WORKAROUND},
+  {"PCL_PAD_LOG_STMPSVWA_SYS_TIMER", PCL_PAD_LOG_STMPSVWA_SYS_TIMER},
+  {"PCL_PAD_LVDS_TA1N", PCL_PAD_LVDS_TA1N},
+  {"PCL_PAD_LVDS_TA1P", PCL_PAD_LVDS_TA1P},
+  {"PCL_PAD_LVDS_TB1N", PCL_PAD_LVDS_TB1N},
+  {"PCL_PAD_LVDS_TB1P", PCL_PAD_LVDS_TB1P},
+  {"PCL_PAD_LVDS_TC1N", PCL_PAD_LVDS_TC1N},
+  {"PCL_PAD_LVDS_TC1P", PCL_PAD_LVDS_TC1P},
+  {"PCL_PAD_LVDS_TCLK1N", PCL_PAD_LVDS_TCLK1N},
+  {"PCL_PAD_LVDS_TCLK1P", PCL_PAD_LVDS_TCLK1P},
+  {"PCL_PAD_LVDS_TD1N", PCL_PAD_LVDS_TD1N},
+  {"PCL_PAD_LVDS_TD1P", PCL_PAD_LVDS_TD1P},
+  {"PCL_PAD_MIPI2_TRACE_CLK_AGOLD", PCL_PAD_MIPI2_TRACE_CLK_AGOLD},
+  {"PCL_PAD_MIPI2_TRACE_DATA0_AGOLD", PCL_PAD_MIPI2_TRACE_DATA0_AGOLD},
+  {"PCL_PAD_MIPI2_TRACE_DATA1_AGOLD", PCL_PAD_MIPI2_TRACE_DATA1_AGOLD},
+  {"PCL_PAD_MIPI2_TRACE_DATA2_AGOLD", PCL_PAD_MIPI2_TRACE_DATA2_AGOLD},
+  {"PCL_PAD_MIPI2_TRACE_DATA3_AGOLD", PCL_PAD_MIPI2_TRACE_DATA3_AGOLD},
+  {"PCL_PAD_MIPI_HSI_ACDATA_AGOLD", PCL_PAD_MIPI_HSI_ACDATA_AGOLD},
+  {"PCL_PAD_MIPI_HSI_ACFLAG_AGOLD", PCL_PAD_MIPI_HSI_ACFLAG_AGOLD},
+  {"PCL_PAD_MIPI_HSI_ACREADY_AGOLD", PCL_PAD_MIPI_HSI_ACREADY_AGOLD},
+  {"PCL_PAD_MIPI_HSI_CADATA_AGOLD", PCL_PAD_MIPI_HSI_CADATA_AGOLD},
+  {"PCL_PAD_MIPI_HSI_CAFLAG_AGOLD", PCL_PAD_MIPI_HSI_CAFLAG_AGOLD},
+  {"PCL_PAD_MIPI_HSI_CAREADY_AGOLD", PCL_PAD_MIPI_HSI_CAREADY_AGOLD},
+  {"PCL_PAD_MIPI_TRACE_CLK", PCL_PAD_MIPI_TRACE_CLK},
+  {"PCL_PAD_MIPI_TRACE_CLK_SECONDARY", PCL_PAD_MIPI_TRACE_CLK_SECONDARY},
+  {"PCL_PAD_MIPI_TRACE_DATA0", PCL_PAD_MIPI_TRACE_DATA0},
+  {"PCL_PAD_MIPI_TRACE_DATA0_SECONDARY", PCL_PAD_MIPI_TRACE_DATA0_SECONDARY},
+  {"PCL_PAD_MIPI_TRACE_DATA1", PCL_PAD_MIPI_TRACE_DATA1},
+  {"PCL_PAD_MIPI_TRACE_DATA10", PCL_PAD_MIPI_TRACE_DATA10},
+  {"PCL_PAD_MIPI_TRACE_DATA11", PCL_PAD_MIPI_TRACE_DATA11},
+  {"PCL_PAD_MIPI_TRACE_DATA12", PCL_PAD_MIPI_TRACE_DATA12},
+  {"PCL_PAD_MIPI_TRACE_DATA13", PCL_PAD_MIPI_TRACE_DATA13},
+  {"PCL_PAD_MIPI_TRACE_DATA14", PCL_PAD_MIPI_TRACE_DATA14},
+  {"PCL_PAD_MIPI_TRACE_DATA15", PCL_PAD_MIPI_TRACE_DATA15},
+  {"PCL_PAD_MIPI_TRACE_DATA1_SECONDARY", PCL_PAD_MIPI_TRACE_DATA1_SECONDARY},
+  {"PCL_PAD_MIPI_TRACE_DATA2", PCL_PAD_MIPI_TRACE_DATA2},
+  {"PCL_PAD_MIPI_TRACE_DATA2_SECONDARY", PCL_PAD_MIPI_TRACE_DATA2_SECONDARY},
+  {"PCL_PAD_MIPI_TRACE_DATA3", PCL_PAD_MIPI_TRACE_DATA3},
+  {"PCL_PAD_MIPI_TRACE_DATA3_SECONDARY", PCL_PAD_MIPI_TRACE_DATA3_SECONDARY},
+  {"PCL_PAD_MIPI_TRACE_DATA4", PCL_PAD_MIPI_TRACE_DATA4},
+  {"PCL_PAD_MIPI_TRACE_DATA5", PCL_PAD_MIPI_TRACE_DATA5},
+  {"PCL_PAD_MIPI_TRACE_DATA6", PCL_PAD_MIPI_TRACE_DATA6},
+  {"PCL_PAD_MIPI_TRACE_DATA7", PCL_PAD_MIPI_TRACE_DATA7},
+  {"PCL_PAD_MIPI_TRACE_DATA8", PCL_PAD_MIPI_TRACE_DATA8},
+  {"PCL_PAD_MIPI_TRACE_DATA9", PCL_PAD_MIPI_TRACE_DATA9},
+  {"PCL_PAD_NAND_ALE", PCL_PAD_NAND_ALE},
+  {"PCL_PAD_NAND_CLE", PCL_PAD_NAND_CLE},
+  {"PCL_PAD_NAND_CS0", PCL_PAD_NAND_CS0},
+  {"PCL_PAD_NAND_CS1", PCL_PAD_NAND_CS1},
+  {"PCL_PAD_NAND_DQS", PCL_PAD_NAND_DQS},
+  {"PCL_PAD_NAND_IO0", PCL_PAD_NAND_IO0},
+  {"PCL_PAD_NAND_IO1", PCL_PAD_NAND_IO1},
+  {"PCL_PAD_NAND_IO2", PCL_PAD_NAND_IO2},
+  {"PCL_PAD_NAND_IO3", PCL_PAD_NAND_IO3},
+  {"PCL_PAD_NAND_IO4", PCL_PAD_NAND_IO4},
+  {"PCL_PAD_NAND_IO5", PCL_PAD_NAND_IO5},
+  {"PCL_PAD_NAND_IO6", PCL_PAD_NAND_IO6},
+  {"PCL_PAD_NAND_IO7", PCL_PAD_NAND_IO7},
+  {"PCL_PAD_NAND_RDN", PCL_PAD_NAND_RDN},
+  {"PCL_PAD_NAND_RY_BY", PCL_PAD_NAND_RY_BY},
+  {"PCL_PAD_NAND_WP", PCL_PAD_NAND_WP},
+  {"PCL_PAD_NAND_WRN", PCL_PAD_NAND_WRN},
+  {"PCL_PAD_PA_BIAS_AGOLD", PCL_PAD_PA_BIAS_AGOLD},
+  {"PCL_PAD_PA_RAMP_AGOLD", PCL_PAD_PA_RAMP_AGOLD},
+  {"PCL_PAD_PMU", PCL_PAD_PMU},
+  {"PCL_PAD_PMU_CTRL_0", PCL_PAD_PMU_CTRL_0},
+  {"PCL_PAD_PMU_CTRL_0_AGOLD", PCL_PAD_PMU_CTRL_0_AGOLD},
+  {"PCL_PAD_PMU_CTRL_1", PCL_PAD_PMU_CTRL_1},
+  {"PCL_PAD_PMU_CTRL_1_AGOLD", PCL_PAD_PMU_CTRL_1_AGOLD},
+  {"PCL_PAD_PMU_CTRL_2", PCL_PAD_PMU_CTRL_2},
+  {"PCL_PAD_PMU_CTRL_2_AGOLD", PCL_PAD_PMU_CTRL_2_AGOLD},
+  {"PCL_PAD_PMU_CTRL_3_AGOLD", PCL_PAD_PMU_CTRL_3_AGOLD},
+  {"PCL_PAD_PMU_DIGIN", PCL_PAD_PMU_DIGIN},
+  {"PCL_PAD_PMU_DIGOUT", PCL_PAD_PMU_DIGOUT},
+  {"PCL_PAD_PMU_SLEEP", PCL_PAD_PMU_SLEEP},
+  {"PCL_PAD_POS_FTA_FTR", PCL_PAD_POS_FTA_FTR},
+  {"PCL_PAD_PROLIFIC1_SHTDn", PCL_PAD_PROLIFIC1_SHTDn},
+  {"PCL_PAD_PWM3", PCL_PAD_PWM3},
+  {"PCL_PAD_RESET_3GRF_N_AGOLD", PCL_PAD_RESET_3GRF_N_AGOLD},
+  {"PCL_PAD_RTCK", PCL_PAD_RTCK},
+  {"PCL_PAD_SDMMC_CARD_DETECT", PCL_PAD_SDMMC_CARD_DETECT},
+  {"PCL_PAD_SDMMC_CLK", PCL_PAD_SDMMC_CLK},
+  {"PCL_PAD_SDMMC_CMD", PCL_PAD_SDMMC_CMD},
+  {"PCL_PAD_SDMMC_CMD_OPEN_DRAIN", PCL_PAD_SDMMC_CMD_OPEN_DRAIN},
+  {"PCL_PAD_SDMMC_DAT0", PCL_PAD_SDMMC_DAT0},
+  {"PCL_PAD_SDMMC_DAT1", PCL_PAD_SDMMC_DAT1},
+  {"PCL_PAD_SDMMC_DAT2", PCL_PAD_SDMMC_DAT2},
+  {"PCL_PAD_SDMMC_DAT3", PCL_PAD_SDMMC_DAT3},
+  {"PCL_PAD_SIGMON0_AGOLD", PCL_PAD_SIGMON0_AGOLD},
+  {"PCL_PAD_SIGMON1_AGOLD", PCL_PAD_SIGMON1_AGOLD},
+  {"PCL_PAD_SIGMON2_AGOLD", PCL_PAD_SIGMON2_AGOLD},
+  {"PCL_PAD_SIGMON3_AGOLD", PCL_PAD_SIGMON3_AGOLD},
+  {"PCL_PAD_SIGMON4_AGOLD", PCL_PAD_SIGMON4_AGOLD},
+  {"PCL_PAD_SIM_DETECT", PCL_PAD_SIM_DETECT},
+  {"PCL_PAD_SPI_CLK_AGOLD", PCL_PAD_SPI_CLK_AGOLD},
+  {"PCL_PAD_SPI_DRW_AGOLD", PCL_PAD_SPI_DRW_AGOLD},
+  {"PCL_PAD_SPI_SS_AGOLD", PCL_PAD_SPI_SS_AGOLD},
+  {"PCL_PAD_SSC", PCL_PAD_SSC},
+  {"PCL_PAD_SYSCLKEN", PCL_PAD_SYSCLKEN},
+  {"PCL_PAD_SYS_CLK_EN", PCL_PAD_SYS_CLK_EN},
+  {"PCL_PAD_SYS_CLK_EN_AGOLD", PCL_PAD_SYS_CLK_EN_AGOLD},
+  {"PCL_PAD_TCXO_REQ_AGOLD", PCL_PAD_TCXO_REQ_AGOLD},
+  {"PCL_PAD_TDI", PCL_PAD_TDI},
+  {"PCL_PAD_TDI_AGOLD", PCL_PAD_TDI_AGOLD},
+  {"PCL_PAD_TDO", PCL_PAD_TDO},
+  {"PCL_PAD_TDO_AGOLD", PCL_PAD_TDO_AGOLD},
+  {"PCL_PAD_TOUCH_INT_N", PCL_PAD_TOUCH_INT_N},
+  {"PCL_PAD_TPIU", PCL_PAD_TPIU},
+  {"PCL_PAD_TRIG_OUT_SECONDARY", PCL_PAD_TRIG_OUT_SECONDARY},
+  {"PCL_PAD_UE2", PCL_PAD_UE2},
+  {"PCL_PAD_USB_ID_DET", PCL_PAD_USB_ID_DET},
+  {"PCL_PAD_USIF1_CTS_N", PCL_PAD_USIF1_CTS_N},
+  {"PCL_PAD_USIF1_RTS_N", PCL_PAD_USIF1_RTS_N},
+  {"PCL_PAD_USIF1_RXD_MRST", PCL_PAD_USIF1_RXD_MRST},
+  {"PCL_PAD_USIF1_SCLK", PCL_PAD_USIF1_SCLK},
+  {"PCL_PAD_USIF1_TXD_MTSR", PCL_PAD_USIF1_TXD_MTSR},
+  {"PCL_PAD_USIF2_CSO0", PCL_PAD_USIF2_CSO0},
+  {"PCL_PAD_USIF2_CTS_N", PCL_PAD_USIF2_CTS_N},
+  {"PCL_PAD_USIF2_MODEM_RDY", PCL_PAD_USIF2_MODEM_RDY},
+  {"PCL_PAD_USIF2_RTS_N", PCL_PAD_USIF2_RTS_N},
+  {"PCL_PAD_USIF2_RXD_MRST", PCL_PAD_USIF2_RXD_MRST},
+  {"PCL_PAD_USIF2_SCLK", PCL_PAD_USIF2_SCLK},
+  {"PCL_PAD_USIF2_TXD_MTSR", PCL_PAD_USIF2_TXD_MTSR},
+  {"PCL_PAD_USIF3_MODEM_RDY", PCL_PAD_USIF3_MODEM_RDY},
+  {"PCL_PAD_USIF5_RXD_MRST", PCL_PAD_USIF5_RXD_MRST},
+  {"PCL_PAD_VBUS_DETECT", PCL_PAD_VBUS_DETECT},
+  {"PCL_PAD_VIB_AGOLD", PCL_PAD_VIB_AGOLD},
+  {"PCL_PAD_VSPI_AGOLD", PCL_PAD_VSPI_AGOLD},
+  {"PCL_PAD_WLAN_ANA_TEST_IO0_AGOLD", PCL_PAD_WLAN_ANA_TEST_IO0_AGOLD},
+  {"PCL_PAD_WLAN_ANA_TEST_IO1_AGOLD", PCL_PAD_WLAN_ANA_TEST_IO1_AGOLD},
+  {"PCL_PAD_WLAN_ANA_TEST_IO2_AGOLD", PCL_PAD_WLAN_ANA_TEST_IO2_AGOLD},
+  {"PCL_PAD_WLAN_ANA_TEST_IO3_AGOLD", PCL_PAD_WLAN_ANA_TEST_IO3_AGOLD},
+  {"PCL_PAD_WLAN_ANA_TEST_IO4_AGOLD", PCL_PAD_WLAN_ANA_TEST_IO4_AGOLD},
+  {"PCL_PAD_WLAN_GPIO0_AGOLD", PCL_PAD_WLAN_GPIO0_AGOLD},
+  {"PCL_PAD_WLAN_GPIO1_AGOLD", PCL_PAD_WLAN_GPIO1_AGOLD},
+  {"PCL_PAD_WLAN_GPIO2_AGOLD", PCL_PAD_WLAN_GPIO2_AGOLD},
+  {"PCL_PAD_WLAN_GPIO3_AGOLD", PCL_PAD_WLAN_GPIO3_AGOLD},
+  {"PCL_PAD_WLAN_GPIO4_AGOLD", PCL_PAD_WLAN_GPIO4_AGOLD},
+  {"PCL_PAD_WLAN_GPIO5_AGOLD", PCL_PAD_WLAN_GPIO5_AGOLD},
+  {"PCL_PAD_WLAN_test_bus_10_AGOLD", PCL_PAD_WLAN_test_bus_10_AGOLD},
+  {"PCL_PAD_WLAN_test_bus_11_AGOLD", PCL_PAD_WLAN_test_bus_11_AGOLD},
+  {"PCL_PAD_WLAN_test_bus_12_AGOLD", PCL_PAD_WLAN_test_bus_12_AGOLD},
+  {"PCL_PAD_WLAN_test_bus_1_AGOLD", PCL_PAD_WLAN_test_bus_1_AGOLD},
+  {"PCL_PAD_WLAN_test_bus_2_AGOLD", PCL_PAD_WLAN_test_bus_2_AGOLD},
+  {"PCL_PAD_WLAN_test_bus_3_AGOLD", PCL_PAD_WLAN_test_bus_3_AGOLD},
+  {"PCL_PAD_WLAN_test_bus_4_AGOLD", PCL_PAD_WLAN_test_bus_4_AGOLD},
+  {"PCL_PAD_WLAN_test_bus_5_AGOLD", PCL_PAD_WLAN_test_bus_5_AGOLD},
+  {"PCL_PAD_WLAN_test_bus_6_AGOLD", PCL_PAD_WLAN_test_bus_6_AGOLD},
+  {"PCL_PAD_WLAN_test_bus_7_AGOLD", PCL_PAD_WLAN_test_bus_7_AGOLD},
+  {"PCL_PAD_WLAN_test_bus_8_AGOLD", PCL_PAD_WLAN_test_bus_8_AGOLD},
+  {"PCL_PAD_WLAN_test_bus_9_AGOLD", PCL_PAD_WLAN_test_bus_9_AGOLD},
+  {"PCL_PAD_WUP_DBB_AGOLD", PCL_PAD_WUP_DBB_AGOLD},
+  {"PCL_PAD_supply", PCL_PAD_supply},
+  {"PCL_PAD_CLKOUT0", PCL_PAD_CLKOUT0},
+  {"PCL_PAD_CC_CLK", PCL_PAD_CC_CLK},
+  {"PCL_PAD_CC_IO", PCL_PAD_CC_IO},
+  {"PCL_PAD_CC_RST", PCL_PAD_CC_RST},
+  {"PCL_PAD_CHRG_EN", PCL_PAD_CHRG_EN},
+  {"PCL_PAD_CLKOUT1", PCL_PAD_CLKOUT1},
+  {"PCL_PAD_CMP_EN", PCL_PAD_CMP_EN},
+  {"PCL_PAD_COMP_INT", PCL_PAD_COMP_INT},
+  {"PCL_PAD_EINT3", PCL_PAD_EINT3},
+  {"PCL_PAD_EMMC_CMD_PUSH_PULL", PCL_PAD_EMMC_CMD_PUSH_PULL},
+  {"PCL_PAD_GPIO_CAM_TORCH", PCL_PAD_GPIO_CAM_TORCH},
+  {"PCL_PAD_GPIO_CODEC_RSTn", PCL_PAD_GPIO_CODEC_RSTn},
+  {"PCL_PAD_GPIO_DIF_RESET", PCL_PAD_GPIO_DIF_RESET},
+  {"PCL_PAD_GPIO_GPS_EVCO_TRIG", PCL_PAD_GPIO_GPS_EVCO_TRIG},
+  {"PCL_PAD_GPIO_GPS_POWER_ON", PCL_PAD_GPIO_GPS_POWER_ON},
+  {"PCL_PAD_GPIO_IPC_HOST_WAKEUP", PCL_PAD_GPIO_IPC_HOST_WAKEUP},
+  {"PCL_PAD_GPIO_IPC_TRIG_OUT", PCL_PAD_GPIO_IPC_TRIG_OUT},
+  {"PCL_PAD_GPIO_MMC_IO_supply", PCL_PAD_GPIO_MMC_IO_supply},
+  {"PCL_PAD_GPIO_PMU_DIGOUT_I_10", PCL_PAD_GPIO_PMU_DIGOUT_I_10},
+  {"PCL_PAD_GPIO_PMU_DIGOUT_I_2", PCL_PAD_GPIO_PMU_DIGOUT_I_2},
+  {"PCL_PAD_GPIO_PMU_DIGOUT_I_3", PCL_PAD_GPIO_PMU_DIGOUT_I_3},
+  {"PCL_PAD_GPIO_PMU_DIGOUT_I_4", PCL_PAD_GPIO_PMU_DIGOUT_I_4},
+  {"PCL_PAD_GPIO_PMU_DIGOUT_I_5", PCL_PAD_GPIO_PMU_DIGOUT_I_5},
+  {"PCL_PAD_GPIO_PMU_DIGOUT_I_6", PCL_PAD_GPIO_PMU_DIGOUT_I_6},
+  {"PCL_PAD_GPIO_PMU_DIGOUT_I_7", PCL_PAD_GPIO_PMU_DIGOUT_I_7},
+  {"PCL_PAD_GPIO_PMU_DIGOUT_I_8", PCL_PAD_GPIO_PMU_DIGOUT_I_8},
+  {"PCL_PAD_GPIO_PMU_DIGOUT_I_9", PCL_PAD_GPIO_PMU_DIGOUT_I_9},
+  {"PCL_PAD_GPIO_SD_LDO_EN", PCL_PAD_GPIO_SD_LDO_EN},
+  {"PCL_PAD_GPIO_SD_LDO_EN_XG636", PCL_PAD_GPIO_SD_LDO_EN_XG636},
+  {"PCL_PAD_GPIO_SSC_RSTN", PCL_PAD_GPIO_SSC_RSTN},
+  {"PCL_PAD_GPIO_USIF2_SRDY", PCL_PAD_GPIO_USIF2_SRDY},
+  {"PCL_PAD_GPIO_VA_1V8_PWD_n", PCL_PAD_GPIO_VA_1V8_PWD_n},
+  {"PCL_PAD_GPIO_XDRV_1", PCL_PAD_GPIO_XDRV_1},
+  {"PCL_PAD_GPIO_XDRV_2", PCL_PAD_GPIO_XDRV_2},
+  {"PCL_PAD_GPIO_XDRV_3", PCL_PAD_GPIO_XDRV_3},
+  {"PCL_PAD_GPS_TIMESTAMP", PCL_PAD_GPS_TIMESTAMP},
+  {"PCL_PAD_HSIC_USB_STRB", PCL_PAD_HSIC_USB_STRB},
+  {"PCL_PAD_I2S0_LRCK_TX", PCL_PAD_I2S0_LRCK_TX},
+  {"PCL_PAD_I2S0_SCLK", PCL_PAD_I2S0_SCLK},
+  {"PCL_PAD_I2S0_SDO0", PCL_PAD_I2S0_SDO0},
+  {"PCL_PAD_I2S1_CLK0_MASTER", PCL_PAD_I2S1_CLK0_MASTER},
+  {"PCL_PAD_I2S1_CLK0_SLAVE", PCL_PAD_I2S1_CLK0_SLAVE},
+  {"PCL_PAD_I2S1_CLK1_MASTER", PCL_PAD_I2S1_CLK1_MASTER},
+  {"PCL_PAD_I2S1_CLK1_SLAVE", PCL_PAD_I2S1_CLK1_SLAVE},
+  {"PCL_PAD_I2S1_WA0_MASTER", PCL_PAD_I2S1_WA0_MASTER},
+  {"PCL_PAD_I2S1_WA0_SLAVE", PCL_PAD_I2S1_WA0_SLAVE},
+  {"PCL_PAD_I2S1_WA1_SLAVE", PCL_PAD_I2S1_WA1_SLAVE},
+  {"PCL_PAD_I2S2_CLK0_MASTER", PCL_PAD_I2S2_CLK0_MASTER},
+  {"PCL_PAD_I2S2_CLK0_SLAVE", PCL_PAD_I2S2_CLK0_SLAVE},
+  {"PCL_PAD_I2S2_CLK1_MASTER", PCL_PAD_I2S2_CLK1_MASTER},
+  {"PCL_PAD_I2S2_CLK1_SLAVE", PCL_PAD_I2S2_CLK1_SLAVE},
+  {"PCL_PAD_I2S2_RX", PCL_PAD_I2S2_RX},
+  {"PCL_PAD_I2S2_TX", PCL_PAD_I2S2_TX},
+  {"PCL_PAD_I2S2_WA0_MASTER", PCL_PAD_I2S2_WA0_MASTER},
+  {"PCL_PAD_I2S2_WA0_SLAVE", PCL_PAD_I2S2_WA0_SLAVE},
+  {"PCL_PAD_I2S2_WA1_MASTER", PCL_PAD_I2S2_WA1_MASTER},
+  {"PCL_PAD_I2S2_WA1_SLAVE", PCL_PAD_I2S2_WA1_SLAVE},
+  {"PCL_PAD_IPC_SLAVE_WAKEUP", PCL_PAD_IPC_SLAVE_WAKEUP},
+  {"PCL_PAD_IPC_TRIG_IN", PCL_PAD_IPC_TRIG_IN},
+  {"PCL_PAD_MAIN_CAM_RESET", PCL_PAD_MAIN_CAM_RESET},
+  {"PCL_PAD_MAIN_VCM_PD_N", PCL_PAD_MAIN_VCM_PD_N},
+  {"PCL_PAD_MIPI1_TRACE_CLK", PCL_PAD_MIPI1_TRACE_CLK},
+  {"PCL_PAD_MIPI1_TRACE_DATA0", PCL_PAD_MIPI1_TRACE_DATA0},
+  {"PCL_PAD_MIPI1_TRACE_DATA1", PCL_PAD_MIPI1_TRACE_DATA1},
+  {"PCL_PAD_MIPI1_TRACE_DATA2", PCL_PAD_MIPI1_TRACE_DATA2},
+  {"PCL_PAD_MIPI1_TRACE_DATA3", PCL_PAD_MIPI1_TRACE_DATA3},
+  {"PCL_PAD_MIPI1_TRACE_DATA4", PCL_PAD_MIPI1_TRACE_DATA4},
+  {"PCL_PAD_MIPI1_TRACE_DATA5", PCL_PAD_MIPI1_TRACE_DATA5},
+  {"PCL_PAD_MIPI1_TRACE_DATA6", PCL_PAD_MIPI1_TRACE_DATA6},
+  {"PCL_PAD_MIPI1_TRACE_DATA7", PCL_PAD_MIPI1_TRACE_DATA7},
+  {"PCL_PAD_MIPI2_TRACE_CLK", PCL_PAD_MIPI2_TRACE_CLK},
+  {"PCL_PAD_MIPI2_TRACE_DATA0", PCL_PAD_MIPI2_TRACE_DATA0},
+  {"PCL_PAD_MIPI2_TRACE_DATA1", PCL_PAD_MIPI2_TRACE_DATA1},
+  {"PCL_PAD_MIPI2_TRACE_DATA2", PCL_PAD_MIPI2_TRACE_DATA2},
+  {"PCL_PAD_MIPI2_TRACE_DATA3", PCL_PAD_MIPI2_TRACE_DATA3},
+  {"PCL_PAD_MMCI2_DAT0", PCL_PAD_MMCI2_DAT0},
+  {"PCL_PAD_MMCI2_DAT1", PCL_PAD_MMCI2_DAT1},
+  {"PCL_PAD_MMCI2_DAT2", PCL_PAD_MMCI2_DAT2},
+  {"PCL_PAD_MMCI2_DAT3", PCL_PAD_MMCI2_DAT3},
+  {"PCL_PAD_MMCI2_DAT4", PCL_PAD_MMCI2_DAT4},
+  {"PCL_PAD_MMCI2_DAT5", PCL_PAD_MMCI2_DAT5},
+  {"PCL_PAD_MMCI2_DAT6", PCL_PAD_MMCI2_DAT6},
+  {"PCL_PAD_MMCI2_DAT7", PCL_PAD_MMCI2_DAT7},
+  {"PCL_PAD_PMU_CTRL_3", PCL_PAD_PMU_CTRL_3},
+  {"PCL_PAD_PMU_DIGIN_O_8", PCL_PAD_PMU_DIGIN_O_8},
+  {"PCL_PAD_PMU_DIGIN_O_8_SECONDARY", PCL_PAD_PMU_DIGIN_O_8_SECONDARY},
+  {"PCL_PAD_PMU_DIGIN_O_9", PCL_PAD_PMU_DIGIN_O_9},
+  {"PCL_PAD_TPIU_TRACECLK", PCL_PAD_TPIU_TRACECLK},
+  {"PCL_PAD_TPIU_TRACECTL", PCL_PAD_TPIU_TRACECTL},
+  {"PCL_PAD_TPIU_TRACEPKT0", PCL_PAD_TPIU_TRACEPKT0},
+  {"PCL_PAD_TPIU_TRACEPKT1", PCL_PAD_TPIU_TRACEPKT1},
+  {"PCL_PAD_TPIU_TRACEPKT10", PCL_PAD_TPIU_TRACEPKT10},
+  {"PCL_PAD_TPIU_TRACEPKT11", PCL_PAD_TPIU_TRACEPKT11},
+  {"PCL_PAD_TPIU_TRACEPKT12", PCL_PAD_TPIU_TRACEPKT12},
+  {"PCL_PAD_TPIU_TRACEPKT13", PCL_PAD_TPIU_TRACEPKT13},
+  {"PCL_PAD_TPIU_TRACEPKT14", PCL_PAD_TPIU_TRACEPKT14},
+  {"PCL_PAD_TPIU_TRACEPKT15", PCL_PAD_TPIU_TRACEPKT15},
+  {"PCL_PAD_TPIU_TRACEPKT2", PCL_PAD_TPIU_TRACEPKT2},
+  {"PCL_PAD_TPIU_TRACEPKT3", PCL_PAD_TPIU_TRACEPKT3},
+  {"PCL_PAD_TPIU_TRACEPKT4", PCL_PAD_TPIU_TRACEPKT4},
+  {"PCL_PAD_TPIU_TRACEPKT5", PCL_PAD_TPIU_TRACEPKT5},
+  {"PCL_PAD_TPIU_TRACEPKT6", PCL_PAD_TPIU_TRACEPKT6},
+  {"PCL_PAD_TPIU_TRACEPKT7", PCL_PAD_TPIU_TRACEPKT7},
+  {"PCL_PAD_TPIU_TRACEPKT8", PCL_PAD_TPIU_TRACEPKT8},
+  {"PCL_PAD_TPIU_TRACEPKT9", PCL_PAD_TPIU_TRACEPKT9},
+  {"PCL_PAD_USIF1_IPC_IN", PCL_PAD_USIF1_IPC_IN},
+  {"PCL_PAD_USIF1_MODEM_RDY", PCL_PAD_USIF1_MODEM_RDY},
+  {"PCL_PAD_USIF1_MRDY", PCL_PAD_USIF1_MRDY},
+  {"PCL_PAD_USIF1_RXD_MRST_MASTER", PCL_PAD_USIF1_RXD_MRST_MASTER},
+  {"PCL_PAD_USIF1_RXD_MRST_SLAVE", PCL_PAD_USIF1_RXD_MRST_SLAVE},
+  {"PCL_PAD_USIF1_SCLK_MASTER", PCL_PAD_USIF1_SCLK_MASTER},
+  {"PCL_PAD_USIF1_SCLK_SLAVE", PCL_PAD_USIF1_SCLK_SLAVE},
+  {"PCL_PAD_USIF1_SRDY", PCL_PAD_USIF1_SRDY},
+  {"PCL_PAD_USIF1_TXD_MTSR_MASTER", PCL_PAD_USIF1_TXD_MTSR_MASTER},
+  {"PCL_PAD_USIF1_TXD_MTSR_SLAVE", PCL_PAD_USIF1_TXD_MTSR_SLAVE},
+  {"PCL_PAD_USIF2_MRDY", PCL_PAD_USIF2_MRDY},
+  {"PCL_PAD_USIF2_RXD_MRST_MASTER", PCL_PAD_USIF2_RXD_MRST_MASTER},
+  {"PCL_PAD_USIF2_RXD_MRST_SLAVE", PCL_PAD_USIF2_RXD_MRST_SLAVE},
+  {"PCL_PAD_USIF2_SCLK_MASTER", PCL_PAD_USIF2_SCLK_MASTER},
+  {"PCL_PAD_USIF2_SCLK_SLAVE", PCL_PAD_USIF2_SCLK_SLAVE},
+  {"PCL_PAD_USIF2_TXD_MTSR_MASTER", PCL_PAD_USIF2_TXD_MTSR_MASTER},
+  {"PCL_PAD_USIF2_TXD_MTSR_SLAVE", PCL_PAD_USIF2_TXD_MTSR_SLAVE},
+  {"PCL_PAD_USIF3_CTS_N", PCL_PAD_USIF3_CTS_N},
+  {"PCL_PAD_USIF3_IPC_IN", PCL_PAD_USIF3_IPC_IN},
+  {"PCL_PAD_USIF3_IPC_OUT", PCL_PAD_USIF3_IPC_OUT},
+  {"PCL_PAD_USIF3_RTS_N", PCL_PAD_USIF3_RTS_N},
+  {"PCL_PAD_USIF3_RXD_MRST", PCL_PAD_USIF3_RXD_MRST},
+  {"PCL_PAD_USIF3_RXD_MRST_MASTER", PCL_PAD_USIF3_RXD_MRST_MASTER},
+  {"PCL_PAD_USIF3_RXD_MRST_SLAVE", PCL_PAD_USIF3_RXD_MRST_SLAVE},
+  {"PCL_PAD_USIF3_SCLK_MASTER", PCL_PAD_USIF3_SCLK_MASTER},
+  {"PCL_PAD_USIF3_SCLK_SLAVE", PCL_PAD_USIF3_SCLK_SLAVE},
+  {"PCL_PAD_USIF3_TXD_MTSR", PCL_PAD_USIF3_TXD_MTSR},
+  {"PCL_PAD_USIF3_TXD_MTSR_MASTER", PCL_PAD_USIF3_TXD_MTSR_MASTER},
+  {"PCL_PAD_USIF3_TXD_MTSR_SLAVE", PCL_PAD_USIF3_TXD_MTSR_SLAVE},
+  {"PCL_PAD_USIF5_TXD_MTSR", PCL_PAD_USIF5_TXD_MTSR},
+  {"PCL_PAD_VSP_LRCLK", PCL_PAD_VSP_LRCLK},
+  {"PCL_PAD_VSP_SCLK", PCL_PAD_VSP_SCLK},
+  {"PCL_PAD_VSP_SDIN", PCL_PAD_VSP_SDIN},
+  {"PCL_PAD_VSP_SDOUT", PCL_PAD_VSP_SDOUT},
+  {"PCL_PAD_WP_DET_SW", PCL_PAD_WP_DET_SW},
+  {"PCL_PAD_XRESET", PCL_PAD_XRESET},
+  {"PCL_SYMBOLIC_NAMES_LAST_ELEMENT", PCL_SYMBOLIC_NAMES_LAST_ELEMENT} 
+}; 
+
+#define PCL_NOF_HW_FUNCTIONS 467
+static const gti_sint_const_table_type s__pcl_gti_hw_functions[] = 
+{ 
+  {"$PCL_HW_FUNCTIONS", PCL_NOF_HW_FUNCTIONS}, /* enum name, number of elements */ 
+
+  {"PCL_HW_NONE", PCL_HW_NONE},
+  {"PCL_HW_GPIO", PCL_HW_GPIO},
+  {"PCL_HW_AUDIO_SYNC_OUT", PCL_HW_AUDIO_SYNC_OUT}, 
+  {"PCL_HW_BREAK_IN", PCL_HW_BREAK_IN}, 
+  {"PCL_HW_BREAK_OUT", PCL_HW_BREAK_OUT}, 
+  {"PCL_HW_BT_EXT_RESET_N", PCL_HW_BT_EXT_RESET_N}, 
+  {"PCL_HW_BT_FWDBG_TXD", PCL_HW_BT_FWDBG_TXD}, 
+  {"PCL_HW_BT_GPO0", PCL_HW_BT_GPO0}, 
+  {"PCL_HW_BT_GPO1", PCL_HW_BT_GPO1}, 
+  {"PCL_HW_BT_GPO2", PCL_HW_BT_GPO2}, 
+  {"PCL_HW_BT_PCM_CLK", PCL_HW_BT_PCM_CLK}, 
+  {"PCL_HW_BT_PCM_FR", PCL_HW_BT_PCM_FR}, 
+  {"PCL_HW_BT_PCM_IN", PCL_HW_BT_PCM_IN}, 
+  {"PCL_HW_BT_PCM_OUT", PCL_HW_BT_PCM_OUT}, 
+  {"PCL_HW_BT_RF_ANA_0", PCL_HW_BT_RF_ANA_0}, 
+  {"PCL_HW_BT_RF_ANA_1", PCL_HW_BT_RF_ANA_1}, 
+  {"PCL_HW_BT_RF_ANA_2", PCL_HW_BT_RF_ANA_2}, 
+  {"PCL_HW_BT_RF_ANA_3", PCL_HW_BT_RF_ANA_3}, 
+  {"PCL_HW_BT_TST_IF0", PCL_HW_BT_TST_IF0}, 
+  {"PCL_HW_BT_TST_IF1", PCL_HW_BT_TST_IF1}, 
+  {"PCL_HW_BT_TST_IF2", PCL_HW_BT_TST_IF2}, 
+  {"PCL_HW_BT_TST_IF3", PCL_HW_BT_TST_IF3}, 
+  {"PCL_HW_BT_TST_IF4", PCL_HW_BT_TST_IF4}, 
+  {"PCL_HW_BT_TST_IF5", PCL_HW_BT_TST_IF5}, 
+  {"PCL_HW_BT_UART_CTS", PCL_HW_BT_UART_CTS}, 
+  {"PCL_HW_BT_UART_RTS", PCL_HW_BT_UART_RTS}, 
+  {"PCL_HW_BT_UART_RXD", PCL_HW_BT_UART_RXD}, 
+  {"PCL_HW_BT_UART_TXD", PCL_HW_BT_UART_TXD}, 
+  {"PCL_HW_BT_WAKEUP_BT", PCL_HW_BT_WAKEUP_BT}, 
+  {"PCL_HW_BT_WAKEUP_HOST", PCL_HW_BT_WAKEUP_HOST}, 
+  {"PCL_HW_BT_WLAN_ACTIVE", PCL_HW_BT_WLAN_ACTIVE}, 
+  {"PCL_HW_CABC", PCL_HW_CABC}, 
+  {"PCL_HW_CC0CC0IO", PCL_HW_CC0CC0IO}, 
+  {"PCL_HW_CC0CC1IO", PCL_HW_CC0CC1IO}, 
+  {"PCL_HW_CC0CC2IO", PCL_HW_CC0CC2IO}, 
+  {"PCL_HW_CC0CC3IO", PCL_HW_CC0CC3IO}, 
+  {"PCL_HW_CC0CC4IO", PCL_HW_CC0CC4IO}, 
+  {"PCL_HW_CC0CC5IO", PCL_HW_CC0CC5IO}, 
+  {"PCL_HW_CC0CC6IO", PCL_HW_CC0CC6IO}, 
+  {"PCL_HW_CC0CC7IO", PCL_HW_CC0CC7IO}, 
+  {"PCL_HW_CC0T0IN", PCL_HW_CC0T0IN}, 
+  {"PCL_HW_CC0T1IN", PCL_HW_CC0T1IN}, 
+  {"PCL_HW_CC1CC0IO", PCL_HW_CC1CC0IO}, 
+  {"PCL_HW_CC1CC1IO", PCL_HW_CC1CC1IO}, 
+  {"PCL_HW_CC1CC2IO", PCL_HW_CC1CC2IO}, 
+  {"PCL_HW_CC1CC3IO", PCL_HW_CC1CC3IO}, 
+  {"PCL_HW_CC1CC4IO", PCL_HW_CC1CC4IO}, 
+  {"PCL_HW_CC1CC5IO", PCL_HW_CC1CC5IO}, 
+  {"PCL_HW_CC1CC6IO", PCL_HW_CC1CC6IO}, 
+  {"PCL_HW_CC1CC7IO", PCL_HW_CC1CC7IO}, 
+  {"PCL_HW_CC1T0IN", PCL_HW_CC1T0IN}, 
+  {"PCL_HW_CC1T1IN", PCL_HW_CC1T1IN}, 
+  {"PCL_HW_CC1_CLK", PCL_HW_CC1_CLK}, 
+  {"PCL_HW_CC1_IN", PCL_HW_CC1_IN}, 
+  {"PCL_HW_CC1_IO", PCL_HW_CC1_IO}, 
+  {"PCL_HW_CC1_RST", PCL_HW_CC1_RST}, 
+  {"PCL_HW_CC2_CLK", PCL_HW_CC2_CLK}, 
+  {"PCL_HW_CC2_IN", PCL_HW_CC2_IN}, 
+  {"PCL_HW_CC2_IO", PCL_HW_CC2_IO}, 
+  {"PCL_HW_CC2_RST", PCL_HW_CC2_RST}, 
+  {"PCL_HW_CHGRESET", PCL_HW_CHGRESET}, 
+  {"PCL_HW_CIF_D0", PCL_HW_CIF_D0}, 
+  {"PCL_HW_CIF_D1", PCL_HW_CIF_D1}, 
+  {"PCL_HW_CIF_D2", PCL_HW_CIF_D2}, 
+  {"PCL_HW_CIF_D3", PCL_HW_CIF_D3}, 
+  {"PCL_HW_CIF_D4", PCL_HW_CIF_D4}, 
+  {"PCL_HW_CIF_D5", PCL_HW_CIF_D5}, 
+  {"PCL_HW_CIF_D6", PCL_HW_CIF_D6}, 
+  {"PCL_HW_CIF_D7", PCL_HW_CIF_D7}, 
+  {"PCL_HW_CIF_FL_TRIG_IN", PCL_HW_CIF_FL_TRIG_IN}, 
+  {"PCL_HW_CIF_FL_TRIG_OUT", PCL_HW_CIF_FL_TRIG_OUT}, 
+  {"PCL_HW_CIF_HSYNC", PCL_HW_CIF_HSYNC}, 
+  {"PCL_HW_CIF_PCLK", PCL_HW_CIF_PCLK}, 
+  {"PCL_HW_CIF_PRELIGHT_TRIG", PCL_HW_CIF_PRELIGHT_TRIG}, 
+  {"PCL_HW_CIF_SHUTTER_OPEN", PCL_HW_CIF_SHUTTER_OPEN}, 
+  {"PCL_HW_CIF_SHUTTER_TRIG", PCL_HW_CIF_SHUTTER_TRIG}, 
+  {"PCL_HW_CIF_VSYNC", PCL_HW_CIF_VSYNC}, 
+  {"PCL_HW_CLKOUT0", PCL_HW_CLKOUT0}, 
+  {"PCL_HW_CLKOUT2", PCL_HW_CLKOUT2}, 
+  {"PCL_HW_CLK_ON", PCL_HW_CLK_ON}, 
+  {"PCL_HW_DAP0", PCL_HW_DAP0}, 
+  {"PCL_HW_DAP1", PCL_HW_DAP1}, 
+  {"PCL_HW_DIF_D0", PCL_HW_DIF_D0}, 
+  {"PCL_HW_DIF_D1", PCL_HW_DIF_D1}, 
+  {"PCL_HW_DIF_D10", PCL_HW_DIF_D10}, 
+  {"PCL_HW_DIF_D11", PCL_HW_DIF_D11}, 
+  {"PCL_HW_DIF_D12", PCL_HW_DIF_D12}, 
+  {"PCL_HW_DIF_D13", PCL_HW_DIF_D13}, 
+  {"PCL_HW_DIF_D14", PCL_HW_DIF_D14}, 
+  {"PCL_HW_DIF_D15", PCL_HW_DIF_D15}, 
+  {"PCL_HW_DIF_D16", PCL_HW_DIF_D16}, 
+  {"PCL_HW_DIF_D17", PCL_HW_DIF_D17}, 
+  {"PCL_HW_DIF_D18", PCL_HW_DIF_D18}, 
+  {"PCL_HW_DIF_D19", PCL_HW_DIF_D19}, 
+  {"PCL_HW_DIF_D2", PCL_HW_DIF_D2}, 
+  {"PCL_HW_DIF_D20", PCL_HW_DIF_D20}, 
+  {"PCL_HW_DIF_D21", PCL_HW_DIF_D21}, 
+  {"PCL_HW_DIF_D22", PCL_HW_DIF_D22}, 
+  {"PCL_HW_DIF_D23", PCL_HW_DIF_D23}, 
+  {"PCL_HW_DIF_D3", PCL_HW_DIF_D3}, 
+  {"PCL_HW_DIF_D4", PCL_HW_DIF_D4}, 
+  {"PCL_HW_DIF_D5", PCL_HW_DIF_D5}, 
+  {"PCL_HW_DIF_D6", PCL_HW_DIF_D6}, 
+  {"PCL_HW_DIF_D7", PCL_HW_DIF_D7}, 
+  {"PCL_HW_DIF_D8", PCL_HW_DIF_D8}, 
+  {"PCL_HW_DIF_D9", PCL_HW_DIF_D9}, 
+  {"PCL_HW_DIF_DATA_EN", PCL_HW_DIF_DATA_EN}, 
+  {"PCL_HW_DIF_DCLK", PCL_HW_DIF_DCLK}, 
+  {"PCL_HW_DIF_HSYNC", PCL_HW_DIF_HSYNC}, 
+  {"PCL_HW_DIF_KP_IN7", PCL_HW_DIF_KP_IN7}, 
+  {"PCL_HW_DIF_PWM2", PCL_HW_DIF_PWM2}, 
+  {"PCL_HW_DIF_VSYNC", PCL_HW_DIF_VSYNC}, 
+  {"PCL_HW_DM_CLK", PCL_HW_DM_CLK}, 
+  {"PCL_HW_DM_DAT1", PCL_HW_DM_DAT1}, 
+  {"PCL_HW_DM_DAT2", PCL_HW_DM_DAT2}, 
+  {"PCL_HW_DPLL_FP10", PCL_HW_DPLL_FP10}, 
+  {"PCL_HW_DPLL_FP5", PCL_HW_DPLL_FP5}, 
+  {"PCL_HW_DSP_2G_IN0", PCL_HW_DSP_2G_IN0}, 
+  {"PCL_HW_DSP_2G_IN1", PCL_HW_DSP_2G_IN1}, 
+  {"PCL_HW_DSP_2G_OUT0", PCL_HW_DSP_2G_OUT0}, 
+  {"PCL_HW_DSP_2G_OUT1", PCL_HW_DSP_2G_OUT1}, 
+  {"PCL_HW_DSP_2G_OUT2", PCL_HW_DSP_2G_OUT2}, 
+  {"PCL_HW_DSP_AUDIO_IN0", PCL_HW_DSP_AUDIO_IN0}, 
+  {"PCL_HW_DSP_AUDIO_IN1", PCL_HW_DSP_AUDIO_IN1}, 
+  {"PCL_HW_DSP_AUDIO_OUT0", PCL_HW_DSP_AUDIO_OUT0}, 
+  {"PCL_HW_DSP_AUDIO_OUT1", PCL_HW_DSP_AUDIO_OUT1}, 
+  {"PCL_HW_DSP_AUDIO_OUT2", PCL_HW_DSP_AUDIO_OUT2}, 
+  {"PCL_HW_DUMMY_INOUT1", PCL_HW_DUMMY_INOUT1}, 
+  {"PCL_HW_DUMMY_INOUT2", PCL_HW_DUMMY_INOUT2}, 
+  {"PCL_HW_DUMMY_INOUT3", PCL_HW_DUMMY_INOUT3}, 
+  {"PCL_HW_DUMMY_INOUT4", PCL_HW_DUMMY_INOUT4}, 
+  {"PCL_HW_DUMMY_INOUT5", PCL_HW_DUMMY_INOUT5}, 
+  {"PCL_HW_DUMMY_INOUT6", PCL_HW_DUMMY_INOUT6}, 
+  {"PCL_HW_DUMMY_INOUT7", PCL_HW_DUMMY_INOUT7}, 
+  {"PCL_HW_DUMMY_INOUT8", PCL_HW_DUMMY_INOUT8}, 
+  {"PCL_HW_EINT0", PCL_HW_EINT0}, 
+  {"PCL_HW_EINT1", PCL_HW_EINT1}, 
+  {"PCL_HW_EINT10", PCL_HW_EINT10}, 
+  {"PCL_HW_EINT11", PCL_HW_EINT11}, 
+  {"PCL_HW_EINT12", PCL_HW_EINT12}, 
+  {"PCL_HW_EINT13", PCL_HW_EINT13}, 
+  {"PCL_HW_EINT14", PCL_HW_EINT14}, 
+  {"PCL_HW_EINT15", PCL_HW_EINT15}, 
+  {"PCL_HW_EINT16", PCL_HW_EINT16}, 
+  {"PCL_HW_EINT17", PCL_HW_EINT17}, 
+  {"PCL_HW_EINT18", PCL_HW_EINT18}, 
+  {"PCL_HW_EINT19", PCL_HW_EINT19}, 
+  {"PCL_HW_EINT2", PCL_HW_EINT2}, 
+  {"PCL_HW_EINT20", PCL_HW_EINT20}, 
+  {"PCL_HW_EINT21", PCL_HW_EINT21}, 
+  {"PCL_HW_EINT22", PCL_HW_EINT22}, 
+  {"PCL_HW_EINT3", PCL_HW_EINT3}, 
+  {"PCL_HW_EINT4", PCL_HW_EINT4}, 
+  {"PCL_HW_EINT5", PCL_HW_EINT5}, 
+  {"PCL_HW_EINT6", PCL_HW_EINT6}, 
+  {"PCL_HW_EINT7", PCL_HW_EINT7}, 
+  {"PCL_HW_EINT8", PCL_HW_EINT8}, 
+  {"PCL_HW_EINT9", PCL_HW_EINT9}, 
+  {"PCL_HW_EMMC_CLK", PCL_HW_EMMC_CLK}, 
+  {"PCL_HW_EMMC_CMD", PCL_HW_EMMC_CMD}, 
+  {"PCL_HW_EMMC_DAT0", PCL_HW_EMMC_DAT0}, 
+  {"PCL_HW_EMMC_DAT1", PCL_HW_EMMC_DAT1}, 
+  {"PCL_HW_EMMC_DAT2", PCL_HW_EMMC_DAT2}, 
+  {"PCL_HW_EMMC_DAT3", PCL_HW_EMMC_DAT3}, 
+  {"PCL_HW_EMMC_DAT4", PCL_HW_EMMC_DAT4}, 
+  {"PCL_HW_EMMC_DAT5", PCL_HW_EMMC_DAT5}, 
+  {"PCL_HW_EMMC_DAT6", PCL_HW_EMMC_DAT6}, 
+  {"PCL_HW_EMMC_DAT7", PCL_HW_EMMC_DAT7}, 
+  {"PCL_HW_EMMC_RESET", PCL_HW_EMMC_RESET}, 
+  {"PCL_HW_ETM7_PIPESTAT0", PCL_HW_ETM7_PIPESTAT0}, 
+  {"PCL_HW_ETM7_PIPESTAT1", PCL_HW_ETM7_PIPESTAT1}, 
+  {"PCL_HW_ETM7_PIPESTAT2", PCL_HW_ETM7_PIPESTAT2}, 
+  {"PCL_HW_ETM7_TRACECLK", PCL_HW_ETM7_TRACECLK}, 
+  {"PCL_HW_ETM7_TRACEPKT0", PCL_HW_ETM7_TRACEPKT0}, 
+  {"PCL_HW_ETM7_TRACEPKT1", PCL_HW_ETM7_TRACEPKT1}, 
+  {"PCL_HW_ETM7_TRACEPKT2", PCL_HW_ETM7_TRACEPKT2}, 
+  {"PCL_HW_ETM7_TRACEPKT3", PCL_HW_ETM7_TRACEPKT3}, 
+  {"PCL_HW_ETM7_TRACEPKT4", PCL_HW_ETM7_TRACEPKT4}, 
+  {"PCL_HW_ETM7_TRACEPKT5", PCL_HW_ETM7_TRACEPKT5}, 
+  {"PCL_HW_ETM7_TRACEPKT6", PCL_HW_ETM7_TRACEPKT6}, 
+  {"PCL_HW_ETM7_TRACEPKT7", PCL_HW_ETM7_TRACEPKT7}, 
+  {"PCL_HW_ETM7_TRACESYNC", PCL_HW_ETM7_TRACESYNC}, 
+  {"PCL_HW_EVCO", PCL_HW_EVCO}, 
+  {"PCL_HW_EXT_LNA_CTRL", PCL_HW_EXT_LNA_CTRL}, 
+  {"PCL_HW_FMR_ANA_TO_BUMP", PCL_HW_FMR_ANA_TO_BUMP}, 
+  {"PCL_HW_FSYS2_EN", PCL_HW_FSYS2_EN}, 
+  {"PCL_HW_GNSS_ANA_TEST_IO1", PCL_HW_GNSS_ANA_TEST_IO1}, 
+  {"PCL_HW_GNSS_ANA_TEST_IO2", PCL_HW_GNSS_ANA_TEST_IO2}, 
+  {"PCL_HW_GNSS_DSP_JTAG_TCK", PCL_HW_GNSS_DSP_JTAG_TCK}, 
+  {"PCL_HW_GNSS_DSP_JTAG_TDI", PCL_HW_GNSS_DSP_JTAG_TDI}, 
+  {"PCL_HW_GNSS_DSP_JTAG_TDO", PCL_HW_GNSS_DSP_JTAG_TDO}, 
+  {"PCL_HW_GNSS_DSP_JTAG_TMS", PCL_HW_GNSS_DSP_JTAG_TMS}, 
+  {"PCL_HW_GNSS_EXT_DUTY_CYCLE", PCL_HW_GNSS_EXT_DUTY_CYCLE}, 
+  {"PCL_HW_GNSS_FTA", PCL_HW_GNSS_FTA}, 
+  {"PCL_HW_GNSS_GPIO0", PCL_HW_GNSS_GPIO0}, 
+  {"PCL_HW_GNSS_GPIO1", PCL_HW_GNSS_GPIO1}, 
+  {"PCL_HW_GNSS_GPIO10", PCL_HW_GNSS_GPIO10}, 
+  {"PCL_HW_GNSS_GPIO11", PCL_HW_GNSS_GPIO11}, 
+  {"PCL_HW_GNSS_GPIO12", PCL_HW_GNSS_GPIO12}, 
+  {"PCL_HW_GNSS_GPIO13", PCL_HW_GNSS_GPIO13}, 
+  {"PCL_HW_GNSS_GPIO14", PCL_HW_GNSS_GPIO14}, 
+  {"PCL_HW_GNSS_GPIO15", PCL_HW_GNSS_GPIO15}, 
+  {"PCL_HW_GNSS_GPIO16", PCL_HW_GNSS_GPIO16}, 
+  {"PCL_HW_GNSS_GPIO17", PCL_HW_GNSS_GPIO17}, 
+  {"PCL_HW_GNSS_GPIO18", PCL_HW_GNSS_GPIO18}, 
+  {"PCL_HW_GNSS_GPIO19", PCL_HW_GNSS_GPIO19}, 
+  {"PCL_HW_GNSS_GPIO2", PCL_HW_GNSS_GPIO2}, 
+  {"PCL_HW_GNSS_GPIO3", PCL_HW_GNSS_GPIO3}, 
+  {"PCL_HW_GNSS_GPIO4", PCL_HW_GNSS_GPIO4}, 
+  {"PCL_HW_GNSS_GPIO5", PCL_HW_GNSS_GPIO5}, 
+  {"PCL_HW_GNSS_GPIO6", PCL_HW_GNSS_GPIO6}, 
+  {"PCL_HW_GNSS_GPIO7", PCL_HW_GNSS_GPIO7}, 
+  {"PCL_HW_GNSS_GPIO8", PCL_HW_GNSS_GPIO8}, 
+  {"PCL_HW_GNSS_GPIO9", PCL_HW_GNSS_GPIO9}, 
+  {"PCL_HW_GNSS_UART1_TXD", PCL_HW_GNSS_UART1_TXD}, 
+  {"PCL_HW_GPIO1_3GRF", PCL_HW_GPIO1_3GRF}, 
+  {"PCL_HW_GPIO2_3GRF", PCL_HW_GPIO2_3GRF}, 
+  {"PCL_HW_GPIO3_3GRF", PCL_HW_GPIO3_3GRF}, 
+  {"PCL_HW_GPIO4_3GRF", PCL_HW_GPIO4_3GRF}, 
+  {"PCL_HW_GPIO5_3GRF", PCL_HW_GPIO5_3GRF}, 
+  {"PCL_HW_GPIO6_3GRF", PCL_HW_GPIO6_3GRF}, 
+  {"PCL_HW_GPI_3G_0", PCL_HW_GPI_3G_0}, 
+  {"PCL_HW_GPI_3G_1", PCL_HW_GPI_3G_1}, 
+  {"PCL_HW_GPI_3G_2", PCL_HW_GPI_3G_2}, 
+  {"PCL_HW_GPI_3G_3", PCL_HW_GPI_3G_3}, 
+  {"PCL_HW_GPO_3G_0", PCL_HW_GPO_3G_0}, 
+  {"PCL_HW_GPO_3G_1", PCL_HW_GPO_3G_1}, 
+  {"PCL_HW_GPO_3G_2", PCL_HW_GPO_3G_2}, 
+  {"PCL_HW_GPO_3G_3", PCL_HW_GPO_3G_3}, 
+  {"PCL_HW_GSICTRL0", PCL_HW_GSICTRL0}, 
+  {"PCL_HW_GSICTRL1", PCL_HW_GSICTRL1}, 
+  {"PCL_HW_HW_MON1", PCL_HW_HW_MON1}, 
+  {"PCL_HW_HW_MON10", PCL_HW_HW_MON10}, 
+  {"PCL_HW_HW_MON11", PCL_HW_HW_MON11}, 
+  {"PCL_HW_HW_MON12", PCL_HW_HW_MON12}, 
+  {"PCL_HW_HW_MON13", PCL_HW_HW_MON13}, 
+  {"PCL_HW_HW_MON14", PCL_HW_HW_MON14}, 
+  {"PCL_HW_HW_MON15", PCL_HW_HW_MON15}, 
+  {"PCL_HW_HW_MON16", PCL_HW_HW_MON16}, 
+  {"PCL_HW_HW_MON2", PCL_HW_HW_MON2}, 
+  {"PCL_HW_HW_MON3", PCL_HW_HW_MON3}, 
+  {"PCL_HW_HW_MON4", PCL_HW_HW_MON4}, 
+  {"PCL_HW_HW_MON5", PCL_HW_HW_MON5}, 
+  {"PCL_HW_HW_MON6", PCL_HW_HW_MON6}, 
+  {"PCL_HW_HW_MON7", PCL_HW_HW_MON7}, 
+  {"PCL_HW_HW_MON8", PCL_HW_HW_MON8}, 
+  {"PCL_HW_HW_MON9", PCL_HW_HW_MON9}, 
+  {"PCL_HW_I2C1_SCL", PCL_HW_I2C1_SCL}, 
+  {"PCL_HW_I2C1_SDA", PCL_HW_I2C1_SDA}, 
+  {"PCL_HW_I2C2_SCL", PCL_HW_I2C2_SCL}, 
+  {"PCL_HW_I2C2_SDA", PCL_HW_I2C2_SDA}, 
+  {"PCL_HW_I2C3_SCL", PCL_HW_I2C3_SCL}, 
+  {"PCL_HW_I2C3_SDA", PCL_HW_I2C3_SDA}, 
+  {"PCL_HW_I2C4_SCL", PCL_HW_I2C4_SCL}, 
+  {"PCL_HW_I2C4_SDA", PCL_HW_I2C4_SDA}, 
+  {"PCL_HW_I2C5_SCL", PCL_HW_I2C5_SCL}, 
+  {"PCL_HW_I2C5_SDA", PCL_HW_I2C5_SDA}, 
+  {"PCL_HW_I2S1_CLK0", PCL_HW_I2S1_CLK0}, 
+  {"PCL_HW_I2S1_CLK1", PCL_HW_I2S1_CLK1}, 
+  {"PCL_HW_I2S1_RX", PCL_HW_I2S1_RX}, 
+  {"PCL_HW_I2S1_TX", PCL_HW_I2S1_TX}, 
+  {"PCL_HW_I2S1_WA0", PCL_HW_I2S1_WA0}, 
+  {"PCL_HW_I2S1_WA1", PCL_HW_I2S1_WA1}, 
+  {"PCL_HW_KP_IN0", PCL_HW_KP_IN0}, 
+  {"PCL_HW_KP_IN1", PCL_HW_KP_IN1}, 
+  {"PCL_HW_KP_IN2", PCL_HW_KP_IN2}, 
+  {"PCL_HW_KP_IN3", PCL_HW_KP_IN3}, 
+  {"PCL_HW_KP_IN4", PCL_HW_KP_IN4}, 
+  {"PCL_HW_KP_IN5", PCL_HW_KP_IN5}, 
+  {"PCL_HW_KP_IN6", PCL_HW_KP_IN6}, 
+  {"PCL_HW_KP_IN7", PCL_HW_KP_IN7}, 
+  {"PCL_HW_KP_OUT0", PCL_HW_KP_OUT0}, 
+  {"PCL_HW_KP_OUT1", PCL_HW_KP_OUT1}, 
+  {"PCL_HW_KP_OUT2", PCL_HW_KP_OUT2}, 
+  {"PCL_HW_KP_OUT3", PCL_HW_KP_OUT3}, 
+  {"PCL_HW_KP_OUT4", PCL_HW_KP_OUT4}, 
+  {"PCL_HW_KP_OUT5", PCL_HW_KP_OUT5}, 
+  {"PCL_HW_KP_OUT6", PCL_HW_KP_OUT6}, 
+  {"PCL_HW_KP_OUT7", PCL_HW_KP_OUT7}, 
+  {"PCL_HW_LVDS_TA1N", PCL_HW_LVDS_TA1N}, 
+  {"PCL_HW_LVDS_TA1P", PCL_HW_LVDS_TA1P}, 
+  {"PCL_HW_LVDS_TB1N", PCL_HW_LVDS_TB1N}, 
+  {"PCL_HW_LVDS_TB1P", PCL_HW_LVDS_TB1P}, 
+  {"PCL_HW_LVDS_TC1N", PCL_HW_LVDS_TC1N}, 
+  {"PCL_HW_LVDS_TC1P", PCL_HW_LVDS_TC1P}, 
+  {"PCL_HW_LVDS_TCLK1N", PCL_HW_LVDS_TCLK1N}, 
+  {"PCL_HW_LVDS_TCLK1P", PCL_HW_LVDS_TCLK1P}, 
+  {"PCL_HW_LVDS_TD1N", PCL_HW_LVDS_TD1N}, 
+  {"PCL_HW_LVDS_TD1P", PCL_HW_LVDS_TD1P}, 
+  {"PCL_HW_MIPI2_TRACE_CLK", PCL_HW_MIPI2_TRACE_CLK}, 
+  {"PCL_HW_MIPI2_TRACE_DATA0", PCL_HW_MIPI2_TRACE_DATA0}, 
+  {"PCL_HW_MIPI2_TRACE_DATA1", PCL_HW_MIPI2_TRACE_DATA1}, 
+  {"PCL_HW_MIPI2_TRACE_DATA2", PCL_HW_MIPI2_TRACE_DATA2}, 
+  {"PCL_HW_MIPI2_TRACE_DATA3", PCL_HW_MIPI2_TRACE_DATA3}, 
+  {"PCL_HW_MIPI_HSI_ACDATA", PCL_HW_MIPI_HSI_ACDATA}, 
+  {"PCL_HW_MIPI_HSI_ACFLAG", PCL_HW_MIPI_HSI_ACFLAG}, 
+  {"PCL_HW_MIPI_HSI_ACREADY", PCL_HW_MIPI_HSI_ACREADY}, 
+  {"PCL_HW_MIPI_HSI_CADATA", PCL_HW_MIPI_HSI_CADATA}, 
+  {"PCL_HW_MIPI_HSI_CAFLAG", PCL_HW_MIPI_HSI_CAFLAG}, 
+  {"PCL_HW_MIPI_HSI_CAREADY", PCL_HW_MIPI_HSI_CAREADY}, 
+  {"PCL_HW_MIPI_TRACE_CLK", PCL_HW_MIPI_TRACE_CLK}, 
+  {"PCL_HW_MIPI_TRACE_DATA0", PCL_HW_MIPI_TRACE_DATA0}, 
+  {"PCL_HW_MIPI_TRACE_DATA1", PCL_HW_MIPI_TRACE_DATA1}, 
+  {"PCL_HW_MIPI_TRACE_DATA10", PCL_HW_MIPI_TRACE_DATA10}, 
+  {"PCL_HW_MIPI_TRACE_DATA11", PCL_HW_MIPI_TRACE_DATA11}, 
+  {"PCL_HW_MIPI_TRACE_DATA12", PCL_HW_MIPI_TRACE_DATA12}, 
+  {"PCL_HW_MIPI_TRACE_DATA13", PCL_HW_MIPI_TRACE_DATA13}, 
+  {"PCL_HW_MIPI_TRACE_DATA14", PCL_HW_MIPI_TRACE_DATA14}, 
+  {"PCL_HW_MIPI_TRACE_DATA15", PCL_HW_MIPI_TRACE_DATA15}, 
+  {"PCL_HW_MIPI_TRACE_DATA2", PCL_HW_MIPI_TRACE_DATA2}, 
+  {"PCL_HW_MIPI_TRACE_DATA3", PCL_HW_MIPI_TRACE_DATA3}, 
+  {"PCL_HW_MIPI_TRACE_DATA4", PCL_HW_MIPI_TRACE_DATA4}, 
+  {"PCL_HW_MIPI_TRACE_DATA5", PCL_HW_MIPI_TRACE_DATA5}, 
+  {"PCL_HW_MIPI_TRACE_DATA6", PCL_HW_MIPI_TRACE_DATA6}, 
+  {"PCL_HW_MIPI_TRACE_DATA7", PCL_HW_MIPI_TRACE_DATA7}, 
+  {"PCL_HW_MIPI_TRACE_DATA8", PCL_HW_MIPI_TRACE_DATA8}, 
+  {"PCL_HW_MIPI_TRACE_DATA9", PCL_HW_MIPI_TRACE_DATA9}, 
+  {"PCL_HW_NAND_ALE", PCL_HW_NAND_ALE}, 
+  {"PCL_HW_NAND_CLE", PCL_HW_NAND_CLE}, 
+  {"PCL_HW_NAND_CS0", PCL_HW_NAND_CS0}, 
+  {"PCL_HW_NAND_CS1", PCL_HW_NAND_CS1}, 
+  {"PCL_HW_NAND_DQS", PCL_HW_NAND_DQS}, 
+  {"PCL_HW_NAND_IO0", PCL_HW_NAND_IO0}, 
+  {"PCL_HW_NAND_IO1", PCL_HW_NAND_IO1}, 
+  {"PCL_HW_NAND_IO2", PCL_HW_NAND_IO2}, 
+  {"PCL_HW_NAND_IO3", PCL_HW_NAND_IO3}, 
+  {"PCL_HW_NAND_IO4", PCL_HW_NAND_IO4}, 
+  {"PCL_HW_NAND_IO5", PCL_HW_NAND_IO5}, 
+  {"PCL_HW_NAND_IO6", PCL_HW_NAND_IO6}, 
+  {"PCL_HW_NAND_IO7", PCL_HW_NAND_IO7}, 
+  {"PCL_HW_NAND_RDN", PCL_HW_NAND_RDN}, 
+  {"PCL_HW_NAND_RY_BY", PCL_HW_NAND_RY_BY}, 
+  {"PCL_HW_NAND_WP", PCL_HW_NAND_WP}, 
+  {"PCL_HW_NAND_WRN", PCL_HW_NAND_WRN}, 
+  {"PCL_HW_PA_BIAS", PCL_HW_PA_BIAS}, 
+  {"PCL_HW_PA_RAMP", PCL_HW_PA_RAMP}, 
+  {"PCL_HW_PMU_CTRL_0", PCL_HW_PMU_CTRL_0}, 
+  {"PCL_HW_PMU_CTRL_1", PCL_HW_PMU_CTRL_1}, 
+  {"PCL_HW_PMU_CTRL_2", PCL_HW_PMU_CTRL_2}, 
+  {"PCL_HW_PMU_CTRL_3", PCL_HW_PMU_CTRL_3}, 
+  {"PCL_HW_PMU_SLEEP", PCL_HW_PMU_SLEEP}, 
+  {"PCL_HW_POS_FTA_FTR", PCL_HW_POS_FTA_FTR}, 
+  {"PCL_HW_PWM0", PCL_HW_PWM0}, 
+  {"PCL_HW_PWM1", PCL_HW_PWM1}, 
+  {"PCL_HW_PWM3", PCL_HW_PWM3}, 
+  {"PCL_HW_REF_CLK_EN", PCL_HW_REF_CLK_EN}, 
+  {"PCL_HW_RESET_3GRF_N", PCL_HW_RESET_3GRF_N}, 
+  {"PCL_HW_RTCK", PCL_HW_RTCK}, 
+  {"PCL_HW_RXD_TESTMUX_ANA_IO0", PCL_HW_RXD_TESTMUX_ANA_IO0}, 
+  {"PCL_HW_RXD_TESTMUX_ANA_IO1", PCL_HW_RXD_TESTMUX_ANA_IO1}, 
+  {"PCL_HW_RXD_TESTMUX_ANA_IO2", PCL_HW_RXD_TESTMUX_ANA_IO2}, 
+  {"PCL_HW_RXD_TESTMUX_ANA_IO3", PCL_HW_RXD_TESTMUX_ANA_IO3}, 
+  {"PCL_HW_RXD_TESTMUX_ANA_IO4", PCL_HW_RXD_TESTMUX_ANA_IO4}, 
+  {"PCL_HW_RXD_TESTMUX_ANA_IO5", PCL_HW_RXD_TESTMUX_ANA_IO5}, 
+  {"PCL_HW_RXD_TESTMUX_ANA_IO6", PCL_HW_RXD_TESTMUX_ANA_IO6}, 
+  {"PCL_HW_RXD_TESTMUX_ANA_IO7", PCL_HW_RXD_TESTMUX_ANA_IO7}, 
+  {"PCL_HW_RXD_TESTMUX_ANA_IO8", PCL_HW_RXD_TESTMUX_ANA_IO8}, 
+  {"PCL_HW_RXD_TESTMUX_ANA_IO9", PCL_HW_RXD_TESTMUX_ANA_IO9}, 
+  {"PCL_HW_SDIO_CLK", PCL_HW_SDIO_CLK}, 
+  {"PCL_HW_SDIO_CMD", PCL_HW_SDIO_CMD}, 
+  {"PCL_HW_SDIO_DAT0", PCL_HW_SDIO_DAT0}, 
+  {"PCL_HW_SDIO_DAT1", PCL_HW_SDIO_DAT1}, 
+  {"PCL_HW_SDIO_DAT2", PCL_HW_SDIO_DAT2}, 
+  {"PCL_HW_SDIO_DAT3", PCL_HW_SDIO_DAT3}, 
+  {"PCL_HW_SDIO_RESET", PCL_HW_SDIO_RESET}, 
+  {"PCL_HW_SDMMC_CARD_DETECT", PCL_HW_SDMMC_CARD_DETECT}, 
+  {"PCL_HW_SDMMC_CLK", PCL_HW_SDMMC_CLK}, 
+  {"PCL_HW_SDMMC_CMD", PCL_HW_SDMMC_CMD}, 
+  {"PCL_HW_SDMMC_DAT0", PCL_HW_SDMMC_DAT0}, 
+  {"PCL_HW_SDMMC_DAT1", PCL_HW_SDMMC_DAT1}, 
+  {"PCL_HW_SDMMC_DAT2", PCL_HW_SDMMC_DAT2}, 
+  {"PCL_HW_SDMMC_DAT3", PCL_HW_SDMMC_DAT3}, 
+  {"PCL_HW_SDMMC_RESET", PCL_HW_SDMMC_RESET}, 
+  {"PCL_HW_SIGMON0", PCL_HW_SIGMON0}, 
+  {"PCL_HW_SIGMON1", PCL_HW_SIGMON1}, 
+  {"PCL_HW_SIGMON2", PCL_HW_SIGMON2}, 
+  {"PCL_HW_SIGMON3", PCL_HW_SIGMON3}, 
+  {"PCL_HW_SIGMON4", PCL_HW_SIGMON4}, 
+  {"PCL_HW_SPI_CLK", PCL_HW_SPI_CLK}, 
+  {"PCL_HW_SPI_DRW", PCL_HW_SPI_DRW}, 
+  {"PCL_HW_SPI_SS", PCL_HW_SPI_SS}, 
+  {"PCL_HW_SYS_CLK_EN", PCL_HW_SYS_CLK_EN}, 
+  {"PCL_HW_TCXO_REQ", PCL_HW_TCXO_REQ}, 
+  {"PCL_HW_TDI", PCL_HW_TDI}, 
+  {"PCL_HW_TDO", PCL_HW_TDO}, 
+  {"PCL_HW_TESTSIG1", PCL_HW_TESTSIG1}, 
+  {"PCL_HW_TESTSIG2", PCL_HW_TESTSIG2}, 
+  {"PCL_HW_TESTSIG3", PCL_HW_TESTSIG3}, 
+  {"PCL_HW_TESTSIG4", PCL_HW_TESTSIG4}, 
+  {"PCL_HW_TESTSIG5", PCL_HW_TESTSIG5}, 
+  {"PCL_HW_TEST_RXTXPATH0", PCL_HW_TEST_RXTXPATH0}, 
+  {"PCL_HW_TEST_RXTXPATH1", PCL_HW_TEST_RXTXPATH1}, 
+  {"PCL_HW_TEST_RXTXPATH10", PCL_HW_TEST_RXTXPATH10}, 
+  {"PCL_HW_TEST_RXTXPATH11", PCL_HW_TEST_RXTXPATH11}, 
+  {"PCL_HW_TEST_RXTXPATH12", PCL_HW_TEST_RXTXPATH12}, 
+  {"PCL_HW_TEST_RXTXPATH13", PCL_HW_TEST_RXTXPATH13}, 
+  {"PCL_HW_TEST_RXTXPATH14", PCL_HW_TEST_RXTXPATH14}, 
+  {"PCL_HW_TEST_RXTXPATH15", PCL_HW_TEST_RXTXPATH15}, 
+  {"PCL_HW_TEST_RXTXPATH2", PCL_HW_TEST_RXTXPATH2}, 
+  {"PCL_HW_TEST_RXTXPATH3", PCL_HW_TEST_RXTXPATH3}, 
+  {"PCL_HW_TEST_RXTXPATH4", PCL_HW_TEST_RXTXPATH4}, 
+  {"PCL_HW_TEST_RXTXPATH5", PCL_HW_TEST_RXTXPATH5}, 
+  {"PCL_HW_TEST_RXTXPATH6", PCL_HW_TEST_RXTXPATH6}, 
+  {"PCL_HW_TEST_RXTXPATH7", PCL_HW_TEST_RXTXPATH7}, 
+  {"PCL_HW_TEST_RXTXPATH8", PCL_HW_TEST_RXTXPATH8}, 
+  {"PCL_HW_TEST_RXTXPATH9", PCL_HW_TEST_RXTXPATH9}, 
+  {"PCL_HW_TEST_RXTXPATH_CLK", PCL_HW_TEST_RXTXPATH_CLK}, 
+  {"PCL_HW_TEST_RXTXPATH_CTL", PCL_HW_TEST_RXTXPATH_CTL}, 
+  {"PCL_HW_TRACE_ACDATA", PCL_HW_TRACE_ACDATA}, 
+  {"PCL_HW_TRACE_ACFLAG", PCL_HW_TRACE_ACFLAG}, 
+  {"PCL_HW_TRACE_ACREADY", PCL_HW_TRACE_ACREADY}, 
+  {"PCL_HW_TRACE_CADATA", PCL_HW_TRACE_CADATA}, 
+  {"PCL_HW_TRACE_CAFLAG", PCL_HW_TRACE_CAFLAG}, 
+  {"PCL_HW_TRACE_CAREADY", PCL_HW_TRACE_CAREADY}, 
+  {"PCL_HW_T_OUT0", PCL_HW_T_OUT0}, 
+  {"PCL_HW_T_OUT1", PCL_HW_T_OUT1}, 
+  {"PCL_HW_T_OUT2", PCL_HW_T_OUT2}, 
+  {"PCL_HW_T_OUT4", PCL_HW_T_OUT4}, 
+  {"PCL_HW_T_OUT5", PCL_HW_T_OUT5}, 
+  {"PCL_HW_USIF1_CSI_N", PCL_HW_USIF1_CSI_N}, 
+  {"PCL_HW_USIF1_CSO0", PCL_HW_USIF1_CSO0}, 
+  {"PCL_HW_USIF1_CSO1", PCL_HW_USIF1_CSO1}, 
+  {"PCL_HW_USIF1_CTS_N", PCL_HW_USIF1_CTS_N}, 
+  {"PCL_HW_USIF1_RTS_N", PCL_HW_USIF1_RTS_N}, 
+  {"PCL_HW_USIF1_RXD_MRST", PCL_HW_USIF1_RXD_MRST}, 
+  {"PCL_HW_USIF1_SCLK", PCL_HW_USIF1_SCLK}, 
+  {"PCL_HW_USIF1_TXD_MTSR", PCL_HW_USIF1_TXD_MTSR}, 
+  {"PCL_HW_USIF2_CSI_N", PCL_HW_USIF2_CSI_N}, 
+  {"PCL_HW_USIF2_CSO0", PCL_HW_USIF2_CSO0}, 
+  {"PCL_HW_USIF2_CSO1", PCL_HW_USIF2_CSO1}, 
+  {"PCL_HW_USIF2_CTS_N", PCL_HW_USIF2_CTS_N}, 
+  {"PCL_HW_USIF2_RTS_N", PCL_HW_USIF2_RTS_N}, 
+  {"PCL_HW_USIF2_RXD_MRST", PCL_HW_USIF2_RXD_MRST}, 
+  {"PCL_HW_USIF2_SCLK", PCL_HW_USIF2_SCLK}, 
+  {"PCL_HW_USIF2_TXD_MTSR", PCL_HW_USIF2_TXD_MTSR}, 
+  {"PCL_HW_USIF5_RXD_MRST", PCL_HW_USIF5_RXD_MRST}, 
+  {"PCL_HW_USIF5_TXD_MTSR", PCL_HW_USIF5_TXD_MTSR}, 
+  {"PCL_HW_USIRFSEQGP0_3G", PCL_HW_USIRFSEQGP0_3G}, 
+  {"PCL_HW_USIRFSEQGP1_3G", PCL_HW_USIRFSEQGP1_3G}, 
+  {"PCL_HW_USIRFSEQGP2_3G", PCL_HW_USIRFSEQGP2_3G}, 
+  {"PCL_HW_USIRFSEQGP3_3G", PCL_HW_USIRFSEQGP3_3G}, 
+  {"PCL_HW_USI_T_IN_TIME_EXT", PCL_HW_USI_T_IN_TIME_EXT}, 
+  {"PCL_HW_VSPI", PCL_HW_VSPI}, 
+  {"PCL_HW_WLAN_ANA_TEST_IO0", PCL_HW_WLAN_ANA_TEST_IO0}, 
+  {"PCL_HW_WLAN_ANA_TEST_IO1", PCL_HW_WLAN_ANA_TEST_IO1}, 
+  {"PCL_HW_WLAN_ANA_TEST_IO2", PCL_HW_WLAN_ANA_TEST_IO2}, 
+  {"PCL_HW_WLAN_ANA_TEST_IO3", PCL_HW_WLAN_ANA_TEST_IO3}, 
+  {"PCL_HW_WLAN_ANA_TEST_IO4", PCL_HW_WLAN_ANA_TEST_IO4}, 
+  {"PCL_HW_WLAN_GPIO0", PCL_HW_WLAN_GPIO0}, 
+  {"PCL_HW_WLAN_GPIO1", PCL_HW_WLAN_GPIO1}, 
+  {"PCL_HW_WLAN_GPIO2", PCL_HW_WLAN_GPIO2}, 
+  {"PCL_HW_WLAN_GPIO3", PCL_HW_WLAN_GPIO3}, 
+  {"PCL_HW_WLAN_GPIO4", PCL_HW_WLAN_GPIO4}, 
+  {"PCL_HW_WLAN_GPIO5", PCL_HW_WLAN_GPIO5}, 
+  {"PCL_HW_WLAN_test_bus_1", PCL_HW_WLAN_test_bus_1}, 
+  {"PCL_HW_WLAN_test_bus_10", PCL_HW_WLAN_test_bus_10}, 
+  {"PCL_HW_WLAN_test_bus_11", PCL_HW_WLAN_test_bus_11}, 
+  {"PCL_HW_WLAN_test_bus_12", PCL_HW_WLAN_test_bus_12}, 
+  {"PCL_HW_WLAN_test_bus_2", PCL_HW_WLAN_test_bus_2}, 
+  {"PCL_HW_WLAN_test_bus_3", PCL_HW_WLAN_test_bus_3}, 
+  {"PCL_HW_WLAN_test_bus_4", PCL_HW_WLAN_test_bus_4}, 
+  {"PCL_HW_WLAN_test_bus_5", PCL_HW_WLAN_test_bus_5}, 
+  {"PCL_HW_WLAN_test_bus_6", PCL_HW_WLAN_test_bus_6}, 
+  {"PCL_HW_WLAN_test_bus_7", PCL_HW_WLAN_test_bus_7}, 
+  {"PCL_HW_WLAN_test_bus_8", PCL_HW_WLAN_test_bus_8}, 
+  {"PCL_HW_WLAN_test_bus_9", PCL_HW_WLAN_test_bus_9}, 
+  {"PCL_HW_WUP_DBB", PCL_HW_WUP_DBB}, 
+}; 
+
+#endif /* DOXYGEN_SKIP */
+
+
+#endif // _PCL_GTI_CUST_INTERNAL_CFG_H
diff --git a/mhw_drv_src/core_drivers/pcl/src/board_sf_3gx/pcl_hal_cfg.h b/mhw_drv_src/core_drivers/pcl/src/board_sf_3gx/pcl_hal_cfg.h
new file mode 100644
index 0000000..f2dd10b
--- /dev/null
+++ b/mhw_drv_src/core_drivers/pcl/src/board_sf_3gx/pcl_hal_cfg.h
@@ -0,0 +1,2004 @@
+/* ----------------------------------------------------------------------
+ * Copyright (C) 2007 - 2008 Infineon Technologies AG.                   
+ * All rights reserved.                                                  
+ * ----------------------------------------------------------------------
+ * This document contains proprietary information belonging to Infineon  
+ * Technologies AG. Passing on and copying of this document, use and     
+ * communication of its contents is not permitted without prior written  
+ * authorization.                                                        
+ *                                                                       
+ * Revision Information:                                                 
+ *    File name:                                                         
+ *    Version:                                                           
+ *    Date:                                                              
+ * ----------------------------------------------------------------------
+ */                                                                      
+
+/*
+ * ----------------------------------------------------------------------
+ *  This file is automatically generated from the portlist (EXCEL-file). 
+ *                          Do NOT edit!!!
+ * ----------------------------------------------------------------------
+ */
+
+
+
+/* file generated: Tue Mar 24 11:16:57 2015 
+ * arguments used: xgold.csv agold.csv pcl_extract_new.init
+ */
+
+#if PCL_GENERATION_TIME_STAMP != 1427167017
+# error pcl_hal_cfg.h does not match pcl_driverif_cfg.h - different generation time
+#endif
+
+const T_PCL_HAL_CFG pcl_hal_cfg[/*PCL_SYMBOLIC_NAMES_LAST_ELEMENT+1*/] = {
+	/* PCL_PAD_3G_PA_DCDC_EN (0) */
+	{ 106, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_ALERT_N (1) */
+	{ 107, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_AUDIO_SYNC_OUT_AGOLD (2) */
+	{ 32800, // GPIO_032
+		{	{	PCL_HW_AUDIO_SYNC_OUT,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_BT_EXT_RESET_N_AGOLD (3) */
+	{ 32799, // GPIO_031
+		{	{	PCL_HW_BT_EXT_RESET_N,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(3) | PCL_OS(0), },
+			{	PCL_HW_BT_EXT_RESET_N,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(3) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_BT_FWDBG_TXD_AGOLD (4) */
+	{ 32772, // GPIO_004
+		{	{	PCL_HW_BT_FWDBG_TXD,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(3), },
+			{	PCL_HW_BT_FWDBG_TXD,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(3), },
+			{	PCL_HW_GPIO1_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_BT_GPO0_AGOLD (5) */
+	{ 32768, // GPIO_000
+		{	{	PCL_HW_BT_GPO0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(3), },
+			{	PCL_HW_BT_GPO0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(3), },
+			{	PCL_HW_VSPI,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_BT_GPO1_AGOLD (6) */
+	{ 32769, // GPIO_001
+		{	{	PCL_HW_BT_GPO1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(3), },
+			{	PCL_HW_BT_GPO1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(3), },
+			{	PCL_HW_SPI_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_BT_GPO2_AGOLD (7) */
+	{ 32770, // GPIO_002
+		{	{	PCL_HW_BT_GPO2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(3), },
+			{	PCL_HW_BT_GPO2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(3), },
+			{	PCL_HW_SPI_SS,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_BT_PCM_CLK_AGOLD (8) */
+	{ 32775, // GPIO_007
+		{	{	PCL_HW_BT_PCM_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_BT_PCM_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_GPIO4_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_BT_PCM_FR_AGOLD (9) */
+	{ 32776, // GPIO_008
+		{	{	PCL_HW_BT_PCM_FR,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_BT_PCM_FR,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_GPIO5_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_BT_PCM_IN_AGOLD (10) */
+	{ 32774, // GPIO_006
+		{	{	PCL_HW_BT_PCM_IN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), },
+			{	PCL_HW_BT_PCM_IN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), },
+			{	PCL_HW_GPIO3_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_BT_PCM_OUT_AGOLD (11) */
+	{ 32773, // GPIO_005
+		{	{	PCL_HW_BT_PCM_OUT,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), },
+			{	PCL_HW_BT_PCM_OUT,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), },
+			{	PCL_HW_GPIO2_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_BT_RF_ANA_0_AGOLD (12) */
+	{ 32794, // GPIO_026
+		{	{	PCL_HW_BT_RF_ANA_0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_BT_RF_ANA_0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_BT_RF_ANA_1_AGOLD (13) */
+	{ 32797, // GPIO_029
+		{	{	PCL_HW_BT_RF_ANA_1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_BT_RF_ANA_1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_DAP0,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), }, }, },
+	/* PCL_PAD_BT_RF_ANA_2_AGOLD (14) */
+	{ 32798, // GPIO_030
+		{	{	PCL_HW_BT_RF_ANA_2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_BT_RF_ANA_2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_DAP1,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), }, }, },
+	/* PCL_PAD_BT_RF_ANA_3_AGOLD (15) */
+	{ 32796, // GPIO_028
+		{	{	PCL_HW_BT_RF_ANA_3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_BT_RF_ANA_3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_BT_TST_IF3_AGOLD (16) */
+	{ 32808, // GPIO_040
+		{	{	PCL_HW_BT_TST_IF3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(3) | PCL_OS(3), },
+			{	PCL_HW_BT_TST_IF3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(3) | PCL_OS(3), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_BT_TST_IF4_AGOLD (17) */
+	{ 32809, // GPIO_041
+		{	{	PCL_HW_BT_TST_IF4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(3) | PCL_OS(3), },
+			{	PCL_HW_BT_TST_IF4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(3) | PCL_OS(3), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_BT_TST_IF5_AGOLD (18) */
+	{ 32810, // GPIO_042
+		{	{	PCL_HW_BT_TST_IF5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(3) | PCL_OS(3), },
+			{	PCL_HW_BT_TST_IF5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(3) | PCL_OS(3), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_BT_UART_CTS_AGOLD (19) */
+	{ 32781, // GPIO_013
+		{	{	PCL_HW_BT_UART_CTS,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_BT_UART_CTS,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_BT_UART_RTS_AGOLD (20) */
+	{ 32782, // GPIO_014
+		{	{	PCL_HW_BT_UART_RTS,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_BT_UART_RTS,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_BT_UART_RXD_AGOLD (21) */
+	{ 32780, // GPIO_012
+		{	{	PCL_HW_BT_UART_RXD,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_BT_UART_RXD,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_BT_UART_TXD_AGOLD (22) */
+	{ 32783, // GPIO_015
+		{	{	PCL_HW_BT_UART_TXD,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_BT_UART_TXD,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_BT_WAKEUP_HOST_AGOLD (23) */
+	{ 32802, // GPIO_034
+		{	{	PCL_HW_BT_WAKEUP_HOST,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_BT_WAKEUP_HOST,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_BT_WLAN_ACTIVE_AGOLD (24) */
+	{ 32800, // GPIO_032
+		{	{	PCL_HW_BT_WLAN_ACTIVE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_BT_WLAN_ACTIVE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_CABC_AGOLD (25) */
+	{ 32812, // GPIO_044
+		{	{	PCL_HW_CABC,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_CC1_CLK (26) */
+	{ 92, // GPIO_092
+		{	{	PCL_HW_CC1_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_CC1_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_CC1_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_CC1_IN (27) */
+	{ 36, // GPIO_036
+		{	{	PCL_HW_CC1_IN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), },
+			{	PCL_HW_CC1_IN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), },
+			{	PCL_HW_CC1_IN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), }, }, },
+	/* PCL_PAD_CC1_IO (28) */
+	{ 90, // GPIO_090
+		{	{	PCL_HW_CC1_IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_CC1_IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_CC1_IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_CC1_RST (29) */
+	{ 91, // GPIO_091
+		{	{	PCL_HW_CC1_RST,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_CC1_RST,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_CC1_RST,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_CC2_CLK (30) */
+	{ 95, // GPIO_095
+		{	{	PCL_HW_CC2_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_CC2_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_CC2_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_CC2_IN (31) */
+	{ 15, // GPIO_015
+		{	{	PCL_HW_CC2_IN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(5) | PCL_OS(0), },
+			{	PCL_HW_CC2_IN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(5) | PCL_OS(0), },
+			{	PCL_HW_CC2_IN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(5) | PCL_OS(0), }, }, },
+	/* PCL_PAD_CC2_IO (32) */
+	{ 93, // GPIO_093
+		{	{	PCL_HW_CC2_IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_CC2_IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_CC2_IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_CC2_RST (33) */
+	{ 94, // GPIO_094
+		{	{	PCL_HW_CC2_RST,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_CC2_RST,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_CC2_RST,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_CHGRESET_AGOLD (34) */
+	{ 32802, // GPIO_034
+		{	{	PCL_HW_CHGRESET,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_CIF_FL_TRIG_OUT (35) */
+	{ 108, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_CLK (36) */
+	{ 109, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_CLKOUT2 (37) */
+	{ 105, // GPIO_105
+		{	{	PCL_HW_CLKOUT2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_CMP_I2C_INT (38) */
+	{ 110, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_CODEC_INT_n (39) */
+	{ 111, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_DAP0_AGOLD (40) */
+	{ 32797, // GPIO_029
+		{	{	PCL_HW_DAP0,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), },
+			{	PCL_HW_DAP0,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), },
+			{	PCL_HW_DAP0,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), }, }, },
+	/* PCL_PAD_DAP1_AGOLD (41) */
+	{ 32798, // GPIO_030
+		{	{	PCL_HW_DAP1,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), },
+			{	PCL_HW_DAP1,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), },
+			{	PCL_HW_DAP1,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), }, }, },
+	/* PCL_PAD_DIF_D0 (42) */
+	{ 44, // GPIO_044
+		{	{	PCL_HW_DIF_D0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D1 (43) */
+	{ 45, // GPIO_045
+		{	{	PCL_HW_DIF_D1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D10 (44) */
+	{ 60, // GPIO_060
+		{	{	PCL_HW_DIF_D10,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D10,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EINT6,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), }, }, },
+	/* PCL_PAD_DIF_D11 (45) */
+	{ 61, // GPIO_061
+		{	{	PCL_HW_DIF_D11,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D11,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EINT13,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(0), }, }, },
+	/* PCL_PAD_DIF_D12 (46) */
+	{ 62, // GPIO_062
+		{	{	PCL_HW_DIF_D12,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D12,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D13 (47) */
+	{ 63, // GPIO_063
+		{	{	PCL_HW_DIF_D13,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D13,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D14 (48) */
+	{ 64, // GPIO_064
+		{	{	PCL_HW_DIF_D14,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D14,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D15 (49) */
+	{ 65, // GPIO_065
+		{	{	PCL_HW_DIF_D15,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D15,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D16 (50) */
+	{ 66, // GPIO_066
+		{	{	PCL_HW_DIF_D16,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D16,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D17 (51) */
+	{ 67, // GPIO_067
+		{	{	PCL_HW_DIF_D17,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D17,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D18 (52) */
+	{ 68, // GPIO_068
+		{	{	PCL_HW_DIF_D18,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D18,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D19 (53) */
+	{ 69, // GPIO_069
+		{	{	PCL_HW_DIF_D19,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D19,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D2 (54) */
+	{ 46, // GPIO_046
+		{	{	PCL_HW_DIF_D2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D20 (55) */
+	{ 70, // GPIO_070
+		{	{	PCL_HW_DIF_D20,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D20,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D21 (56) */
+	{ 71, // GPIO_071
+		{	{	PCL_HW_DIF_D21,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D21,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D22 (57) */
+	{ 72, // GPIO_072
+		{	{	PCL_HW_DIF_D22,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D22,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EINT9,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), }, }, },
+	/* PCL_PAD_DIF_D23 (58) */
+	{ 73, // GPIO_073
+		{	{	PCL_HW_DIF_D23,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D23,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D3 (59) */
+	{ 47, // GPIO_047
+		{	{	PCL_HW_DIF_D3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D4 (60) */
+	{ 48, // GPIO_048
+		{	{	PCL_HW_DIF_D4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D5 (61) */
+	{ 49, // GPIO_049
+		{	{	PCL_HW_DIF_D5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D6 (62) */
+	{ 50, // GPIO_050
+		{	{	PCL_HW_DIF_D6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_D7 (63) */
+	{ 51, // GPIO_051
+		{	{	PCL_HW_DIF_D7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_KP_IN6,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(0), }, }, },
+	/* PCL_PAD_DIF_D8 (64) */
+	{ 52, // GPIO_052
+		{	{	PCL_HW_DIF_D8,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D8,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_KP_IN7,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), }, }, },
+	/* PCL_PAD_DIF_D9 (65) */
+	{ 56, // GPIO_056
+		{	{	PCL_HW_DIF_D9,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_D9,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_DATA_EN (66) */
+	{ 59, // GPIO_059
+		{	{	PCL_HW_DIF_DATA_EN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_DATA_EN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_DCLK (67) */
+	{ 54, // GPIO_054
+		{	{	PCL_HW_DIF_DCLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_DCLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_HSYNC (68) */
+	{ 57, // GPIO_057
+		{	{	PCL_HW_DIF_HSYNC,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_HSYNC,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_KP_IN7 (69) */
+	{ 53, // GPIO_053
+		{	{	PCL_HW_DIF_KP_IN7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_KP_IN7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EINT0,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), }, }, },
+	/* PCL_PAD_DIF_PWM2 (70) */
+	{ 55, // GPIO_055
+		{	{	PCL_HW_DIF_PWM2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_PWM2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_DIF_VSYNC (71) */
+	{ 58, // GPIO_058
+		{	{	PCL_HW_DIF_VSYNC,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_DIF_VSYNC,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EINT2,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(0), }, }, },
+	/* PCL_PAD_DPLL_FP10_AGOLD (72) */
+	{ 32779, // GPIO_011
+		{	{	PCL_HW_DPLL_FP10,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_DPLL_FP10,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_PA_RAMP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), }, }, },
+	/* PCL_PAD_DPLL_FP5_AGOLD (73) */
+	{ 32778, // GPIO_010
+		{	{	PCL_HW_DPLL_FP5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_DPLL_FP5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_PA_BIAS,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), }, }, },
+	/* PCL_PAD_DSPIN1 (74) */
+	{ 112, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_EINT (75) */
+	{ 113, // LOG_IO
+		{	{	PCL_HW_EINT1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EINT1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_EINT16 (76) */
+	{ 114, // LOG_IO
+		{	{	PCL_HW_EINT16,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EINT16,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_EINT17 (77) */
+	{ 115, // LOG_IO
+		{	{	PCL_HW_EINT17,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EINT17,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_EINT18 (78) */
+	{ 116, // LOG_IO
+		{	{	PCL_HW_EINT18,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EINT18,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_EINT19 (79) */
+	{ 117, // LOG_IO
+		{	{	PCL_HW_EINT19,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EINT19,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_EINT20 (80) */
+	{ 118, // LOG_IO
+		{	{	PCL_HW_EINT20,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EINT20,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_EINT21 (81) */
+	{ 119, // LOG_IO
+		{	{	PCL_HW_EINT21,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EINT21,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_EINT22 (82) */
+	{ 120, // LOG_IO
+		{	{	PCL_HW_EINT22,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EINT22,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_EINT5 (83) */
+	{ 50, // GPIO_050
+		{	{	PCL_HW_EINT5,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(3) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EINT6 (84) */
+	{ 60, // GPIO_060
+		{	{	PCL_HW_EINT6,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), },
+			{	PCL_HW_EINT6,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), },
+			{	PCL_HW_EINT6,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), }, }, },
+	/* PCL_PAD_EINT8 (85) */
+	{ 63, // GPIO_063
+		{	{	PCL_HW_EINT8,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(5) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EINT9 (86) */
+	{ 72, // GPIO_072
+		{	{	PCL_HW_EINT9,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), },
+			{	PCL_HW_EINT9,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), },
+			{	PCL_HW_EINT9,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), }, }, },
+	/* PCL_PAD_EMMC_CLK (87) */
+	{ 25, // GPIO_025
+		{	{	PCL_HW_EMMC_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EMMC_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EMMC_CMD (88) */
+	{ 20, // GPIO_020
+		{	{	PCL_HW_EMMC_CMD,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EMMC_CMD,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EMMC_CMD_OPEN_DRAIN (89) */
+	{ 20, // GPIO_020
+		{	{	PCL_HW_EMMC_CMD,  PCL_ENABLE | PCL_PU | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EMMC_CMD,  PCL_ENABLE | PCL_PU | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EMMC_DAT0 (90) */
+	{ 21, // GPIO_021
+		{	{	PCL_HW_EMMC_DAT0,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EMMC_DAT0,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EMMC_DAT1 (91) */
+	{ 22, // GPIO_022
+		{	{	PCL_HW_EMMC_DAT1,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EMMC_DAT1,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EMMC_DAT2 (92) */
+	{ 23, // GPIO_023
+		{	{	PCL_HW_EMMC_DAT2,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EMMC_DAT2,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EMMC_DAT3 (93) */
+	{ 24, // GPIO_024
+		{	{	PCL_HW_EMMC_DAT3,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EMMC_DAT3,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EMMC_DAT4 (94) */
+	{ 27, // GPIO_027
+		{	{	PCL_HW_EMMC_DAT4,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EMMC_DAT4,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EMMC_DAT5 (95) */
+	{ 28, // GPIO_028
+		{	{	PCL_HW_EMMC_DAT5,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EMMC_DAT5,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EMMC_DAT6 (96) */
+	{ 29, // GPIO_029
+		{	{	PCL_HW_EMMC_DAT6,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EMMC_DAT6,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EMMC_DAT7 (97) */
+	{ 30, // GPIO_030
+		{	{	PCL_HW_EMMC_DAT7,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_EMMC_DAT7,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EMMC_RESET (98) */
+	{ 26, // GPIO_026
+		{	{	PCL_HW_EMMC_RESET,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_EMMC_RESET,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_ETM7_PIPESTAT0 (99) */
+	{ 55, // GPIO_055
+		{	{	PCL_HW_ETM7_PIPESTAT0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_ETM7_PIPESTAT0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_ETM7_PIPESTAT1 (100) */
+	{ 44, // GPIO_044
+		{	{	PCL_HW_ETM7_PIPESTAT1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_ETM7_PIPESTAT1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_ETM7_PIPESTAT2 (101) */
+	{ 45, // GPIO_045
+		{	{	PCL_HW_ETM7_PIPESTAT2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_ETM7_PIPESTAT2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_ETM7_TRACECLK (102) */
+	{ 53, // GPIO_053
+		{	{	PCL_HW_ETM7_TRACECLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_ETM7_TRACECLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_EINT0,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), }, }, },
+	/* PCL_PAD_ETM7_TRACEPKT0 (103) */
+	{ 47, // GPIO_047
+		{	{	PCL_HW_ETM7_TRACEPKT0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_ETM7_TRACEPKT0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_ETM7_TRACEPKT1 (104) */
+	{ 48, // GPIO_048
+		{	{	PCL_HW_ETM7_TRACEPKT1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_ETM7_TRACEPKT1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_ETM7_TRACEPKT2 (105) */
+	{ 49, // GPIO_049
+		{	{	PCL_HW_ETM7_TRACEPKT2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_ETM7_TRACEPKT2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_ETM7_TRACEPKT3 (106) */
+	{ 50, // GPIO_050
+		{	{	PCL_HW_ETM7_TRACEPKT3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_ETM7_TRACEPKT3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_ETM7_TRACEPKT4 (107) */
+	{ 51, // GPIO_051
+		{	{	PCL_HW_ETM7_TRACEPKT4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_ETM7_TRACEPKT4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_KP_IN6,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(0), }, }, },
+	/* PCL_PAD_ETM7_TRACEPKT5 (108) */
+	{ 52, // GPIO_052
+		{	{	PCL_HW_ETM7_TRACEPKT5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_ETM7_TRACEPKT5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_KP_IN7,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), }, }, },
+	/* PCL_PAD_ETM7_TRACEPKT6 (109) */
+	{ 54, // GPIO_054
+		{	{	PCL_HW_ETM7_TRACEPKT6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_ETM7_TRACEPKT6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_ETM7_TRACEPKT7 (110) */
+	{ 56, // GPIO_056
+		{	{	PCL_HW_ETM7_TRACEPKT7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_ETM7_TRACEPKT7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_ETM7_TRACESYNC (111) */
+	{ 46, // GPIO_046
+		{	{	PCL_HW_ETM7_TRACESYNC,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_ETM7_TRACESYNC,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EVCO_AGOLD (112) */
+	{ 32781, // GPIO_013
+		{	{	PCL_HW_EVCO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_EXT_LNA_CTRL_AGOLD (113) */
+	{ 32780, // GPIO_012
+		{	{	PCL_HW_EXT_LNA_CTRL,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_FMR_ANA_TO_BUMP_AGOLD (114) */
+	{ 32802, // GPIO_034
+		{	{	PCL_HW_FMR_ANA_TO_BUMP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_FMR_ANA_TO_BUMP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_FSYS2_EN_AGOLD (115) */
+	{ 32811, // GPIO_043
+		{	{	PCL_HW_FSYS2_EN,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_ANA_TEST_IO1_AGOLD (116) */
+	{ 32783, // GPIO_015
+		{	{	PCL_HW_GNSS_ANA_TEST_IO1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_GNSS_ANA_TEST_IO1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_ANA_TEST_IO2_AGOLD (117) */
+	{ 32782, // GPIO_014
+		{	{	PCL_HW_GNSS_ANA_TEST_IO2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_GNSS_ANA_TEST_IO2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_DSP_JTAG_TCK_AGOLD (118) */
+	{ 32810, // GPIO_042
+		{	{	PCL_HW_GNSS_DSP_JTAG_TCK,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), },
+			{	PCL_HW_GNSS_DSP_JTAG_TCK,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_DSP_JTAG_TDI_AGOLD (119) */
+	{ 32809, // GPIO_041
+		{	{	PCL_HW_GNSS_DSP_JTAG_TDI,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), },
+			{	PCL_HW_GNSS_DSP_JTAG_TDI,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_DSP_JTAG_TDO_AGOLD (120) */
+	{ 32808, // GPIO_040
+		{	{	PCL_HW_GNSS_DSP_JTAG_TDO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GNSS_DSP_JTAG_TDO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_DSP_JTAG_TMS_AGOLD (121) */
+	{ 32799, // GPIO_031
+		{	{	PCL_HW_GNSS_DSP_JTAG_TMS,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), },
+			{	PCL_HW_GNSS_DSP_JTAG_TMS,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_EXT_DUTY_CYCLE_AGOLD (122) */
+	{ 32783, // GPIO_015
+		{	{	PCL_HW_GNSS_EXT_DUTY_CYCLE,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_FTA_AGOLD (123) */
+	{ 32782, // GPIO_014
+		{	{	PCL_HW_GNSS_FTA,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_GPIO0_AGOLD (124) */
+	{ 32768, // GPIO_000
+		{	{	PCL_HW_GNSS_GPIO0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_VSPI,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GNSS_GPIO10_AGOLD (125) */
+	{ 32800, // GPIO_032
+		{	{	PCL_HW_GNSS_GPIO10,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO10,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_GPIO11_AGOLD (126) */
+	{ 32802, // GPIO_034
+		{	{	PCL_HW_GNSS_GPIO11,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(3) | PCL_OS(3), },
+			{	PCL_HW_GNSS_GPIO11,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(3) | PCL_OS(3), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_GPIO12_AGOLD (127) */
+	{ 32812, // GPIO_044
+		{	{	PCL_HW_GNSS_GPIO12,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO12,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_GPIO13_AGOLD (128) */
+	{ 32773, // GPIO_005
+		{	{	PCL_HW_GNSS_GPIO13,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO13,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO2_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GNSS_GPIO14_AGOLD (129) */
+	{ 32774, // GPIO_006
+		{	{	PCL_HW_GNSS_GPIO14,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO14,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO3_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GNSS_GPIO15_AGOLD (130) */
+	{ 32775, // GPIO_007
+		{	{	PCL_HW_GNSS_GPIO15,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO15,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO4_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GNSS_GPIO16_AGOLD (131) */
+	{ 32776, // GPIO_008
+		{	{	PCL_HW_GNSS_GPIO16,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO16,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO5_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GNSS_GPIO17_AGOLD (132) */
+	{ 32777, // GPIO_009
+		{	{	PCL_HW_GNSS_GPIO17,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO17,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO6_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GNSS_GPIO18_AGOLD (133) */
+	{ 32778, // GPIO_010
+		{	{	PCL_HW_GNSS_GPIO18,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO18,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_PA_BIAS,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), }, }, },
+	/* PCL_PAD_GNSS_GPIO19_AGOLD (134) */
+	{ 32779, // GPIO_011
+		{	{	PCL_HW_GNSS_GPIO19,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO19,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_PA_RAMP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), }, }, },
+	/* PCL_PAD_GNSS_GPIO1_AGOLD (135) */
+	{ 32769, // GPIO_001
+		{	{	PCL_HW_GNSS_GPIO1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_SPI_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GNSS_GPIO2_AGOLD (136) */
+	{ 32770, // GPIO_002
+		{	{	PCL_HW_GNSS_GPIO2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_SPI_SS,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GNSS_GPIO3_AGOLD (137) */
+	{ 32771, // GPIO_003
+		{	{	PCL_HW_GNSS_GPIO3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_SPI_DRW,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GNSS_GPIO4_AGOLD (138) */
+	{ 32772, // GPIO_004
+		{	{	PCL_HW_GNSS_GPIO4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_GPIO4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO1_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GNSS_GPIO5_AGOLD (139) */
+	{ 32794, // GPIO_026
+		{	{	PCL_HW_GNSS_GPIO5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GNSS_GPIO5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_GPIO6_AGOLD (140) */
+	{ 32795, // GPIO_027
+		{	{	PCL_HW_GNSS_GPIO6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GNSS_GPIO6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_GPIO7_AGOLD (141) */
+	{ 32796, // GPIO_028
+		{	{	PCL_HW_GNSS_GPIO7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GNSS_GPIO7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GNSS_GPIO8_AGOLD (142) */
+	{ 32797, // GPIO_029
+		{	{	PCL_HW_GNSS_GPIO8,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GNSS_GPIO8,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_DAP0,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), }, }, },
+	/* PCL_PAD_GNSS_GPIO9_AGOLD (143) */
+	{ 32798, // GPIO_030
+		{	{	PCL_HW_GNSS_GPIO9,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GNSS_GPIO9,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_DAP1,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), }, }, },
+	/* PCL_PAD_GNSS_UART1_TXD_AGOLD (144) */
+	{ 32811, // GPIO_043
+		{	{	PCL_HW_GNSS_UART1_TXD,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GNSS_UART1_TXD,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO1_3GRF_AGOLD (145) */
+	{ 32772, // GPIO_004
+		{	{	PCL_HW_GPIO1_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO1_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO1_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GPIO2_3GRF_AGOLD (146) */
+	{ 32773, // GPIO_005
+		{	{	PCL_HW_GPIO2_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO2_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO2_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GPIO3_3GRF_AGOLD (147) */
+	{ 32774, // GPIO_006
+		{	{	PCL_HW_GPIO3_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO3_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO3_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GPIO4_3GRF_AGOLD (148) */
+	{ 32775, // GPIO_007
+		{	{	PCL_HW_GPIO4_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO4_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO4_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GPIO5_3GRF_AGOLD (149) */
+	{ 32776, // GPIO_008
+		{	{	PCL_HW_GPIO5_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO5_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO5_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GPIO6_3GRF_AGOLD (150) */
+	{ 32777, // GPIO_009
+		{	{	PCL_HW_GPIO6_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO6_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO6_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_GPIO_BL (151) */
+	{ 121, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_GPIO_BL_EN (152) */
+	{ 71, // GPIO_071
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_CAM0_ID0 (153) */
+	{ 64, // GPIO_064
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_CAM_ISP_1P2_EN (154) */
+	{ 73, // GPIO_073
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_CHG_OTG_EN_SOC (155) */
+	{ 47, // GPIO_047
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_CHG_lLIM_AGOLD (156) */
+	{ 32795, // GPIO_027
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_DM_CLK_AGOLD (157) */
+	{ 32808, // GPIO_040
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_DM_DAT1_AGOLD (158) */
+	{ 32809, // GPIO_041
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_DM_DAT2_AGOLD (159) */
+	{ 32810, // GPIO_042
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_FM_LNA_CTRL_AGOLD (160) */
+	{ 32796, // GPIO_028
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_HW_ID0 (161) */
+	{ 55, // GPIO_055
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_HW_ID1 (162) */
+	{ 48, // GPIO_048
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_ISP_RST_N (163) */
+	{ 56, // GPIO_056
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_ISP_SUSPEND (164) */
+	{ 68, // GPIO_068
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_LCM_EN (165) */
+	{ 45, // GPIO_045
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_LCM_RST_N (166) */
+	{ 46, // GPIO_046
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_MAIN_VCM_PD_N (167) */
+	{ 70, // GPIO_070
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_PANEL_ID0 (168) */
+	{ 62, // GPIO_062
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_PJ_ID0 (169) */
+	{ 57, // GPIO_057
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_PJ_ID1 (170) */
+	{ 53, // GPIO_053
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_EINT0,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), }, }, },
+	/* PCL_PAD_GPIO_PJ_ID2 (171) */
+	{ 34, // GPIO_034
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_RF_ID0 (172) */
+	{ 49, // GPIO_049
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_RF_ID2 (173) */
+	{ 61, // GPIO_061
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_EINT13,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(0), },
+			{	PCL_HW_EINT13,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(0), }, }, },
+	/* PCL_PAD_GPIO_SD_PWR_EN (174) */
+	{ 32, // GPIO_032
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_SD_ext_LDO (175) */
+	{ 122, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_GPIO_SPK_AMP_EN (176) */
+	{ 44, // GPIO_044
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_SUB_CAM_MFG_ID0 (177) */
+	{ 65, // GPIO_065
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_TOUCH_RST (178) */
+	{ 14, // GPIO_014
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_TP_ID0 (179) */
+	{ 66, // GPIO_066
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_TP_ID1 (180) */
+	{ 69, // GPIO_069
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_VHIGH_EN_CPU (181) */
+	{ 59, // GPIO_059
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_VHIGH_EN_GPU (182) */
+	{ 67, // GPIO_067
+		{	{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D1, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_OUT | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_GPIO_XDRV_0 (183) */
+	{ 123, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_GPS_CLK (184) */
+	{ 124, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_HSIC_USB_DATA (185) */
+	{ 125, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_HW_MON1 (186) */
+	{ 100, // GPIO_100
+		{	{	PCL_HW_HW_MON1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_HW_MON10 (187) */
+	{ 6, // GPIO_006
+		{	{	PCL_HW_HW_MON10,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_HW_MON10,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_HW_MON11 (188) */
+	{ 7, // GPIO_007
+		{	{	PCL_HW_HW_MON11,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_HW_MON11,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_HW_MON12 (189) */
+	{ 8, // GPIO_008
+		{	{	PCL_HW_HW_MON12,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_HW_MON12,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_HW_MON13 (190) */
+	{ 9, // GPIO_009
+		{	{	PCL_HW_HW_MON13,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_HW_MON13,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_HW_MON14 (191) */
+	{ 72, // GPIO_072
+		{	{	PCL_HW_HW_MON14,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_HW_MON14,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_EINT9,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), }, }, },
+	/* PCL_PAD_HW_MON15 (192) */
+	{ 73, // GPIO_073
+		{	{	PCL_HW_HW_MON15,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_HW_MON15,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_HW_MON16 (193) */
+	{ 12, // GPIO_012
+		{	{	PCL_HW_HW_MON16,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_HW_MON16,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_HW_MON2 (194) */
+	{ 99, // GPIO_099
+		{	{	PCL_HW_HW_MON2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_HW_MON3 (195) */
+	{ 98, // GPIO_098
+		{	{	PCL_HW_HW_MON3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_HW_MON3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_PMU_SLEEP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(3), }, }, },
+	/* PCL_PAD_HW_MON4 (196) */
+	{ 0, // GPIO_000
+		{	{	PCL_HW_HW_MON4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_HW_MON4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_HW_MON5 (197) */
+	{ 1, // GPIO_001
+		{	{	PCL_HW_HW_MON5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_HW_MON5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_HW_MON6 (198) */
+	{ 2, // GPIO_002
+		{	{	PCL_HW_HW_MON6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_HW_MON6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_HW_MON7 (199) */
+	{ 3, // GPIO_003
+		{	{	PCL_HW_HW_MON7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_HW_MON7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_HW_MON8 (200) */
+	{ 4, // GPIO_004
+		{	{	PCL_HW_HW_MON8,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_HW_MON8,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_HW_MON9 (201) */
+	{ 5, // GPIO_005
+		{	{	PCL_HW_HW_MON9,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_HW_MON9,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2C1_SCL (202) */
+	{ 84, // GPIO_084
+		{	{	PCL_HW_I2C1_SCL,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2C1_SDA (203) */
+	{ 85, // GPIO_085
+		{	{	PCL_HW_I2C1_SDA,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2C2_SCL (204) */
+	{ 86, // GPIO_086
+		{	{	PCL_HW_I2C2_SCL,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2C2_SDA (205) */
+	{ 87, // GPIO_087
+		{	{	PCL_HW_I2C2_SDA,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2C3_SCL (206) */
+	{ 11, // GPIO_011
+		{	{	PCL_HW_I2C3_SCL,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2C3_SDA (207) */
+	{ 10, // GPIO_010
+		{	{	PCL_HW_I2C3_SDA,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2C4_SCL (208) */
+	{ 89, // GPIO_089
+		{	{	PCL_HW_I2C4_SCL,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2C4_SDA (209) */
+	{ 88, // GPIO_088
+		{	{	PCL_HW_I2C4_SDA,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2C5_SCL_AGOLD (210) */
+	{ 32784, // GPIO_016
+		{	{	PCL_HW_I2C5_SCL,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2C5_SDA_AGOLD (211) */
+	{ 32785, // GPIO_017
+		{	{	PCL_HW_I2C5_SDA,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2S1_CLK0 (212) */
+	{ 15, // GPIO_015
+		{	{	PCL_HW_I2S1_CLK0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_CC2_IN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(5) | PCL_OS(0), }, }, },
+	/* PCL_PAD_I2S1_RX (213) */
+	{ 12, // GPIO_012
+		{	{	PCL_HW_I2S1_RX,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2S1_TX (214) */
+	{ 13, // GPIO_013
+		{	{	PCL_HW_I2S1_TX,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2S1_WA0 (215) */
+	{ 14, // GPIO_014
+		{	{	PCL_HW_I2S1_WA0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_I2S1_WA1_MASTER (216) */
+	{ 126, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_I2S2 (217) */
+	{ 127, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_IPC (218) */
+	{ 128, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_IPC_HOST_WAKEUP (219) */
+	{ 129, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_KP_IN0 (220) */
+	{ 130, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_KP_IN1 (221) */
+	{ 131, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_KP_IN2 (222) */
+	{ 132, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_KP_IN5 (223) */
+	{ 9, // GPIO_009
+		{	{	PCL_HW_KP_IN5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_KP_IN5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_KP_IN6 (224) */
+	{ 51, // GPIO_051
+		{	{	PCL_HW_KP_IN6,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(0), },
+			{	PCL_HW_KP_IN6,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(0), },
+			{	PCL_HW_KP_IN6,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(0), }, }, },
+	/* PCL_PAD_KP_IN7 (225) */
+	{ 52, // GPIO_052
+		{	{	PCL_HW_KP_IN7,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), },
+			{	PCL_HW_KP_IN7,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), },
+			{	PCL_HW_KP_IN7,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), }, }, },
+	/* PCL_PAD_KP_OUT0 (226) */
+	{ 133, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_KP_OUT1 (227) */
+	{ 134, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_KP_OUT2 (228) */
+	{ 135, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_KP_OUT4 (229) */
+	{ 136, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_KP_OUT5 (230) */
+	{ 137, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_KP_OUT6 (231) */
+	{ 138, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_KP_OUT7 (232) */
+	{ 139, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_LOG_4KHZ_LOW_PREC_TIMER (233) */
+	{ 140, // LOG_IO
+		{	{	PCL_HW_CC0CC1IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_CC0CC1IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_LOG_4KHZ_PERF_MON_TIMER (234) */
+	{ 141, // LOG_IO
+		{	{	PCL_HW_CC0CC2IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_CC0CC2IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_LOG_4KHZ_SYS_TIMER (235) */
+	{ 142, // LOG_IO
+		{	{	PCL_HW_CC0CC0IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_CC0CC0IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_LOG_CAPCOM_TIMER_0_WORKAROUND (236) */
+	{ 143, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_LOG_STMPSVWA_SYS_TIMER (237) */
+	{ 144, // LOG_IO
+		{	{	PCL_HW_CC0CC3IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_CC0CC3IO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_LVDS_TA1N (238) */
+	{ 76, // GPIO_076
+		{	{	PCL_HW_LVDS_TA1N,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_LVDS_TA1N,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_LVDS_TA1P (239) */
+	{ 77, // GPIO_077
+		{	{	PCL_HW_LVDS_TA1P,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_LVDS_TA1P,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_LVDS_TB1N (240) */
+	{ 78, // GPIO_078
+		{	{	PCL_HW_LVDS_TB1N,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_LVDS_TB1N,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_LVDS_TB1P (241) */
+	{ 79, // GPIO_079
+		{	{	PCL_HW_LVDS_TB1P,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_LVDS_TB1P,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_LVDS_TC1N (242) */
+	{ 80, // GPIO_080
+		{	{	PCL_HW_LVDS_TC1N,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_LVDS_TC1N,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_LVDS_TC1P (243) */
+	{ 81, // GPIO_081
+		{	{	PCL_HW_LVDS_TC1P,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_LVDS_TC1P,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_LVDS_TCLK1N (244) */
+	{ 74, // GPIO_074
+		{	{	PCL_HW_LVDS_TCLK1N,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_LVDS_TCLK1N,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_LVDS_TCLK1P (245) */
+	{ 75, // GPIO_075
+		{	{	PCL_HW_LVDS_TCLK1P,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_LVDS_TCLK1P,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_LVDS_TD1N (246) */
+	{ 82, // GPIO_082
+		{	{	PCL_HW_LVDS_TD1N,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_LVDS_TD1N,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_LVDS_TD1P (247) */
+	{ 83, // GPIO_083
+		{	{	PCL_HW_LVDS_TD1P,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_LVDS_TD1P,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI2_TRACE_CLK_AGOLD (248) */
+	{ 32794, // GPIO_026
+		{	{	PCL_HW_MIPI2_TRACE_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_MIPI2_TRACE_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI2_TRACE_DATA0_AGOLD (249) */
+	{ 32795, // GPIO_027
+		{	{	PCL_HW_MIPI2_TRACE_DATA0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_MIPI2_TRACE_DATA0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI2_TRACE_DATA1_AGOLD (250) */
+	{ 32796, // GPIO_028
+		{	{	PCL_HW_MIPI2_TRACE_DATA1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_MIPI2_TRACE_DATA1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI2_TRACE_DATA2_AGOLD (251) */
+	{ 32797, // GPIO_029
+		{	{	PCL_HW_MIPI2_TRACE_DATA2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_MIPI2_TRACE_DATA2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_DAP0,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), }, }, },
+	/* PCL_PAD_MIPI2_TRACE_DATA3_AGOLD (252) */
+	{ 32798, // GPIO_030
+		{	{	PCL_HW_MIPI2_TRACE_DATA3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_MIPI2_TRACE_DATA3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_DAP1,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(4), }, }, },
+	/* PCL_PAD_MIPI_HSI_ACDATA_AGOLD (253) */
+	{ 32791, // GPIO_023
+		{	{	PCL_HW_MIPI_HSI_ACDATA,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_MIPI_HSI_ACDATA,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_MIPI_HSI_ACDATA,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_MIPI_HSI_ACFLAG_AGOLD (254) */
+	{ 32792, // GPIO_024
+		{	{	PCL_HW_MIPI_HSI_ACFLAG,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_MIPI_HSI_ACFLAG,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_MIPI_HSI_ACFLAG,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_MIPI_HSI_ACREADY_AGOLD (255) */
+	{ 32790, // GPIO_022
+		{	{	PCL_HW_MIPI_HSI_ACREADY,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_MIPI_HSI_ACREADY,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_MIPI_HSI_ACREADY,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_MIPI_HSI_CADATA_AGOLD (256) */
+	{ 32788, // GPIO_020
+		{	{	PCL_HW_MIPI_HSI_CADATA,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_MIPI_HSI_CADATA,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_MIPI_HSI_CADATA,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_MIPI_HSI_CAFLAG_AGOLD (257) */
+	{ 32789, // GPIO_021
+		{	{	PCL_HW_MIPI_HSI_CAFLAG,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_MIPI_HSI_CAFLAG,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_MIPI_HSI_CAFLAG,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_MIPI_HSI_CAREADY_AGOLD (258) */
+	{ 32793, // GPIO_025
+		{	{	PCL_HW_MIPI_HSI_CAREADY,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_MIPI_HSI_CAREADY,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_MIPI_HSI_CAREADY,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_MIPI_TRACE_CLK (259) */
+	{ 4, // GPIO_004
+		{	{	PCL_HW_MIPI_TRACE_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_CLK_SECONDARY (260) */
+	{ 42, // GPIO_042
+		{	{	PCL_HW_MIPI_TRACE_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_SDMMC_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_CLK,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA0 (261) */
+	{ 0, // GPIO_000
+		{	{	PCL_HW_MIPI_TRACE_DATA0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA0_SECONDARY (262) */
+	{ 38, // GPIO_038
+		{	{	PCL_HW_MIPI_TRACE_DATA0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_SDMMC_DAT0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_DAT0,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA1 (263) */
+	{ 1, // GPIO_001
+		{	{	PCL_HW_MIPI_TRACE_DATA1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA10 (264) */
+	{ 78, // GPIO_078
+		{	{	PCL_HW_MIPI_TRACE_DATA10,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA10,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA11 (265) */
+	{ 79, // GPIO_079
+		{	{	PCL_HW_MIPI_TRACE_DATA11,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA11,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA12 (266) */
+	{ 80, // GPIO_080
+		{	{	PCL_HW_MIPI_TRACE_DATA12,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA12,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA13 (267) */
+	{ 81, // GPIO_081
+		{	{	PCL_HW_MIPI_TRACE_DATA13,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA13,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA14 (268) */
+	{ 82, // GPIO_082
+		{	{	PCL_HW_MIPI_TRACE_DATA14,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA14,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA15 (269) */
+	{ 83, // GPIO_083
+		{	{	PCL_HW_MIPI_TRACE_DATA15,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA15,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA1_SECONDARY (270) */
+	{ 39, // GPIO_039
+		{	{	PCL_HW_MIPI_TRACE_DATA1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_SDMMC_DAT1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_DAT1,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA2 (271) */
+	{ 2, // GPIO_002
+		{	{	PCL_HW_MIPI_TRACE_DATA2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA2_SECONDARY (272) */
+	{ 40, // GPIO_040
+		{	{	PCL_HW_MIPI_TRACE_DATA2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_SDMMC_DAT2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_DAT2,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA3 (273) */
+	{ 3, // GPIO_003
+		{	{	PCL_HW_MIPI_TRACE_DATA3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA3_SECONDARY (274) */
+	{ 41, // GPIO_041
+		{	{	PCL_HW_MIPI_TRACE_DATA3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_SDMMC_DAT3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_DAT3,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA4 (275) */
+	{ 5, // GPIO_005
+		{	{	PCL_HW_MIPI_TRACE_DATA4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA5 (276) */
+	{ 6, // GPIO_006
+		{	{	PCL_HW_MIPI_TRACE_DATA5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA6 (277) */
+	{ 7, // GPIO_007
+		{	{	PCL_HW_MIPI_TRACE_DATA6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA7 (278) */
+	{ 8, // GPIO_008
+		{	{	PCL_HW_MIPI_TRACE_DATA7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA8 (279) */
+	{ 76, // GPIO_076
+		{	{	PCL_HW_MIPI_TRACE_DATA8,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA8,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_MIPI_TRACE_DATA9 (280) */
+	{ 77, // GPIO_077
+		{	{	PCL_HW_MIPI_TRACE_DATA9,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_MIPI_TRACE_DATA9,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_ALE (281) */
+	{ 31, // GPIO_031
+		{	{	PCL_HW_NAND_ALE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_NAND_ALE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_RTCK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), }, }, },
+	/* PCL_PAD_NAND_CLE (282) */
+	{ 26, // GPIO_026
+		{	{	PCL_HW_NAND_CLE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_NAND_CLE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_CS0 (283) */
+	{ 34, // GPIO_034
+		{	{	PCL_HW_NAND_CS0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_NAND_CS0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_CS1 (284) */
+	{ 35, // GPIO_035
+		{	{	PCL_HW_NAND_CS1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_NAND_CS1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_DQS (285) */
+	{ 36, // GPIO_036
+		{	{	PCL_HW_NAND_DQS,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_NAND_DQS,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_CC1_IN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), }, }, },
+	/* PCL_PAD_NAND_IO0 (286) */
+	{ 21, // GPIO_021
+		{	{	PCL_HW_NAND_IO0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_NAND_IO0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_IO1 (287) */
+	{ 22, // GPIO_022
+		{	{	PCL_HW_NAND_IO1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_NAND_IO1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_IO2 (288) */
+	{ 23, // GPIO_023
+		{	{	PCL_HW_NAND_IO2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_NAND_IO2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_IO3 (289) */
+	{ 24, // GPIO_024
+		{	{	PCL_HW_NAND_IO3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_NAND_IO3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_IO4 (290) */
+	{ 27, // GPIO_027
+		{	{	PCL_HW_NAND_IO4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_NAND_IO4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_IO5 (291) */
+	{ 28, // GPIO_028
+		{	{	PCL_HW_NAND_IO5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_NAND_IO5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_IO6 (292) */
+	{ 29, // GPIO_029
+		{	{	PCL_HW_NAND_IO6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_NAND_IO6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_IO7 (293) */
+	{ 30, // GPIO_030
+		{	{	PCL_HW_NAND_IO7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_NAND_IO7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_RDN (294) */
+	{ 32, // GPIO_032
+		{	{	PCL_HW_NAND_RDN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_NAND_RDN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_RY_BY (295) */
+	{ 20, // GPIO_020
+		{	{	PCL_HW_NAND_RY_BY,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_NAND_RY_BY,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_WP (296) */
+	{ 25, // GPIO_025
+		{	{	PCL_HW_NAND_WP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_NAND_WP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(2), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_NAND_WRN (297) */
+	{ 33, // GPIO_033
+		{	{	PCL_HW_NAND_WRN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_NAND_WRN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_PA_BIAS_AGOLD (298) */
+	{ 32778, // GPIO_010
+		{	{	PCL_HW_PA_BIAS,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_PA_BIAS,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_PA_BIAS,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), }, }, },
+	/* PCL_PAD_PA_RAMP_AGOLD (299) */
+	{ 32779, // GPIO_011
+		{	{	PCL_HW_PA_RAMP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_PA_RAMP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_PA_RAMP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), }, }, },
+	/* PCL_PAD_PMU (300) */
+	{ 145, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_PMU_CTRL_0 (301) */
+	{ 101, // GPIO_101
+		{	{	PCL_HW_PMU_CTRL_0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_PMU_CTRL_0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_PMU_CTRL_0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_PMU_CTRL_0_AGOLD (302) */
+	{ 32804, // GPIO_036
+		{	{	PCL_HW_PMU_CTRL_0,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_PMU_CTRL_0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_PMU_CTRL_0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_PMU_CTRL_1 (303) */
+	{ 102, // GPIO_102
+		{	{	PCL_HW_PMU_CTRL_1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_PMU_CTRL_1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_PMU_CTRL_1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_PMU_CTRL_1_AGOLD (304) */
+	{ 32805, // GPIO_037
+		{	{	PCL_HW_PMU_CTRL_1,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_PMU_CTRL_1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_PMU_CTRL_1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_PMU_CTRL_2 (305) */
+	{ 103, // GPIO_103
+		{	{	PCL_HW_PMU_CTRL_2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_PMU_CTRL_2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_PMU_CTRL_2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_PMU_CTRL_2_AGOLD (306) */
+	{ 32806, // GPIO_038
+		{	{	PCL_HW_PMU_CTRL_2,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_PMU_CTRL_2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_PMU_CTRL_2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_PMU_CTRL_3_AGOLD (307) */
+	{ 32807, // GPIO_039
+		{	{	PCL_HW_PMU_CTRL_3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_PMU_CTRL_3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_PMU_CTRL_3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_PMU_DIGIN (308) */
+	{ 146, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_PMU_DIGOUT (309) */
+	{ 147, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_PMU_SLEEP (310) */
+	{ 98, // GPIO_098
+		{	{	PCL_HW_PMU_SLEEP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(3), },
+			{	PCL_HW_PMU_SLEEP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(3), },
+			{	PCL_HW_PMU_SLEEP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(3), }, }, },
+	/* PCL_PAD_POS_FTA_FTR (311) */
+	{ 35, // GPIO_035
+		{	{	PCL_HW_POS_FTA_FTR,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(3), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_PROLIFIC1_SHTDn (312) */
+	{ 148, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_PWM3 (313) */
+	{ 33, // GPIO_033
+		{	{	PCL_HW_PWM3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(5), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_RESET_3GRF_N_AGOLD (314) */
+	{ 32803, // GPIO_035
+		{	{	PCL_HW_RESET_3GRF_N,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), },
+			{	PCL_HW_RESET_3GRF_N,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(0), },
+			{	PCL_HW_WUP_DBB,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_RTCK (315) */
+	{ 31, // GPIO_031
+		{	{	PCL_HW_RTCK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_RTCK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_RTCK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), }, }, },
+	/* PCL_PAD_SDMMC_CARD_DETECT (316) */
+	{ 43, // GPIO_043
+		{	{	PCL_HW_SDMMC_CARD_DETECT,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_SDMMC_CARD_DETECT,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_SDMMC_CARD_DETECT,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_SDMMC_CLK (317) */
+	{ 42, // GPIO_042
+		{	{	PCL_HW_SDMMC_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_CLK,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_SDMMC_CMD (318) */
+	{ 37, // GPIO_037
+		{	{	PCL_HW_SDMMC_CMD,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_CMD,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_CMD,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_SDMMC_CMD_OPEN_DRAIN (319) */
+	{ 37, // GPIO_037
+		{	{	PCL_HW_SDMMC_CMD,  PCL_ENABLE | PCL_PU | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_CMD,  PCL_ENABLE | PCL_PU | PCL_OPEN_DRAIN | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_CMD,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_SDMMC_DAT0 (320) */
+	{ 38, // GPIO_038
+		{	{	PCL_HW_SDMMC_DAT0,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_DAT0,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_DAT0,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_SDMMC_DAT1 (321) */
+	{ 39, // GPIO_039
+		{	{	PCL_HW_SDMMC_DAT1,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_DAT1,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_DAT1,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_SDMMC_DAT2 (322) */
+	{ 40, // GPIO_040
+		{	{	PCL_HW_SDMMC_DAT2,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_DAT2,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_DAT2,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_SDMMC_DAT3 (323) */
+	{ 41, // GPIO_041
+		{	{	PCL_HW_SDMMC_DAT3,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_DAT3,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_A | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SDMMC_DAT3,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_SIGMON0_AGOLD (324) */
+	{ 32812, // GPIO_044
+		{	{	PCL_HW_SIGMON0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_SIGMON0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_SIGMON1_AGOLD (325) */
+	{ 32811, // GPIO_043
+		{	{	PCL_HW_SIGMON1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_SIGMON1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_SIGMON2_AGOLD (326) */
+	{ 32808, // GPIO_040
+		{	{	PCL_HW_SIGMON2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_SIGMON2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_SIGMON3_AGOLD (327) */
+	{ 32809, // GPIO_041
+		{	{	PCL_HW_SIGMON3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_SIGMON3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_SIGMON4_AGOLD (328) */
+	{ 32810, // GPIO_042
+		{	{	PCL_HW_SIGMON4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_SIGMON4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(6), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_SIM_DETECT (329) */
+	{ 149, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_SPI_CLK_AGOLD (330) */
+	{ 32769, // GPIO_001
+		{	{	PCL_HW_SPI_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SPI_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SPI_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_SPI_DRW_AGOLD (331) */
+	{ 32771, // GPIO_003
+		{	{	PCL_HW_SPI_DRW,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SPI_DRW,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SPI_DRW,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_SPI_SS_AGOLD (332) */
+	{ 32770, // GPIO_002
+		{	{	PCL_HW_SPI_SS,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SPI_SS,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_SPI_SS,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_SSC (333) */
+	{ 150, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_SYSCLKEN (334) */
+	{ 151, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_SYS_CLK_EN (335) */
+	{ 104, // GPIO_104
+		{	{	PCL_HW_SYS_CLK_EN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_SYS_CLK_EN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_SYS_CLK_EN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_SYS_CLK_EN_AGOLD (336) */
+	{ 32801, // GPIO_033
+		{	{	PCL_HW_SYS_CLK_EN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_SYS_CLK_EN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_SYS_CLK_EN,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_TCXO_REQ_AGOLD (337) */
+	{ 32799, // GPIO_031
+		{	{	PCL_HW_TCXO_REQ,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_TDI (338) */
+	{ 97, // GPIO_097
+		{	{	PCL_HW_TDI,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_TDI,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_TDI,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_TDI_AGOLD (339) */
+	{ 32787, // GPIO_019
+		{	{	PCL_HW_TDI,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_TDI,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_TDI,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), }, }, },
+	/* PCL_PAD_TDO (340) */
+	{ 96, // GPIO_096
+		{	{	PCL_HW_TDO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_TDO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_TDO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_TDO_AGOLD (341) */
+	{ 32786, // GPIO_018
+		{	{	PCL_HW_TDO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_TDO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_TDO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_TOUCH_INT_N (342) */
+	{ 54, // GPIO_054
+		{	{	PCL_HW_EINT1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(2) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_TPIU (343) */
+	{ 152, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_TRIG_OUT_SECONDARY (344) */
+	{ 153, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_UE2 (345) */
+	{ 154, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_USB_ID_DET (346) */
+	{ 58, // GPIO_058
+		{	{	PCL_HW_EINT2,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(0), },
+			{	PCL_HW_EINT2,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(0), },
+			{	PCL_HW_EINT2,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(0), }, }, },
+	/* PCL_PAD_USIF1_CTS_N (347) */
+	{ 155, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_USIF1_RTS_N (348) */
+	{ 156, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_USIF1_RXD_MRST (349) */
+	{ 12, // GPIO_012
+		{	{	PCL_HW_USIF1_RXD_MRST,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_USIF1_RXD_MRST,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_USIF1_SCLK (350) */
+	{ 157, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_USIF1_TXD_MTSR (351) */
+	{ 13, // GPIO_013
+		{	{	PCL_HW_USIF1_TXD_MTSR,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_USIF1_TXD_MTSR,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_USIF2_CSO0 (352) */
+	{ 18, // GPIO_018
+		{	{	PCL_HW_USIF2_CSO0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_USIF2_CSO0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_USIF2_CTS_N (353) */
+	{ 158, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_USIF2_MODEM_RDY (354) */
+	{ 159, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_USIF2_RTS_N (355) */
+	{ 160, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_USIF2_RXD_MRST (356) */
+	{ 16, // GPIO_016
+		{	{	PCL_HW_USIF2_RXD_MRST,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_USIF2_RXD_MRST,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(0), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_USIF2_SCLK (357) */
+	{ 19, // GPIO_019
+		{	{	PCL_HW_USIF2_SCLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_USIF2_SCLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_USIF2_TXD_MTSR (358) */
+	{ 17, // GPIO_017
+		{	{	PCL_HW_USIF2_TXD_MTSR,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_USIF2_TXD_MTSR,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_C | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PU | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_USIF3_MODEM_RDY (359) */
+	{ 161, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_USIF5_RXD_MRST (360) */
+	{ 162, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_VBUS_DETECT (361) */
+	{ 163, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_VIB_AGOLD (362) */
+	{ 32932, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+	/* PCL_PAD_VSPI_AGOLD (363) */
+	{ 32768, // GPIO_000
+		{	{	PCL_HW_VSPI,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_VSPI,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_VSPI,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_ANA_TEST_IO0_AGOLD (364) */
+	{ 32811, // GPIO_043
+		{	{	PCL_HW_WLAN_ANA_TEST_IO0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_WLAN_ANA_TEST_IO0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_WLAN_ANA_TEST_IO1_AGOLD (365) */
+	{ 32808, // GPIO_040
+		{	{	PCL_HW_WLAN_ANA_TEST_IO1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_WLAN_ANA_TEST_IO1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_WLAN_ANA_TEST_IO2_AGOLD (366) */
+	{ 32810, // GPIO_042
+		{	{	PCL_HW_WLAN_ANA_TEST_IO2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_WLAN_ANA_TEST_IO2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_WLAN_ANA_TEST_IO3_AGOLD (367) */
+	{ 32809, // GPIO_041
+		{	{	PCL_HW_WLAN_ANA_TEST_IO3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_WLAN_ANA_TEST_IO3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_WLAN_ANA_TEST_IO4_AGOLD (368) */
+	{ 32812, // GPIO_044
+		{	{	PCL_HW_WLAN_ANA_TEST_IO4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_WLAN_ANA_TEST_IO4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_WLAN_GPIO0_AGOLD (369) */
+	{ 32768, // GPIO_000
+		{	{	PCL_HW_WLAN_GPIO0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_WLAN_GPIO0,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_VSPI,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_GPIO1_AGOLD (370) */
+	{ 32769, // GPIO_001
+		{	{	PCL_HW_WLAN_GPIO1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_WLAN_GPIO1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_SPI_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_GPIO2_AGOLD (371) */
+	{ 32770, // GPIO_002
+		{	{	PCL_HW_WLAN_GPIO2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_WLAN_GPIO2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_SPI_SS,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_GPIO3_AGOLD (372) */
+	{ 32771, // GPIO_003
+		{	{	PCL_HW_WLAN_GPIO3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_WLAN_GPIO3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_SPI_DRW,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_GPIO4_AGOLD (373) */
+	{ 32772, // GPIO_004
+		{	{	PCL_HW_WLAN_GPIO4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_WLAN_GPIO4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GPIO1_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_GPIO5_AGOLD (374) */
+	{ 32773, // GPIO_005
+		{	{	PCL_HW_WLAN_GPIO5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_WLAN_GPIO5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GPIO2_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_test_bus_10_AGOLD (375) */
+	{ 32778, // GPIO_010
+		{	{	PCL_HW_WLAN_test_bus_10,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_WLAN_test_bus_10,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_PA_BIAS,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), }, }, },
+	/* PCL_PAD_WLAN_test_bus_11_AGOLD (376) */
+	{ 32779, // GPIO_011
+		{	{	PCL_HW_WLAN_test_bus_11,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_WLAN_test_bus_11,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_PA_RAMP,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(7) | PCL_OS(7), }, }, },
+	/* PCL_PAD_WLAN_test_bus_12_AGOLD (377) */
+	{ 32800, // GPIO_032
+		{	{	PCL_HW_WLAN_test_bus_12,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_WLAN_test_bus_12,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_GPIO,  PCL_ENABLE | PCL_PD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL |PCL_GPIO | PCL_GPIO_IN  | PCL_GPIO_D0, }, }, },
+	/* PCL_PAD_WLAN_test_bus_1_AGOLD (378) */
+	{ 32768, // GPIO_000
+		{	{	PCL_HW_WLAN_test_bus_1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_WLAN_test_bus_1,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_VSPI,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_test_bus_2_AGOLD (379) */
+	{ 32769, // GPIO_001
+		{	{	PCL_HW_WLAN_test_bus_2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_WLAN_test_bus_2,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_SPI_CLK,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_test_bus_3_AGOLD (380) */
+	{ 32770, // GPIO_002
+		{	{	PCL_HW_WLAN_test_bus_3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_WLAN_test_bus_3,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_SPI_SS,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_test_bus_4_AGOLD (381) */
+	{ 32771, // GPIO_003
+		{	{	PCL_HW_WLAN_test_bus_4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_WLAN_test_bus_4,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_SPI_DRW,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_test_bus_5_AGOLD (382) */
+	{ 32772, // GPIO_004
+		{	{	PCL_HW_WLAN_test_bus_5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_WLAN_test_bus_5,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(4) | PCL_OS(4), },
+			{	PCL_HW_GPIO1_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_test_bus_6_AGOLD (383) */
+	{ 32774, // GPIO_006
+		{	{	PCL_HW_WLAN_test_bus_6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_WLAN_test_bus_6,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GPIO3_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_test_bus_7_AGOLD (384) */
+	{ 32775, // GPIO_007
+		{	{	PCL_HW_WLAN_test_bus_7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_WLAN_test_bus_7,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GPIO4_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_test_bus_8_AGOLD (385) */
+	{ 32776, // GPIO_008
+		{	{	PCL_HW_WLAN_test_bus_8,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_WLAN_test_bus_8,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GPIO5_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WLAN_test_bus_9_AGOLD (386) */
+	{ 32777, // GPIO_009
+		{	{	PCL_HW_WLAN_test_bus_9,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_WLAN_test_bus_9,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(6) | PCL_OS(6), },
+			{	PCL_HW_GPIO6_3GRF,  PCL_ENABLE | PCL_NO_PUPD | PCL_OPEN_DRAIN | PCL_DRV_CLASS_B | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), }, }, },
+	/* PCL_PAD_WUP_DBB_AGOLD (387) */
+	{ 32803, // GPIO_035
+		{	{	PCL_HW_WUP_DBB,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_WUP_DBB,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), },
+			{	PCL_HW_WUP_DBB,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(0) | PCL_OS(1), }, }, },
+	/* PCL_PAD_supply (388) */
+	{ 165, // LOG_IO
+		{	{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_NONE,  PCL_ENABLE | PCL_NO_PUPD | PCL_PUSH_PULL | PCL_DRV_CLASS_E | PCL_RESET_ALL | PCL_INTERNAL_SIG | PCL_IS(1) | PCL_OS(1), },
+			{	PCL_HW_GPIO,  PCL_NC, }, }, },
+
+	/* _PAD_LAST_ELEMENT */
+	{ -1, 
+		{	{ PCL_HW_NONE, 0, },
+			{ PCL_HW_NONE, 0, },
+			{ PCL_HW_NONE, 0, }, }, }
+}; // pcl_hal_cfg[]
+
+#if defined(PCL_INIT_SET_DEFAULT_CFG)
+const PCL_DRIVER_NUMBER pcl_hal_no_init_list[/*PCL_NUMBER_OF_PCL_PORTS_NOT_TO_INIT+1*/] = {
+	0xFFFF  /* Dummy entry (Needed in case all PCL ports must be initialized) */
+}; // pcl_hal_no_init_list[]
+
+#define PCL_NUMBER_OF_PCL_PORTS_NOT_TO_INIT 0
+
+#if defined(PCL_EXCLUDE_DEBUG_PADS_IF_DEBUGGER_DETECTED)
+const PCL_DRIVER_NUMBER pcl_hal_debug_pads_not_to_init_list[/*PCL_NUMBER_OF_DEBUG_PADS_NOT_TO_INIT+1*/] = {
+	0xFFFF  /* Dummy entry (Needed in case all PCL ports must be initialized) */
+}; // pcl_hal_debug_pads_not_to_init_list[]
+
+#define PCL_NUMBER_OF_DEBUG_PADS_NOT_TO_INIT 0
+
+#endif //PCL_EXCLUDE_DEBUG_PADS_IF_DEBUGGER_DETECTED
+#endif //PCL_INIT_SET_DEFAULT_CFG
+
-- 
1.9.1

