# ğŸ–¥ï¸ BabySoC Fundamentals & Functional Modelling â€” Week 2

<div align="center">

![RISC-V](https://img.shields.io/badge/RISC--V-SoC%20Tapeout-blue?style=for-the-badge&logo=riscv)
![VSD](https://img.shields.io/badge/VSD-Program-orange?style=for-the-badge)
![India](https://img.shields.io/badge/Made%20in-India-saffron?style=for-the-badge)

</div>

<div align="center">

ğŸ“ RTL Design â†’ ğŸ”„ Synthesis â†’ ğŸ—ï¸ Physical Design â†’ ğŸ¯ Tapeout Ready

</div>

## ğŸ“… Week 2 â€” Pre-Synthesis, Synthesis, and Post-Synthesis

This week was dedicated to taking the **RTL design to gate-level representation** using Yosys, validating functional correctness, and preparing the design for physical design flow. The work primarily involved our SoC modules:

- vsdbabysoc.v â†’ Top-level SoC integration module
- rvmyth.v â†’ RISC-V core
- avsdpll.v â†’ PLL module for clock generation
- avsddac.v â†’ DAC module for output conversion


## Introduction to the VSDBabySoC
VSDBabySoC is a small yet powerful RISCV-based SoC.

The main purpose of designing such a small SoC is to test three open-source IP cores together for the first time and calibrate the analog part of it.

VSDBabySoC contains one RVMYTH microprocessor, an 8x-PLL to generate a stable clock, and a 10-bit DAC to communicate with other analog devices.

What is VSDBabySoC?
VSDBabySoC is a compact SoC featuring:

- RVMYTH: A simple RISC-V-based CPU core.
- PLL: An 8x Phase-Locked Loop for stable clock generation.
- DAC: A 10-bit Digital-to-Analog Converter for interfacing with analog devices.
Its primary purpose is to integrate and test these IPs collaboratively and calibrate the analog part of the SoC.

![VSDBabySoC](Screenshots/BabySoC_block.png)

### What is SoC
- An SoC is a single-die chip that has some different IP cores on it. These IPs could vary from microprocessors (completely digital) to 5G broadband modems (completely analog).

### What is RVMYTH
- The RVMYTH core is a simple RISC V-based CPU designed for educational purposes and small-scale applications. It provides a practical example of a RISC-V processor implementation.

### What is PLL
- Phase-Locked Loop (PLL): A phase-locked loop or PLL is a control system that generates an output signal whose phase is related to the phase of an input signal. PLLs are widely used for synchronization purposes, including clock generation and distribution.

### What is DAC
- Digital-to-Analog Converter (DAC): A DAC is a system that converts a digital signal into an analog signal. DACs are widely used in modern communication systems, enabling the generation of digitally-defined transmission signals.


## ğŸ“‚ Directory Structure

```
VSDBabySoC/
â”œâ”€â”€ src/
â”‚   â”œâ”€â”€ include/                # Header files (.vh)
â”‚   â”‚   â”œâ”€â”€ sandpiper.vh
â”‚   â”‚   â”œâ”€â”€ sandpiper_gen.vh
â”‚   â”‚   â”œâ”€â”€ sp_default.vh
â”‚   â”‚   â””â”€â”€ sp_verilog.vh
â”‚   â”œâ”€â”€ module/                 # RTL design files (.v)
â”‚   â”‚   â”œâ”€â”€ rvmyth.v
â”‚   â”‚   â”œâ”€â”€ avsddac.v
â”‚   â”‚   â”œâ”€â”€ avsdpll.v
â”‚   â”‚   â”œâ”€â”€ vsdbabysoc.v
â”‚   â”‚   â””â”€â”€ testbench.v
â”œâ”€â”€ output/
â”‚   â””â”€â”€ pre_synth_sim/          # Simulation outputs
â””â”€â”€ README.md                   # Documentation

```

As this week focus on pre, synth, and post simulations

## ğŸ”„ Pre-Synthesis Simulation (RTL Simulation)

### ğŸ“Œ Objective

- Verify functional correctness of the RTL design before synthesis.
- Ensure all modules (SoC + Core + DAC + PLL) integrate properly.

1. Compiled the design with iverilog
2. Executed simulation
3. Viewed waveforms in GTKWave

![pre_synth_sim](Screenshots/pre_synth_wf.png)


## âš™ï¸ Synthesis (Yosys)

### ğŸ“Œ Objective

- Convert the RTL design into a gate-level netlist mapped to SKY130 standard cells.
- Optimize the design for timing, area, and power.

![Synthesizing](Screenshots/synth.png)


## ğŸ§ª Post-Synthesis Simulation (GLS)
### ğŸ“Œ Objective

- Validate that the synthesized netlist works the same as the RTL.
- Catch mismatches, uninitialized signals (X), or timing issues.

1. Compile testbench + netlist + standard cell models
2. Run simulation
3. View waveforms in GTKWave

![Post_synth_sim](Screenshots/post_synth_wf.png)



## ğŸŒŸ Key Learnings from Week 2

- Understood SoC-level integration of multiple modules.
- Gained hands-on with Yosys synthesis flow using multiple .lib files.
- Verified equivalence between RTL simulation and Gate-Level Simulation (GLS).
- Experienced challenges like missing include files, library mismatches, and fixed them.


## ğŸ™ **Acknowledgment**

<div align="center">

### ğŸ† **Program Leadership & Support**

I am thankful to [**Kunal Ghosh**](https://github.com/kunalg123) and Team **[VLSI System Design (VSD)](https://vsdiat.vlsisystemdesign.com/)** for their continuous guidance and mentorship throughout **Week 2 â€” Pre-Synthesis, Synthesis, and Post-Synthesis Flow** of the **RISC-V SoC Tapeout Program**.

</div>

---

## ğŸ“ˆ **Weekly Progress Tracker**

![Week 1](https://img.shields.io/badge/Week%201-RTL%20Foundations-success?style=flat-square)
![Week 2](https://img.shields.io/badge/Week%202-SoC_Design%20Flow-success?style=flat-square)
![Week 3](https://img.shields.io/badge/Week%203-Upcoming-lightgrey?style=flat-square)

### ğŸš€ **Journey Continues...**

In the upcoming weeks, I will dive into **Physical Design (PD) flow**, timing closure, and finally prepare the SoC for **tapeout readiness** ğŸš€

---

**ğŸ”— Program Links:**

[![VSD Website](https://img.shields.io/badge/VSD-Official%20Website-blue?style=flat-square)](https://vsdiat.vlsisystemdesign.com/)  
[![RISC-V](https://img.shields.io/badge/RISC--V-International-green?style=flat-square)](https://riscv.org/)  
[![Efabless](https://img.shields.io/badge/Efabless-Platform-orange?style=flat-square)](https://efabless.com/)

**ğŸ‘¨â€ğŸ’» Participant:** [krishna-4git](https://github.com/krishna-4git)
