

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_10_1'
================================================================
* Date:           Mon Aug  8 19:27:23 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        byte_count_stream
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.36 ns|  6.659 ns|     2.53 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     1158|     1158|  10.838 us|  10.838 us|  1159|  1159|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +--------------+-----------+---------+---------+-----------+-----------+------+------+---------+
        |              |           |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |   Instance   |   Module  |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------+-----------+---------+---------+-----------+-----------+------+------+---------+
        |count_U0      |count      |     1158|     1158|  10.838 us|  10.838 us|  1158|  1158|       no|
        |threshold_U0  |threshold  |      260|      260|   2.433 us|   2.433 us|   260|   260|       no|
        +--------------+-----------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|    224|   2542|    -|
|Memory           |        0|   -|     12|     24|    0|
|Multiplexer      |        -|   -|      -|      -|    -|
|Register         |        -|   -|      -|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    236|   2568|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|     14|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+-----------+---------+----+-----+------+-----+
    |   Instance   |   Module  | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------+-----------+---------+----+-----+------+-----+
    |count_U0      |count      |        0|   0|  175|  2350|    0|
    |threshold_U0  |threshold  |        0|   0|   49|   192|    0|
    +--------------+-----------+---------+----+-----+------+-----+
    |Total         |           |        0|   0|  224|  2542|    0|
    +--------------+-----------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |                          Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |appear_V_U  |dataflow_in_loop_VITIS_LOOP_10_1_appear_V_RAM_AUTO_1R1W  |        0|  12|  24|    0|   256|    3|     1|          768|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                                                         |        0|  12|  24|    0|   256|    3|     1|          768|
    +------------+---------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+----+---+----+------------+------------+
    | Variable Name| Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+----+---+----+------------+------------+
    |ap_idle       |       and|   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+
    |Total         |          |   0|  0|   2|           1|           1|
    +--------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+--------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|ap_continue   |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_10_1|  return value|
|In_r_dout     |   in|    8|     ap_fifo|                              In_r|       pointer|
|In_r_empty_n  |   in|    1|     ap_fifo|                              In_r|       pointer|
|In_r_read     |  out|    1|     ap_fifo|                              In_r|       pointer|
|Out_r_din     |  out|   32|     ap_fifo|                             Out_r|       pointer|
|Out_r_full_n  |   in|    1|     ap_fifo|                             Out_r|       pointer|
|Out_r_write   |  out|    1|     ap_fifo|                             Out_r|       pointer|
+--------------+-----+-----+------------+----------------------------------+--------------+

