# Verilog_Car
## 
* ![Alt text](https://github.com/agave233/Verilog_Car/raw/master/Screenshots/Screenshot from 2017-04-26 13-03-50.png)

## 运行调试
* 运行环境
windows 7 64bits ISE12.3
nexys 2



