# Frequency Declerations
FREQUENCY NET "pclk" 250 MHz PAR_ADJ 30;
FREQUENCY NET "u1_pcs_pipe/ff_rx_fclk_0" 250 MHz PAR_ADJ 30;
FREQUENCY NET "sys_clk_125_c" 125 MHz PAR_ADJ 25;

USE PRIMARY NET "pclk" ;
USE PRIMARY NET "u1_pcs_pipe/ff_rx_fclk_0" ;
USE PRIMARY NET "sys_clk_125_c" ;

# Block Paths 
BLOCK RESETPATHS ;
BLOCK ASYNCPATHS ;
BLOCK NET "rst_n_c*" ;
BLOCK NET "irst_n";
BLOCK PATH FROM PORT "rst_n" ;
BLOCK PATH FROM CELL "*ctc_reset_chx*";

# IO Type Declarations
IOBUF ALLPORTS IO_TYPE=SSTL25_II PULLMODE=NONE ;

# Assign input setup constraints
# INPUT_SETUP ALLPORTS 7.5 ns HOLD 1ns CLKNET "sys_clk_125_inferred_clock" ;

# Assign clock to out constraints
# CLOCK_TO_OUT ALLPORTS 7.5 ns CLKNET "sys_clk_125_inferred_clock";

MULTICYCLE FROM CELL "*nfts_rx_skp_cnt*" TO CELL "*cnt_done_nfts_rx*" 2 X;
MULTICYCLE FROM CELL "*nfts_rx_skp_cnt*" TO CELL "*ltssm_nfts_rx_skp*" 2 X;

MAXDELAY FROM CELL "*u1_dut/u1_phy/u1_scram/u1_txrc/wr_pntr*" 6 ns;
MAXDELAY FROM CELL "*u1_dut/u1_phy/u1_scram/u1_rxrc/rd_pntr*" 6 ns;
MAXDELAY FROM CELL "*u1_dut/u1_phy/u1_ltssm/u1_osenc/rd_ptr*" 6 ns;
MAXDELAY FROM CELL "*u1_dut/u1_phy/u1_ltssm/u1_osenc/wr_ptr*" 6 ns;
MAXDELAY FROM CELL "*u1_dut/u1_phy/u1_frm/u1_frm_ins/frm_data*" 6 ns;
MAXDELAY FROM CELL "*u1_dut/u1_phy/u1_frm/u1_frm_ins/frm_kcntl*" 6 ns;
