David Atienza , Federico Angiolini , Srinivasan Murali , Antonio Pullini , Luca Benini , Giovanni De Micheli, Invited paper: Network-on-Chip design and synthesis outlook, Integration, the VLSI Journal, v.41 n.3, p.340-359, May, 2008[doi>10.1016/j.vlsi.2007.12.002]
James Balfour , William J. Dally, Design tradeoffs for tiled CMP on-chip networks, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183430]
Luca Benini, Application specific NoC design, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
C. Celic and C. Bazlamacci. 2014. Evaluation of energy and buffer aware application mapping for networks on chip. Microprocessors and Microsystems 38, 4.
CPLEX. 2013. IBM ILOG CPLEX. Retrieved October 14, 2015, from http://www.ibm.com/software/in/integration/optimization/cplex.
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
Robert P. Dick , David L. Rhodes , Wayne Wolf, TGFF: task graphs for free, Proceedings of the 6th international workshop on Hardware/software codesign, p.97-101, March 15-18, 1998, Seattle, Washington, USA
A. Faruque, M. Abdullah, R. Krist, and J. Henkel. 2008. ADAM: Run-time agent-based distributed application mapping for on-chip communication. In Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition (DATE’08). 760--765.
Pavel Ghosh , Arunabha Sen , Alexander Hall, Energy efficient application mapping to NoC processing elements operating at multiple voltage levels, Proceedings of the 2009 3rd ACM/IEEE International Symposium on Networks-on-Chip, p.80-85, May 10-13, 2009[doi>10.1109/NOCS.2009.5071448]
B. Grot, J. Hestness, S. W. Keckler, and O. Mutlu 2009. Express cube topologies for on-chip interconnects. In Proceedings of the International Symposium on High Performance Computer Architecture. 163--174.
Jingcao Hu , Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119818]
Intel Sandy Bridge Architecture Document. 2011. http://www.intel.com/content/dam/doc/manual/64-ia-32-architectures-optimization-manual.pdf.
International Technology Roadmap for Semiconductors. 2007. http://www.itrs.net/ITRS&percnt;201999-2014&percnt;20Mtgs,&percnt;20Presentations&percnt;20&&percnt;&percnt;20Links/2007ITRS/Home2007.htm.
N. Jiang, J. Balfour, D. Becker, B. Towles, W. J. Dally, G. Michelogiannakis, and J. Kim. 2013. A detailed and flexible cycle-accurate network-on-chip simulator. In Proceedings of the 2013 IEEE International Symposium on Performance Analysis of Systems and Software. 86--96.
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
B. Kernighan and S. Lin. 1970. An efficient heuristic procedure for partitioning graphs. Bell System Technical Journal 49, 2, 291--307.
John Kim , James Balfour , William J. Dally, Flattened Butterfly Topology for On-Chip Networks, IEEE Computer Architecture Letters, v.6 n.2, p.37-40, July 2007[doi>10.1109/L-CA.2007.10]
H. Kuhn. 2005. The Hungarian method for the assignment problem. Naval Research Logistics 2, 1--2, 83--97.
Amit Kumar , Li-Shiuan Peh , Partha Kundu , Niraj K. Jha, Express virtual channels: towards the ideal interconnection fabric, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250681]
F. Thomson Leighton, Introduction to parallel algorithms and architectures: array, trees, hypercubes, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1991
R. Marculescu and P. Bogdan. 2009. The chip is the network: Toward a science of network-on-chip design. Foundations and Trends in Electronic Design Automation 2, 4, 371--461.
F. Moein-Darbari, A. Khademzade, and G. Gharooni-Fard. 2009. CGMAP: A new approach to network-on-chip mapping problem. IEICE Electron Express 6, 1, 27--34.
Srinivasan Murali , Giovanni De Micheli, Bandwidth-Constrained Mapping of Cores onto NoC Architectures, Proceedings of the conference on Design, automation and test in Europe, p.20896, February 16-20, 2004
Srinivasan Murali , Giovanni De Micheli, SUNMAP: a tool for automatic topology selection and generation for NoCs, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996809]
Umit Y. Ogras , Radu Marculescu, "It's a small world after all": noc performance optimization via long-range link insertion, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.7, p.693-706, July 2006[doi>10.1109/TVLSI.2006.878263]
Ozcan Ozturk , Mahmut Kandemir , Seung W. Son, An ilp based approach to reducing energy consumption in nocbased CMPS, Proceedings of the 2007 international symposium on Low power electronics and design, August 27-29, 2007, Portland, OR, USA[doi>10.1145/1283780.1283871]
Maurizio Palesi , Rickard Holsmark , Shashi Kumar , Vincenzo Catania, Application Specific Routing Algorithms for Networks on Chip, IEEE Transactions on Parallel and Distributed Systems, v.20 n.3, p.316-330, March 2009[doi>10.1109/TPDS.2008.106]
P. P. Pande, C. Grecu, A. Ivanov, and R. Saleh. 2003. High-throughput switch-based interconnect for future SoCs. In Proceedings of the IEEE International Workshop on System-on-Chip for Real Time Applications. 304--310.
D. Pham, S. Asano, M. Bolliger, M. N. Day, H. P. Hofstee, C. Johns, J. Kahle, A Kameyama, Y. Masubuchi, M. Riley, D. Shippy, D. Stasiak, M. Suzuoki, M. Wang, J. Warnock, S. Weitzel, D. Wendel, T. Yamazaki, and K. Yazawa. 2006. Overview of the architecture, circuit design, and physical implementation of a first-generation cell processor. IEEE Journal of Solid-State Circuits 41, 1, 179--196.
R. Pop and S. Kumar. 2004. A Survey of Techniques for Mapping and Scheduling Applications to Network on Chip Systems. Research Report 04:4. School of Engineering, Jönköping University, Jönköping, Sweden.
Zhiliang Qian , Paul Bogdan , Guopeng Wei , Chi-Ying Tsui , Radu Marculescu, A traffic-aware adaptive routing algorithm on a highly reconfigurable network-on-chip architecture, Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, October 07-12, 2012, Tampere, Finland[doi>10.1145/2380445.2380475]
Pradip Kumar Sahu , Santanu Chattopadhyay, A survey on application mapping strategies for Network-on-Chip design, Journal of Systems Architecture: the EUROMICRO Journal, v.59 n.1, p.60-76, January, 2013[doi>10.1016/j.sysarc.2012.10.004]
Pradip Kumar Sahu , Tapan Shah , Kanchan Manna , Santanu Chattopadhyay, Application Mapping Onto Mesh-Based Network-on-Chip Using Discrete Particle Swarm Optimization, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.22 n.2, p.300-312, February 2014[doi>10.1109/TVLSI.2013.2240708]
Krishnan Srinivasan , Karam S. Chatha , Goran Konjevod, Linear-programming-based techniques for synthesis of network-on-chip architectures, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.14 n.4, p.407-420, April 2006[doi>10.1109/TVLSI.2006.871762]
Suleyman Tosun, Cluster-based application mapping method for Network-on-Chip, Advances in Engineering Software, v.42 n.10, p.868-874, October, 2011[doi>10.1016/j.advengsoft.2011.06.005]
S. R. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson, J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain, V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar, and S. Borkar. 2008. An 80-tile sub-100-W TeraFLOPS processor in 65-nm CMOS. IEEE Journal of Solid-State Circuits 43, 1, 29--41.
David Wentzlaff , Patrick Griffin , Henry Hoffmann , Liewei Bao , Bruce Edwards , Carl Ramey , Matthew Mattina , Chyi-Chang Miao , John F. Brown III , Anant Agarwal, On-Chip Interconnection Architecture of the Tile Processor, IEEE Micro, v.27 n.5, p.15-31, September 2007[doi>10.1109/MM.2007.89]
Di Zhu , Lizhong Chen , Siyu Yue , Massoud Pedram, Application mapping for express channel-based networks-on-chip, Proceedings of the conference on Design, Automation & Test in Europe, March 24-28, 2014, Dresden, Germany
