<profile>

<section name = "Vitis HLS Report for 'atax'" level="0">
<item name = "Date">Sat Feb 17 11:40:32 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">proj_atax_no_taffo</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 14.600 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">359, 359, 7.180 us, 7.180 us, 360, 360, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313">atax_Pipeline_VITIS_LOOP_48_1, 296, 296, 5.920 us, 5.920 us, 296, 296, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 10, 4277, 3658, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 469, -</column>
<column name="Register">-, -, 2303, -, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313">atax_Pipeline_VITIS_LOOP_48_1, 0, 10, 3327, 1958, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 240, 424, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 0, 0, 710, 1276, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">279, 65, 1, 65</column>
<column name="gmem_ARADDR">21, 5, 64, 320</column>
<column name="gmem_ARLEN">17, 4, 32, 128</column>
<column name="gmem_ARVALID">13, 3, 1, 3</column>
<column name="gmem_RREADY">13, 3, 1, 3</column>
<column name="gmem_WDATA">81, 17, 32, 544</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">64, 0, 64, 0</column>
<column name="bitcast_ln60_10_reg_1109">32, 0, 32, 0</column>
<column name="bitcast_ln60_11_reg_1114">32, 0, 32, 0</column>
<column name="bitcast_ln60_12_reg_1119">32, 0, 32, 0</column>
<column name="bitcast_ln60_13_reg_1124">32, 0, 32, 0</column>
<column name="bitcast_ln60_14_reg_1129">32, 0, 32, 0</column>
<column name="bitcast_ln60_15_reg_1134">32, 0, 32, 0</column>
<column name="bitcast_ln60_1_reg_1064">32, 0, 32, 0</column>
<column name="bitcast_ln60_2_reg_1069">32, 0, 32, 0</column>
<column name="bitcast_ln60_3_reg_1074">32, 0, 32, 0</column>
<column name="bitcast_ln60_4_reg_1079">32, 0, 32, 0</column>
<column name="bitcast_ln60_5_reg_1084">32, 0, 32, 0</column>
<column name="bitcast_ln60_6_reg_1089">32, 0, 32, 0</column>
<column name="bitcast_ln60_7_reg_1094">32, 0, 32, 0</column>
<column name="bitcast_ln60_8_reg_1099">32, 0, 32, 0</column>
<column name="bitcast_ln60_9_reg_1104">32, 0, 32, 0</column>
<column name="bitcast_ln60_reg_1059">32, 0, 32, 0</column>
<column name="empty_48_reg_979">32, 0, 32, 0</column>
<column name="empty_49_reg_984">32, 0, 32, 0</column>
<column name="empty_50_reg_989">32, 0, 32, 0</column>
<column name="empty_51_reg_994">32, 0, 32, 0</column>
<column name="empty_52_reg_999">32, 0, 32, 0</column>
<column name="empty_53_reg_1004">32, 0, 32, 0</column>
<column name="empty_54_reg_1009">32, 0, 32, 0</column>
<column name="empty_55_reg_1014">32, 0, 32, 0</column>
<column name="empty_56_reg_1019">32, 0, 32, 0</column>
<column name="empty_57_reg_1024">32, 0, 32, 0</column>
<column name="empty_58_reg_1029">32, 0, 32, 0</column>
<column name="empty_59_reg_1034">32, 0, 32, 0</column>
<column name="empty_60_reg_1039">32, 0, 32, 0</column>
<column name="empty_61_reg_1044">32, 0, 32, 0</column>
<column name="empty_62_reg_1049">32, 0, 32, 0</column>
<column name="empty_63_reg_1054">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_10_reg_949">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_11_reg_954">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_12_reg_959">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_13_reg_964">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_14_reg_969">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_15_reg_974">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_1_reg_904">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_2_reg_909">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_3_reg_914">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_4_reg_919">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_5_reg_924">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_6_reg_929">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_7_reg_934">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_8_reg_939">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_9_reg_944">32, 0, 32, 0</column>
<column name="gmem_addr_1_read_reg_899">32, 0, 32, 0</column>
<column name="gmem_addr_1_reg_786">64, 0, 64, 0</column>
<column name="gmem_addr_read_10_reg_869">32, 0, 32, 0</column>
<column name="gmem_addr_read_11_reg_874">32, 0, 32, 0</column>
<column name="gmem_addr_read_12_reg_879">32, 0, 32, 0</column>
<column name="gmem_addr_read_13_reg_884">32, 0, 32, 0</column>
<column name="gmem_addr_read_14_reg_889">32, 0, 32, 0</column>
<column name="gmem_addr_read_15_reg_894">32, 0, 32, 0</column>
<column name="gmem_addr_read_1_reg_824">32, 0, 32, 0</column>
<column name="gmem_addr_read_2_reg_829">32, 0, 32, 0</column>
<column name="gmem_addr_read_3_reg_834">32, 0, 32, 0</column>
<column name="gmem_addr_read_4_reg_839">32, 0, 32, 0</column>
<column name="gmem_addr_read_5_reg_844">32, 0, 32, 0</column>
<column name="gmem_addr_read_6_reg_849">32, 0, 32, 0</column>
<column name="gmem_addr_read_7_reg_854">32, 0, 32, 0</column>
<column name="gmem_addr_read_8_reg_859">32, 0, 32, 0</column>
<column name="gmem_addr_read_9_reg_864">32, 0, 32, 0</column>
<column name="gmem_addr_read_reg_819">32, 0, 32, 0</column>
<column name="gmem_addr_reg_780">64, 0, 64, 0</column>
<column name="grp_atax_Pipeline_VITIS_LOOP_48_1_fu_313_ap_start_reg">1, 0, 1, 0</column>
<column name="trunc_ln1_reg_808">62, 0, 62, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, atax, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, atax, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
