// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bound,
        mul_ln195_1,
        zext_ln190,
        all_attention_coefficients_V_address0,
        all_attention_coefficients_V_ce0,
        all_attention_coefficients_V_q0,
        nodes_features_proj_V_0_address0,
        nodes_features_proj_V_0_ce0,
        nodes_features_proj_V_0_q0,
        nodes_features_proj_V_1_address0,
        nodes_features_proj_V_1_ce0,
        nodes_features_proj_V_1_q0,
        nodes_features_proj_V_2_address0,
        nodes_features_proj_V_2_ce0,
        nodes_features_proj_V_2_q0,
        nodes_features_proj_V_3_address0,
        nodes_features_proj_V_3_ce0,
        nodes_features_proj_V_3_q0,
        nodes_features_proj_V_4_address0,
        nodes_features_proj_V_4_ce0,
        nodes_features_proj_V_4_q0,
        nodes_features_proj_V_5_address0,
        nodes_features_proj_V_5_ce0,
        nodes_features_proj_V_5_q0,
        nodes_features_proj_V_6_address0,
        nodes_features_proj_V_6_ce0,
        nodes_features_proj_V_6_q0,
        nodes_features_proj_V_7_address0,
        nodes_features_proj_V_7_ce0,
        nodes_features_proj_V_7_q0,
        nodes_features_proj_V_8_address0,
        nodes_features_proj_V_8_ce0,
        nodes_features_proj_V_8_q0,
        nodes_features_proj_V_9_address0,
        nodes_features_proj_V_9_ce0,
        nodes_features_proj_V_9_q0,
        nodes_features_proj_V_10_address0,
        nodes_features_proj_V_10_ce0,
        nodes_features_proj_V_10_q0,
        nodes_features_proj_V_11_address0,
        nodes_features_proj_V_11_ce0,
        nodes_features_proj_V_11_q0,
        nodes_features_proj_V_12_address0,
        nodes_features_proj_V_12_ce0,
        nodes_features_proj_V_12_q0,
        nodes_features_proj_V_13_address0,
        nodes_features_proj_V_13_ce0,
        nodes_features_proj_V_13_q0,
        nodes_features_proj_V_14_address0,
        nodes_features_proj_V_14_ce0,
        nodes_features_proj_V_14_q0,
        nodes_features_proj_V_15_address0,
        nodes_features_proj_V_15_ce0,
        nodes_features_proj_V_15_q0,
        out_nodes_features_sum_V_address0,
        out_nodes_features_sum_V_ce0,
        out_nodes_features_sum_V_q0,
        out_nodes_features_sum_V_address1,
        out_nodes_features_sum_V_ce1,
        out_nodes_features_sum_V_we1,
        out_nodes_features_sum_V_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [35:0] bound;
input  [17:0] mul_ln195_1;
input  [2:0] zext_ln190;
output  [17:0] all_attention_coefficients_V_address0;
output   all_attention_coefficients_V_ce0;
input  [27:0] all_attention_coefficients_V_q0;
output  [9:0] nodes_features_proj_V_0_address0;
output   nodes_features_proj_V_0_ce0;
input  [27:0] nodes_features_proj_V_0_q0;
output  [9:0] nodes_features_proj_V_1_address0;
output   nodes_features_proj_V_1_ce0;
input  [27:0] nodes_features_proj_V_1_q0;
output  [9:0] nodes_features_proj_V_2_address0;
output   nodes_features_proj_V_2_ce0;
input  [27:0] nodes_features_proj_V_2_q0;
output  [9:0] nodes_features_proj_V_3_address0;
output   nodes_features_proj_V_3_ce0;
input  [27:0] nodes_features_proj_V_3_q0;
output  [9:0] nodes_features_proj_V_4_address0;
output   nodes_features_proj_V_4_ce0;
input  [27:0] nodes_features_proj_V_4_q0;
output  [9:0] nodes_features_proj_V_5_address0;
output   nodes_features_proj_V_5_ce0;
input  [27:0] nodes_features_proj_V_5_q0;
output  [9:0] nodes_features_proj_V_6_address0;
output   nodes_features_proj_V_6_ce0;
input  [27:0] nodes_features_proj_V_6_q0;
output  [9:0] nodes_features_proj_V_7_address0;
output   nodes_features_proj_V_7_ce0;
input  [27:0] nodes_features_proj_V_7_q0;
output  [9:0] nodes_features_proj_V_8_address0;
output   nodes_features_proj_V_8_ce0;
input  [27:0] nodes_features_proj_V_8_q0;
output  [9:0] nodes_features_proj_V_9_address0;
output   nodes_features_proj_V_9_ce0;
input  [27:0] nodes_features_proj_V_9_q0;
output  [9:0] nodes_features_proj_V_10_address0;
output   nodes_features_proj_V_10_ce0;
input  [27:0] nodes_features_proj_V_10_q0;
output  [9:0] nodes_features_proj_V_11_address0;
output   nodes_features_proj_V_11_ce0;
input  [27:0] nodes_features_proj_V_11_q0;
output  [9:0] nodes_features_proj_V_12_address0;
output   nodes_features_proj_V_12_ce0;
input  [27:0] nodes_features_proj_V_12_q0;
output  [9:0] nodes_features_proj_V_13_address0;
output   nodes_features_proj_V_13_ce0;
input  [27:0] nodes_features_proj_V_13_q0;
output  [9:0] nodes_features_proj_V_14_address0;
output   nodes_features_proj_V_14_ce0;
input  [27:0] nodes_features_proj_V_14_q0;
output  [9:0] nodes_features_proj_V_15_address0;
output   nodes_features_proj_V_15_ce0;
input  [27:0] nodes_features_proj_V_15_q0;
output  [3:0] out_nodes_features_sum_V_address0;
output   out_nodes_features_sum_V_ce0;
input  [27:0] out_nodes_features_sum_V_q0;
output  [3:0] out_nodes_features_sum_V_address1;
output   out_nodes_features_sum_V_ce1;
output   out_nodes_features_sum_V_we1;
output  [27:0] out_nodes_features_sum_V_d1;

reg ap_idle;
reg all_attention_coefficients_V_ce0;
reg nodes_features_proj_V_0_ce0;
reg nodes_features_proj_V_1_ce0;
reg nodes_features_proj_V_2_ce0;
reg nodes_features_proj_V_3_ce0;
reg nodes_features_proj_V_4_ce0;
reg nodes_features_proj_V_5_ce0;
reg nodes_features_proj_V_6_ce0;
reg nodes_features_proj_V_7_ce0;
reg nodes_features_proj_V_8_ce0;
reg nodes_features_proj_V_9_ce0;
reg nodes_features_proj_V_10_ce0;
reg nodes_features_proj_V_11_ce0;
reg nodes_features_proj_V_12_ce0;
reg nodes_features_proj_V_13_ce0;
reg nodes_features_proj_V_14_ce0;
reg nodes_features_proj_V_15_ce0;
reg out_nodes_features_sum_V_ce0;
reg out_nodes_features_sum_V_ce1;
reg out_nodes_features_sum_V_we1;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln193_fu_410_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [9:0] zext_ln190_cast_fu_367_p1;
reg   [9:0] zext_ln190_cast_reg_661;
wire   [0:0] cmp8_fu_404_p2;
reg   [0:0] cmp8_reg_666;
reg   [0:0] cmp8_reg_666_pp0_iter2_reg;
reg   [0:0] cmp8_reg_666_pp0_iter3_reg;
reg   [0:0] cmp8_reg_666_pp0_iter4_reg;
wire   [0:0] icmp_ln197_fu_430_p2;
reg   [0:0] icmp_ln197_reg_675;
reg   [0:0] icmp_ln197_reg_675_pp0_iter2_reg;
reg   [0:0] icmp_ln197_reg_675_pp0_iter3_reg;
reg   [0:0] icmp_ln197_reg_675_pp0_iter4_reg;
wire   [0:0] cmp8_mid1_fu_456_p2;
reg   [0:0] cmp8_mid1_reg_680;
reg   [0:0] cmp8_mid1_reg_680_pp0_iter2_reg;
reg   [0:0] cmp8_mid1_reg_680_pp0_iter3_reg;
reg   [0:0] cmp8_mid1_reg_680_pp0_iter4_reg;
wire   [17:0] add_ln193_1_fu_474_p2;
reg   [17:0] add_ln193_1_reg_685;
wire   [9:0] add_ln193_3_fu_487_p2;
reg   [9:0] add_ln193_3_reg_690;
reg   [3:0] out_nodes_features_sum_V_addr_reg_695;
reg   [3:0] out_nodes_features_sum_V_addr_reg_695_pp0_iter2_reg;
reg   [3:0] out_nodes_features_sum_V_addr_reg_695_pp0_iter3_reg;
reg   [3:0] out_nodes_features_sum_V_addr_reg_695_pp0_iter4_reg;
wire   [3:0] trunc_ln1171_2_fu_497_p1;
reg   [3:0] trunc_ln1171_2_reg_701;
reg   [3:0] trunc_ln1171_2_reg_701_pp0_iter2_reg;
reg  signed [27:0] all_attention_coefficients_V_load_reg_791;
wire   [27:0] tmp_fu_545_p18;
reg  signed [27:0] tmp_reg_796;
reg   [27:0] prev_V_reg_801;
wire   [45:0] r_V_fu_588_p2;
reg   [45:0] r_V_reg_806;
wire   [63:0] zext_ln197_fu_492_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln195_fu_522_p1;
wire   [63:0] zext_ln1171_fu_526_p1;
reg   [4:0] fout_1_fu_100;
wire   [4:0] add_ln197_fu_501_p2;
wire    ap_loop_init;
reg   [31:0] n2_fu_104;
wire   [31:0] select_ln193_2_fu_462_p3;
reg   [35:0] indvar_flatten_fu_108;
wire   [35:0] add_ln193_2_fu_415_p2;
wire   [7:0] trunc_ln1171_fu_392_p1;
wire   [31:0] add_ln193_fu_424_p2;
wire   [7:0] trunc_ln1171_1_fu_444_p1;
wire   [17:0] trunc_ln193_fu_470_p1;
wire   [9:0] tmp_117_cast_fu_448_p3;
wire   [9:0] tmp_116_cast_fu_396_p3;
wire   [9:0] select_ln193_4_fu_479_p3;
wire   [4:0] select_ln193_fu_436_p3;
wire   [0:0] select_ln193_1_fu_594_p3;
wire   [27:0] empty_fu_599_p3;
wire   [45:0] lhs_fu_606_p3;
wire   [45:0] ret_V_fu_614_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
wire    ap_enable_operation_117;
reg    ap_enable_state4_pp0_iter3_stage0;
wire    ap_enable_operation_120;
reg    ap_enable_state5_pp0_iter4_stage0;
wire    ap_enable_operation_131;
reg    ap_enable_state6_pp0_iter5_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mux_164_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .din2_WIDTH( 28 ),
    .din3_WIDTH( 28 ),
    .din4_WIDTH( 28 ),
    .din5_WIDTH( 28 ),
    .din6_WIDTH( 28 ),
    .din7_WIDTH( 28 ),
    .din8_WIDTH( 28 ),
    .din9_WIDTH( 28 ),
    .din10_WIDTH( 28 ),
    .din11_WIDTH( 28 ),
    .din12_WIDTH( 28 ),
    .din13_WIDTH( 28 ),
    .din14_WIDTH( 28 ),
    .din15_WIDTH( 28 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 28 ))
mux_164_28_1_1_U1069(
    .din0(nodes_features_proj_V_0_q0),
    .din1(nodes_features_proj_V_1_q0),
    .din2(nodes_features_proj_V_2_q0),
    .din3(nodes_features_proj_V_3_q0),
    .din4(nodes_features_proj_V_4_q0),
    .din5(nodes_features_proj_V_5_q0),
    .din6(nodes_features_proj_V_6_q0),
    .din7(nodes_features_proj_V_7_q0),
    .din8(nodes_features_proj_V_8_q0),
    .din9(nodes_features_proj_V_9_q0),
    .din10(nodes_features_proj_V_10_q0),
    .din11(nodes_features_proj_V_11_q0),
    .din12(nodes_features_proj_V_12_q0),
    .din13(nodes_features_proj_V_13_q0),
    .din14(nodes_features_proj_V_14_q0),
    .din15(nodes_features_proj_V_15_q0),
    .din16(trunc_ln1171_2_reg_701_pp0_iter2_reg),
    .dout(tmp_fu_545_p18)
);

GAT_compute_one_graph_mul_28s_28s_46_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 28 ),
    .dout_WIDTH( 46 ))
mul_28s_28s_46_1_1_U1070(
    .din0(tmp_reg_796),
    .din1(all_attention_coefficients_V_load_reg_791),
    .dout(r_V_fu_588_p2)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            fout_1_fu_100 <= 5'd0;
        end else if (((icmp_ln193_fu_410_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            fout_1_fu_100 <= add_ln197_fu_501_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_108 <= 36'd0;
        end else if (((icmp_ln193_fu_410_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            indvar_flatten_fu_108 <= add_ln193_2_fu_415_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            n2_fu_104 <= 32'd0;
        end else if (((icmp_ln193_fu_410_p2 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
            n2_fu_104 <= select_ln193_2_fu_462_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln193_fu_410_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln193_1_reg_685 <= add_ln193_1_fu_474_p2;
        add_ln193_3_reg_690 <= add_ln193_3_fu_487_p2;
        cmp8_mid1_reg_680 <= cmp8_mid1_fu_456_p2;
        icmp_ln197_reg_675 <= icmp_ln197_fu_430_p2;
        out_nodes_features_sum_V_addr_reg_695 <= zext_ln197_fu_492_p1;
        trunc_ln1171_2_reg_701 <= trunc_ln1171_2_fu_497_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        all_attention_coefficients_V_load_reg_791 <= all_attention_coefficients_V_q0;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        cmp8_mid1_reg_680_pp0_iter2_reg <= cmp8_mid1_reg_680;
        cmp8_mid1_reg_680_pp0_iter3_reg <= cmp8_mid1_reg_680_pp0_iter2_reg;
        cmp8_mid1_reg_680_pp0_iter4_reg <= cmp8_mid1_reg_680_pp0_iter3_reg;
        cmp8_reg_666_pp0_iter2_reg <= cmp8_reg_666;
        cmp8_reg_666_pp0_iter3_reg <= cmp8_reg_666_pp0_iter2_reg;
        cmp8_reg_666_pp0_iter4_reg <= cmp8_reg_666_pp0_iter3_reg;
        icmp_ln197_reg_675_pp0_iter2_reg <= icmp_ln197_reg_675;
        icmp_ln197_reg_675_pp0_iter3_reg <= icmp_ln197_reg_675_pp0_iter2_reg;
        icmp_ln197_reg_675_pp0_iter4_reg <= icmp_ln197_reg_675_pp0_iter3_reg;
        out_nodes_features_sum_V_addr_reg_695_pp0_iter2_reg <= out_nodes_features_sum_V_addr_reg_695;
        out_nodes_features_sum_V_addr_reg_695_pp0_iter3_reg <= out_nodes_features_sum_V_addr_reg_695_pp0_iter2_reg;
        out_nodes_features_sum_V_addr_reg_695_pp0_iter4_reg <= out_nodes_features_sum_V_addr_reg_695_pp0_iter3_reg;
        r_V_reg_806 <= r_V_fu_588_p2;
        tmp_reg_796 <= tmp_fu_545_p18;
        trunc_ln1171_2_reg_701_pp0_iter2_reg <= trunc_ln1171_2_reg_701;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
        cmp8_reg_666 <= cmp8_fu_404_p2;
        zext_ln190_cast_reg_661[2 : 0] <= zext_ln190_cast_fu_367_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        prev_V_reg_801 <= out_nodes_features_sum_V_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        all_attention_coefficients_V_ce0 = 1'b1;
    end else begin
        all_attention_coefficients_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln193_fu_410_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_0_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_10_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_11_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_12_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_13_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_14_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_15_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_1_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_2_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_3_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_4_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_5_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_6_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_7_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_8_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        nodes_features_proj_V_9_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        out_nodes_features_sum_V_ce0 = 1'b1;
    end else begin
        out_nodes_features_sum_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        out_nodes_features_sum_V_ce1 = 1'b1;
    end else begin
        out_nodes_features_sum_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        out_nodes_features_sum_V_we1 = 1'b1;
    end else begin
        out_nodes_features_sum_V_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln193_1_fu_474_p2 = (mul_ln195_1 + trunc_ln193_fu_470_p1);

assign add_ln193_2_fu_415_p2 = (indvar_flatten_fu_108 + 36'd1);

assign add_ln193_3_fu_487_p2 = (select_ln193_4_fu_479_p3 + zext_ln190_cast_reg_661);

assign add_ln193_fu_424_p2 = (n2_fu_104 + 32'd1);

assign add_ln197_fu_501_p2 = (select_ln193_fu_436_p3 + 5'd1);

assign all_attention_coefficients_V_address0 = zext_ln195_fu_522_p1;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_operation_117 = (1'b1 == 1'b1);

assign ap_enable_operation_120 = (1'b1 == 1'b1);

assign ap_enable_operation_131 = (1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state4_pp0_iter3_stage0 = ((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state5_pp0_iter4_stage0 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state6_pp0_iter5_stage0 = ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign cmp8_fu_404_p2 = ((n2_fu_104 == 32'd0) ? 1'b1 : 1'b0);

assign cmp8_mid1_fu_456_p2 = ((add_ln193_fu_424_p2 == 32'd0) ? 1'b1 : 1'b0);

assign empty_fu_599_p3 = ((select_ln193_1_fu_594_p3[0:0] == 1'b1) ? 28'd0 : prev_V_reg_801);

assign icmp_ln193_fu_410_p2 = ((indvar_flatten_fu_108 == bound) ? 1'b1 : 1'b0);

assign icmp_ln197_fu_430_p2 = ((fout_1_fu_100 == 5'd16) ? 1'b1 : 1'b0);

assign lhs_fu_606_p3 = {{empty_fu_599_p3}, {18'd0}};

assign nodes_features_proj_V_0_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_10_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_11_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_12_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_13_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_14_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_15_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_1_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_2_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_3_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_4_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_5_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_6_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_7_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_8_address0 = zext_ln1171_fu_526_p1;

assign nodes_features_proj_V_9_address0 = zext_ln1171_fu_526_p1;

assign out_nodes_features_sum_V_address0 = out_nodes_features_sum_V_addr_reg_695_pp0_iter2_reg;

assign out_nodes_features_sum_V_address1 = out_nodes_features_sum_V_addr_reg_695_pp0_iter4_reg;

assign out_nodes_features_sum_V_d1 = {{ret_V_fu_614_p2[45:18]}};

assign ret_V_fu_614_p2 = (lhs_fu_606_p3 + r_V_reg_806);

assign select_ln193_1_fu_594_p3 = ((icmp_ln197_reg_675_pp0_iter4_reg[0:0] == 1'b1) ? cmp8_mid1_reg_680_pp0_iter4_reg : cmp8_reg_666_pp0_iter4_reg);

assign select_ln193_2_fu_462_p3 = ((icmp_ln197_fu_430_p2[0:0] == 1'b1) ? add_ln193_fu_424_p2 : n2_fu_104);

assign select_ln193_4_fu_479_p3 = ((icmp_ln197_fu_430_p2[0:0] == 1'b1) ? tmp_117_cast_fu_448_p3 : tmp_116_cast_fu_396_p3);

assign select_ln193_fu_436_p3 = ((icmp_ln197_fu_430_p2[0:0] == 1'b1) ? 5'd0 : fout_1_fu_100);

assign tmp_116_cast_fu_396_p3 = {{trunc_ln1171_fu_392_p1}, {2'd0}};

assign tmp_117_cast_fu_448_p3 = {{trunc_ln1171_1_fu_444_p1}, {2'd0}};

assign trunc_ln1171_1_fu_444_p1 = add_ln193_fu_424_p2[7:0];

assign trunc_ln1171_2_fu_497_p1 = select_ln193_fu_436_p3[3:0];

assign trunc_ln1171_fu_392_p1 = n2_fu_104[7:0];

assign trunc_ln193_fu_470_p1 = select_ln193_2_fu_462_p3[17:0];

assign zext_ln1171_fu_526_p1 = add_ln193_3_reg_690;

assign zext_ln190_cast_fu_367_p1 = zext_ln190;

assign zext_ln195_fu_522_p1 = add_ln193_1_reg_685;

assign zext_ln197_fu_492_p1 = select_ln193_fu_436_p3;

always @ (posedge ap_clk) begin
    zext_ln190_cast_reg_661[9:3] <= 7'b0000000;
end

endmodule //GAT_compute_one_graph_compute_out_nodes_features_Pipeline_VITIS_LOOP_193_3_VITIS_LOOP_197_4
