# Output products list for <dual_port_ram>
dual_port_ram.asy
dual_port_ram.gise
dual_port_ram.ngc
dual_port_ram.sym
dual_port_ram.vhd
dual_port_ram.vho
dual_port_ram.xco
dual_port_ram.xise
dual_port_ram\blk_mem_gen_v7_3_readme.txt
dual_port_ram\doc\blk_mem_gen_v7_3_vinfo.html
dual_port_ram\doc\pg058-blk-mem-gen.pdf
dual_port_ram\example_design\dual_port_ram_exdes.ucf
dual_port_ram\example_design\dual_port_ram_exdes.vhd
dual_port_ram\example_design\dual_port_ram_exdes.xdc
dual_port_ram\example_design\dual_port_ram_prod.vhd
dual_port_ram\implement\implement.bat
dual_port_ram\implement\implement.sh
dual_port_ram\implement\planAhead_ise.bat
dual_port_ram\implement\planAhead_ise.sh
dual_port_ram\implement\planAhead_ise.tcl
dual_port_ram\implement\xst.prj
dual_port_ram\implement\xst.scr
dual_port_ram\simulation\addr_gen.vhd
dual_port_ram\simulation\bmg_stim_gen.vhd
dual_port_ram\simulation\bmg_tb_pkg.vhd
dual_port_ram\simulation\checker.vhd
dual_port_ram\simulation\data_gen.vhd
dual_port_ram\simulation\dual_port_ram_synth.vhd
dual_port_ram\simulation\dual_port_ram_tb.vhd
dual_port_ram\simulation\functional\simcmds.tcl
dual_port_ram\simulation\functional\simulate_isim.bat
dual_port_ram\simulation\functional\simulate_mti.bat
dual_port_ram\simulation\functional\simulate_mti.do
dual_port_ram\simulation\functional\simulate_mti.sh
dual_port_ram\simulation\functional\simulate_ncsim.sh
dual_port_ram\simulation\functional\simulate_vcs.sh
dual_port_ram\simulation\functional\ucli_commands.key
dual_port_ram\simulation\functional\vcs_session.tcl
dual_port_ram\simulation\functional\wave_mti.do
dual_port_ram\simulation\functional\wave_ncsim.sv
dual_port_ram\simulation\random.vhd
dual_port_ram\simulation\timing\simcmds.tcl
dual_port_ram\simulation\timing\simulate_isim.bat
dual_port_ram\simulation\timing\simulate_mti.bat
dual_port_ram\simulation\timing\simulate_mti.do
dual_port_ram\simulation\timing\simulate_mti.sh
dual_port_ram\simulation\timing\simulate_ncsim.sh
dual_port_ram\simulation\timing\simulate_vcs.sh
dual_port_ram\simulation\timing\ucli_commands.key
dual_port_ram\simulation\timing\vcs_session.tcl
dual_port_ram\simulation\timing\wave_mti.do
dual_port_ram\simulation\timing\wave_ncsim.sv
dual_port_ram_flist.txt
dual_port_ram_xmdf.tcl
summary.log
