{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Imports\n",
    "import pandas as pd\n",
    "from random import randint\n",
    "from src import *\n",
    "from src.simulator import SIMULATOR"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "sim = SIMULATOR()\n",
    "\n",
    "# --------------------------------------------\n",
    "#               KERNEL CONFIGURATION\n",
    "# --------------------------------------------\n",
    "kernel_path = './kernels/mac_test/'\n",
    "kernel_number = 1 \n",
    "column_usage = [True, False] \n",
    "nInstrPerCol = 7 \n",
    "imem_add_start = 0 \n",
    "srf_spm_addres = 0 \n",
    "version=\"\"\n",
    "\n",
    "sim.kernel_config(column_usage, nInstrPerCol, imem_add_start, srf_spm_addres, kernel_number)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SPM 1: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, ]\n",
      "SPM 2: [2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, ]\n",
      "SPM 3: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, ]\n"
     ]
    }
   ],
   "source": [
    "# --------------------------------------------\n",
    "#                LOAD SPM DATA\n",
    "# --------------------------------------------\n",
    "# Load vector A\n",
    "vector_A = [1 for i in range(SPM_NWORDS)]\n",
    "nline = 1\n",
    "sim.setSPMLine(nline, vector_A)\n",
    "# Load vector B\n",
    "vector_B = [2 for i in range(SPM_NWORDS)]\n",
    "nline = 2\n",
    "sim.setSPMLine(nline, vector_B)\n",
    "# Load vector C\n",
    "vector_C = [1 for i in range(SPM_NWORDS)]\n",
    "nline = 3\n",
    "sim.setSPMLine(nline, vector_C)\n",
    "\n",
    "sim.displaySPMLine(1)\n",
    "sim.displaySPMLine(2)\n",
    "sim.displaySPMLine(3)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ASM to Hex\n",
      "Processing file: ./kernels/mac_test/instructions_asm.csv...\n",
      "Creating file: ./kernels/mac_test/dsip_bitstream.h\n",
      "Creating file: ./kernels/mac_test/instructions_hex_autogen.csv\n"
     ]
    }
   ],
   "source": [
    "# --------------------------------------------\n",
    "#              COMPILE ASM TO HEX\n",
    "# --------------------------------------------\n",
    "sim.compileAsmToHex(kernel_path, kernel_number, version=version)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Processing file: ./kernels/mac_test/instructions_hex_autogen.csv...\n",
      "---------------------\n",
      "       PC: 0\n",
      "---------------------\n",
      "LSU: LOR R7, ONE, ZERO/LD.VWR SRF --> ALU res = 1\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R5, LAST, ZERO (VWR selected: 0, not writting SRF) --> ALU res = 31\n",
      "LCU: NOP --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 1\n",
      "---------------------\n",
      "LSU: SADD R7, ONE, R7/LD.VWR VWR_A --> ALU res = 2\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R6, LAST, ZERO (VWR selected: 0, not writting SRF) --> ALU res = 31\n",
      "LCU: NOP --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 2\n",
      "---------------------\n",
      "LSU: SADD R7, ONE, R7/LD.VWR VWR_B --> ALU res = 3\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R7, LAST, ZERO (VWR selected: 0, not writting SRF) --> ALU res = 31\n",
      "LCU: NOP --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 3\n",
      "---------------------\n",
      "LSU: SADD R7, ONE, R7/LD.VWR VWR_C --> ALU res = 4\n",
      "RC0: NOP --> ALU res = 0\n",
      "RC1: NOP --> ALU res = 0\n",
      "RC2: NOP --> ALU res = 0\n",
      "RC3: NOP --> ALU res = 0\n",
      "MXCU: LOR R0, ZERO, ZERO (VWR selected: 0, not writting SRF) --> ALU res = 0\n",
      "LCU: SADD R0, ZERO, LAST --> ALU res = 31\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 1\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 30\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 2\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 29\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 3\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 28\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 4\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 27\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 5\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 26\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 6\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 25\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 7\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 24\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 8\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 23\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 9\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 22\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 10\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 21\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 11\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 20\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 12\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 19\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 13\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 18\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 14\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 17\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 15\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 16\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 16\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 15\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 17\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 14\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 18\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 13\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 19\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 12\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 20\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 11\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 21\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 10\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 22\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 9\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 23\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 8\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 24\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 7\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 25\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 6\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 26\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 5\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 27\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 4\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 28\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 3\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 29\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 2\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 30\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 1\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 31\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = 0\n",
      "---------------------\n",
      "       PC: 4\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC1: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC2: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "RC3: SADD VWR_C, ROUT, VWR_A, VWR_B --> ALU res = 3\n",
      "MXCU: SADD R0, ONE, R0 (VWR selected: 2, not writting SRF) --> ALU res = 32\n",
      "LCU: BGEPD R0, ZERO, 4 --> ALU res = -1\n",
      "---------------------\n",
      "       PC: 5\n",
      "---------------------\n",
      "LSU: NOP/STR.VWR VWR_C --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 3\n",
      "RC1: NOP --> ALU res = 3\n",
      "RC2: NOP --> ALU res = 3\n",
      "RC3: NOP --> ALU res = 3\n",
      "MXCU: NOP (VWR selected: 0, not writting SRF) --> ALU res = 32\n",
      "LCU: NOP --> ALU res = -1\n",
      "---------------------\n",
      "       PC: 6\n",
      "---------------------\n",
      "LSU: NOP/NOP --> ALU res = 0\n",
      "RC0: NOP --> ALU res = 3\n",
      "RC1: NOP --> ALU res = 3\n",
      "RC2: NOP --> ALU res = 3\n",
      "RC3: NOP --> ALU res = 3\n",
      "MXCU: NOP (VWR selected: 0, not writting SRF) --> ALU res = 32\n",
      "LCU: EXIT --> ALU res = -1\n",
      "End...\n"
     ]
    }
   ],
   "source": [
    "# --------------------------------------------\n",
    "#                 LOAD KERNEL\n",
    "# --------------------------------------------\n",
    "\n",
    "# This needs the hex instructions, if you don't provide them, generate then compiling the asm\n",
    "sim.kernel_load(kernel_path, version=version + \"_autogen\", kernel_number=kernel_number)\n",
    "\n",
    "# --------------------------------------------\n",
    "#               SIMULATE EXECUTION\n",
    "# --------------------------------------------\n",
    "show_lcu = []\n",
    "show_srf = []\n",
    "show_lsu = []\n",
    "show_rcs = [[],[],[],[]]\n",
    "show_mxcu = []\n",
    "display_ops = [show_lcu, show_lsu, show_mxcu, show_rcs, show_srf]\n",
    "\n",
    "sim.run(kernel_number, display_ops=display_ops)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Let's check that we have the correct output in the SPM line just by looking at it."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SPM 1: [1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, ]\n",
      "SPM 2: [2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, 2, ]\n",
      "SPM 3: [3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, ]\n",
      "SPM 4: [3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, ]\n",
      "SPM 5: [0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, ]\n"
     ]
    }
   ],
   "source": [
    "sim.displaySPMLine(1)\n",
    "sim.displaySPMLine(2)\n",
    "sim.displaySPMLine(3)\n",
    "sim.displaySPMLine(4)\n",
    "sim.displaySPMLine(5)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "We can check it more rigorously. We can define our function in python and check that the output matches the CGRA output."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SPM 3: [3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, ]\n",
      "The result is correct!\n"
     ]
    }
   ],
   "source": [
    "sim.displaySPMLine(3)\n",
    "vwr2a_res = sim.getSPMLine(3)\n",
    "errors_idx = []\n",
    "for i in range(len(vector_A)):\n",
    "    if vector_A[i] + vector_B[i] != vwr2a_res[i]:\n",
    "        errors_idx.append(i)\n",
    "if len(errors_idx) == 0:\n",
    "    print(\"The result is correct!\")\n",
    "else:\n",
    "    print(\"Oops, something went wrong. There are \" + str(len(errors_idx)) + \" errors.\")\n",
    "    print(errors_idx)\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Now it's your time to play!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [],
   "source": [
    "#Let's do it!"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "base",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.11.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
