-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2016.2
-- Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity toplevel is
generic (
    C_M_AXI_MAXI_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_MAXI_ID_WIDTH : INTEGER := 1;
    C_M_AXI_MAXI_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MAXI_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MAXI_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MAXI_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MAXI_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_MAXI_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_AXILITES_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_AXILITES_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_MAXI_USER_VALUE : INTEGER := 0;
    C_M_AXI_MAXI_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_MAXI_PROT_VALUE : INTEGER := 0 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_MAXI_AWVALID : OUT STD_LOGIC;
    m_axi_MAXI_AWREADY : IN STD_LOGIC;
    m_axi_MAXI_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MAXI_ADDR_WIDTH-1 downto 0);
    m_axi_MAXI_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_MAXI_ID_WIDTH-1 downto 0);
    m_axi_MAXI_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_MAXI_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_MAXI_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_MAXI_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_MAXI_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_MAXI_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_MAXI_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_MAXI_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_MAXI_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MAXI_AWUSER_WIDTH-1 downto 0);
    m_axi_MAXI_WVALID : OUT STD_LOGIC;
    m_axi_MAXI_WREADY : IN STD_LOGIC;
    m_axi_MAXI_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_MAXI_DATA_WIDTH-1 downto 0);
    m_axi_MAXI_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_MAXI_DATA_WIDTH/8-1 downto 0);
    m_axi_MAXI_WLAST : OUT STD_LOGIC;
    m_axi_MAXI_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_MAXI_ID_WIDTH-1 downto 0);
    m_axi_MAXI_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MAXI_WUSER_WIDTH-1 downto 0);
    m_axi_MAXI_ARVALID : OUT STD_LOGIC;
    m_axi_MAXI_ARREADY : IN STD_LOGIC;
    m_axi_MAXI_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_MAXI_ADDR_WIDTH-1 downto 0);
    m_axi_MAXI_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_MAXI_ID_WIDTH-1 downto 0);
    m_axi_MAXI_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_MAXI_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_MAXI_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_MAXI_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_MAXI_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_MAXI_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_MAXI_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_MAXI_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_MAXI_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_MAXI_ARUSER_WIDTH-1 downto 0);
    m_axi_MAXI_RVALID : IN STD_LOGIC;
    m_axi_MAXI_RREADY : OUT STD_LOGIC;
    m_axi_MAXI_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_MAXI_DATA_WIDTH-1 downto 0);
    m_axi_MAXI_RLAST : IN STD_LOGIC;
    m_axi_MAXI_RID : IN STD_LOGIC_VECTOR (C_M_AXI_MAXI_ID_WIDTH-1 downto 0);
    m_axi_MAXI_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MAXI_RUSER_WIDTH-1 downto 0);
    m_axi_MAXI_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_MAXI_BVALID : IN STD_LOGIC;
    m_axi_MAXI_BREADY : OUT STD_LOGIC;
    m_axi_MAXI_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_MAXI_BID : IN STD_LOGIC_VECTOR (C_M_AXI_MAXI_ID_WIDTH-1 downto 0);
    m_axi_MAXI_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_MAXI_BUSER_WIDTH-1 downto 0);
    s_axi_AXILiteS_AWVALID : IN STD_LOGIC;
    s_axi_AXILiteS_AWREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_WVALID : IN STD_LOGIC;
    s_axi_AXILiteS_WREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH/8-1 downto 0);
    s_axi_AXILiteS_ARVALID : IN STD_LOGIC;
    s_axi_AXILiteS_ARREADY : OUT STD_LOGIC;
    s_axi_AXILiteS_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_AXILITES_ADDR_WIDTH-1 downto 0);
    s_axi_AXILiteS_RVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_RREADY : IN STD_LOGIC;
    s_axi_AXILiteS_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_AXILITES_DATA_WIDTH-1 downto 0);
    s_axi_AXILiteS_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_AXILiteS_BVALID : OUT STD_LOGIC;
    s_axi_AXILiteS_BREADY : IN STD_LOGIC;
    s_axi_AXILiteS_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of toplevel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "toplevel,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z010clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.529000,HLS_SYN_LAT=6432003,HLS_SYN_TPT=none,HLS_SYN_MEM=2,HLS_SYN_DSP=10,HLS_SYN_FF=4444,HLS_SYN_LUT=6183}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_st1_fsm_0 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_st2_fsm_1 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_st3_fsm_2 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_st4_fsm_3 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_st5_fsm_4 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_st6_fsm_5 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_st7_fsm_6 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_st8_fsm_7 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_st9_fsm_8 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_st10_fsm_9 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_st11_fsm_10 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_st12_fsm_11 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_st13_fsm_12 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_st14_fsm_13 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_st15_fsm_14 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_st16_fsm_15 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_st17_fsm_16 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_st18_fsm_17 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_st19_fsm_18 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_st20_fsm_19 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_st21_fsm_20 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_st22_fsm_21 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_st23_fsm_22 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_st24_fsm_23 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_st25_fsm_24 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_st26_fsm_25 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_st27_fsm_26 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_st28_fsm_27 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_st29_fsm_28 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_st30_fsm_29 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_st31_fsm_30 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_st32_fsm_31 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_st33_fsm_32 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_st34_fsm_33 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_st35_fsm_34 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_st36_fsm_35 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_st37_fsm_36 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_st38_fsm_37 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_st39_fsm_38 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_st40_fsm_39 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_st41_fsm_40 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_st42_fsm_41 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_st43_fsm_42 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_st44_fsm_43 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_st45_fsm_44 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_st46_fsm_45 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_st47_fsm_46 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_st48_fsm_47 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_st49_fsm_48 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_st50_fsm_49 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_st51_fsm_50 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_st52_fsm_51 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_st53_fsm_52 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_st54_fsm_53 : STD_LOGIC_VECTOR (65 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_st55_fsm_54 : STD_LOGIC_VECTOR (65 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_st56_fsm_55 : STD_LOGIC_VECTOR (65 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_st57_fsm_56 : STD_LOGIC_VECTOR (65 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_st58_fsm_57 : STD_LOGIC_VECTOR (65 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_st59_fsm_58 : STD_LOGIC_VECTOR (65 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_st60_fsm_59 : STD_LOGIC_VECTOR (65 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_pp0_stg0_fsm_60 : STD_LOGIC_VECTOR (65 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_pp0_stg1_fsm_61 : STD_LOGIC_VECTOR (65 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_pp0_stg2_fsm_62 : STD_LOGIC_VECTOR (65 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_pp0_stg3_fsm_63 : STD_LOGIC_VECTOR (65 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_st138_fsm_64 : STD_LOGIC_VECTOR (65 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_st139_fsm_65 : STD_LOGIC_VECTOR (65 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_33 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110011";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_39 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_3C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111100";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_3B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111011";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_44B40000 : STD_LOGIC_VECTOR (31 downto 0) := "01000100101101000000000000000000";
    constant ap_const_lv32_44610000 : STD_LOGIC_VECTOR (31 downto 0) := "01000100011000010000000000000000";
    constant ap_const_lv32_BB80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000001011101110000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_3F800000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111100000000000000000000000";
    constant ap_const_lv32_43FA0000 : STD_LOGIC_VECTOR (31 downto 0) := "01000011111110100000000000000000";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (65 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_sig_cseq_ST_st1_fsm_0 : STD_LOGIC;
    signal ap_sig_83 : BOOLEAN;
    signal ap_ready : STD_LOGIC;
    signal ram : STD_LOGIC_VECTOR (31 downto 0);
    signal numP : STD_LOGIC_VECTOR (31 downto 0);
    signal numP_0_data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal numP_0_vld_reg : STD_LOGIC := '0';
    signal numP_0_ack_out : STD_LOGIC;
    signal numA : STD_LOGIC_VECTOR (31 downto 0);
    signal numA_0_data_reg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal numA_0_vld_reg : STD_LOGIC := '0';
    signal numA_0_ack_out : STD_LOGIC;
    signal numberAttractors : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal MAXI_blk_n_AR : STD_LOGIC;
    signal ap_sig_cseq_ST_st5_fsm_4 : STD_LOGIC;
    signal ap_sig_198 : BOOLEAN;
    signal MAXI_blk_n_R : STD_LOGIC;
    signal ap_sig_cseq_ST_st12_fsm_11 : STD_LOGIC;
    signal ap_sig_206 : BOOLEAN;
    signal MAXI_blk_n_AW : STD_LOGIC;
    signal ap_sig_cseq_ST_st17_fsm_16 : STD_LOGIC;
    signal ap_sig_214 : BOOLEAN;
    signal MAXI_blk_n_W : STD_LOGIC;
    signal ap_sig_cseq_ST_st18_fsm_17 : STD_LOGIC;
    signal ap_sig_222 : BOOLEAN;
    signal MAXI_blk_n_B : STD_LOGIC;
    signal ap_sig_cseq_ST_st24_fsm_23 : STD_LOGIC;
    signal ap_sig_230 : BOOLEAN;
    signal ap_sig_cseq_ST_st25_fsm_24 : STD_LOGIC;
    signal ap_sig_237 : BOOLEAN;
    signal tmp_15_fu_589_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st26_fsm_25 : STD_LOGIC;
    signal ap_sig_250 : BOOLEAN;
    signal ap_sig_cseq_ST_st32_fsm_31 : STD_LOGIC;
    signal ap_sig_258 : BOOLEAN;
    signal ap_sig_cseq_ST_st43_fsm_42 : STD_LOGIC;
    signal ap_sig_266 : BOOLEAN;
    signal tmp_45_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st44_fsm_43 : STD_LOGIC;
    signal ap_sig_278 : BOOLEAN;
    signal ap_sig_cseq_ST_st49_fsm_48 : STD_LOGIC;
    signal ap_sig_286 : BOOLEAN;
    signal ap_sig_cseq_ST_st7_fsm_6 : STD_LOGIC;
    signal ap_sig_294 : BOOLEAN;
    signal ap_sig_cseq_ST_st14_fsm_13 : STD_LOGIC;
    signal ap_sig_302 : BOOLEAN;
    signal ap_sig_cseq_ST_st19_fsm_18 : STD_LOGIC;
    signal ap_sig_310 : BOOLEAN;
    signal ap_sig_cseq_ST_st20_fsm_19 : STD_LOGIC;
    signal ap_sig_318 : BOOLEAN;
    signal ap_sig_cseq_ST_st34_fsm_33 : STD_LOGIC;
    signal ap_sig_327 : BOOLEAN;
    signal tmp_32_fu_630_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st35_fsm_34 : STD_LOGIC;
    signal ap_sig_339 : BOOLEAN;
    signal ap_sig_cseq_ST_st41_fsm_40 : STD_LOGIC;
    signal ap_sig_347 : BOOLEAN;
    signal ap_sig_cseq_ST_st52_fsm_51 : STD_LOGIC;
    signal ap_sig_355 : BOOLEAN;
    signal tmp_50_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st53_fsm_52 : STD_LOGIC;
    signal ap_sig_367 : BOOLEAN;
    signal ap_sig_cseq_ST_st58_fsm_57 : STD_LOGIC;
    signal ap_sig_375 : BOOLEAN;
    signal ap_sig_cseq_ST_st4_fsm_3 : STD_LOGIC;
    signal ap_sig_383 : BOOLEAN;
    signal ap_sig_cseq_ST_st11_fsm_10 : STD_LOGIC;
    signal ap_sig_391 : BOOLEAN;
    signal ap_sig_cseq_ST_st27_fsm_26 : STD_LOGIC;
    signal ap_sig_399 : BOOLEAN;
    signal ap_sig_cseq_ST_st28_fsm_27 : STD_LOGIC;
    signal ap_sig_407 : BOOLEAN;
    signal ap_sig_cseq_ST_st33_fsm_32 : STD_LOGIC;
    signal ap_sig_415 : BOOLEAN;
    signal tmp_15_reg_924 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st45_fsm_44 : STD_LOGIC;
    signal ap_sig_427 : BOOLEAN;
    signal ap_sig_cseq_ST_st46_fsm_45 : STD_LOGIC;
    signal ap_sig_435 : BOOLEAN;
    signal ap_sig_cseq_ST_st51_fsm_50 : STD_LOGIC;
    signal ap_sig_443 : BOOLEAN;
    signal tmp_45_reg_942 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg0_fsm_60 : STD_LOGIC;
    signal ap_sig_455 : BOOLEAN;
    signal ap_reg_ppiten_pp0_it17 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it0 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it1 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it2 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it3 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it4 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it5 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it6 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it7 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it8 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it9 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it10 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it11 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it12 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it13 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it14 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it15 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it16 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it18 : STD_LOGIC := '0';
    signal ap_reg_ppiten_pp0_it19 : STD_LOGIC := '0';
    signal tmp_24_reg_960 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter16 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_56_reg_1009 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg1_fsm_61 : STD_LOGIC;
    signal ap_sig_514 : BOOLEAN;
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg2_fsm_62 : STD_LOGIC;
    signal ap_sig_531 : BOOLEAN;
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_56_reg_1009_pp0_iter18 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st6_fsm_5 : STD_LOGIC;
    signal ap_sig_548 : BOOLEAN;
    signal ap_sig_cseq_ST_st13_fsm_12 : STD_LOGIC;
    signal ap_sig_556 : BOOLEAN;
    signal ap_sig_cseq_ST_st36_fsm_35 : STD_LOGIC;
    signal ap_sig_564 : BOOLEAN;
    signal ap_sig_cseq_ST_st37_fsm_36 : STD_LOGIC;
    signal ap_sig_572 : BOOLEAN;
    signal ap_sig_cseq_ST_st42_fsm_41 : STD_LOGIC;
    signal ap_sig_580 : BOOLEAN;
    signal tmp_32_reg_933 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_st54_fsm_53 : STD_LOGIC;
    signal ap_sig_592 : BOOLEAN;
    signal ap_sig_cseq_ST_st55_fsm_54 : STD_LOGIC;
    signal ap_sig_600 : BOOLEAN;
    signal ap_sig_cseq_ST_st60_fsm_59 : STD_LOGIC;
    signal ap_sig_608 : BOOLEAN;
    signal tmp_50_reg_951 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_cseq_ST_pp0_stg3_fsm_63 : STD_LOGIC;
    signal ap_sig_623 : BOOLEAN;
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter1 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter2 : STD_LOGIC_VECTOR (0 downto 0);
    signal MAXI_AWVALID : STD_LOGIC;
    signal MAXI_AWREADY : STD_LOGIC;
    signal MAXI_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal MAXI_WVALID : STD_LOGIC;
    signal MAXI_WREADY : STD_LOGIC;
    signal MAXI_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal MAXI_ARVALID : STD_LOGIC;
    signal MAXI_ARREADY : STD_LOGIC;
    signal MAXI_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal MAXI_RVALID : STD_LOGIC;
    signal MAXI_RREADY : STD_LOGIC;
    signal MAXI_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal MAXI_RLAST : STD_LOGIC;
    signal MAXI_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal MAXI_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal MAXI_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal MAXI_BVALID : STD_LOGIC;
    signal MAXI_BREADY : STD_LOGIC;
    signal MAXI_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal MAXI_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal MAXI_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal j_reg_260 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_pn_reg_272 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_pn1_reg_282 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_reg_292 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_reg_303 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_383 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_792 : BOOLEAN;
    signal ap_sig_ioackin_MAXI_AWREADY : STD_LOGIC;
    signal ap_sig_801 : BOOLEAN;
    signal reg_390 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_ioackin_MAXI_ARREADY : STD_LOGIC;
    signal ap_sig_818 : BOOLEAN;
    signal ap_sig_ioackin_MAXI_WREADY : STD_LOGIC;
    signal reg_395 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_395_pp0_iter3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_395_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_395_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_395_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_395_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_395_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_395_pp0_iter9 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_395_pp0_iter10 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_395_pp0_iter11 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_395_pp0_iter12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_395_pp0_iter13 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_395_pp0_iter14 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_338_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_403 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_403_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_403_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_403_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_403_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_403_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter3 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_413 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_413_pp0_iter4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_413_pp0_iter5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_413_pp0_iter6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_413_pp0_iter7 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_ppstg_reg_413_pp0_iter8 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_reg_866 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_62_cast_fu_433_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_62_cast_reg_871 : STD_LOGIC_VECTOR (32 downto 0);
    signal ap_sig_cseq_ST_st2_fsm_1 : STD_LOGIC;
    signal ap_sig_906 : BOOLEAN;
    signal loopend_fu_448_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal loopend_reg_882 : STD_LOGIC_VECTOR (31 downto 0);
    signal pvx_reg_890 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st3_fsm_2 : STD_LOGIC;
    signal ap_sig_917 : BOOLEAN;
    signal tmp_fu_454_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal px_reg_896 : STD_LOGIC_VECTOR (31 downto 0);
    signal pvy_reg_902 : STD_LOGIC_VECTOR (31 downto 0);
    signal py_reg_908 : STD_LOGIC_VECTOR (31 downto 0);
    signal py_read_reg_914 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_367_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_12_reg_919 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_reg_928 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_945 : BOOLEAN;
    signal tmp_44_reg_937 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_953 : BOOLEAN;
    signal tmp_49_reg_946 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_sig_961 : BOOLEAN;
    signal loopend_1_fu_733_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal loopend_1_reg_955 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_970 : BOOLEAN;
    signal tmp_24_fu_739_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter7 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter9 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_24_reg_960_pp0_iter15 : STD_LOGIC_VECTOR (0 downto 0);
    signal MAXI_addr_reg_964 : STD_LOGIC_VECTOR (31 downto 0);
    signal MAXI_addr_1_reg_970 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_1_fu_794_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_1_reg_976 : STD_LOGIC_VECTOR (31 downto 0);
    signal MAXI_addr_2_reg_981 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_352_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_30_reg_987 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_reg_992 : STD_LOGIC_VECTOR (31 downto 0);
    signal exp_reg_997 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_378_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_reg_1002 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_56_fu_854_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_56_reg_1009_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_56_reg_1009_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_56_reg_1009_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_56_reg_1009_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_56_reg_1009_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_56_reg_1009_pp0_iter15 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_57_reg_1013 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_57_reg_1013_pp0_iter10 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_57_reg_1013_pp0_iter11 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_57_reg_1013_pp0_iter12 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_57_reg_1013_pp0_iter13 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reg_ppstg_tmp_57_reg_1013_pp0_iter14 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_362_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_norm_reg_1017 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_norm_reg_1023 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_34_reg_1029 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_356_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_reg_1034 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_norm_1_reg_1044 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_norm_1_reg_1049 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_reg_1054 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_346_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_38_reg_1059 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_1_fu_860_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st138_fsm_64 : STD_LOGIC;
    signal ap_sig_1149 : BOOLEAN;
    signal i_reg_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_10_reg_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_11_reg_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_13_reg_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_14_reg_198 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_16_reg_210 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_17_reg_223 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_phi_fu_239_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_19_reg_236 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_20_reg_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal j_phi_fu_264_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_p_pn_reg_272pp0_it13 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_p_pn_reg_272pp0_it14 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_p_pn_reg_272pp0_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_p_pn1_reg_282pp0_it13 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_p_pn1_reg_282pp0_it14 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_p_pn1_reg_282pp0_it12 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_22_phi_fu_295_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_phi_fu_318_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_23_phi_fu_306_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_phi_fu_330_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_tmp_39_reg_314pp0_it16 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_tmp_39_reg_314pp0_it17 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_tmp_39_reg_314pp0_it15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_tmp_40_reg_326pp0_it16 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_tmp_40_reg_326pp0_it17 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_reg_phiprechg_tmp_40_reg_326pp0_it15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ram2_sum4_cast_fu_474_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ram2_sum_cast_fu_493_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ram2_sum5_cast_fu_518_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ram2_sum3_cast_fu_543_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ram2_sum6_cast_fu_759_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ram2_sum7_cast_fu_784_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ram2_sum8_cast_fu_809_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_reg_ioackin_MAXI_ARREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_MAXI_AWREADY : STD_LOGIC := '0';
    signal ap_reg_ioackin_MAXI_WREADY : STD_LOGIC := '0';
    signal grp_fu_338_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_338_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_cseq_ST_st15_fsm_14 : STD_LOGIC;
    signal ap_sig_1491 : BOOLEAN;
    signal grp_fu_352_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_352_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_356_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_356_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_362_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_367_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_367_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_459_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_5_cast_fu_465_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ram2_sum4_fu_469_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_1_cast_fu_484_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ram2_sum_fu_488_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_6_fu_503_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_7_cast_fu_509_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ram2_sum5_fu_513_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_2_fu_528_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_cast_fu_534_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ram2_sum3_fu_538_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_8_to_int_fu_553_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_3_fu_557_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_5_fu_567_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs_fu_577_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_fu_571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_to_int_fu_594_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_18_fu_598_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_26_fu_608_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs8_fu_618_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs7_fu_612_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_28_fu_624_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_11_to_int_fu_635_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_639_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_41_fu_649_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs1_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs9_fu_653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_43_fu_665_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_14_to_int_fu_676_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_46_fu_680_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_47_fu_690_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs2_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs1_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_51_fu_721_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_21_fu_727_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_25_fu_744_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_26_cast_fu_750_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ram2_sum6_fu_754_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_27_fu_769_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_28_cast_fu_775_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ram2_sum7_fu_779_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal tmp_29_cast_fu_800_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal ram2_sum8_fu_804_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal d_to_int_fu_819_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_52_fu_822_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_53_fu_832_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal notrhs3_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs2_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_54_fu_848_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_338_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_338_ce : STD_LOGIC;
    signal ap_sig_cseq_ST_st16_fsm_15 : STD_LOGIC;
    signal ap_sig_1728 : BOOLEAN;
    signal grp_fu_346_ce : STD_LOGIC;
    signal grp_fu_352_ce : STD_LOGIC;
    signal grp_fu_356_ce : STD_LOGIC;
    signal grp_fu_362_ce : STD_LOGIC;
    signal grp_fu_367_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_378_ce : STD_LOGIC;
    signal ap_sig_cseq_ST_st139_fsm_65 : STD_LOGIC;
    signal ap_sig_1916 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (65 downto 0);
    signal ap_sig_1407 : BOOLEAN;
    signal ap_sig_1416 : BOOLEAN;
    signal ap_sig_653 : BOOLEAN;
    signal ap_sig_1034 : BOOLEAN;

    component toplevel_faddfsub_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component toplevel_fadd_32ns_32ns_32_5_full_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component toplevel_fmul_32ns_32ns_32_4_max_dsp IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component toplevel_fdiv_32ns_32ns_32_16 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component toplevel_fcmp_32ns_32ns_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component toplevel_fsqrt_32ns_32ns_32_12 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component toplevel_AXILiteS_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC;
        ram : OUT STD_LOGIC_VECTOR (31 downto 0);
        numP : OUT STD_LOGIC_VECTOR (31 downto 0);
        numA : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component toplevel_MAXI_m_axi IS
    generic (
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    toplevel_AXILiteS_s_axi_U : component toplevel_AXILiteS_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_AXILITES_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_AXILITES_DATA_WIDTH)
    port map (
        AWVALID => s_axi_AXILiteS_AWVALID,
        AWREADY => s_axi_AXILiteS_AWREADY,
        AWADDR => s_axi_AXILiteS_AWADDR,
        WVALID => s_axi_AXILiteS_WVALID,
        WREADY => s_axi_AXILiteS_WREADY,
        WDATA => s_axi_AXILiteS_WDATA,
        WSTRB => s_axi_AXILiteS_WSTRB,
        ARVALID => s_axi_AXILiteS_ARVALID,
        ARREADY => s_axi_AXILiteS_ARREADY,
        ARADDR => s_axi_AXILiteS_ARADDR,
        RVALID => s_axi_AXILiteS_RVALID,
        RREADY => s_axi_AXILiteS_RREADY,
        RDATA => s_axi_AXILiteS_RDATA,
        RRESP => s_axi_AXILiteS_RRESP,
        BVALID => s_axi_AXILiteS_BVALID,
        BREADY => s_axi_AXILiteS_BREADY,
        BRESP => s_axi_AXILiteS_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle,
        ram => ram,
        numP => numP,
        numA => numA);

    toplevel_MAXI_m_axi_U : component toplevel_MAXI_m_axi
    generic map (
        USER_DW => 32,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_MAXI_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_MAXI_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_MAXI_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_MAXI_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_MAXI_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_MAXI_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_MAXI_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_MAXI_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_MAXI_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_MAXI_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_MAXI_CACHE_VALUE)
    port map (
        AWVALID => m_axi_MAXI_AWVALID,
        AWREADY => m_axi_MAXI_AWREADY,
        AWADDR => m_axi_MAXI_AWADDR,
        AWID => m_axi_MAXI_AWID,
        AWLEN => m_axi_MAXI_AWLEN,
        AWSIZE => m_axi_MAXI_AWSIZE,
        AWBURST => m_axi_MAXI_AWBURST,
        AWLOCK => m_axi_MAXI_AWLOCK,
        AWCACHE => m_axi_MAXI_AWCACHE,
        AWPROT => m_axi_MAXI_AWPROT,
        AWQOS => m_axi_MAXI_AWQOS,
        AWREGION => m_axi_MAXI_AWREGION,
        AWUSER => m_axi_MAXI_AWUSER,
        WVALID => m_axi_MAXI_WVALID,
        WREADY => m_axi_MAXI_WREADY,
        WDATA => m_axi_MAXI_WDATA,
        WSTRB => m_axi_MAXI_WSTRB,
        WLAST => m_axi_MAXI_WLAST,
        WID => m_axi_MAXI_WID,
        WUSER => m_axi_MAXI_WUSER,
        ARVALID => m_axi_MAXI_ARVALID,
        ARREADY => m_axi_MAXI_ARREADY,
        ARADDR => m_axi_MAXI_ARADDR,
        ARID => m_axi_MAXI_ARID,
        ARLEN => m_axi_MAXI_ARLEN,
        ARSIZE => m_axi_MAXI_ARSIZE,
        ARBURST => m_axi_MAXI_ARBURST,
        ARLOCK => m_axi_MAXI_ARLOCK,
        ARCACHE => m_axi_MAXI_ARCACHE,
        ARPROT => m_axi_MAXI_ARPROT,
        ARQOS => m_axi_MAXI_ARQOS,
        ARREGION => m_axi_MAXI_ARREGION,
        ARUSER => m_axi_MAXI_ARUSER,
        RVALID => m_axi_MAXI_RVALID,
        RREADY => m_axi_MAXI_RREADY,
        RDATA => m_axi_MAXI_RDATA,
        RLAST => m_axi_MAXI_RLAST,
        RID => m_axi_MAXI_RID,
        RUSER => m_axi_MAXI_RUSER,
        RRESP => m_axi_MAXI_RRESP,
        BVALID => m_axi_MAXI_BVALID,
        BREADY => m_axi_MAXI_BREADY,
        BRESP => m_axi_MAXI_BRESP,
        BID => m_axi_MAXI_BID,
        BUSER => m_axi_MAXI_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => MAXI_ARVALID,
        I_ARREADY => MAXI_ARREADY,
        I_ARADDR => MAXI_ARADDR,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_1,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => MAXI_RVALID,
        I_RREADY => MAXI_RREADY,
        I_RDATA => MAXI_RDATA,
        I_RID => MAXI_RID,
        I_RUSER => MAXI_RUSER,
        I_RRESP => MAXI_RRESP,
        I_RLAST => MAXI_RLAST,
        I_AWVALID => MAXI_AWVALID,
        I_AWREADY => MAXI_AWREADY,
        I_AWADDR => MAXI_AWADDR,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_1,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => MAXI_WVALID,
        I_WREADY => MAXI_WREADY,
        I_WDATA => MAXI_WDATA,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => MAXI_BVALID,
        I_BREADY => MAXI_BREADY,
        I_BRESP => MAXI_BRESP,
        I_BID => MAXI_BID,
        I_BUSER => MAXI_BUSER);

    toplevel_faddfsub_32ns_32ns_32_5_full_dsp_U1 : component toplevel_faddfsub_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_338_p0,
        din1 => grp_fu_338_p1,
        opcode => grp_fu_338_opcode,
        ce => grp_fu_338_ce,
        dout => grp_fu_338_p2);

    toplevel_fadd_32ns_32ns_32_5_full_dsp_U2 : component toplevel_fadd_32ns_32ns_32_5_full_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => tmp_22_phi_fu_295_p4,
        din1 => y_norm_1_reg_1044,
        ce => grp_fu_346_ce,
        dout => grp_fu_346_p2);

    toplevel_fmul_32ns_32ns_32_4_max_dsp_U3 : component toplevel_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_352_p0,
        din1 => grp_fu_352_p1,
        ce => grp_fu_352_ce,
        dout => grp_fu_352_p2);

    toplevel_fmul_32ns_32ns_32_4_max_dsp_U4 : component toplevel_fmul_32ns_32ns_32_4_max_dsp
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_356_p0,
        din1 => grp_fu_356_p1,
        ce => grp_fu_356_ce,
        dout => grp_fu_356_p2);

    toplevel_fdiv_32ns_32ns_32_16_U5 : component toplevel_fdiv_32ns_32ns_32_16
    generic map (
        ID => 1,
        NUM_STAGE => 16,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_362_p0,
        din1 => d_reg_1002,
        ce => grp_fu_362_ce,
        dout => grp_fu_362_p2);

    toplevel_fcmp_32ns_32ns_1_1_U6 : component toplevel_fcmp_32ns_32ns_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => grp_fu_367_p0,
        din1 => grp_fu_367_p1,
        opcode => grp_fu_367_opcode,
        dout => grp_fu_367_p2);

    toplevel_fsqrt_32ns_32ns_32_12_U7 : component toplevel_fsqrt_32ns_32ns_32_12
    generic map (
        ID => 1,
        NUM_STAGE => 12,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => ap_const_lv32_0,
        din1 => exp_reg_997,
        ce => grp_fu_378_ce,
        dout => grp_fu_378_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_st1_fsm_0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_reg_ioackin_MAXI_ARREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_MAXI_ARREADY <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = tmp_24_reg_960)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((ap_const_lv1_0 = tmp_24_reg_960)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((ap_const_lv1_0 = tmp_24_reg_960)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))))) then 
                    ap_reg_ioackin_MAXI_ARREADY <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_logic_1 = MAXI_ARREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_logic_1 = MAXI_ARREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_logic_1 = MAXI_ARREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_logic_1 = MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_1 = MAXI_ARREADY) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_1 = MAXI_ARREADY) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_1 = MAXI_ARREADY)))) then 
                    ap_reg_ioackin_MAXI_ARREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_MAXI_AWREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_MAXI_AWREADY <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st25_fsm_24) and not((tmp_15_fu_589_p2 = ap_const_lv1_0)) and not(((MAXI_BVALID = ap_const_logic_0) or (not((tmp_15_fu_589_p2 = ap_const_lv1_0)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st27_fsm_26) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st34_fsm_33) and not((ap_const_lv1_0 = tmp_32_fu_630_p2)) and not((not((ap_const_lv1_0 = tmp_32_fu_630_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st36_fsm_35) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st43_fsm_42) and not((ap_const_lv1_0 = tmp_45_fu_671_p2)) and not((not((ap_const_lv1_0 = tmp_45_fu_671_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st45_fsm_44) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and not((ap_const_lv1_0 = tmp_50_fu_712_p2)) and not((not((ap_const_lv1_0 = tmp_50_fu_712_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st54_fsm_53) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))))) then 
                    ap_reg_ioackin_MAXI_AWREADY <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and (ap_const_logic_1 = MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_logic_1 = MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st25_fsm_24) and not((tmp_15_fu_589_p2 = ap_const_lv1_0)) and not((MAXI_BVALID = ap_const_logic_0)) and (ap_const_logic_1 = MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st27_fsm_26) and (ap_const_logic_1 = MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st34_fsm_33) and not((ap_const_lv1_0 = tmp_32_fu_630_p2)) and (ap_const_logic_1 = MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st36_fsm_35) and (ap_const_logic_1 = MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st43_fsm_42) and not((ap_const_lv1_0 = tmp_45_fu_671_p2)) and (ap_const_logic_1 = MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st45_fsm_44) and (ap_const_logic_1 = MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and not((ap_const_lv1_0 = tmp_50_fu_712_p2)) and (ap_const_logic_1 = MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st54_fsm_53) and (ap_const_logic_1 = MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_1 = MAXI_AWREADY) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and (ap_const_logic_1 = MAXI_AWREADY) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))))) then 
                    ap_reg_ioackin_MAXI_AWREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ioackin_MAXI_WREADY_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ioackin_MAXI_WREADY <= ap_const_logic_0;
            else
                if ((((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_25) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st35_fsm_34) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st44_fsm_43) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_45) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st53_fsm_52) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st55_fsm_54) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))))) then 
                    ap_reg_ioackin_MAXI_WREADY <= ap_const_logic_0;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_logic_1 = MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and (ap_const_logic_1 = MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_25) and (ap_const_logic_1 = MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27) and (ap_const_logic_1 = MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st35_fsm_34) and (ap_const_logic_1 = MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36) and (ap_const_logic_1 = MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st44_fsm_43) and (ap_const_logic_1 = MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_45) and (ap_const_logic_1 = MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st53_fsm_52) and (ap_const_logic_1 = MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st55_fsm_54) and (ap_const_logic_1 = MAXI_WREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_1 = MAXI_WREADY) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and (ap_const_logic_1 = MAXI_WREADY)))) then 
                    ap_reg_ioackin_MAXI_WREADY <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and (ap_const_lv1_0 = tmp_24_reg_960) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st60_fsm_59) and not(ap_sig_970))) then 
                    ap_reg_ppiten_pp0_it0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st60_fsm_59) and not(ap_sig_970))) then 
                    ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
            else
                if (ap_sig_1034) then
                    if (not((ap_const_logic_1 = ap_reg_ppiten_pp0_it15))) then 
                        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
                    elsif ((ap_const_logic_1 = ap_reg_ppiten_pp0_it15)) then 
                        ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
                elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st60_fsm_59) and not(ap_sig_970))) then 
                    ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_ppiten_pp0_it9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                    ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
                end if; 
            end if;
        end if;
    end process;


    ap_reg_phiprechg_p_pn1_reg_282pp0_it13_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter12)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter12)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_57_reg_1013_pp0_iter12)))) then 
                ap_reg_phiprechg_p_pn1_reg_282pp0_it13 <= grp_fu_362_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                ap_reg_phiprechg_p_pn1_reg_282pp0_it13 <= ap_reg_phiprechg_p_pn1_reg_282pp0_it12;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_p_pn1_reg_282pp0_it14_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter14)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter14)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_reg_1013_pp0_iter14))) then 
                ap_reg_phiprechg_p_pn1_reg_282pp0_it14 <= grp_fu_356_p2;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                ap_reg_phiprechg_p_pn1_reg_282pp0_it14 <= ap_reg_phiprechg_p_pn1_reg_282pp0_it13;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_p_pn_reg_272pp0_it13_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter12)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter12)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_57_reg_1013_pp0_iter12)))) then 
                ap_reg_phiprechg_p_pn_reg_272pp0_it13 <= x_norm_reg_1017;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                ap_reg_phiprechg_p_pn_reg_272pp0_it13 <= ap_reg_phiprechg_p_pn_reg_272pp0_it12;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_p_pn_reg_272pp0_it14_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter14)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter14)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_reg_1013_pp0_iter14))) then 
                ap_reg_phiprechg_p_pn_reg_272pp0_it14 <= tmp_35_reg_1034;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                ap_reg_phiprechg_p_pn_reg_272pp0_it14 <= ap_reg_phiprechg_p_pn_reg_272pp0_it13;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_tmp_39_reg_314pp0_it16_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                ap_reg_phiprechg_tmp_39_reg_314pp0_it16 <= tmp_22_reg_292;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                ap_reg_phiprechg_tmp_39_reg_314pp0_it16 <= ap_reg_phiprechg_tmp_39_reg_314pp0_it15;
            end if; 
        end if;
    end process;

    ap_reg_phiprechg_tmp_40_reg_326pp0_it16_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                ap_reg_phiprechg_tmp_40_reg_326pp0_it16 <= tmp_23_reg_303;
            elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then 
                ap_reg_phiprechg_tmp_40_reg_326pp0_it16 <= ap_reg_phiprechg_tmp_40_reg_326pp0_it15;
            end if; 
        end if;
    end process;

    i_reg_150_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st138_fsm_64)) then 
                i_reg_150 <= i_1_fu_860_p2;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then 
                i_reg_150 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    j_reg_260_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_24_reg_960)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))))) then 
                j_reg_260 <= j_1_reg_976;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st60_fsm_59) and not(ap_sig_970))) then 
                j_reg_260 <= ap_const_lv32_BB80;
            end if; 
        end if;
    end process;

    numA_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    numP_0_vld_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
        end if;
    end process;

    tmp_10_reg_162_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st25_fsm_24) and (tmp_15_fu_589_p2 = ap_const_lv1_0) and not(((MAXI_BVALID = ap_const_logic_0) or (not((tmp_15_fu_589_p2 = ap_const_lv1_0)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)))))) then 
                tmp_10_reg_162 <= reg_383;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st33_fsm_32) and not((ap_const_lv1_0 = tmp_15_reg_924)) and not(ap_sig_945))) then 
                tmp_10_reg_162 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_11_reg_174_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st25_fsm_24) and (tmp_15_fu_589_p2 = ap_const_lv1_0) and not(((MAXI_BVALID = ap_const_logic_0) or (not((tmp_15_fu_589_p2 = ap_const_lv1_0)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)))))) then 
                tmp_11_reg_174 <= reg_403;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st33_fsm_32) and not((ap_const_lv1_0 = tmp_15_reg_924)) and not(ap_sig_945))) then 
                tmp_11_reg_174 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_13_reg_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st34_fsm_33) and (ap_const_lv1_0 = tmp_32_fu_630_p2) and not((not((ap_const_lv1_0 = tmp_32_fu_630_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then 
                tmp_13_reg_186 <= reg_395;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st42_fsm_41) and not((ap_const_lv1_0 = tmp_32_reg_933)) and not(ap_sig_953))) then 
                tmp_13_reg_186 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_14_reg_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st34_fsm_33) and (ap_const_lv1_0 = tmp_32_fu_630_p2) and not((not((ap_const_lv1_0 = tmp_32_fu_630_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then 
                tmp_14_reg_198 <= reg_413;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st42_fsm_41) and not((ap_const_lv1_0 = tmp_32_reg_933)) and not(ap_sig_953))) then 
                tmp_14_reg_198 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_16_reg_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st43_fsm_42) and (ap_const_lv1_0 = tmp_45_fu_671_p2) and not((not((ap_const_lv1_0 = tmp_45_fu_671_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then 
                tmp_16_reg_210 <= tmp_10_reg_162;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st51_fsm_50) and not((ap_const_lv1_0 = tmp_45_reg_942)) and not(ap_sig_961))) then 
                tmp_16_reg_210 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_17_reg_223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st43_fsm_42) and (ap_const_lv1_0 = tmp_45_fu_671_p2) and not((not((ap_const_lv1_0 = tmp_45_fu_671_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then 
                tmp_17_reg_223 <= tmp_11_reg_174;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st51_fsm_50) and not((ap_const_lv1_0 = tmp_45_reg_942)) and not(ap_sig_961))) then 
                tmp_17_reg_223 <= ap_const_lv32_44B40000;
            end if; 
        end if;
    end process;

    tmp_19_reg_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and (ap_const_lv1_0 = tmp_50_fu_712_p2) and not((not((ap_const_lv1_0 = tmp_50_fu_712_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then 
                tmp_19_reg_236 <= tmp_13_reg_186;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st60_fsm_59) and not((ap_const_lv1_0 = tmp_50_reg_951)) and not(ap_sig_970))) then 
                tmp_19_reg_236 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    tmp_20_reg_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and (ap_const_lv1_0 = tmp_50_fu_712_p2) and not((not((ap_const_lv1_0 = tmp_50_fu_712_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then 
                tmp_20_reg_248 <= tmp_14_reg_198;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st60_fsm_59) and not((ap_const_lv1_0 = tmp_50_reg_951)) and not(ap_sig_970))) then 
                tmp_20_reg_248 <= ap_const_lv32_44610000;
            end if; 
        end if;
    end process;

    tmp_22_reg_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))))) then 
                tmp_22_reg_292 <= tmp_39_phi_fu_318_p4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st60_fsm_59) and not(ap_sig_970))) then 
                tmp_22_reg_292 <= tmp_19_phi_fu_239_p4;
            end if; 
        end if;
    end process;

    tmp_23_reg_303_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))))) then 
                tmp_23_reg_303 <= tmp_40_phi_fu_330_p4;
            elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st60_fsm_59) and not(ap_sig_970))) then 
                tmp_23_reg_303 <= tmp_16_reg_210;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = tmp_24_reg_960)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then
                MAXI_addr_1_reg_970 <= ram2_sum7_cast_fu_784_p1(32 - 1 downto 0);
                MAXI_addr_2_reg_981 <= ram2_sum8_cast_fu_809_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))) and not((ap_const_lv1_0 = tmp_24_fu_739_p2)))) then
                MAXI_addr_reg_964 <= ram2_sum6_cast_fu_759_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then
                ap_reg_phiprechg_tmp_39_reg_314pp0_it17 <= ap_reg_phiprechg_tmp_39_reg_314pp0_it16;
                ap_reg_phiprechg_tmp_40_reg_326pp0_it17 <= ap_reg_phiprechg_tmp_40_reg_326pp0_it16;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801))))) then
                ap_reg_ppstg_reg_395_pp0_iter10 <= ap_reg_ppstg_reg_395_pp0_iter9;
                ap_reg_ppstg_reg_395_pp0_iter11 <= ap_reg_ppstg_reg_395_pp0_iter10;
                ap_reg_ppstg_reg_395_pp0_iter12 <= ap_reg_ppstg_reg_395_pp0_iter11;
                ap_reg_ppstg_reg_395_pp0_iter13 <= ap_reg_ppstg_reg_395_pp0_iter12;
                ap_reg_ppstg_reg_395_pp0_iter14 <= ap_reg_ppstg_reg_395_pp0_iter13;
                ap_reg_ppstg_reg_395_pp0_iter3 <= reg_395;
                ap_reg_ppstg_reg_395_pp0_iter4 <= ap_reg_ppstg_reg_395_pp0_iter3;
                ap_reg_ppstg_reg_395_pp0_iter5 <= ap_reg_ppstg_reg_395_pp0_iter4;
                ap_reg_ppstg_reg_395_pp0_iter6 <= ap_reg_ppstg_reg_395_pp0_iter5;
                ap_reg_ppstg_reg_395_pp0_iter7 <= ap_reg_ppstg_reg_395_pp0_iter6;
                ap_reg_ppstg_reg_395_pp0_iter8 <= ap_reg_ppstg_reg_395_pp0_iter7;
                ap_reg_ppstg_reg_395_pp0_iter9 <= ap_reg_ppstg_reg_395_pp0_iter8;
                ap_reg_ppstg_reg_413_pp0_iter4 <= reg_413;
                ap_reg_ppstg_reg_413_pp0_iter5 <= ap_reg_ppstg_reg_413_pp0_iter4;
                ap_reg_ppstg_reg_413_pp0_iter6 <= ap_reg_ppstg_reg_413_pp0_iter5;
                ap_reg_ppstg_reg_413_pp0_iter7 <= ap_reg_ppstg_reg_413_pp0_iter6;
                ap_reg_ppstg_reg_413_pp0_iter8 <= ap_reg_ppstg_reg_413_pp0_iter7;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then
                ap_reg_ppstg_reg_403_pp0_iter4 <= reg_403;
                ap_reg_ppstg_reg_403_pp0_iter5 <= ap_reg_ppstg_reg_403_pp0_iter4;
                ap_reg_ppstg_reg_403_pp0_iter6 <= ap_reg_ppstg_reg_403_pp0_iter5;
                ap_reg_ppstg_reg_403_pp0_iter7 <= ap_reg_ppstg_reg_403_pp0_iter6;
                ap_reg_ppstg_reg_403_pp0_iter8 <= ap_reg_ppstg_reg_403_pp0_iter7;
                ap_reg_ppstg_tmp_57_reg_1013_pp0_iter10 <= tmp_57_reg_1013;
                ap_reg_ppstg_tmp_57_reg_1013_pp0_iter11 <= ap_reg_ppstg_tmp_57_reg_1013_pp0_iter10;
                ap_reg_ppstg_tmp_57_reg_1013_pp0_iter12 <= ap_reg_ppstg_tmp_57_reg_1013_pp0_iter11;
                ap_reg_ppstg_tmp_57_reg_1013_pp0_iter13 <= ap_reg_ppstg_tmp_57_reg_1013_pp0_iter12;
                ap_reg_ppstg_tmp_57_reg_1013_pp0_iter14 <= ap_reg_ppstg_tmp_57_reg_1013_pp0_iter13;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))))) then
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter1 <= tmp_24_reg_960;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter10 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter9;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter11 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter10;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter12 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter11;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter13 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter12;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter14 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter13;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter15 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter14;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter16 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter15;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter17 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter16;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter18 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter17;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter2 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter1;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter3 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter2;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter4 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter3;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter5 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter4;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter6 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter5;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter7 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter6;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter8 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter7;
                ap_reg_ppstg_tmp_24_reg_960_pp0_iter9 <= ap_reg_ppstg_tmp_24_reg_960_pp0_iter8;
                ap_reg_ppstg_tmp_56_reg_1009_pp0_iter10 <= tmp_56_reg_1009;
                ap_reg_ppstg_tmp_56_reg_1009_pp0_iter11 <= ap_reg_ppstg_tmp_56_reg_1009_pp0_iter10;
                ap_reg_ppstg_tmp_56_reg_1009_pp0_iter12 <= ap_reg_ppstg_tmp_56_reg_1009_pp0_iter11;
                ap_reg_ppstg_tmp_56_reg_1009_pp0_iter13 <= ap_reg_ppstg_tmp_56_reg_1009_pp0_iter12;
                ap_reg_ppstg_tmp_56_reg_1009_pp0_iter14 <= ap_reg_ppstg_tmp_56_reg_1009_pp0_iter13;
                ap_reg_ppstg_tmp_56_reg_1009_pp0_iter15 <= ap_reg_ppstg_tmp_56_reg_1009_pp0_iter14;
                ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16 <= ap_reg_ppstg_tmp_56_reg_1009_pp0_iter15;
                ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17 <= ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16;
                ap_reg_ppstg_tmp_56_reg_1009_pp0_iter18 <= ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17;
                tmp_24_reg_960 <= tmp_24_fu_739_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter8)))) then
                d_reg_1002 <= grp_fu_378_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it5) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter5)))) then
                exp_reg_997 <= grp_fu_338_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = tmp_24_reg_960)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then
                j_1_reg_976 <= j_1_fu_794_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st60_fsm_59) and not(ap_sig_970))) then
                loopend_1_reg_955 <= loopend_1_fu_733_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_st2_fsm_1)) then
                    loopend_reg_882(31 downto 2) <= loopend_fu_448_p2(31 downto 2);
                numberAttractors <= numA_0_data_reg;
                    tmp_62_cast_reg_871(29 downto 0) <= tmp_62_cast_fu_433_p1(29 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_0 = numA_0_vld_reg)) or (not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = numA_0_vld_reg) and (ap_const_logic_1 = numA_0_ack_out)))) then
                numA_0_data_reg <= numA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_0 = numP_0_vld_reg)) or (not(((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) and (ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = numP_0_vld_reg) and (ap_const_logic_1 = numP_0_ack_out)))) then
                numP_0_data_reg <= numP;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))))) then
                p_pn1_reg_282 <= ap_reg_phiprechg_p_pn1_reg_282pp0_it14;
                p_pn_reg_272 <= ap_reg_phiprechg_p_pn_reg_272pp0_it14;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st3_fsm_2) and not((ap_const_lv1_0 = tmp_fu_454_p2)))) then
                pvx_reg_890 <= ram2_sum4_cast_fu_474_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)))) then
                pvy_reg_902 <= ram2_sum5_cast_fu_518_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)))) then
                px_reg_896 <= ram2_sum_cast_fu_493_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and not((MAXI_RVALID = ap_const_logic_0)))) then
                py_read_reg_914 <= MAXI_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)))) then
                py_reg_908 <= ram2_sum3_cast_fu_543_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not((MAXI_RVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter1)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))))) then
                reg_383 <= MAXI_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) and not((MAXI_RVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter2)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))))) then
                reg_390 <= MAXI_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((MAXI_RVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter2)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))))) then
                reg_395 <= MAXI_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter3))))) then
                reg_403 <= grp_fu_338_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter3))))) then
                reg_413 <= grp_fu_338_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23) and not((MAXI_BVALID = ap_const_logic_0)))) then
                tmp_12_reg_919 <= grp_fu_367_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st25_fsm_24) and not(((MAXI_BVALID = ap_const_logic_0) or (not((tmp_15_fu_589_p2 = ap_const_lv1_0)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)))))) then
                tmp_15_reg_924 <= tmp_15_fu_589_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0) and not((ap_start = ap_const_logic_0)))) then
                tmp_1_reg_866 <= ram(31 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st33_fsm_32) and not(ap_sig_945))) then
                tmp_29_reg_928 <= grp_fu_367_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter4)))) then
                tmp_30_reg_987 <= grp_fu_352_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter4)))) then
                tmp_31_reg_992 <= grp_fu_352_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st34_fsm_33) and not((not((ap_const_lv1_0 = tmp_32_fu_630_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then
                tmp_32_reg_933 <= tmp_32_fu_630_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter13)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter13)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_reg_1013_pp0_iter12))) then
                tmp_34_reg_1029 <= grp_fu_362_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it14) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter14)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter14)) and (ap_const_lv1_0 = ap_reg_ppstg_tmp_57_reg_1013_pp0_iter13))) then
                tmp_35_reg_1034 <= grp_fu_356_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))))) then
                tmp_37_reg_1054 <= grp_fu_338_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))))) then
                tmp_38_reg_1059 <= grp_fu_346_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st42_fsm_41) and not(ap_sig_953))) then
                tmp_44_reg_937 <= grp_fu_367_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st43_fsm_42) and not((not((ap_const_lv1_0 = tmp_45_fu_671_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then
                tmp_45_reg_942 <= tmp_45_fu_671_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st51_fsm_50) and not(ap_sig_961))) then
                tmp_49_reg_946 <= grp_fu_367_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and not((not((ap_const_lv1_0 = tmp_50_fu_712_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then
                tmp_50_reg_951 <= tmp_50_fu_712_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter8)))) then
                tmp_56_reg_1009 <= tmp_56_fu_854_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter9)) and not((ap_const_lv1_0 = tmp_56_reg_1009)))) then
                tmp_57_reg_1013 <= grp_fu_367_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it15) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter15)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter15)))) then
                x_norm_1_reg_1049 <= grp_fu_356_p2;
                y_norm_1_reg_1044 <= grp_fu_352_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it12) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter12)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter12)))) then
                x_norm_reg_1017 <= grp_fu_362_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter12)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter12)))) then
                y_norm_reg_1023 <= grp_fu_362_p2;
            end if;
        end if;
    end process;
    tmp_62_cast_reg_871(32 downto 30) <= "000";
    loopend_reg_882(1 downto 0) <= "00";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, tmp_15_fu_589_p2, tmp_45_fu_671_p2, tmp_32_fu_630_p2, tmp_50_fu_712_p2, ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it15, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, tmp_24_reg_960, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, MAXI_RVALID, MAXI_BVALID, ap_sig_792, ap_sig_ioackin_MAXI_AWREADY, ap_sig_801, ap_sig_ioackin_MAXI_ARREADY, ap_sig_818, ap_sig_ioackin_MAXI_WREADY, tmp_fu_454_p2, ap_sig_945, ap_sig_953, ap_sig_961, ap_sig_970)
    begin
        case ap_CS_fsm is
            when ap_ST_st1_fsm_0 => 
                if (not((ap_start = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st2_fsm_1;
                else
                    ap_NS_fsm <= ap_ST_st1_fsm_0;
                end if;
            when ap_ST_st2_fsm_1 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st3_fsm_2 => 
                if ((ap_const_lv1_0 = tmp_fu_454_p2)) then
                    ap_NS_fsm <= ap_ST_st139_fsm_65;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st4_fsm_3 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY))) then
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                else
                    ap_NS_fsm <= ap_ST_st4_fsm_3;
                end if;
            when ap_ST_st5_fsm_4 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY))) then
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                else
                    ap_NS_fsm <= ap_ST_st5_fsm_4;
                end if;
            when ap_ST_st6_fsm_5 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY))) then
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                else
                    ap_NS_fsm <= ap_ST_st6_fsm_5;
                end if;
            when ap_ST_st7_fsm_6 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY))) then
                    ap_NS_fsm <= ap_ST_st8_fsm_7;
                else
                    ap_NS_fsm <= ap_ST_st7_fsm_6;
                end if;
            when ap_ST_st8_fsm_7 => 
                ap_NS_fsm <= ap_ST_st9_fsm_8;
            when ap_ST_st9_fsm_8 => 
                ap_NS_fsm <= ap_ST_st10_fsm_9;
            when ap_ST_st10_fsm_9 => 
                ap_NS_fsm <= ap_ST_st11_fsm_10;
            when ap_ST_st11_fsm_10 => 
                if (not((MAXI_RVALID = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st12_fsm_11;
                else
                    ap_NS_fsm <= ap_ST_st11_fsm_10;
                end if;
            when ap_ST_st12_fsm_11 => 
                if (not((MAXI_RVALID = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st13_fsm_12;
                else
                    ap_NS_fsm <= ap_ST_st12_fsm_11;
                end if;
            when ap_ST_st13_fsm_12 => 
                if (not((MAXI_RVALID = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st14_fsm_13;
                else
                    ap_NS_fsm <= ap_ST_st13_fsm_12;
                end if;
            when ap_ST_st14_fsm_13 => 
                if (not((MAXI_RVALID = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st15_fsm_14;
                else
                    ap_NS_fsm <= ap_ST_st14_fsm_13;
                end if;
            when ap_ST_st15_fsm_14 => 
                ap_NS_fsm <= ap_ST_st16_fsm_15;
            when ap_ST_st16_fsm_15 => 
                ap_NS_fsm <= ap_ST_st17_fsm_16;
            when ap_ST_st17_fsm_16 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) then
                    ap_NS_fsm <= ap_ST_st18_fsm_17;
                else
                    ap_NS_fsm <= ap_ST_st17_fsm_16;
                end if;
            when ap_ST_st18_fsm_17 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) then
                    ap_NS_fsm <= ap_ST_st19_fsm_18;
                else
                    ap_NS_fsm <= ap_ST_st18_fsm_17;
                end if;
            when ap_ST_st19_fsm_18 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) then
                    ap_NS_fsm <= ap_ST_st20_fsm_19;
                else
                    ap_NS_fsm <= ap_ST_st19_fsm_18;
                end if;
            when ap_ST_st20_fsm_19 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) then
                    ap_NS_fsm <= ap_ST_st21_fsm_20;
                else
                    ap_NS_fsm <= ap_ST_st20_fsm_19;
                end if;
            when ap_ST_st21_fsm_20 => 
                ap_NS_fsm <= ap_ST_st22_fsm_21;
            when ap_ST_st22_fsm_21 => 
                ap_NS_fsm <= ap_ST_st23_fsm_22;
            when ap_ST_st23_fsm_22 => 
                ap_NS_fsm <= ap_ST_st24_fsm_23;
            when ap_ST_st24_fsm_23 => 
                if (not((MAXI_BVALID = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st25_fsm_24;
                else
                    ap_NS_fsm <= ap_ST_st24_fsm_23;
                end if;
            when ap_ST_st25_fsm_24 => 
                if (((tmp_15_fu_589_p2 = ap_const_lv1_0) and not(((MAXI_BVALID = ap_const_logic_0) or (not((tmp_15_fu_589_p2 = ap_const_lv1_0)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)))))) then
                    ap_NS_fsm <= ap_ST_st33_fsm_32;
                elsif ((not((tmp_15_fu_589_p2 = ap_const_lv1_0)) and not(((MAXI_BVALID = ap_const_logic_0) or (not((tmp_15_fu_589_p2 = ap_const_lv1_0)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)))))) then
                    ap_NS_fsm <= ap_ST_st26_fsm_25;
                else
                    ap_NS_fsm <= ap_ST_st25_fsm_24;
                end if;
            when ap_ST_st26_fsm_25 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) then
                    ap_NS_fsm <= ap_ST_st27_fsm_26;
                else
                    ap_NS_fsm <= ap_ST_st26_fsm_25;
                end if;
            when ap_ST_st27_fsm_26 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) then
                    ap_NS_fsm <= ap_ST_st28_fsm_27;
                else
                    ap_NS_fsm <= ap_ST_st27_fsm_26;
                end if;
            when ap_ST_st28_fsm_27 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) then
                    ap_NS_fsm <= ap_ST_st29_fsm_28;
                else
                    ap_NS_fsm <= ap_ST_st28_fsm_27;
                end if;
            when ap_ST_st29_fsm_28 => 
                ap_NS_fsm <= ap_ST_st30_fsm_29;
            when ap_ST_st30_fsm_29 => 
                ap_NS_fsm <= ap_ST_st31_fsm_30;
            when ap_ST_st31_fsm_30 => 
                ap_NS_fsm <= ap_ST_st32_fsm_31;
            when ap_ST_st32_fsm_31 => 
                if (not((MAXI_BVALID = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st33_fsm_32;
                else
                    ap_NS_fsm <= ap_ST_st32_fsm_31;
                end if;
            when ap_ST_st33_fsm_32 => 
                if (not(ap_sig_945)) then
                    ap_NS_fsm <= ap_ST_st34_fsm_33;
                else
                    ap_NS_fsm <= ap_ST_st33_fsm_32;
                end if;
            when ap_ST_st34_fsm_33 => 
                if (((ap_const_lv1_0 = tmp_32_fu_630_p2) and not((not((ap_const_lv1_0 = tmp_32_fu_630_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then
                    ap_NS_fsm <= ap_ST_st42_fsm_41;
                elsif ((not((ap_const_lv1_0 = tmp_32_fu_630_p2)) and not((not((ap_const_lv1_0 = tmp_32_fu_630_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then
                    ap_NS_fsm <= ap_ST_st35_fsm_34;
                else
                    ap_NS_fsm <= ap_ST_st34_fsm_33;
                end if;
            when ap_ST_st35_fsm_34 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) then
                    ap_NS_fsm <= ap_ST_st36_fsm_35;
                else
                    ap_NS_fsm <= ap_ST_st35_fsm_34;
                end if;
            when ap_ST_st36_fsm_35 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) then
                    ap_NS_fsm <= ap_ST_st37_fsm_36;
                else
                    ap_NS_fsm <= ap_ST_st36_fsm_35;
                end if;
            when ap_ST_st37_fsm_36 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) then
                    ap_NS_fsm <= ap_ST_st38_fsm_37;
                else
                    ap_NS_fsm <= ap_ST_st37_fsm_36;
                end if;
            when ap_ST_st38_fsm_37 => 
                ap_NS_fsm <= ap_ST_st39_fsm_38;
            when ap_ST_st39_fsm_38 => 
                ap_NS_fsm <= ap_ST_st40_fsm_39;
            when ap_ST_st40_fsm_39 => 
                ap_NS_fsm <= ap_ST_st41_fsm_40;
            when ap_ST_st41_fsm_40 => 
                if (not((MAXI_BVALID = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st42_fsm_41;
                else
                    ap_NS_fsm <= ap_ST_st41_fsm_40;
                end if;
            when ap_ST_st42_fsm_41 => 
                if (not(ap_sig_953)) then
                    ap_NS_fsm <= ap_ST_st43_fsm_42;
                else
                    ap_NS_fsm <= ap_ST_st42_fsm_41;
                end if;
            when ap_ST_st43_fsm_42 => 
                if (((ap_const_lv1_0 = tmp_45_fu_671_p2) and not((not((ap_const_lv1_0 = tmp_45_fu_671_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then
                    ap_NS_fsm <= ap_ST_st51_fsm_50;
                elsif ((not((ap_const_lv1_0 = tmp_45_fu_671_p2)) and not((not((ap_const_lv1_0 = tmp_45_fu_671_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then
                    ap_NS_fsm <= ap_ST_st44_fsm_43;
                else
                    ap_NS_fsm <= ap_ST_st43_fsm_42;
                end if;
            when ap_ST_st44_fsm_43 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) then
                    ap_NS_fsm <= ap_ST_st45_fsm_44;
                else
                    ap_NS_fsm <= ap_ST_st44_fsm_43;
                end if;
            when ap_ST_st45_fsm_44 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) then
                    ap_NS_fsm <= ap_ST_st46_fsm_45;
                else
                    ap_NS_fsm <= ap_ST_st45_fsm_44;
                end if;
            when ap_ST_st46_fsm_45 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) then
                    ap_NS_fsm <= ap_ST_st47_fsm_46;
                else
                    ap_NS_fsm <= ap_ST_st46_fsm_45;
                end if;
            when ap_ST_st47_fsm_46 => 
                ap_NS_fsm <= ap_ST_st48_fsm_47;
            when ap_ST_st48_fsm_47 => 
                ap_NS_fsm <= ap_ST_st49_fsm_48;
            when ap_ST_st49_fsm_48 => 
                if (not((MAXI_BVALID = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st50_fsm_49;
                else
                    ap_NS_fsm <= ap_ST_st49_fsm_48;
                end if;
            when ap_ST_st50_fsm_49 => 
                ap_NS_fsm <= ap_ST_st51_fsm_50;
            when ap_ST_st51_fsm_50 => 
                if (not(ap_sig_961)) then
                    ap_NS_fsm <= ap_ST_st52_fsm_51;
                else
                    ap_NS_fsm <= ap_ST_st51_fsm_50;
                end if;
            when ap_ST_st52_fsm_51 => 
                if (((ap_const_lv1_0 = tmp_50_fu_712_p2) and not((not((ap_const_lv1_0 = tmp_50_fu_712_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then
                    ap_NS_fsm <= ap_ST_st60_fsm_59;
                elsif ((not((ap_const_lv1_0 = tmp_50_fu_712_p2)) and not((not((ap_const_lv1_0 = tmp_50_fu_712_p2)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) then
                    ap_NS_fsm <= ap_ST_st53_fsm_52;
                else
                    ap_NS_fsm <= ap_ST_st52_fsm_51;
                end if;
            when ap_ST_st53_fsm_52 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) then
                    ap_NS_fsm <= ap_ST_st54_fsm_53;
                else
                    ap_NS_fsm <= ap_ST_st53_fsm_52;
                end if;
            when ap_ST_st54_fsm_53 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) then
                    ap_NS_fsm <= ap_ST_st55_fsm_54;
                else
                    ap_NS_fsm <= ap_ST_st54_fsm_53;
                end if;
            when ap_ST_st55_fsm_54 => 
                if (not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) then
                    ap_NS_fsm <= ap_ST_st56_fsm_55;
                else
                    ap_NS_fsm <= ap_ST_st55_fsm_54;
                end if;
            when ap_ST_st56_fsm_55 => 
                ap_NS_fsm <= ap_ST_st57_fsm_56;
            when ap_ST_st57_fsm_56 => 
                ap_NS_fsm <= ap_ST_st58_fsm_57;
            when ap_ST_st58_fsm_57 => 
                if (not((MAXI_BVALID = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_st59_fsm_58;
                else
                    ap_NS_fsm <= ap_ST_st58_fsm_57;
                end if;
            when ap_ST_st59_fsm_58 => 
                ap_NS_fsm <= ap_ST_st60_fsm_59;
            when ap_ST_st60_fsm_59 => 
                if (not(ap_sig_970)) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_60;
                else
                    ap_NS_fsm <= ap_ST_st60_fsm_59;
                end if;
            when ap_ST_pp0_stg0_fsm_60 => 
                if ((not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))) and not(((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it18)))) and not(((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it15)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it17)))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_61;
                elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it18))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801))) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it15)) and not((ap_const_logic_1 = ap_reg_ppiten_pp0_it17))))) then
                    ap_NS_fsm <= ap_ST_st138_fsm_64;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_60;
                end if;
            when ap_ST_pp0_stg1_fsm_61 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_62;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg1_fsm_61;
                end if;
            when ap_ST_pp0_stg2_fsm_62 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))) then
                    ap_NS_fsm <= ap_ST_pp0_stg3_fsm_63;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg2_fsm_62;
                end if;
            when ap_ST_pp0_stg3_fsm_63 => 
                if (not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))) then
                    ap_NS_fsm <= ap_ST_pp0_stg0_fsm_60;
                else
                    ap_NS_fsm <= ap_ST_pp0_stg3_fsm_63;
                end if;
            when ap_ST_st138_fsm_64 => 
                ap_NS_fsm <= ap_ST_st3_fsm_2;
            when ap_ST_st139_fsm_65 => 
                ap_NS_fsm <= ap_ST_st1_fsm_0;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    MAXI_ARADDR_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st4_fsm_3, ap_sig_cseq_ST_st6_fsm_5, pvx_reg_890, px_reg_896, pvy_reg_902, py_reg_908, MAXI_addr_reg_964, MAXI_addr_1_reg_970, MAXI_addr_2_reg_981, ap_reg_ioackin_MAXI_ARREADY, ap_sig_1407, ap_sig_1416, ap_sig_653)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_MAXI_ARREADY)) then
            if (ap_sig_653) then 
                MAXI_ARADDR <= MAXI_addr_2_reg_981;
            elsif (ap_sig_1416) then 
                MAXI_ARADDR <= MAXI_addr_1_reg_970;
            elsif (ap_sig_1407) then 
                MAXI_ARADDR <= MAXI_addr_reg_964;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6)) then 
                MAXI_ARADDR <= py_reg_908;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5)) then 
                MAXI_ARADDR <= pvy_reg_902;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4)) then 
                MAXI_ARADDR <= px_reg_896;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3)) then 
                MAXI_ARADDR <= pvx_reg_890;
            else 
                MAXI_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            MAXI_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MAXI_ARVALID_assign_proc : process(ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st4_fsm_3, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it18, tmp_24_reg_960, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_pp0_stg3_fsm_63, ap_sig_801, ap_sig_818, ap_reg_ioackin_MAXI_ARREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_ARREADY) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_ARREADY) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_ARREADY)))) then 
            MAXI_ARVALID <= ap_const_logic_1;
        else 
            MAXI_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    MAXI_AWADDR_assign_proc : process(ap_sig_cseq_ST_st17_fsm_16, ap_sig_cseq_ST_st25_fsm_24, tmp_15_fu_589_p2, ap_sig_cseq_ST_st43_fsm_42, tmp_45_fu_671_p2, ap_sig_cseq_ST_st19_fsm_18, ap_sig_cseq_ST_st34_fsm_33, tmp_32_fu_630_p2, ap_sig_cseq_ST_st52_fsm_51, tmp_50_fu_712_p2, ap_sig_cseq_ST_st27_fsm_26, ap_sig_cseq_ST_st45_fsm_44, ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_st36_fsm_35, ap_sig_cseq_ST_st54_fsm_53, MAXI_BVALID, ap_sig_792, ap_sig_801, ap_sig_818, pvx_reg_890, px_reg_896, pvy_reg_902, py_reg_908, ap_reg_ioackin_MAXI_AWREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st36_fsm_35) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st54_fsm_53) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))))) then 
            MAXI_AWADDR <= pvy_reg_902;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st27_fsm_26) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st45_fsm_44) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))))) then 
            MAXI_AWADDR <= pvx_reg_890;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st34_fsm_33) and not((ap_const_lv1_0 = tmp_32_fu_630_p2)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and not((ap_const_lv1_0 = tmp_50_fu_712_p2)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)))) then 
            MAXI_AWADDR <= py_reg_908;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st25_fsm_24) and not((tmp_15_fu_589_p2 = ap_const_lv1_0)) and not((MAXI_BVALID = ap_const_logic_0)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st43_fsm_42) and not((ap_const_lv1_0 = tmp_45_fu_671_p2)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)))) then 
            MAXI_AWADDR <= px_reg_896;
        else 
            MAXI_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MAXI_AWVALID_assign_proc : process(ap_sig_cseq_ST_st17_fsm_16, ap_sig_cseq_ST_st25_fsm_24, tmp_15_fu_589_p2, ap_sig_cseq_ST_st43_fsm_42, tmp_45_fu_671_p2, ap_sig_cseq_ST_st19_fsm_18, ap_sig_cseq_ST_st34_fsm_33, tmp_32_fu_630_p2, ap_sig_cseq_ST_st52_fsm_51, tmp_50_fu_712_p2, ap_sig_cseq_ST_st27_fsm_26, ap_sig_cseq_ST_st45_fsm_44, ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_st36_fsm_35, ap_sig_cseq_ST_st54_fsm_53, MAXI_BVALID, ap_sig_792, ap_sig_801, ap_sig_818, ap_reg_ioackin_MAXI_AWREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st25_fsm_24) and not((tmp_15_fu_589_p2 = ap_const_lv1_0)) and not((MAXI_BVALID = ap_const_logic_0)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st27_fsm_26) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st34_fsm_33) and not((ap_const_lv1_0 = tmp_32_fu_630_p2)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st36_fsm_35) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st43_fsm_42) and not((ap_const_lv1_0 = tmp_45_fu_671_p2)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st45_fsm_44) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and not((ap_const_lv1_0 = tmp_50_fu_712_p2)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st54_fsm_53) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))))) then 
            MAXI_AWVALID <= ap_const_logic_1;
        else 
            MAXI_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    MAXI_BREADY_assign_proc : process(ap_sig_cseq_ST_st24_fsm_23, ap_sig_cseq_ST_st25_fsm_24, tmp_15_fu_589_p2, ap_sig_cseq_ST_st32_fsm_31, ap_sig_cseq_ST_st49_fsm_48, ap_sig_cseq_ST_st41_fsm_40, ap_sig_cseq_ST_st58_fsm_57, ap_sig_cseq_ST_st33_fsm_32, tmp_15_reg_924, ap_sig_cseq_ST_st51_fsm_50, tmp_45_reg_942, ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, tmp_24_reg_960, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_reg_ppstg_tmp_24_reg_960_pp0_iter18, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter18, ap_sig_cseq_ST_st42_fsm_41, tmp_32_reg_933, ap_sig_cseq_ST_st60_fsm_59, tmp_50_reg_951, MAXI_BVALID, ap_sig_792, ap_sig_ioackin_MAXI_AWREADY, ap_sig_801, ap_sig_ioackin_MAXI_ARREADY, ap_sig_818, ap_sig_945, ap_sig_953, ap_sig_961, ap_sig_970)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23) and not((MAXI_BVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st25_fsm_24) and not(((MAXI_BVALID = ap_const_logic_0) or (not((tmp_15_fu_589_p2 = ap_const_lv1_0)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st33_fsm_32) and not((ap_const_lv1_0 = tmp_15_reg_924)) and not(ap_sig_945)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st42_fsm_41) and not((ap_const_lv1_0 = tmp_32_reg_933)) and not(ap_sig_953)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st51_fsm_50) and not((ap_const_lv1_0 = tmp_45_reg_942)) and not(ap_sig_961)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st60_fsm_59) and not((ap_const_lv1_0 = tmp_50_reg_951)) and not(ap_sig_970)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_31) and not((MAXI_BVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st41_fsm_40) and not((MAXI_BVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st49_fsm_48) and not((MAXI_BVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st58_fsm_57) and not((MAXI_BVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter18)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter18)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter18)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter18)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))))) then 
            MAXI_BREADY <= ap_const_logic_1;
        else 
            MAXI_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    MAXI_RREADY_assign_proc : process(ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, tmp_24_reg_960, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_st13_fsm_12, ap_reg_ppstg_tmp_24_reg_960_pp0_iter1, ap_reg_ppstg_tmp_24_reg_960_pp0_iter2, MAXI_RVALID, ap_sig_792, ap_sig_ioackin_MAXI_AWREADY, ap_sig_801, ap_sig_ioackin_MAXI_ARREADY, ap_sig_818, ap_sig_ioackin_MAXI_WREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) and not((MAXI_RVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter1)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) and not((MAXI_RVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter2)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((MAXI_RVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter2)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and not((MAXI_RVALID = ap_const_logic_0))))) then 
            MAXI_RREADY <= ap_const_logic_1;
        else 
            MAXI_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    MAXI_WDATA_assign_proc : process(ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st26_fsm_25, ap_sig_cseq_ST_st44_fsm_43, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st35_fsm_34, ap_sig_cseq_ST_st53_fsm_52, ap_sig_cseq_ST_st28_fsm_27, ap_sig_cseq_ST_st46_fsm_45, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it2, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_st37_fsm_36, ap_sig_cseq_ST_st55_fsm_54, ap_sig_cseq_ST_pp0_stg3_fsm_63, ap_sig_818, reg_403, reg_413, tmp_37_reg_1054, tmp_38_reg_1059, ap_reg_ioackin_MAXI_WREADY)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY))) then 
            MAXI_WDATA <= tmp_38_reg_1059;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818)))) then 
            MAXI_WDATA <= tmp_37_reg_1054;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st53_fsm_52) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY))) then 
            MAXI_WDATA <= ap_const_lv32_44610000;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st44_fsm_43) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY))) then 
            MAXI_WDATA <= ap_const_lv32_44B40000;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_25) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st35_fsm_34) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_45) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st55_fsm_54) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)))) then 
            MAXI_WDATA <= ap_const_lv32_0;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY))) then 
            MAXI_WDATA <= reg_413;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY))) then 
            MAXI_WDATA <= reg_403;
        else 
            MAXI_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    MAXI_WVALID_assign_proc : process(ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st26_fsm_25, ap_sig_cseq_ST_st44_fsm_43, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st35_fsm_34, ap_sig_cseq_ST_st53_fsm_52, ap_sig_cseq_ST_st28_fsm_27, ap_sig_cseq_ST_st46_fsm_45, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it2, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_st37_fsm_36, ap_sig_cseq_ST_st55_fsm_54, ap_sig_cseq_ST_pp0_stg3_fsm_63, ap_sig_818, ap_reg_ioackin_MAXI_WREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_25) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st35_fsm_34) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st44_fsm_43) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_45) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st53_fsm_52) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st55_fsm_54) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and (ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)))) then 
            MAXI_WVALID <= ap_const_logic_1;
        else 
            MAXI_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    MAXI_blk_n_AR_assign_proc : process(m_axi_MAXI_ARREADY, ap_sig_cseq_ST_st5_fsm_4, ap_sig_cseq_ST_st7_fsm_6, ap_sig_cseq_ST_st4_fsm_3, ap_reg_ppiten_pp0_it0, tmp_24_reg_960, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_st6_fsm_5, ap_sig_cseq_ST_pp0_stg3_fsm_63)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st5_fsm_4) or (ap_const_logic_1 = ap_sig_cseq_ST_st7_fsm_6) or (ap_const_logic_1 = ap_sig_cseq_ST_st4_fsm_3) or (ap_const_logic_1 = ap_sig_cseq_ST_st6_fsm_5) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = tmp_24_reg_960))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((ap_const_lv1_0 = tmp_24_reg_960))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((ap_const_lv1_0 = tmp_24_reg_960))))) then 
            MAXI_blk_n_AR <= m_axi_MAXI_ARREADY;
        else 
            MAXI_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    MAXI_blk_n_AW_assign_proc : process(m_axi_MAXI_AWREADY, ap_sig_cseq_ST_st17_fsm_16, ap_sig_cseq_ST_st25_fsm_24, tmp_15_fu_589_p2, ap_sig_cseq_ST_st43_fsm_42, tmp_45_fu_671_p2, ap_sig_cseq_ST_st19_fsm_18, ap_sig_cseq_ST_st34_fsm_33, tmp_32_fu_630_p2, ap_sig_cseq_ST_st52_fsm_51, tmp_50_fu_712_p2, ap_sig_cseq_ST_st27_fsm_26, ap_sig_cseq_ST_st45_fsm_44, ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_st36_fsm_35, ap_sig_cseq_ST_st54_fsm_53)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) or ((ap_const_logic_1 = ap_sig_cseq_ST_st25_fsm_24) and not((tmp_15_fu_589_p2 = ap_const_lv1_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st43_fsm_42) and not((ap_const_lv1_0 = tmp_45_fu_671_p2))) or (ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) or ((ap_const_logic_1 = ap_sig_cseq_ST_st34_fsm_33) and not((ap_const_lv1_0 = tmp_32_fu_630_p2))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st52_fsm_51) and not((ap_const_lv1_0 = tmp_50_fu_712_p2))) or (ap_const_logic_1 = ap_sig_cseq_ST_st27_fsm_26) or (ap_const_logic_1 = ap_sig_cseq_ST_st45_fsm_44) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16))) or (ap_const_logic_1 = ap_sig_cseq_ST_st36_fsm_35) or (ap_const_logic_1 = ap_sig_cseq_ST_st54_fsm_53) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62)))) then 
            MAXI_blk_n_AW <= m_axi_MAXI_AWREADY;
        else 
            MAXI_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    MAXI_blk_n_B_assign_proc : process(m_axi_MAXI_BVALID, ap_sig_cseq_ST_st24_fsm_23, ap_sig_cseq_ST_st25_fsm_24, ap_sig_cseq_ST_st32_fsm_31, ap_sig_cseq_ST_st49_fsm_48, ap_sig_cseq_ST_st41_fsm_40, ap_sig_cseq_ST_st58_fsm_57, ap_sig_cseq_ST_st33_fsm_32, tmp_15_reg_924, ap_sig_cseq_ST_st51_fsm_50, tmp_45_reg_942, ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_reg_ppstg_tmp_24_reg_960_pp0_iter18, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter18, ap_sig_cseq_ST_st42_fsm_41, tmp_32_reg_933, ap_sig_cseq_ST_st60_fsm_59, tmp_50_reg_951)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23) or (ap_const_logic_1 = ap_sig_cseq_ST_st25_fsm_24) or (ap_const_logic_1 = ap_sig_cseq_ST_st32_fsm_31) or (ap_const_logic_1 = ap_sig_cseq_ST_st49_fsm_48) or (ap_const_logic_1 = ap_sig_cseq_ST_st41_fsm_40) or (ap_const_logic_1 = ap_sig_cseq_ST_st58_fsm_57) or ((ap_const_logic_1 = ap_sig_cseq_ST_st33_fsm_32) and not((ap_const_lv1_0 = tmp_15_reg_924))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st51_fsm_50) and not((ap_const_lv1_0 = tmp_45_reg_942))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter18)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter18))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st42_fsm_41) and not((ap_const_lv1_0 = tmp_32_reg_933))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st60_fsm_59) and not((ap_const_lv1_0 = tmp_50_reg_951))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter18)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter18))))) then 
            MAXI_blk_n_B <= m_axi_MAXI_BVALID;
        else 
            MAXI_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    MAXI_blk_n_R_assign_proc : process(m_axi_MAXI_RVALID, ap_sig_cseq_ST_st12_fsm_11, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st11_fsm_10, ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it2, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_st13_fsm_12, ap_reg_ppstg_tmp_24_reg_960_pp0_iter1, ap_reg_ppstg_tmp_24_reg_960_pp0_iter2)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st12_fsm_11) or (ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) or (ap_const_logic_1 = ap_sig_cseq_ST_st11_fsm_10) or (ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter1))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter2))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter2))))) then 
            MAXI_blk_n_R <= m_axi_MAXI_RVALID;
        else 
            MAXI_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    MAXI_blk_n_W_assign_proc : process(m_axi_MAXI_WREADY, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st26_fsm_25, ap_sig_cseq_ST_st44_fsm_43, ap_sig_cseq_ST_st20_fsm_19, ap_sig_cseq_ST_st35_fsm_34, ap_sig_cseq_ST_st53_fsm_52, ap_sig_cseq_ST_st28_fsm_27, ap_sig_cseq_ST_st46_fsm_45, ap_reg_ppiten_pp0_it17, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_st37_fsm_36, ap_sig_cseq_ST_st55_fsm_54, ap_sig_cseq_ST_pp0_stg3_fsm_63)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) or (ap_const_logic_1 = ap_sig_cseq_ST_st26_fsm_25) or (ap_const_logic_1 = ap_sig_cseq_ST_st44_fsm_43) or (ap_const_logic_1 = ap_sig_cseq_ST_st20_fsm_19) or (ap_const_logic_1 = ap_sig_cseq_ST_st35_fsm_34) or (ap_const_logic_1 = ap_sig_cseq_ST_st53_fsm_52) or (ap_const_logic_1 = ap_sig_cseq_ST_st28_fsm_27) or (ap_const_logic_1 = ap_sig_cseq_ST_st46_fsm_45) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17))) or (ap_const_logic_1 = ap_sig_cseq_ST_st37_fsm_36) or (ap_const_logic_1 = ap_sig_cseq_ST_st55_fsm_54) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63)))) then 
            MAXI_blk_n_W <= m_axi_MAXI_WREADY;
        else 
            MAXI_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_sig_cseq_ST_st139_fsm_65)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st139_fsm_65)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_sig_cseq_ST_st1_fsm_0)
    begin
        if (((ap_const_logic_0 = ap_start) and (ap_const_logic_1 = ap_sig_cseq_ST_st1_fsm_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_sig_cseq_ST_st139_fsm_65)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st139_fsm_65)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_reg_phiprechg_p_pn1_reg_282pp0_it12 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_p_pn_reg_272pp0_it12 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_tmp_39_reg_314pp0_it15 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_reg_phiprechg_tmp_40_reg_326pp0_it15 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    ap_sig_1034_assign_proc : process(ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it0, tmp_24_reg_960, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_pp0_stg3_fsm_63, ap_sig_ioackin_MAXI_ARREADY, ap_sig_ioackin_MAXI_WREADY)
    begin
                ap_sig_1034 <= ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY)))));
    end process;


    ap_sig_1149_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1149 <= (ap_const_lv1_1 = ap_CS_fsm(64 downto 64));
    end process;


    ap_sig_1407_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, tmp_24_reg_960, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_sig_818)
    begin
                ap_sig_1407 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = tmp_24_reg_960)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818)));
    end process;


    ap_sig_1416_assign_proc : process(ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it18, tmp_24_reg_960, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_801, ap_sig_818)
    begin
                ap_sig_1416 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((ap_const_lv1_0 = tmp_24_reg_960)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801))));
    end process;


    ap_sig_1491_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1491 <= (ap_const_lv1_1 = ap_CS_fsm(14 downto 14));
    end process;


    ap_sig_1728_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1728 <= (ap_const_lv1_1 = ap_CS_fsm(15 downto 15));
    end process;


    ap_sig_1916_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_1916 <= (ap_const_lv1_1 = ap_CS_fsm(65 downto 65));
    end process;


    ap_sig_198_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_198 <= (ap_const_lv1_1 = ap_CS_fsm(4 downto 4));
    end process;


    ap_sig_206_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_206 <= (ap_const_lv1_1 = ap_CS_fsm(11 downto 11));
    end process;


    ap_sig_214_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_214 <= (ap_const_lv1_1 = ap_CS_fsm(16 downto 16));
    end process;


    ap_sig_222_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_222 <= (ap_const_lv1_1 = ap_CS_fsm(17 downto 17));
    end process;


    ap_sig_230_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_230 <= (ap_const_lv1_1 = ap_CS_fsm(23 downto 23));
    end process;


    ap_sig_237_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_237 <= (ap_const_lv1_1 = ap_CS_fsm(24 downto 24));
    end process;


    ap_sig_250_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_250 <= (ap_const_lv1_1 = ap_CS_fsm(25 downto 25));
    end process;


    ap_sig_258_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_258 <= (ap_const_lv1_1 = ap_CS_fsm(31 downto 31));
    end process;


    ap_sig_266_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_266 <= (ap_const_lv1_1 = ap_CS_fsm(42 downto 42));
    end process;


    ap_sig_278_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_278 <= (ap_const_lv1_1 = ap_CS_fsm(43 downto 43));
    end process;


    ap_sig_286_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_286 <= (ap_const_lv1_1 = ap_CS_fsm(48 downto 48));
    end process;


    ap_sig_294_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_294 <= (ap_const_lv1_1 = ap_CS_fsm(6 downto 6));
    end process;


    ap_sig_302_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_302 <= (ap_const_lv1_1 = ap_CS_fsm(13 downto 13));
    end process;


    ap_sig_310_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_310 <= (ap_const_lv1_1 = ap_CS_fsm(18 downto 18));
    end process;


    ap_sig_318_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_318 <= (ap_const_lv1_1 = ap_CS_fsm(19 downto 19));
    end process;


    ap_sig_327_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_327 <= (ap_const_lv1_1 = ap_CS_fsm(33 downto 33));
    end process;


    ap_sig_339_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_339 <= (ap_const_lv1_1 = ap_CS_fsm(34 downto 34));
    end process;


    ap_sig_347_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_347 <= (ap_const_lv1_1 = ap_CS_fsm(40 downto 40));
    end process;


    ap_sig_355_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_355 <= (ap_const_lv1_1 = ap_CS_fsm(51 downto 51));
    end process;


    ap_sig_367_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_367 <= (ap_const_lv1_1 = ap_CS_fsm(52 downto 52));
    end process;


    ap_sig_375_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_375 <= (ap_const_lv1_1 = ap_CS_fsm(57 downto 57));
    end process;


    ap_sig_383_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_383 <= (ap_const_lv1_1 = ap_CS_fsm(3 downto 3));
    end process;


    ap_sig_391_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_391 <= (ap_const_lv1_1 = ap_CS_fsm(10 downto 10));
    end process;


    ap_sig_399_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_399 <= (ap_const_lv1_1 = ap_CS_fsm(26 downto 26));
    end process;


    ap_sig_407_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_407 <= (ap_const_lv1_1 = ap_CS_fsm(27 downto 27));
    end process;


    ap_sig_415_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_415 <= (ap_const_lv1_1 = ap_CS_fsm(32 downto 32));
    end process;


    ap_sig_427_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_427 <= (ap_const_lv1_1 = ap_CS_fsm(44 downto 44));
    end process;


    ap_sig_435_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_435 <= (ap_const_lv1_1 = ap_CS_fsm(45 downto 45));
    end process;


    ap_sig_443_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_443 <= (ap_const_lv1_1 = ap_CS_fsm(50 downto 50));
    end process;


    ap_sig_455_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_455 <= (ap_const_lv1_1 = ap_CS_fsm(60 downto 60));
    end process;


    ap_sig_514_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_514 <= (ap_const_lv1_1 = ap_CS_fsm(61 downto 61));
    end process;


    ap_sig_531_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_531 <= (ap_const_lv1_1 = ap_CS_fsm(62 downto 62));
    end process;


    ap_sig_548_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_548 <= (ap_const_lv1_1 = ap_CS_fsm(5 downto 5));
    end process;


    ap_sig_556_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_556 <= (ap_const_lv1_1 = ap_CS_fsm(12 downto 12));
    end process;


    ap_sig_564_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_564 <= (ap_const_lv1_1 = ap_CS_fsm(35 downto 35));
    end process;


    ap_sig_572_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_572 <= (ap_const_lv1_1 = ap_CS_fsm(36 downto 36));
    end process;


    ap_sig_580_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_580 <= (ap_const_lv1_1 = ap_CS_fsm(41 downto 41));
    end process;


    ap_sig_592_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_592 <= (ap_const_lv1_1 = ap_CS_fsm(53 downto 53));
    end process;


    ap_sig_600_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_600 <= (ap_const_lv1_1 = ap_CS_fsm(54 downto 54));
    end process;


    ap_sig_608_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_608 <= (ap_const_lv1_1 = ap_CS_fsm(59 downto 59));
    end process;


    ap_sig_623_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_623 <= (ap_const_lv1_1 = ap_CS_fsm(63 downto 63));
    end process;


    ap_sig_653_assign_proc : process(ap_reg_ppiten_pp0_it0, tmp_24_reg_960, ap_sig_cseq_ST_pp0_stg3_fsm_63)
    begin
                ap_sig_653 <= ((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((ap_const_lv1_0 = tmp_24_reg_960)));
    end process;


    ap_sig_792_assign_proc : process(ap_reg_ppstg_tmp_24_reg_960_pp0_iter1, MAXI_RVALID)
    begin
                ap_sig_792 <= (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter1)) and (MAXI_RVALID = ap_const_logic_0));
    end process;


    ap_sig_801_assign_proc : process(ap_reg_ppstg_tmp_24_reg_960_pp0_iter18, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter18, MAXI_BVALID)
    begin
                ap_sig_801 <= (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter18)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter18)) and (MAXI_BVALID = ap_const_logic_0));
    end process;


    ap_sig_818_assign_proc : process(ap_reg_ppstg_tmp_24_reg_960_pp0_iter2, MAXI_RVALID)
    begin
                ap_sig_818 <= (not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter2)) and (MAXI_RVALID = ap_const_logic_0));
    end process;


    ap_sig_83_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_83 <= (ap_CS_fsm(0 downto 0) = ap_const_lv1_1);
    end process;


    ap_sig_906_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_906 <= (ap_const_lv1_1 = ap_CS_fsm(1 downto 1));
    end process;


    ap_sig_917_assign_proc : process(ap_CS_fsm)
    begin
                ap_sig_917 <= (ap_const_lv1_1 = ap_CS_fsm(2 downto 2));
    end process;


    ap_sig_945_assign_proc : process(tmp_15_reg_924, MAXI_BVALID)
    begin
                ap_sig_945 <= (not((ap_const_lv1_0 = tmp_15_reg_924)) and (MAXI_BVALID = ap_const_logic_0));
    end process;


    ap_sig_953_assign_proc : process(tmp_32_reg_933, MAXI_BVALID)
    begin
                ap_sig_953 <= (not((ap_const_lv1_0 = tmp_32_reg_933)) and (MAXI_BVALID = ap_const_logic_0));
    end process;


    ap_sig_961_assign_proc : process(tmp_45_reg_942, MAXI_BVALID)
    begin
                ap_sig_961 <= (not((ap_const_lv1_0 = tmp_45_reg_942)) and (MAXI_BVALID = ap_const_logic_0));
    end process;


    ap_sig_970_assign_proc : process(tmp_50_reg_951, MAXI_BVALID)
    begin
                ap_sig_970 <= (not((ap_const_lv1_0 = tmp_50_reg_951)) and (MAXI_BVALID = ap_const_logic_0));
    end process;


    ap_sig_cseq_ST_pp0_stg0_fsm_60_assign_proc : process(ap_sig_455)
    begin
        if (ap_sig_455) then 
            ap_sig_cseq_ST_pp0_stg0_fsm_60 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg0_fsm_60 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg1_fsm_61_assign_proc : process(ap_sig_514)
    begin
        if (ap_sig_514) then 
            ap_sig_cseq_ST_pp0_stg1_fsm_61 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg1_fsm_61 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg2_fsm_62_assign_proc : process(ap_sig_531)
    begin
        if (ap_sig_531) then 
            ap_sig_cseq_ST_pp0_stg2_fsm_62 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg2_fsm_62 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_pp0_stg3_fsm_63_assign_proc : process(ap_sig_623)
    begin
        if (ap_sig_623) then 
            ap_sig_cseq_ST_pp0_stg3_fsm_63 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_pp0_stg3_fsm_63 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st11_fsm_10_assign_proc : process(ap_sig_391)
    begin
        if (ap_sig_391) then 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st11_fsm_10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st12_fsm_11_assign_proc : process(ap_sig_206)
    begin
        if (ap_sig_206) then 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st12_fsm_11 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st138_fsm_64_assign_proc : process(ap_sig_1149)
    begin
        if (ap_sig_1149) then 
            ap_sig_cseq_ST_st138_fsm_64 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st138_fsm_64 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st139_fsm_65_assign_proc : process(ap_sig_1916)
    begin
        if (ap_sig_1916) then 
            ap_sig_cseq_ST_st139_fsm_65 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st139_fsm_65 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st13_fsm_12_assign_proc : process(ap_sig_556)
    begin
        if (ap_sig_556) then 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st13_fsm_12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st14_fsm_13_assign_proc : process(ap_sig_302)
    begin
        if (ap_sig_302) then 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st14_fsm_13 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st15_fsm_14_assign_proc : process(ap_sig_1491)
    begin
        if (ap_sig_1491) then 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st15_fsm_14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st16_fsm_15_assign_proc : process(ap_sig_1728)
    begin
        if (ap_sig_1728) then 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st16_fsm_15 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st17_fsm_16_assign_proc : process(ap_sig_214)
    begin
        if (ap_sig_214) then 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st17_fsm_16 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st18_fsm_17_assign_proc : process(ap_sig_222)
    begin
        if (ap_sig_222) then 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st18_fsm_17 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st19_fsm_18_assign_proc : process(ap_sig_310)
    begin
        if (ap_sig_310) then 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st19_fsm_18 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st1_fsm_0_assign_proc : process(ap_sig_83)
    begin
        if (ap_sig_83) then 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st1_fsm_0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st20_fsm_19_assign_proc : process(ap_sig_318)
    begin
        if (ap_sig_318) then 
            ap_sig_cseq_ST_st20_fsm_19 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st20_fsm_19 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st24_fsm_23_assign_proc : process(ap_sig_230)
    begin
        if (ap_sig_230) then 
            ap_sig_cseq_ST_st24_fsm_23 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st24_fsm_23 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st25_fsm_24_assign_proc : process(ap_sig_237)
    begin
        if (ap_sig_237) then 
            ap_sig_cseq_ST_st25_fsm_24 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st25_fsm_24 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st26_fsm_25_assign_proc : process(ap_sig_250)
    begin
        if (ap_sig_250) then 
            ap_sig_cseq_ST_st26_fsm_25 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st26_fsm_25 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st27_fsm_26_assign_proc : process(ap_sig_399)
    begin
        if (ap_sig_399) then 
            ap_sig_cseq_ST_st27_fsm_26 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st27_fsm_26 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st28_fsm_27_assign_proc : process(ap_sig_407)
    begin
        if (ap_sig_407) then 
            ap_sig_cseq_ST_st28_fsm_27 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st28_fsm_27 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st2_fsm_1_assign_proc : process(ap_sig_906)
    begin
        if (ap_sig_906) then 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st2_fsm_1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st32_fsm_31_assign_proc : process(ap_sig_258)
    begin
        if (ap_sig_258) then 
            ap_sig_cseq_ST_st32_fsm_31 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st32_fsm_31 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st33_fsm_32_assign_proc : process(ap_sig_415)
    begin
        if (ap_sig_415) then 
            ap_sig_cseq_ST_st33_fsm_32 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st33_fsm_32 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st34_fsm_33_assign_proc : process(ap_sig_327)
    begin
        if (ap_sig_327) then 
            ap_sig_cseq_ST_st34_fsm_33 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st34_fsm_33 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st35_fsm_34_assign_proc : process(ap_sig_339)
    begin
        if (ap_sig_339) then 
            ap_sig_cseq_ST_st35_fsm_34 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st35_fsm_34 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st36_fsm_35_assign_proc : process(ap_sig_564)
    begin
        if (ap_sig_564) then 
            ap_sig_cseq_ST_st36_fsm_35 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st36_fsm_35 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st37_fsm_36_assign_proc : process(ap_sig_572)
    begin
        if (ap_sig_572) then 
            ap_sig_cseq_ST_st37_fsm_36 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st37_fsm_36 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st3_fsm_2_assign_proc : process(ap_sig_917)
    begin
        if (ap_sig_917) then 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st3_fsm_2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st41_fsm_40_assign_proc : process(ap_sig_347)
    begin
        if (ap_sig_347) then 
            ap_sig_cseq_ST_st41_fsm_40 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st41_fsm_40 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st42_fsm_41_assign_proc : process(ap_sig_580)
    begin
        if (ap_sig_580) then 
            ap_sig_cseq_ST_st42_fsm_41 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st42_fsm_41 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st43_fsm_42_assign_proc : process(ap_sig_266)
    begin
        if (ap_sig_266) then 
            ap_sig_cseq_ST_st43_fsm_42 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st43_fsm_42 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st44_fsm_43_assign_proc : process(ap_sig_278)
    begin
        if (ap_sig_278) then 
            ap_sig_cseq_ST_st44_fsm_43 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st44_fsm_43 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st45_fsm_44_assign_proc : process(ap_sig_427)
    begin
        if (ap_sig_427) then 
            ap_sig_cseq_ST_st45_fsm_44 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st45_fsm_44 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st46_fsm_45_assign_proc : process(ap_sig_435)
    begin
        if (ap_sig_435) then 
            ap_sig_cseq_ST_st46_fsm_45 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st46_fsm_45 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st49_fsm_48_assign_proc : process(ap_sig_286)
    begin
        if (ap_sig_286) then 
            ap_sig_cseq_ST_st49_fsm_48 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st49_fsm_48 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st4_fsm_3_assign_proc : process(ap_sig_383)
    begin
        if (ap_sig_383) then 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st4_fsm_3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st51_fsm_50_assign_proc : process(ap_sig_443)
    begin
        if (ap_sig_443) then 
            ap_sig_cseq_ST_st51_fsm_50 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st51_fsm_50 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st52_fsm_51_assign_proc : process(ap_sig_355)
    begin
        if (ap_sig_355) then 
            ap_sig_cseq_ST_st52_fsm_51 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st52_fsm_51 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st53_fsm_52_assign_proc : process(ap_sig_367)
    begin
        if (ap_sig_367) then 
            ap_sig_cseq_ST_st53_fsm_52 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st53_fsm_52 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st54_fsm_53_assign_proc : process(ap_sig_592)
    begin
        if (ap_sig_592) then 
            ap_sig_cseq_ST_st54_fsm_53 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st54_fsm_53 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st55_fsm_54_assign_proc : process(ap_sig_600)
    begin
        if (ap_sig_600) then 
            ap_sig_cseq_ST_st55_fsm_54 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st55_fsm_54 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st58_fsm_57_assign_proc : process(ap_sig_375)
    begin
        if (ap_sig_375) then 
            ap_sig_cseq_ST_st58_fsm_57 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st58_fsm_57 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st5_fsm_4_assign_proc : process(ap_sig_198)
    begin
        if (ap_sig_198) then 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st5_fsm_4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st60_fsm_59_assign_proc : process(ap_sig_608)
    begin
        if (ap_sig_608) then 
            ap_sig_cseq_ST_st60_fsm_59 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st60_fsm_59 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st6_fsm_5_assign_proc : process(ap_sig_548)
    begin
        if (ap_sig_548) then 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st6_fsm_5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_cseq_ST_st7_fsm_6_assign_proc : process(ap_sig_294)
    begin
        if (ap_sig_294) then 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_1;
        else 
            ap_sig_cseq_ST_st7_fsm_6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_ioackin_MAXI_ARREADY_assign_proc : process(MAXI_ARREADY, ap_reg_ioackin_MAXI_ARREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_MAXI_ARREADY)) then 
            ap_sig_ioackin_MAXI_ARREADY <= MAXI_ARREADY;
        else 
            ap_sig_ioackin_MAXI_ARREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_MAXI_AWREADY_assign_proc : process(MAXI_AWREADY, ap_reg_ioackin_MAXI_AWREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_MAXI_AWREADY)) then 
            ap_sig_ioackin_MAXI_AWREADY <= MAXI_AWREADY;
        else 
            ap_sig_ioackin_MAXI_AWREADY <= ap_const_logic_1;
        end if; 
    end process;


    ap_sig_ioackin_MAXI_WREADY_assign_proc : process(MAXI_WREADY, ap_reg_ioackin_MAXI_WREADY)
    begin
        if ((ap_const_logic_0 = ap_reg_ioackin_MAXI_WREADY)) then 
            ap_sig_ioackin_MAXI_WREADY <= MAXI_WREADY;
        else 
            ap_sig_ioackin_MAXI_WREADY <= ap_const_logic_1;
        end if; 
    end process;

    d_to_int_fu_819_p1 <= d_reg_1002;

    grp_fu_338_ce_assign_proc : process(ap_sig_cseq_ST_st17_fsm_16, ap_sig_cseq_ST_st18_fsm_17, ap_sig_cseq_ST_st14_fsm_13, ap_sig_cseq_ST_st19_fsm_18, ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, tmp_24_reg_960, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_pp0_stg3_fsm_63, MAXI_RVALID, ap_sig_792, ap_sig_ioackin_MAXI_AWREADY, ap_sig_801, ap_sig_ioackin_MAXI_ARREADY, ap_sig_818, ap_sig_ioackin_MAXI_WREADY, ap_sig_cseq_ST_st15_fsm_14, ap_sig_cseq_ST_st16_fsm_15)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((MAXI_RVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st17_fsm_16) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st19_fsm_18) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st14_fsm_13) and not((MAXI_RVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st18_fsm_17) and not((ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))) or (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) or (ap_const_logic_1 = ap_sig_cseq_ST_st16_fsm_15))) then 
            grp_fu_338_ce <= ap_const_logic_1;
        else 
            grp_fu_338_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_338_opcode_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it16, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_pp0_stg3_fsm_63, ap_reg_ppstg_tmp_24_reg_960_pp0_iter2, MAXI_RVALID, ap_sig_792, ap_sig_801, ap_sig_818, ap_reg_ppstg_tmp_24_reg_960_pp0_iter4, ap_reg_ppstg_tmp_24_reg_960_pp0_iter15, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter15, ap_sig_cseq_ST_st15_fsm_14)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter2)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter2)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))))) then 
            grp_fu_338_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) and not((MAXI_RVALID = ap_const_logic_0))) or (ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter4))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter15)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter15)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))))) then 
            grp_fu_338_opcode <= ap_const_lv2_0;
        else 
            grp_fu_338_opcode <= "XX";
        end if; 
    end process;


    grp_fu_338_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it16, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_pp0_stg3_fsm_63, reg_383, reg_390, py_read_reg_914, tmp_30_reg_987, tmp_23_phi_fu_306_p4, ap_sig_cseq_ST_st15_fsm_14)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16))) then 
            grp_fu_338_p0 <= tmp_23_phi_fu_306_p4;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63))) then 
            grp_fu_338_p0 <= tmp_30_reg_987;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61))) then 
            grp_fu_338_p0 <= reg_383;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            grp_fu_338_p0 <= py_read_reg_914;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62)))) then 
            grp_fu_338_p0 <= reg_390;
        else 
            grp_fu_338_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_338_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it4, ap_reg_ppiten_pp0_it16, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_st13_fsm_12, ap_sig_cseq_ST_pp0_stg3_fsm_63, reg_383, reg_395, tmp_31_reg_992, x_norm_1_reg_1049, tmp_17_reg_223, tmp_20_reg_248, ap_sig_cseq_ST_st15_fsm_14)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it16))) then 
            grp_fu_338_p1 <= x_norm_1_reg_1049;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it4) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63))) then 
            grp_fu_338_p1 <= tmp_31_reg_992;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62))) then 
            grp_fu_338_p1 <= tmp_20_reg_248;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61))) then 
            grp_fu_338_p1 <= tmp_17_reg_223;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st15_fsm_14)) then 
            grp_fu_338_p1 <= reg_395;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st13_fsm_12)) then 
            grp_fu_338_p1 <= reg_383;
        else 
            grp_fu_338_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_346_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, tmp_24_reg_960, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_pp0_stg3_fsm_63, ap_sig_792, ap_sig_ioackin_MAXI_AWREADY, ap_sig_801, ap_sig_ioackin_MAXI_ARREADY, ap_sig_818, ap_sig_ioackin_MAXI_WREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))))) then 
            grp_fu_346_ce <= ap_const_logic_1;
        else 
            grp_fu_346_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_352_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, tmp_24_reg_960, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_pp0_stg3_fsm_63, ap_sig_792, ap_sig_ioackin_MAXI_AWREADY, ap_sig_801, ap_sig_ioackin_MAXI_ARREADY, ap_sig_818, ap_sig_ioackin_MAXI_WREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))))) then 
            grp_fu_352_ce <= ap_const_logic_1;
        else 
            grp_fu_352_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_352_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it15, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_pp0_stg3_fsm_63, p_pn1_reg_282, reg_403, reg_413)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it15))) then 
            grp_fu_352_p0 <= p_pn1_reg_282;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63))) then 
            grp_fu_352_p0 <= reg_413;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62))) then 
            grp_fu_352_p0 <= reg_403;
        else 
            grp_fu_352_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_352_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it3, ap_reg_ppiten_pp0_it15, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_pp0_stg3_fsm_63, ap_reg_ppstg_reg_395_pp0_iter14, reg_403, reg_413)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it15))) then 
            grp_fu_352_p1 <= ap_reg_ppstg_reg_395_pp0_iter14;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63))) then 
            grp_fu_352_p1 <= reg_413;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it3) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62))) then 
            grp_fu_352_p1 <= reg_403;
        else 
            grp_fu_352_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_356_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, tmp_24_reg_960, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_pp0_stg3_fsm_63, ap_sig_792, ap_sig_ioackin_MAXI_AWREADY, ap_sig_801, ap_sig_ioackin_MAXI_ARREADY, ap_sig_818, ap_sig_ioackin_MAXI_WREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))))) then 
            grp_fu_356_ce <= ap_const_logic_1;
        else 
            grp_fu_356_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_356_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it15, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_pp0_stg3_fsm_63, p_pn_reg_272, x_norm_reg_1017, y_norm_reg_1023)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it15))) then 
            grp_fu_356_p0 <= p_pn_reg_272;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63))) then 
            grp_fu_356_p0 <= y_norm_reg_1023;
        elsif (((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62))) then 
            grp_fu_356_p0 <= x_norm_reg_1017;
        else 
            grp_fu_356_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_356_p1_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it13, ap_reg_ppiten_pp0_it15, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_pp0_stg3_fsm_63, ap_reg_ppstg_reg_395_pp0_iter14, tmp_34_reg_1029)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it15))) then 
            grp_fu_356_p1 <= ap_reg_ppstg_reg_395_pp0_iter14;
        elsif ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it13) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62)))) then 
            grp_fu_356_p1 <= tmp_34_reg_1029;
        else 
            grp_fu_356_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_362_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, tmp_24_reg_960, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_pp0_stg3_fsm_63, ap_sig_792, ap_sig_ioackin_MAXI_AWREADY, ap_sig_801, ap_sig_ioackin_MAXI_ARREADY, ap_sig_818, ap_sig_ioackin_MAXI_WREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))))) then 
            grp_fu_362_ce <= ap_const_logic_1;
        else 
            grp_fu_362_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_362_p0_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_reg_ppstg_reg_403_pp0_iter8, ap_reg_ppstg_reg_413_pp0_iter8)
    begin
        if ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9)) then
            if ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62)) then 
                grp_fu_362_p0 <= ap_const_lv32_3F800000;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61)) then 
                grp_fu_362_p0 <= ap_reg_ppstg_reg_413_pp0_iter8;
            elsif ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60)) then 
                grp_fu_362_p0 <= ap_reg_ppstg_reg_403_pp0_iter8;
            else 
                grp_fu_362_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_362_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_367_opcode_assign_proc : process(ap_sig_cseq_ST_st24_fsm_23, ap_sig_cseq_ST_st33_fsm_32, ap_sig_cseq_ST_st51_fsm_50, ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it9, ap_reg_ppiten_pp0_it19, tmp_56_reg_1009, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_sig_cseq_ST_st42_fsm_41, MAXI_BVALID, ap_sig_792, ap_sig_801, ap_sig_818, ap_sig_945, ap_sig_953, ap_sig_961, ap_reg_ppstg_tmp_24_reg_960_pp0_iter8, ap_reg_ppstg_tmp_24_reg_960_pp0_iter9)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter8)) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter9)) and not((ap_const_lv1_0 = tmp_56_reg_1009)) and not(((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818))))) then 
            grp_fu_367_opcode <= ap_const_lv5_4;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st42_fsm_41) and not(ap_sig_953)) or ((ap_const_logic_1 = ap_sig_cseq_ST_st51_fsm_50) and not(ap_sig_961)))) then 
            grp_fu_367_opcode <= ap_const_lv5_3;
        elsif ((((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23) and not((MAXI_BVALID = ap_const_logic_0))) or ((ap_const_logic_1 = ap_sig_cseq_ST_st33_fsm_32) and not(ap_sig_945)))) then 
            grp_fu_367_opcode <= ap_const_lv5_5;
        else 
            grp_fu_367_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_367_p0_assign_proc : process(ap_sig_cseq_ST_st24_fsm_23, ap_sig_cseq_ST_st33_fsm_32, ap_sig_cseq_ST_st51_fsm_50, ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_sig_cseq_ST_st42_fsm_41, reg_403, reg_413, d_reg_1002, tmp_11_reg_174, tmp_14_reg_198)
    begin
        if ((((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61)) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9)))) then 
            grp_fu_367_p0 <= d_reg_1002;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st51_fsm_50)) then 
            grp_fu_367_p0 <= tmp_14_reg_198;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st42_fsm_41)) then 
            grp_fu_367_p0 <= tmp_11_reg_174;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st33_fsm_32)) then 
            grp_fu_367_p0 <= reg_413;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23)) then 
            grp_fu_367_p0 <= reg_403;
        else 
            grp_fu_367_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_367_p1_assign_proc : process(ap_sig_cseq_ST_st24_fsm_23, ap_sig_cseq_ST_st33_fsm_32, ap_sig_cseq_ST_st51_fsm_50, ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it9, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_sig_cseq_ST_st42_fsm_41)
    begin
        if (((ap_const_logic_1 = ap_reg_ppiten_pp0_it9) and (ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61))) then 
            grp_fu_367_p1 <= ap_const_lv32_3F800000;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it9))) then 
            grp_fu_367_p1 <= ap_const_lv32_43FA0000;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st51_fsm_50)) then 
            grp_fu_367_p1 <= ap_const_lv32_44610000;
        elsif ((ap_const_logic_1 = ap_sig_cseq_ST_st42_fsm_41)) then 
            grp_fu_367_p1 <= ap_const_lv32_44B40000;
        elsif (((ap_const_logic_1 = ap_sig_cseq_ST_st24_fsm_23) or (ap_const_logic_1 = ap_sig_cseq_ST_st33_fsm_32))) then 
            grp_fu_367_p1 <= ap_const_lv32_0;
        else 
            grp_fu_367_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_378_ce_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppiten_pp0_it0, ap_reg_ppiten_pp0_it2, ap_reg_ppiten_pp0_it18, ap_reg_ppiten_pp0_it19, tmp_24_reg_960, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, ap_sig_cseq_ST_pp0_stg1_fsm_61, ap_reg_ppstg_tmp_24_reg_960_pp0_iter17, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17, ap_sig_cseq_ST_pp0_stg2_fsm_62, ap_sig_cseq_ST_pp0_stg3_fsm_63, ap_sig_792, ap_sig_ioackin_MAXI_AWREADY, ap_sig_801, ap_sig_ioackin_MAXI_ARREADY, ap_sig_818, ap_sig_ioackin_MAXI_WREADY)
    begin
        if ((((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_792) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it19) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg1_fsm_61) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg2_fsm_62) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it2) and ap_sig_818) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_AWREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it18) and ap_sig_801)))) or ((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg3_fsm_63) and not((((ap_const_logic_1 = ap_reg_ppiten_pp0_it0) and not((ap_const_lv1_0 = tmp_24_reg_960)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_ARREADY)) or ((ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter17)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter17)) and (ap_const_logic_0 = ap_sig_ioackin_MAXI_WREADY))))))) then 
            grp_fu_378_ce <= ap_const_logic_1;
        else 
            grp_fu_378_ce <= ap_const_logic_0;
        end if; 
    end process;

    i_1_fu_860_p2 <= std_logic_vector(unsigned(i_reg_150) + unsigned(ap_const_lv32_4));
    j_1_fu_794_p2 <= std_logic_vector(unsigned(ap_const_lv32_3) + unsigned(j_reg_260));

    j_phi_fu_264_p4_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it1, tmp_24_reg_960, j_reg_260, j_1_reg_976)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it1) and not((ap_const_lv1_0 = tmp_24_reg_960)))) then 
            j_phi_fu_264_p4 <= j_1_reg_976;
        else 
            j_phi_fu_264_p4 <= j_reg_260;
        end if; 
    end process;

    loopend_1_fu_733_p2 <= std_logic_vector(unsigned(ap_const_lv32_BB80) + unsigned(tmp_21_fu_727_p2));
    loopend_fu_448_p2 <= std_logic_vector(shift_left(unsigned(numP_0_data_reg),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    notlhs1_fu_694_p2 <= "0" when (tmp_46_fu_680_p4 = ap_const_lv8_FF) else "1";
    notlhs2_fu_836_p2 <= "0" when (tmp_52_fu_822_p4 = ap_const_lv8_FF) else "1";
    notlhs7_fu_612_p2 <= "0" when (tmp_18_fu_598_p4 = ap_const_lv8_FF) else "1";
    notlhs9_fu_653_p2 <= "0" when (tmp_33_fu_639_p4 = ap_const_lv8_FF) else "1";
    notlhs_fu_571_p2 <= "0" when (tmp_3_fu_557_p4 = ap_const_lv8_FF) else "1";
    notrhs1_fu_659_p2 <= "1" when (tmp_41_fu_649_p1 = ap_const_lv23_0) else "0";
    notrhs2_fu_700_p2 <= "1" when (tmp_47_fu_690_p1 = ap_const_lv23_0) else "0";
    notrhs3_fu_842_p2 <= "1" when (tmp_53_fu_832_p1 = ap_const_lv23_0) else "0";
    notrhs8_fu_618_p2 <= "1" when (tmp_26_fu_608_p1 = ap_const_lv23_0) else "0";
    notrhs_fu_577_p2 <= "1" when (tmp_5_fu_567_p1 = ap_const_lv23_0) else "0";

    numA_0_ack_out_assign_proc : process(ap_sig_cseq_ST_st139_fsm_65)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st139_fsm_65)) then 
            numA_0_ack_out <= ap_const_logic_1;
        else 
            numA_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;


    numP_0_ack_out_assign_proc : process(ap_sig_cseq_ST_st139_fsm_65)
    begin
        if ((ap_const_logic_1 = ap_sig_cseq_ST_st139_fsm_65)) then 
            numP_0_ack_out <= ap_const_logic_1;
        else 
            numP_0_ack_out <= ap_const_logic_0;
        end if; 
    end process;

    ram2_sum3_cast_fu_543_p1 <= std_logic_vector(resize(unsigned(ram2_sum3_fu_538_p2),64));
    ram2_sum3_fu_538_p2 <= std_logic_vector(unsigned(tmp_62_cast_reg_871) + unsigned(tmp_3_cast_fu_534_p1));
    ram2_sum4_cast_fu_474_p1 <= std_logic_vector(resize(unsigned(ram2_sum4_fu_469_p2),64));
    ram2_sum4_fu_469_p2 <= std_logic_vector(unsigned(tmp_62_cast_reg_871) + unsigned(tmp_5_cast_fu_465_p1));
    ram2_sum5_cast_fu_518_p1 <= std_logic_vector(resize(unsigned(ram2_sum5_fu_513_p2),64));
    ram2_sum5_fu_513_p2 <= std_logic_vector(unsigned(tmp_62_cast_reg_871) + unsigned(tmp_7_cast_fu_509_p1));
        ram2_sum6_cast_fu_759_p1 <= std_logic_vector(resize(signed(ram2_sum6_fu_754_p2),64));

    ram2_sum6_fu_754_p2 <= std_logic_vector(unsigned(tmp_62_cast_reg_871) + unsigned(tmp_26_cast_fu_750_p1));
        ram2_sum7_cast_fu_784_p1 <= std_logic_vector(resize(signed(ram2_sum7_fu_779_p2),64));

    ram2_sum7_fu_779_p2 <= std_logic_vector(unsigned(tmp_62_cast_reg_871) + unsigned(tmp_28_cast_fu_775_p1));
        ram2_sum8_cast_fu_809_p1 <= std_logic_vector(resize(signed(ram2_sum8_fu_804_p2),64));

    ram2_sum8_fu_804_p2 <= std_logic_vector(unsigned(tmp_62_cast_reg_871) + unsigned(tmp_29_cast_fu_800_p1));
    ram2_sum_cast_fu_493_p1 <= std_logic_vector(resize(unsigned(ram2_sum_fu_488_p2),64));
    ram2_sum_fu_488_p2 <= std_logic_vector(unsigned(tmp_62_cast_reg_871) + unsigned(tmp_1_cast_fu_484_p1));
    tmp_11_to_int_fu_635_p1 <= tmp_11_reg_174;
    tmp_14_to_int_fu_676_p1 <= tmp_14_reg_198;
    tmp_15_fu_589_p2 <= (tmp_7_fu_583_p2 and tmp_12_reg_919);
    tmp_18_fu_598_p4 <= tmp_9_to_int_fu_594_p1(30 downto 23);

    tmp_19_phi_fu_239_p4_assign_proc : process(ap_sig_cseq_ST_st60_fsm_59, tmp_50_reg_951, tmp_19_reg_236)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_st60_fsm_59) and not((ap_const_lv1_0 = tmp_50_reg_951)))) then 
            tmp_19_phi_fu_239_p4 <= ap_const_lv32_0;
        else 
            tmp_19_phi_fu_239_p4 <= tmp_19_reg_236;
        end if; 
    end process;

    tmp_1_cast_fu_484_p1 <= std_logic_vector(resize(unsigned(i_reg_150),33));
    tmp_21_fu_727_p2 <= std_logic_vector(unsigned(tmp_51_fu_721_p2) - unsigned(numberAttractors));

    tmp_22_phi_fu_295_p4_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, tmp_22_reg_292, tmp_39_phi_fu_318_p4)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)))) then 
            tmp_22_phi_fu_295_p4 <= tmp_39_phi_fu_318_p4;
        else 
            tmp_22_phi_fu_295_p4 <= tmp_22_reg_292;
        end if; 
    end process;


    tmp_23_phi_fu_306_p4_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, tmp_23_reg_303, tmp_40_phi_fu_330_p4)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)))) then 
            tmp_23_phi_fu_306_p4 <= tmp_40_phi_fu_330_p4;
        else 
            tmp_23_phi_fu_306_p4 <= tmp_23_reg_303;
        end if; 
    end process;

    tmp_24_fu_739_p2 <= "1" when (signed(j_phi_fu_264_p4) < signed(loopend_1_reg_955)) else "0";
    tmp_25_fu_744_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) + unsigned(j_phi_fu_264_p4));
        tmp_26_cast_fu_750_p1 <= std_logic_vector(resize(signed(tmp_25_fu_744_p2),33));

    tmp_26_fu_608_p1 <= tmp_9_to_int_fu_594_p1(23 - 1 downto 0);
    tmp_27_fu_769_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) + unsigned(j_reg_260));
        tmp_28_cast_fu_775_p1 <= std_logic_vector(resize(signed(tmp_27_fu_769_p2),33));

    tmp_28_fu_624_p2 <= (notrhs8_fu_618_p2 or notlhs7_fu_612_p2);
        tmp_29_cast_fu_800_p1 <= std_logic_vector(resize(signed(j_1_fu_794_p2),33));

    tmp_2_fu_528_p2 <= (i_reg_150 or ap_const_lv32_1);
    tmp_32_fu_630_p2 <= (tmp_28_fu_624_p2 and tmp_29_reg_928);
    tmp_33_fu_639_p4 <= tmp_11_to_int_fu_635_p1(30 downto 23);

    tmp_39_phi_fu_318_p4_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, grp_fu_346_p2, ap_reg_phiprechg_tmp_39_reg_314pp0_it17)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)))) then 
            tmp_39_phi_fu_318_p4 <= grp_fu_346_p2;
        else 
            tmp_39_phi_fu_318_p4 <= ap_reg_phiprechg_tmp_39_reg_314pp0_it17;
        end if; 
    end process;

    tmp_3_cast_fu_534_p1 <= std_logic_vector(resize(unsigned(tmp_2_fu_528_p2),33));
    tmp_3_fu_557_p4 <= tmp_8_to_int_fu_553_p1(30 downto 23);

    tmp_40_phi_fu_330_p4_assign_proc : process(ap_sig_cseq_ST_pp0_stg0_fsm_60, ap_reg_ppiten_pp0_it17, ap_reg_ppstg_tmp_24_reg_960_pp0_iter16, ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16, grp_fu_338_p2, ap_reg_phiprechg_tmp_40_reg_326pp0_it17)
    begin
        if (((ap_const_logic_1 = ap_sig_cseq_ST_pp0_stg0_fsm_60) and (ap_const_logic_1 = ap_reg_ppiten_pp0_it17) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_24_reg_960_pp0_iter16)) and not((ap_const_lv1_0 = ap_reg_ppstg_tmp_56_reg_1009_pp0_iter16)))) then 
            tmp_40_phi_fu_330_p4 <= grp_fu_338_p2;
        else 
            tmp_40_phi_fu_330_p4 <= ap_reg_phiprechg_tmp_40_reg_326pp0_it17;
        end if; 
    end process;

    tmp_41_fu_649_p1 <= tmp_11_to_int_fu_635_p1(23 - 1 downto 0);
    tmp_43_fu_665_p2 <= (notrhs1_fu_659_p2 or notlhs9_fu_653_p2);
    tmp_45_fu_671_p2 <= (tmp_43_fu_665_p2 and tmp_44_reg_937);
    tmp_46_fu_680_p4 <= tmp_14_to_int_fu_676_p1(30 downto 23);
    tmp_47_fu_690_p1 <= tmp_14_to_int_fu_676_p1(23 - 1 downto 0);
    tmp_48_fu_706_p2 <= (notrhs2_fu_700_p2 or notlhs1_fu_694_p2);
    tmp_4_fu_459_p2 <= (i_reg_150 or ap_const_lv32_2);
    tmp_50_fu_712_p2 <= (tmp_48_fu_706_p2 and tmp_49_reg_946);
    tmp_51_fu_721_p2 <= std_logic_vector(shift_left(unsigned(numberAttractors),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    tmp_52_fu_822_p4 <= d_to_int_fu_819_p1(30 downto 23);
    tmp_53_fu_832_p1 <= d_to_int_fu_819_p1(23 - 1 downto 0);
    tmp_54_fu_848_p2 <= (notrhs3_fu_842_p2 or notlhs2_fu_836_p2);
    tmp_56_fu_854_p2 <= (tmp_54_fu_848_p2 and grp_fu_367_p2);
    tmp_5_cast_fu_465_p1 <= std_logic_vector(resize(unsigned(tmp_4_fu_459_p2),33));
    tmp_5_fu_567_p1 <= tmp_8_to_int_fu_553_p1(23 - 1 downto 0);
    tmp_62_cast_fu_433_p1 <= std_logic_vector(resize(unsigned(tmp_1_reg_866),33));
    tmp_6_fu_503_p2 <= (i_reg_150 or ap_const_lv32_3);
    tmp_7_cast_fu_509_p1 <= std_logic_vector(resize(unsigned(tmp_6_fu_503_p2),33));
    tmp_7_fu_583_p2 <= (notrhs_fu_577_p2 or notlhs_fu_571_p2);
    tmp_8_to_int_fu_553_p1 <= reg_403;
    tmp_9_to_int_fu_594_p1 <= reg_413;
    tmp_fu_454_p2 <= "1" when (unsigned(i_reg_150) < unsigned(loopend_reg_882)) else "0";
end behav;
