Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr  2 18:17:04 2022
| Host         : DESKTOP-PEVSSVR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file countdown_timer_control_sets_placed.rpt
| Design       : countdown_timer
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              47 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             203 |           57 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|             Clock Signal            |                Enable Signal                |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+---------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  PulseGenerator_Counter/s_enCounter |                                             |                                                  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | DebounceUnit_C/s_debounceCnt[23]_i_2_n_0    | DebounceUnit_C/p_1_in0                           |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                      | DebounceUnit_R/s_debounceCnt[23]_i_2__0_n_0 | DebounceUnit_R/s_debounceCnt[23]_i_1__0_n_0      |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                      | DebounceUnit_C/p_2_in                       | DebounceUnit_C/s_debounceCnt[22]_i_1_n_0         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                      | DebounceUnit_R/s_debounceCnt[22]_i_2__0_n_0 | DebounceUnit_R/s_debounceCnt[22]_i_1__0_n_0      |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                      |                                             |                                                  |               14 |             28 |         2.00 |
|  clk_IBUF_BUFG                      | counter_total/counter_ds/s_enable_um        | counter_total/counter_um/s_counter[0]_i_1__1_n_0 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                      | PulseGenerator/s_en                         | Nexys4DispDriver/counter_3bits/s_counter         |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                      | PulseGenerator_Counter/pulse_reg_0          | counter_total/counter_us/s_counter[0]_i_1_n_0    |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                      | PulseGenerator_Counter/s_enable_ds          | counter_total/counter_ds/s_counter[0]_i_1__0_n_0 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                      | counter_total/counter_um/s_enable_dm        | counter_total/counter_dm/s_counter[0]_i_1__2_n_0 |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                      |                                             | DebounceUnit_R/s_btnR                            |               14 |             47 |         3.36 |
+-------------------------------------+---------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


