{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Info: Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 16 23:50:15 2020 " "Info: Processing started: Wed Dec 16 23:50:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NMEA_avalon -c NMEA_avalon " "Info: Command: quartus_sta NMEA_avalon -c NMEA_avalon" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "NMEA_avalon " "Warning (20013): Ignored assignments for entity \"NMEA_avalon\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity NMEA_avalon -section_id \"Root Region\" " "Warning (20014): Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity NMEA_avalon -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity NMEA_avalon -section_id \"Root Region\" " "Warning (20014): Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity NMEA_avalon -section_id \"Root Region\" was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info (21077): Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info (21077): High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "NMEA_avalon.sdc " "Critical Warning (332012): Synopsys Design Constraints File file not found: 'NMEA_avalon.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info (332142): No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info (332105): Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig " "Info (332105): create_clock -period 1.000 -name cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info (332105): create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info (332143): No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.742 " "Info (332146): Worst-case setup slack is -4.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.742      -127.182 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig  " "Info (332119):    -4.742      -127.182 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.783       -92.841 clk  " "Info (332119):    -2.783       -92.841 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.079 " "Info (332146): Worst-case hold slack is -0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079        -0.079 clk  " "Info (332119):    -0.079        -0.079 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183         0.000 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig  " "Info (332119):     0.183         0.000 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.191 " "Info (332146): Worst-case recovery slack is -1.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.191       -60.529 clk  " "Info (332119):    -1.191       -60.529 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.382 " "Info (332146): Worst-case removal slack is 1.382" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.382         0.000 clk  " "Info (332119):     1.382         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -79.000 clk  " "Info (332119):    -3.000       -79.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -34.000 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig  " "Info (332119):    -1.000       -34.000 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.071 " "Info (332146): Worst-case setup slack is -4.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.071      -108.913 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig  " "Info (332119):    -4.071      -108.913 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.442       -76.098 clk  " "Info (332119):    -2.442       -76.098 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.056 " "Info (332146): Worst-case hold slack is -0.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.056        -0.056 clk  " "Info (332119):    -0.056        -0.056 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig  " "Info (332119):     0.187         0.000 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.980 " "Info (332146): Worst-case recovery slack is -0.980" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.980       -48.447 clk  " "Info (332119):    -0.980       -48.447 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.251 " "Info (332146): Worst-case removal slack is 1.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.251         0.000 clk  " "Info (332119):     1.251         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -79.000 clk  " "Info (332119):    -3.000       -79.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -34.000 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig  " "Info (332119):    -1.000       -34.000 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info (334003): Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info (334004): Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info (332123): Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -setup 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig\}\] -hold 0.030" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info (332123): set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning (332148): Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.232 " "Info (332146): Worst-case setup slack is -2.232" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.232       -56.105 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig  " "Info (332119):    -2.232       -56.105 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.159       -28.755 clk  " "Info (332119):    -1.159       -28.755 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.065 " "Info (332146): Worst-case hold slack is -0.065" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.065        -0.065 clk  " "Info (332119):    -0.065        -0.065 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.029         0.000 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig  " "Info (332119):     0.029         0.000 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.299 " "Info (332146): Worst-case recovery slack is -0.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.299       -12.006 clk  " "Info (332119):    -0.299       -12.006 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.749 " "Info (332146): Worst-case removal slack is 0.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.749         0.000 clk  " "Info (332119):     0.749         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info (332146): Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info (332119):     Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info (332119): ========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -83.292 clk  " "Info (332119):    -3.000       -83.292 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -34.000 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig  " "Info (332119):    -1.000       -34.000 cmd_emission:C1\|prediv_4800Hz:C2\|clk_sig " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info (332102): Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info (332102): Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus II 32-bit " "Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "319 " "Info: Peak virtual memory: 319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 16 23:50:18 2020 " "Info: Processing ended: Wed Dec 16 23:50:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
