Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: En_Head.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "En_Head.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "En_Head"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : En_Head
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/ClockE.vhd" into library work
Parsing entity <En_ClockE>.
Parsing architecture <Arq_ClockE> of entity <en_clocke>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/UART_TX.vhd" into library work
Parsing entity <En_UART_TX>.
Parsing architecture <Arq_UART_TX> of entity <en_uart_tx>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/UART_RX.vhd" into library work
Parsing entity <En_UART_RX>.
Parsing architecture <Arq_UART_RX> of entity <en_uart_rx>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/System.vhd" into library work
Parsing entity <En_System>.
Parsing architecture <Arq_System> of entity <en_system>.
Parsing VHDL file "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" into library work
Parsing entity <En_Head>.
Parsing architecture <Arq_Head> of entity <en_head>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <En_Head> (architecture <Arq_Head>) from library <work>.

Elaborating entity <En_System> (architecture <Arq_System>) from library <work>.
INFO:HDLCompiler:679 - "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/System.vhd" Line 115. Case statement is complete. others clause is never selected

Elaborating entity <En_UART_TX> (architecture <Arq_UART_TX>) with generics from library <work>.

Elaborating entity <En_ClockE> (architecture <Arq_ClockE>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/UART_TX.vhd" Line 84. Case statement is complete. others clause is never selected

Elaborating entity <En_UART_RX> (architecture <Arq_UART_RX>) with generics from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <En_Head>.
    Related source file is "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd".
    Summary:
	no macro.
Unit <En_Head> synthesized.

Synthesizing Unit <En_System>.
    Related source file is "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/System.vhd".
    Found 1-bit register for signal <DTR>.
    Found 1-bit register for signal <RDY>.
    Found 1-bit register for signal <RTS>.
    Found 8-bit register for signal <Data_Out>.
    Found 3-bit register for signal <State>.
    Found 1-bit register for signal <Send>.
    Found 1-bit register for signal <Receive>.
    Found 7-bit register for signal <counter>.
    Found 8-bit register for signal <Data_To_Send>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 15                                             |
    | Inputs             | 7                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | waiting_for_link                               |
    | Power Up State     | waiting_for_link                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <counter[6]_GND_5_o_add_6_OUT> created at line 90.
    Found 7-bit comparator greater for signal <GND_5_o_counter[6]_LessThan_6_o> created at line 87
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <En_System> synthesized.

Synthesizing Unit <En_UART_TX>.
    Related source file is "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/UART_TX.vhd".
        Frecuency_BaudRate = 921600
        Frecuency_CLK = 80000000
    Found 1-bit register for signal <TD>.
    Found 1-bit register for signal <Enabled>.
    Found 1-bit register for signal <Ready>.
    Found 2-bit register for signal <sState>.
    Found 4-bit register for signal <vbit>.
    Found finite state machine <FSM_1> for signal <sState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <vbit[3]_GND_6_o_add_3_OUT> created at line 71.
    Found 1-bit 12-to-1 multiplexer for signal <vbit[3]_PWR_6_o_Mux_2_o> created at line 54.
    Found 4-bit comparator greater for signal <vbit[3]_PWR_6_o_LessThan_7_o> created at line 77
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <En_UART_TX> synthesized.

Synthesizing Unit <En_ClockE>.
    Related source file is "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/ClockE.vhd".
        Frecuency = 1843200
        Frecuencia_de_Entrada = 80000000
        N_LFSR = 15
    Found 1-bit register for signal <ClkOut>.
    Found 15-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <En_ClockE> synthesized.

Synthesizing Unit <En_UART_RX>.
    Related source file is "/home/fede/GIT/Jaquenod/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/UART_RX.vhd".
        Frecuency_BaudRate = 921600
        Frecuency_CLK = 80000000
    Found 1-bit register for signal <Ready>.
    Found 1-bit register for signal <Enabled>.
    Found 8-bit register for signal <Data>.
    Found 3-bit register for signal <sState>.
    Found 1-bit register for signal <SDataInBack2>.
    Found 1-bit register for signal <SDataInBack1>.
    Found 1-bit register for signal <SDataInBack>.
    Found 4-bit register for signal <snBit>.
    Found 8-bit register for signal <sShiftReg>.
INFO:Xst:1799 - State s4 is never reached in FSM <sState>.
INFO:Xst:1799 - State s5 is never reached in FSM <sState>.
INFO:Xst:1799 - State s6 is never reached in FSM <sState>.
INFO:Xst:1799 - State s7 is never reached in FSM <sState>.
    Found finite state machine <FSM_2> for signal <sState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | ENA (negative)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <snBit[3]_GND_9_o_add_6_OUT> created at line 88.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <En_UART_RX> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 4-bit adder                                           : 4
 7-bit adder                                           : 2
# Registers                                            : 48
 1-bit register                                        : 30
 15-bit register                                       : 4
 4-bit register                                        : 4
 7-bit register                                        : 2
 8-bit register                                        : 8
# Comparators                                          : 4
 4-bit comparator greater                              : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 30
 1-bit 12-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 14
 15-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 6
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <En_UART_RX>.
The following registers are absorbed into counter <snBit>: 1 register on signal <snBit>.
Unit <En_UART_RX> synthesized (advanced).

Synthesizing (advanced) Unit <En_UART_TX>.
The following registers are absorbed into counter <vbit>: 1 register on signal <vbit>.
Unit <En_UART_TX> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 7-bit adder                                           : 2
# Counters                                             : 4
 4-bit up counter                                      : 4
# Registers                                            : 168
 Flip-Flops                                            : 168
# Comparators                                          : 4
 4-bit comparator greater                              : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 26
 1-bit 12-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 14
 15-bit 2-to-1 multiplexer                             : 4
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 6
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <INS_SYS_A/FSM_0> on signal <State[1:3]> with user encoding.
Optimizing FSM <INS_SYS_B/FSM_0> on signal <State[1:3]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 waiting_for_link     | 000
 idle_mode            | 001
 check_link           | 010
 waiting_send         | 011
 waiting_confirmation | 100
 waiting_receive      | 101
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <INS_SYS_A/INS_TX/FSM_1> on signal <sState[1:2]> with user encoding.
Optimizing FSM <INS_SYS_B/INS_TX/FSM_1> on signal <sState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 bits1 | 01
 bits2 | 10
 bits3 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <INS_SYS_A/INS_RX/FSM_2> on signal <sState[1:2]> with sequential encoding.
Optimizing FSM <INS_SYS_B/INS_RX/FSM_2> on signal <sState[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 s1    | 01
 s2    | 10
 s3    | 11
 s4    | unreached
 s5    | unreached
 s6    | unreached
 s7    | unreached
-------------------

Optimizing unit <En_Head> ...

Optimizing unit <En_System> ...

Optimizing unit <En_UART_TX> ...

Optimizing unit <En_UART_RX> ...
WARNING:Xst:1710 - FF/Latch <INS_SYS_B/counter_6> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/counter_5> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/counter_4> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/counter_6> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/counter_5> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/counter_4> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block En_Head, actual ratio is 0.

Final Macro Processing ...

Processing Unit <En_Head> :
	Found 2-bit shift register for signal <INS_SYS_A/INS_RX/SDataInBack2>.
	Found 2-bit shift register for signal <INS_SYS_B/INS_RX/SDataInBack2>.
Unit <En_Head> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 188
 Flip-Flops                                            : 188
# Shift Registers                                      : 2
 2-bit shift register                                  : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : En_Head.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 148
#      GND                         : 1
#      INV                         : 8
#      LUT2                        : 26
#      LUT3                        : 16
#      LUT4                        : 11
#      LUT5                        : 35
#      LUT6                        : 47
#      MUXF7                       : 3
#      VCC                         : 1
# FlipFlops/Latches                : 190
#      FD                          : 4
#      FDC                         : 88
#      FDCE                        : 36
#      FDE                         : 60
#      FDP                         : 2
# Shift Registers                  : 2
#      SRLC16E                     : 2
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 38
#      IBUF                        : 20
#      OBUF                        : 18

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             190  out of  126800     0%  
 Number of Slice LUTs:                  145  out of  63400     0%  
    Number used as Logic:               143  out of  63400     0%  
    Number used as Memory:                2  out of  19000     0%  
       Number used as SRL:                2

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    233
   Number with an unused Flip Flop:      43  out of    233    18%  
   Number with an unused LUT:            88  out of    233    37%  
   Number of fully used LUT-FF pairs:   102  out of    233    43%  
   Number of unique control sets:        28

IO Utilization: 
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    210    19%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLKB                               | BUFGP                  | 96    |
CLKA                               | BUFGP                  | 96    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.018ns (Maximum Frequency: 495.565MHz)
   Minimum input arrival time before clock: 1.300ns
   Maximum output required time after clock: 0.640ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKB'
  Clock period: 2.018ns (frequency: 495.565MHz)
  Total number of paths / destination ports: 597 / 179
-------------------------------------------------------------------------
Delay:               2.018ns (Levels of Logic = 3)
  Source:            INS_SYS_B/Data_To_Send_0 (FF)
  Destination:       INS_SYS_B/INS_TX/TD (FF)
  Source Clock:      CLKB rising
  Destination Clock: CLKB rising

  Data Path: INS_SYS_B/Data_To_Send_0 to INS_SYS_B/INS_TX/TD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.683  INS_SYS_B/Data_To_Send_0 (INS_SYS_B/Data_To_Send_0)
     LUT5:I0->O            1   0.097   0.379  INS_SYS_B/INS_TX/Mmux__n004615_SW0 (N10)
     LUT6:I4->O            1   0.097   0.295  INS_SYS_B/INS_TX/Mmux__n004615 (INS_SYS_B/INS_TX/_n0046)
     LUT3:I2->O            1   0.097   0.000  INS_SYS_B/INS_TX/TD_rstpot (INS_SYS_B/INS_TX/TD_rstpot)
     FDP:D                     0.008          INS_SYS_B/INS_TX/TD
    ----------------------------------------
    Total                      2.018ns (0.660ns logic, 1.358ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKA'
  Clock period: 2.018ns (frequency: 495.565MHz)
  Total number of paths / destination ports: 597 / 179
-------------------------------------------------------------------------
Delay:               2.018ns (Levels of Logic = 3)
  Source:            INS_SYS_A/Data_To_Send_0 (FF)
  Destination:       INS_SYS_A/INS_TX/TD (FF)
  Source Clock:      CLKA rising
  Destination Clock: CLKA rising

  Data Path: INS_SYS_A/Data_To_Send_0 to INS_SYS_A/INS_TX/TD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.361   0.683  INS_SYS_A/Data_To_Send_0 (INS_SYS_A/Data_To_Send_0)
     LUT5:I0->O            1   0.097   0.379  INS_SYS_A/INS_TX/Mmux__n004615_SW0 (N6)
     LUT6:I4->O            1   0.097   0.295  INS_SYS_A/INS_TX/Mmux__n004615 (INS_SYS_A/INS_TX/_n0046)
     LUT3:I2->O            1   0.097   0.000  INS_SYS_A/INS_TX/TD_rstpot (INS_SYS_A/INS_TX/TD_rstpot)
     FDP:D                     0.008          INS_SYS_A/INS_TX/TD
    ----------------------------------------
    Total                      2.018ns (0.660ns logic, 1.358ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKB'
  Total number of paths / destination ports: 56 / 48
-------------------------------------------------------------------------
Offset:              1.300ns (Levels of Logic = 2)
  Source:            RSTB (PAD)
  Destination:       INS_SYS_B/Data_To_Send_7 (FF)
  Destination Clock: CLKB rising

  Data Path: RSTB to INS_SYS_B/Data_To_Send_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.001   0.796  RSTB_IBUF (RSTB_IBUF)
     LUT6:I0->O            8   0.097   0.311  INS_SYS_B/_n0191_inv1 (INS_SYS_B/_n0191_inv)
     FDE:CE                    0.095          INS_SYS_B/Data_To_Send_0
    ----------------------------------------
    Total                      1.300ns (0.193ns logic, 1.107ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLKA'
  Total number of paths / destination ports: 56 / 48
-------------------------------------------------------------------------
Offset:              1.300ns (Levels of Logic = 2)
  Source:            RSTA (PAD)
  Destination:       INS_SYS_A/Data_To_Send_7 (FF)
  Destination Clock: CLKA rising

  Data Path: RSTA to INS_SYS_A/Data_To_Send_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   0.001   0.796  RSTA_IBUF (RSTA_IBUF)
     LUT6:I0->O            8   0.097   0.311  INS_SYS_A/_n0191_inv1 (INS_SYS_A/_n0191_inv)
     FDE:CE                    0.095          INS_SYS_A/Data_To_Send_0
    ----------------------------------------
    Total                      1.300ns (0.193ns logic, 1.107ns route)
                                       (14.8% logic, 85.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKA'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            INS_SYS_A/Data_Out_7 (FF)
  Destination:       DRCVDA<7> (PAD)
  Source Clock:      CLKA rising

  Data Path: INS_SYS_A/Data_Out_7 to DRCVDA<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.361   0.279  INS_SYS_A/Data_Out_7 (INS_SYS_A/Data_Out_7)
     OBUF:I->O                 0.000          DRCVDA_7_OBUF (DRCVDA<7>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLKB'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            INS_SYS_B/Data_Out_7 (FF)
  Destination:       DRCVDB<7> (PAD)
  Source Clock:      CLKB rising

  Data Path: INS_SYS_B/Data_Out_7 to DRCVDB<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.361   0.279  INS_SYS_B/Data_Out_7 (INS_SYS_B/Data_Out_7)
     OBUF:I->O                 0.000          DRCVDB_7_OBUF (DRCVDB<7>)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLKA
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKA           |    2.018|         |         |         |
CLKB           |    1.995|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLKB
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKA           |    1.995|         |         |         |
CLKB           |    2.018|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.58 secs
 
--> 


Total memory usage is 517044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    4 (   0 filtered)

