
weather_forecast.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 ExtFlashSection 00000000  90000000  90000000  00011224  2**0
                  CONTENTS
  1 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00009b7c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00005728  08009c90  08009c90  0000ac90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0800f3b8  0800f3b8  00011224  2**0
                  CONTENTS
  5 .ARM          00000008  0800f3b8  0800f3b8  000103b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0800f3c0  0800f3c0  00011224  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800f3c0  0800f3c0  000103c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .fini_array   00000004  0800f3c4  0800f3c4  000103c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  9 .data         00000224  20000000  0800f3c8  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000fc4  20000224  0800f5ec  00011224  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200011e8  0800f5ec  000121e8  2**0
                  ALLOC
 12 .ARM.attributes 00000029  00000000  00000000  00011224  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011593  00000000  00000000  0001124d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002d07  00000000  00000000  000227e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001190  00000000  00000000  000254e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000da3  00000000  00000000  00026678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000417c  00000000  00000000  0002741b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015985  00000000  00000000  0002b597  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00091120  00000000  00000000  00040f1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d203c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005ad4  00000000  00000000  000d2080  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005e  00000000  00000000  000d7b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000224 	.word	0x20000224
 800012c:	00000000 	.word	0x00000000
 8000130:	08009c74 	.word	0x08009c74

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000228 	.word	0x20000228
 800014c:	08009c74 	.word	0x08009c74

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_f2uiz>:
 8000fe4:	0042      	lsls	r2, r0, #1
 8000fe6:	d20e      	bcs.n	8001006 <__aeabi_f2uiz+0x22>
 8000fe8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fec:	d30b      	bcc.n	8001006 <__aeabi_f2uiz+0x22>
 8000fee:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000ff2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ff6:	d409      	bmi.n	800100c <__aeabi_f2uiz+0x28>
 8000ff8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ffc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001000:	fa23 f002 	lsr.w	r0, r3, r2
 8001004:	4770      	bx	lr
 8001006:	f04f 0000 	mov.w	r0, #0
 800100a:	4770      	bx	lr
 800100c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001010:	d101      	bne.n	8001016 <__aeabi_f2uiz+0x32>
 8001012:	0242      	lsls	r2, r0, #9
 8001014:	d102      	bne.n	800101c <__aeabi_f2uiz+0x38>
 8001016:	f04f 30ff 	mov.w	r0, #4294967295
 800101a:	4770      	bx	lr
 800101c:	f04f 0000 	mov.w	r0, #0
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <ILI9341_Select>:
#include "ILI9341_STM32_Driver.h"

volatile uint16_t LCD_HEIGHT = HEIGHT;
volatile uint16_t LCD_WIDTH	 = WIDTH;

static void ILI9341_Select() {
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8001028:	2200      	movs	r2, #0
 800102a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800102e:	4802      	ldr	r0, [pc, #8]	@ (8001038 <ILI9341_Select+0x14>)
 8001030:	f003 f94f 	bl	80042d2 <HAL_GPIO_WritePin>
}
 8001034:	bf00      	nop
 8001036:	bd80      	pop	{r7, pc}
 8001038:	40010c00 	.word	0x40010c00

0800103c <ILI9341_Unselect>:

void ILI9341_Unselect() {
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8001040:	2201      	movs	r2, #1
 8001042:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001046:	4802      	ldr	r0, [pc, #8]	@ (8001050 <ILI9341_Unselect+0x14>)
 8001048:	f003 f943 	bl	80042d2 <HAL_GPIO_WritePin>
}
 800104c:	bf00      	nop
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40010c00 	.word	0x40010c00

08001054 <ILI9341_Reset>:

static void ILI9341_Reset() {
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8001058:	2200      	movs	r2, #0
 800105a:	2102      	movs	r1, #2
 800105c:	4806      	ldr	r0, [pc, #24]	@ (8001078 <ILI9341_Reset+0x24>)
 800105e:	f003 f938 	bl	80042d2 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8001062:	2005      	movs	r0, #5
 8001064:	f002 fc54 	bl	8003910 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8001068:	2201      	movs	r2, #1
 800106a:	2102      	movs	r1, #2
 800106c:	4802      	ldr	r0, [pc, #8]	@ (8001078 <ILI9341_Reset+0x24>)
 800106e:	f003 f930 	bl	80042d2 <HAL_GPIO_WritePin>
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	40010c00 	.word	0x40010c00

0800107c <ILI9341_WriteCommand>:

static void ILI9341_WriteCommand(uint8_t cmd) {
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	4603      	mov	r3, r0
 8001084:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET);
 8001086:	2200      	movs	r2, #0
 8001088:	2101      	movs	r1, #1
 800108a:	4807      	ldr	r0, [pc, #28]	@ (80010a8 <ILI9341_WriteCommand+0x2c>)
 800108c:	f003 f921 	bl	80042d2 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8001090:	1df9      	adds	r1, r7, #7
 8001092:	f04f 33ff 	mov.w	r3, #4294967295
 8001096:	2201      	movs	r2, #1
 8001098:	4804      	ldr	r0, [pc, #16]	@ (80010ac <ILI9341_WriteCommand+0x30>)
 800109a:	f004 fac3 	bl	8005624 <HAL_SPI_Transmit>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}
 80010a6:	bf00      	nop
 80010a8:	40010c00 	.word	0x40010c00
 80010ac:	200002c4 	.word	0x200002c4

080010b0 <ILI9341_WriteData>:

static void ILI9341_WriteData(uint8_t* buff, size_t buff_size) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80010ba:	2201      	movs	r2, #1
 80010bc:	2101      	movs	r1, #1
 80010be:	4811      	ldr	r0, [pc, #68]	@ (8001104 <ILI9341_WriteData+0x54>)
 80010c0:	f003 f907 	bl	80042d2 <HAL_GPIO_WritePin>
    //ILI9341_Select();

     //split data in small chunks because HAL can't send more then 64K at once
    while(buff_size > 0) {
 80010c4:	e015      	b.n	80010f2 <ILI9341_WriteData+0x42>
        uint16_t chunk_size = buff_size > 32768 ? 32768 : buff_size;
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80010cc:	bf28      	it	cs
 80010ce:	f44f 4300 	movcs.w	r3, #32768	@ 0x8000
 80010d2:	81fb      	strh	r3, [r7, #14]
        HAL_SPI_Transmit(&hspi1, (uint8_t*)buff, chunk_size, HAL_MAX_DELAY);
 80010d4:	89fa      	ldrh	r2, [r7, #14]
 80010d6:	f04f 33ff 	mov.w	r3, #4294967295
 80010da:	6879      	ldr	r1, [r7, #4]
 80010dc:	480a      	ldr	r0, [pc, #40]	@ (8001108 <ILI9341_WriteData+0x58>)
 80010de:	f004 faa1 	bl	8005624 <HAL_SPI_Transmit>
        buff += chunk_size;
 80010e2:	89fb      	ldrh	r3, [r7, #14]
 80010e4:	687a      	ldr	r2, [r7, #4]
 80010e6:	4413      	add	r3, r2
 80010e8:	607b      	str	r3, [r7, #4]
        buff_size -= chunk_size;
 80010ea:	89fb      	ldrh	r3, [r7, #14]
 80010ec:	683a      	ldr	r2, [r7, #0]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	603b      	str	r3, [r7, #0]
    while(buff_size > 0) {
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1e6      	bne.n	80010c6 <ILI9341_WriteData+0x16>
    }
    //ILI9341_Unselect();
}
 80010f8:	bf00      	nop
 80010fa:	bf00      	nop
 80010fc:	3710      	adds	r7, #16
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40010c00 	.word	0x40010c00
 8001108:	200002c4 	.word	0x200002c4

0800110c <ILI9341_SetAddressWindow>:

static void ILI9341_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 800110c:	b590      	push	{r4, r7, lr}
 800110e:	b085      	sub	sp, #20
 8001110:	af00      	add	r7, sp, #0
 8001112:	4604      	mov	r4, r0
 8001114:	4608      	mov	r0, r1
 8001116:	4611      	mov	r1, r2
 8001118:	461a      	mov	r2, r3
 800111a:	4623      	mov	r3, r4
 800111c:	80fb      	strh	r3, [r7, #6]
 800111e:	4603      	mov	r3, r0
 8001120:	80bb      	strh	r3, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	807b      	strh	r3, [r7, #2]
 8001126:	4613      	mov	r3, r2
 8001128:	803b      	strh	r3, [r7, #0]
    // column address set
    ILI9341_WriteCommand(0x2A); // CASET
 800112a:	202a      	movs	r0, #42	@ 0x2a
 800112c:	f7ff ffa6 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8001130:	88fb      	ldrh	r3, [r7, #6]
 8001132:	0a1b      	lsrs	r3, r3, #8
 8001134:	b29b      	uxth	r3, r3
 8001136:	b2db      	uxtb	r3, r3
 8001138:	733b      	strb	r3, [r7, #12]
 800113a:	88fb      	ldrh	r3, [r7, #6]
 800113c:	b2db      	uxtb	r3, r3
 800113e:	737b      	strb	r3, [r7, #13]
 8001140:	887b      	ldrh	r3, [r7, #2]
 8001142:	0a1b      	lsrs	r3, r3, #8
 8001144:	b29b      	uxth	r3, r3
 8001146:	b2db      	uxtb	r3, r3
 8001148:	73bb      	strb	r3, [r7, #14]
 800114a:	887b      	ldrh	r3, [r7, #2]
 800114c:	b2db      	uxtb	r3, r3
 800114e:	73fb      	strb	r3, [r7, #15]
        ILI9341_WriteData(data, sizeof(data));
 8001150:	f107 030c 	add.w	r3, r7, #12
 8001154:	2104      	movs	r1, #4
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff ffaa 	bl	80010b0 <ILI9341_WriteData>
    }

    // row address set
    ILI9341_WriteCommand(0x2B); // RASET
 800115c:	202b      	movs	r0, #43	@ 0x2b
 800115e:	f7ff ff8d 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8001162:	88bb      	ldrh	r3, [r7, #4]
 8001164:	0a1b      	lsrs	r3, r3, #8
 8001166:	b29b      	uxth	r3, r3
 8001168:	b2db      	uxtb	r3, r3
 800116a:	723b      	strb	r3, [r7, #8]
 800116c:	88bb      	ldrh	r3, [r7, #4]
 800116e:	b2db      	uxtb	r3, r3
 8001170:	727b      	strb	r3, [r7, #9]
 8001172:	883b      	ldrh	r3, [r7, #0]
 8001174:	0a1b      	lsrs	r3, r3, #8
 8001176:	b29b      	uxth	r3, r3
 8001178:	b2db      	uxtb	r3, r3
 800117a:	72bb      	strb	r3, [r7, #10]
 800117c:	883b      	ldrh	r3, [r7, #0]
 800117e:	b2db      	uxtb	r3, r3
 8001180:	72fb      	strb	r3, [r7, #11]
        ILI9341_WriteData(data, sizeof(data));
 8001182:	f107 0308 	add.w	r3, r7, #8
 8001186:	2104      	movs	r1, #4
 8001188:	4618      	mov	r0, r3
 800118a:	f7ff ff91 	bl	80010b0 <ILI9341_WriteData>
    }

    // write to RAM
    ILI9341_WriteCommand(0x2C); // RAMWR
 800118e:	202c      	movs	r0, #44	@ 0x2c
 8001190:	f7ff ff74 	bl	800107c <ILI9341_WriteCommand>
}
 8001194:	bf00      	nop
 8001196:	3714      	adds	r7, #20
 8001198:	46bd      	mov	sp, r7
 800119a:	bd90      	pop	{r4, r7, pc}

0800119c <ILI9341_Init>:

void ILI9341_Init() {
 800119c:	b590      	push	{r4, r7, lr}
 800119e:	b09b      	sub	sp, #108	@ 0x6c
 80011a0:	af00      	add	r7, sp, #0
    ILI9341_Select();
 80011a2:	f7ff ff3f 	bl	8001024 <ILI9341_Select>
    ILI9341_Reset();
 80011a6:	f7ff ff55 	bl	8001054 <ILI9341_Reset>

    // command list is based on https://github.com/martnak/STM32-ILI9341

    // SOFTWARE RESET
    ILI9341_WriteCommand(0x01);
 80011aa:	2001      	movs	r0, #1
 80011ac:	f7ff ff66 	bl	800107c <ILI9341_WriteCommand>
    HAL_Delay(1000);
 80011b0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011b4:	f002 fbac 	bl	8003910 <HAL_Delay>

    // POWER CONTROL A
    ILI9341_WriteCommand(0xCB);
 80011b8:	20cb      	movs	r0, #203	@ 0xcb
 80011ba:	f7ff ff5f 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x39, 0x2C, 0x00, 0x34, 0x02 };
 80011be:	4a87      	ldr	r2, [pc, #540]	@ (80013dc <ILI9341_Init+0x240>)
 80011c0:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80011c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80011c8:	6018      	str	r0, [r3, #0]
 80011ca:	3304      	adds	r3, #4
 80011cc:	7019      	strb	r1, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 80011ce:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80011d2:	2105      	movs	r1, #5
 80011d4:	4618      	mov	r0, r3
 80011d6:	f7ff ff6b 	bl	80010b0 <ILI9341_WriteData>
    }


    // POWER CONTROL B
    ILI9341_WriteCommand(0xCF);
 80011da:	20cf      	movs	r0, #207	@ 0xcf
 80011dc:	f7ff ff4e 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0xC1, 0x30 };
 80011e0:	4a7f      	ldr	r2, [pc, #508]	@ (80013e0 <ILI9341_Init+0x244>)
 80011e2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80011e6:	6812      	ldr	r2, [r2, #0]
 80011e8:	4611      	mov	r1, r2
 80011ea:	8019      	strh	r1, [r3, #0]
 80011ec:	3302      	adds	r3, #2
 80011ee:	0c12      	lsrs	r2, r2, #16
 80011f0:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 80011f2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80011f6:	2103      	movs	r1, #3
 80011f8:	4618      	mov	r0, r3
 80011fa:	f7ff ff59 	bl	80010b0 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL A
    ILI9341_WriteCommand(0xE8);
 80011fe:	20e8      	movs	r0, #232	@ 0xe8
 8001200:	f7ff ff3c 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x85, 0x00, 0x78 };
 8001204:	4a77      	ldr	r2, [pc, #476]	@ (80013e4 <ILI9341_Init+0x248>)
 8001206:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800120a:	6812      	ldr	r2, [r2, #0]
 800120c:	4611      	mov	r1, r2
 800120e:	8019      	strh	r1, [r3, #0]
 8001210:	3302      	adds	r3, #2
 8001212:	0c12      	lsrs	r2, r2, #16
 8001214:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 8001216:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800121a:	2103      	movs	r1, #3
 800121c:	4618      	mov	r0, r3
 800121e:	f7ff ff47 	bl	80010b0 <ILI9341_WriteData>
    }

    // DRIVER TIMING CONTROL B
    ILI9341_WriteCommand(0xEA);
 8001222:	20ea      	movs	r0, #234	@ 0xea
 8001224:	f7ff ff2a 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x00 };
 8001228:	2300      	movs	r3, #0
 800122a:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54
        ILI9341_WriteData(data, sizeof(data));
 800122e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001232:	2102      	movs	r1, #2
 8001234:	4618      	mov	r0, r3
 8001236:	f7ff ff3b 	bl	80010b0 <ILI9341_WriteData>
    }

    // POWER ON SEQUENCE CONTROL
    ILI9341_WriteCommand(0xED);
 800123a:	20ed      	movs	r0, #237	@ 0xed
 800123c:	f7ff ff1e 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x64, 0x03, 0x12, 0x81 };
 8001240:	4b69      	ldr	r3, [pc, #420]	@ (80013e8 <ILI9341_Init+0x24c>)
 8001242:	653b      	str	r3, [r7, #80]	@ 0x50
        ILI9341_WriteData(data, sizeof(data));
 8001244:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001248:	2104      	movs	r1, #4
 800124a:	4618      	mov	r0, r3
 800124c:	f7ff ff30 	bl	80010b0 <ILI9341_WriteData>
    }

    // PUMP RATIO CONTROL
    ILI9341_WriteCommand(0xF7);
 8001250:	20f7      	movs	r0, #247	@ 0xf7
 8001252:	f7ff ff13 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x20 };
 8001256:	2320      	movs	r3, #32
 8001258:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
        ILI9341_WriteData(data, sizeof(data));
 800125c:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8001260:	2101      	movs	r1, #1
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff ff24 	bl	80010b0 <ILI9341_WriteData>
    }

    // POWER CONTROL,VRH[5:0]
    ILI9341_WriteCommand(0xC0);
 8001268:	20c0      	movs	r0, #192	@ 0xc0
 800126a:	f7ff ff07 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x23 };
 800126e:	2323      	movs	r3, #35	@ 0x23
 8001270:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
        ILI9341_WriteData(data, sizeof(data));
 8001274:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001278:	2101      	movs	r1, #1
 800127a:	4618      	mov	r0, r3
 800127c:	f7ff ff18 	bl	80010b0 <ILI9341_WriteData>
    }

    // POWER CONTROL,SAP[2:0];BT[3:0]
    ILI9341_WriteCommand(0xC1);
 8001280:	20c1      	movs	r0, #193	@ 0xc1
 8001282:	f7ff fefb 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x10 };
 8001286:	2310      	movs	r3, #16
 8001288:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
        ILI9341_WriteData(data, sizeof(data));
 800128c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001290:	2101      	movs	r1, #1
 8001292:	4618      	mov	r0, r3
 8001294:	f7ff ff0c 	bl	80010b0 <ILI9341_WriteData>
    }

    // VCM CONTROL
    ILI9341_WriteCommand(0xC5);
 8001298:	20c5      	movs	r0, #197	@ 0xc5
 800129a:	f7ff feef 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x3E, 0x28 };
 800129e:	f642 033e 	movw	r3, #10302	@ 0x283e
 80012a2:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
        ILI9341_WriteData(data, sizeof(data));
 80012a6:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80012aa:	2102      	movs	r1, #2
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff feff 	bl	80010b0 <ILI9341_WriteData>
    }

    // VCM CONTROL 2
    ILI9341_WriteCommand(0xC7);
 80012b2:	20c7      	movs	r0, #199	@ 0xc7
 80012b4:	f7ff fee2 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x86 };
 80012b8:	2386      	movs	r3, #134	@ 0x86
 80012ba:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
        ILI9341_WriteData(data, sizeof(data));
 80012be:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80012c2:	2101      	movs	r1, #1
 80012c4:	4618      	mov	r0, r3
 80012c6:	f7ff fef3 	bl	80010b0 <ILI9341_WriteData>
    }

    // MEMORY ACCESS CONTROL
    ILI9341_WriteCommand(0x36);
 80012ca:	2036      	movs	r0, #54	@ 0x36
 80012cc:	f7ff fed6 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x48 };
 80012d0:	2348      	movs	r3, #72	@ 0x48
 80012d2:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        ILI9341_WriteData(data, sizeof(data));
 80012d6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80012da:	2101      	movs	r1, #1
 80012dc:	4618      	mov	r0, r3
 80012de:	f7ff fee7 	bl	80010b0 <ILI9341_WriteData>
    }

    // PIXEL FORMAT
    ILI9341_WriteCommand(0x3A);
 80012e2:	203a      	movs	r0, #58	@ 0x3a
 80012e4:	f7ff feca 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x55 };
 80012e8:	2355      	movs	r3, #85	@ 0x55
 80012ea:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        ILI9341_WriteData(data, sizeof(data));
 80012ee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80012f2:	2101      	movs	r1, #1
 80012f4:	4618      	mov	r0, r3
 80012f6:	f7ff fedb 	bl	80010b0 <ILI9341_WriteData>
    }

    // FRAME RATIO CONTROL, STANDARD RGB COLOR
    ILI9341_WriteCommand(0xB1);
 80012fa:	20b1      	movs	r0, #177	@ 0xb1
 80012fc:	f7ff febe 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x18 };
 8001300:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001304:	863b      	strh	r3, [r7, #48]	@ 0x30
        ILI9341_WriteData(data, sizeof(data));
 8001306:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800130a:	2102      	movs	r1, #2
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fecf 	bl	80010b0 <ILI9341_WriteData>
    }

    // DISPLAY FUNCTION CONTROL
    ILI9341_WriteCommand(0xB6);
 8001312:	20b6      	movs	r0, #182	@ 0xb6
 8001314:	f7ff feb2 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x08, 0x82, 0x27 };
 8001318:	4a34      	ldr	r2, [pc, #208]	@ (80013ec <ILI9341_Init+0x250>)
 800131a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800131e:	6812      	ldr	r2, [r2, #0]
 8001320:	4611      	mov	r1, r2
 8001322:	8019      	strh	r1, [r3, #0]
 8001324:	3302      	adds	r3, #2
 8001326:	0c12      	lsrs	r2, r2, #16
 8001328:	701a      	strb	r2, [r3, #0]
        ILI9341_WriteData(data, sizeof(data));
 800132a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800132e:	2103      	movs	r1, #3
 8001330:	4618      	mov	r0, r3
 8001332:	f7ff febd 	bl	80010b0 <ILI9341_WriteData>
    }

    // 3GAMMA FUNCTION DISABLE
    ILI9341_WriteCommand(0xF2);
 8001336:	20f2      	movs	r0, #242	@ 0xf2
 8001338:	f7ff fea0 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00 };
 800133c:	2300      	movs	r3, #0
 800133e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        ILI9341_WriteData(data, sizeof(data));
 8001342:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001346:	2101      	movs	r1, #1
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff feb1 	bl	80010b0 <ILI9341_WriteData>
    }

    // GAMMA CURVE SELECTED
    ILI9341_WriteCommand(0x26);
 800134e:	2026      	movs	r0, #38	@ 0x26
 8001350:	f7ff fe94 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x01 };
 8001354:	2301      	movs	r3, #1
 8001356:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        ILI9341_WriteData(data, sizeof(data));
 800135a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800135e:	2101      	movs	r1, #1
 8001360:	4618      	mov	r0, r3
 8001362:	f7ff fea5 	bl	80010b0 <ILI9341_WriteData>
    }

    // POSITIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE0);
 8001366:	20e0      	movs	r0, #224	@ 0xe0
 8001368:	f7ff fe88 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x0F, 0x31, 0x2B, 0x0C, 0x0E, 0x08, 0x4E, 0xF1,
 800136c:	4b20      	ldr	r3, [pc, #128]	@ (80013f0 <ILI9341_Init+0x254>)
 800136e:	f107 0414 	add.w	r4, r7, #20
 8001372:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001374:	c407      	stmia	r4!, {r0, r1, r2}
 8001376:	8023      	strh	r3, [r4, #0]
 8001378:	3402      	adds	r4, #2
 800137a:	0c1b      	lsrs	r3, r3, #16
 800137c:	7023      	strb	r3, [r4, #0]
                           0x37, 0x07, 0x10, 0x03, 0x0E, 0x09, 0x00 };
        ILI9341_WriteData(data, sizeof(data));
 800137e:	f107 0314 	add.w	r3, r7, #20
 8001382:	210f      	movs	r1, #15
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff fe93 	bl	80010b0 <ILI9341_WriteData>
    }

    // NEGATIVE GAMMA CORRECTION
    ILI9341_WriteCommand(0xE1);
 800138a:	20e1      	movs	r0, #225	@ 0xe1
 800138c:	f7ff fe76 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { 0x00, 0x0E, 0x14, 0x03, 0x11, 0x07, 0x31, 0xC1,
 8001390:	4b18      	ldr	r3, [pc, #96]	@ (80013f4 <ILI9341_Init+0x258>)
 8001392:	1d3c      	adds	r4, r7, #4
 8001394:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001396:	c407      	stmia	r4!, {r0, r1, r2}
 8001398:	8023      	strh	r3, [r4, #0]
 800139a:	3402      	adds	r4, #2
 800139c:	0c1b      	lsrs	r3, r3, #16
 800139e:	7023      	strb	r3, [r4, #0]
                           0x48, 0x08, 0x0F, 0x0C, 0x31, 0x36, 0x0F };
        ILI9341_WriteData(data, sizeof(data));
 80013a0:	1d3b      	adds	r3, r7, #4
 80013a2:	210f      	movs	r1, #15
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff fe83 	bl	80010b0 <ILI9341_WriteData>
    }

    // EXIT SLEEP
    ILI9341_WriteCommand(0x11);
 80013aa:	2011      	movs	r0, #17
 80013ac:	f7ff fe66 	bl	800107c <ILI9341_WriteCommand>
    HAL_Delay(120);
 80013b0:	2078      	movs	r0, #120	@ 0x78
 80013b2:	f002 faad 	bl	8003910 <HAL_Delay>

    // TURN ON DISPLAY
    ILI9341_WriteCommand(0x29);
 80013b6:	2029      	movs	r0, #41	@ 0x29
 80013b8:	f7ff fe60 	bl	800107c <ILI9341_WriteCommand>

    // MADCTL
    ILI9341_WriteCommand(0x36);
 80013bc:	2036      	movs	r0, #54	@ 0x36
 80013be:	f7ff fe5d 	bl	800107c <ILI9341_WriteCommand>
    {
        uint8_t data[] = { ILI9341_ROTATION };
 80013c2:	2348      	movs	r3, #72	@ 0x48
 80013c4:	703b      	strb	r3, [r7, #0]
        ILI9341_WriteData(data, sizeof(data));
 80013c6:	463b      	mov	r3, r7
 80013c8:	2101      	movs	r1, #1
 80013ca:	4618      	mov	r0, r3
 80013cc:	f7ff fe70 	bl	80010b0 <ILI9341_WriteData>
    }

    ILI9341_Unselect();
 80013d0:	f7ff fe34 	bl	800103c <ILI9341_Unselect>
}
 80013d4:	bf00      	nop
 80013d6:	376c      	adds	r7, #108	@ 0x6c
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd90      	pop	{r4, r7, pc}
 80013dc:	08009c90 	.word	0x08009c90
 80013e0:	08009c98 	.word	0x08009c98
 80013e4:	08009c9c 	.word	0x08009c9c
 80013e8:	81120364 	.word	0x81120364
 80013ec:	08009ca0 	.word	0x08009ca0
 80013f0:	08009ca4 	.word	0x08009ca4
 80013f4:	08009cb4 	.word	0x08009cb4

080013f8 <ILI9341_WriteChar>:
    ILI9341_WriteData(data, sizeof(data));

    ILI9341_Unselect();
}

static void ILI9341_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 80013f8:	b082      	sub	sp, #8
 80013fa:	b580      	push	{r7, lr}
 80013fc:	b088      	sub	sp, #32
 80013fe:	af00      	add	r7, sp, #0
 8001400:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001402:	4603      	mov	r3, r0
 8001404:	80fb      	strh	r3, [r7, #6]
 8001406:	460b      	mov	r3, r1
 8001408:	80bb      	strh	r3, [r7, #4]
 800140a:	4613      	mov	r3, r2
 800140c:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ILI9341_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800140e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001412:	461a      	mov	r2, r3
 8001414:	88fb      	ldrh	r3, [r7, #6]
 8001416:	4413      	add	r3, r2
 8001418:	b29b      	uxth	r3, r3
 800141a:	3b01      	subs	r3, #1
 800141c:	b29a      	uxth	r2, r3
 800141e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001422:	4619      	mov	r1, r3
 8001424:	88bb      	ldrh	r3, [r7, #4]
 8001426:	440b      	add	r3, r1
 8001428:	b29b      	uxth	r3, r3
 800142a:	3b01      	subs	r3, #1
 800142c:	b29b      	uxth	r3, r3
 800142e:	88b9      	ldrh	r1, [r7, #4]
 8001430:	88f8      	ldrh	r0, [r7, #6]
 8001432:	f7ff fe6b 	bl	800110c <ILI9341_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 8001436:	2300      	movs	r3, #0
 8001438:	61fb      	str	r3, [r7, #28]
 800143a:	e041      	b.n	80014c0 <ILI9341_WriteChar+0xc8>
        b = font.data[(ch - 32) * font.height + i];
 800143c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800143e:	78fb      	ldrb	r3, [r7, #3]
 8001440:	3b20      	subs	r3, #32
 8001442:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 8001446:	fb01 f303 	mul.w	r3, r1, r3
 800144a:	4619      	mov	r1, r3
 800144c:	69fb      	ldr	r3, [r7, #28]
 800144e:	440b      	add	r3, r1
 8001450:	005b      	lsls	r3, r3, #1
 8001452:	4413      	add	r3, r2
 8001454:	881b      	ldrh	r3, [r3, #0]
 8001456:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 8001458:	2300      	movs	r3, #0
 800145a:	61bb      	str	r3, [r7, #24]
 800145c:	e027      	b.n	80014ae <ILI9341_WriteChar+0xb6>
            if((b << j) & 0x8000)  {
 800145e:	697a      	ldr	r2, [r7, #20]
 8001460:	69bb      	ldr	r3, [r7, #24]
 8001462:	fa02 f303 	lsl.w	r3, r2, r3
 8001466:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800146a:	2b00      	cmp	r3, #0
 800146c:	d00e      	beq.n	800148c <ILI9341_WriteChar+0x94>
                uint8_t data[] = { color >> 8, color & 0xFF };
 800146e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001470:	0a1b      	lsrs	r3, r3, #8
 8001472:	b29b      	uxth	r3, r3
 8001474:	b2db      	uxtb	r3, r3
 8001476:	743b      	strb	r3, [r7, #16]
 8001478:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800147a:	b2db      	uxtb	r3, r3
 800147c:	747b      	strb	r3, [r7, #17]
                ILI9341_WriteData(data, sizeof(data));
 800147e:	f107 0310 	add.w	r3, r7, #16
 8001482:	2102      	movs	r1, #2
 8001484:	4618      	mov	r0, r3
 8001486:	f7ff fe13 	bl	80010b0 <ILI9341_WriteData>
 800148a:	e00d      	b.n	80014a8 <ILI9341_WriteChar+0xb0>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 800148c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800148e:	0a1b      	lsrs	r3, r3, #8
 8001490:	b29b      	uxth	r3, r3
 8001492:	b2db      	uxtb	r3, r3
 8001494:	733b      	strb	r3, [r7, #12]
 8001496:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001498:	b2db      	uxtb	r3, r3
 800149a:	737b      	strb	r3, [r7, #13]
                ILI9341_WriteData(data, sizeof(data));
 800149c:	f107 030c 	add.w	r3, r7, #12
 80014a0:	2102      	movs	r1, #2
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff fe04 	bl	80010b0 <ILI9341_WriteData>
        for(j = 0; j < font.width; j++) {
 80014a8:	69bb      	ldr	r3, [r7, #24]
 80014aa:	3301      	adds	r3, #1
 80014ac:	61bb      	str	r3, [r7, #24]
 80014ae:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80014b2:	461a      	mov	r2, r3
 80014b4:	69bb      	ldr	r3, [r7, #24]
 80014b6:	4293      	cmp	r3, r2
 80014b8:	d3d1      	bcc.n	800145e <ILI9341_WriteChar+0x66>
    for(i = 0; i < font.height; i++) {
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3301      	adds	r3, #1
 80014be:	61fb      	str	r3, [r7, #28]
 80014c0:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80014c4:	461a      	mov	r2, r3
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d3b7      	bcc.n	800143c <ILI9341_WriteChar+0x44>
            }
        }
    }
}
 80014cc:	bf00      	nop
 80014ce:	bf00      	nop
 80014d0:	3720      	adds	r7, #32
 80014d2:	46bd      	mov	sp, r7
 80014d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80014d8:	b002      	add	sp, #8
 80014da:	4770      	bx	lr

080014dc <ILI9341_WriteString>:

void ILI9341_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80014dc:	b082      	sub	sp, #8
 80014de:	b580      	push	{r7, lr}
 80014e0:	b086      	sub	sp, #24
 80014e2:	af04      	add	r7, sp, #16
 80014e4:	603a      	str	r2, [r7, #0]
 80014e6:	617b      	str	r3, [r7, #20]
 80014e8:	4603      	mov	r3, r0
 80014ea:	80fb      	strh	r3, [r7, #6]
 80014ec:	460b      	mov	r3, r1
 80014ee:	80bb      	strh	r3, [r7, #4]
    ILI9341_Select();
 80014f0:	f7ff fd98 	bl	8001024 <ILI9341_Select>

    while(*str) {
 80014f4:	e033      	b.n	800155e <ILI9341_WriteString+0x82>
        if(x + font.width >= LCD_WIDTH) {
 80014f6:	88fb      	ldrh	r3, [r7, #6]
 80014f8:	7d3a      	ldrb	r2, [r7, #20]
 80014fa:	4413      	add	r3, r2
 80014fc:	4a1f      	ldr	r2, [pc, #124]	@ (800157c <ILI9341_WriteString+0xa0>)
 80014fe:	8812      	ldrh	r2, [r2, #0]
 8001500:	b292      	uxth	r2, r2
 8001502:	4293      	cmp	r3, r2
 8001504:	db16      	blt.n	8001534 <ILI9341_WriteString+0x58>
            x = 0;
 8001506:	2300      	movs	r3, #0
 8001508:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 800150a:	7d7b      	ldrb	r3, [r7, #21]
 800150c:	461a      	mov	r2, r3
 800150e:	88bb      	ldrh	r3, [r7, #4]
 8001510:	4413      	add	r3, r2
 8001512:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= LCD_HEIGHT) {
 8001514:	88bb      	ldrh	r3, [r7, #4]
 8001516:	7d7a      	ldrb	r2, [r7, #21]
 8001518:	4413      	add	r3, r2
 800151a:	4a19      	ldr	r2, [pc, #100]	@ (8001580 <ILI9341_WriteString+0xa4>)
 800151c:	8812      	ldrh	r2, [r2, #0]
 800151e:	b292      	uxth	r2, r2
 8001520:	4293      	cmp	r3, r2
 8001522:	da21      	bge.n	8001568 <ILI9341_WriteString+0x8c>
                break;
            }

            if(*str == ' ') {
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b20      	cmp	r3, #32
 800152a:	d103      	bne.n	8001534 <ILI9341_WriteString+0x58>
                // skip spaces in the beginning of the new line
                str++;
 800152c:	683b      	ldr	r3, [r7, #0]
 800152e:	3301      	adds	r3, #1
 8001530:	603b      	str	r3, [r7, #0]
                continue;
 8001532:	e014      	b.n	800155e <ILI9341_WriteString+0x82>
            }
        }

        ILI9341_WriteChar(x, y, *str, font, color, bgcolor);
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	781a      	ldrb	r2, [r3, #0]
 8001538:	88b9      	ldrh	r1, [r7, #4]
 800153a:	88f8      	ldrh	r0, [r7, #6]
 800153c:	8c3b      	ldrh	r3, [r7, #32]
 800153e:	9302      	str	r3, [sp, #8]
 8001540:	8bbb      	ldrh	r3, [r7, #28]
 8001542:	9301      	str	r3, [sp, #4]
 8001544:	69bb      	ldr	r3, [r7, #24]
 8001546:	9300      	str	r3, [sp, #0]
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	f7ff ff55 	bl	80013f8 <ILI9341_WriteChar>
        x += font.width;
 800154e:	7d3b      	ldrb	r3, [r7, #20]
 8001550:	461a      	mov	r2, r3
 8001552:	88fb      	ldrh	r3, [r7, #6]
 8001554:	4413      	add	r3, r2
 8001556:	80fb      	strh	r3, [r7, #6]
        str++;
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	3301      	adds	r3, #1
 800155c:	603b      	str	r3, [r7, #0]
    while(*str) {
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	781b      	ldrb	r3, [r3, #0]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d1c7      	bne.n	80014f6 <ILI9341_WriteString+0x1a>
 8001566:	e000      	b.n	800156a <ILI9341_WriteString+0x8e>
                break;
 8001568:	bf00      	nop
    }

    ILI9341_Unselect();
 800156a:	f7ff fd67 	bl	800103c <ILI9341_Unselect>
}
 800156e:	bf00      	nop
 8001570:	3708      	adds	r7, #8
 8001572:	46bd      	mov	sp, r7
 8001574:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001578:	b002      	add	sp, #8
 800157a:	4770      	bx	lr
 800157c:	20000002 	.word	0x20000002
 8001580:	20000000 	.word	0x20000000

08001584 <ILI9341_FillRectangle>:

void ILI9341_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8001584:	b590      	push	{r4, r7, lr}
 8001586:	b085      	sub	sp, #20
 8001588:	af00      	add	r7, sp, #0
 800158a:	4604      	mov	r4, r0
 800158c:	4608      	mov	r0, r1
 800158e:	4611      	mov	r1, r2
 8001590:	461a      	mov	r2, r3
 8001592:	4623      	mov	r3, r4
 8001594:	80fb      	strh	r3, [r7, #6]
 8001596:	4603      	mov	r3, r0
 8001598:	80bb      	strh	r3, [r7, #4]
 800159a:	460b      	mov	r3, r1
 800159c:	807b      	strh	r3, [r7, #2]
 800159e:	4613      	mov	r3, r2
 80015a0:	803b      	strh	r3, [r7, #0]
    // clipping
    /*if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
    if((x + w - 1) >= LCD_WIDTH) w = LCD_WIDTH - x;
    if((y + h - 1) >= LCD_HEIGHT) h = LCD_HEIGHT - y;*/

    ILI9341_Select();
 80015a2:	f7ff fd3f 	bl	8001024 <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 80015a6:	88fa      	ldrh	r2, [r7, #6]
 80015a8:	887b      	ldrh	r3, [r7, #2]
 80015aa:	4413      	add	r3, r2
 80015ac:	b29b      	uxth	r3, r3
 80015ae:	3b01      	subs	r3, #1
 80015b0:	b29c      	uxth	r4, r3
 80015b2:	88ba      	ldrh	r2, [r7, #4]
 80015b4:	883b      	ldrh	r3, [r7, #0]
 80015b6:	4413      	add	r3, r2
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	3b01      	subs	r3, #1
 80015bc:	b29b      	uxth	r3, r3
 80015be:	88b9      	ldrh	r1, [r7, #4]
 80015c0:	88f8      	ldrh	r0, [r7, #6]
 80015c2:	4622      	mov	r2, r4
 80015c4:	f7ff fda2 	bl	800110c <ILI9341_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80015c8:	8c3b      	ldrh	r3, [r7, #32]
 80015ca:	0a1b      	lsrs	r3, r3, #8
 80015cc:	b29b      	uxth	r3, r3
 80015ce:	b2db      	uxtb	r3, r3
 80015d0:	733b      	strb	r3, [r7, #12]
 80015d2:	8c3b      	ldrh	r3, [r7, #32]
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 80015d8:	2201      	movs	r2, #1
 80015da:	2101      	movs	r1, #1
 80015dc:	4811      	ldr	r0, [pc, #68]	@ (8001624 <ILI9341_FillRectangle+0xa0>)
 80015de:	f002 fe78 	bl	80042d2 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 80015e2:	883b      	ldrh	r3, [r7, #0]
 80015e4:	80bb      	strh	r3, [r7, #4]
 80015e6:	e013      	b.n	8001610 <ILI9341_FillRectangle+0x8c>
        for(x = w; x > 0; x--) {
 80015e8:	887b      	ldrh	r3, [r7, #2]
 80015ea:	80fb      	strh	r3, [r7, #6]
 80015ec:	e00a      	b.n	8001604 <ILI9341_FillRectangle+0x80>
            HAL_SPI_Transmit(&hspi1, data, sizeof(data), HAL_MAX_DELAY);
 80015ee:	f107 010c 	add.w	r1, r7, #12
 80015f2:	f04f 33ff 	mov.w	r3, #4294967295
 80015f6:	2202      	movs	r2, #2
 80015f8:	480b      	ldr	r0, [pc, #44]	@ (8001628 <ILI9341_FillRectangle+0xa4>)
 80015fa:	f004 f813 	bl	8005624 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 80015fe:	88fb      	ldrh	r3, [r7, #6]
 8001600:	3b01      	subs	r3, #1
 8001602:	80fb      	strh	r3, [r7, #6]
 8001604:	88fb      	ldrh	r3, [r7, #6]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d1f1      	bne.n	80015ee <ILI9341_FillRectangle+0x6a>
    for(y = h; y > 0; y--) {
 800160a:	88bb      	ldrh	r3, [r7, #4]
 800160c:	3b01      	subs	r3, #1
 800160e:	80bb      	strh	r3, [r7, #4]
 8001610:	88bb      	ldrh	r3, [r7, #4]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d1e8      	bne.n	80015e8 <ILI9341_FillRectangle+0x64>
        }
    }

    ILI9341_Unselect();
 8001616:	f7ff fd11 	bl	800103c <ILI9341_Unselect>
}
 800161a:	bf00      	nop
 800161c:	3714      	adds	r7, #20
 800161e:	46bd      	mov	sp, r7
 8001620:	bd90      	pop	{r4, r7, pc}
 8001622:	bf00      	nop
 8001624:	40010c00 	.word	0x40010c00
 8001628:	200002c4 	.word	0x200002c4

0800162c <ILI9341_FillScreen>:

void ILI9341_FillScreen(uint16_t color) {
 800162c:	b580      	push	{r7, lr}
 800162e:	b084      	sub	sp, #16
 8001630:	af02      	add	r7, sp, #8
 8001632:	4603      	mov	r3, r0
 8001634:	80fb      	strh	r3, [r7, #6]
    ILI9341_FillRectangle(0, 0, LCD_WIDTH, LCD_HEIGHT, color);
 8001636:	4b08      	ldr	r3, [pc, #32]	@ (8001658 <ILI9341_FillScreen+0x2c>)
 8001638:	881b      	ldrh	r3, [r3, #0]
 800163a:	b29a      	uxth	r2, r3
 800163c:	4b07      	ldr	r3, [pc, #28]	@ (800165c <ILI9341_FillScreen+0x30>)
 800163e:	881b      	ldrh	r3, [r3, #0]
 8001640:	b299      	uxth	r1, r3
 8001642:	88fb      	ldrh	r3, [r7, #6]
 8001644:	9300      	str	r3, [sp, #0]
 8001646:	460b      	mov	r3, r1
 8001648:	2100      	movs	r1, #0
 800164a:	2000      	movs	r0, #0
 800164c:	f7ff ff9a 	bl	8001584 <ILI9341_FillRectangle>
}
 8001650:	bf00      	nop
 8001652:	3708      	adds	r7, #8
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	20000002 	.word	0x20000002
 800165c:	20000000 	.word	0x20000000

08001660 <ILI9341_DrawImage>:

void ILI9341_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 8001660:	b590      	push	{r4, r7, lr}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	4604      	mov	r4, r0
 8001668:	4608      	mov	r0, r1
 800166a:	4611      	mov	r1, r2
 800166c:	461a      	mov	r2, r3
 800166e:	4623      	mov	r3, r4
 8001670:	80fb      	strh	r3, [r7, #6]
 8001672:	4603      	mov	r3, r0
 8001674:	80bb      	strh	r3, [r7, #4]
 8001676:	460b      	mov	r3, r1
 8001678:	807b      	strh	r3, [r7, #2]
 800167a:	4613      	mov	r3, r2
 800167c:	803b      	strh	r3, [r7, #0]
    if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 800167e:	4b21      	ldr	r3, [pc, #132]	@ (8001704 <ILI9341_DrawImage+0xa4>)
 8001680:	881b      	ldrh	r3, [r3, #0]
 8001682:	b29b      	uxth	r3, r3
 8001684:	88fa      	ldrh	r2, [r7, #6]
 8001686:	429a      	cmp	r2, r3
 8001688:	d234      	bcs.n	80016f4 <ILI9341_DrawImage+0x94>
 800168a:	4b1f      	ldr	r3, [pc, #124]	@ (8001708 <ILI9341_DrawImage+0xa8>)
 800168c:	881b      	ldrh	r3, [r3, #0]
 800168e:	b29b      	uxth	r3, r3
 8001690:	88ba      	ldrh	r2, [r7, #4]
 8001692:	429a      	cmp	r2, r3
 8001694:	d22e      	bcs.n	80016f4 <ILI9341_DrawImage+0x94>
    if((x + w - 1) >= LCD_WIDTH) return;
 8001696:	88fa      	ldrh	r2, [r7, #6]
 8001698:	887b      	ldrh	r3, [r7, #2]
 800169a:	4413      	add	r3, r2
 800169c:	4a19      	ldr	r2, [pc, #100]	@ (8001704 <ILI9341_DrawImage+0xa4>)
 800169e:	8812      	ldrh	r2, [r2, #0]
 80016a0:	b292      	uxth	r2, r2
 80016a2:	4293      	cmp	r3, r2
 80016a4:	dc28      	bgt.n	80016f8 <ILI9341_DrawImage+0x98>
    if((y + h - 1) >= LCD_HEIGHT) return;
 80016a6:	88ba      	ldrh	r2, [r7, #4]
 80016a8:	883b      	ldrh	r3, [r7, #0]
 80016aa:	4413      	add	r3, r2
 80016ac:	4a16      	ldr	r2, [pc, #88]	@ (8001708 <ILI9341_DrawImage+0xa8>)
 80016ae:	8812      	ldrh	r2, [r2, #0]
 80016b0:	b292      	uxth	r2, r2
 80016b2:	4293      	cmp	r3, r2
 80016b4:	dc22      	bgt.n	80016fc <ILI9341_DrawImage+0x9c>

    ILI9341_Select();
 80016b6:	f7ff fcb5 	bl	8001024 <ILI9341_Select>
    ILI9341_SetAddressWindow(x, y, x+w-1, y+h-1);
 80016ba:	88fa      	ldrh	r2, [r7, #6]
 80016bc:	887b      	ldrh	r3, [r7, #2]
 80016be:	4413      	add	r3, r2
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	3b01      	subs	r3, #1
 80016c4:	b29c      	uxth	r4, r3
 80016c6:	88ba      	ldrh	r2, [r7, #4]
 80016c8:	883b      	ldrh	r3, [r7, #0]
 80016ca:	4413      	add	r3, r2
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	3b01      	subs	r3, #1
 80016d0:	b29b      	uxth	r3, r3
 80016d2:	88b9      	ldrh	r1, [r7, #4]
 80016d4:	88f8      	ldrh	r0, [r7, #6]
 80016d6:	4622      	mov	r2, r4
 80016d8:	f7ff fd18 	bl	800110c <ILI9341_SetAddressWindow>
    ILI9341_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 80016dc:	887b      	ldrh	r3, [r7, #2]
 80016de:	883a      	ldrh	r2, [r7, #0]
 80016e0:	fb02 f303 	mul.w	r3, r2, r3
 80016e4:	005b      	lsls	r3, r3, #1
 80016e6:	4619      	mov	r1, r3
 80016e8:	69b8      	ldr	r0, [r7, #24]
 80016ea:	f7ff fce1 	bl	80010b0 <ILI9341_WriteData>
    ILI9341_Unselect();
 80016ee:	f7ff fca5 	bl	800103c <ILI9341_Unselect>
 80016f2:	e004      	b.n	80016fe <ILI9341_DrawImage+0x9e>
    if((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) return;
 80016f4:	bf00      	nop
 80016f6:	e002      	b.n	80016fe <ILI9341_DrawImage+0x9e>
    if((x + w - 1) >= LCD_WIDTH) return;
 80016f8:	bf00      	nop
 80016fa:	e000      	b.n	80016fe <ILI9341_DrawImage+0x9e>
    if((y + h - 1) >= LCD_HEIGHT) return;
 80016fc:	bf00      	nop
}
 80016fe:	370c      	adds	r7, #12
 8001700:	46bd      	mov	sp, r7
 8001702:	bd90      	pop	{r4, r7, pc}
 8001704:	20000002 	.word	0x20000002
 8001708:	20000000 	.word	0x20000000

0800170c <microDelay>:
uint8_t values[MAX_TOKENS];        // Mng lu gi tr float t cc token
int state = 0; // 0: mn hnh chnh, 1: Hue, 2: Ho Chi Minh, 3: Nhiet do va do am
int isTitleDisplayed = 0; // C  kim tra nu Title  hin th

void microDelay(uint16_t t)
{
 800170c:	b480      	push	{r7}
 800170e:	b083      	sub	sp, #12
 8001710:	af00      	add	r7, sp, #0
 8001712:	4603      	mov	r3, r0
 8001714:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 8001716:	4b08      	ldr	r3, [pc, #32]	@ (8001738 <microDelay+0x2c>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	2200      	movs	r2, #0
 800171c:	625a      	str	r2, [r3, #36]	@ 0x24
	while(__HAL_TIM_GET_COUNTER(&htim1) < t);
 800171e:	bf00      	nop
 8001720:	4b05      	ldr	r3, [pc, #20]	@ (8001738 <microDelay+0x2c>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001726:	88fb      	ldrh	r3, [r7, #6]
 8001728:	429a      	cmp	r2, r3
 800172a:	d3f9      	bcc.n	8001720 <microDelay+0x14>
}
 800172c:	bf00      	nop
 800172e:	bf00      	nop
 8001730:	370c      	adds	r7, #12
 8001732:	46bd      	mov	sp, r7
 8001734:	bc80      	pop	{r7}
 8001736:	4770      	bx	lr
 8001738:	200003b8 	.word	0x200003b8

0800173c <DHT11_Start>:

uint8_t DHT11_Start()
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af00      	add	r7, sp, #0
	uint8_t Response = 0;
 8001742:	2300      	movs	r3, #0
 8001744:	75fb      	strb	r3, [r7, #23]
	GPIO_InitTypeDef GPIO_InitStructPrivate = {0};
 8001746:	1d3b      	adds	r3, r7, #4
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	605a      	str	r2, [r3, #4]
 800174e:	609a      	str	r2, [r3, #8]
 8001750:	60da      	str	r2, [r3, #12]
	GPIO_InitStructPrivate.Pin = DHT11_PIN;
 8001752:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001756:	607b      	str	r3, [r7, #4]
	GPIO_InitStructPrivate.Mode = GPIO_MODE_OUTPUT_PP;
 8001758:	2301      	movs	r3, #1
 800175a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Speed = GPIO_SPEED_FREQ_LOW;
 800175c:	2302      	movs	r3, #2
 800175e:	613b      	str	r3, [r7, #16]
	GPIO_InitStructPrivate.Pull = GPIO_NOPULL;
 8001760:	2300      	movs	r3, #0
 8001762:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate);
 8001764:	1d3b      	adds	r3, r7, #4
 8001766:	4619      	mov	r1, r3
 8001768:	482c      	ldr	r0, [pc, #176]	@ (800181c <DHT11_Start+0xe0>)
 800176a:	f002 fc17 	bl	8003f9c <HAL_GPIO_Init>
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, 0); // yeu cau data tu sensor
 800176e:	2200      	movs	r2, #0
 8001770:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001774:	4829      	ldr	r0, [pc, #164]	@ (800181c <DHT11_Start+0xe0>)
 8001776:	f002 fdac 	bl	80042d2 <HAL_GPIO_WritePin>
	HAL_Delay(20);// cho 20ms
 800177a:	2014      	movs	r0, #20
 800177c:	f002 f8c8 	bl	8003910 <HAL_Delay>
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, 1); // micro gui tin hieu yeu cau
 8001780:	2201      	movs	r2, #1
 8001782:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001786:	4825      	ldr	r0, [pc, #148]	@ (800181c <DHT11_Start+0xe0>)
 8001788:	f002 fda3 	bl	80042d2 <HAL_GPIO_WritePin>
	microDelay(30); // delay 30us
 800178c:	201e      	movs	r0, #30
 800178e:	f7ff ffbd 	bl	800170c <microDelay>
	GPIO_InitStructPrivate.Mode = GPIO_MODE_INPUT;
 8001792:	2300      	movs	r3, #0
 8001794:	60bb      	str	r3, [r7, #8]
	GPIO_InitStructPrivate.Pull = GPIO_PULLUP;
 8001796:	2301      	movs	r3, #1
 8001798:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStructPrivate); // set the pin as input
 800179a:	1d3b      	adds	r3, r7, #4
 800179c:	4619      	mov	r1, r3
 800179e:	481f      	ldr	r0, [pc, #124]	@ (800181c <DHT11_Start+0xe0>)
 80017a0:	f002 fbfc 	bl	8003f9c <HAL_GPIO_Init>
	microDelay(40);
 80017a4:	2028      	movs	r0, #40	@ 0x28
 80017a6:	f7ff ffb1 	bl	800170c <microDelay>
	if(!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)))
 80017aa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017ae:	481b      	ldr	r0, [pc, #108]	@ (800181c <DHT11_Start+0xe0>)
 80017b0:	f002 fd78 	bl	80042a4 <HAL_GPIO_ReadPin>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d10c      	bne.n	80017d4 <DHT11_Start+0x98>
	{
		microDelay(80);
 80017ba:	2050      	movs	r0, #80	@ 0x50
 80017bc:	f7ff ffa6 	bl	800170c <microDelay>
		if(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 80017c0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017c4:	4815      	ldr	r0, [pc, #84]	@ (800181c <DHT11_Start+0xe0>)
 80017c6:	f002 fd6d 	bl	80042a4 <HAL_GPIO_ReadPin>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d001      	beq.n	80017d4 <DHT11_Start+0x98>
			Response = 1;
 80017d0:	2301      	movs	r3, #1
 80017d2:	75fb      	strb	r3, [r7, #23]
	}
	pMilis = HAL_GetTick();
 80017d4:	f002 f892 	bl	80038fc <HAL_GetTick>
 80017d8:	4603      	mov	r3, r0
 80017da:	4a11      	ldr	r2, [pc, #68]	@ (8001820 <DHT11_Start+0xe4>)
 80017dc:	6013      	str	r3, [r2, #0]
	cMillis = HAL_GetTick();
 80017de:	f002 f88d 	bl	80038fc <HAL_GetTick>
 80017e2:	4603      	mov	r3, r0
 80017e4:	4a0f      	ldr	r2, [pc, #60]	@ (8001824 <DHT11_Start+0xe8>)
 80017e6:	6013      	str	r3, [r2, #0]
	while((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && pMilis + 2 > cMillis)
 80017e8:	e004      	b.n	80017f4 <DHT11_Start+0xb8>
	{
		cMillis = HAL_GetTick();
 80017ea:	f002 f887 	bl	80038fc <HAL_GetTick>
 80017ee:	4603      	mov	r3, r0
 80017f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001824 <DHT11_Start+0xe8>)
 80017f2:	6013      	str	r3, [r2, #0]
	while((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && pMilis + 2 > cMillis)
 80017f4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80017f8:	4808      	ldr	r0, [pc, #32]	@ (800181c <DHT11_Start+0xe0>)
 80017fa:	f002 fd53 	bl	80042a4 <HAL_GPIO_ReadPin>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d006      	beq.n	8001812 <DHT11_Start+0xd6>
 8001804:	4b06      	ldr	r3, [pc, #24]	@ (8001820 <DHT11_Start+0xe4>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	1c9a      	adds	r2, r3, #2
 800180a:	4b06      	ldr	r3, [pc, #24]	@ (8001824 <DHT11_Start+0xe8>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	429a      	cmp	r2, r3
 8001810:	d8eb      	bhi.n	80017ea <DHT11_Start+0xae>
	}
	return Response;
 8001812:	7dfb      	ldrb	r3, [r7, #23]
}
 8001814:	4618      	mov	r0, r3
 8001816:	3718      	adds	r7, #24
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	40010c00 	.word	0x40010c00
 8001820:	20000450 	.word	0x20000450
 8001824:	20000454 	.word	0x20000454

08001828 <DHT11_Read>:

uint8_t DHT11_Read()
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0
	uint8_t a, b = 0;
 800182e:	2300      	movs	r3, #0
 8001830:	71bb      	strb	r3, [r7, #6]
	for(a = 0;a < 8 ;a++)
 8001832:	2300      	movs	r3, #0
 8001834:	71fb      	strb	r3, [r7, #7]
 8001836:	e066      	b.n	8001906 <DHT11_Read+0xde>
	{
		pMilis = HAL_GetTick();
 8001838:	f002 f860 	bl	80038fc <HAL_GetTick>
 800183c:	4603      	mov	r3, r0
 800183e:	4a36      	ldr	r2, [pc, #216]	@ (8001918 <DHT11_Read+0xf0>)
 8001840:	6013      	str	r3, [r2, #0]
		cMillis = HAL_GetTick();
 8001842:	f002 f85b 	bl	80038fc <HAL_GetTick>
 8001846:	4603      	mov	r3, r0
 8001848:	4a34      	ldr	r2, [pc, #208]	@ (800191c <DHT11_Read+0xf4>)
 800184a:	6013      	str	r3, [r2, #0]
		while(!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && (pMilis + 2 > cMillis))
 800184c:	e004      	b.n	8001858 <DHT11_Read+0x30>
		{
			//wait pin high
			cMillis = HAL_GetTick();
 800184e:	f002 f855 	bl	80038fc <HAL_GetTick>
 8001852:	4603      	mov	r3, r0
 8001854:	4a31      	ldr	r2, [pc, #196]	@ (800191c <DHT11_Read+0xf4>)
 8001856:	6013      	str	r3, [r2, #0]
		while(!(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && (pMilis + 2 > cMillis))
 8001858:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800185c:	4830      	ldr	r0, [pc, #192]	@ (8001920 <DHT11_Read+0xf8>)
 800185e:	f002 fd21 	bl	80042a4 <HAL_GPIO_ReadPin>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d106      	bne.n	8001876 <DHT11_Read+0x4e>
 8001868:	4b2b      	ldr	r3, [pc, #172]	@ (8001918 <DHT11_Read+0xf0>)
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	1c9a      	adds	r2, r3, #2
 800186e:	4b2b      	ldr	r3, [pc, #172]	@ (800191c <DHT11_Read+0xf4>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	429a      	cmp	r2, r3
 8001874:	d8eb      	bhi.n	800184e <DHT11_Read+0x26>
		}
		microDelay(40);
 8001876:	2028      	movs	r0, #40	@ 0x28
 8001878:	f7ff ff48 	bl	800170c <microDelay>
		if(!HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN))
 800187c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001880:	4827      	ldr	r0, [pc, #156]	@ (8001920 <DHT11_Read+0xf8>)
 8001882:	f002 fd0f 	bl	80042a4 <HAL_GPIO_ReadPin>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d10e      	bne.n	80018aa <DHT11_Read+0x82>
			b &= ~(1 << (7 - a));
 800188c:	79fb      	ldrb	r3, [r7, #7]
 800188e:	f1c3 0307 	rsb	r3, r3, #7
 8001892:	2201      	movs	r2, #1
 8001894:	fa02 f303 	lsl.w	r3, r2, r3
 8001898:	b25b      	sxtb	r3, r3
 800189a:	43db      	mvns	r3, r3
 800189c:	b25a      	sxtb	r2, r3
 800189e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80018a2:	4013      	ands	r3, r2
 80018a4:	b25b      	sxtb	r3, r3
 80018a6:	71bb      	strb	r3, [r7, #6]
 80018a8:	e00b      	b.n	80018c2 <DHT11_Read+0x9a>
		else
			b |= (1 << (7 - a));
 80018aa:	79fb      	ldrb	r3, [r7, #7]
 80018ac:	f1c3 0307 	rsb	r3, r3, #7
 80018b0:	2201      	movs	r2, #1
 80018b2:	fa02 f303 	lsl.w	r3, r2, r3
 80018b6:	b25a      	sxtb	r2, r3
 80018b8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80018bc:	4313      	orrs	r3, r2
 80018be:	b25b      	sxtb	r3, r3
 80018c0:	71bb      	strb	r3, [r7, #6]
		pMilis = HAL_GetTick();
 80018c2:	f002 f81b 	bl	80038fc <HAL_GetTick>
 80018c6:	4603      	mov	r3, r0
 80018c8:	4a13      	ldr	r2, [pc, #76]	@ (8001918 <DHT11_Read+0xf0>)
 80018ca:	6013      	str	r3, [r2, #0]
		cMillis = HAL_GetTick();
 80018cc:	f002 f816 	bl	80038fc <HAL_GetTick>
 80018d0:	4603      	mov	r3, r0
 80018d2:	4a12      	ldr	r2, [pc, #72]	@ (800191c <DHT11_Read+0xf4>)
 80018d4:	6013      	str	r3, [r2, #0]
		while((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && pMilis + 2 > cMillis)
 80018d6:	e004      	b.n	80018e2 <DHT11_Read+0xba>
		{
			//wait pin high
			cMillis = HAL_GetTick();
 80018d8:	f002 f810 	bl	80038fc <HAL_GetTick>
 80018dc:	4603      	mov	r3, r0
 80018de:	4a0f      	ldr	r2, [pc, #60]	@ (800191c <DHT11_Read+0xf4>)
 80018e0:	6013      	str	r3, [r2, #0]
		while((HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN)) && pMilis + 2 > cMillis)
 80018e2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80018e6:	480e      	ldr	r0, [pc, #56]	@ (8001920 <DHT11_Read+0xf8>)
 80018e8:	f002 fcdc 	bl	80042a4 <HAL_GPIO_ReadPin>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d006      	beq.n	8001900 <DHT11_Read+0xd8>
 80018f2:	4b09      	ldr	r3, [pc, #36]	@ (8001918 <DHT11_Read+0xf0>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	1c9a      	adds	r2, r3, #2
 80018f8:	4b08      	ldr	r3, [pc, #32]	@ (800191c <DHT11_Read+0xf4>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d8eb      	bhi.n	80018d8 <DHT11_Read+0xb0>
	for(a = 0;a < 8 ;a++)
 8001900:	79fb      	ldrb	r3, [r7, #7]
 8001902:	3301      	adds	r3, #1
 8001904:	71fb      	strb	r3, [r7, #7]
 8001906:	79fb      	ldrb	r3, [r7, #7]
 8001908:	2b07      	cmp	r3, #7
 800190a:	d995      	bls.n	8001838 <DHT11_Read+0x10>
		}
	}
	return b;
 800190c:	79bb      	ldrb	r3, [r7, #6]
}
 800190e:	4618      	mov	r0, r3
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	20000450 	.word	0x20000450
 800191c:	20000454 	.word	0x20000454
 8001920:	40010c00 	.word	0x40010c00

08001924 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(&huart1,(uint8_t *)&data_receive, sizeof(data_receive));
 800192c:	2270      	movs	r2, #112	@ 0x70
 800192e:	4904      	ldr	r1, [pc, #16]	@ (8001940 <HAL_UART_RxCpltCallback+0x1c>)
 8001930:	4804      	ldr	r0, [pc, #16]	@ (8001944 <HAL_UART_RxCpltCallback+0x20>)
 8001932:	f004 fdbc 	bl	80064ae <HAL_UART_Receive_IT>
}
 8001936:	bf00      	nop
 8001938:	3708      	adds	r7, #8
 800193a:	46bd      	mov	sp, r7
 800193c:	bd80      	pop	{r7, pc}
 800193e:	bf00      	nop
 8001940:	20000240 	.word	0x20000240
 8001944:	20000400 	.word	0x20000400

08001948 <Title>:

void Title(){ // display main screen
 8001948:	b580      	push	{r7, lr}
 800194a:	b084      	sub	sp, #16
 800194c:	af04      	add	r7, sp, #16
	ILI9341_FillRectangle(19, 258, 200, 32, ILI9341_COLOR565(254, 197, 230));
 800194e:	f64f 633c 	movw	r3, #65084	@ 0xfe3c
 8001952:	9300      	str	r3, [sp, #0]
 8001954:	2320      	movs	r3, #32
 8001956:	22c8      	movs	r2, #200	@ 0xc8
 8001958:	f44f 7181 	mov.w	r1, #258	@ 0x102
 800195c:	2013      	movs	r0, #19
 800195e:	f7ff fe11 	bl	8001584 <ILI9341_FillRectangle>
	ILI9341_FillRectangle(19, 203, 200, 32, ILI9341_COLOR565(254, 197, 230));
 8001962:	f64f 633c 	movw	r3, #65084	@ 0xfe3c
 8001966:	9300      	str	r3, [sp, #0]
 8001968:	2320      	movs	r3, #32
 800196a:	22c8      	movs	r2, #200	@ 0xc8
 800196c:	21cb      	movs	r1, #203	@ 0xcb
 800196e:	2013      	movs	r0, #19
 8001970:	f7ff fe08 	bl	8001584 <ILI9341_FillRectangle>
	ILI9341_FillRectangle(19, 148, 200, 32, ILI9341_COLOR565(254, 197, 230));
 8001974:	f64f 633c 	movw	r3, #65084	@ 0xfe3c
 8001978:	9300      	str	r3, [sp, #0]
 800197a:	2320      	movs	r3, #32
 800197c:	22c8      	movs	r2, #200	@ 0xc8
 800197e:	2194      	movs	r1, #148	@ 0x94
 8001980:	2013      	movs	r0, #19
 8001982:	f7ff fdff 	bl	8001584 <ILI9341_FillRectangle>
	ILI9341_FillRectangle(19, 93, 200, 32, ILI9341_COLOR565(254, 197, 230));
 8001986:	f64f 633c 	movw	r3, #65084	@ 0xfe3c
 800198a:	9300      	str	r3, [sp, #0]
 800198c:	2320      	movs	r3, #32
 800198e:	22c8      	movs	r2, #200	@ 0xc8
 8001990:	215d      	movs	r1, #93	@ 0x5d
 8001992:	2013      	movs	r0, #19
 8001994:	f7ff fdf6 	bl	8001584 <ILI9341_FillRectangle>
	ILI9341_WriteString(112, 10, "Du bao", Font_11x18, ILI9341_COLOR565(102, 255, 255), ILI9341_COLOR565(255, 204, 0));
 8001998:	4b30      	ldr	r3, [pc, #192]	@ (8001a5c <Title+0x114>)
 800199a:	f64f 6260 	movw	r2, #65120	@ 0xfe60
 800199e:	9202      	str	r2, [sp, #8]
 80019a0:	f246 72ff 	movw	r2, #26623	@ 0x67ff
 80019a4:	9201      	str	r2, [sp, #4]
 80019a6:	685a      	ldr	r2, [r3, #4]
 80019a8:	9200      	str	r2, [sp, #0]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a2c      	ldr	r2, [pc, #176]	@ (8001a60 <Title+0x118>)
 80019ae:	210a      	movs	r1, #10
 80019b0:	2070      	movs	r0, #112	@ 0x70
 80019b2:	f7ff fd93 	bl	80014dc <ILI9341_WriteString>
	ILI9341_WriteString(48, 38, "thoi tiet", Font_16x26, ILI9341_COLOR565(102, 255, 255), ILI9341_COLOR565(255, 204, 0));
 80019b6:	4b2b      	ldr	r3, [pc, #172]	@ (8001a64 <Title+0x11c>)
 80019b8:	f64f 6260 	movw	r2, #65120	@ 0xfe60
 80019bc:	9202      	str	r2, [sp, #8]
 80019be:	f246 72ff 	movw	r2, #26623	@ 0x67ff
 80019c2:	9201      	str	r2, [sp, #4]
 80019c4:	685a      	ldr	r2, [r3, #4]
 80019c6:	9200      	str	r2, [sp, #0]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a27      	ldr	r2, [pc, #156]	@ (8001a68 <Title+0x120>)
 80019cc:	2126      	movs	r1, #38	@ 0x26
 80019ce:	2030      	movs	r0, #48	@ 0x30
 80019d0:	f7ff fd84 	bl	80014dc <ILI9341_WriteString>
	ILI9341_WriteString(60, 100, "Ho Chi Minh", Font_11x18, ILI9341_COLOR565(58, 12, 163), ILI9341_COLOR565(254, 197, 230));
 80019d4:	4b21      	ldr	r3, [pc, #132]	@ (8001a5c <Title+0x114>)
 80019d6:	f64f 623c 	movw	r2, #65084	@ 0xfe3c
 80019da:	9202      	str	r2, [sp, #8]
 80019dc:	f643 0274 	movw	r2, #14452	@ 0x3874
 80019e0:	9201      	str	r2, [sp, #4]
 80019e2:	685a      	ldr	r2, [r3, #4]
 80019e4:	9200      	str	r2, [sp, #0]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a20      	ldr	r2, [pc, #128]	@ (8001a6c <Title+0x124>)
 80019ea:	2164      	movs	r1, #100	@ 0x64
 80019ec:	203c      	movs	r0, #60	@ 0x3c
 80019ee:	f7ff fd75 	bl	80014dc <ILI9341_WriteString>
	ILI9341_WriteString(82, 155, "Ha Noi", Font_11x18, ILI9341_COLOR565(58, 12, 163), ILI9341_COLOR565(254, 197, 230));
 80019f2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a5c <Title+0x114>)
 80019f4:	f64f 623c 	movw	r2, #65084	@ 0xfe3c
 80019f8:	9202      	str	r2, [sp, #8]
 80019fa:	f643 0274 	movw	r2, #14452	@ 0x3874
 80019fe:	9201      	str	r2, [sp, #4]
 8001a00:	685a      	ldr	r2, [r3, #4]
 8001a02:	9200      	str	r2, [sp, #0]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	4a1a      	ldr	r2, [pc, #104]	@ (8001a70 <Title+0x128>)
 8001a08:	219b      	movs	r1, #155	@ 0x9b
 8001a0a:	2052      	movs	r0, #82	@ 0x52
 8001a0c:	f7ff fd66 	bl	80014dc <ILI9341_WriteString>
	ILI9341_WriteString(96, 210, "Hue", Font_11x18, ILI9341_COLOR565(58, 12, 163), ILI9341_COLOR565(254, 197, 230));
 8001a10:	4b12      	ldr	r3, [pc, #72]	@ (8001a5c <Title+0x114>)
 8001a12:	f64f 623c 	movw	r2, #65084	@ 0xfe3c
 8001a16:	9202      	str	r2, [sp, #8]
 8001a18:	f643 0274 	movw	r2, #14452	@ 0x3874
 8001a1c:	9201      	str	r2, [sp, #4]
 8001a1e:	685a      	ldr	r2, [r3, #4]
 8001a20:	9200      	str	r2, [sp, #0]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a13      	ldr	r2, [pc, #76]	@ (8001a74 <Title+0x12c>)
 8001a26:	21d2      	movs	r1, #210	@ 0xd2
 8001a28:	2060      	movs	r0, #96	@ 0x60
 8001a2a:	f7ff fd57 	bl	80014dc <ILI9341_WriteString>
	ILI9341_WriteString(25, 265, "Nhiet do va do am", Font_11x18, ILI9341_COLOR565(58, 12, 163), ILI9341_COLOR565(254, 197, 230));
 8001a2e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a5c <Title+0x114>)
 8001a30:	f64f 623c 	movw	r2, #65084	@ 0xfe3c
 8001a34:	9202      	str	r2, [sp, #8]
 8001a36:	f643 0274 	movw	r2, #14452	@ 0x3874
 8001a3a:	9201      	str	r2, [sp, #4]
 8001a3c:	685a      	ldr	r2, [r3, #4]
 8001a3e:	9200      	str	r2, [sp, #0]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	4a0d      	ldr	r2, [pc, #52]	@ (8001a78 <Title+0x130>)
 8001a44:	f240 1109 	movw	r1, #265	@ 0x109
 8001a48:	2019      	movs	r0, #25
 8001a4a:	f7ff fd47 	bl	80014dc <ILI9341_WriteString>
	isTitleDisplayed = 1;
 8001a4e:	4b0b      	ldr	r3, [pc, #44]	@ (8001a7c <Title+0x134>)
 8001a50:	2201      	movs	r2, #1
 8001a52:	601a      	str	r2, [r3, #0]
	//}
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	2000000c 	.word	0x2000000c
 8001a60:	08009ce4 	.word	0x08009ce4
 8001a64:	20000014 	.word	0x20000014
 8001a68:	08009cec 	.word	0x08009cec
 8001a6c:	08009cf8 	.word	0x08009cf8
 8001a70:	08009d04 	.word	0x08009d04
 8001a74:	08009d0c 	.word	0x08009d0c
 8001a78:	08009d10 	.word	0x08009d10
 8001a7c:	20001090 	.word	0x20001090

08001a80 <DisplayWeather>:

void DisplayWeather(){
 8001a80:	b590      	push	{r4, r7, lr}
 8001a82:	b08d      	sub	sp, #52	@ 0x34
 8001a84:	af04      	add	r7, sp, #16
	uint16_t x, y;
	if(ILI9341_TouchGetCoordinates(&x, &y) && state == 0)
 8001a86:	1d3a      	adds	r2, r7, #4
 8001a88:	1dbb      	adds	r3, r7, #6
 8001a8a:	4611      	mov	r1, r2
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	f001 fe03 	bl	8003698 <ILI9341_TouchGetCoordinates>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	f001 8079 	beq.w	8002b8c <DisplayWeather+0x110c>
 8001a9a:	4b79      	ldr	r3, [pc, #484]	@ (8001c80 <DisplayWeather+0x200>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	f041 8074 	bne.w	8002b8c <DisplayWeather+0x110c>
	{
		//sprintf(rx_buffer, "%u %u ", x, y);
		//ILI9341_WriteString(0, 0, rx_buffer, Font_11x18, WHITE, BLACK);
		if(x >= 188 && x <= 196 && y >= 9 && y <= 318)
 8001aa4:	88fb      	ldrh	r3, [r7, #6]
 8001aa6:	2bbb      	cmp	r3, #187	@ 0xbb
 8001aa8:	f240 823e 	bls.w	8001f28 <DisplayWeather+0x4a8>
 8001aac:	88fb      	ldrh	r3, [r7, #6]
 8001aae:	2bc4      	cmp	r3, #196	@ 0xc4
 8001ab0:	f200 823a 	bhi.w	8001f28 <DisplayWeather+0x4a8>
 8001ab4:	88bb      	ldrh	r3, [r7, #4]
 8001ab6:	2b08      	cmp	r3, #8
 8001ab8:	f240 8236 	bls.w	8001f28 <DisplayWeather+0x4a8>
 8001abc:	88bb      	ldrh	r3, [r7, #4]
 8001abe:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8001ac2:	f200 8231 	bhi.w	8001f28 <DisplayWeather+0x4a8>
		{
			HAL_UART_Transmit(&huart1, (uint8_t *)&Hue, sizeof(Hue),1000);
 8001ac6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001aca:	2208      	movs	r2, #8
 8001acc:	496d      	ldr	r1, [pc, #436]	@ (8001c84 <DisplayWeather+0x204>)
 8001ace:	486e      	ldr	r0, [pc, #440]	@ (8001c88 <DisplayWeather+0x208>)
 8001ad0:	f004 fc62 	bl	8006398 <HAL_UART_Transmit>
			ILI9341_FillScreen(BLACK);
 8001ad4:	2000      	movs	r0, #0
 8001ad6:	f7ff fda9 	bl	800162c <ILI9341_FillScreen>
			ILI9341_WriteString(103, 1, "Hue", Font_11x18, ILI9341_COLOR565(255, 51, 0), BLACK);
 8001ada:	4b6c      	ldr	r3, [pc, #432]	@ (8001c8c <DisplayWeather+0x20c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	9202      	str	r2, [sp, #8]
 8001ae0:	f64f 1280 	movw	r2, #63872	@ 0xf980
 8001ae4:	9201      	str	r2, [sp, #4]
 8001ae6:	685a      	ldr	r2, [r3, #4]
 8001ae8:	9200      	str	r2, [sp, #0]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a68      	ldr	r2, [pc, #416]	@ (8001c90 <DisplayWeather+0x210>)
 8001aee:	2101      	movs	r1, #1
 8001af0:	2067      	movs	r0, #103	@ 0x67
 8001af2:	f7ff fcf3 	bl	80014dc <ILI9341_WriteString>
			ILI9341_DrawImage(206, 1, 24, 24, button_back_Image);
 8001af6:	4b67      	ldr	r3, [pc, #412]	@ (8001c94 <DisplayWeather+0x214>)
 8001af8:	9300      	str	r3, [sp, #0]
 8001afa:	2318      	movs	r3, #24
 8001afc:	2218      	movs	r2, #24
 8001afe:	2101      	movs	r1, #1
 8001b00:	20ce      	movs	r0, #206	@ 0xce
 8001b02:	f7ff fdad 	bl	8001660 <ILI9341_DrawImage>
			while(state != 1){
 8001b06:	e208      	b.n	8001f1a <DisplayWeather+0x49a>
				for(int t = 0;t < 7;t++){
 8001b08:	2300      	movs	r3, #0
 8001b0a:	61fb      	str	r3, [r7, #28]
 8001b0c:	e1e7      	b.n	8001ede <DisplayWeather+0x45e>
					int currentDay = (data_receive.numberDay[t] + i) % 7;
 8001b0e:	4a62      	ldr	r2, [pc, #392]	@ (8001c98 <DisplayWeather+0x218>)
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b16:	4b61      	ldr	r3, [pc, #388]	@ (8001c9c <DisplayWeather+0x21c>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	441a      	add	r2, r3
 8001b1c:	4b60      	ldr	r3, [pc, #384]	@ (8001ca0 <DisplayWeather+0x220>)
 8001b1e:	fb83 1302 	smull	r1, r3, r3, r2
 8001b22:	4413      	add	r3, r2
 8001b24:	1099      	asrs	r1, r3, #2
 8001b26:	17d3      	asrs	r3, r2, #31
 8001b28:	1ac9      	subs	r1, r1, r3
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	00db      	lsls	r3, r3, #3
 8001b2e:	1a5b      	subs	r3, r3, r1
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	613b      	str	r3, [r7, #16]
						if(t == 0){
 8001b34:	69fb      	ldr	r3, [r7, #28]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f040 80cc 	bne.w	8001cd4 <DisplayWeather+0x254>
							sprintf(rx_Day, "%s",day_char[currentDay]);
 8001b3c:	4a59      	ldr	r2, [pc, #356]	@ (8001ca4 <DisplayWeather+0x224>)
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b44:	461a      	mov	r2, r3
 8001b46:	4958      	ldr	r1, [pc, #352]	@ (8001ca8 <DisplayWeather+0x228>)
 8001b48:	4858      	ldr	r0, [pc, #352]	@ (8001cac <DisplayWeather+0x22c>)
 8001b4a:	f005 ff5d 	bl	8007a08 <siprintf>
							ILI9341_WriteString(5, 30, rx_Day, Font_11x18, WHITE, BLACK);
 8001b4e:	4b4f      	ldr	r3, [pc, #316]	@ (8001c8c <DisplayWeather+0x20c>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	9202      	str	r2, [sp, #8]
 8001b54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b58:	9201      	str	r2, [sp, #4]
 8001b5a:	685a      	ldr	r2, [r3, #4]
 8001b5c:	9200      	str	r2, [sp, #0]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	4a52      	ldr	r2, [pc, #328]	@ (8001cac <DisplayWeather+0x22c>)
 8001b62:	211e      	movs	r1, #30
 8001b64:	2005      	movs	r0, #5
 8001b66:	f7ff fcb9 	bl	80014dc <ILI9341_WriteString>

							sprintf(rx_buffer, "%d",data_receive.tempMax[t]);
 8001b6a:	4a4b      	ldr	r2, [pc, #300]	@ (8001c98 <DisplayWeather+0x218>)
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	3306      	adds	r3, #6
 8001b70:	009b      	lsls	r3, r3, #2
 8001b72:	4413      	add	r3, r2
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	461a      	mov	r2, r3
 8001b78:	494d      	ldr	r1, [pc, #308]	@ (8001cb0 <DisplayWeather+0x230>)
 8001b7a:	484e      	ldr	r0, [pc, #312]	@ (8001cb4 <DisplayWeather+0x234>)
 8001b7c:	f005 ff44 	bl	8007a08 <siprintf>
							ILI9341_WriteString(50, 30, rx_buffer, Font_11x18, WHITE, BLACK);
 8001b80:	4b42      	ldr	r3, [pc, #264]	@ (8001c8c <DisplayWeather+0x20c>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	9202      	str	r2, [sp, #8]
 8001b86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001b8a:	9201      	str	r2, [sp, #4]
 8001b8c:	685a      	ldr	r2, [r3, #4]
 8001b8e:	9200      	str	r2, [sp, #0]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a48      	ldr	r2, [pc, #288]	@ (8001cb4 <DisplayWeather+0x234>)
 8001b94:	211e      	movs	r1, #30
 8001b96:	2032      	movs	r0, #50	@ 0x32
 8001b98:	f7ff fca0 	bl	80014dc <ILI9341_WriteString>
							sprintf(rx_letter, "%s","o");
 8001b9c:	4a46      	ldr	r2, [pc, #280]	@ (8001cb8 <DisplayWeather+0x238>)
 8001b9e:	4942      	ldr	r1, [pc, #264]	@ (8001ca8 <DisplayWeather+0x228>)
 8001ba0:	4846      	ldr	r0, [pc, #280]	@ (8001cbc <DisplayWeather+0x23c>)
 8001ba2:	f005 ff31 	bl	8007a08 <siprintf>
							ILI9341_WriteString(73, 30, rx_letter, Font_7x10, WHITE, BLACK);
 8001ba6:	4b46      	ldr	r3, [pc, #280]	@ (8001cc0 <DisplayWeather+0x240>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	9202      	str	r2, [sp, #8]
 8001bac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bb0:	9201      	str	r2, [sp, #4]
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	9200      	str	r2, [sp, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a40      	ldr	r2, [pc, #256]	@ (8001cbc <DisplayWeather+0x23c>)
 8001bba:	211e      	movs	r1, #30
 8001bbc:	2049      	movs	r0, #73	@ 0x49
 8001bbe:	f7ff fc8d 	bl	80014dc <ILI9341_WriteString>

							sprintf(rx_buffer, "/%d",data_receive.tempMin[t]);
 8001bc2:	4a35      	ldr	r2, [pc, #212]	@ (8001c98 <DisplayWeather+0x218>)
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	330e      	adds	r3, #14
 8001bc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001bcc:	461a      	mov	r2, r3
 8001bce:	493d      	ldr	r1, [pc, #244]	@ (8001cc4 <DisplayWeather+0x244>)
 8001bd0:	4838      	ldr	r0, [pc, #224]	@ (8001cb4 <DisplayWeather+0x234>)
 8001bd2:	f005 ff19 	bl	8007a08 <siprintf>
							ILI9341_WriteString(80, 30, rx_buffer, Font_11x18, WHITE, BLACK);
 8001bd6:	4b2d      	ldr	r3, [pc, #180]	@ (8001c8c <DisplayWeather+0x20c>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	9202      	str	r2, [sp, #8]
 8001bdc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001be0:	9201      	str	r2, [sp, #4]
 8001be2:	685a      	ldr	r2, [r3, #4]
 8001be4:	9200      	str	r2, [sp, #0]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a32      	ldr	r2, [pc, #200]	@ (8001cb4 <DisplayWeather+0x234>)
 8001bea:	211e      	movs	r1, #30
 8001bec:	2050      	movs	r0, #80	@ 0x50
 8001bee:	f7ff fc75 	bl	80014dc <ILI9341_WriteString>
							sprintf(rx_letter, "%s","o");
 8001bf2:	4a31      	ldr	r2, [pc, #196]	@ (8001cb8 <DisplayWeather+0x238>)
 8001bf4:	492c      	ldr	r1, [pc, #176]	@ (8001ca8 <DisplayWeather+0x228>)
 8001bf6:	4831      	ldr	r0, [pc, #196]	@ (8001cbc <DisplayWeather+0x23c>)
 8001bf8:	f005 ff06 	bl	8007a08 <siprintf>
							ILI9341_WriteString(113, 30, rx_letter, Font_7x10, WHITE, BLACK);
 8001bfc:	4b30      	ldr	r3, [pc, #192]	@ (8001cc0 <DisplayWeather+0x240>)
 8001bfe:	2200      	movs	r2, #0
 8001c00:	9202      	str	r2, [sp, #8]
 8001c02:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c06:	9201      	str	r2, [sp, #4]
 8001c08:	685a      	ldr	r2, [r3, #4]
 8001c0a:	9200      	str	r2, [sp, #0]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	4a2b      	ldr	r2, [pc, #172]	@ (8001cbc <DisplayWeather+0x23c>)
 8001c10:	211e      	movs	r1, #30
 8001c12:	2071      	movs	r0, #113	@ 0x71
 8001c14:	f7ff fc62 	bl	80014dc <ILI9341_WriteString>

							sprintf(rx_buffer, "%d%%",data_receive.humidi[t]);
 8001c18:	4a1f      	ldr	r2, [pc, #124]	@ (8001c98 <DisplayWeather+0x218>)
 8001c1a:	69fb      	ldr	r3, [r7, #28]
 8001c1c:	3314      	adds	r3, #20
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	4413      	add	r3, r2
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	461a      	mov	r2, r3
 8001c26:	4928      	ldr	r1, [pc, #160]	@ (8001cc8 <DisplayWeather+0x248>)
 8001c28:	4822      	ldr	r0, [pc, #136]	@ (8001cb4 <DisplayWeather+0x234>)
 8001c2a:	f005 feed 	bl	8007a08 <siprintf>
							ILI9341_WriteString(50, 55, rx_buffer, Font_11x18, WHITE, BLACK);
 8001c2e:	4b17      	ldr	r3, [pc, #92]	@ (8001c8c <DisplayWeather+0x20c>)
 8001c30:	2200      	movs	r2, #0
 8001c32:	9202      	str	r2, [sp, #8]
 8001c34:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c38:	9201      	str	r2, [sp, #4]
 8001c3a:	685a      	ldr	r2, [r3, #4]
 8001c3c:	9200      	str	r2, [sp, #0]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	4a1c      	ldr	r2, [pc, #112]	@ (8001cb4 <DisplayWeather+0x234>)
 8001c42:	2137      	movs	r1, #55	@ 0x37
 8001c44:	2032      	movs	r0, #50	@ 0x32
 8001c46:	f7ff fc49 	bl	80014dc <ILI9341_WriteString>
							if(data_receive.tempMax[t] >= 25){
 8001c4a:	4a13      	ldr	r2, [pc, #76]	@ (8001c98 <DisplayWeather+0x218>)
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	3306      	adds	r3, #6
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	4413      	add	r3, r2
 8001c54:	685b      	ldr	r3, [r3, #4]
 8001c56:	2b18      	cmp	r3, #24
 8001c58:	dd08      	ble.n	8001c6c <DisplayWeather+0x1ec>
								ILI9341_DrawImage(134, 30, 32, 32, Image_Sun);
 8001c5a:	4b1c      	ldr	r3, [pc, #112]	@ (8001ccc <DisplayWeather+0x24c>)
 8001c5c:	9300      	str	r3, [sp, #0]
 8001c5e:	2320      	movs	r3, #32
 8001c60:	2220      	movs	r2, #32
 8001c62:	211e      	movs	r1, #30
 8001c64:	2086      	movs	r0, #134	@ 0x86
 8001c66:	f7ff fcfb 	bl	8001660 <ILI9341_DrawImage>
 8001c6a:	e135      	b.n	8001ed8 <DisplayWeather+0x458>
							}
							else{
								ILI9341_DrawImage(134, 30, 32, 32, Image_Rain);
 8001c6c:	4b18      	ldr	r3, [pc, #96]	@ (8001cd0 <DisplayWeather+0x250>)
 8001c6e:	9300      	str	r3, [sp, #0]
 8001c70:	2320      	movs	r3, #32
 8001c72:	2220      	movs	r2, #32
 8001c74:	211e      	movs	r1, #30
 8001c76:	2086      	movs	r0, #134	@ 0x86
 8001c78:	f7ff fcf2 	bl	8001660 <ILI9341_DrawImage>
 8001c7c:	e12c      	b.n	8001ed8 <DisplayWeather+0x458>
 8001c7e:	bf00      	nop
 8001c80:	2000108c 	.word	0x2000108c
 8001c84:	20000024 	.word	0x20000024
 8001c88:	20000400 	.word	0x20000400
 8001c8c:	2000000c 	.word	0x2000000c
 8001c90:	08009d0c 	.word	0x08009d0c
 8001c94:	0800eb7c 	.word	0x0800eb7c
 8001c98:	20000240 	.word	0x20000240
 8001c9c:	20001088 	.word	0x20001088
 8001ca0:	92492493 	.word	0x92492493
 8001ca4:	20000034 	.word	0x20000034
 8001ca8:	08009d24 	.word	0x08009d24
 8001cac:	20000c88 	.word	0x20000c88
 8001cb0:	08009d28 	.word	0x08009d28
 8001cb4:	20000488 	.word	0x20000488
 8001cb8:	08009d2c 	.word	0x08009d2c
 8001cbc:	20000888 	.word	0x20000888
 8001cc0:	20000004 	.word	0x20000004
 8001cc4:	08009d30 	.word	0x08009d30
 8001cc8:	08009d34 	.word	0x08009d34
 8001ccc:	0800c57c 	.word	0x0800c57c
 8001cd0:	0800cd7c 	.word	0x0800cd7c
							}
						}
						else{
							sprintf(rx_Day, "%s",day_char[currentDay]);
 8001cd4:	4aad      	ldr	r2, [pc, #692]	@ (8001f8c <DisplayWeather+0x50c>)
 8001cd6:	693b      	ldr	r3, [r7, #16]
 8001cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cdc:	461a      	mov	r2, r3
 8001cde:	49ac      	ldr	r1, [pc, #688]	@ (8001f90 <DisplayWeather+0x510>)
 8001ce0:	48ac      	ldr	r0, [pc, #688]	@ (8001f94 <DisplayWeather+0x514>)
 8001ce2:	f005 fe91 	bl	8007a08 <siprintf>
							ILI9341_WriteString(5,35*t + 70 , rx_Day, Font_7x10, WHITE, BLACK);
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	b29b      	uxth	r3, r3
 8001cea:	461a      	mov	r2, r3
 8001cec:	0092      	lsls	r2, r2, #2
 8001cee:	4413      	add	r3, r2
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	00d2      	lsls	r2, r2, #3
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	b29b      	uxth	r3, r3
 8001cf8:	3346      	adds	r3, #70	@ 0x46
 8001cfa:	b299      	uxth	r1, r3
 8001cfc:	4ba6      	ldr	r3, [pc, #664]	@ (8001f98 <DisplayWeather+0x518>)
 8001cfe:	2200      	movs	r2, #0
 8001d00:	9202      	str	r2, [sp, #8]
 8001d02:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d06:	9201      	str	r2, [sp, #4]
 8001d08:	685a      	ldr	r2, [r3, #4]
 8001d0a:	9200      	str	r2, [sp, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4aa1      	ldr	r2, [pc, #644]	@ (8001f94 <DisplayWeather+0x514>)
 8001d10:	2005      	movs	r0, #5
 8001d12:	f7ff fbe3 	bl	80014dc <ILI9341_WriteString>


							sprintf(rx_buffer, "%d",data_receive.tempMax[t]);
 8001d16:	4aa1      	ldr	r2, [pc, #644]	@ (8001f9c <DisplayWeather+0x51c>)
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	3306      	adds	r3, #6
 8001d1c:	009b      	lsls	r3, r3, #2
 8001d1e:	4413      	add	r3, r2
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	461a      	mov	r2, r3
 8001d24:	499e      	ldr	r1, [pc, #632]	@ (8001fa0 <DisplayWeather+0x520>)
 8001d26:	489f      	ldr	r0, [pc, #636]	@ (8001fa4 <DisplayWeather+0x524>)
 8001d28:	f005 fe6e 	bl	8007a08 <siprintf>
							ILI9341_WriteString(60, 35*t + 70, rx_buffer, Font_7x10, WHITE, BLACK);
 8001d2c:	69fb      	ldr	r3, [r7, #28]
 8001d2e:	b29b      	uxth	r3, r3
 8001d30:	461a      	mov	r2, r3
 8001d32:	0092      	lsls	r2, r2, #2
 8001d34:	4413      	add	r3, r2
 8001d36:	461a      	mov	r2, r3
 8001d38:	00d2      	lsls	r2, r2, #3
 8001d3a:	1ad3      	subs	r3, r2, r3
 8001d3c:	b29b      	uxth	r3, r3
 8001d3e:	3346      	adds	r3, #70	@ 0x46
 8001d40:	b299      	uxth	r1, r3
 8001d42:	4b95      	ldr	r3, [pc, #596]	@ (8001f98 <DisplayWeather+0x518>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	9202      	str	r2, [sp, #8]
 8001d48:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d4c:	9201      	str	r2, [sp, #4]
 8001d4e:	685a      	ldr	r2, [r3, #4]
 8001d50:	9200      	str	r2, [sp, #0]
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	4a93      	ldr	r2, [pc, #588]	@ (8001fa4 <DisplayWeather+0x524>)
 8001d56:	203c      	movs	r0, #60	@ 0x3c
 8001d58:	f7ff fbc0 	bl	80014dc <ILI9341_WriteString>
							sprintf(rx_letter, "%s","o");
 8001d5c:	4a92      	ldr	r2, [pc, #584]	@ (8001fa8 <DisplayWeather+0x528>)
 8001d5e:	498c      	ldr	r1, [pc, #560]	@ (8001f90 <DisplayWeather+0x510>)
 8001d60:	4892      	ldr	r0, [pc, #584]	@ (8001fac <DisplayWeather+0x52c>)
 8001d62:	f005 fe51 	bl	8007a08 <siprintf>
							ILI9341_WriteString(75, 35*t + 66, rx_letter, Font_7x10, WHITE, BLACK);
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	b29b      	uxth	r3, r3
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	0092      	lsls	r2, r2, #2
 8001d6e:	4413      	add	r3, r2
 8001d70:	461a      	mov	r2, r3
 8001d72:	00d2      	lsls	r2, r2, #3
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	3342      	adds	r3, #66	@ 0x42
 8001d7a:	b299      	uxth	r1, r3
 8001d7c:	4b86      	ldr	r3, [pc, #536]	@ (8001f98 <DisplayWeather+0x518>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	9202      	str	r2, [sp, #8]
 8001d82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d86:	9201      	str	r2, [sp, #4]
 8001d88:	685a      	ldr	r2, [r3, #4]
 8001d8a:	9200      	str	r2, [sp, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a87      	ldr	r2, [pc, #540]	@ (8001fac <DisplayWeather+0x52c>)
 8001d90:	204b      	movs	r0, #75	@ 0x4b
 8001d92:	f7ff fba3 	bl	80014dc <ILI9341_WriteString>

							sprintf(rx_buffer, "%d",data_receive.tempMin[t]);
 8001d96:	4a81      	ldr	r2, [pc, #516]	@ (8001f9c <DisplayWeather+0x51c>)
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	330e      	adds	r3, #14
 8001d9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001da0:	461a      	mov	r2, r3
 8001da2:	497f      	ldr	r1, [pc, #508]	@ (8001fa0 <DisplayWeather+0x520>)
 8001da4:	487f      	ldr	r0, [pc, #508]	@ (8001fa4 <DisplayWeather+0x524>)
 8001da6:	f005 fe2f 	bl	8007a08 <siprintf>
							ILI9341_WriteString(90, 35*t + 70, rx_buffer, Font_7x10, WHITE, BLACK);
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	461a      	mov	r2, r3
 8001db0:	0092      	lsls	r2, r2, #2
 8001db2:	4413      	add	r3, r2
 8001db4:	461a      	mov	r2, r3
 8001db6:	00d2      	lsls	r2, r2, #3
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	b29b      	uxth	r3, r3
 8001dbc:	3346      	adds	r3, #70	@ 0x46
 8001dbe:	b299      	uxth	r1, r3
 8001dc0:	4b75      	ldr	r3, [pc, #468]	@ (8001f98 <DisplayWeather+0x518>)
 8001dc2:	2200      	movs	r2, #0
 8001dc4:	9202      	str	r2, [sp, #8]
 8001dc6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dca:	9201      	str	r2, [sp, #4]
 8001dcc:	685a      	ldr	r2, [r3, #4]
 8001dce:	9200      	str	r2, [sp, #0]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a74      	ldr	r2, [pc, #464]	@ (8001fa4 <DisplayWeather+0x524>)
 8001dd4:	205a      	movs	r0, #90	@ 0x5a
 8001dd6:	f7ff fb81 	bl	80014dc <ILI9341_WriteString>
							sprintf(rx_letter, "%s","o");
 8001dda:	4a73      	ldr	r2, [pc, #460]	@ (8001fa8 <DisplayWeather+0x528>)
 8001ddc:	496c      	ldr	r1, [pc, #432]	@ (8001f90 <DisplayWeather+0x510>)
 8001dde:	4873      	ldr	r0, [pc, #460]	@ (8001fac <DisplayWeather+0x52c>)
 8001de0:	f005 fe12 	bl	8007a08 <siprintf>
							ILI9341_WriteString(105, 35*t + 66, rx_letter, Font_7x10, WHITE, BLACK);
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	b29b      	uxth	r3, r3
 8001de8:	461a      	mov	r2, r3
 8001dea:	0092      	lsls	r2, r2, #2
 8001dec:	4413      	add	r3, r2
 8001dee:	461a      	mov	r2, r3
 8001df0:	00d2      	lsls	r2, r2, #3
 8001df2:	1ad3      	subs	r3, r2, r3
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	3342      	adds	r3, #66	@ 0x42
 8001df8:	b299      	uxth	r1, r3
 8001dfa:	4b67      	ldr	r3, [pc, #412]	@ (8001f98 <DisplayWeather+0x518>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	9202      	str	r2, [sp, #8]
 8001e00:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e04:	9201      	str	r2, [sp, #4]
 8001e06:	685a      	ldr	r2, [r3, #4]
 8001e08:	9200      	str	r2, [sp, #0]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	4a67      	ldr	r2, [pc, #412]	@ (8001fac <DisplayWeather+0x52c>)
 8001e0e:	2069      	movs	r0, #105	@ 0x69
 8001e10:	f7ff fb64 	bl	80014dc <ILI9341_WriteString>

							sprintf(rx_buffer, "%d%%",data_receive.humidi[t]);
 8001e14:	4a61      	ldr	r2, [pc, #388]	@ (8001f9c <DisplayWeather+0x51c>)
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	3314      	adds	r3, #20
 8001e1a:	009b      	lsls	r3, r3, #2
 8001e1c:	4413      	add	r3, r2
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	461a      	mov	r2, r3
 8001e22:	4963      	ldr	r1, [pc, #396]	@ (8001fb0 <DisplayWeather+0x530>)
 8001e24:	485f      	ldr	r0, [pc, #380]	@ (8001fa4 <DisplayWeather+0x524>)
 8001e26:	f005 fdef 	bl	8007a08 <siprintf>
							ILI9341_WriteString(164, 35*t + 70, rx_buffer, Font_7x10, WHITE, BLACK);
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	b29b      	uxth	r3, r3
 8001e2e:	461a      	mov	r2, r3
 8001e30:	0092      	lsls	r2, r2, #2
 8001e32:	4413      	add	r3, r2
 8001e34:	461a      	mov	r2, r3
 8001e36:	00d2      	lsls	r2, r2, #3
 8001e38:	1ad3      	subs	r3, r2, r3
 8001e3a:	b29b      	uxth	r3, r3
 8001e3c:	3346      	adds	r3, #70	@ 0x46
 8001e3e:	b299      	uxth	r1, r3
 8001e40:	4b55      	ldr	r3, [pc, #340]	@ (8001f98 <DisplayWeather+0x518>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	9202      	str	r2, [sp, #8]
 8001e46:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001e4a:	9201      	str	r2, [sp, #4]
 8001e4c:	685a      	ldr	r2, [r3, #4]
 8001e4e:	9200      	str	r2, [sp, #0]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	4a54      	ldr	r2, [pc, #336]	@ (8001fa4 <DisplayWeather+0x524>)
 8001e54:	20a4      	movs	r0, #164	@ 0xa4
 8001e56:	f7ff fb41 	bl	80014dc <ILI9341_WriteString>
							if(data_receive.tempMax[t] >= 25){
 8001e5a:	4a50      	ldr	r2, [pc, #320]	@ (8001f9c <DisplayWeather+0x51c>)
 8001e5c:	69fb      	ldr	r3, [r7, #28]
 8001e5e:	3306      	adds	r3, #6
 8001e60:	009b      	lsls	r3, r3, #2
 8001e62:	4413      	add	r3, r2
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	2b18      	cmp	r3, #24
 8001e68:	dd12      	ble.n	8001e90 <DisplayWeather+0x410>
								ILI9341_DrawImage(40, 35*t + 65, 16, 16, Image_Sun_16);
 8001e6a:	69fb      	ldr	r3, [r7, #28]
 8001e6c:	b29b      	uxth	r3, r3
 8001e6e:	461a      	mov	r2, r3
 8001e70:	0092      	lsls	r2, r2, #2
 8001e72:	4413      	add	r3, r2
 8001e74:	461a      	mov	r2, r3
 8001e76:	00d2      	lsls	r2, r2, #3
 8001e78:	1ad3      	subs	r3, r2, r3
 8001e7a:	b29b      	uxth	r3, r3
 8001e7c:	3341      	adds	r3, #65	@ 0x41
 8001e7e:	b299      	uxth	r1, r3
 8001e80:	4b4c      	ldr	r3, [pc, #304]	@ (8001fb4 <DisplayWeather+0x534>)
 8001e82:	9300      	str	r3, [sp, #0]
 8001e84:	2310      	movs	r3, #16
 8001e86:	2210      	movs	r2, #16
 8001e88:	2028      	movs	r0, #40	@ 0x28
 8001e8a:	f7ff fbe9 	bl	8001660 <ILI9341_DrawImage>
 8001e8e:	e011      	b.n	8001eb4 <DisplayWeather+0x434>
							}
							else{
								ILI9341_DrawImage(40, 35*t + 65, 16, 16, Image_rain_16);
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	461a      	mov	r2, r3
 8001e96:	0092      	lsls	r2, r2, #2
 8001e98:	4413      	add	r3, r2
 8001e9a:	461a      	mov	r2, r3
 8001e9c:	00d2      	lsls	r2, r2, #3
 8001e9e:	1ad3      	subs	r3, r2, r3
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	3341      	adds	r3, #65	@ 0x41
 8001ea4:	b299      	uxth	r1, r3
 8001ea6:	4b44      	ldr	r3, [pc, #272]	@ (8001fb8 <DisplayWeather+0x538>)
 8001ea8:	9300      	str	r3, [sp, #0]
 8001eaa:	2310      	movs	r3, #16
 8001eac:	2210      	movs	r2, #16
 8001eae:	2028      	movs	r0, #40	@ 0x28
 8001eb0:	f7ff fbd6 	bl	8001660 <ILI9341_DrawImage>
							}
							ILI9341_DrawImage(140, 35*t + 65, 16, 16, Image_humidity_16);
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	b29b      	uxth	r3, r3
 8001eb8:	461a      	mov	r2, r3
 8001eba:	0092      	lsls	r2, r2, #2
 8001ebc:	4413      	add	r3, r2
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	00d2      	lsls	r2, r2, #3
 8001ec2:	1ad3      	subs	r3, r2, r3
 8001ec4:	b29b      	uxth	r3, r3
 8001ec6:	3341      	adds	r3, #65	@ 0x41
 8001ec8:	b299      	uxth	r1, r3
 8001eca:	4b3c      	ldr	r3, [pc, #240]	@ (8001fbc <DisplayWeather+0x53c>)
 8001ecc:	9300      	str	r3, [sp, #0]
 8001ece:	2310      	movs	r3, #16
 8001ed0:	2210      	movs	r2, #16
 8001ed2:	208c      	movs	r0, #140	@ 0x8c
 8001ed4:	f7ff fbc4 	bl	8001660 <ILI9341_DrawImage>
				for(int t = 0;t < 7;t++){
 8001ed8:	69fb      	ldr	r3, [r7, #28]
 8001eda:	3301      	adds	r3, #1
 8001edc:	61fb      	str	r3, [r7, #28]
 8001ede:	69fb      	ldr	r3, [r7, #28]
 8001ee0:	2b06      	cmp	r3, #6
 8001ee2:	f77f ae14 	ble.w	8001b0e <DisplayWeather+0x8e>
						}

				}
				if (ILI9341_TouchGetCoordinates(&x, &y)) {
 8001ee6:	1d3a      	adds	r2, r7, #4
 8001ee8:	1dbb      	adds	r3, r7, #6
 8001eea:	4611      	mov	r1, r2
 8001eec:	4618      	mov	r0, r3
 8001eee:	f001 fbd3 	bl	8003698 <ILI9341_TouchGetCoordinates>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d010      	beq.n	8001f1a <DisplayWeather+0x49a>
					if(x >= 4 && x <= 20 && y >= 284 && y <= 320){
 8001ef8:	88fb      	ldrh	r3, [r7, #6]
 8001efa:	2b03      	cmp	r3, #3
 8001efc:	d90d      	bls.n	8001f1a <DisplayWeather+0x49a>
 8001efe:	88fb      	ldrh	r3, [r7, #6]
 8001f00:	2b14      	cmp	r3, #20
 8001f02:	d80a      	bhi.n	8001f1a <DisplayWeather+0x49a>
 8001f04:	88bb      	ldrh	r3, [r7, #4]
 8001f06:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8001f0a:	d306      	bcc.n	8001f1a <DisplayWeather+0x49a>
 8001f0c:	88bb      	ldrh	r3, [r7, #4]
 8001f0e:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001f12:	d802      	bhi.n	8001f1a <DisplayWeather+0x49a>
						state = 1;
 8001f14:	4b2a      	ldr	r3, [pc, #168]	@ (8001fc0 <DisplayWeather+0x540>)
 8001f16:	2201      	movs	r2, #1
 8001f18:	601a      	str	r2, [r3, #0]
			while(state != 1){
 8001f1a:	4b29      	ldr	r3, [pc, #164]	@ (8001fc0 <DisplayWeather+0x540>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	2b01      	cmp	r3, #1
 8001f20:	f47f adf2 	bne.w	8001b08 <DisplayWeather+0x88>
		if(x >= 188 && x <= 196 && y >= 9 && y <= 318)
 8001f24:	f000 be32 	b.w	8002b8c <DisplayWeather+0x110c>
					}
				}
			}

		}
		else if((x >= 77 && x <= 99) && (y >= 9 && y <= 318))
 8001f28:	88fb      	ldrh	r3, [r7, #6]
 8001f2a:	2b4c      	cmp	r3, #76	@ 0x4c
 8001f2c:	f240 825a 	bls.w	80023e4 <DisplayWeather+0x964>
 8001f30:	88fb      	ldrh	r3, [r7, #6]
 8001f32:	2b63      	cmp	r3, #99	@ 0x63
 8001f34:	f200 8256 	bhi.w	80023e4 <DisplayWeather+0x964>
 8001f38:	88bb      	ldrh	r3, [r7, #4]
 8001f3a:	2b08      	cmp	r3, #8
 8001f3c:	f240 8252 	bls.w	80023e4 <DisplayWeather+0x964>
 8001f40:	88bb      	ldrh	r3, [r7, #4]
 8001f42:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8001f46:	f200 824d 	bhi.w	80023e4 <DisplayWeather+0x964>
		{
			HAL_UART_Transmit(&huart1, (uint8_t *)&HoChiMinh, sizeof(HoChiMinh),1000);
 8001f4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f4e:	2208      	movs	r2, #8
 8001f50:	491c      	ldr	r1, [pc, #112]	@ (8001fc4 <DisplayWeather+0x544>)
 8001f52:	481d      	ldr	r0, [pc, #116]	@ (8001fc8 <DisplayWeather+0x548>)
 8001f54:	f004 fa20 	bl	8006398 <HAL_UART_Transmit>
			ILI9341_FillScreen(BLACK);
 8001f58:	2000      	movs	r0, #0
 8001f5a:	f7ff fb67 	bl	800162c <ILI9341_FillScreen>
			ILI9341_WriteString(50, 1, "Ho Chi Minh", Font_11x18, ILI9341_COLOR565(255, 51, 0), BLACK);
 8001f5e:	4b1b      	ldr	r3, [pc, #108]	@ (8001fcc <DisplayWeather+0x54c>)
 8001f60:	2200      	movs	r2, #0
 8001f62:	9202      	str	r2, [sp, #8]
 8001f64:	f64f 1280 	movw	r2, #63872	@ 0xf980
 8001f68:	9201      	str	r2, [sp, #4]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	9200      	str	r2, [sp, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a17      	ldr	r2, [pc, #92]	@ (8001fd0 <DisplayWeather+0x550>)
 8001f72:	2101      	movs	r1, #1
 8001f74:	2032      	movs	r0, #50	@ 0x32
 8001f76:	f7ff fab1 	bl	80014dc <ILI9341_WriteString>
			ILI9341_DrawImage(206, 1, 24, 24, button_back_Image);
 8001f7a:	4b16      	ldr	r3, [pc, #88]	@ (8001fd4 <DisplayWeather+0x554>)
 8001f7c:	9300      	str	r3, [sp, #0]
 8001f7e:	2318      	movs	r3, #24
 8001f80:	2218      	movs	r2, #24
 8001f82:	2101      	movs	r1, #1
 8001f84:	20ce      	movs	r0, #206	@ 0xce
 8001f86:	f7ff fb6b 	bl	8001660 <ILI9341_DrawImage>
			while(state != 2){
 8001f8a:	e225      	b.n	80023d8 <DisplayWeather+0x958>
 8001f8c:	20000034 	.word	0x20000034
 8001f90:	08009d24 	.word	0x08009d24
 8001f94:	20000c88 	.word	0x20000c88
 8001f98:	20000004 	.word	0x20000004
 8001f9c:	20000240 	.word	0x20000240
 8001fa0:	08009d28 	.word	0x08009d28
 8001fa4:	20000488 	.word	0x20000488
 8001fa8:	08009d2c 	.word	0x08009d2c
 8001fac:	20000888 	.word	0x20000888
 8001fb0:	08009d34 	.word	0x08009d34
 8001fb4:	0800e77c 	.word	0x0800e77c
 8001fb8:	0800e97c 	.word	0x0800e97c
 8001fbc:	0800e57c 	.word	0x0800e57c
 8001fc0:	2000108c 	.word	0x2000108c
 8001fc4:	2000001c 	.word	0x2000001c
 8001fc8:	20000400 	.word	0x20000400
 8001fcc:	2000000c 	.word	0x2000000c
 8001fd0:	08009cf8 	.word	0x08009cf8
 8001fd4:	0800eb7c 	.word	0x0800eb7c
				for(int t = 0;t < 7;t++){
 8001fd8:	2300      	movs	r3, #0
 8001fda:	61bb      	str	r3, [r7, #24]
 8001fdc:	e1dd      	b.n	800239a <DisplayWeather+0x91a>
					int currentDay = (data_receive.numberDay[t] + i) % 7;
 8001fde:	4a5c      	ldr	r2, [pc, #368]	@ (8002150 <DisplayWeather+0x6d0>)
 8001fe0:	69bb      	ldr	r3, [r7, #24]
 8001fe2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001fe6:	4b5b      	ldr	r3, [pc, #364]	@ (8002154 <DisplayWeather+0x6d4>)
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	441a      	add	r2, r3
 8001fec:	4b5a      	ldr	r3, [pc, #360]	@ (8002158 <DisplayWeather+0x6d8>)
 8001fee:	fb83 1302 	smull	r1, r3, r3, r2
 8001ff2:	4413      	add	r3, r2
 8001ff4:	1099      	asrs	r1, r3, #2
 8001ff6:	17d3      	asrs	r3, r2, #31
 8001ff8:	1ac9      	subs	r1, r1, r3
 8001ffa:	460b      	mov	r3, r1
 8001ffc:	00db      	lsls	r3, r3, #3
 8001ffe:	1a5b      	subs	r3, r3, r1
 8002000:	1ad3      	subs	r3, r2, r3
 8002002:	60fb      	str	r3, [r7, #12]
					if(t == 0){
 8002004:	69bb      	ldr	r3, [r7, #24]
 8002006:	2b00      	cmp	r3, #0
 8002008:	f040 80c2 	bne.w	8002190 <DisplayWeather+0x710>
						sprintf(rx_Day, "%s",day_char[currentDay]);
 800200c:	4a53      	ldr	r2, [pc, #332]	@ (800215c <DisplayWeather+0x6dc>)
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002014:	461a      	mov	r2, r3
 8002016:	4952      	ldr	r1, [pc, #328]	@ (8002160 <DisplayWeather+0x6e0>)
 8002018:	4852      	ldr	r0, [pc, #328]	@ (8002164 <DisplayWeather+0x6e4>)
 800201a:	f005 fcf5 	bl	8007a08 <siprintf>
						ILI9341_WriteString(5, 30, rx_Day, Font_11x18, WHITE, BLACK);
 800201e:	4b52      	ldr	r3, [pc, #328]	@ (8002168 <DisplayWeather+0x6e8>)
 8002020:	2200      	movs	r2, #0
 8002022:	9202      	str	r2, [sp, #8]
 8002024:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002028:	9201      	str	r2, [sp, #4]
 800202a:	685a      	ldr	r2, [r3, #4]
 800202c:	9200      	str	r2, [sp, #0]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a4c      	ldr	r2, [pc, #304]	@ (8002164 <DisplayWeather+0x6e4>)
 8002032:	211e      	movs	r1, #30
 8002034:	2005      	movs	r0, #5
 8002036:	f7ff fa51 	bl	80014dc <ILI9341_WriteString>

						sprintf(rx_buffer, "%d",data_receive.tempMax[t]);
 800203a:	4a45      	ldr	r2, [pc, #276]	@ (8002150 <DisplayWeather+0x6d0>)
 800203c:	69bb      	ldr	r3, [r7, #24]
 800203e:	3306      	adds	r3, #6
 8002040:	009b      	lsls	r3, r3, #2
 8002042:	4413      	add	r3, r2
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	461a      	mov	r2, r3
 8002048:	4948      	ldr	r1, [pc, #288]	@ (800216c <DisplayWeather+0x6ec>)
 800204a:	4849      	ldr	r0, [pc, #292]	@ (8002170 <DisplayWeather+0x6f0>)
 800204c:	f005 fcdc 	bl	8007a08 <siprintf>
						ILI9341_WriteString(50, 30, rx_buffer, Font_11x18, WHITE, BLACK);
 8002050:	4b45      	ldr	r3, [pc, #276]	@ (8002168 <DisplayWeather+0x6e8>)
 8002052:	2200      	movs	r2, #0
 8002054:	9202      	str	r2, [sp, #8]
 8002056:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800205a:	9201      	str	r2, [sp, #4]
 800205c:	685a      	ldr	r2, [r3, #4]
 800205e:	9200      	str	r2, [sp, #0]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	4a43      	ldr	r2, [pc, #268]	@ (8002170 <DisplayWeather+0x6f0>)
 8002064:	211e      	movs	r1, #30
 8002066:	2032      	movs	r0, #50	@ 0x32
 8002068:	f7ff fa38 	bl	80014dc <ILI9341_WriteString>
						sprintf(rx_letter, "%s","o");
 800206c:	4a41      	ldr	r2, [pc, #260]	@ (8002174 <DisplayWeather+0x6f4>)
 800206e:	493c      	ldr	r1, [pc, #240]	@ (8002160 <DisplayWeather+0x6e0>)
 8002070:	4841      	ldr	r0, [pc, #260]	@ (8002178 <DisplayWeather+0x6f8>)
 8002072:	f005 fcc9 	bl	8007a08 <siprintf>
						ILI9341_WriteString(73, 30, rx_letter, Font_7x10, WHITE, BLACK);
 8002076:	4b41      	ldr	r3, [pc, #260]	@ (800217c <DisplayWeather+0x6fc>)
 8002078:	2200      	movs	r2, #0
 800207a:	9202      	str	r2, [sp, #8]
 800207c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002080:	9201      	str	r2, [sp, #4]
 8002082:	685a      	ldr	r2, [r3, #4]
 8002084:	9200      	str	r2, [sp, #0]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a3b      	ldr	r2, [pc, #236]	@ (8002178 <DisplayWeather+0x6f8>)
 800208a:	211e      	movs	r1, #30
 800208c:	2049      	movs	r0, #73	@ 0x49
 800208e:	f7ff fa25 	bl	80014dc <ILI9341_WriteString>

						sprintf(rx_buffer, "/%d",data_receive.tempMin[t]);
 8002092:	4a2f      	ldr	r2, [pc, #188]	@ (8002150 <DisplayWeather+0x6d0>)
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	330e      	adds	r3, #14
 8002098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800209c:	461a      	mov	r2, r3
 800209e:	4938      	ldr	r1, [pc, #224]	@ (8002180 <DisplayWeather+0x700>)
 80020a0:	4833      	ldr	r0, [pc, #204]	@ (8002170 <DisplayWeather+0x6f0>)
 80020a2:	f005 fcb1 	bl	8007a08 <siprintf>
						ILI9341_WriteString(80, 30, rx_buffer, Font_11x18, WHITE, BLACK);
 80020a6:	4b30      	ldr	r3, [pc, #192]	@ (8002168 <DisplayWeather+0x6e8>)
 80020a8:	2200      	movs	r2, #0
 80020aa:	9202      	str	r2, [sp, #8]
 80020ac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020b0:	9201      	str	r2, [sp, #4]
 80020b2:	685a      	ldr	r2, [r3, #4]
 80020b4:	9200      	str	r2, [sp, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a2d      	ldr	r2, [pc, #180]	@ (8002170 <DisplayWeather+0x6f0>)
 80020ba:	211e      	movs	r1, #30
 80020bc:	2050      	movs	r0, #80	@ 0x50
 80020be:	f7ff fa0d 	bl	80014dc <ILI9341_WriteString>
						sprintf(rx_letter, "%s","o");
 80020c2:	4a2c      	ldr	r2, [pc, #176]	@ (8002174 <DisplayWeather+0x6f4>)
 80020c4:	4926      	ldr	r1, [pc, #152]	@ (8002160 <DisplayWeather+0x6e0>)
 80020c6:	482c      	ldr	r0, [pc, #176]	@ (8002178 <DisplayWeather+0x6f8>)
 80020c8:	f005 fc9e 	bl	8007a08 <siprintf>
						ILI9341_WriteString(113, 30, rx_letter, Font_7x10, WHITE, BLACK);
 80020cc:	4b2b      	ldr	r3, [pc, #172]	@ (800217c <DisplayWeather+0x6fc>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	9202      	str	r2, [sp, #8]
 80020d2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80020d6:	9201      	str	r2, [sp, #4]
 80020d8:	685a      	ldr	r2, [r3, #4]
 80020da:	9200      	str	r2, [sp, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4a26      	ldr	r2, [pc, #152]	@ (8002178 <DisplayWeather+0x6f8>)
 80020e0:	211e      	movs	r1, #30
 80020e2:	2071      	movs	r0, #113	@ 0x71
 80020e4:	f7ff f9fa 	bl	80014dc <ILI9341_WriteString>

						sprintf(rx_buffer, "%d%%",data_receive.humidi[t]);
 80020e8:	4a19      	ldr	r2, [pc, #100]	@ (8002150 <DisplayWeather+0x6d0>)
 80020ea:	69bb      	ldr	r3, [r7, #24]
 80020ec:	3314      	adds	r3, #20
 80020ee:	009b      	lsls	r3, r3, #2
 80020f0:	4413      	add	r3, r2
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	461a      	mov	r2, r3
 80020f6:	4923      	ldr	r1, [pc, #140]	@ (8002184 <DisplayWeather+0x704>)
 80020f8:	481d      	ldr	r0, [pc, #116]	@ (8002170 <DisplayWeather+0x6f0>)
 80020fa:	f005 fc85 	bl	8007a08 <siprintf>
						ILI9341_WriteString(50, 50, rx_buffer, Font_11x18, WHITE, BLACK);
 80020fe:	4b1a      	ldr	r3, [pc, #104]	@ (8002168 <DisplayWeather+0x6e8>)
 8002100:	2200      	movs	r2, #0
 8002102:	9202      	str	r2, [sp, #8]
 8002104:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002108:	9201      	str	r2, [sp, #4]
 800210a:	685a      	ldr	r2, [r3, #4]
 800210c:	9200      	str	r2, [sp, #0]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a17      	ldr	r2, [pc, #92]	@ (8002170 <DisplayWeather+0x6f0>)
 8002112:	2132      	movs	r1, #50	@ 0x32
 8002114:	2032      	movs	r0, #50	@ 0x32
 8002116:	f7ff f9e1 	bl	80014dc <ILI9341_WriteString>
						if(data_receive.tempMax[t] >= 25){
 800211a:	4a0d      	ldr	r2, [pc, #52]	@ (8002150 <DisplayWeather+0x6d0>)
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	3306      	adds	r3, #6
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	4413      	add	r3, r2
 8002124:	685b      	ldr	r3, [r3, #4]
 8002126:	2b18      	cmp	r3, #24
 8002128:	dd08      	ble.n	800213c <DisplayWeather+0x6bc>
							ILI9341_DrawImage(134, 30, 32, 32, Image_Sun);
 800212a:	4b17      	ldr	r3, [pc, #92]	@ (8002188 <DisplayWeather+0x708>)
 800212c:	9300      	str	r3, [sp, #0]
 800212e:	2320      	movs	r3, #32
 8002130:	2220      	movs	r2, #32
 8002132:	211e      	movs	r1, #30
 8002134:	2086      	movs	r0, #134	@ 0x86
 8002136:	f7ff fa93 	bl	8001660 <ILI9341_DrawImage>
 800213a:	e12b      	b.n	8002394 <DisplayWeather+0x914>
						}
						else{
							ILI9341_DrawImage(134, 30, 32, 32, Image_Rain);
 800213c:	4b13      	ldr	r3, [pc, #76]	@ (800218c <DisplayWeather+0x70c>)
 800213e:	9300      	str	r3, [sp, #0]
 8002140:	2320      	movs	r3, #32
 8002142:	2220      	movs	r2, #32
 8002144:	211e      	movs	r1, #30
 8002146:	2086      	movs	r0, #134	@ 0x86
 8002148:	f7ff fa8a 	bl	8001660 <ILI9341_DrawImage>
 800214c:	e122      	b.n	8002394 <DisplayWeather+0x914>
 800214e:	bf00      	nop
 8002150:	20000240 	.word	0x20000240
 8002154:	20001088 	.word	0x20001088
 8002158:	92492493 	.word	0x92492493
 800215c:	20000034 	.word	0x20000034
 8002160:	08009d24 	.word	0x08009d24
 8002164:	20000c88 	.word	0x20000c88
 8002168:	2000000c 	.word	0x2000000c
 800216c:	08009d28 	.word	0x08009d28
 8002170:	20000488 	.word	0x20000488
 8002174:	08009d2c 	.word	0x08009d2c
 8002178:	20000888 	.word	0x20000888
 800217c:	20000004 	.word	0x20000004
 8002180:	08009d30 	.word	0x08009d30
 8002184:	08009d34 	.word	0x08009d34
 8002188:	0800c57c 	.word	0x0800c57c
 800218c:	0800cd7c 	.word	0x0800cd7c
						}
					}
					else{
						sprintf(rx_Day, "%s",day_char[currentDay]);
 8002190:	4aad      	ldr	r2, [pc, #692]	@ (8002448 <DisplayWeather+0x9c8>)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002198:	461a      	mov	r2, r3
 800219a:	49ac      	ldr	r1, [pc, #688]	@ (800244c <DisplayWeather+0x9cc>)
 800219c:	48ac      	ldr	r0, [pc, #688]	@ (8002450 <DisplayWeather+0x9d0>)
 800219e:	f005 fc33 	bl	8007a08 <siprintf>
						ILI9341_WriteString(5,35*t + 70 , rx_Day, Font_7x10, WHITE, BLACK);
 80021a2:	69bb      	ldr	r3, [r7, #24]
 80021a4:	b29b      	uxth	r3, r3
 80021a6:	461a      	mov	r2, r3
 80021a8:	0092      	lsls	r2, r2, #2
 80021aa:	4413      	add	r3, r2
 80021ac:	461a      	mov	r2, r3
 80021ae:	00d2      	lsls	r2, r2, #3
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	3346      	adds	r3, #70	@ 0x46
 80021b6:	b299      	uxth	r1, r3
 80021b8:	4ba6      	ldr	r3, [pc, #664]	@ (8002454 <DisplayWeather+0x9d4>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	9202      	str	r2, [sp, #8]
 80021be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80021c2:	9201      	str	r2, [sp, #4]
 80021c4:	685a      	ldr	r2, [r3, #4]
 80021c6:	9200      	str	r2, [sp, #0]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4aa1      	ldr	r2, [pc, #644]	@ (8002450 <DisplayWeather+0x9d0>)
 80021cc:	2005      	movs	r0, #5
 80021ce:	f7ff f985 	bl	80014dc <ILI9341_WriteString>

						sprintf(rx_buffer, "%d",data_receive.tempMax[t]);
 80021d2:	4aa1      	ldr	r2, [pc, #644]	@ (8002458 <DisplayWeather+0x9d8>)
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	3306      	adds	r3, #6
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	461a      	mov	r2, r3
 80021e0:	499e      	ldr	r1, [pc, #632]	@ (800245c <DisplayWeather+0x9dc>)
 80021e2:	489f      	ldr	r0, [pc, #636]	@ (8002460 <DisplayWeather+0x9e0>)
 80021e4:	f005 fc10 	bl	8007a08 <siprintf>
						ILI9341_WriteString(60, 35*t + 70, rx_buffer, Font_7x10, WHITE, BLACK);
 80021e8:	69bb      	ldr	r3, [r7, #24]
 80021ea:	b29b      	uxth	r3, r3
 80021ec:	461a      	mov	r2, r3
 80021ee:	0092      	lsls	r2, r2, #2
 80021f0:	4413      	add	r3, r2
 80021f2:	461a      	mov	r2, r3
 80021f4:	00d2      	lsls	r2, r2, #3
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	3346      	adds	r3, #70	@ 0x46
 80021fc:	b299      	uxth	r1, r3
 80021fe:	4b95      	ldr	r3, [pc, #596]	@ (8002454 <DisplayWeather+0x9d4>)
 8002200:	2200      	movs	r2, #0
 8002202:	9202      	str	r2, [sp, #8]
 8002204:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002208:	9201      	str	r2, [sp, #4]
 800220a:	685a      	ldr	r2, [r3, #4]
 800220c:	9200      	str	r2, [sp, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4a93      	ldr	r2, [pc, #588]	@ (8002460 <DisplayWeather+0x9e0>)
 8002212:	203c      	movs	r0, #60	@ 0x3c
 8002214:	f7ff f962 	bl	80014dc <ILI9341_WriteString>
						sprintf(rx_letter, "%s","o");
 8002218:	4a92      	ldr	r2, [pc, #584]	@ (8002464 <DisplayWeather+0x9e4>)
 800221a:	498c      	ldr	r1, [pc, #560]	@ (800244c <DisplayWeather+0x9cc>)
 800221c:	4892      	ldr	r0, [pc, #584]	@ (8002468 <DisplayWeather+0x9e8>)
 800221e:	f005 fbf3 	bl	8007a08 <siprintf>
						ILI9341_WriteString(75, 35*t + 66, rx_letter, Font_7x10, WHITE, BLACK);
 8002222:	69bb      	ldr	r3, [r7, #24]
 8002224:	b29b      	uxth	r3, r3
 8002226:	461a      	mov	r2, r3
 8002228:	0092      	lsls	r2, r2, #2
 800222a:	4413      	add	r3, r2
 800222c:	461a      	mov	r2, r3
 800222e:	00d2      	lsls	r2, r2, #3
 8002230:	1ad3      	subs	r3, r2, r3
 8002232:	b29b      	uxth	r3, r3
 8002234:	3342      	adds	r3, #66	@ 0x42
 8002236:	b299      	uxth	r1, r3
 8002238:	4b86      	ldr	r3, [pc, #536]	@ (8002454 <DisplayWeather+0x9d4>)
 800223a:	2200      	movs	r2, #0
 800223c:	9202      	str	r2, [sp, #8]
 800223e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002242:	9201      	str	r2, [sp, #4]
 8002244:	685a      	ldr	r2, [r3, #4]
 8002246:	9200      	str	r2, [sp, #0]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	4a87      	ldr	r2, [pc, #540]	@ (8002468 <DisplayWeather+0x9e8>)
 800224c:	204b      	movs	r0, #75	@ 0x4b
 800224e:	f7ff f945 	bl	80014dc <ILI9341_WriteString>

						sprintf(rx_buffer, "%d",data_receive.tempMin[t]);
 8002252:	4a81      	ldr	r2, [pc, #516]	@ (8002458 <DisplayWeather+0x9d8>)
 8002254:	69bb      	ldr	r3, [r7, #24]
 8002256:	330e      	adds	r3, #14
 8002258:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800225c:	461a      	mov	r2, r3
 800225e:	497f      	ldr	r1, [pc, #508]	@ (800245c <DisplayWeather+0x9dc>)
 8002260:	487f      	ldr	r0, [pc, #508]	@ (8002460 <DisplayWeather+0x9e0>)
 8002262:	f005 fbd1 	bl	8007a08 <siprintf>
						ILI9341_WriteString(90, 35*t + 70, rx_buffer, Font_7x10, WHITE, BLACK);
 8002266:	69bb      	ldr	r3, [r7, #24]
 8002268:	b29b      	uxth	r3, r3
 800226a:	461a      	mov	r2, r3
 800226c:	0092      	lsls	r2, r2, #2
 800226e:	4413      	add	r3, r2
 8002270:	461a      	mov	r2, r3
 8002272:	00d2      	lsls	r2, r2, #3
 8002274:	1ad3      	subs	r3, r2, r3
 8002276:	b29b      	uxth	r3, r3
 8002278:	3346      	adds	r3, #70	@ 0x46
 800227a:	b299      	uxth	r1, r3
 800227c:	4b75      	ldr	r3, [pc, #468]	@ (8002454 <DisplayWeather+0x9d4>)
 800227e:	2200      	movs	r2, #0
 8002280:	9202      	str	r2, [sp, #8]
 8002282:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002286:	9201      	str	r2, [sp, #4]
 8002288:	685a      	ldr	r2, [r3, #4]
 800228a:	9200      	str	r2, [sp, #0]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	4a74      	ldr	r2, [pc, #464]	@ (8002460 <DisplayWeather+0x9e0>)
 8002290:	205a      	movs	r0, #90	@ 0x5a
 8002292:	f7ff f923 	bl	80014dc <ILI9341_WriteString>
						sprintf(rx_letter, "%s","o");
 8002296:	4a73      	ldr	r2, [pc, #460]	@ (8002464 <DisplayWeather+0x9e4>)
 8002298:	496c      	ldr	r1, [pc, #432]	@ (800244c <DisplayWeather+0x9cc>)
 800229a:	4873      	ldr	r0, [pc, #460]	@ (8002468 <DisplayWeather+0x9e8>)
 800229c:	f005 fbb4 	bl	8007a08 <siprintf>
						ILI9341_WriteString(105, 35*t + 66, rx_letter, Font_7x10, WHITE, BLACK);
 80022a0:	69bb      	ldr	r3, [r7, #24]
 80022a2:	b29b      	uxth	r3, r3
 80022a4:	461a      	mov	r2, r3
 80022a6:	0092      	lsls	r2, r2, #2
 80022a8:	4413      	add	r3, r2
 80022aa:	461a      	mov	r2, r3
 80022ac:	00d2      	lsls	r2, r2, #3
 80022ae:	1ad3      	subs	r3, r2, r3
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	3342      	adds	r3, #66	@ 0x42
 80022b4:	b299      	uxth	r1, r3
 80022b6:	4b67      	ldr	r3, [pc, #412]	@ (8002454 <DisplayWeather+0x9d4>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	9202      	str	r2, [sp, #8]
 80022bc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80022c0:	9201      	str	r2, [sp, #4]
 80022c2:	685a      	ldr	r2, [r3, #4]
 80022c4:	9200      	str	r2, [sp, #0]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a67      	ldr	r2, [pc, #412]	@ (8002468 <DisplayWeather+0x9e8>)
 80022ca:	2069      	movs	r0, #105	@ 0x69
 80022cc:	f7ff f906 	bl	80014dc <ILI9341_WriteString>

						sprintf(rx_buffer, "%d%%",data_receive.humidi[t]);
 80022d0:	4a61      	ldr	r2, [pc, #388]	@ (8002458 <DisplayWeather+0x9d8>)
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	3314      	adds	r3, #20
 80022d6:	009b      	lsls	r3, r3, #2
 80022d8:	4413      	add	r3, r2
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	461a      	mov	r2, r3
 80022de:	4963      	ldr	r1, [pc, #396]	@ (800246c <DisplayWeather+0x9ec>)
 80022e0:	485f      	ldr	r0, [pc, #380]	@ (8002460 <DisplayWeather+0x9e0>)
 80022e2:	f005 fb91 	bl	8007a08 <siprintf>
						ILI9341_WriteString(164, 35*t + 70, rx_buffer, Font_7x10, WHITE, BLACK);
 80022e6:	69bb      	ldr	r3, [r7, #24]
 80022e8:	b29b      	uxth	r3, r3
 80022ea:	461a      	mov	r2, r3
 80022ec:	0092      	lsls	r2, r2, #2
 80022ee:	4413      	add	r3, r2
 80022f0:	461a      	mov	r2, r3
 80022f2:	00d2      	lsls	r2, r2, #3
 80022f4:	1ad3      	subs	r3, r2, r3
 80022f6:	b29b      	uxth	r3, r3
 80022f8:	3346      	adds	r3, #70	@ 0x46
 80022fa:	b299      	uxth	r1, r3
 80022fc:	4b55      	ldr	r3, [pc, #340]	@ (8002454 <DisplayWeather+0x9d4>)
 80022fe:	2200      	movs	r2, #0
 8002300:	9202      	str	r2, [sp, #8]
 8002302:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002306:	9201      	str	r2, [sp, #4]
 8002308:	685a      	ldr	r2, [r3, #4]
 800230a:	9200      	str	r2, [sp, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4a54      	ldr	r2, [pc, #336]	@ (8002460 <DisplayWeather+0x9e0>)
 8002310:	20a4      	movs	r0, #164	@ 0xa4
 8002312:	f7ff f8e3 	bl	80014dc <ILI9341_WriteString>
						if(data_receive.tempMax[t] >= 25){
 8002316:	4a50      	ldr	r2, [pc, #320]	@ (8002458 <DisplayWeather+0x9d8>)
 8002318:	69bb      	ldr	r3, [r7, #24]
 800231a:	3306      	adds	r3, #6
 800231c:	009b      	lsls	r3, r3, #2
 800231e:	4413      	add	r3, r2
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	2b18      	cmp	r3, #24
 8002324:	dd12      	ble.n	800234c <DisplayWeather+0x8cc>
							ILI9341_DrawImage(40, 35*t + 65, 16, 16, Image_Sun_16);
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	b29b      	uxth	r3, r3
 800232a:	461a      	mov	r2, r3
 800232c:	0092      	lsls	r2, r2, #2
 800232e:	4413      	add	r3, r2
 8002330:	461a      	mov	r2, r3
 8002332:	00d2      	lsls	r2, r2, #3
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	b29b      	uxth	r3, r3
 8002338:	3341      	adds	r3, #65	@ 0x41
 800233a:	b299      	uxth	r1, r3
 800233c:	4b4c      	ldr	r3, [pc, #304]	@ (8002470 <DisplayWeather+0x9f0>)
 800233e:	9300      	str	r3, [sp, #0]
 8002340:	2310      	movs	r3, #16
 8002342:	2210      	movs	r2, #16
 8002344:	2028      	movs	r0, #40	@ 0x28
 8002346:	f7ff f98b 	bl	8001660 <ILI9341_DrawImage>
 800234a:	e011      	b.n	8002370 <DisplayWeather+0x8f0>
						}
						else{
							ILI9341_DrawImage(40, 35*t + 65, 16, 16, Image_rain_16);
 800234c:	69bb      	ldr	r3, [r7, #24]
 800234e:	b29b      	uxth	r3, r3
 8002350:	461a      	mov	r2, r3
 8002352:	0092      	lsls	r2, r2, #2
 8002354:	4413      	add	r3, r2
 8002356:	461a      	mov	r2, r3
 8002358:	00d2      	lsls	r2, r2, #3
 800235a:	1ad3      	subs	r3, r2, r3
 800235c:	b29b      	uxth	r3, r3
 800235e:	3341      	adds	r3, #65	@ 0x41
 8002360:	b299      	uxth	r1, r3
 8002362:	4b44      	ldr	r3, [pc, #272]	@ (8002474 <DisplayWeather+0x9f4>)
 8002364:	9300      	str	r3, [sp, #0]
 8002366:	2310      	movs	r3, #16
 8002368:	2210      	movs	r2, #16
 800236a:	2028      	movs	r0, #40	@ 0x28
 800236c:	f7ff f978 	bl	8001660 <ILI9341_DrawImage>
						}
						ILI9341_DrawImage(140, 35*t + 65, 16, 16, Image_humidity_16);
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	b29b      	uxth	r3, r3
 8002374:	461a      	mov	r2, r3
 8002376:	0092      	lsls	r2, r2, #2
 8002378:	4413      	add	r3, r2
 800237a:	461a      	mov	r2, r3
 800237c:	00d2      	lsls	r2, r2, #3
 800237e:	1ad3      	subs	r3, r2, r3
 8002380:	b29b      	uxth	r3, r3
 8002382:	3341      	adds	r3, #65	@ 0x41
 8002384:	b299      	uxth	r1, r3
 8002386:	4b3c      	ldr	r3, [pc, #240]	@ (8002478 <DisplayWeather+0x9f8>)
 8002388:	9300      	str	r3, [sp, #0]
 800238a:	2310      	movs	r3, #16
 800238c:	2210      	movs	r2, #16
 800238e:	208c      	movs	r0, #140	@ 0x8c
 8002390:	f7ff f966 	bl	8001660 <ILI9341_DrawImage>
				for(int t = 0;t < 7;t++){
 8002394:	69bb      	ldr	r3, [r7, #24]
 8002396:	3301      	adds	r3, #1
 8002398:	61bb      	str	r3, [r7, #24]
 800239a:	69bb      	ldr	r3, [r7, #24]
 800239c:	2b06      	cmp	r3, #6
 800239e:	f77f ae1e 	ble.w	8001fde <DisplayWeather+0x55e>
					}
				}
				//HAL_Delay(200);
				if (ILI9341_TouchGetCoordinates(&x, &y)) {
 80023a2:	1d3a      	adds	r2, r7, #4
 80023a4:	1dbb      	adds	r3, r7, #6
 80023a6:	4611      	mov	r1, r2
 80023a8:	4618      	mov	r0, r3
 80023aa:	f001 f975 	bl	8003698 <ILI9341_TouchGetCoordinates>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d011      	beq.n	80023d8 <DisplayWeather+0x958>
					if(x >= 4 && x <= 20 && y >= 284 && y <= 320){
 80023b4:	88fb      	ldrh	r3, [r7, #6]
 80023b6:	2b03      	cmp	r3, #3
 80023b8:	d90e      	bls.n	80023d8 <DisplayWeather+0x958>
 80023ba:	88fb      	ldrh	r3, [r7, #6]
 80023bc:	2b14      	cmp	r3, #20
 80023be:	d80b      	bhi.n	80023d8 <DisplayWeather+0x958>
 80023c0:	88bb      	ldrh	r3, [r7, #4]
 80023c2:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 80023c6:	d307      	bcc.n	80023d8 <DisplayWeather+0x958>
 80023c8:	88bb      	ldrh	r3, [r7, #4]
 80023ca:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80023ce:	d803      	bhi.n	80023d8 <DisplayWeather+0x958>
						state = 2;
 80023d0:	4b2a      	ldr	r3, [pc, #168]	@ (800247c <DisplayWeather+0x9fc>)
 80023d2:	2202      	movs	r2, #2
 80023d4:	601a      	str	r2, [r3, #0]
						return;
 80023d6:	e3d9      	b.n	8002b8c <DisplayWeather+0x110c>
			while(state != 2){
 80023d8:	4b28      	ldr	r3, [pc, #160]	@ (800247c <DisplayWeather+0x9fc>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	2b02      	cmp	r3, #2
 80023de:	f47f adfb 	bne.w	8001fd8 <DisplayWeather+0x558>
		else if((x >= 77 && x <= 99) && (y >= 9 && y <= 318))
 80023e2:	e3d3      	b.n	8002b8c <DisplayWeather+0x110c>
					}
				}
			}
		}

		else if((x >= 116 && x <= 185) && (y >= 9 && y <= 318))
 80023e4:	88fb      	ldrh	r3, [r7, #6]
 80023e6:	2b73      	cmp	r3, #115	@ 0x73
 80023e8:	f240 8276 	bls.w	80028d8 <DisplayWeather+0xe58>
 80023ec:	88fb      	ldrh	r3, [r7, #6]
 80023ee:	2bb9      	cmp	r3, #185	@ 0xb9
 80023f0:	f200 8272 	bhi.w	80028d8 <DisplayWeather+0xe58>
 80023f4:	88bb      	ldrh	r3, [r7, #4]
 80023f6:	2b08      	cmp	r3, #8
 80023f8:	f240 826e 	bls.w	80028d8 <DisplayWeather+0xe58>
 80023fc:	88bb      	ldrh	r3, [r7, #4]
 80023fe:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 8002402:	f200 8269 	bhi.w	80028d8 <DisplayWeather+0xe58>
		{
			HAL_UART_Transmit(&huart1, (uint8_t *)&HaNoi, sizeof(HaNoi),1000);
 8002406:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800240a:	2208      	movs	r2, #8
 800240c:	491c      	ldr	r1, [pc, #112]	@ (8002480 <DisplayWeather+0xa00>)
 800240e:	481d      	ldr	r0, [pc, #116]	@ (8002484 <DisplayWeather+0xa04>)
 8002410:	f003 ffc2 	bl	8006398 <HAL_UART_Transmit>
			ILI9341_FillScreen(BLACK);
 8002414:	2000      	movs	r0, #0
 8002416:	f7ff f909 	bl	800162c <ILI9341_FillScreen>
			ILI9341_WriteString(87, 1, "Ha Noi", Font_11x18, ILI9341_COLOR565(255, 51, 0), BLACK);
 800241a:	4b1b      	ldr	r3, [pc, #108]	@ (8002488 <DisplayWeather+0xa08>)
 800241c:	2200      	movs	r2, #0
 800241e:	9202      	str	r2, [sp, #8]
 8002420:	f64f 1280 	movw	r2, #63872	@ 0xf980
 8002424:	9201      	str	r2, [sp, #4]
 8002426:	685a      	ldr	r2, [r3, #4]
 8002428:	9200      	str	r2, [sp, #0]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a17      	ldr	r2, [pc, #92]	@ (800248c <DisplayWeather+0xa0c>)
 800242e:	2101      	movs	r1, #1
 8002430:	2057      	movs	r0, #87	@ 0x57
 8002432:	f7ff f853 	bl	80014dc <ILI9341_WriteString>
			ILI9341_DrawImage(206, 1, 24, 24, button_back_Image);
 8002436:	4b16      	ldr	r3, [pc, #88]	@ (8002490 <DisplayWeather+0xa10>)
 8002438:	9300      	str	r3, [sp, #0]
 800243a:	2318      	movs	r3, #24
 800243c:	2218      	movs	r2, #24
 800243e:	2101      	movs	r1, #1
 8002440:	20ce      	movs	r0, #206	@ 0xce
 8002442:	f7ff f90d 	bl	8001660 <ILI9341_DrawImage>
			while(state != 2){
 8002446:	e225      	b.n	8002894 <DisplayWeather+0xe14>
 8002448:	20000034 	.word	0x20000034
 800244c:	08009d24 	.word	0x08009d24
 8002450:	20000c88 	.word	0x20000c88
 8002454:	20000004 	.word	0x20000004
 8002458:	20000240 	.word	0x20000240
 800245c:	08009d28 	.word	0x08009d28
 8002460:	20000488 	.word	0x20000488
 8002464:	08009d2c 	.word	0x08009d2c
 8002468:	20000888 	.word	0x20000888
 800246c:	08009d34 	.word	0x08009d34
 8002470:	0800e77c 	.word	0x0800e77c
 8002474:	0800e97c 	.word	0x0800e97c
 8002478:	0800e57c 	.word	0x0800e57c
 800247c:	2000108c 	.word	0x2000108c
 8002480:	2000002c 	.word	0x2000002c
 8002484:	20000400 	.word	0x20000400
 8002488:	2000000c 	.word	0x2000000c
 800248c:	08009d04 	.word	0x08009d04
 8002490:	0800eb7c 	.word	0x0800eb7c
				for(int t = 0;t < 7;t++){
 8002494:	2300      	movs	r3, #0
 8002496:	617b      	str	r3, [r7, #20]
 8002498:	e1dd      	b.n	8002856 <DisplayWeather+0xdd6>
					int currentDay = (data_receive.numberDay[t] + i) % 7;
 800249a:	4a5c      	ldr	r2, [pc, #368]	@ (800260c <DisplayWeather+0xb8c>)
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80024a2:	4b5b      	ldr	r3, [pc, #364]	@ (8002610 <DisplayWeather+0xb90>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	441a      	add	r2, r3
 80024a8:	4b5a      	ldr	r3, [pc, #360]	@ (8002614 <DisplayWeather+0xb94>)
 80024aa:	fb83 1302 	smull	r1, r3, r3, r2
 80024ae:	4413      	add	r3, r2
 80024b0:	1099      	asrs	r1, r3, #2
 80024b2:	17d3      	asrs	r3, r2, #31
 80024b4:	1ac9      	subs	r1, r1, r3
 80024b6:	460b      	mov	r3, r1
 80024b8:	00db      	lsls	r3, r3, #3
 80024ba:	1a5b      	subs	r3, r3, r1
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	60bb      	str	r3, [r7, #8]
					if(t == 0){
 80024c0:	697b      	ldr	r3, [r7, #20]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	f040 80c2 	bne.w	800264c <DisplayWeather+0xbcc>
						sprintf(rx_Day, "%s",day_char[currentDay]);
 80024c8:	4a53      	ldr	r2, [pc, #332]	@ (8002618 <DisplayWeather+0xb98>)
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024d0:	461a      	mov	r2, r3
 80024d2:	4952      	ldr	r1, [pc, #328]	@ (800261c <DisplayWeather+0xb9c>)
 80024d4:	4852      	ldr	r0, [pc, #328]	@ (8002620 <DisplayWeather+0xba0>)
 80024d6:	f005 fa97 	bl	8007a08 <siprintf>
						ILI9341_WriteString(5, 30, rx_Day, Font_11x18, WHITE, BLACK);
 80024da:	4b52      	ldr	r3, [pc, #328]	@ (8002624 <DisplayWeather+0xba4>)
 80024dc:	2200      	movs	r2, #0
 80024de:	9202      	str	r2, [sp, #8]
 80024e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80024e4:	9201      	str	r2, [sp, #4]
 80024e6:	685a      	ldr	r2, [r3, #4]
 80024e8:	9200      	str	r2, [sp, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a4c      	ldr	r2, [pc, #304]	@ (8002620 <DisplayWeather+0xba0>)
 80024ee:	211e      	movs	r1, #30
 80024f0:	2005      	movs	r0, #5
 80024f2:	f7fe fff3 	bl	80014dc <ILI9341_WriteString>
						sprintf(rx_buffer, "%d",data_receive.tempMax[t]);
 80024f6:	4a45      	ldr	r2, [pc, #276]	@ (800260c <DisplayWeather+0xb8c>)
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	3306      	adds	r3, #6
 80024fc:	009b      	lsls	r3, r3, #2
 80024fe:	4413      	add	r3, r2
 8002500:	685b      	ldr	r3, [r3, #4]
 8002502:	461a      	mov	r2, r3
 8002504:	4948      	ldr	r1, [pc, #288]	@ (8002628 <DisplayWeather+0xba8>)
 8002506:	4849      	ldr	r0, [pc, #292]	@ (800262c <DisplayWeather+0xbac>)
 8002508:	f005 fa7e 	bl	8007a08 <siprintf>
						ILI9341_WriteString(50, 30, rx_buffer, Font_11x18, WHITE, BLACK);
 800250c:	4b45      	ldr	r3, [pc, #276]	@ (8002624 <DisplayWeather+0xba4>)
 800250e:	2200      	movs	r2, #0
 8002510:	9202      	str	r2, [sp, #8]
 8002512:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002516:	9201      	str	r2, [sp, #4]
 8002518:	685a      	ldr	r2, [r3, #4]
 800251a:	9200      	str	r2, [sp, #0]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a43      	ldr	r2, [pc, #268]	@ (800262c <DisplayWeather+0xbac>)
 8002520:	211e      	movs	r1, #30
 8002522:	2032      	movs	r0, #50	@ 0x32
 8002524:	f7fe ffda 	bl	80014dc <ILI9341_WriteString>
						sprintf(rx_letter, "%s","o");
 8002528:	4a41      	ldr	r2, [pc, #260]	@ (8002630 <DisplayWeather+0xbb0>)
 800252a:	493c      	ldr	r1, [pc, #240]	@ (800261c <DisplayWeather+0xb9c>)
 800252c:	4841      	ldr	r0, [pc, #260]	@ (8002634 <DisplayWeather+0xbb4>)
 800252e:	f005 fa6b 	bl	8007a08 <siprintf>
						ILI9341_WriteString(73, 30, rx_letter, Font_7x10, WHITE, BLACK);
 8002532:	4b41      	ldr	r3, [pc, #260]	@ (8002638 <DisplayWeather+0xbb8>)
 8002534:	2200      	movs	r2, #0
 8002536:	9202      	str	r2, [sp, #8]
 8002538:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800253c:	9201      	str	r2, [sp, #4]
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	9200      	str	r2, [sp, #0]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	4a3b      	ldr	r2, [pc, #236]	@ (8002634 <DisplayWeather+0xbb4>)
 8002546:	211e      	movs	r1, #30
 8002548:	2049      	movs	r0, #73	@ 0x49
 800254a:	f7fe ffc7 	bl	80014dc <ILI9341_WriteString>

						sprintf(rx_buffer, "/%d",data_receive.tempMin[t]);
 800254e:	4a2f      	ldr	r2, [pc, #188]	@ (800260c <DisplayWeather+0xb8c>)
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	330e      	adds	r3, #14
 8002554:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002558:	461a      	mov	r2, r3
 800255a:	4938      	ldr	r1, [pc, #224]	@ (800263c <DisplayWeather+0xbbc>)
 800255c:	4833      	ldr	r0, [pc, #204]	@ (800262c <DisplayWeather+0xbac>)
 800255e:	f005 fa53 	bl	8007a08 <siprintf>
						ILI9341_WriteString(80, 30, rx_buffer, Font_11x18, WHITE, BLACK);
 8002562:	4b30      	ldr	r3, [pc, #192]	@ (8002624 <DisplayWeather+0xba4>)
 8002564:	2200      	movs	r2, #0
 8002566:	9202      	str	r2, [sp, #8]
 8002568:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800256c:	9201      	str	r2, [sp, #4]
 800256e:	685a      	ldr	r2, [r3, #4]
 8002570:	9200      	str	r2, [sp, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a2d      	ldr	r2, [pc, #180]	@ (800262c <DisplayWeather+0xbac>)
 8002576:	211e      	movs	r1, #30
 8002578:	2050      	movs	r0, #80	@ 0x50
 800257a:	f7fe ffaf 	bl	80014dc <ILI9341_WriteString>
						sprintf(rx_letter, "%s","o");
 800257e:	4a2c      	ldr	r2, [pc, #176]	@ (8002630 <DisplayWeather+0xbb0>)
 8002580:	4926      	ldr	r1, [pc, #152]	@ (800261c <DisplayWeather+0xb9c>)
 8002582:	482c      	ldr	r0, [pc, #176]	@ (8002634 <DisplayWeather+0xbb4>)
 8002584:	f005 fa40 	bl	8007a08 <siprintf>
						ILI9341_WriteString(113, 30, rx_letter, Font_7x10, WHITE, BLACK);
 8002588:	4b2b      	ldr	r3, [pc, #172]	@ (8002638 <DisplayWeather+0xbb8>)
 800258a:	2200      	movs	r2, #0
 800258c:	9202      	str	r2, [sp, #8]
 800258e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002592:	9201      	str	r2, [sp, #4]
 8002594:	685a      	ldr	r2, [r3, #4]
 8002596:	9200      	str	r2, [sp, #0]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4a26      	ldr	r2, [pc, #152]	@ (8002634 <DisplayWeather+0xbb4>)
 800259c:	211e      	movs	r1, #30
 800259e:	2071      	movs	r0, #113	@ 0x71
 80025a0:	f7fe ff9c 	bl	80014dc <ILI9341_WriteString>

						sprintf(rx_buffer, "%d%%",data_receive.humidi[t]);
 80025a4:	4a19      	ldr	r2, [pc, #100]	@ (800260c <DisplayWeather+0xb8c>)
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	3314      	adds	r3, #20
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	4413      	add	r3, r2
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	461a      	mov	r2, r3
 80025b2:	4923      	ldr	r1, [pc, #140]	@ (8002640 <DisplayWeather+0xbc0>)
 80025b4:	481d      	ldr	r0, [pc, #116]	@ (800262c <DisplayWeather+0xbac>)
 80025b6:	f005 fa27 	bl	8007a08 <siprintf>
						ILI9341_WriteString(50, 50, rx_buffer, Font_11x18, WHITE, BLACK);
 80025ba:	4b1a      	ldr	r3, [pc, #104]	@ (8002624 <DisplayWeather+0xba4>)
 80025bc:	2200      	movs	r2, #0
 80025be:	9202      	str	r2, [sp, #8]
 80025c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025c4:	9201      	str	r2, [sp, #4]
 80025c6:	685a      	ldr	r2, [r3, #4]
 80025c8:	9200      	str	r2, [sp, #0]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	4a17      	ldr	r2, [pc, #92]	@ (800262c <DisplayWeather+0xbac>)
 80025ce:	2132      	movs	r1, #50	@ 0x32
 80025d0:	2032      	movs	r0, #50	@ 0x32
 80025d2:	f7fe ff83 	bl	80014dc <ILI9341_WriteString>
						if(data_receive.tempMax[t] >= 25){
 80025d6:	4a0d      	ldr	r2, [pc, #52]	@ (800260c <DisplayWeather+0xb8c>)
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	3306      	adds	r3, #6
 80025dc:	009b      	lsls	r3, r3, #2
 80025de:	4413      	add	r3, r2
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	2b18      	cmp	r3, #24
 80025e4:	dd08      	ble.n	80025f8 <DisplayWeather+0xb78>
							ILI9341_DrawImage(134, 30, 32, 32, Image_Sun);
 80025e6:	4b17      	ldr	r3, [pc, #92]	@ (8002644 <DisplayWeather+0xbc4>)
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	2320      	movs	r3, #32
 80025ec:	2220      	movs	r2, #32
 80025ee:	211e      	movs	r1, #30
 80025f0:	2086      	movs	r0, #134	@ 0x86
 80025f2:	f7ff f835 	bl	8001660 <ILI9341_DrawImage>
 80025f6:	e12b      	b.n	8002850 <DisplayWeather+0xdd0>
							}
						else{
							ILI9341_DrawImage(134, 30, 32, 32, Image_Rain);
 80025f8:	4b13      	ldr	r3, [pc, #76]	@ (8002648 <DisplayWeather+0xbc8>)
 80025fa:	9300      	str	r3, [sp, #0]
 80025fc:	2320      	movs	r3, #32
 80025fe:	2220      	movs	r2, #32
 8002600:	211e      	movs	r1, #30
 8002602:	2086      	movs	r0, #134	@ 0x86
 8002604:	f7ff f82c 	bl	8001660 <ILI9341_DrawImage>
 8002608:	e122      	b.n	8002850 <DisplayWeather+0xdd0>
 800260a:	bf00      	nop
 800260c:	20000240 	.word	0x20000240
 8002610:	20001088 	.word	0x20001088
 8002614:	92492493 	.word	0x92492493
 8002618:	20000034 	.word	0x20000034
 800261c:	08009d24 	.word	0x08009d24
 8002620:	20000c88 	.word	0x20000c88
 8002624:	2000000c 	.word	0x2000000c
 8002628:	08009d28 	.word	0x08009d28
 800262c:	20000488 	.word	0x20000488
 8002630:	08009d2c 	.word	0x08009d2c
 8002634:	20000888 	.word	0x20000888
 8002638:	20000004 	.word	0x20000004
 800263c:	08009d30 	.word	0x08009d30
 8002640:	08009d34 	.word	0x08009d34
 8002644:	0800c57c 	.word	0x0800c57c
 8002648:	0800cd7c 	.word	0x0800cd7c
						}
					}
					else{
						sprintf(rx_Day, "%s",day_char[currentDay]);
 800264c:	4a94      	ldr	r2, [pc, #592]	@ (80028a0 <DisplayWeather+0xe20>)
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002654:	461a      	mov	r2, r3
 8002656:	4993      	ldr	r1, [pc, #588]	@ (80028a4 <DisplayWeather+0xe24>)
 8002658:	4893      	ldr	r0, [pc, #588]	@ (80028a8 <DisplayWeather+0xe28>)
 800265a:	f005 f9d5 	bl	8007a08 <siprintf>
						ILI9341_WriteString(5,35*t + 70 , rx_Day, Font_7x10, WHITE, BLACK);
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	b29b      	uxth	r3, r3
 8002662:	461a      	mov	r2, r3
 8002664:	0092      	lsls	r2, r2, #2
 8002666:	4413      	add	r3, r2
 8002668:	461a      	mov	r2, r3
 800266a:	00d2      	lsls	r2, r2, #3
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	b29b      	uxth	r3, r3
 8002670:	3346      	adds	r3, #70	@ 0x46
 8002672:	b299      	uxth	r1, r3
 8002674:	4b8d      	ldr	r3, [pc, #564]	@ (80028ac <DisplayWeather+0xe2c>)
 8002676:	2200      	movs	r2, #0
 8002678:	9202      	str	r2, [sp, #8]
 800267a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800267e:	9201      	str	r2, [sp, #4]
 8002680:	685a      	ldr	r2, [r3, #4]
 8002682:	9200      	str	r2, [sp, #0]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	4a88      	ldr	r2, [pc, #544]	@ (80028a8 <DisplayWeather+0xe28>)
 8002688:	2005      	movs	r0, #5
 800268a:	f7fe ff27 	bl	80014dc <ILI9341_WriteString>
						sprintf(rx_buffer, "%d",data_receive.tempMax[t]);
 800268e:	4a88      	ldr	r2, [pc, #544]	@ (80028b0 <DisplayWeather+0xe30>)
 8002690:	697b      	ldr	r3, [r7, #20]
 8002692:	3306      	adds	r3, #6
 8002694:	009b      	lsls	r3, r3, #2
 8002696:	4413      	add	r3, r2
 8002698:	685b      	ldr	r3, [r3, #4]
 800269a:	461a      	mov	r2, r3
 800269c:	4985      	ldr	r1, [pc, #532]	@ (80028b4 <DisplayWeather+0xe34>)
 800269e:	4886      	ldr	r0, [pc, #536]	@ (80028b8 <DisplayWeather+0xe38>)
 80026a0:	f005 f9b2 	bl	8007a08 <siprintf>
						ILI9341_WriteString(60, 35*t + 70, rx_buffer, Font_7x10, WHITE, BLACK);
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	b29b      	uxth	r3, r3
 80026a8:	461a      	mov	r2, r3
 80026aa:	0092      	lsls	r2, r2, #2
 80026ac:	4413      	add	r3, r2
 80026ae:	461a      	mov	r2, r3
 80026b0:	00d2      	lsls	r2, r2, #3
 80026b2:	1ad3      	subs	r3, r2, r3
 80026b4:	b29b      	uxth	r3, r3
 80026b6:	3346      	adds	r3, #70	@ 0x46
 80026b8:	b299      	uxth	r1, r3
 80026ba:	4b7c      	ldr	r3, [pc, #496]	@ (80028ac <DisplayWeather+0xe2c>)
 80026bc:	2200      	movs	r2, #0
 80026be:	9202      	str	r2, [sp, #8]
 80026c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026c4:	9201      	str	r2, [sp, #4]
 80026c6:	685a      	ldr	r2, [r3, #4]
 80026c8:	9200      	str	r2, [sp, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a7a      	ldr	r2, [pc, #488]	@ (80028b8 <DisplayWeather+0xe38>)
 80026ce:	203c      	movs	r0, #60	@ 0x3c
 80026d0:	f7fe ff04 	bl	80014dc <ILI9341_WriteString>
						sprintf(rx_letter, "%s","o");
 80026d4:	4a79      	ldr	r2, [pc, #484]	@ (80028bc <DisplayWeather+0xe3c>)
 80026d6:	4973      	ldr	r1, [pc, #460]	@ (80028a4 <DisplayWeather+0xe24>)
 80026d8:	4879      	ldr	r0, [pc, #484]	@ (80028c0 <DisplayWeather+0xe40>)
 80026da:	f005 f995 	bl	8007a08 <siprintf>
						ILI9341_WriteString(75, 35*t + 66, rx_letter, Font_7x10, WHITE, BLACK);
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	461a      	mov	r2, r3
 80026e4:	0092      	lsls	r2, r2, #2
 80026e6:	4413      	add	r3, r2
 80026e8:	461a      	mov	r2, r3
 80026ea:	00d2      	lsls	r2, r2, #3
 80026ec:	1ad3      	subs	r3, r2, r3
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	3342      	adds	r3, #66	@ 0x42
 80026f2:	b299      	uxth	r1, r3
 80026f4:	4b6d      	ldr	r3, [pc, #436]	@ (80028ac <DisplayWeather+0xe2c>)
 80026f6:	2200      	movs	r2, #0
 80026f8:	9202      	str	r2, [sp, #8]
 80026fa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026fe:	9201      	str	r2, [sp, #4]
 8002700:	685a      	ldr	r2, [r3, #4]
 8002702:	9200      	str	r2, [sp, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	4a6e      	ldr	r2, [pc, #440]	@ (80028c0 <DisplayWeather+0xe40>)
 8002708:	204b      	movs	r0, #75	@ 0x4b
 800270a:	f7fe fee7 	bl	80014dc <ILI9341_WriteString>

						sprintf(rx_buffer, "%d",data_receive.tempMin[t]);
 800270e:	4a68      	ldr	r2, [pc, #416]	@ (80028b0 <DisplayWeather+0xe30>)
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	330e      	adds	r3, #14
 8002714:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002718:	461a      	mov	r2, r3
 800271a:	4966      	ldr	r1, [pc, #408]	@ (80028b4 <DisplayWeather+0xe34>)
 800271c:	4866      	ldr	r0, [pc, #408]	@ (80028b8 <DisplayWeather+0xe38>)
 800271e:	f005 f973 	bl	8007a08 <siprintf>
						ILI9341_WriteString(90, 35*t + 70, rx_buffer, Font_7x10, WHITE, BLACK);
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	b29b      	uxth	r3, r3
 8002726:	461a      	mov	r2, r3
 8002728:	0092      	lsls	r2, r2, #2
 800272a:	4413      	add	r3, r2
 800272c:	461a      	mov	r2, r3
 800272e:	00d2      	lsls	r2, r2, #3
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	b29b      	uxth	r3, r3
 8002734:	3346      	adds	r3, #70	@ 0x46
 8002736:	b299      	uxth	r1, r3
 8002738:	4b5c      	ldr	r3, [pc, #368]	@ (80028ac <DisplayWeather+0xe2c>)
 800273a:	2200      	movs	r2, #0
 800273c:	9202      	str	r2, [sp, #8]
 800273e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002742:	9201      	str	r2, [sp, #4]
 8002744:	685a      	ldr	r2, [r3, #4]
 8002746:	9200      	str	r2, [sp, #0]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	4a5b      	ldr	r2, [pc, #364]	@ (80028b8 <DisplayWeather+0xe38>)
 800274c:	205a      	movs	r0, #90	@ 0x5a
 800274e:	f7fe fec5 	bl	80014dc <ILI9341_WriteString>
						sprintf(rx_letter, "%s","o");
 8002752:	4a5a      	ldr	r2, [pc, #360]	@ (80028bc <DisplayWeather+0xe3c>)
 8002754:	4953      	ldr	r1, [pc, #332]	@ (80028a4 <DisplayWeather+0xe24>)
 8002756:	485a      	ldr	r0, [pc, #360]	@ (80028c0 <DisplayWeather+0xe40>)
 8002758:	f005 f956 	bl	8007a08 <siprintf>
						ILI9341_WriteString(105, 35*t + 66, rx_letter, Font_7x10, WHITE, BLACK);
 800275c:	697b      	ldr	r3, [r7, #20]
 800275e:	b29b      	uxth	r3, r3
 8002760:	461a      	mov	r2, r3
 8002762:	0092      	lsls	r2, r2, #2
 8002764:	4413      	add	r3, r2
 8002766:	461a      	mov	r2, r3
 8002768:	00d2      	lsls	r2, r2, #3
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	b29b      	uxth	r3, r3
 800276e:	3342      	adds	r3, #66	@ 0x42
 8002770:	b299      	uxth	r1, r3
 8002772:	4b4e      	ldr	r3, [pc, #312]	@ (80028ac <DisplayWeather+0xe2c>)
 8002774:	2200      	movs	r2, #0
 8002776:	9202      	str	r2, [sp, #8]
 8002778:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800277c:	9201      	str	r2, [sp, #4]
 800277e:	685a      	ldr	r2, [r3, #4]
 8002780:	9200      	str	r2, [sp, #0]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a4e      	ldr	r2, [pc, #312]	@ (80028c0 <DisplayWeather+0xe40>)
 8002786:	2069      	movs	r0, #105	@ 0x69
 8002788:	f7fe fea8 	bl	80014dc <ILI9341_WriteString>

						sprintf(rx_buffer, "%d%%",data_receive.humidi[t]);
 800278c:	4a48      	ldr	r2, [pc, #288]	@ (80028b0 <DisplayWeather+0xe30>)
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	3314      	adds	r3, #20
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	4413      	add	r3, r2
 8002796:	685b      	ldr	r3, [r3, #4]
 8002798:	461a      	mov	r2, r3
 800279a:	494a      	ldr	r1, [pc, #296]	@ (80028c4 <DisplayWeather+0xe44>)
 800279c:	4846      	ldr	r0, [pc, #280]	@ (80028b8 <DisplayWeather+0xe38>)
 800279e:	f005 f933 	bl	8007a08 <siprintf>
						ILI9341_WriteString(164, 35*t + 70, rx_buffer, Font_7x10, WHITE, BLACK);
 80027a2:	697b      	ldr	r3, [r7, #20]
 80027a4:	b29b      	uxth	r3, r3
 80027a6:	461a      	mov	r2, r3
 80027a8:	0092      	lsls	r2, r2, #2
 80027aa:	4413      	add	r3, r2
 80027ac:	461a      	mov	r2, r3
 80027ae:	00d2      	lsls	r2, r2, #3
 80027b0:	1ad3      	subs	r3, r2, r3
 80027b2:	b29b      	uxth	r3, r3
 80027b4:	3346      	adds	r3, #70	@ 0x46
 80027b6:	b299      	uxth	r1, r3
 80027b8:	4b3c      	ldr	r3, [pc, #240]	@ (80028ac <DisplayWeather+0xe2c>)
 80027ba:	2200      	movs	r2, #0
 80027bc:	9202      	str	r2, [sp, #8]
 80027be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80027c2:	9201      	str	r2, [sp, #4]
 80027c4:	685a      	ldr	r2, [r3, #4]
 80027c6:	9200      	str	r2, [sp, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a3b      	ldr	r2, [pc, #236]	@ (80028b8 <DisplayWeather+0xe38>)
 80027cc:	20a4      	movs	r0, #164	@ 0xa4
 80027ce:	f7fe fe85 	bl	80014dc <ILI9341_WriteString>
						if(data_receive.tempMax[t] >= 25){
 80027d2:	4a37      	ldr	r2, [pc, #220]	@ (80028b0 <DisplayWeather+0xe30>)
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	3306      	adds	r3, #6
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	4413      	add	r3, r2
 80027dc:	685b      	ldr	r3, [r3, #4]
 80027de:	2b18      	cmp	r3, #24
 80027e0:	dd12      	ble.n	8002808 <DisplayWeather+0xd88>
							ILI9341_DrawImage(40, 35*t + 65, 16, 16, Image_Sun_16);
 80027e2:	697b      	ldr	r3, [r7, #20]
 80027e4:	b29b      	uxth	r3, r3
 80027e6:	461a      	mov	r2, r3
 80027e8:	0092      	lsls	r2, r2, #2
 80027ea:	4413      	add	r3, r2
 80027ec:	461a      	mov	r2, r3
 80027ee:	00d2      	lsls	r2, r2, #3
 80027f0:	1ad3      	subs	r3, r2, r3
 80027f2:	b29b      	uxth	r3, r3
 80027f4:	3341      	adds	r3, #65	@ 0x41
 80027f6:	b299      	uxth	r1, r3
 80027f8:	4b33      	ldr	r3, [pc, #204]	@ (80028c8 <DisplayWeather+0xe48>)
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	2310      	movs	r3, #16
 80027fe:	2210      	movs	r2, #16
 8002800:	2028      	movs	r0, #40	@ 0x28
 8002802:	f7fe ff2d 	bl	8001660 <ILI9341_DrawImage>
 8002806:	e011      	b.n	800282c <DisplayWeather+0xdac>
						}
						else{
							ILI9341_DrawImage(40, 35*t + 65, 16, 16, Image_rain_16);
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	b29b      	uxth	r3, r3
 800280c:	461a      	mov	r2, r3
 800280e:	0092      	lsls	r2, r2, #2
 8002810:	4413      	add	r3, r2
 8002812:	461a      	mov	r2, r3
 8002814:	00d2      	lsls	r2, r2, #3
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	b29b      	uxth	r3, r3
 800281a:	3341      	adds	r3, #65	@ 0x41
 800281c:	b299      	uxth	r1, r3
 800281e:	4b2b      	ldr	r3, [pc, #172]	@ (80028cc <DisplayWeather+0xe4c>)
 8002820:	9300      	str	r3, [sp, #0]
 8002822:	2310      	movs	r3, #16
 8002824:	2210      	movs	r2, #16
 8002826:	2028      	movs	r0, #40	@ 0x28
 8002828:	f7fe ff1a 	bl	8001660 <ILI9341_DrawImage>
						}
						ILI9341_DrawImage(140, 35*t + 65, 16, 16, Image_humidity_16);
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	b29b      	uxth	r3, r3
 8002830:	461a      	mov	r2, r3
 8002832:	0092      	lsls	r2, r2, #2
 8002834:	4413      	add	r3, r2
 8002836:	461a      	mov	r2, r3
 8002838:	00d2      	lsls	r2, r2, #3
 800283a:	1ad3      	subs	r3, r2, r3
 800283c:	b29b      	uxth	r3, r3
 800283e:	3341      	adds	r3, #65	@ 0x41
 8002840:	b299      	uxth	r1, r3
 8002842:	4b23      	ldr	r3, [pc, #140]	@ (80028d0 <DisplayWeather+0xe50>)
 8002844:	9300      	str	r3, [sp, #0]
 8002846:	2310      	movs	r3, #16
 8002848:	2210      	movs	r2, #16
 800284a:	208c      	movs	r0, #140	@ 0x8c
 800284c:	f7fe ff08 	bl	8001660 <ILI9341_DrawImage>
				for(int t = 0;t < 7;t++){
 8002850:	697b      	ldr	r3, [r7, #20]
 8002852:	3301      	adds	r3, #1
 8002854:	617b      	str	r3, [r7, #20]
 8002856:	697b      	ldr	r3, [r7, #20]
 8002858:	2b06      	cmp	r3, #6
 800285a:	f77f ae1e 	ble.w	800249a <DisplayWeather+0xa1a>
						}
					}
					//HAL_Delay(200);
					if (ILI9341_TouchGetCoordinates(&x, &y)) {
 800285e:	1d3a      	adds	r2, r7, #4
 8002860:	1dbb      	adds	r3, r7, #6
 8002862:	4611      	mov	r1, r2
 8002864:	4618      	mov	r0, r3
 8002866:	f000 ff17 	bl	8003698 <ILI9341_TouchGetCoordinates>
 800286a:	4603      	mov	r3, r0
 800286c:	2b00      	cmp	r3, #0
 800286e:	d011      	beq.n	8002894 <DisplayWeather+0xe14>
						if(x >= 4 && x <= 20 && y >= 284 && y <= 320){
 8002870:	88fb      	ldrh	r3, [r7, #6]
 8002872:	2b03      	cmp	r3, #3
 8002874:	d90e      	bls.n	8002894 <DisplayWeather+0xe14>
 8002876:	88fb      	ldrh	r3, [r7, #6]
 8002878:	2b14      	cmp	r3, #20
 800287a:	d80b      	bhi.n	8002894 <DisplayWeather+0xe14>
 800287c:	88bb      	ldrh	r3, [r7, #4]
 800287e:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8002882:	d307      	bcc.n	8002894 <DisplayWeather+0xe14>
 8002884:	88bb      	ldrh	r3, [r7, #4]
 8002886:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800288a:	d803      	bhi.n	8002894 <DisplayWeather+0xe14>
							state = 2;
 800288c:	4b11      	ldr	r3, [pc, #68]	@ (80028d4 <DisplayWeather+0xe54>)
 800288e:	2202      	movs	r2, #2
 8002890:	601a      	str	r2, [r3, #0]
							return;
 8002892:	e17b      	b.n	8002b8c <DisplayWeather+0x110c>
			while(state != 2){
 8002894:	4b0f      	ldr	r3, [pc, #60]	@ (80028d4 <DisplayWeather+0xe54>)
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	2b02      	cmp	r3, #2
 800289a:	f47f adfb 	bne.w	8002494 <DisplayWeather+0xa14>
		else if((x >= 116 && x <= 185) && (y >= 9 && y <= 318))
 800289e:	e175      	b.n	8002b8c <DisplayWeather+0x110c>
 80028a0:	20000034 	.word	0x20000034
 80028a4:	08009d24 	.word	0x08009d24
 80028a8:	20000c88 	.word	0x20000c88
 80028ac:	20000004 	.word	0x20000004
 80028b0:	20000240 	.word	0x20000240
 80028b4:	08009d28 	.word	0x08009d28
 80028b8:	20000488 	.word	0x20000488
 80028bc:	08009d2c 	.word	0x08009d2c
 80028c0:	20000888 	.word	0x20000888
 80028c4:	08009d34 	.word	0x08009d34
 80028c8:	0800e77c 	.word	0x0800e77c
 80028cc:	0800e97c 	.word	0x0800e97c
 80028d0:	0800e57c 	.word	0x0800e57c
 80028d4:	2000108c 	.word	0x2000108c
						}
					}
				}
			}

		else if(x >= 202 && x <= 231 && y >= 9 && y <= 318){
 80028d8:	88fb      	ldrh	r3, [r7, #6]
 80028da:	2bc9      	cmp	r3, #201	@ 0xc9
 80028dc:	f240 8156 	bls.w	8002b8c <DisplayWeather+0x110c>
 80028e0:	88fb      	ldrh	r3, [r7, #6]
 80028e2:	2be7      	cmp	r3, #231	@ 0xe7
 80028e4:	f200 8152 	bhi.w	8002b8c <DisplayWeather+0x110c>
 80028e8:	88bb      	ldrh	r3, [r7, #4]
 80028ea:	2b08      	cmp	r3, #8
 80028ec:	f240 814e 	bls.w	8002b8c <DisplayWeather+0x110c>
 80028f0:	88bb      	ldrh	r3, [r7, #4]
 80028f2:	f5b3 7f9f 	cmp.w	r3, #318	@ 0x13e
 80028f6:	f200 8149 	bhi.w	8002b8c <DisplayWeather+0x110c>
			ILI9341_FillScreen(BLACK);
 80028fa:	2000      	movs	r0, #0
 80028fc:	f7fe fe96 	bl	800162c <ILI9341_FillScreen>
			ILI9341_DrawImage(206, 1, 24, 24, button_back_Image);
 8002900:	4ba4      	ldr	r3, [pc, #656]	@ (8002b94 <DisplayWeather+0x1114>)
 8002902:	9300      	str	r3, [sp, #0]
 8002904:	2318      	movs	r3, #24
 8002906:	2218      	movs	r2, #24
 8002908:	2101      	movs	r1, #1
 800290a:	20ce      	movs	r0, #206	@ 0xce
 800290c:	f7fe fea8 	bl	8001660 <ILI9341_DrawImage>
			ILI9341_WriteString(32, 93, "Temperature", Font_16x26, WHITE, BLACK);
 8002910:	4ba1      	ldr	r3, [pc, #644]	@ (8002b98 <DisplayWeather+0x1118>)
 8002912:	2200      	movs	r2, #0
 8002914:	9202      	str	r2, [sp, #8]
 8002916:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800291a:	9201      	str	r2, [sp, #4]
 800291c:	685a      	ldr	r2, [r3, #4]
 800291e:	9200      	str	r2, [sp, #0]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a9e      	ldr	r2, [pc, #632]	@ (8002b9c <DisplayWeather+0x111c>)
 8002924:	215d      	movs	r1, #93	@ 0x5d
 8002926:	2020      	movs	r0, #32
 8002928:	f7fe fdd8 	bl	80014dc <ILI9341_WriteString>
			ILI9341_DrawImage(46, 129, 32, 32, Image_Temp);
 800292c:	4b9c      	ldr	r3, [pc, #624]	@ (8002ba0 <DisplayWeather+0x1120>)
 800292e:	9300      	str	r3, [sp, #0]
 8002930:	2320      	movs	r3, #32
 8002932:	2220      	movs	r2, #32
 8002934:	2181      	movs	r1, #129	@ 0x81
 8002936:	202e      	movs	r0, #46	@ 0x2e
 8002938:	f7fe fe92 	bl	8001660 <ILI9341_DrawImage>
			ILI9341_WriteString(56, 175, "Humidity", Font_16x26, WHITE, BLACK);
 800293c:	4b96      	ldr	r3, [pc, #600]	@ (8002b98 <DisplayWeather+0x1118>)
 800293e:	2200      	movs	r2, #0
 8002940:	9202      	str	r2, [sp, #8]
 8002942:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002946:	9201      	str	r2, [sp, #4]
 8002948:	685a      	ldr	r2, [r3, #4]
 800294a:	9200      	str	r2, [sp, #0]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	4a95      	ldr	r2, [pc, #596]	@ (8002ba4 <DisplayWeather+0x1124>)
 8002950:	21af      	movs	r1, #175	@ 0xaf
 8002952:	2038      	movs	r0, #56	@ 0x38
 8002954:	f7fe fdc2 	bl	80014dc <ILI9341_WriteString>
			ILI9341_DrawImage(46, 211, 32, 32, Image_Humidity);
 8002958:	4b93      	ldr	r3, [pc, #588]	@ (8002ba8 <DisplayWeather+0x1128>)
 800295a:	9300      	str	r3, [sp, #0]
 800295c:	2320      	movs	r3, #32
 800295e:	2220      	movs	r2, #32
 8002960:	21d3      	movs	r1, #211	@ 0xd3
 8002962:	202e      	movs	r0, #46	@ 0x2e
 8002964:	f7fe fe7c 	bl	8001660 <ILI9341_DrawImage>
			while(state != 3){
 8002968:	e10b      	b.n	8002b82 <DisplayWeather+0x1102>
				if(DHT11_Start()){
 800296a:	f7fe fee7 	bl	800173c <DHT11_Start>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	f000 80eb 	beq.w	8002b4c <DisplayWeather+0x10cc>
					RHI = DHT11_Read();
 8002976:	f7fe ff57 	bl	8001828 <DHT11_Read>
 800297a:	4603      	mov	r3, r0
 800297c:	461a      	mov	r2, r3
 800297e:	4b8b      	ldr	r3, [pc, #556]	@ (8002bac <DisplayWeather+0x112c>)
 8002980:	701a      	strb	r2, [r3, #0]
					RHD = DHT11_Read();
 8002982:	f7fe ff51 	bl	8001828 <DHT11_Read>
 8002986:	4603      	mov	r3, r0
 8002988:	461a      	mov	r2, r3
 800298a:	4b89      	ldr	r3, [pc, #548]	@ (8002bb0 <DisplayWeather+0x1130>)
 800298c:	701a      	strb	r2, [r3, #0]
					TCI = DHT11_Read();
 800298e:	f7fe ff4b 	bl	8001828 <DHT11_Read>
 8002992:	4603      	mov	r3, r0
 8002994:	461a      	mov	r2, r3
 8002996:	4b87      	ldr	r3, [pc, #540]	@ (8002bb4 <DisplayWeather+0x1134>)
 8002998:	701a      	strb	r2, [r3, #0]
					TCD = DHT11_Read();
 800299a:	f7fe ff45 	bl	8001828 <DHT11_Read>
 800299e:	4603      	mov	r3, r0
 80029a0:	461a      	mov	r2, r3
 80029a2:	4b85      	ldr	r3, [pc, #532]	@ (8002bb8 <DisplayWeather+0x1138>)
 80029a4:	701a      	strb	r2, [r3, #0]
					sum = DHT11_Read();
 80029a6:	f7fe ff3f 	bl	8001828 <DHT11_Read>
 80029aa:	4603      	mov	r3, r0
 80029ac:	461a      	mov	r2, r3
 80029ae:	4b83      	ldr	r3, [pc, #524]	@ (8002bbc <DisplayWeather+0x113c>)
 80029b0:	701a      	strb	r2, [r3, #0]
					// Kim tra tng(checksum)
					if( RHI + RHD + TCI + TCD == sum)
 80029b2:	4b7e      	ldr	r3, [pc, #504]	@ (8002bac <DisplayWeather+0x112c>)
 80029b4:	781b      	ldrb	r3, [r3, #0]
 80029b6:	461a      	mov	r2, r3
 80029b8:	4b7d      	ldr	r3, [pc, #500]	@ (8002bb0 <DisplayWeather+0x1130>)
 80029ba:	781b      	ldrb	r3, [r3, #0]
 80029bc:	4413      	add	r3, r2
 80029be:	4a7d      	ldr	r2, [pc, #500]	@ (8002bb4 <DisplayWeather+0x1134>)
 80029c0:	7812      	ldrb	r2, [r2, #0]
 80029c2:	4413      	add	r3, r2
 80029c4:	4a7c      	ldr	r2, [pc, #496]	@ (8002bb8 <DisplayWeather+0x1138>)
 80029c6:	7812      	ldrb	r2, [r2, #0]
 80029c8:	4413      	add	r3, r2
 80029ca:	4a7c      	ldr	r2, [pc, #496]	@ (8002bbc <DisplayWeather+0x113c>)
 80029cc:	7812      	ldrb	r2, [r2, #0]
 80029ce:	4293      	cmp	r3, r2
 80029d0:	f040 80bc 	bne.w	8002b4c <DisplayWeather+0x10cc>
					{
						// Tnh ton nhit  v  m
						fCelsius = (float)TCI + (float)(TCD/10.0);
 80029d4:	4b77      	ldr	r3, [pc, #476]	@ (8002bb4 <DisplayWeather+0x1134>)
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	4618      	mov	r0, r3
 80029da:	f7fe f95b 	bl	8000c94 <__aeabi_ui2f>
 80029de:	4604      	mov	r4, r0
 80029e0:	4b75      	ldr	r3, [pc, #468]	@ (8002bb8 <DisplayWeather+0x1138>)
 80029e2:	781b      	ldrb	r3, [r3, #0]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7fd fd0d 	bl	8000404 <__aeabi_i2d>
 80029ea:	f04f 0200 	mov.w	r2, #0
 80029ee:	4b74      	ldr	r3, [pc, #464]	@ (8002bc0 <DisplayWeather+0x1140>)
 80029f0:	f7fd fe9c 	bl	800072c <__aeabi_ddiv>
 80029f4:	4602      	mov	r2, r0
 80029f6:	460b      	mov	r3, r1
 80029f8:	4610      	mov	r0, r2
 80029fa:	4619      	mov	r1, r3
 80029fc:	f7fe f844 	bl	8000a88 <__aeabi_d2f>
 8002a00:	4603      	mov	r3, r0
 8002a02:	4619      	mov	r1, r3
 8002a04:	4620      	mov	r0, r4
 8002a06:	f7fe f895 	bl	8000b34 <__addsf3>
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	4b6d      	ldr	r3, [pc, #436]	@ (8002bc4 <DisplayWeather+0x1144>)
 8002a10:	601a      	str	r2, [r3, #0]
						fFahrenheit = fCelsius * 9/5 + 32;
 8002a12:	4b6c      	ldr	r3, [pc, #432]	@ (8002bc4 <DisplayWeather+0x1144>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	496c      	ldr	r1, [pc, #432]	@ (8002bc8 <DisplayWeather+0x1148>)
 8002a18:	4618      	mov	r0, r3
 8002a1a:	f7fe f993 	bl	8000d44 <__aeabi_fmul>
 8002a1e:	4603      	mov	r3, r0
 8002a20:	496a      	ldr	r1, [pc, #424]	@ (8002bcc <DisplayWeather+0x114c>)
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7fe fa42 	bl	8000eac <__aeabi_fdiv>
 8002a28:	4603      	mov	r3, r0
 8002a2a:	f04f 4184 	mov.w	r1, #1107296256	@ 0x42000000
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7fe f880 	bl	8000b34 <__addsf3>
 8002a34:	4603      	mov	r3, r0
 8002a36:	461a      	mov	r2, r3
 8002a38:	4b65      	ldr	r3, [pc, #404]	@ (8002bd0 <DisplayWeather+0x1150>)
 8002a3a:	601a      	str	r2, [r3, #0]
						RH = (float)RHI + (float)(RHD/10.0);
 8002a3c:	4b5b      	ldr	r3, [pc, #364]	@ (8002bac <DisplayWeather+0x112c>)
 8002a3e:	781b      	ldrb	r3, [r3, #0]
 8002a40:	4618      	mov	r0, r3
 8002a42:	f7fe f927 	bl	8000c94 <__aeabi_ui2f>
 8002a46:	4604      	mov	r4, r0
 8002a48:	4b59      	ldr	r3, [pc, #356]	@ (8002bb0 <DisplayWeather+0x1130>)
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	f7fd fcd9 	bl	8000404 <__aeabi_i2d>
 8002a52:	f04f 0200 	mov.w	r2, #0
 8002a56:	4b5a      	ldr	r3, [pc, #360]	@ (8002bc0 <DisplayWeather+0x1140>)
 8002a58:	f7fd fe68 	bl	800072c <__aeabi_ddiv>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	460b      	mov	r3, r1
 8002a60:	4610      	mov	r0, r2
 8002a62:	4619      	mov	r1, r3
 8002a64:	f7fe f810 	bl	8000a88 <__aeabi_d2f>
 8002a68:	4603      	mov	r3, r0
 8002a6a:	4619      	mov	r1, r3
 8002a6c:	4620      	mov	r0, r4
 8002a6e:	f7fe f861 	bl	8000b34 <__addsf3>
 8002a72:	4603      	mov	r3, r0
 8002a74:	461a      	mov	r2, r3
 8002a76:	4b57      	ldr	r3, [pc, #348]	@ (8002bd4 <DisplayWeather+0x1154>)
 8002a78:	601a      	str	r2, [r3, #0]
						// Can use tCelsius, tFahrenheit and RH for any purposes
						TFI = fFahrenheit;  // Fahrenheit integral
 8002a7a:	4b55      	ldr	r3, [pc, #340]	@ (8002bd0 <DisplayWeather+0x1150>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7fe fab0 	bl	8000fe4 <__aeabi_f2uiz>
 8002a84:	4603      	mov	r3, r0
 8002a86:	b2da      	uxtb	r2, r3
 8002a88:	4b53      	ldr	r3, [pc, #332]	@ (8002bd8 <DisplayWeather+0x1158>)
 8002a8a:	701a      	strb	r2, [r3, #0]
						TFD = fFahrenheit * 10 - TFI * 10; // Fahrenheit decimal
 8002a8c:	4b50      	ldr	r3, [pc, #320]	@ (8002bd0 <DisplayWeather+0x1150>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4952      	ldr	r1, [pc, #328]	@ (8002bdc <DisplayWeather+0x115c>)
 8002a92:	4618      	mov	r0, r3
 8002a94:	f7fe f956 	bl	8000d44 <__aeabi_fmul>
 8002a98:	4603      	mov	r3, r0
 8002a9a:	461c      	mov	r4, r3
 8002a9c:	4b4e      	ldr	r3, [pc, #312]	@ (8002bd8 <DisplayWeather+0x1158>)
 8002a9e:	781b      	ldrb	r3, [r3, #0]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	4613      	mov	r3, r2
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	4413      	add	r3, r2
 8002aa8:	005b      	lsls	r3, r3, #1
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7fe f8f6 	bl	8000c9c <__aeabi_i2f>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	4620      	mov	r0, r4
 8002ab6:	f7fe f83b 	bl	8000b30 <__aeabi_fsub>
 8002aba:	4603      	mov	r3, r0
 8002abc:	4618      	mov	r0, r3
 8002abe:	f7fe fa91 	bl	8000fe4 <__aeabi_f2uiz>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	b2da      	uxtb	r2, r3
 8002ac6:	4b46      	ldr	r3, [pc, #280]	@ (8002be0 <DisplayWeather+0x1160>)
 8002ac8:	701a      	strb	r2, [r3, #0]
						// hin th nhit 
						sprintf(strCopy, "%d.%d", TCI, TCD);
 8002aca:	4b3a      	ldr	r3, [pc, #232]	@ (8002bb4 <DisplayWeather+0x1134>)
 8002acc:	781b      	ldrb	r3, [r3, #0]
 8002ace:	461a      	mov	r2, r3
 8002ad0:	4b39      	ldr	r3, [pc, #228]	@ (8002bb8 <DisplayWeather+0x1138>)
 8002ad2:	781b      	ldrb	r3, [r3, #0]
 8002ad4:	4943      	ldr	r1, [pc, #268]	@ (8002be4 <DisplayWeather+0x1164>)
 8002ad6:	4844      	ldr	r0, [pc, #272]	@ (8002be8 <DisplayWeather+0x1168>)
 8002ad8:	f004 ff96 	bl	8007a08 <siprintf>
						ILI9341_WriteString(88, 131, strCopy, Font_16x26, WHITE, BLACK);
 8002adc:	4b2e      	ldr	r3, [pc, #184]	@ (8002b98 <DisplayWeather+0x1118>)
 8002ade:	2200      	movs	r2, #0
 8002ae0:	9202      	str	r2, [sp, #8]
 8002ae2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002ae6:	9201      	str	r2, [sp, #4]
 8002ae8:	685a      	ldr	r2, [r3, #4]
 8002aea:	9200      	str	r2, [sp, #0]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a3e      	ldr	r2, [pc, #248]	@ (8002be8 <DisplayWeather+0x1168>)
 8002af0:	2183      	movs	r1, #131	@ 0x83
 8002af2:	2058      	movs	r0, #88	@ 0x58
 8002af4:	f7fe fcf2 	bl	80014dc <ILI9341_WriteString>
						sprintf(rx_letter, "%s","o");
 8002af8:	4a3c      	ldr	r2, [pc, #240]	@ (8002bec <DisplayWeather+0x116c>)
 8002afa:	493d      	ldr	r1, [pc, #244]	@ (8002bf0 <DisplayWeather+0x1170>)
 8002afc:	483d      	ldr	r0, [pc, #244]	@ (8002bf4 <DisplayWeather+0x1174>)
 8002afe:	f004 ff83 	bl	8007a08 <siprintf>
						ILI9341_WriteString(169, 128, rx_letter, Font_11x18, WHITE, BLACK);
 8002b02:	4b3d      	ldr	r3, [pc, #244]	@ (8002bf8 <DisplayWeather+0x1178>)
 8002b04:	2200      	movs	r2, #0
 8002b06:	9202      	str	r2, [sp, #8]
 8002b08:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b0c:	9201      	str	r2, [sp, #4]
 8002b0e:	685a      	ldr	r2, [r3, #4]
 8002b10:	9200      	str	r2, [sp, #0]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	4a37      	ldr	r2, [pc, #220]	@ (8002bf4 <DisplayWeather+0x1174>)
 8002b16:	2180      	movs	r1, #128	@ 0x80
 8002b18:	20a9      	movs	r0, #169	@ 0xa9
 8002b1a:	f7fe fcdf 	bl	80014dc <ILI9341_WriteString>
						// hin th  m
						sprintf(strCopy, "%d.%d %%", RHI, RHD);
 8002b1e:	4b23      	ldr	r3, [pc, #140]	@ (8002bac <DisplayWeather+0x112c>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	461a      	mov	r2, r3
 8002b24:	4b22      	ldr	r3, [pc, #136]	@ (8002bb0 <DisplayWeather+0x1130>)
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	4934      	ldr	r1, [pc, #208]	@ (8002bfc <DisplayWeather+0x117c>)
 8002b2a:	482f      	ldr	r0, [pc, #188]	@ (8002be8 <DisplayWeather+0x1168>)
 8002b2c:	f004 ff6c 	bl	8007a08 <siprintf>
						ILI9341_WriteString(88, 220, strCopy, Font_16x26, WHITE, BLACK);
 8002b30:	4b19      	ldr	r3, [pc, #100]	@ (8002b98 <DisplayWeather+0x1118>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	9202      	str	r2, [sp, #8]
 8002b36:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002b3a:	9201      	str	r2, [sp, #4]
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	9200      	str	r2, [sp, #0]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a29      	ldr	r2, [pc, #164]	@ (8002be8 <DisplayWeather+0x1168>)
 8002b44:	21dc      	movs	r1, #220	@ 0xdc
 8002b46:	2058      	movs	r0, #88	@ 0x58
 8002b48:	f7fe fcc8 	bl	80014dc <ILI9341_WriteString>
					}
				}
				if (ILI9341_TouchGetCoordinates(&x, &y)) {
 8002b4c:	1d3a      	adds	r2, r7, #4
 8002b4e:	1dbb      	adds	r3, r7, #6
 8002b50:	4611      	mov	r1, r2
 8002b52:	4618      	mov	r0, r3
 8002b54:	f000 fda0 	bl	8003698 <ILI9341_TouchGetCoordinates>
 8002b58:	4603      	mov	r3, r0
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d011      	beq.n	8002b82 <DisplayWeather+0x1102>
					if(x >= 4 && x <= 20 && y >= 284 && y <= 320){
 8002b5e:	88fb      	ldrh	r3, [r7, #6]
 8002b60:	2b03      	cmp	r3, #3
 8002b62:	d90e      	bls.n	8002b82 <DisplayWeather+0x1102>
 8002b64:	88fb      	ldrh	r3, [r7, #6]
 8002b66:	2b14      	cmp	r3, #20
 8002b68:	d80b      	bhi.n	8002b82 <DisplayWeather+0x1102>
 8002b6a:	88bb      	ldrh	r3, [r7, #4]
 8002b6c:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8002b70:	d307      	bcc.n	8002b82 <DisplayWeather+0x1102>
 8002b72:	88bb      	ldrh	r3, [r7, #4]
 8002b74:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002b78:	d803      	bhi.n	8002b82 <DisplayWeather+0x1102>
						state = 3;
 8002b7a:	4b21      	ldr	r3, [pc, #132]	@ (8002c00 <DisplayWeather+0x1180>)
 8002b7c:	2203      	movs	r2, #3
 8002b7e:	601a      	str	r2, [r3, #0]
						return;
 8002b80:	e004      	b.n	8002b8c <DisplayWeather+0x110c>
			while(state != 3){
 8002b82:	4b1f      	ldr	r3, [pc, #124]	@ (8002c00 <DisplayWeather+0x1180>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	2b03      	cmp	r3, #3
 8002b88:	f47f aeef 	bne.w	800296a <DisplayWeather+0xeea>
					}
				}
			}
		}
	}
}
 8002b8c:	3724      	adds	r7, #36	@ 0x24
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd90      	pop	{r4, r7, pc}
 8002b92:	bf00      	nop
 8002b94:	0800eb7c 	.word	0x0800eb7c
 8002b98:	20000014 	.word	0x20000014
 8002b9c:	08009d3c 	.word	0x08009d3c
 8002ba0:	0800dd7c 	.word	0x0800dd7c
 8002ba4:	08009d48 	.word	0x08009d48
 8002ba8:	0800d57c 	.word	0x0800d57c
 8002bac:	20000448 	.word	0x20000448
 8002bb0:	20000449 	.word	0x20000449
 8002bb4:	2000044a 	.word	0x2000044a
 8002bb8:	2000044b 	.word	0x2000044b
 8002bbc:	2000044c 	.word	0x2000044c
 8002bc0:	40240000 	.word	0x40240000
 8002bc4:	20000458 	.word	0x20000458
 8002bc8:	41100000 	.word	0x41100000
 8002bcc:	40a00000 	.word	0x40a00000
 8002bd0:	2000045c 	.word	0x2000045c
 8002bd4:	20000460 	.word	0x20000460
 8002bd8:	20000464 	.word	0x20000464
 8002bdc:	41200000 	.word	0x41200000
 8002be0:	20000465 	.word	0x20000465
 8002be4:	08009d54 	.word	0x08009d54
 8002be8:	20000468 	.word	0x20000468
 8002bec:	08009d2c 	.word	0x08009d2c
 8002bf0:	08009d24 	.word	0x08009d24
 8002bf4:	20000888 	.word	0x20000888
 8002bf8:	2000000c 	.word	0x2000000c
 8002bfc:	08009d5c 	.word	0x08009d5c
 8002c00:	2000108c 	.word	0x2000108c

08002c04 <ReturnBack>:

void ReturnBack(){
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
	uint16_t x, y;
	if(ILI9341_TouchGetCoordinates(&x, &y)){
 8002c0a:	1d3a      	adds	r2, r7, #4
 8002c0c:	1dbb      	adds	r3, r7, #6
 8002c0e:	4611      	mov	r1, r2
 8002c10:	4618      	mov	r0, r3
 8002c12:	f000 fd41 	bl	8003698 <ILI9341_TouchGetCoordinates>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d023      	beq.n	8002c64 <ReturnBack+0x60>
		if((x >= 4 && x <= 20 && y >= 284 && y <= 320) && (state == 1 || state == 2 || state == 3)){
 8002c1c:	88fb      	ldrh	r3, [r7, #6]
 8002c1e:	2b03      	cmp	r3, #3
 8002c20:	d920      	bls.n	8002c64 <ReturnBack+0x60>
 8002c22:	88fb      	ldrh	r3, [r7, #6]
 8002c24:	2b14      	cmp	r3, #20
 8002c26:	d81d      	bhi.n	8002c64 <ReturnBack+0x60>
 8002c28:	88bb      	ldrh	r3, [r7, #4]
 8002c2a:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8002c2e:	d319      	bcc.n	8002c64 <ReturnBack+0x60>
 8002c30:	88bb      	ldrh	r3, [r7, #4]
 8002c32:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8002c36:	d815      	bhi.n	8002c64 <ReturnBack+0x60>
 8002c38:	4b0c      	ldr	r3, [pc, #48]	@ (8002c6c <ReturnBack+0x68>)
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	2b01      	cmp	r3, #1
 8002c3e:	d007      	beq.n	8002c50 <ReturnBack+0x4c>
 8002c40:	4b0a      	ldr	r3, [pc, #40]	@ (8002c6c <ReturnBack+0x68>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	2b02      	cmp	r3, #2
 8002c46:	d003      	beq.n	8002c50 <ReturnBack+0x4c>
 8002c48:	4b08      	ldr	r3, [pc, #32]	@ (8002c6c <ReturnBack+0x68>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	2b03      	cmp	r3, #3
 8002c4e:	d109      	bne.n	8002c64 <ReturnBack+0x60>
			ILI9341_FillScreen(ILI9341_COLOR565(255, 204, 0));
 8002c50:	f64f 6060 	movw	r0, #65120	@ 0xfe60
 8002c54:	f7fe fcea 	bl	800162c <ILI9341_FillScreen>
			state = 0;
 8002c58:	4b04      	ldr	r3, [pc, #16]	@ (8002c6c <ReturnBack+0x68>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	601a      	str	r2, [r3, #0]
			isTitleDisplayed = 0;
 8002c5e:	4b04      	ldr	r3, [pc, #16]	@ (8002c70 <ReturnBack+0x6c>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]
		}
	}
}
 8002c64:	bf00      	nop
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	2000108c 	.word	0x2000108c
 8002c70:	20001090 	.word	0x20001090

08002c74 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002c78:	f000 fde8 	bl	800384c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002c7c:	f000 f83a 	bl	8002cf4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002c80:	f000 f9e0 	bl	8003044 <MX_GPIO_Init>
  MX_DMA_Init();
 8002c84:	f000 f9c0 	bl	8003008 <MX_DMA_Init>
  MX_SPI1_Init();
 8002c88:	f000 f8d8 	bl	8002e3c <MX_SPI1_Init>
  MX_TIM1_Init();
 8002c8c:	f000 f942 	bl	8002f14 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8002c90:	f000 f990 	bl	8002fb4 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 8002c94:	f000 f908 	bl	8002ea8 <MX_SPI2_Init>
  MX_RTC_Init();
 8002c98:	f000 f886 	bl	8002da8 <MX_RTC_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start(&htim1);
 8002c9c:	4810      	ldr	r0, [pc, #64]	@ (8002ce0 <main+0x6c>)
 8002c9e:	f003 f8b7 	bl	8005e10 <HAL_TIM_Base_Start>
  ILI9341_Init();
 8002ca2:	f7fe fa7b 	bl	800119c <ILI9341_Init>
  ILI9341_FillScreen(ILI9341_COLOR565(255, 204, 0));
 8002ca6:	f64f 6060 	movw	r0, #65120	@ 0xfe60
 8002caa:	f7fe fcbf 	bl	800162c <ILI9341_FillScreen>
  //HAL_UART_Transmit(&huart1, (uint8_t *)&HoChiMinh, sizeof(HoChiMinh),1000);
  //HAL_UART_Transmit(&huart1, (uint8_t *)&Hue, sizeof(Hue),1000);
  //HAL_UART_Transmit(&huart1, (uint8_t *)&HaNoi, sizeof(Hue),1000);
  HAL_UART_Receive_IT(&huart1,(uint8_t*)&data_receive, sizeof(data_receive));
 8002cae:	2270      	movs	r2, #112	@ 0x70
 8002cb0:	490c      	ldr	r1, [pc, #48]	@ (8002ce4 <main+0x70>)
 8002cb2:	480d      	ldr	r0, [pc, #52]	@ (8002ce8 <main+0x74>)
 8002cb4:	f003 fbfb 	bl	80064ae <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(state == 0 && isTitleDisplayed == 0){
 8002cb8:	4b0c      	ldr	r3, [pc, #48]	@ (8002cec <main+0x78>)
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d105      	bne.n	8002ccc <main+0x58>
 8002cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf0 <main+0x7c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d101      	bne.n	8002ccc <main+0x58>
	  Title();
 8002cc8:	f7fe fe3e 	bl	8001948 <Title>
	  }
	  DisplayWeather();
 8002ccc:	f7fe fed8 	bl	8001a80 <DisplayWeather>
	  ReturnBack();
 8002cd0:	f7ff ff98 	bl	8002c04 <ReturnBack>
	  HAL_Delay(1000);
 8002cd4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002cd8:	f000 fe1a 	bl	8003910 <HAL_Delay>
	  if(state == 0 && isTitleDisplayed == 0){
 8002cdc:	e7ec      	b.n	8002cb8 <main+0x44>
 8002cde:	bf00      	nop
 8002ce0:	200003b8 	.word	0x200003b8
 8002ce4:	20000240 	.word	0x20000240
 8002ce8:	20000400 	.word	0x20000400
 8002cec:	2000108c 	.word	0x2000108c
 8002cf0:	20001090 	.word	0x20001090

08002cf4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b094      	sub	sp, #80	@ 0x50
 8002cf8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002cfa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002cfe:	2228      	movs	r2, #40	@ 0x28
 8002d00:	2100      	movs	r1, #0
 8002d02:	4618      	mov	r0, r3
 8002d04:	f004 fee3 	bl	8007ace <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d08:	f107 0314 	add.w	r3, r7, #20
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
 8002d10:	605a      	str	r2, [r3, #4]
 8002d12:	609a      	str	r2, [r3, #8]
 8002d14:	60da      	str	r2, [r3, #12]
 8002d16:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d18:	1d3b      	adds	r3, r7, #4
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]
 8002d1e:	605a      	str	r2, [r3, #4]
 8002d20:	609a      	str	r2, [r3, #8]
 8002d22:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002d24:	230a      	movs	r3, #10
 8002d26:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002d2c:	2310      	movs	r3, #16
 8002d2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002d30:	2301      	movs	r3, #1
 8002d32:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d34:	2302      	movs	r3, #2
 8002d36:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002d38:	2300      	movs	r3, #0
 8002d3a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8002d3c:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8002d40:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d42:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002d46:	4618      	mov	r0, r3
 8002d48:	f001 fae8 	bl	800431c <HAL_RCC_OscConfig>
 8002d4c:	4603      	mov	r3, r0
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d001      	beq.n	8002d56 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8002d52:	f000 f9e3 	bl	800311c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d56:	230f      	movs	r3, #15
 8002d58:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d5a:	2302      	movs	r3, #2
 8002d5c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d5e:	2300      	movs	r3, #0
 8002d60:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002d62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002d66:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d6c:	f107 0314 	add.w	r3, r7, #20
 8002d70:	2102      	movs	r1, #2
 8002d72:	4618      	mov	r0, r3
 8002d74:	f001 fd54 	bl	8004820 <HAL_RCC_ClockConfig>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d001      	beq.n	8002d82 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8002d7e:	f000 f9cd 	bl	800311c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002d82:	2301      	movs	r3, #1
 8002d84:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002d86:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002d8a:	60bb      	str	r3, [r7, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002d8c:	1d3b      	adds	r3, r7, #4
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f001 fed4 	bl	8004b3c <HAL_RCCEx_PeriphCLKConfig>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d001      	beq.n	8002d9e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002d9a:	f000 f9bf 	bl	800311c <Error_Handler>
  }
}
 8002d9e:	bf00      	nop
 8002da0:	3750      	adds	r7, #80	@ 0x50
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}
	...

08002da8 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002dae:	1d3b      	adds	r3, r7, #4
 8002db0:	2100      	movs	r1, #0
 8002db2:	460a      	mov	r2, r1
 8002db4:	801a      	strh	r2, [r3, #0]
 8002db6:	460a      	mov	r2, r1
 8002db8:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 8002dba:	2300      	movs	r3, #0
 8002dbc:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002dbe:	4b1d      	ldr	r3, [pc, #116]	@ (8002e34 <MX_RTC_Init+0x8c>)
 8002dc0:	4a1d      	ldr	r2, [pc, #116]	@ (8002e38 <MX_RTC_Init+0x90>)
 8002dc2:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 8002dc4:	4b1b      	ldr	r3, [pc, #108]	@ (8002e34 <MX_RTC_Init+0x8c>)
 8002dc6:	f04f 32ff 	mov.w	r2, #4294967295
 8002dca:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_NONE;
 8002dcc:	4b19      	ldr	r3, [pc, #100]	@ (8002e34 <MX_RTC_Init+0x8c>)
 8002dce:	2200      	movs	r2, #0
 8002dd0:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002dd2:	4818      	ldr	r0, [pc, #96]	@ (8002e34 <MX_RTC_Init+0x8c>)
 8002dd4:	f002 f81e 	bl	8004e14 <HAL_RTC_Init>
 8002dd8:	4603      	mov	r3, r0
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d001      	beq.n	8002de2 <MX_RTC_Init+0x3a>
  {
    Error_Handler();
 8002dde:	f000 f99d 	bl	800311c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 15;
 8002de2:	230f      	movs	r3, #15
 8002de4:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 28;
 8002de6:	231c      	movs	r3, #28
 8002de8:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8002dea:	2300      	movs	r3, #0
 8002dec:	71bb      	strb	r3, [r7, #6]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002dee:	1d3b      	adds	r3, r7, #4
 8002df0:	2200      	movs	r2, #0
 8002df2:	4619      	mov	r1, r3
 8002df4:	480f      	ldr	r0, [pc, #60]	@ (8002e34 <MX_RTC_Init+0x8c>)
 8002df6:	f002 f899 	bl	8004f2c <HAL_RTC_SetTime>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d001      	beq.n	8002e04 <MX_RTC_Init+0x5c>
  {
    Error_Handler();
 8002e00:	f000 f98c 	bl	800311c <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002e04:	2301      	movs	r3, #1
 8002e06:	703b      	strb	r3, [r7, #0]
  DateToUpdate.Month = RTC_MONTH_NOVEMBER;
 8002e08:	2311      	movs	r3, #17
 8002e0a:	707b      	strb	r3, [r7, #1]
  DateToUpdate.Date = 18;
 8002e0c:	2312      	movs	r3, #18
 8002e0e:	70bb      	strb	r3, [r7, #2]
  DateToUpdate.Year = 24;
 8002e10:	2318      	movs	r3, #24
 8002e12:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BIN) != HAL_OK)
 8002e14:	463b      	mov	r3, r7
 8002e16:	2200      	movs	r2, #0
 8002e18:	4619      	mov	r1, r3
 8002e1a:	4806      	ldr	r0, [pc, #24]	@ (8002e34 <MX_RTC_Init+0x8c>)
 8002e1c:	f002 f91e 	bl	800505c <HAL_RTC_SetDate>
 8002e20:	4603      	mov	r3, r0
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d001      	beq.n	8002e2a <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8002e26:	f000 f979 	bl	800311c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002e2a:	bf00      	nop
 8002e2c:	3708      	adds	r7, #8
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bd80      	pop	{r7, pc}
 8002e32:	bf00      	nop
 8002e34:	200002b0 	.word	0x200002b0
 8002e38:	40002800 	.word	0x40002800

08002e3c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002e40:	4b17      	ldr	r3, [pc, #92]	@ (8002ea0 <MX_SPI1_Init+0x64>)
 8002e42:	4a18      	ldr	r2, [pc, #96]	@ (8002ea4 <MX_SPI1_Init+0x68>)
 8002e44:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002e46:	4b16      	ldr	r3, [pc, #88]	@ (8002ea0 <MX_SPI1_Init+0x64>)
 8002e48:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002e4c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002e4e:	4b14      	ldr	r3, [pc, #80]	@ (8002ea0 <MX_SPI1_Init+0x64>)
 8002e50:	2200      	movs	r2, #0
 8002e52:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002e54:	4b12      	ldr	r3, [pc, #72]	@ (8002ea0 <MX_SPI1_Init+0x64>)
 8002e56:	2200      	movs	r2, #0
 8002e58:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002e5a:	4b11      	ldr	r3, [pc, #68]	@ (8002ea0 <MX_SPI1_Init+0x64>)
 8002e5c:	2200      	movs	r2, #0
 8002e5e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002e60:	4b0f      	ldr	r3, [pc, #60]	@ (8002ea0 <MX_SPI1_Init+0x64>)
 8002e62:	2200      	movs	r2, #0
 8002e64:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002e66:	4b0e      	ldr	r3, [pc, #56]	@ (8002ea0 <MX_SPI1_Init+0x64>)
 8002e68:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e6c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002e6e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ea0 <MX_SPI1_Init+0x64>)
 8002e70:	2208      	movs	r2, #8
 8002e72:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002e74:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea0 <MX_SPI1_Init+0x64>)
 8002e76:	2200      	movs	r2, #0
 8002e78:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002e7a:	4b09      	ldr	r3, [pc, #36]	@ (8002ea0 <MX_SPI1_Init+0x64>)
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002e80:	4b07      	ldr	r3, [pc, #28]	@ (8002ea0 <MX_SPI1_Init+0x64>)
 8002e82:	2200      	movs	r2, #0
 8002e84:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002e86:	4b06      	ldr	r3, [pc, #24]	@ (8002ea0 <MX_SPI1_Init+0x64>)
 8002e88:	220a      	movs	r2, #10
 8002e8a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002e8c:	4804      	ldr	r0, [pc, #16]	@ (8002ea0 <MX_SPI1_Init+0x64>)
 8002e8e:	f002 fb45 	bl	800551c <HAL_SPI_Init>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d001      	beq.n	8002e9c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002e98:	f000 f940 	bl	800311c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002e9c:	bf00      	nop
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	200002c4 	.word	0x200002c4
 8002ea4:	40013000 	.word	0x40013000

08002ea8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002eac:	4b17      	ldr	r3, [pc, #92]	@ (8002f0c <MX_SPI2_Init+0x64>)
 8002eae:	4a18      	ldr	r2, [pc, #96]	@ (8002f10 <MX_SPI2_Init+0x68>)
 8002eb0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002eb2:	4b16      	ldr	r3, [pc, #88]	@ (8002f0c <MX_SPI2_Init+0x64>)
 8002eb4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002eb8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002eba:	4b14      	ldr	r3, [pc, #80]	@ (8002f0c <MX_SPI2_Init+0x64>)
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ec0:	4b12      	ldr	r3, [pc, #72]	@ (8002f0c <MX_SPI2_Init+0x64>)
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ec6:	4b11      	ldr	r3, [pc, #68]	@ (8002f0c <MX_SPI2_Init+0x64>)
 8002ec8:	2200      	movs	r2, #0
 8002eca:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002ecc:	4b0f      	ldr	r3, [pc, #60]	@ (8002f0c <MX_SPI2_Init+0x64>)
 8002ece:	2200      	movs	r2, #0
 8002ed0:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ed2:	4b0e      	ldr	r3, [pc, #56]	@ (8002f0c <MX_SPI2_Init+0x64>)
 8002ed4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ed8:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002eda:	4b0c      	ldr	r3, [pc, #48]	@ (8002f0c <MX_SPI2_Init+0x64>)
 8002edc:	2208      	movs	r2, #8
 8002ede:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002ee0:	4b0a      	ldr	r3, [pc, #40]	@ (8002f0c <MX_SPI2_Init+0x64>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002ee6:	4b09      	ldr	r3, [pc, #36]	@ (8002f0c <MX_SPI2_Init+0x64>)
 8002ee8:	2200      	movs	r2, #0
 8002eea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002eec:	4b07      	ldr	r3, [pc, #28]	@ (8002f0c <MX_SPI2_Init+0x64>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002ef2:	4b06      	ldr	r3, [pc, #24]	@ (8002f0c <MX_SPI2_Init+0x64>)
 8002ef4:	220a      	movs	r2, #10
 8002ef6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002ef8:	4804      	ldr	r0, [pc, #16]	@ (8002f0c <MX_SPI2_Init+0x64>)
 8002efa:	f002 fb0f 	bl	800551c <HAL_SPI_Init>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002f04:	f000 f90a 	bl	800311c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002f08:	bf00      	nop
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	2000031c 	.word	0x2000031c
 8002f10:	40003800 	.word	0x40003800

08002f14 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f1a:	f107 0308 	add.w	r3, r7, #8
 8002f1e:	2200      	movs	r2, #0
 8002f20:	601a      	str	r2, [r3, #0]
 8002f22:	605a      	str	r2, [r3, #4]
 8002f24:	609a      	str	r2, [r3, #8]
 8002f26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f28:	463b      	mov	r3, r7
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	601a      	str	r2, [r3, #0]
 8002f2e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002f30:	4b1e      	ldr	r3, [pc, #120]	@ (8002fac <MX_TIM1_Init+0x98>)
 8002f32:	4a1f      	ldr	r2, [pc, #124]	@ (8002fb0 <MX_TIM1_Init+0x9c>)
 8002f34:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8002f36:	4b1d      	ldr	r3, [pc, #116]	@ (8002fac <MX_TIM1_Init+0x98>)
 8002f38:	2247      	movs	r2, #71	@ 0x47
 8002f3a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f3c:	4b1b      	ldr	r3, [pc, #108]	@ (8002fac <MX_TIM1_Init+0x98>)
 8002f3e:	2200      	movs	r2, #0
 8002f40:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8002f42:	4b1a      	ldr	r3, [pc, #104]	@ (8002fac <MX_TIM1_Init+0x98>)
 8002f44:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f48:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f4a:	4b18      	ldr	r3, [pc, #96]	@ (8002fac <MX_TIM1_Init+0x98>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002f50:	4b16      	ldr	r3, [pc, #88]	@ (8002fac <MX_TIM1_Init+0x98>)
 8002f52:	2200      	movs	r2, #0
 8002f54:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f56:	4b15      	ldr	r3, [pc, #84]	@ (8002fac <MX_TIM1_Init+0x98>)
 8002f58:	2200      	movs	r2, #0
 8002f5a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002f5c:	4813      	ldr	r0, [pc, #76]	@ (8002fac <MX_TIM1_Init+0x98>)
 8002f5e:	f002 ff08 	bl	8005d72 <HAL_TIM_Base_Init>
 8002f62:	4603      	mov	r3, r0
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d001      	beq.n	8002f6c <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002f68:	f000 f8d8 	bl	800311c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f6c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002f70:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002f72:	f107 0308 	add.w	r3, r7, #8
 8002f76:	4619      	mov	r1, r3
 8002f78:	480c      	ldr	r0, [pc, #48]	@ (8002fac <MX_TIM1_Init+0x98>)
 8002f7a:	f002 ff93 	bl	8005ea4 <HAL_TIM_ConfigClockSource>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d001      	beq.n	8002f88 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8002f84:	f000 f8ca 	bl	800311c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f88:	2300      	movs	r3, #0
 8002f8a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002f90:	463b      	mov	r3, r7
 8002f92:	4619      	mov	r1, r3
 8002f94:	4805      	ldr	r0, [pc, #20]	@ (8002fac <MX_TIM1_Init+0x98>)
 8002f96:	f003 f951 	bl	800623c <HAL_TIMEx_MasterConfigSynchronization>
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d001      	beq.n	8002fa4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002fa0:	f000 f8bc 	bl	800311c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8002fa4:	bf00      	nop
 8002fa6:	3718      	adds	r7, #24
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bd80      	pop	{r7, pc}
 8002fac:	200003b8 	.word	0x200003b8
 8002fb0:	40012c00 	.word	0x40012c00

08002fb4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002fb8:	4b11      	ldr	r3, [pc, #68]	@ (8003000 <MX_USART1_UART_Init+0x4c>)
 8002fba:	4a12      	ldr	r2, [pc, #72]	@ (8003004 <MX_USART1_UART_Init+0x50>)
 8002fbc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002fbe:	4b10      	ldr	r3, [pc, #64]	@ (8003000 <MX_USART1_UART_Init+0x4c>)
 8002fc0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002fc4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8003000 <MX_USART1_UART_Init+0x4c>)
 8002fc8:	2200      	movs	r2, #0
 8002fca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8003000 <MX_USART1_UART_Init+0x4c>)
 8002fce:	2200      	movs	r2, #0
 8002fd0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002fd2:	4b0b      	ldr	r3, [pc, #44]	@ (8003000 <MX_USART1_UART_Init+0x4c>)
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002fd8:	4b09      	ldr	r3, [pc, #36]	@ (8003000 <MX_USART1_UART_Init+0x4c>)
 8002fda:	220c      	movs	r2, #12
 8002fdc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fde:	4b08      	ldr	r3, [pc, #32]	@ (8003000 <MX_USART1_UART_Init+0x4c>)
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002fe4:	4b06      	ldr	r3, [pc, #24]	@ (8003000 <MX_USART1_UART_Init+0x4c>)
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002fea:	4805      	ldr	r0, [pc, #20]	@ (8003000 <MX_USART1_UART_Init+0x4c>)
 8002fec:	f003 f984 	bl	80062f8 <HAL_UART_Init>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d001      	beq.n	8002ffa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002ff6:	f000 f891 	bl	800311c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002ffa:	bf00      	nop
 8002ffc:	bd80      	pop	{r7, pc}
 8002ffe:	bf00      	nop
 8003000:	20000400 	.word	0x20000400
 8003004:	40013800 	.word	0x40013800

08003008 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800300e:	4b0c      	ldr	r3, [pc, #48]	@ (8003040 <MX_DMA_Init+0x38>)
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	4a0b      	ldr	r2, [pc, #44]	@ (8003040 <MX_DMA_Init+0x38>)
 8003014:	f043 0301 	orr.w	r3, r3, #1
 8003018:	6153      	str	r3, [r2, #20]
 800301a:	4b09      	ldr	r3, [pc, #36]	@ (8003040 <MX_DMA_Init+0x38>)
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	f003 0301 	and.w	r3, r3, #1
 8003022:	607b      	str	r3, [r7, #4]
 8003024:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003026:	2200      	movs	r2, #0
 8003028:	2100      	movs	r1, #0
 800302a:	200d      	movs	r0, #13
 800302c:	f000 fd6b 	bl	8003b06 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003030:	200d      	movs	r0, #13
 8003032:	f000 fd84 	bl	8003b3e <HAL_NVIC_EnableIRQ>

}
 8003036:	bf00      	nop
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}
 800303e:	bf00      	nop
 8003040:	40021000 	.word	0x40021000

08003044 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b088      	sub	sp, #32
 8003048:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800304a:	f107 0310 	add.w	r3, r7, #16
 800304e:	2200      	movs	r2, #0
 8003050:	601a      	str	r2, [r3, #0]
 8003052:	605a      	str	r2, [r3, #4]
 8003054:	609a      	str	r2, [r3, #8]
 8003056:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003058:	4b2d      	ldr	r3, [pc, #180]	@ (8003110 <MX_GPIO_Init+0xcc>)
 800305a:	699b      	ldr	r3, [r3, #24]
 800305c:	4a2c      	ldr	r2, [pc, #176]	@ (8003110 <MX_GPIO_Init+0xcc>)
 800305e:	f043 0320 	orr.w	r3, r3, #32
 8003062:	6193      	str	r3, [r2, #24]
 8003064:	4b2a      	ldr	r3, [pc, #168]	@ (8003110 <MX_GPIO_Init+0xcc>)
 8003066:	699b      	ldr	r3, [r3, #24]
 8003068:	f003 0320 	and.w	r3, r3, #32
 800306c:	60fb      	str	r3, [r7, #12]
 800306e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003070:	4b27      	ldr	r3, [pc, #156]	@ (8003110 <MX_GPIO_Init+0xcc>)
 8003072:	699b      	ldr	r3, [r3, #24]
 8003074:	4a26      	ldr	r2, [pc, #152]	@ (8003110 <MX_GPIO_Init+0xcc>)
 8003076:	f043 0304 	orr.w	r3, r3, #4
 800307a:	6193      	str	r3, [r2, #24]
 800307c:	4b24      	ldr	r3, [pc, #144]	@ (8003110 <MX_GPIO_Init+0xcc>)
 800307e:	699b      	ldr	r3, [r3, #24]
 8003080:	f003 0304 	and.w	r3, r3, #4
 8003084:	60bb      	str	r3, [r7, #8]
 8003086:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003088:	4b21      	ldr	r3, [pc, #132]	@ (8003110 <MX_GPIO_Init+0xcc>)
 800308a:	699b      	ldr	r3, [r3, #24]
 800308c:	4a20      	ldr	r2, [pc, #128]	@ (8003110 <MX_GPIO_Init+0xcc>)
 800308e:	f043 0308 	orr.w	r3, r3, #8
 8003092:	6193      	str	r3, [r2, #24]
 8003094:	4b1e      	ldr	r3, [pc, #120]	@ (8003110 <MX_GPIO_Init+0xcc>)
 8003096:	699b      	ldr	r3, [r3, #24]
 8003098:	f003 0308 	and.w	r3, r3, #8
 800309c:	607b      	str	r3, [r7, #4]
 800309e:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80030a0:	2201      	movs	r2, #1
 80030a2:	2110      	movs	r1, #16
 80030a4:	481b      	ldr	r0, [pc, #108]	@ (8003114 <MX_GPIO_Init+0xd0>)
 80030a6:	f001 f914 	bl	80042d2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_9, GPIO_PIN_RESET);
 80030aa:	2200      	movs	r2, #0
 80030ac:	f240 6103 	movw	r1, #1539	@ 0x603
 80030b0:	4819      	ldr	r0, [pc, #100]	@ (8003118 <MX_GPIO_Init+0xd4>)
 80030b2:	f001 f90e 	bl	80042d2 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80030b6:	2308      	movs	r3, #8
 80030b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030ba:	2300      	movs	r3, #0
 80030bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030be:	2300      	movs	r3, #0
 80030c0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030c2:	f107 0310 	add.w	r3, r7, #16
 80030c6:	4619      	mov	r1, r3
 80030c8:	4812      	ldr	r0, [pc, #72]	@ (8003114 <MX_GPIO_Init+0xd0>)
 80030ca:	f000 ff67 	bl	8003f9c <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80030ce:	2310      	movs	r3, #16
 80030d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030d2:	2301      	movs	r3, #1
 80030d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030d6:	2300      	movs	r3, #0
 80030d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030da:	2302      	movs	r3, #2
 80030dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030de:	f107 0310 	add.w	r3, r7, #16
 80030e2:	4619      	mov	r1, r3
 80030e4:	480b      	ldr	r0, [pc, #44]	@ (8003114 <MX_GPIO_Init+0xd0>)
 80030e6:	f000 ff59 	bl	8003f9c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB10 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_9;
 80030ea:	f240 6303 	movw	r3, #1539	@ 0x603
 80030ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030f0:	2301      	movs	r3, #1
 80030f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030f4:	2300      	movs	r3, #0
 80030f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030f8:	2302      	movs	r3, #2
 80030fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030fc:	f107 0310 	add.w	r3, r7, #16
 8003100:	4619      	mov	r1, r3
 8003102:	4805      	ldr	r0, [pc, #20]	@ (8003118 <MX_GPIO_Init+0xd4>)
 8003104:	f000 ff4a 	bl	8003f9c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8003108:	bf00      	nop
 800310a:	3720      	adds	r7, #32
 800310c:	46bd      	mov	sp, r7
 800310e:	bd80      	pop	{r7, pc}
 8003110:	40021000 	.word	0x40021000
 8003114:	40010800 	.word	0x40010800
 8003118:	40010c00 	.word	0x40010c00

0800311c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800311c:	b480      	push	{r7}
 800311e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003120:	b672      	cpsid	i
}
 8003122:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003124:	bf00      	nop
 8003126:	e7fd      	b.n	8003124 <Error_Handler+0x8>

08003128 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003128:	b480      	push	{r7}
 800312a:	b085      	sub	sp, #20
 800312c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800312e:	4b15      	ldr	r3, [pc, #84]	@ (8003184 <HAL_MspInit+0x5c>)
 8003130:	699b      	ldr	r3, [r3, #24]
 8003132:	4a14      	ldr	r2, [pc, #80]	@ (8003184 <HAL_MspInit+0x5c>)
 8003134:	f043 0301 	orr.w	r3, r3, #1
 8003138:	6193      	str	r3, [r2, #24]
 800313a:	4b12      	ldr	r3, [pc, #72]	@ (8003184 <HAL_MspInit+0x5c>)
 800313c:	699b      	ldr	r3, [r3, #24]
 800313e:	f003 0301 	and.w	r3, r3, #1
 8003142:	60bb      	str	r3, [r7, #8]
 8003144:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003146:	4b0f      	ldr	r3, [pc, #60]	@ (8003184 <HAL_MspInit+0x5c>)
 8003148:	69db      	ldr	r3, [r3, #28]
 800314a:	4a0e      	ldr	r2, [pc, #56]	@ (8003184 <HAL_MspInit+0x5c>)
 800314c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003150:	61d3      	str	r3, [r2, #28]
 8003152:	4b0c      	ldr	r3, [pc, #48]	@ (8003184 <HAL_MspInit+0x5c>)
 8003154:	69db      	ldr	r3, [r3, #28]
 8003156:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800315a:	607b      	str	r3, [r7, #4]
 800315c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800315e:	4b0a      	ldr	r3, [pc, #40]	@ (8003188 <HAL_MspInit+0x60>)
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	60fb      	str	r3, [r7, #12]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800316a:	60fb      	str	r3, [r7, #12]
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003172:	60fb      	str	r3, [r7, #12]
 8003174:	4a04      	ldr	r2, [pc, #16]	@ (8003188 <HAL_MspInit+0x60>)
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800317a:	bf00      	nop
 800317c:	3714      	adds	r7, #20
 800317e:	46bd      	mov	sp, r7
 8003180:	bc80      	pop	{r7}
 8003182:	4770      	bx	lr
 8003184:	40021000 	.word	0x40021000
 8003188:	40010000 	.word	0x40010000

0800318c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b084      	sub	sp, #16
 8003190:	af00      	add	r7, sp, #0
 8003192:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a0b      	ldr	r2, [pc, #44]	@ (80031c8 <HAL_RTC_MspInit+0x3c>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d110      	bne.n	80031c0 <HAL_RTC_MspInit+0x34>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 800319e:	f001 f8b1 	bl	8004304 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80031a2:	4b0a      	ldr	r3, [pc, #40]	@ (80031cc <HAL_RTC_MspInit+0x40>)
 80031a4:	69db      	ldr	r3, [r3, #28]
 80031a6:	4a09      	ldr	r2, [pc, #36]	@ (80031cc <HAL_RTC_MspInit+0x40>)
 80031a8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80031ac:	61d3      	str	r3, [r2, #28]
 80031ae:	4b07      	ldr	r3, [pc, #28]	@ (80031cc <HAL_RTC_MspInit+0x40>)
 80031b0:	69db      	ldr	r3, [r3, #28]
 80031b2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80031b6:	60fb      	str	r3, [r7, #12]
 80031b8:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80031ba:	4b05      	ldr	r3, [pc, #20]	@ (80031d0 <HAL_RTC_MspInit+0x44>)
 80031bc:	2201      	movs	r2, #1
 80031be:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 80031c0:	bf00      	nop
 80031c2:	3710      	adds	r7, #16
 80031c4:	46bd      	mov	sp, r7
 80031c6:	bd80      	pop	{r7, pc}
 80031c8:	40002800 	.word	0x40002800
 80031cc:	40021000 	.word	0x40021000
 80031d0:	4242043c 	.word	0x4242043c

080031d4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80031d4:	b580      	push	{r7, lr}
 80031d6:	b08a      	sub	sp, #40	@ 0x28
 80031d8:	af00      	add	r7, sp, #0
 80031da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031dc:	f107 0318 	add.w	r3, r7, #24
 80031e0:	2200      	movs	r2, #0
 80031e2:	601a      	str	r2, [r3, #0]
 80031e4:	605a      	str	r2, [r3, #4]
 80031e6:	609a      	str	r2, [r3, #8]
 80031e8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a4b      	ldr	r2, [pc, #300]	@ (800331c <HAL_SPI_MspInit+0x148>)
 80031f0:	4293      	cmp	r3, r2
 80031f2:	d157      	bne.n	80032a4 <HAL_SPI_MspInit+0xd0>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80031f4:	4b4a      	ldr	r3, [pc, #296]	@ (8003320 <HAL_SPI_MspInit+0x14c>)
 80031f6:	699b      	ldr	r3, [r3, #24]
 80031f8:	4a49      	ldr	r2, [pc, #292]	@ (8003320 <HAL_SPI_MspInit+0x14c>)
 80031fa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80031fe:	6193      	str	r3, [r2, #24]
 8003200:	4b47      	ldr	r3, [pc, #284]	@ (8003320 <HAL_SPI_MspInit+0x14c>)
 8003202:	699b      	ldr	r3, [r3, #24]
 8003204:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003208:	617b      	str	r3, [r7, #20]
 800320a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800320c:	4b44      	ldr	r3, [pc, #272]	@ (8003320 <HAL_SPI_MspInit+0x14c>)
 800320e:	699b      	ldr	r3, [r3, #24]
 8003210:	4a43      	ldr	r2, [pc, #268]	@ (8003320 <HAL_SPI_MspInit+0x14c>)
 8003212:	f043 0304 	orr.w	r3, r3, #4
 8003216:	6193      	str	r3, [r2, #24]
 8003218:	4b41      	ldr	r3, [pc, #260]	@ (8003320 <HAL_SPI_MspInit+0x14c>)
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	f003 0304 	and.w	r3, r3, #4
 8003220:	613b      	str	r3, [r7, #16]
 8003222:	693b      	ldr	r3, [r7, #16]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8003224:	23a0      	movs	r3, #160	@ 0xa0
 8003226:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003228:	2302      	movs	r3, #2
 800322a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800322c:	2303      	movs	r3, #3
 800322e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003230:	f107 0318 	add.w	r3, r7, #24
 8003234:	4619      	mov	r1, r3
 8003236:	483b      	ldr	r0, [pc, #236]	@ (8003324 <HAL_SPI_MspInit+0x150>)
 8003238:	f000 feb0 	bl	8003f9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800323c:	2340      	movs	r3, #64	@ 0x40
 800323e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003240:	2300      	movs	r3, #0
 8003242:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003244:	2300      	movs	r3, #0
 8003246:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003248:	f107 0318 	add.w	r3, r7, #24
 800324c:	4619      	mov	r1, r3
 800324e:	4835      	ldr	r0, [pc, #212]	@ (8003324 <HAL_SPI_MspInit+0x150>)
 8003250:	f000 fea4 	bl	8003f9c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8003254:	4b34      	ldr	r3, [pc, #208]	@ (8003328 <HAL_SPI_MspInit+0x154>)
 8003256:	4a35      	ldr	r2, [pc, #212]	@ (800332c <HAL_SPI_MspInit+0x158>)
 8003258:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800325a:	4b33      	ldr	r3, [pc, #204]	@ (8003328 <HAL_SPI_MspInit+0x154>)
 800325c:	2210      	movs	r2, #16
 800325e:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003260:	4b31      	ldr	r3, [pc, #196]	@ (8003328 <HAL_SPI_MspInit+0x154>)
 8003262:	2200      	movs	r2, #0
 8003264:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003266:	4b30      	ldr	r3, [pc, #192]	@ (8003328 <HAL_SPI_MspInit+0x154>)
 8003268:	2280      	movs	r2, #128	@ 0x80
 800326a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800326c:	4b2e      	ldr	r3, [pc, #184]	@ (8003328 <HAL_SPI_MspInit+0x154>)
 800326e:	2200      	movs	r2, #0
 8003270:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003272:	4b2d      	ldr	r3, [pc, #180]	@ (8003328 <HAL_SPI_MspInit+0x154>)
 8003274:	2200      	movs	r2, #0
 8003276:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003278:	4b2b      	ldr	r3, [pc, #172]	@ (8003328 <HAL_SPI_MspInit+0x154>)
 800327a:	2200      	movs	r2, #0
 800327c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800327e:	4b2a      	ldr	r3, [pc, #168]	@ (8003328 <HAL_SPI_MspInit+0x154>)
 8003280:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8003284:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003286:	4828      	ldr	r0, [pc, #160]	@ (8003328 <HAL_SPI_MspInit+0x154>)
 8003288:	f000 fc74 	bl	8003b74 <HAL_DMA_Init>
 800328c:	4603      	mov	r3, r0
 800328e:	2b00      	cmp	r3, #0
 8003290:	d001      	beq.n	8003296 <HAL_SPI_MspInit+0xc2>
    {
      Error_Handler();
 8003292:	f7ff ff43 	bl	800311c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a23      	ldr	r2, [pc, #140]	@ (8003328 <HAL_SPI_MspInit+0x154>)
 800329a:	649a      	str	r2, [r3, #72]	@ 0x48
 800329c:	4a22      	ldr	r2, [pc, #136]	@ (8003328 <HAL_SPI_MspInit+0x154>)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	6253      	str	r3, [r2, #36]	@ 0x24
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 80032a2:	e036      	b.n	8003312 <HAL_SPI_MspInit+0x13e>
  else if(hspi->Instance==SPI2)
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	4a21      	ldr	r2, [pc, #132]	@ (8003330 <HAL_SPI_MspInit+0x15c>)
 80032aa:	4293      	cmp	r3, r2
 80032ac:	d131      	bne.n	8003312 <HAL_SPI_MspInit+0x13e>
    __HAL_RCC_SPI2_CLK_ENABLE();
 80032ae:	4b1c      	ldr	r3, [pc, #112]	@ (8003320 <HAL_SPI_MspInit+0x14c>)
 80032b0:	69db      	ldr	r3, [r3, #28]
 80032b2:	4a1b      	ldr	r2, [pc, #108]	@ (8003320 <HAL_SPI_MspInit+0x14c>)
 80032b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032b8:	61d3      	str	r3, [r2, #28]
 80032ba:	4b19      	ldr	r3, [pc, #100]	@ (8003320 <HAL_SPI_MspInit+0x14c>)
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032c2:	60fb      	str	r3, [r7, #12]
 80032c4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80032c6:	4b16      	ldr	r3, [pc, #88]	@ (8003320 <HAL_SPI_MspInit+0x14c>)
 80032c8:	699b      	ldr	r3, [r3, #24]
 80032ca:	4a15      	ldr	r2, [pc, #84]	@ (8003320 <HAL_SPI_MspInit+0x14c>)
 80032cc:	f043 0308 	orr.w	r3, r3, #8
 80032d0:	6193      	str	r3, [r2, #24]
 80032d2:	4b13      	ldr	r3, [pc, #76]	@ (8003320 <HAL_SPI_MspInit+0x14c>)
 80032d4:	699b      	ldr	r3, [r3, #24]
 80032d6:	f003 0308 	and.w	r3, r3, #8
 80032da:	60bb      	str	r3, [r7, #8]
 80032dc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 80032de:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80032e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032e4:	2302      	movs	r3, #2
 80032e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032e8:	2303      	movs	r3, #3
 80032ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032ec:	f107 0318 	add.w	r3, r7, #24
 80032f0:	4619      	mov	r1, r3
 80032f2:	4810      	ldr	r0, [pc, #64]	@ (8003334 <HAL_SPI_MspInit+0x160>)
 80032f4:	f000 fe52 	bl	8003f9c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80032f8:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80032fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80032fe:	2300      	movs	r3, #0
 8003300:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003302:	2300      	movs	r3, #0
 8003304:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003306:	f107 0318 	add.w	r3, r7, #24
 800330a:	4619      	mov	r1, r3
 800330c:	4809      	ldr	r0, [pc, #36]	@ (8003334 <HAL_SPI_MspInit+0x160>)
 800330e:	f000 fe45 	bl	8003f9c <HAL_GPIO_Init>
}
 8003312:	bf00      	nop
 8003314:	3728      	adds	r7, #40	@ 0x28
 8003316:	46bd      	mov	sp, r7
 8003318:	bd80      	pop	{r7, pc}
 800331a:	bf00      	nop
 800331c:	40013000 	.word	0x40013000
 8003320:	40021000 	.word	0x40021000
 8003324:	40010800 	.word	0x40010800
 8003328:	20000374 	.word	0x20000374
 800332c:	40020030 	.word	0x40020030
 8003330:	40003800 	.word	0x40003800
 8003334:	40010c00 	.word	0x40010c00

08003338 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003338:	b480      	push	{r7}
 800333a:	b085      	sub	sp, #20
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	4a09      	ldr	r2, [pc, #36]	@ (800336c <HAL_TIM_Base_MspInit+0x34>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d10b      	bne.n	8003362 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800334a:	4b09      	ldr	r3, [pc, #36]	@ (8003370 <HAL_TIM_Base_MspInit+0x38>)
 800334c:	699b      	ldr	r3, [r3, #24]
 800334e:	4a08      	ldr	r2, [pc, #32]	@ (8003370 <HAL_TIM_Base_MspInit+0x38>)
 8003350:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003354:	6193      	str	r3, [r2, #24]
 8003356:	4b06      	ldr	r3, [pc, #24]	@ (8003370 <HAL_TIM_Base_MspInit+0x38>)
 8003358:	699b      	ldr	r3, [r3, #24]
 800335a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800335e:	60fb      	str	r3, [r7, #12]
 8003360:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8003362:	bf00      	nop
 8003364:	3714      	adds	r7, #20
 8003366:	46bd      	mov	sp, r7
 8003368:	bc80      	pop	{r7}
 800336a:	4770      	bx	lr
 800336c:	40012c00 	.word	0x40012c00
 8003370:	40021000 	.word	0x40021000

08003374 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	b08a      	sub	sp, #40	@ 0x28
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800337c:	f107 0314 	add.w	r3, r7, #20
 8003380:	2200      	movs	r2, #0
 8003382:	601a      	str	r2, [r3, #0]
 8003384:	605a      	str	r2, [r3, #4]
 8003386:	609a      	str	r2, [r3, #8]
 8003388:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	4a26      	ldr	r2, [pc, #152]	@ (8003428 <HAL_UART_MspInit+0xb4>)
 8003390:	4293      	cmp	r3, r2
 8003392:	d145      	bne.n	8003420 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003394:	4b25      	ldr	r3, [pc, #148]	@ (800342c <HAL_UART_MspInit+0xb8>)
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	4a24      	ldr	r2, [pc, #144]	@ (800342c <HAL_UART_MspInit+0xb8>)
 800339a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800339e:	6193      	str	r3, [r2, #24]
 80033a0:	4b22      	ldr	r3, [pc, #136]	@ (800342c <HAL_UART_MspInit+0xb8>)
 80033a2:	699b      	ldr	r3, [r3, #24]
 80033a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033a8:	613b      	str	r3, [r7, #16]
 80033aa:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033ac:	4b1f      	ldr	r3, [pc, #124]	@ (800342c <HAL_UART_MspInit+0xb8>)
 80033ae:	699b      	ldr	r3, [r3, #24]
 80033b0:	4a1e      	ldr	r2, [pc, #120]	@ (800342c <HAL_UART_MspInit+0xb8>)
 80033b2:	f043 0308 	orr.w	r3, r3, #8
 80033b6:	6193      	str	r3, [r2, #24]
 80033b8:	4b1c      	ldr	r3, [pc, #112]	@ (800342c <HAL_UART_MspInit+0xb8>)
 80033ba:	699b      	ldr	r3, [r3, #24]
 80033bc:	f003 0308 	and.w	r3, r3, #8
 80033c0:	60fb      	str	r3, [r7, #12]
 80033c2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80033c4:	2340      	movs	r3, #64	@ 0x40
 80033c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033c8:	2302      	movs	r3, #2
 80033ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80033cc:	2303      	movs	r3, #3
 80033ce:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033d0:	f107 0314 	add.w	r3, r7, #20
 80033d4:	4619      	mov	r1, r3
 80033d6:	4816      	ldr	r0, [pc, #88]	@ (8003430 <HAL_UART_MspInit+0xbc>)
 80033d8:	f000 fde0 	bl	8003f9c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80033dc:	2380      	movs	r3, #128	@ 0x80
 80033de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80033e0:	2300      	movs	r3, #0
 80033e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033e4:	2300      	movs	r3, #0
 80033e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033e8:	f107 0314 	add.w	r3, r7, #20
 80033ec:	4619      	mov	r1, r3
 80033ee:	4810      	ldr	r0, [pc, #64]	@ (8003430 <HAL_UART_MspInit+0xbc>)
 80033f0:	f000 fdd4 	bl	8003f9c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 80033f4:	4b0f      	ldr	r3, [pc, #60]	@ (8003434 <HAL_UART_MspInit+0xc0>)
 80033f6:	685b      	ldr	r3, [r3, #4]
 80033f8:	627b      	str	r3, [r7, #36]	@ 0x24
 80033fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033fc:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8003400:	627b      	str	r3, [r7, #36]	@ 0x24
 8003402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003404:	f043 0304 	orr.w	r3, r3, #4
 8003408:	627b      	str	r3, [r7, #36]	@ 0x24
 800340a:	4a0a      	ldr	r2, [pc, #40]	@ (8003434 <HAL_UART_MspInit+0xc0>)
 800340c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800340e:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003410:	2200      	movs	r2, #0
 8003412:	2100      	movs	r1, #0
 8003414:	2025      	movs	r0, #37	@ 0x25
 8003416:	f000 fb76 	bl	8003b06 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800341a:	2025      	movs	r0, #37	@ 0x25
 800341c:	f000 fb8f 	bl	8003b3e <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8003420:	bf00      	nop
 8003422:	3728      	adds	r7, #40	@ 0x28
 8003424:	46bd      	mov	sp, r7
 8003426:	bd80      	pop	{r7, pc}
 8003428:	40013800 	.word	0x40013800
 800342c:	40021000 	.word	0x40021000
 8003430:	40010c00 	.word	0x40010c00
 8003434:	40010000 	.word	0x40010000

08003438 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003438:	b480      	push	{r7}
 800343a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800343c:	bf00      	nop
 800343e:	e7fd      	b.n	800343c <NMI_Handler+0x4>

08003440 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003440:	b480      	push	{r7}
 8003442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003444:	bf00      	nop
 8003446:	e7fd      	b.n	8003444 <HardFault_Handler+0x4>

08003448 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800344c:	bf00      	nop
 800344e:	e7fd      	b.n	800344c <MemManage_Handler+0x4>

08003450 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003450:	b480      	push	{r7}
 8003452:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003454:	bf00      	nop
 8003456:	e7fd      	b.n	8003454 <BusFault_Handler+0x4>

08003458 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003458:	b480      	push	{r7}
 800345a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800345c:	bf00      	nop
 800345e:	e7fd      	b.n	800345c <UsageFault_Handler+0x4>

08003460 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003460:	b480      	push	{r7}
 8003462:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003464:	bf00      	nop
 8003466:	46bd      	mov	sp, r7
 8003468:	bc80      	pop	{r7}
 800346a:	4770      	bx	lr

0800346c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800346c:	b480      	push	{r7}
 800346e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003470:	bf00      	nop
 8003472:	46bd      	mov	sp, r7
 8003474:	bc80      	pop	{r7}
 8003476:	4770      	bx	lr

08003478 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003478:	b480      	push	{r7}
 800347a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800347c:	bf00      	nop
 800347e:	46bd      	mov	sp, r7
 8003480:	bc80      	pop	{r7}
 8003482:	4770      	bx	lr

08003484 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003484:	b580      	push	{r7, lr}
 8003486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003488:	f000 fa26 	bl	80038d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800348c:	bf00      	nop
 800348e:	bd80      	pop	{r7, pc}

08003490 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003494:	4802      	ldr	r0, [pc, #8]	@ (80034a0 <DMA1_Channel3_IRQHandler+0x10>)
 8003496:	f000 fc7b 	bl	8003d90 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800349a:	bf00      	nop
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	20000374 	.word	0x20000374

080034a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80034a8:	4802      	ldr	r0, [pc, #8]	@ (80034b4 <USART1_IRQHandler+0x10>)
 80034aa:	f003 f825 	bl	80064f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80034ae:	bf00      	nop
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	20000400 	.word	0x20000400

080034b8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80034b8:	b480      	push	{r7}
 80034ba:	af00      	add	r7, sp, #0
  return 1;
 80034bc:	2301      	movs	r3, #1
}
 80034be:	4618      	mov	r0, r3
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bc80      	pop	{r7}
 80034c4:	4770      	bx	lr

080034c6 <_kill>:

int _kill(int pid, int sig)
{
 80034c6:	b580      	push	{r7, lr}
 80034c8:	b082      	sub	sp, #8
 80034ca:	af00      	add	r7, sp, #0
 80034cc:	6078      	str	r0, [r7, #4]
 80034ce:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80034d0:	f004 fb50 	bl	8007b74 <__errno>
 80034d4:	4603      	mov	r3, r0
 80034d6:	2216      	movs	r2, #22
 80034d8:	601a      	str	r2, [r3, #0]
  return -1;
 80034da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034de:	4618      	mov	r0, r3
 80034e0:	3708      	adds	r7, #8
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}

080034e6 <_exit>:

void _exit (int status)
{
 80034e6:	b580      	push	{r7, lr}
 80034e8:	b082      	sub	sp, #8
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80034ee:	f04f 31ff 	mov.w	r1, #4294967295
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f7ff ffe7 	bl	80034c6 <_kill>
  while (1) {}    /* Make sure we hang here */
 80034f8:	bf00      	nop
 80034fa:	e7fd      	b.n	80034f8 <_exit+0x12>

080034fc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b086      	sub	sp, #24
 8003500:	af00      	add	r7, sp, #0
 8003502:	60f8      	str	r0, [r7, #12]
 8003504:	60b9      	str	r1, [r7, #8]
 8003506:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003508:	2300      	movs	r3, #0
 800350a:	617b      	str	r3, [r7, #20]
 800350c:	e00a      	b.n	8003524 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800350e:	f3af 8000 	nop.w
 8003512:	4601      	mov	r1, r0
 8003514:	68bb      	ldr	r3, [r7, #8]
 8003516:	1c5a      	adds	r2, r3, #1
 8003518:	60ba      	str	r2, [r7, #8]
 800351a:	b2ca      	uxtb	r2, r1
 800351c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800351e:	697b      	ldr	r3, [r7, #20]
 8003520:	3301      	adds	r3, #1
 8003522:	617b      	str	r3, [r7, #20]
 8003524:	697a      	ldr	r2, [r7, #20]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	429a      	cmp	r2, r3
 800352a:	dbf0      	blt.n	800350e <_read+0x12>
  }

  return len;
 800352c:	687b      	ldr	r3, [r7, #4]
}
 800352e:	4618      	mov	r0, r3
 8003530:	3718      	adds	r7, #24
 8003532:	46bd      	mov	sp, r7
 8003534:	bd80      	pop	{r7, pc}

08003536 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003536:	b580      	push	{r7, lr}
 8003538:	b086      	sub	sp, #24
 800353a:	af00      	add	r7, sp, #0
 800353c:	60f8      	str	r0, [r7, #12]
 800353e:	60b9      	str	r1, [r7, #8]
 8003540:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003542:	2300      	movs	r3, #0
 8003544:	617b      	str	r3, [r7, #20]
 8003546:	e009      	b.n	800355c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003548:	68bb      	ldr	r3, [r7, #8]
 800354a:	1c5a      	adds	r2, r3, #1
 800354c:	60ba      	str	r2, [r7, #8]
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	4618      	mov	r0, r3
 8003552:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003556:	697b      	ldr	r3, [r7, #20]
 8003558:	3301      	adds	r3, #1
 800355a:	617b      	str	r3, [r7, #20]
 800355c:	697a      	ldr	r2, [r7, #20]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	429a      	cmp	r2, r3
 8003562:	dbf1      	blt.n	8003548 <_write+0x12>
  }
  return len;
 8003564:	687b      	ldr	r3, [r7, #4]
}
 8003566:	4618      	mov	r0, r3
 8003568:	3718      	adds	r7, #24
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}

0800356e <_close>:

int _close(int file)
{
 800356e:	b480      	push	{r7}
 8003570:	b083      	sub	sp, #12
 8003572:	af00      	add	r7, sp, #0
 8003574:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003576:	f04f 33ff 	mov.w	r3, #4294967295
}
 800357a:	4618      	mov	r0, r3
 800357c:	370c      	adds	r7, #12
 800357e:	46bd      	mov	sp, r7
 8003580:	bc80      	pop	{r7}
 8003582:	4770      	bx	lr

08003584 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003584:	b480      	push	{r7}
 8003586:	b083      	sub	sp, #12
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003594:	605a      	str	r2, [r3, #4]
  return 0;
 8003596:	2300      	movs	r3, #0
}
 8003598:	4618      	mov	r0, r3
 800359a:	370c      	adds	r7, #12
 800359c:	46bd      	mov	sp, r7
 800359e:	bc80      	pop	{r7}
 80035a0:	4770      	bx	lr

080035a2 <_isatty>:

int _isatty(int file)
{
 80035a2:	b480      	push	{r7}
 80035a4:	b083      	sub	sp, #12
 80035a6:	af00      	add	r7, sp, #0
 80035a8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80035aa:	2301      	movs	r3, #1
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bc80      	pop	{r7}
 80035b4:	4770      	bx	lr

080035b6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80035b6:	b480      	push	{r7}
 80035b8:	b085      	sub	sp, #20
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	60f8      	str	r0, [r7, #12]
 80035be:	60b9      	str	r1, [r7, #8]
 80035c0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80035c2:	2300      	movs	r3, #0
}
 80035c4:	4618      	mov	r0, r3
 80035c6:	3714      	adds	r7, #20
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bc80      	pop	{r7}
 80035cc:	4770      	bx	lr
	...

080035d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b086      	sub	sp, #24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80035d8:	4a14      	ldr	r2, [pc, #80]	@ (800362c <_sbrk+0x5c>)
 80035da:	4b15      	ldr	r3, [pc, #84]	@ (8003630 <_sbrk+0x60>)
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80035e4:	4b13      	ldr	r3, [pc, #76]	@ (8003634 <_sbrk+0x64>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d102      	bne.n	80035f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80035ec:	4b11      	ldr	r3, [pc, #68]	@ (8003634 <_sbrk+0x64>)
 80035ee:	4a12      	ldr	r2, [pc, #72]	@ (8003638 <_sbrk+0x68>)
 80035f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80035f2:	4b10      	ldr	r3, [pc, #64]	@ (8003634 <_sbrk+0x64>)
 80035f4:	681a      	ldr	r2, [r3, #0]
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	4413      	add	r3, r2
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d207      	bcs.n	8003610 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003600:	f004 fab8 	bl	8007b74 <__errno>
 8003604:	4603      	mov	r3, r0
 8003606:	220c      	movs	r2, #12
 8003608:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800360a:	f04f 33ff 	mov.w	r3, #4294967295
 800360e:	e009      	b.n	8003624 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003610:	4b08      	ldr	r3, [pc, #32]	@ (8003634 <_sbrk+0x64>)
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003616:	4b07      	ldr	r3, [pc, #28]	@ (8003634 <_sbrk+0x64>)
 8003618:	681a      	ldr	r2, [r3, #0]
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	4413      	add	r3, r2
 800361e:	4a05      	ldr	r2, [pc, #20]	@ (8003634 <_sbrk+0x64>)
 8003620:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003622:	68fb      	ldr	r3, [r7, #12]
}
 8003624:	4618      	mov	r0, r3
 8003626:	3718      	adds	r7, #24
 8003628:	46bd      	mov	sp, r7
 800362a:	bd80      	pop	{r7, pc}
 800362c:	20005000 	.word	0x20005000
 8003630:	00000400 	.word	0x00000400
 8003634:	20001094 	.word	0x20001094
 8003638:	200011e8 	.word	0x200011e8

0800363c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800363c:	b480      	push	{r7}
 800363e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003640:	bf00      	nop
 8003642:	46bd      	mov	sp, r7
 8003644:	bc80      	pop	{r7}
 8003646:	4770      	bx	lr

08003648 <ILI9341_TouchSelect>:
#include "touch.h"

#define READ_X 0xD0
#define READ_Y 0x90

static void ILI9341_TouchSelect() {
 8003648:	b580      	push	{r7, lr}
 800364a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TOUCH_CS_PORT, TOUCH_CS_PIN , GPIO_PIN_RESET);
 800364c:	2200      	movs	r2, #0
 800364e:	2110      	movs	r1, #16
 8003650:	4802      	ldr	r0, [pc, #8]	@ (800365c <ILI9341_TouchSelect+0x14>)
 8003652:	f000 fe3e 	bl	80042d2 <HAL_GPIO_WritePin>
}
 8003656:	bf00      	nop
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	40010800 	.word	0x40010800

08003660 <ILI9341_TouchUnselect>:

void ILI9341_TouchUnselect() {
 8003660:	b580      	push	{r7, lr}
 8003662:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(TOUCH_CS_PORT, TOUCH_CS_PIN , GPIO_PIN_SET);
 8003664:	2201      	movs	r2, #1
 8003666:	2110      	movs	r1, #16
 8003668:	4802      	ldr	r0, [pc, #8]	@ (8003674 <ILI9341_TouchUnselect+0x14>)
 800366a:	f000 fe32 	bl	80042d2 <HAL_GPIO_WritePin>
}
 800366e:	bf00      	nop
 8003670:	bd80      	pop	{r7, pc}
 8003672:	bf00      	nop
 8003674:	40010800 	.word	0x40010800

08003678 <ILI9341_TouchPressed>:

bool ILI9341_TouchPressed() {
 8003678:	b580      	push	{r7, lr}
 800367a:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(TOUCH_IRQ_PORT, TOUCH_IRQ_PIN) == GPIO_PIN_RESET;
 800367c:	2108      	movs	r1, #8
 800367e:	4805      	ldr	r0, [pc, #20]	@ (8003694 <ILI9341_TouchPressed+0x1c>)
 8003680:	f000 fe10 	bl	80042a4 <HAL_GPIO_ReadPin>
 8003684:	4603      	mov	r3, r0
 8003686:	2b00      	cmp	r3, #0
 8003688:	bf0c      	ite	eq
 800368a:	2301      	moveq	r3, #1
 800368c:	2300      	movne	r3, #0
 800368e:	b2db      	uxtb	r3, r3
}
 8003690:	4618      	mov	r0, r3
 8003692:	bd80      	pop	{r7, pc}
 8003694:	40010800 	.word	0x40010800

08003698 <ILI9341_TouchGetCoordinates>:

bool ILI9341_TouchGetCoordinates(uint16_t* x, uint16_t* y) {
 8003698:	b580      	push	{r7, lr}
 800369a:	b08c      	sub	sp, #48	@ 0x30
 800369c:	af02      	add	r7, sp, #8
 800369e:	6078      	str	r0, [r7, #4]
 80036a0:	6039      	str	r1, [r7, #0]
    static const uint8_t cmd_read_x[] = { READ_X };
    static const uint8_t cmd_read_y[] = { READ_Y };
    static const uint8_t zeroes_tx[] = { 0x00, 0x00 };

    ILI9341_TouchSelect();
 80036a2:	f7ff ffd1 	bl	8003648 <ILI9341_TouchSelect>

    uint32_t avg_x = 0;
 80036a6:	2300      	movs	r3, #0
 80036a8:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t avg_y = 0;
 80036aa:	2300      	movs	r3, #0
 80036ac:	623b      	str	r3, [r7, #32]
    uint8_t nsamples = 0;
 80036ae:	2300      	movs	r3, #0
 80036b0:	77fb      	strb	r3, [r7, #31]
    for(uint8_t i = 0; i < 16; i++) {
 80036b2:	2300      	movs	r3, #0
 80036b4:	77bb      	strb	r3, [r7, #30]
 80036b6:	e03f      	b.n	8003738 <ILI9341_TouchGetCoordinates+0xa0>
        if(!ILI9341_TouchPressed())
 80036b8:	f7ff ffde 	bl	8003678 <ILI9341_TouchPressed>
 80036bc:	4603      	mov	r3, r0
 80036be:	f083 0301 	eor.w	r3, r3, #1
 80036c2:	b2db      	uxtb	r3, r3
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d13b      	bne.n	8003740 <ILI9341_TouchGetCoordinates+0xa8>
            break;

        nsamples++;
 80036c8:	7ffb      	ldrb	r3, [r7, #31]
 80036ca:	3301      	adds	r3, #1
 80036cc:	77fb      	strb	r3, [r7, #31]

        HAL_SPI_Transmit(&hspi2, (uint8_t*)cmd_read_y, sizeof(cmd_read_y), HAL_MAX_DELAY);
 80036ce:	f04f 33ff 	mov.w	r3, #4294967295
 80036d2:	2201      	movs	r2, #1
 80036d4:	4944      	ldr	r1, [pc, #272]	@ (80037e8 <ILI9341_TouchGetCoordinates+0x150>)
 80036d6:	4845      	ldr	r0, [pc, #276]	@ (80037ec <ILI9341_TouchGetCoordinates+0x154>)
 80036d8:	f001 ffa4 	bl	8005624 <HAL_SPI_Transmit>
        uint8_t y_raw[2];
        HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)zeroes_tx, y_raw, sizeof(y_raw), HAL_MAX_DELAY);
 80036dc:	f107 0210 	add.w	r2, r7, #16
 80036e0:	f04f 33ff 	mov.w	r3, #4294967295
 80036e4:	9300      	str	r3, [sp, #0]
 80036e6:	2302      	movs	r3, #2
 80036e8:	4941      	ldr	r1, [pc, #260]	@ (80037f0 <ILI9341_TouchGetCoordinates+0x158>)
 80036ea:	4840      	ldr	r0, [pc, #256]	@ (80037ec <ILI9341_TouchGetCoordinates+0x154>)
 80036ec:	f002 f8de 	bl	80058ac <HAL_SPI_TransmitReceive>

        HAL_SPI_Transmit(&hspi2, (uint8_t*)cmd_read_x, sizeof(cmd_read_x), HAL_MAX_DELAY);
 80036f0:	f04f 33ff 	mov.w	r3, #4294967295
 80036f4:	2201      	movs	r2, #1
 80036f6:	493f      	ldr	r1, [pc, #252]	@ (80037f4 <ILI9341_TouchGetCoordinates+0x15c>)
 80036f8:	483c      	ldr	r0, [pc, #240]	@ (80037ec <ILI9341_TouchGetCoordinates+0x154>)
 80036fa:	f001 ff93 	bl	8005624 <HAL_SPI_Transmit>
        uint8_t x_raw[2];
        HAL_SPI_TransmitReceive(&hspi2, (uint8_t*)zeroes_tx, x_raw, sizeof(x_raw), HAL_MAX_DELAY);
 80036fe:	f107 020c 	add.w	r2, r7, #12
 8003702:	f04f 33ff 	mov.w	r3, #4294967295
 8003706:	9300      	str	r3, [sp, #0]
 8003708:	2302      	movs	r3, #2
 800370a:	4939      	ldr	r1, [pc, #228]	@ (80037f0 <ILI9341_TouchGetCoordinates+0x158>)
 800370c:	4837      	ldr	r0, [pc, #220]	@ (80037ec <ILI9341_TouchGetCoordinates+0x154>)
 800370e:	f002 f8cd 	bl	80058ac <HAL_SPI_TransmitReceive>

        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 8003712:	7b3b      	ldrb	r3, [r7, #12]
 8003714:	021b      	lsls	r3, r3, #8
 8003716:	7b7a      	ldrb	r2, [r7, #13]
 8003718:	4313      	orrs	r3, r2
 800371a:	461a      	mov	r2, r3
 800371c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800371e:	4413      	add	r3, r2
 8003720:	627b      	str	r3, [r7, #36]	@ 0x24
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 8003722:	7c3b      	ldrb	r3, [r7, #16]
 8003724:	021b      	lsls	r3, r3, #8
 8003726:	7c7a      	ldrb	r2, [r7, #17]
 8003728:	4313      	orrs	r3, r2
 800372a:	461a      	mov	r2, r3
 800372c:	6a3b      	ldr	r3, [r7, #32]
 800372e:	4413      	add	r3, r2
 8003730:	623b      	str	r3, [r7, #32]
    for(uint8_t i = 0; i < 16; i++) {
 8003732:	7fbb      	ldrb	r3, [r7, #30]
 8003734:	3301      	adds	r3, #1
 8003736:	77bb      	strb	r3, [r7, #30]
 8003738:	7fbb      	ldrb	r3, [r7, #30]
 800373a:	2b0f      	cmp	r3, #15
 800373c:	d9bc      	bls.n	80036b8 <ILI9341_TouchGetCoordinates+0x20>
 800373e:	e000      	b.n	8003742 <ILI9341_TouchGetCoordinates+0xaa>
            break;
 8003740:	bf00      	nop
    }

    ILI9341_TouchUnselect();
 8003742:	f7ff ff8d 	bl	8003660 <ILI9341_TouchUnselect>

    if(nsamples < 16)
 8003746:	7ffb      	ldrb	r3, [r7, #31]
 8003748:	2b0f      	cmp	r3, #15
 800374a:	d801      	bhi.n	8003750 <ILI9341_TouchGetCoordinates+0xb8>
        return false;
 800374c:	2300      	movs	r3, #0
 800374e:	e047      	b.n	80037e0 <ILI9341_TouchGetCoordinates+0x148>

    uint32_t raw_x = (avg_x / 16);
 8003750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003752:	091b      	lsrs	r3, r3, #4
 8003754:	61bb      	str	r3, [r7, #24]
    if(raw_x < ILI9341_TOUCH_MIN_RAW_X) raw_x = ILI9341_TOUCH_MIN_RAW_X;
 8003756:	69bb      	ldr	r3, [r7, #24]
 8003758:	f240 52db 	movw	r2, #1499	@ 0x5db
 800375c:	4293      	cmp	r3, r2
 800375e:	d802      	bhi.n	8003766 <ILI9341_TouchGetCoordinates+0xce>
 8003760:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8003764:	61bb      	str	r3, [r7, #24]
    if(raw_x > ILI9341_TOUCH_MAX_RAW_X) raw_x = ILI9341_TOUCH_MAX_RAW_X;
 8003766:	69bb      	ldr	r3, [r7, #24]
 8003768:	f647 1218 	movw	r2, #31000	@ 0x7918
 800376c:	4293      	cmp	r3, r2
 800376e:	d902      	bls.n	8003776 <ILI9341_TouchGetCoordinates+0xde>
 8003770:	f647 1318 	movw	r3, #31000	@ 0x7918
 8003774:	61bb      	str	r3, [r7, #24]

    uint32_t raw_y = (avg_y / 16);
 8003776:	6a3b      	ldr	r3, [r7, #32]
 8003778:	091b      	lsrs	r3, r3, #4
 800377a:	617b      	str	r3, [r7, #20]
    if(raw_y < ILI9341_TOUCH_MIN_RAW_Y) raw_y = ILI9341_TOUCH_MIN_RAW_Y;
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	f640 42cb 	movw	r2, #3275	@ 0xccb
 8003782:	4293      	cmp	r3, r2
 8003784:	d802      	bhi.n	800378c <ILI9341_TouchGetCoordinates+0xf4>
 8003786:	f640 43cc 	movw	r3, #3276	@ 0xccc
 800378a:	617b      	str	r3, [r7, #20]
    if(raw_y > ILI9341_TOUCH_MAX_RAW_Y) raw_y = ILI9341_TOUCH_MAX_RAW_Y;
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	f247 529e 	movw	r2, #30110	@ 0x759e
 8003792:	4293      	cmp	r3, r2
 8003794:	d902      	bls.n	800379c <ILI9341_TouchGetCoordinates+0x104>
 8003796:	f247 539e 	movw	r3, #30110	@ 0x759e
 800379a:	617b      	str	r3, [r7, #20]

    // Uncomment this line to calibrate touchscreen:
    // UART_Printf("raw_x = %d, raw_y = %d\r\n", x, y);

    *x = (raw_x - ILI9341_TOUCH_MIN_RAW_X) * ILI9341_TOUCH_SCALE_X / (ILI9341_TOUCH_MAX_RAW_X - ILI9341_TOUCH_MIN_RAW_X);
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	4613      	mov	r3, r2
 80037a0:	011b      	lsls	r3, r3, #4
 80037a2:	1a9b      	subs	r3, r3, r2
 80037a4:	011b      	lsls	r3, r3, #4
 80037a6:	f5a3 23af 	sub.w	r3, r3, #358400	@ 0x57800
 80037aa:	f5a3 63c8 	sub.w	r3, r3, #1600	@ 0x640
 80037ae:	4a12      	ldr	r2, [pc, #72]	@ (80037f8 <ILI9341_TouchGetCoordinates+0x160>)
 80037b0:	fba2 2303 	umull	r2, r3, r2, r3
 80037b4:	0b9b      	lsrs	r3, r3, #14
 80037b6:	b29a      	uxth	r2, r3
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	801a      	strh	r2, [r3, #0]
    *y = (raw_y - ILI9341_TOUCH_MIN_RAW_Y) * ILI9341_TOUCH_SCALE_Y / (ILI9341_TOUCH_MAX_RAW_Y - ILI9341_TOUCH_MIN_RAW_Y);
 80037bc:	697a      	ldr	r2, [r7, #20]
 80037be:	4613      	mov	r3, r2
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	4413      	add	r3, r2
 80037c4:	019b      	lsls	r3, r3, #6
 80037c6:	f5a3 237f 	sub.w	r3, r3, #1044480	@ 0xff000
 80037ca:	f5a3 6370 	sub.w	r3, r3, #3840	@ 0xf00
 80037ce:	085b      	lsrs	r3, r3, #1
 80037d0:	4a0a      	ldr	r2, [pc, #40]	@ (80037fc <ILI9341_TouchGetCoordinates+0x164>)
 80037d2:	fba2 2303 	umull	r2, r3, r2, r3
 80037d6:	0a9b      	lsrs	r3, r3, #10
 80037d8:	b29a      	uxth	r2, r3
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	801a      	strh	r2, [r3, #0]

    return true;
 80037de:	2301      	movs	r3, #1
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3728      	adds	r7, #40	@ 0x28
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	0800f014 	.word	0x0800f014
 80037ec:	2000031c 	.word	0x2000031c
 80037f0:	0800f018 	.word	0x0800f018
 80037f4:	0800f01c 	.word	0x0800f01c
 80037f8:	8e2e0727 	.word	0x8e2e0727
 80037fc:	1389c755 	.word	0x1389c755

08003800 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003800:	f7ff ff1c 	bl	800363c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003804:	480b      	ldr	r0, [pc, #44]	@ (8003834 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003806:	490c      	ldr	r1, [pc, #48]	@ (8003838 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003808:	4a0c      	ldr	r2, [pc, #48]	@ (800383c <LoopFillZerobss+0x16>)
  movs r3, #0
 800380a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800380c:	e002      	b.n	8003814 <LoopCopyDataInit>

0800380e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800380e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003810:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003812:	3304      	adds	r3, #4

08003814 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003814:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003816:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003818:	d3f9      	bcc.n	800380e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800381a:	4a09      	ldr	r2, [pc, #36]	@ (8003840 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800381c:	4c09      	ldr	r4, [pc, #36]	@ (8003844 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800381e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003820:	e001      	b.n	8003826 <LoopFillZerobss>

08003822 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003822:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003824:	3204      	adds	r2, #4

08003826 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003826:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003828:	d3fb      	bcc.n	8003822 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800382a:	f004 f9a9 	bl	8007b80 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800382e:	f7ff fa21 	bl	8002c74 <main>
  bx lr
 8003832:	4770      	bx	lr
  ldr r0, =_sdata
 8003834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003838:	20000224 	.word	0x20000224
  ldr r2, =_sidata
 800383c:	0800f3c8 	.word	0x0800f3c8
  ldr r2, =_sbss
 8003840:	20000224 	.word	0x20000224
  ldr r4, =_ebss
 8003844:	200011e8 	.word	0x200011e8

08003848 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003848:	e7fe      	b.n	8003848 <ADC1_2_IRQHandler>
	...

0800384c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800384c:	b580      	push	{r7, lr}
 800384e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003850:	4b08      	ldr	r3, [pc, #32]	@ (8003874 <HAL_Init+0x28>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	4a07      	ldr	r2, [pc, #28]	@ (8003874 <HAL_Init+0x28>)
 8003856:	f043 0310 	orr.w	r3, r3, #16
 800385a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800385c:	2003      	movs	r0, #3
 800385e:	f000 f947 	bl	8003af0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003862:	200f      	movs	r0, #15
 8003864:	f000 f808 	bl	8003878 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003868:	f7ff fc5e 	bl	8003128 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800386c:	2300      	movs	r3, #0
}
 800386e:	4618      	mov	r0, r3
 8003870:	bd80      	pop	{r7, pc}
 8003872:	bf00      	nop
 8003874:	40022000 	.word	0x40022000

08003878 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003878:	b580      	push	{r7, lr}
 800387a:	b082      	sub	sp, #8
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003880:	4b12      	ldr	r3, [pc, #72]	@ (80038cc <HAL_InitTick+0x54>)
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	4b12      	ldr	r3, [pc, #72]	@ (80038d0 <HAL_InitTick+0x58>)
 8003886:	781b      	ldrb	r3, [r3, #0]
 8003888:	4619      	mov	r1, r3
 800388a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800388e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003892:	fbb2 f3f3 	udiv	r3, r2, r3
 8003896:	4618      	mov	r0, r3
 8003898:	f000 f95f 	bl	8003b5a <HAL_SYSTICK_Config>
 800389c:	4603      	mov	r3, r0
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d001      	beq.n	80038a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80038a2:	2301      	movs	r3, #1
 80038a4:	e00e      	b.n	80038c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	2b0f      	cmp	r3, #15
 80038aa:	d80a      	bhi.n	80038c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80038ac:	2200      	movs	r2, #0
 80038ae:	6879      	ldr	r1, [r7, #4]
 80038b0:	f04f 30ff 	mov.w	r0, #4294967295
 80038b4:	f000 f927 	bl	8003b06 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80038b8:	4a06      	ldr	r2, [pc, #24]	@ (80038d4 <HAL_InitTick+0x5c>)
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80038be:	2300      	movs	r3, #0
 80038c0:	e000      	b.n	80038c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	3708      	adds	r7, #8
 80038c8:	46bd      	mov	sp, r7
 80038ca:	bd80      	pop	{r7, pc}
 80038cc:	20000050 	.word	0x20000050
 80038d0:	20000058 	.word	0x20000058
 80038d4:	20000054 	.word	0x20000054

080038d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80038dc:	4b05      	ldr	r3, [pc, #20]	@ (80038f4 <HAL_IncTick+0x1c>)
 80038de:	781b      	ldrb	r3, [r3, #0]
 80038e0:	461a      	mov	r2, r3
 80038e2:	4b05      	ldr	r3, [pc, #20]	@ (80038f8 <HAL_IncTick+0x20>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4413      	add	r3, r2
 80038e8:	4a03      	ldr	r2, [pc, #12]	@ (80038f8 <HAL_IncTick+0x20>)
 80038ea:	6013      	str	r3, [r2, #0]
}
 80038ec:	bf00      	nop
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bc80      	pop	{r7}
 80038f2:	4770      	bx	lr
 80038f4:	20000058 	.word	0x20000058
 80038f8:	20001098 	.word	0x20001098

080038fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038fc:	b480      	push	{r7}
 80038fe:	af00      	add	r7, sp, #0
  return uwTick;
 8003900:	4b02      	ldr	r3, [pc, #8]	@ (800390c <HAL_GetTick+0x10>)
 8003902:	681b      	ldr	r3, [r3, #0]
}
 8003904:	4618      	mov	r0, r3
 8003906:	46bd      	mov	sp, r7
 8003908:	bc80      	pop	{r7}
 800390a:	4770      	bx	lr
 800390c:	20001098 	.word	0x20001098

08003910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003910:	b580      	push	{r7, lr}
 8003912:	b084      	sub	sp, #16
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003918:	f7ff fff0 	bl	80038fc <HAL_GetTick>
 800391c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003928:	d005      	beq.n	8003936 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800392a:	4b0a      	ldr	r3, [pc, #40]	@ (8003954 <HAL_Delay+0x44>)
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	461a      	mov	r2, r3
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	4413      	add	r3, r2
 8003934:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003936:	bf00      	nop
 8003938:	f7ff ffe0 	bl	80038fc <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	68bb      	ldr	r3, [r7, #8]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	68fa      	ldr	r2, [r7, #12]
 8003944:	429a      	cmp	r2, r3
 8003946:	d8f7      	bhi.n	8003938 <HAL_Delay+0x28>
  {
  }
}
 8003948:	bf00      	nop
 800394a:	bf00      	nop
 800394c:	3710      	adds	r7, #16
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
 8003952:	bf00      	nop
 8003954:	20000058 	.word	0x20000058

08003958 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003958:	b480      	push	{r7}
 800395a:	b085      	sub	sp, #20
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	f003 0307 	and.w	r3, r3, #7
 8003966:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003968:	4b0c      	ldr	r3, [pc, #48]	@ (800399c <__NVIC_SetPriorityGrouping+0x44>)
 800396a:	68db      	ldr	r3, [r3, #12]
 800396c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800396e:	68ba      	ldr	r2, [r7, #8]
 8003970:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003974:	4013      	ands	r3, r2
 8003976:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003980:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003984:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003988:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800398a:	4a04      	ldr	r2, [pc, #16]	@ (800399c <__NVIC_SetPriorityGrouping+0x44>)
 800398c:	68bb      	ldr	r3, [r7, #8]
 800398e:	60d3      	str	r3, [r2, #12]
}
 8003990:	bf00      	nop
 8003992:	3714      	adds	r7, #20
 8003994:	46bd      	mov	sp, r7
 8003996:	bc80      	pop	{r7}
 8003998:	4770      	bx	lr
 800399a:	bf00      	nop
 800399c:	e000ed00 	.word	0xe000ed00

080039a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039a4:	4b04      	ldr	r3, [pc, #16]	@ (80039b8 <__NVIC_GetPriorityGrouping+0x18>)
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	0a1b      	lsrs	r3, r3, #8
 80039aa:	f003 0307 	and.w	r3, r3, #7
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	46bd      	mov	sp, r7
 80039b2:	bc80      	pop	{r7}
 80039b4:	4770      	bx	lr
 80039b6:	bf00      	nop
 80039b8:	e000ed00 	.word	0xe000ed00

080039bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	4603      	mov	r3, r0
 80039c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	db0b      	blt.n	80039e6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039ce:	79fb      	ldrb	r3, [r7, #7]
 80039d0:	f003 021f 	and.w	r2, r3, #31
 80039d4:	4906      	ldr	r1, [pc, #24]	@ (80039f0 <__NVIC_EnableIRQ+0x34>)
 80039d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039da:	095b      	lsrs	r3, r3, #5
 80039dc:	2001      	movs	r0, #1
 80039de:	fa00 f202 	lsl.w	r2, r0, r2
 80039e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80039e6:	bf00      	nop
 80039e8:	370c      	adds	r7, #12
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bc80      	pop	{r7}
 80039ee:	4770      	bx	lr
 80039f0:	e000e100 	.word	0xe000e100

080039f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80039f4:	b480      	push	{r7}
 80039f6:	b083      	sub	sp, #12
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	4603      	mov	r3, r0
 80039fc:	6039      	str	r1, [r7, #0]
 80039fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	db0a      	blt.n	8003a1e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	b2da      	uxtb	r2, r3
 8003a0c:	490c      	ldr	r1, [pc, #48]	@ (8003a40 <__NVIC_SetPriority+0x4c>)
 8003a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a12:	0112      	lsls	r2, r2, #4
 8003a14:	b2d2      	uxtb	r2, r2
 8003a16:	440b      	add	r3, r1
 8003a18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003a1c:	e00a      	b.n	8003a34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a1e:	683b      	ldr	r3, [r7, #0]
 8003a20:	b2da      	uxtb	r2, r3
 8003a22:	4908      	ldr	r1, [pc, #32]	@ (8003a44 <__NVIC_SetPriority+0x50>)
 8003a24:	79fb      	ldrb	r3, [r7, #7]
 8003a26:	f003 030f 	and.w	r3, r3, #15
 8003a2a:	3b04      	subs	r3, #4
 8003a2c:	0112      	lsls	r2, r2, #4
 8003a2e:	b2d2      	uxtb	r2, r2
 8003a30:	440b      	add	r3, r1
 8003a32:	761a      	strb	r2, [r3, #24]
}
 8003a34:	bf00      	nop
 8003a36:	370c      	adds	r7, #12
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bc80      	pop	{r7}
 8003a3c:	4770      	bx	lr
 8003a3e:	bf00      	nop
 8003a40:	e000e100 	.word	0xe000e100
 8003a44:	e000ed00 	.word	0xe000ed00

08003a48 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b089      	sub	sp, #36	@ 0x24
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	60f8      	str	r0, [r7, #12]
 8003a50:	60b9      	str	r1, [r7, #8]
 8003a52:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	f003 0307 	and.w	r3, r3, #7
 8003a5a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	f1c3 0307 	rsb	r3, r3, #7
 8003a62:	2b04      	cmp	r3, #4
 8003a64:	bf28      	it	cs
 8003a66:	2304      	movcs	r3, #4
 8003a68:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a6a:	69fb      	ldr	r3, [r7, #28]
 8003a6c:	3304      	adds	r3, #4
 8003a6e:	2b06      	cmp	r3, #6
 8003a70:	d902      	bls.n	8003a78 <NVIC_EncodePriority+0x30>
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	3b03      	subs	r3, #3
 8003a76:	e000      	b.n	8003a7a <NVIC_EncodePriority+0x32>
 8003a78:	2300      	movs	r3, #0
 8003a7a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a7c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	fa02 f303 	lsl.w	r3, r2, r3
 8003a86:	43da      	mvns	r2, r3
 8003a88:	68bb      	ldr	r3, [r7, #8]
 8003a8a:	401a      	ands	r2, r3
 8003a8c:	697b      	ldr	r3, [r7, #20]
 8003a8e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003a90:	f04f 31ff 	mov.w	r1, #4294967295
 8003a94:	697b      	ldr	r3, [r7, #20]
 8003a96:	fa01 f303 	lsl.w	r3, r1, r3
 8003a9a:	43d9      	mvns	r1, r3
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003aa0:	4313      	orrs	r3, r2
         );
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3724      	adds	r7, #36	@ 0x24
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bc80      	pop	{r7}
 8003aaa:	4770      	bx	lr

08003aac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b082      	sub	sp, #8
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003abc:	d301      	bcc.n	8003ac2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e00f      	b.n	8003ae2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ac2:	4a0a      	ldr	r2, [pc, #40]	@ (8003aec <SysTick_Config+0x40>)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	3b01      	subs	r3, #1
 8003ac8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003aca:	210f      	movs	r1, #15
 8003acc:	f04f 30ff 	mov.w	r0, #4294967295
 8003ad0:	f7ff ff90 	bl	80039f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003ad4:	4b05      	ldr	r3, [pc, #20]	@ (8003aec <SysTick_Config+0x40>)
 8003ad6:	2200      	movs	r2, #0
 8003ad8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003ada:	4b04      	ldr	r3, [pc, #16]	@ (8003aec <SysTick_Config+0x40>)
 8003adc:	2207      	movs	r2, #7
 8003ade:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003ae0:	2300      	movs	r3, #0
}
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	3708      	adds	r7, #8
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	bd80      	pop	{r7, pc}
 8003aea:	bf00      	nop
 8003aec:	e000e010 	.word	0xe000e010

08003af0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003af0:	b580      	push	{r7, lr}
 8003af2:	b082      	sub	sp, #8
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003af8:	6878      	ldr	r0, [r7, #4]
 8003afa:	f7ff ff2d 	bl	8003958 <__NVIC_SetPriorityGrouping>
}
 8003afe:	bf00      	nop
 8003b00:	3708      	adds	r7, #8
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}

08003b06 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b06:	b580      	push	{r7, lr}
 8003b08:	b086      	sub	sp, #24
 8003b0a:	af00      	add	r7, sp, #0
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	60b9      	str	r1, [r7, #8]
 8003b10:	607a      	str	r2, [r7, #4]
 8003b12:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b14:	2300      	movs	r3, #0
 8003b16:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b18:	f7ff ff42 	bl	80039a0 <__NVIC_GetPriorityGrouping>
 8003b1c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b1e:	687a      	ldr	r2, [r7, #4]
 8003b20:	68b9      	ldr	r1, [r7, #8]
 8003b22:	6978      	ldr	r0, [r7, #20]
 8003b24:	f7ff ff90 	bl	8003a48 <NVIC_EncodePriority>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b2e:	4611      	mov	r1, r2
 8003b30:	4618      	mov	r0, r3
 8003b32:	f7ff ff5f 	bl	80039f4 <__NVIC_SetPriority>
}
 8003b36:	bf00      	nop
 8003b38:	3718      	adds	r7, #24
 8003b3a:	46bd      	mov	sp, r7
 8003b3c:	bd80      	pop	{r7, pc}

08003b3e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b3e:	b580      	push	{r7, lr}
 8003b40:	b082      	sub	sp, #8
 8003b42:	af00      	add	r7, sp, #0
 8003b44:	4603      	mov	r3, r0
 8003b46:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7ff ff35 	bl	80039bc <__NVIC_EnableIRQ>
}
 8003b52:	bf00      	nop
 8003b54:	3708      	adds	r7, #8
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b082      	sub	sp, #8
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f7ff ffa2 	bl	8003aac <SysTick_Config>
 8003b68:	4603      	mov	r3, r0
}
 8003b6a:	4618      	mov	r0, r3
 8003b6c:	3708      	adds	r7, #8
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	bd80      	pop	{r7, pc}
	...

08003b74 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d101      	bne.n	8003b8a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e043      	b.n	8003c12 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	461a      	mov	r2, r3
 8003b90:	4b22      	ldr	r3, [pc, #136]	@ (8003c1c <HAL_DMA_Init+0xa8>)
 8003b92:	4413      	add	r3, r2
 8003b94:	4a22      	ldr	r2, [pc, #136]	@ (8003c20 <HAL_DMA_Init+0xac>)
 8003b96:	fba2 2303 	umull	r2, r3, r2, r3
 8003b9a:	091b      	lsrs	r3, r3, #4
 8003b9c:	009a      	lsls	r2, r3, #2
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	4a1f      	ldr	r2, [pc, #124]	@ (8003c24 <HAL_DMA_Init+0xb0>)
 8003ba6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2202      	movs	r2, #2
 8003bac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8003bbe:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8003bc2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003bcc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	68db      	ldr	r3, [r3, #12]
 8003bd2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003bd8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	695b      	ldr	r3, [r3, #20]
 8003bde:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003be4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	69db      	ldr	r3, [r3, #28]
 8003bea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	68fa      	ldr	r2, [r7, #12]
 8003bf8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	3714      	adds	r7, #20
 8003c16:	46bd      	mov	sp, r7
 8003c18:	bc80      	pop	{r7}
 8003c1a:	4770      	bx	lr
 8003c1c:	bffdfff8 	.word	0xbffdfff8
 8003c20:	cccccccd 	.word	0xcccccccd
 8003c24:	40020000 	.word	0x40020000

08003c28 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b085      	sub	sp, #20
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c30:	2300      	movs	r3, #0
 8003c32:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003c3a:	b2db      	uxtb	r3, r3
 8003c3c:	2b02      	cmp	r3, #2
 8003c3e:	d008      	beq.n	8003c52 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	2204      	movs	r2, #4
 8003c44:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e020      	b.n	8003c94 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f022 020e 	bic.w	r2, r2, #14
 8003c60:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	681a      	ldr	r2, [r3, #0]
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f022 0201 	bic.w	r2, r2, #1
 8003c70:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c7a:	2101      	movs	r1, #1
 8003c7c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c80:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2201      	movs	r2, #1
 8003c86:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2200      	movs	r2, #0
 8003c8e:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8003c92:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	3714      	adds	r7, #20
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bc80      	pop	{r7}
 8003c9c:	4770      	bx	lr
	...

08003ca0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8003ca0:	b580      	push	{r7, lr}
 8003ca2:	b084      	sub	sp, #16
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ca8:	2300      	movs	r3, #0
 8003caa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8003cb2:	b2db      	uxtb	r3, r3
 8003cb4:	2b02      	cmp	r3, #2
 8003cb6:	d005      	beq.n	8003cc4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	2204      	movs	r2, #4
 8003cbc:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8003cbe:	2301      	movs	r3, #1
 8003cc0:	73fb      	strb	r3, [r7, #15]
 8003cc2:	e051      	b.n	8003d68 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f022 020e 	bic.w	r2, r2, #14
 8003cd2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681a      	ldr	r2, [r3, #0]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f022 0201 	bic.w	r2, r2, #1
 8003ce2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	4a22      	ldr	r2, [pc, #136]	@ (8003d74 <HAL_DMA_Abort_IT+0xd4>)
 8003cea:	4293      	cmp	r3, r2
 8003cec:	d029      	beq.n	8003d42 <HAL_DMA_Abort_IT+0xa2>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a21      	ldr	r2, [pc, #132]	@ (8003d78 <HAL_DMA_Abort_IT+0xd8>)
 8003cf4:	4293      	cmp	r3, r2
 8003cf6:	d022      	beq.n	8003d3e <HAL_DMA_Abort_IT+0x9e>
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a1f      	ldr	r2, [pc, #124]	@ (8003d7c <HAL_DMA_Abort_IT+0xdc>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d01a      	beq.n	8003d38 <HAL_DMA_Abort_IT+0x98>
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	4a1e      	ldr	r2, [pc, #120]	@ (8003d80 <HAL_DMA_Abort_IT+0xe0>)
 8003d08:	4293      	cmp	r3, r2
 8003d0a:	d012      	beq.n	8003d32 <HAL_DMA_Abort_IT+0x92>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	4a1c      	ldr	r2, [pc, #112]	@ (8003d84 <HAL_DMA_Abort_IT+0xe4>)
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d00a      	beq.n	8003d2c <HAL_DMA_Abort_IT+0x8c>
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4a1b      	ldr	r2, [pc, #108]	@ (8003d88 <HAL_DMA_Abort_IT+0xe8>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d102      	bne.n	8003d26 <HAL_DMA_Abort_IT+0x86>
 8003d20:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8003d24:	e00e      	b.n	8003d44 <HAL_DMA_Abort_IT+0xa4>
 8003d26:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003d2a:	e00b      	b.n	8003d44 <HAL_DMA_Abort_IT+0xa4>
 8003d2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003d30:	e008      	b.n	8003d44 <HAL_DMA_Abort_IT+0xa4>
 8003d32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003d36:	e005      	b.n	8003d44 <HAL_DMA_Abort_IT+0xa4>
 8003d38:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003d3c:	e002      	b.n	8003d44 <HAL_DMA_Abort_IT+0xa4>
 8003d3e:	2310      	movs	r3, #16
 8003d40:	e000      	b.n	8003d44 <HAL_DMA_Abort_IT+0xa4>
 8003d42:	2301      	movs	r3, #1
 8003d44:	4a11      	ldr	r2, [pc, #68]	@ (8003d8c <HAL_DMA_Abort_IT+0xec>)
 8003d46:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2200      	movs	r2, #0
 8003d54:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	d003      	beq.n	8003d68 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d64:	6878      	ldr	r0, [r7, #4]
 8003d66:	4798      	blx	r3
    } 
  }
  return status;
 8003d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	3710      	adds	r7, #16
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	bd80      	pop	{r7, pc}
 8003d72:	bf00      	nop
 8003d74:	40020008 	.word	0x40020008
 8003d78:	4002001c 	.word	0x4002001c
 8003d7c:	40020030 	.word	0x40020030
 8003d80:	40020044 	.word	0x40020044
 8003d84:	40020058 	.word	0x40020058
 8003d88:	4002006c 	.word	0x4002006c
 8003d8c:	40020000 	.word	0x40020000

08003d90 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b084      	sub	sp, #16
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dac:	2204      	movs	r2, #4
 8003dae:	409a      	lsls	r2, r3
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	4013      	ands	r3, r2
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d04f      	beq.n	8003e58 <HAL_DMA_IRQHandler+0xc8>
 8003db8:	68bb      	ldr	r3, [r7, #8]
 8003dba:	f003 0304 	and.w	r3, r3, #4
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d04a      	beq.n	8003e58 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0320 	and.w	r3, r3, #32
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d107      	bne.n	8003de0 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	681a      	ldr	r2, [r3, #0]
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f022 0204 	bic.w	r2, r2, #4
 8003dde:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a66      	ldr	r2, [pc, #408]	@ (8003f80 <HAL_DMA_IRQHandler+0x1f0>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d029      	beq.n	8003e3e <HAL_DMA_IRQHandler+0xae>
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	4a65      	ldr	r2, [pc, #404]	@ (8003f84 <HAL_DMA_IRQHandler+0x1f4>)
 8003df0:	4293      	cmp	r3, r2
 8003df2:	d022      	beq.n	8003e3a <HAL_DMA_IRQHandler+0xaa>
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a63      	ldr	r2, [pc, #396]	@ (8003f88 <HAL_DMA_IRQHandler+0x1f8>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d01a      	beq.n	8003e34 <HAL_DMA_IRQHandler+0xa4>
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a62      	ldr	r2, [pc, #392]	@ (8003f8c <HAL_DMA_IRQHandler+0x1fc>)
 8003e04:	4293      	cmp	r3, r2
 8003e06:	d012      	beq.n	8003e2e <HAL_DMA_IRQHandler+0x9e>
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a60      	ldr	r2, [pc, #384]	@ (8003f90 <HAL_DMA_IRQHandler+0x200>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d00a      	beq.n	8003e28 <HAL_DMA_IRQHandler+0x98>
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	4a5f      	ldr	r2, [pc, #380]	@ (8003f94 <HAL_DMA_IRQHandler+0x204>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d102      	bne.n	8003e22 <HAL_DMA_IRQHandler+0x92>
 8003e1c:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003e20:	e00e      	b.n	8003e40 <HAL_DMA_IRQHandler+0xb0>
 8003e22:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003e26:	e00b      	b.n	8003e40 <HAL_DMA_IRQHandler+0xb0>
 8003e28:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003e2c:	e008      	b.n	8003e40 <HAL_DMA_IRQHandler+0xb0>
 8003e2e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003e32:	e005      	b.n	8003e40 <HAL_DMA_IRQHandler+0xb0>
 8003e34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003e38:	e002      	b.n	8003e40 <HAL_DMA_IRQHandler+0xb0>
 8003e3a:	2340      	movs	r3, #64	@ 0x40
 8003e3c:	e000      	b.n	8003e40 <HAL_DMA_IRQHandler+0xb0>
 8003e3e:	2304      	movs	r3, #4
 8003e40:	4a55      	ldr	r2, [pc, #340]	@ (8003f98 <HAL_DMA_IRQHandler+0x208>)
 8003e42:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	f000 8094 	beq.w	8003f76 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003e56:	e08e      	b.n	8003f76 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5c:	2202      	movs	r2, #2
 8003e5e:	409a      	lsls	r2, r3
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	4013      	ands	r3, r2
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d056      	beq.n	8003f16 <HAL_DMA_IRQHandler+0x186>
 8003e68:	68bb      	ldr	r3, [r7, #8]
 8003e6a:	f003 0302 	and.w	r3, r3, #2
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d051      	beq.n	8003f16 <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0320 	and.w	r3, r3, #32
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d10b      	bne.n	8003e98 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681a      	ldr	r2, [r3, #0]
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f022 020a 	bic.w	r2, r2, #10
 8003e8e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2201      	movs	r2, #1
 8003e94:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4a38      	ldr	r2, [pc, #224]	@ (8003f80 <HAL_DMA_IRQHandler+0x1f0>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d029      	beq.n	8003ef6 <HAL_DMA_IRQHandler+0x166>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	4a37      	ldr	r2, [pc, #220]	@ (8003f84 <HAL_DMA_IRQHandler+0x1f4>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d022      	beq.n	8003ef2 <HAL_DMA_IRQHandler+0x162>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4a35      	ldr	r2, [pc, #212]	@ (8003f88 <HAL_DMA_IRQHandler+0x1f8>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d01a      	beq.n	8003eec <HAL_DMA_IRQHandler+0x15c>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	4a34      	ldr	r2, [pc, #208]	@ (8003f8c <HAL_DMA_IRQHandler+0x1fc>)
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d012      	beq.n	8003ee6 <HAL_DMA_IRQHandler+0x156>
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a32      	ldr	r2, [pc, #200]	@ (8003f90 <HAL_DMA_IRQHandler+0x200>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d00a      	beq.n	8003ee0 <HAL_DMA_IRQHandler+0x150>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	4a31      	ldr	r2, [pc, #196]	@ (8003f94 <HAL_DMA_IRQHandler+0x204>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d102      	bne.n	8003eda <HAL_DMA_IRQHandler+0x14a>
 8003ed4:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003ed8:	e00e      	b.n	8003ef8 <HAL_DMA_IRQHandler+0x168>
 8003eda:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ede:	e00b      	b.n	8003ef8 <HAL_DMA_IRQHandler+0x168>
 8003ee0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003ee4:	e008      	b.n	8003ef8 <HAL_DMA_IRQHandler+0x168>
 8003ee6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003eea:	e005      	b.n	8003ef8 <HAL_DMA_IRQHandler+0x168>
 8003eec:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003ef0:	e002      	b.n	8003ef8 <HAL_DMA_IRQHandler+0x168>
 8003ef2:	2320      	movs	r3, #32
 8003ef4:	e000      	b.n	8003ef8 <HAL_DMA_IRQHandler+0x168>
 8003ef6:	2302      	movs	r3, #2
 8003ef8:	4a27      	ldr	r2, [pc, #156]	@ (8003f98 <HAL_DMA_IRQHandler+0x208>)
 8003efa:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d034      	beq.n	8003f76 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003f14:	e02f      	b.n	8003f76 <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f1a:	2208      	movs	r2, #8
 8003f1c:	409a      	lsls	r2, r3
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	4013      	ands	r3, r2
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d028      	beq.n	8003f78 <HAL_DMA_IRQHandler+0x1e8>
 8003f26:	68bb      	ldr	r3, [r7, #8]
 8003f28:	f003 0308 	and.w	r3, r3, #8
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d023      	beq.n	8003f78 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f022 020e 	bic.w	r2, r2, #14
 8003f3e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f48:	2101      	movs	r1, #1
 8003f4a:	fa01 f202 	lsl.w	r2, r1, r2
 8003f4e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	2201      	movs	r2, #1
 8003f54:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2201      	movs	r2, #1
 8003f5a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	2200      	movs	r2, #0
 8003f62:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d004      	beq.n	8003f78 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	4798      	blx	r3
    }
  }
  return;
 8003f76:	bf00      	nop
 8003f78:	bf00      	nop
}
 8003f7a:	3710      	adds	r7, #16
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	40020008 	.word	0x40020008
 8003f84:	4002001c 	.word	0x4002001c
 8003f88:	40020030 	.word	0x40020030
 8003f8c:	40020044 	.word	0x40020044
 8003f90:	40020058 	.word	0x40020058
 8003f94:	4002006c 	.word	0x4002006c
 8003f98:	40020000 	.word	0x40020000

08003f9c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b08b      	sub	sp, #44	@ 0x2c
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
 8003fa4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003faa:	2300      	movs	r3, #0
 8003fac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fae:	e169      	b.n	8004284 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	69fa      	ldr	r2, [r7, #28]
 8003fc0:	4013      	ands	r3, r2
 8003fc2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003fc4:	69ba      	ldr	r2, [r7, #24]
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	f040 8158 	bne.w	800427e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	4a9a      	ldr	r2, [pc, #616]	@ (800423c <HAL_GPIO_Init+0x2a0>)
 8003fd4:	4293      	cmp	r3, r2
 8003fd6:	d05e      	beq.n	8004096 <HAL_GPIO_Init+0xfa>
 8003fd8:	4a98      	ldr	r2, [pc, #608]	@ (800423c <HAL_GPIO_Init+0x2a0>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d875      	bhi.n	80040ca <HAL_GPIO_Init+0x12e>
 8003fde:	4a98      	ldr	r2, [pc, #608]	@ (8004240 <HAL_GPIO_Init+0x2a4>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d058      	beq.n	8004096 <HAL_GPIO_Init+0xfa>
 8003fe4:	4a96      	ldr	r2, [pc, #600]	@ (8004240 <HAL_GPIO_Init+0x2a4>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d86f      	bhi.n	80040ca <HAL_GPIO_Init+0x12e>
 8003fea:	4a96      	ldr	r2, [pc, #600]	@ (8004244 <HAL_GPIO_Init+0x2a8>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d052      	beq.n	8004096 <HAL_GPIO_Init+0xfa>
 8003ff0:	4a94      	ldr	r2, [pc, #592]	@ (8004244 <HAL_GPIO_Init+0x2a8>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d869      	bhi.n	80040ca <HAL_GPIO_Init+0x12e>
 8003ff6:	4a94      	ldr	r2, [pc, #592]	@ (8004248 <HAL_GPIO_Init+0x2ac>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d04c      	beq.n	8004096 <HAL_GPIO_Init+0xfa>
 8003ffc:	4a92      	ldr	r2, [pc, #584]	@ (8004248 <HAL_GPIO_Init+0x2ac>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d863      	bhi.n	80040ca <HAL_GPIO_Init+0x12e>
 8004002:	4a92      	ldr	r2, [pc, #584]	@ (800424c <HAL_GPIO_Init+0x2b0>)
 8004004:	4293      	cmp	r3, r2
 8004006:	d046      	beq.n	8004096 <HAL_GPIO_Init+0xfa>
 8004008:	4a90      	ldr	r2, [pc, #576]	@ (800424c <HAL_GPIO_Init+0x2b0>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d85d      	bhi.n	80040ca <HAL_GPIO_Init+0x12e>
 800400e:	2b12      	cmp	r3, #18
 8004010:	d82a      	bhi.n	8004068 <HAL_GPIO_Init+0xcc>
 8004012:	2b12      	cmp	r3, #18
 8004014:	d859      	bhi.n	80040ca <HAL_GPIO_Init+0x12e>
 8004016:	a201      	add	r2, pc, #4	@ (adr r2, 800401c <HAL_GPIO_Init+0x80>)
 8004018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800401c:	08004097 	.word	0x08004097
 8004020:	08004071 	.word	0x08004071
 8004024:	08004083 	.word	0x08004083
 8004028:	080040c5 	.word	0x080040c5
 800402c:	080040cb 	.word	0x080040cb
 8004030:	080040cb 	.word	0x080040cb
 8004034:	080040cb 	.word	0x080040cb
 8004038:	080040cb 	.word	0x080040cb
 800403c:	080040cb 	.word	0x080040cb
 8004040:	080040cb 	.word	0x080040cb
 8004044:	080040cb 	.word	0x080040cb
 8004048:	080040cb 	.word	0x080040cb
 800404c:	080040cb 	.word	0x080040cb
 8004050:	080040cb 	.word	0x080040cb
 8004054:	080040cb 	.word	0x080040cb
 8004058:	080040cb 	.word	0x080040cb
 800405c:	080040cb 	.word	0x080040cb
 8004060:	08004079 	.word	0x08004079
 8004064:	0800408d 	.word	0x0800408d
 8004068:	4a79      	ldr	r2, [pc, #484]	@ (8004250 <HAL_GPIO_Init+0x2b4>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d013      	beq.n	8004096 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800406e:	e02c      	b.n	80040ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	68db      	ldr	r3, [r3, #12]
 8004074:	623b      	str	r3, [r7, #32]
          break;
 8004076:	e029      	b.n	80040cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8004078:	683b      	ldr	r3, [r7, #0]
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	3304      	adds	r3, #4
 800407e:	623b      	str	r3, [r7, #32]
          break;
 8004080:	e024      	b.n	80040cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	68db      	ldr	r3, [r3, #12]
 8004086:	3308      	adds	r3, #8
 8004088:	623b      	str	r3, [r7, #32]
          break;
 800408a:	e01f      	b.n	80040cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800408c:	683b      	ldr	r3, [r7, #0]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	330c      	adds	r3, #12
 8004092:	623b      	str	r3, [r7, #32]
          break;
 8004094:	e01a      	b.n	80040cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	689b      	ldr	r3, [r3, #8]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d102      	bne.n	80040a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800409e:	2304      	movs	r3, #4
 80040a0:	623b      	str	r3, [r7, #32]
          break;
 80040a2:	e013      	b.n	80040cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	689b      	ldr	r3, [r3, #8]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d105      	bne.n	80040b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80040ac:	2308      	movs	r3, #8
 80040ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	69fa      	ldr	r2, [r7, #28]
 80040b4:	611a      	str	r2, [r3, #16]
          break;
 80040b6:	e009      	b.n	80040cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80040b8:	2308      	movs	r3, #8
 80040ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	69fa      	ldr	r2, [r7, #28]
 80040c0:	615a      	str	r2, [r3, #20]
          break;
 80040c2:	e003      	b.n	80040cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80040c4:	2300      	movs	r3, #0
 80040c6:	623b      	str	r3, [r7, #32]
          break;
 80040c8:	e000      	b.n	80040cc <HAL_GPIO_Init+0x130>
          break;
 80040ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	2bff      	cmp	r3, #255	@ 0xff
 80040d0:	d801      	bhi.n	80040d6 <HAL_GPIO_Init+0x13a>
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	e001      	b.n	80040da <HAL_GPIO_Init+0x13e>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	3304      	adds	r3, #4
 80040da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80040dc:	69bb      	ldr	r3, [r7, #24]
 80040de:	2bff      	cmp	r3, #255	@ 0xff
 80040e0:	d802      	bhi.n	80040e8 <HAL_GPIO_Init+0x14c>
 80040e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e4:	009b      	lsls	r3, r3, #2
 80040e6:	e002      	b.n	80040ee <HAL_GPIO_Init+0x152>
 80040e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040ea:	3b08      	subs	r3, #8
 80040ec:	009b      	lsls	r3, r3, #2
 80040ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80040f0:	697b      	ldr	r3, [r7, #20]
 80040f2:	681a      	ldr	r2, [r3, #0]
 80040f4:	210f      	movs	r1, #15
 80040f6:	693b      	ldr	r3, [r7, #16]
 80040f8:	fa01 f303 	lsl.w	r3, r1, r3
 80040fc:	43db      	mvns	r3, r3
 80040fe:	401a      	ands	r2, r3
 8004100:	6a39      	ldr	r1, [r7, #32]
 8004102:	693b      	ldr	r3, [r7, #16]
 8004104:	fa01 f303 	lsl.w	r3, r1, r3
 8004108:	431a      	orrs	r2, r3
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	685b      	ldr	r3, [r3, #4]
 8004112:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004116:	2b00      	cmp	r3, #0
 8004118:	f000 80b1 	beq.w	800427e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800411c:	4b4d      	ldr	r3, [pc, #308]	@ (8004254 <HAL_GPIO_Init+0x2b8>)
 800411e:	699b      	ldr	r3, [r3, #24]
 8004120:	4a4c      	ldr	r2, [pc, #304]	@ (8004254 <HAL_GPIO_Init+0x2b8>)
 8004122:	f043 0301 	orr.w	r3, r3, #1
 8004126:	6193      	str	r3, [r2, #24]
 8004128:	4b4a      	ldr	r3, [pc, #296]	@ (8004254 <HAL_GPIO_Init+0x2b8>)
 800412a:	699b      	ldr	r3, [r3, #24]
 800412c:	f003 0301 	and.w	r3, r3, #1
 8004130:	60bb      	str	r3, [r7, #8]
 8004132:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8004134:	4a48      	ldr	r2, [pc, #288]	@ (8004258 <HAL_GPIO_Init+0x2bc>)
 8004136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004138:	089b      	lsrs	r3, r3, #2
 800413a:	3302      	adds	r3, #2
 800413c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004140:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8004142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004144:	f003 0303 	and.w	r3, r3, #3
 8004148:	009b      	lsls	r3, r3, #2
 800414a:	220f      	movs	r2, #15
 800414c:	fa02 f303 	lsl.w	r3, r2, r3
 8004150:	43db      	mvns	r3, r3
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	4013      	ands	r3, r2
 8004156:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	4a40      	ldr	r2, [pc, #256]	@ (800425c <HAL_GPIO_Init+0x2c0>)
 800415c:	4293      	cmp	r3, r2
 800415e:	d013      	beq.n	8004188 <HAL_GPIO_Init+0x1ec>
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	4a3f      	ldr	r2, [pc, #252]	@ (8004260 <HAL_GPIO_Init+0x2c4>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d00d      	beq.n	8004184 <HAL_GPIO_Init+0x1e8>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	4a3e      	ldr	r2, [pc, #248]	@ (8004264 <HAL_GPIO_Init+0x2c8>)
 800416c:	4293      	cmp	r3, r2
 800416e:	d007      	beq.n	8004180 <HAL_GPIO_Init+0x1e4>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	4a3d      	ldr	r2, [pc, #244]	@ (8004268 <HAL_GPIO_Init+0x2cc>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d101      	bne.n	800417c <HAL_GPIO_Init+0x1e0>
 8004178:	2303      	movs	r3, #3
 800417a:	e006      	b.n	800418a <HAL_GPIO_Init+0x1ee>
 800417c:	2304      	movs	r3, #4
 800417e:	e004      	b.n	800418a <HAL_GPIO_Init+0x1ee>
 8004180:	2302      	movs	r3, #2
 8004182:	e002      	b.n	800418a <HAL_GPIO_Init+0x1ee>
 8004184:	2301      	movs	r3, #1
 8004186:	e000      	b.n	800418a <HAL_GPIO_Init+0x1ee>
 8004188:	2300      	movs	r3, #0
 800418a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800418c:	f002 0203 	and.w	r2, r2, #3
 8004190:	0092      	lsls	r2, r2, #2
 8004192:	4093      	lsls	r3, r2
 8004194:	68fa      	ldr	r2, [r7, #12]
 8004196:	4313      	orrs	r3, r2
 8004198:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800419a:	492f      	ldr	r1, [pc, #188]	@ (8004258 <HAL_GPIO_Init+0x2bc>)
 800419c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800419e:	089b      	lsrs	r3, r3, #2
 80041a0:	3302      	adds	r3, #2
 80041a2:	68fa      	ldr	r2, [r7, #12]
 80041a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80041a8:	683b      	ldr	r3, [r7, #0]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d006      	beq.n	80041c2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80041b4:	4b2d      	ldr	r3, [pc, #180]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 80041b6:	689a      	ldr	r2, [r3, #8]
 80041b8:	492c      	ldr	r1, [pc, #176]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	4313      	orrs	r3, r2
 80041be:	608b      	str	r3, [r1, #8]
 80041c0:	e006      	b.n	80041d0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80041c2:	4b2a      	ldr	r3, [pc, #168]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 80041c4:	689a      	ldr	r2, [r3, #8]
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	43db      	mvns	r3, r3
 80041ca:	4928      	ldr	r1, [pc, #160]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 80041cc:	4013      	ands	r3, r2
 80041ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d006      	beq.n	80041ea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80041dc:	4b23      	ldr	r3, [pc, #140]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 80041de:	68da      	ldr	r2, [r3, #12]
 80041e0:	4922      	ldr	r1, [pc, #136]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 80041e2:	69bb      	ldr	r3, [r7, #24]
 80041e4:	4313      	orrs	r3, r2
 80041e6:	60cb      	str	r3, [r1, #12]
 80041e8:	e006      	b.n	80041f8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80041ea:	4b20      	ldr	r3, [pc, #128]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 80041ec:	68da      	ldr	r2, [r3, #12]
 80041ee:	69bb      	ldr	r3, [r7, #24]
 80041f0:	43db      	mvns	r3, r3
 80041f2:	491e      	ldr	r1, [pc, #120]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 80041f4:	4013      	ands	r3, r2
 80041f6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d006      	beq.n	8004212 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004204:	4b19      	ldr	r3, [pc, #100]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 8004206:	685a      	ldr	r2, [r3, #4]
 8004208:	4918      	ldr	r1, [pc, #96]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 800420a:	69bb      	ldr	r3, [r7, #24]
 800420c:	4313      	orrs	r3, r2
 800420e:	604b      	str	r3, [r1, #4]
 8004210:	e006      	b.n	8004220 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004212:	4b16      	ldr	r3, [pc, #88]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 8004214:	685a      	ldr	r2, [r3, #4]
 8004216:	69bb      	ldr	r3, [r7, #24]
 8004218:	43db      	mvns	r3, r3
 800421a:	4914      	ldr	r1, [pc, #80]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 800421c:	4013      	ands	r3, r2
 800421e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004220:	683b      	ldr	r3, [r7, #0]
 8004222:	685b      	ldr	r3, [r3, #4]
 8004224:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004228:	2b00      	cmp	r3, #0
 800422a:	d021      	beq.n	8004270 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 800422c:	4b0f      	ldr	r3, [pc, #60]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 800422e:	681a      	ldr	r2, [r3, #0]
 8004230:	490e      	ldr	r1, [pc, #56]	@ (800426c <HAL_GPIO_Init+0x2d0>)
 8004232:	69bb      	ldr	r3, [r7, #24]
 8004234:	4313      	orrs	r3, r2
 8004236:	600b      	str	r3, [r1, #0]
 8004238:	e021      	b.n	800427e <HAL_GPIO_Init+0x2e2>
 800423a:	bf00      	nop
 800423c:	10320000 	.word	0x10320000
 8004240:	10310000 	.word	0x10310000
 8004244:	10220000 	.word	0x10220000
 8004248:	10210000 	.word	0x10210000
 800424c:	10120000 	.word	0x10120000
 8004250:	10110000 	.word	0x10110000
 8004254:	40021000 	.word	0x40021000
 8004258:	40010000 	.word	0x40010000
 800425c:	40010800 	.word	0x40010800
 8004260:	40010c00 	.word	0x40010c00
 8004264:	40011000 	.word	0x40011000
 8004268:	40011400 	.word	0x40011400
 800426c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004270:	4b0b      	ldr	r3, [pc, #44]	@ (80042a0 <HAL_GPIO_Init+0x304>)
 8004272:	681a      	ldr	r2, [r3, #0]
 8004274:	69bb      	ldr	r3, [r7, #24]
 8004276:	43db      	mvns	r3, r3
 8004278:	4909      	ldr	r1, [pc, #36]	@ (80042a0 <HAL_GPIO_Init+0x304>)
 800427a:	4013      	ands	r3, r2
 800427c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800427e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004280:	3301      	adds	r3, #1
 8004282:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	681a      	ldr	r2, [r3, #0]
 8004288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800428a:	fa22 f303 	lsr.w	r3, r2, r3
 800428e:	2b00      	cmp	r3, #0
 8004290:	f47f ae8e 	bne.w	8003fb0 <HAL_GPIO_Init+0x14>
  }
}
 8004294:	bf00      	nop
 8004296:	bf00      	nop
 8004298:	372c      	adds	r7, #44	@ 0x2c
 800429a:	46bd      	mov	sp, r7
 800429c:	bc80      	pop	{r7}
 800429e:	4770      	bx	lr
 80042a0:	40010400 	.word	0x40010400

080042a4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b085      	sub	sp, #20
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	460b      	mov	r3, r1
 80042ae:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	689a      	ldr	r2, [r3, #8]
 80042b4:	887b      	ldrh	r3, [r7, #2]
 80042b6:	4013      	ands	r3, r2
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d002      	beq.n	80042c2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80042bc:	2301      	movs	r3, #1
 80042be:	73fb      	strb	r3, [r7, #15]
 80042c0:	e001      	b.n	80042c6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80042c2:	2300      	movs	r3, #0
 80042c4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80042c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80042c8:	4618      	mov	r0, r3
 80042ca:	3714      	adds	r7, #20
 80042cc:	46bd      	mov	sp, r7
 80042ce:	bc80      	pop	{r7}
 80042d0:	4770      	bx	lr

080042d2 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80042d2:	b480      	push	{r7}
 80042d4:	b083      	sub	sp, #12
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	6078      	str	r0, [r7, #4]
 80042da:	460b      	mov	r3, r1
 80042dc:	807b      	strh	r3, [r7, #2]
 80042de:	4613      	mov	r3, r2
 80042e0:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80042e2:	787b      	ldrb	r3, [r7, #1]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d003      	beq.n	80042f0 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80042e8:	887a      	ldrh	r2, [r7, #2]
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80042ee:	e003      	b.n	80042f8 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80042f0:	887b      	ldrh	r3, [r7, #2]
 80042f2:	041a      	lsls	r2, r3, #16
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	611a      	str	r2, [r3, #16]
}
 80042f8:	bf00      	nop
 80042fa:	370c      	adds	r7, #12
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bc80      	pop	{r7}
 8004300:	4770      	bx	lr
	...

08004304 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004304:	b480      	push	{r7}
 8004306:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8004308:	4b03      	ldr	r3, [pc, #12]	@ (8004318 <HAL_PWR_EnableBkUpAccess+0x14>)
 800430a:	2201      	movs	r2, #1
 800430c:	601a      	str	r2, [r3, #0]
}
 800430e:	bf00      	nop
 8004310:	46bd      	mov	sp, r7
 8004312:	bc80      	pop	{r7}
 8004314:	4770      	bx	lr
 8004316:	bf00      	nop
 8004318:	420e0020 	.word	0x420e0020

0800431c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b086      	sub	sp, #24
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d101      	bne.n	800432e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800432a:	2301      	movs	r3, #1
 800432c:	e272      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f003 0301 	and.w	r3, r3, #1
 8004336:	2b00      	cmp	r3, #0
 8004338:	f000 8087 	beq.w	800444a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800433c:	4b92      	ldr	r3, [pc, #584]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 800433e:	685b      	ldr	r3, [r3, #4]
 8004340:	f003 030c 	and.w	r3, r3, #12
 8004344:	2b04      	cmp	r3, #4
 8004346:	d00c      	beq.n	8004362 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004348:	4b8f      	ldr	r3, [pc, #572]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	f003 030c 	and.w	r3, r3, #12
 8004350:	2b08      	cmp	r3, #8
 8004352:	d112      	bne.n	800437a <HAL_RCC_OscConfig+0x5e>
 8004354:	4b8c      	ldr	r3, [pc, #560]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 8004356:	685b      	ldr	r3, [r3, #4]
 8004358:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800435c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004360:	d10b      	bne.n	800437a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004362:	4b89      	ldr	r3, [pc, #548]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d06c      	beq.n	8004448 <HAL_RCC_OscConfig+0x12c>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d168      	bne.n	8004448 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e24c      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004382:	d106      	bne.n	8004392 <HAL_RCC_OscConfig+0x76>
 8004384:	4b80      	ldr	r3, [pc, #512]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	4a7f      	ldr	r2, [pc, #508]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 800438a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800438e:	6013      	str	r3, [r2, #0]
 8004390:	e02e      	b.n	80043f0 <HAL_RCC_OscConfig+0xd4>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d10c      	bne.n	80043b4 <HAL_RCC_OscConfig+0x98>
 800439a:	4b7b      	ldr	r3, [pc, #492]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a7a      	ldr	r2, [pc, #488]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80043a0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043a4:	6013      	str	r3, [r2, #0]
 80043a6:	4b78      	ldr	r3, [pc, #480]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	4a77      	ldr	r2, [pc, #476]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80043ac:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043b0:	6013      	str	r3, [r2, #0]
 80043b2:	e01d      	b.n	80043f0 <HAL_RCC_OscConfig+0xd4>
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	685b      	ldr	r3, [r3, #4]
 80043b8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80043bc:	d10c      	bne.n	80043d8 <HAL_RCC_OscConfig+0xbc>
 80043be:	4b72      	ldr	r3, [pc, #456]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	4a71      	ldr	r2, [pc, #452]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80043c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80043c8:	6013      	str	r3, [r2, #0]
 80043ca:	4b6f      	ldr	r3, [pc, #444]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	4a6e      	ldr	r2, [pc, #440]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80043d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043d4:	6013      	str	r3, [r2, #0]
 80043d6:	e00b      	b.n	80043f0 <HAL_RCC_OscConfig+0xd4>
 80043d8:	4b6b      	ldr	r3, [pc, #428]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4a6a      	ldr	r2, [pc, #424]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80043de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80043e2:	6013      	str	r3, [r2, #0]
 80043e4:	4b68      	ldr	r3, [pc, #416]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	4a67      	ldr	r2, [pc, #412]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80043ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80043ee:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d013      	beq.n	8004420 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043f8:	f7ff fa80 	bl	80038fc <HAL_GetTick>
 80043fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80043fe:	e008      	b.n	8004412 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004400:	f7ff fa7c 	bl	80038fc <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	2b64      	cmp	r3, #100	@ 0x64
 800440c:	d901      	bls.n	8004412 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e200      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004412:	4b5d      	ldr	r3, [pc, #372]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d0f0      	beq.n	8004400 <HAL_RCC_OscConfig+0xe4>
 800441e:	e014      	b.n	800444a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004420:	f7ff fa6c 	bl	80038fc <HAL_GetTick>
 8004424:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004426:	e008      	b.n	800443a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004428:	f7ff fa68 	bl	80038fc <HAL_GetTick>
 800442c:	4602      	mov	r2, r0
 800442e:	693b      	ldr	r3, [r7, #16]
 8004430:	1ad3      	subs	r3, r2, r3
 8004432:	2b64      	cmp	r3, #100	@ 0x64
 8004434:	d901      	bls.n	800443a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004436:	2303      	movs	r3, #3
 8004438:	e1ec      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800443a:	4b53      	ldr	r3, [pc, #332]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004442:	2b00      	cmp	r3, #0
 8004444:	d1f0      	bne.n	8004428 <HAL_RCC_OscConfig+0x10c>
 8004446:	e000      	b.n	800444a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004448:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0302 	and.w	r3, r3, #2
 8004452:	2b00      	cmp	r3, #0
 8004454:	d063      	beq.n	800451e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004456:	4b4c      	ldr	r3, [pc, #304]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 8004458:	685b      	ldr	r3, [r3, #4]
 800445a:	f003 030c 	and.w	r3, r3, #12
 800445e:	2b00      	cmp	r3, #0
 8004460:	d00b      	beq.n	800447a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004462:	4b49      	ldr	r3, [pc, #292]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	f003 030c 	and.w	r3, r3, #12
 800446a:	2b08      	cmp	r3, #8
 800446c:	d11c      	bne.n	80044a8 <HAL_RCC_OscConfig+0x18c>
 800446e:	4b46      	ldr	r3, [pc, #280]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d116      	bne.n	80044a8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800447a:	4b43      	ldr	r3, [pc, #268]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f003 0302 	and.w	r3, r3, #2
 8004482:	2b00      	cmp	r3, #0
 8004484:	d005      	beq.n	8004492 <HAL_RCC_OscConfig+0x176>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	691b      	ldr	r3, [r3, #16]
 800448a:	2b01      	cmp	r3, #1
 800448c:	d001      	beq.n	8004492 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800448e:	2301      	movs	r3, #1
 8004490:	e1c0      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004492:	4b3d      	ldr	r3, [pc, #244]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	00db      	lsls	r3, r3, #3
 80044a0:	4939      	ldr	r1, [pc, #228]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80044a2:	4313      	orrs	r3, r2
 80044a4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80044a6:	e03a      	b.n	800451e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	691b      	ldr	r3, [r3, #16]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d020      	beq.n	80044f2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80044b0:	4b36      	ldr	r3, [pc, #216]	@ (800458c <HAL_RCC_OscConfig+0x270>)
 80044b2:	2201      	movs	r2, #1
 80044b4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044b6:	f7ff fa21 	bl	80038fc <HAL_GetTick>
 80044ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044bc:	e008      	b.n	80044d0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80044be:	f7ff fa1d 	bl	80038fc <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	693b      	ldr	r3, [r7, #16]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	2b02      	cmp	r3, #2
 80044ca:	d901      	bls.n	80044d0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80044cc:	2303      	movs	r3, #3
 80044ce:	e1a1      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044d0:	4b2d      	ldr	r3, [pc, #180]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f003 0302 	and.w	r3, r3, #2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d0f0      	beq.n	80044be <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80044dc:	4b2a      	ldr	r3, [pc, #168]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	695b      	ldr	r3, [r3, #20]
 80044e8:	00db      	lsls	r3, r3, #3
 80044ea:	4927      	ldr	r1, [pc, #156]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	600b      	str	r3, [r1, #0]
 80044f0:	e015      	b.n	800451e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80044f2:	4b26      	ldr	r3, [pc, #152]	@ (800458c <HAL_RCC_OscConfig+0x270>)
 80044f4:	2200      	movs	r2, #0
 80044f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044f8:	f7ff fa00 	bl	80038fc <HAL_GetTick>
 80044fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80044fe:	e008      	b.n	8004512 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004500:	f7ff f9fc 	bl	80038fc <HAL_GetTick>
 8004504:	4602      	mov	r2, r0
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	1ad3      	subs	r3, r2, r3
 800450a:	2b02      	cmp	r3, #2
 800450c:	d901      	bls.n	8004512 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800450e:	2303      	movs	r3, #3
 8004510:	e180      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004512:	4b1d      	ldr	r3, [pc, #116]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d1f0      	bne.n	8004500 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 0308 	and.w	r3, r3, #8
 8004526:	2b00      	cmp	r3, #0
 8004528:	d03a      	beq.n	80045a0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	699b      	ldr	r3, [r3, #24]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d019      	beq.n	8004566 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004532:	4b17      	ldr	r3, [pc, #92]	@ (8004590 <HAL_RCC_OscConfig+0x274>)
 8004534:	2201      	movs	r2, #1
 8004536:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004538:	f7ff f9e0 	bl	80038fc <HAL_GetTick>
 800453c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800453e:	e008      	b.n	8004552 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004540:	f7ff f9dc 	bl	80038fc <HAL_GetTick>
 8004544:	4602      	mov	r2, r0
 8004546:	693b      	ldr	r3, [r7, #16]
 8004548:	1ad3      	subs	r3, r2, r3
 800454a:	2b02      	cmp	r3, #2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e160      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004552:	4b0d      	ldr	r3, [pc, #52]	@ (8004588 <HAL_RCC_OscConfig+0x26c>)
 8004554:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004556:	f003 0302 	and.w	r3, r3, #2
 800455a:	2b00      	cmp	r3, #0
 800455c:	d0f0      	beq.n	8004540 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800455e:	2001      	movs	r0, #1
 8004560:	f000 face 	bl	8004b00 <RCC_Delay>
 8004564:	e01c      	b.n	80045a0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004566:	4b0a      	ldr	r3, [pc, #40]	@ (8004590 <HAL_RCC_OscConfig+0x274>)
 8004568:	2200      	movs	r2, #0
 800456a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800456c:	f7ff f9c6 	bl	80038fc <HAL_GetTick>
 8004570:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004572:	e00f      	b.n	8004594 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004574:	f7ff f9c2 	bl	80038fc <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	693b      	ldr	r3, [r7, #16]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	2b02      	cmp	r3, #2
 8004580:	d908      	bls.n	8004594 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004582:	2303      	movs	r3, #3
 8004584:	e146      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
 8004586:	bf00      	nop
 8004588:	40021000 	.word	0x40021000
 800458c:	42420000 	.word	0x42420000
 8004590:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004594:	4b92      	ldr	r3, [pc, #584]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004596:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004598:	f003 0302 	and.w	r3, r3, #2
 800459c:	2b00      	cmp	r3, #0
 800459e:	d1e9      	bne.n	8004574 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0304 	and.w	r3, r3, #4
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	f000 80a6 	beq.w	80046fa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80045ae:	2300      	movs	r3, #0
 80045b0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80045b2:	4b8b      	ldr	r3, [pc, #556]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d10d      	bne.n	80045da <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80045be:	4b88      	ldr	r3, [pc, #544]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 80045c0:	69db      	ldr	r3, [r3, #28]
 80045c2:	4a87      	ldr	r2, [pc, #540]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 80045c4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80045c8:	61d3      	str	r3, [r2, #28]
 80045ca:	4b85      	ldr	r3, [pc, #532]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 80045cc:	69db      	ldr	r3, [r3, #28]
 80045ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80045d2:	60bb      	str	r3, [r7, #8]
 80045d4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80045d6:	2301      	movs	r3, #1
 80045d8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045da:	4b82      	ldr	r3, [pc, #520]	@ (80047e4 <HAL_RCC_OscConfig+0x4c8>)
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d118      	bne.n	8004618 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045e6:	4b7f      	ldr	r3, [pc, #508]	@ (80047e4 <HAL_RCC_OscConfig+0x4c8>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a7e      	ldr	r2, [pc, #504]	@ (80047e4 <HAL_RCC_OscConfig+0x4c8>)
 80045ec:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80045f0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045f2:	f7ff f983 	bl	80038fc <HAL_GetTick>
 80045f6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045f8:	e008      	b.n	800460c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045fa:	f7ff f97f 	bl	80038fc <HAL_GetTick>
 80045fe:	4602      	mov	r2, r0
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	1ad3      	subs	r3, r2, r3
 8004604:	2b64      	cmp	r3, #100	@ 0x64
 8004606:	d901      	bls.n	800460c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004608:	2303      	movs	r3, #3
 800460a:	e103      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800460c:	4b75      	ldr	r3, [pc, #468]	@ (80047e4 <HAL_RCC_OscConfig+0x4c8>)
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004614:	2b00      	cmp	r3, #0
 8004616:	d0f0      	beq.n	80045fa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	2b01      	cmp	r3, #1
 800461e:	d106      	bne.n	800462e <HAL_RCC_OscConfig+0x312>
 8004620:	4b6f      	ldr	r3, [pc, #444]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004622:	6a1b      	ldr	r3, [r3, #32]
 8004624:	4a6e      	ldr	r2, [pc, #440]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004626:	f043 0301 	orr.w	r3, r3, #1
 800462a:	6213      	str	r3, [r2, #32]
 800462c:	e02d      	b.n	800468a <HAL_RCC_OscConfig+0x36e>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	68db      	ldr	r3, [r3, #12]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d10c      	bne.n	8004650 <HAL_RCC_OscConfig+0x334>
 8004636:	4b6a      	ldr	r3, [pc, #424]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004638:	6a1b      	ldr	r3, [r3, #32]
 800463a:	4a69      	ldr	r2, [pc, #420]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 800463c:	f023 0301 	bic.w	r3, r3, #1
 8004640:	6213      	str	r3, [r2, #32]
 8004642:	4b67      	ldr	r3, [pc, #412]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004644:	6a1b      	ldr	r3, [r3, #32]
 8004646:	4a66      	ldr	r2, [pc, #408]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004648:	f023 0304 	bic.w	r3, r3, #4
 800464c:	6213      	str	r3, [r2, #32]
 800464e:	e01c      	b.n	800468a <HAL_RCC_OscConfig+0x36e>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	68db      	ldr	r3, [r3, #12]
 8004654:	2b05      	cmp	r3, #5
 8004656:	d10c      	bne.n	8004672 <HAL_RCC_OscConfig+0x356>
 8004658:	4b61      	ldr	r3, [pc, #388]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 800465a:	6a1b      	ldr	r3, [r3, #32]
 800465c:	4a60      	ldr	r2, [pc, #384]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 800465e:	f043 0304 	orr.w	r3, r3, #4
 8004662:	6213      	str	r3, [r2, #32]
 8004664:	4b5e      	ldr	r3, [pc, #376]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004666:	6a1b      	ldr	r3, [r3, #32]
 8004668:	4a5d      	ldr	r2, [pc, #372]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 800466a:	f043 0301 	orr.w	r3, r3, #1
 800466e:	6213      	str	r3, [r2, #32]
 8004670:	e00b      	b.n	800468a <HAL_RCC_OscConfig+0x36e>
 8004672:	4b5b      	ldr	r3, [pc, #364]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004674:	6a1b      	ldr	r3, [r3, #32]
 8004676:	4a5a      	ldr	r2, [pc, #360]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004678:	f023 0301 	bic.w	r3, r3, #1
 800467c:	6213      	str	r3, [r2, #32]
 800467e:	4b58      	ldr	r3, [pc, #352]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004680:	6a1b      	ldr	r3, [r3, #32]
 8004682:	4a57      	ldr	r2, [pc, #348]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004684:	f023 0304 	bic.w	r3, r3, #4
 8004688:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	68db      	ldr	r3, [r3, #12]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d015      	beq.n	80046be <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004692:	f7ff f933 	bl	80038fc <HAL_GetTick>
 8004696:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004698:	e00a      	b.n	80046b0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800469a:	f7ff f92f 	bl	80038fc <HAL_GetTick>
 800469e:	4602      	mov	r2, r0
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	1ad3      	subs	r3, r2, r3
 80046a4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046a8:	4293      	cmp	r3, r2
 80046aa:	d901      	bls.n	80046b0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80046ac:	2303      	movs	r3, #3
 80046ae:	e0b1      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80046b0:	4b4b      	ldr	r3, [pc, #300]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 80046b2:	6a1b      	ldr	r3, [r3, #32]
 80046b4:	f003 0302 	and.w	r3, r3, #2
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d0ee      	beq.n	800469a <HAL_RCC_OscConfig+0x37e>
 80046bc:	e014      	b.n	80046e8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80046be:	f7ff f91d 	bl	80038fc <HAL_GetTick>
 80046c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046c4:	e00a      	b.n	80046dc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80046c6:	f7ff f919 	bl	80038fc <HAL_GetTick>
 80046ca:	4602      	mov	r2, r0
 80046cc:	693b      	ldr	r3, [r7, #16]
 80046ce:	1ad3      	subs	r3, r2, r3
 80046d0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d901      	bls.n	80046dc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80046d8:	2303      	movs	r3, #3
 80046da:	e09b      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80046dc:	4b40      	ldr	r3, [pc, #256]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 80046de:	6a1b      	ldr	r3, [r3, #32]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d1ee      	bne.n	80046c6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80046e8:	7dfb      	ldrb	r3, [r7, #23]
 80046ea:	2b01      	cmp	r3, #1
 80046ec:	d105      	bne.n	80046fa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80046ee:	4b3c      	ldr	r3, [pc, #240]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 80046f0:	69db      	ldr	r3, [r3, #28]
 80046f2:	4a3b      	ldr	r2, [pc, #236]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 80046f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80046f8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	69db      	ldr	r3, [r3, #28]
 80046fe:	2b00      	cmp	r3, #0
 8004700:	f000 8087 	beq.w	8004812 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004704:	4b36      	ldr	r3, [pc, #216]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004706:	685b      	ldr	r3, [r3, #4]
 8004708:	f003 030c 	and.w	r3, r3, #12
 800470c:	2b08      	cmp	r3, #8
 800470e:	d061      	beq.n	80047d4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	69db      	ldr	r3, [r3, #28]
 8004714:	2b02      	cmp	r3, #2
 8004716:	d146      	bne.n	80047a6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004718:	4b33      	ldr	r3, [pc, #204]	@ (80047e8 <HAL_RCC_OscConfig+0x4cc>)
 800471a:	2200      	movs	r2, #0
 800471c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800471e:	f7ff f8ed 	bl	80038fc <HAL_GetTick>
 8004722:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004724:	e008      	b.n	8004738 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004726:	f7ff f8e9 	bl	80038fc <HAL_GetTick>
 800472a:	4602      	mov	r2, r0
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	1ad3      	subs	r3, r2, r3
 8004730:	2b02      	cmp	r3, #2
 8004732:	d901      	bls.n	8004738 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004734:	2303      	movs	r3, #3
 8004736:	e06d      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004738:	4b29      	ldr	r3, [pc, #164]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004740:	2b00      	cmp	r3, #0
 8004742:	d1f0      	bne.n	8004726 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	6a1b      	ldr	r3, [r3, #32]
 8004748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800474c:	d108      	bne.n	8004760 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800474e:	4b24      	ldr	r3, [pc, #144]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004750:	685b      	ldr	r3, [r3, #4]
 8004752:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	689b      	ldr	r3, [r3, #8]
 800475a:	4921      	ldr	r1, [pc, #132]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 800475c:	4313      	orrs	r3, r2
 800475e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004760:	4b1f      	ldr	r3, [pc, #124]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	6a19      	ldr	r1, [r3, #32]
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004770:	430b      	orrs	r3, r1
 8004772:	491b      	ldr	r1, [pc, #108]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 8004774:	4313      	orrs	r3, r2
 8004776:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004778:	4b1b      	ldr	r3, [pc, #108]	@ (80047e8 <HAL_RCC_OscConfig+0x4cc>)
 800477a:	2201      	movs	r2, #1
 800477c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800477e:	f7ff f8bd 	bl	80038fc <HAL_GetTick>
 8004782:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004784:	e008      	b.n	8004798 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004786:	f7ff f8b9 	bl	80038fc <HAL_GetTick>
 800478a:	4602      	mov	r2, r0
 800478c:	693b      	ldr	r3, [r7, #16]
 800478e:	1ad3      	subs	r3, r2, r3
 8004790:	2b02      	cmp	r3, #2
 8004792:	d901      	bls.n	8004798 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e03d      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004798:	4b11      	ldr	r3, [pc, #68]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d0f0      	beq.n	8004786 <HAL_RCC_OscConfig+0x46a>
 80047a4:	e035      	b.n	8004812 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047a6:	4b10      	ldr	r3, [pc, #64]	@ (80047e8 <HAL_RCC_OscConfig+0x4cc>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047ac:	f7ff f8a6 	bl	80038fc <HAL_GetTick>
 80047b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047b2:	e008      	b.n	80047c6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047b4:	f7ff f8a2 	bl	80038fc <HAL_GetTick>
 80047b8:	4602      	mov	r2, r0
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	2b02      	cmp	r3, #2
 80047c0:	d901      	bls.n	80047c6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80047c2:	2303      	movs	r3, #3
 80047c4:	e026      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80047c6:	4b06      	ldr	r3, [pc, #24]	@ (80047e0 <HAL_RCC_OscConfig+0x4c4>)
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d1f0      	bne.n	80047b4 <HAL_RCC_OscConfig+0x498>
 80047d2:	e01e      	b.n	8004812 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	69db      	ldr	r3, [r3, #28]
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d107      	bne.n	80047ec <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80047dc:	2301      	movs	r3, #1
 80047de:	e019      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
 80047e0:	40021000 	.word	0x40021000
 80047e4:	40007000 	.word	0x40007000
 80047e8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80047ec:	4b0b      	ldr	r3, [pc, #44]	@ (800481c <HAL_RCC_OscConfig+0x500>)
 80047ee:	685b      	ldr	r3, [r3, #4]
 80047f0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	429a      	cmp	r2, r3
 80047fe:	d106      	bne.n	800480e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800480a:	429a      	cmp	r2, r3
 800480c:	d001      	beq.n	8004812 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800480e:	2301      	movs	r3, #1
 8004810:	e000      	b.n	8004814 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004812:	2300      	movs	r3, #0
}
 8004814:	4618      	mov	r0, r3
 8004816:	3718      	adds	r7, #24
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}
 800481c:	40021000 	.word	0x40021000

08004820 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004820:	b580      	push	{r7, lr}
 8004822:	b084      	sub	sp, #16
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
 8004828:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d101      	bne.n	8004834 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e0d0      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004834:	4b6a      	ldr	r3, [pc, #424]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c0>)
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f003 0307 	and.w	r3, r3, #7
 800483c:	683a      	ldr	r2, [r7, #0]
 800483e:	429a      	cmp	r2, r3
 8004840:	d910      	bls.n	8004864 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004842:	4b67      	ldr	r3, [pc, #412]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c0>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f023 0207 	bic.w	r2, r3, #7
 800484a:	4965      	ldr	r1, [pc, #404]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c0>)
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	4313      	orrs	r3, r2
 8004850:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004852:	4b63      	ldr	r3, [pc, #396]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c0>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0307 	and.w	r3, r3, #7
 800485a:	683a      	ldr	r2, [r7, #0]
 800485c:	429a      	cmp	r2, r3
 800485e:	d001      	beq.n	8004864 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004860:	2301      	movs	r3, #1
 8004862:	e0b8      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	f003 0302 	and.w	r3, r3, #2
 800486c:	2b00      	cmp	r3, #0
 800486e:	d020      	beq.n	80048b2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f003 0304 	and.w	r3, r3, #4
 8004878:	2b00      	cmp	r3, #0
 800487a:	d005      	beq.n	8004888 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800487c:	4b59      	ldr	r3, [pc, #356]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	4a58      	ldr	r2, [pc, #352]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 8004882:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004886:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	f003 0308 	and.w	r3, r3, #8
 8004890:	2b00      	cmp	r3, #0
 8004892:	d005      	beq.n	80048a0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004894:	4b53      	ldr	r3, [pc, #332]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 8004896:	685b      	ldr	r3, [r3, #4]
 8004898:	4a52      	ldr	r2, [pc, #328]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 800489a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800489e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80048a0:	4b50      	ldr	r3, [pc, #320]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	689b      	ldr	r3, [r3, #8]
 80048ac:	494d      	ldr	r1, [pc, #308]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 80048ae:	4313      	orrs	r3, r2
 80048b0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f003 0301 	and.w	r3, r3, #1
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d040      	beq.n	8004940 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	685b      	ldr	r3, [r3, #4]
 80048c2:	2b01      	cmp	r3, #1
 80048c4:	d107      	bne.n	80048d6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80048c6:	4b47      	ldr	r3, [pc, #284]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d115      	bne.n	80048fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048d2:	2301      	movs	r3, #1
 80048d4:	e07f      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	2b02      	cmp	r3, #2
 80048dc:	d107      	bne.n	80048ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80048de:	4b41      	ldr	r3, [pc, #260]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d109      	bne.n	80048fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048ea:	2301      	movs	r3, #1
 80048ec:	e073      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048ee:	4b3d      	ldr	r3, [pc, #244]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f003 0302 	and.w	r3, r3, #2
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d101      	bne.n	80048fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e06b      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80048fe:	4b39      	ldr	r3, [pc, #228]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 8004900:	685b      	ldr	r3, [r3, #4]
 8004902:	f023 0203 	bic.w	r2, r3, #3
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	685b      	ldr	r3, [r3, #4]
 800490a:	4936      	ldr	r1, [pc, #216]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 800490c:	4313      	orrs	r3, r2
 800490e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004910:	f7fe fff4 	bl	80038fc <HAL_GetTick>
 8004914:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004916:	e00a      	b.n	800492e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004918:	f7fe fff0 	bl	80038fc <HAL_GetTick>
 800491c:	4602      	mov	r2, r0
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004926:	4293      	cmp	r3, r2
 8004928:	d901      	bls.n	800492e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800492a:	2303      	movs	r3, #3
 800492c:	e053      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800492e:	4b2d      	ldr	r3, [pc, #180]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	f003 020c 	and.w	r2, r3, #12
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	685b      	ldr	r3, [r3, #4]
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	429a      	cmp	r2, r3
 800493e:	d1eb      	bne.n	8004918 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004940:	4b27      	ldr	r3, [pc, #156]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c0>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0307 	and.w	r3, r3, #7
 8004948:	683a      	ldr	r2, [r7, #0]
 800494a:	429a      	cmp	r2, r3
 800494c:	d210      	bcs.n	8004970 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800494e:	4b24      	ldr	r3, [pc, #144]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c0>)
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f023 0207 	bic.w	r2, r3, #7
 8004956:	4922      	ldr	r1, [pc, #136]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c0>)
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	4313      	orrs	r3, r2
 800495c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800495e:	4b20      	ldr	r3, [pc, #128]	@ (80049e0 <HAL_RCC_ClockConfig+0x1c0>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 0307 	and.w	r3, r3, #7
 8004966:	683a      	ldr	r2, [r7, #0]
 8004968:	429a      	cmp	r2, r3
 800496a:	d001      	beq.n	8004970 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800496c:	2301      	movs	r3, #1
 800496e:	e032      	b.n	80049d6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	f003 0304 	and.w	r3, r3, #4
 8004978:	2b00      	cmp	r3, #0
 800497a:	d008      	beq.n	800498e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800497c:	4b19      	ldr	r3, [pc, #100]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	68db      	ldr	r3, [r3, #12]
 8004988:	4916      	ldr	r1, [pc, #88]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 800498a:	4313      	orrs	r3, r2
 800498c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f003 0308 	and.w	r3, r3, #8
 8004996:	2b00      	cmp	r3, #0
 8004998:	d009      	beq.n	80049ae <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800499a:	4b12      	ldr	r3, [pc, #72]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 800499c:	685b      	ldr	r3, [r3, #4]
 800499e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	00db      	lsls	r3, r3, #3
 80049a8:	490e      	ldr	r1, [pc, #56]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 80049aa:	4313      	orrs	r3, r2
 80049ac:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80049ae:	f000 f821 	bl	80049f4 <HAL_RCC_GetSysClockFreq>
 80049b2:	4602      	mov	r2, r0
 80049b4:	4b0b      	ldr	r3, [pc, #44]	@ (80049e4 <HAL_RCC_ClockConfig+0x1c4>)
 80049b6:	685b      	ldr	r3, [r3, #4]
 80049b8:	091b      	lsrs	r3, r3, #4
 80049ba:	f003 030f 	and.w	r3, r3, #15
 80049be:	490a      	ldr	r1, [pc, #40]	@ (80049e8 <HAL_RCC_ClockConfig+0x1c8>)
 80049c0:	5ccb      	ldrb	r3, [r1, r3]
 80049c2:	fa22 f303 	lsr.w	r3, r2, r3
 80049c6:	4a09      	ldr	r2, [pc, #36]	@ (80049ec <HAL_RCC_ClockConfig+0x1cc>)
 80049c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80049ca:	4b09      	ldr	r3, [pc, #36]	@ (80049f0 <HAL_RCC_ClockConfig+0x1d0>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4618      	mov	r0, r3
 80049d0:	f7fe ff52 	bl	8003878 <HAL_InitTick>

  return HAL_OK;
 80049d4:	2300      	movs	r3, #0
}
 80049d6:	4618      	mov	r0, r3
 80049d8:	3710      	adds	r7, #16
 80049da:	46bd      	mov	sp, r7
 80049dc:	bd80      	pop	{r7, pc}
 80049de:	bf00      	nop
 80049e0:	40022000 	.word	0x40022000
 80049e4:	40021000 	.word	0x40021000
 80049e8:	0800effc 	.word	0x0800effc
 80049ec:	20000050 	.word	0x20000050
 80049f0:	20000054 	.word	0x20000054

080049f4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b087      	sub	sp, #28
 80049f8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80049fa:	2300      	movs	r3, #0
 80049fc:	60fb      	str	r3, [r7, #12]
 80049fe:	2300      	movs	r3, #0
 8004a00:	60bb      	str	r3, [r7, #8]
 8004a02:	2300      	movs	r3, #0
 8004a04:	617b      	str	r3, [r7, #20]
 8004a06:	2300      	movs	r3, #0
 8004a08:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004a0e:	4b1e      	ldr	r3, [pc, #120]	@ (8004a88 <HAL_RCC_GetSysClockFreq+0x94>)
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	f003 030c 	and.w	r3, r3, #12
 8004a1a:	2b04      	cmp	r3, #4
 8004a1c:	d002      	beq.n	8004a24 <HAL_RCC_GetSysClockFreq+0x30>
 8004a1e:	2b08      	cmp	r3, #8
 8004a20:	d003      	beq.n	8004a2a <HAL_RCC_GetSysClockFreq+0x36>
 8004a22:	e027      	b.n	8004a74 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004a24:	4b19      	ldr	r3, [pc, #100]	@ (8004a8c <HAL_RCC_GetSysClockFreq+0x98>)
 8004a26:	613b      	str	r3, [r7, #16]
      break;
 8004a28:	e027      	b.n	8004a7a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	0c9b      	lsrs	r3, r3, #18
 8004a2e:	f003 030f 	and.w	r3, r3, #15
 8004a32:	4a17      	ldr	r2, [pc, #92]	@ (8004a90 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004a34:	5cd3      	ldrb	r3, [r2, r3]
 8004a36:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d010      	beq.n	8004a64 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004a42:	4b11      	ldr	r3, [pc, #68]	@ (8004a88 <HAL_RCC_GetSysClockFreq+0x94>)
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	0c5b      	lsrs	r3, r3, #17
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	4a11      	ldr	r2, [pc, #68]	@ (8004a94 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004a4e:	5cd3      	ldrb	r3, [r2, r3]
 8004a50:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a0d      	ldr	r2, [pc, #52]	@ (8004a8c <HAL_RCC_GetSysClockFreq+0x98>)
 8004a56:	fb03 f202 	mul.w	r2, r3, r2
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a60:	617b      	str	r3, [r7, #20]
 8004a62:	e004      	b.n	8004a6e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	4a0c      	ldr	r2, [pc, #48]	@ (8004a98 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004a68:	fb02 f303 	mul.w	r3, r2, r3
 8004a6c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	613b      	str	r3, [r7, #16]
      break;
 8004a72:	e002      	b.n	8004a7a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004a74:	4b05      	ldr	r3, [pc, #20]	@ (8004a8c <HAL_RCC_GetSysClockFreq+0x98>)
 8004a76:	613b      	str	r3, [r7, #16]
      break;
 8004a78:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004a7a:	693b      	ldr	r3, [r7, #16]
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	371c      	adds	r7, #28
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bc80      	pop	{r7}
 8004a84:	4770      	bx	lr
 8004a86:	bf00      	nop
 8004a88:	40021000 	.word	0x40021000
 8004a8c:	007a1200 	.word	0x007a1200
 8004a90:	0800f020 	.word	0x0800f020
 8004a94:	0800f030 	.word	0x0800f030
 8004a98:	003d0900 	.word	0x003d0900

08004a9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004aa0:	4b02      	ldr	r3, [pc, #8]	@ (8004aac <HAL_RCC_GetHCLKFreq+0x10>)
 8004aa2:	681b      	ldr	r3, [r3, #0]
}
 8004aa4:	4618      	mov	r0, r3
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	bc80      	pop	{r7}
 8004aaa:	4770      	bx	lr
 8004aac:	20000050 	.word	0x20000050

08004ab0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004ab4:	f7ff fff2 	bl	8004a9c <HAL_RCC_GetHCLKFreq>
 8004ab8:	4602      	mov	r2, r0
 8004aba:	4b05      	ldr	r3, [pc, #20]	@ (8004ad0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004abc:	685b      	ldr	r3, [r3, #4]
 8004abe:	0a1b      	lsrs	r3, r3, #8
 8004ac0:	f003 0307 	and.w	r3, r3, #7
 8004ac4:	4903      	ldr	r1, [pc, #12]	@ (8004ad4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ac6:	5ccb      	ldrb	r3, [r1, r3]
 8004ac8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	bd80      	pop	{r7, pc}
 8004ad0:	40021000 	.word	0x40021000
 8004ad4:	0800f00c 	.word	0x0800f00c

08004ad8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004adc:	f7ff ffde 	bl	8004a9c <HAL_RCC_GetHCLKFreq>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	4b05      	ldr	r3, [pc, #20]	@ (8004af8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ae4:	685b      	ldr	r3, [r3, #4]
 8004ae6:	0adb      	lsrs	r3, r3, #11
 8004ae8:	f003 0307 	and.w	r3, r3, #7
 8004aec:	4903      	ldr	r1, [pc, #12]	@ (8004afc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004aee:	5ccb      	ldrb	r3, [r1, r3]
 8004af0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004af4:	4618      	mov	r0, r3
 8004af6:	bd80      	pop	{r7, pc}
 8004af8:	40021000 	.word	0x40021000
 8004afc:	0800f00c 	.word	0x0800f00c

08004b00 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004b00:	b480      	push	{r7}
 8004b02:	b085      	sub	sp, #20
 8004b04:	af00      	add	r7, sp, #0
 8004b06:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004b08:	4b0a      	ldr	r3, [pc, #40]	@ (8004b34 <RCC_Delay+0x34>)
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4a0a      	ldr	r2, [pc, #40]	@ (8004b38 <RCC_Delay+0x38>)
 8004b0e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b12:	0a5b      	lsrs	r3, r3, #9
 8004b14:	687a      	ldr	r2, [r7, #4]
 8004b16:	fb02 f303 	mul.w	r3, r2, r3
 8004b1a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004b1c:	bf00      	nop
  }
  while (Delay --);
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	1e5a      	subs	r2, r3, #1
 8004b22:	60fa      	str	r2, [r7, #12]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d1f9      	bne.n	8004b1c <RCC_Delay+0x1c>
}
 8004b28:	bf00      	nop
 8004b2a:	bf00      	nop
 8004b2c:	3714      	adds	r7, #20
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bc80      	pop	{r7}
 8004b32:	4770      	bx	lr
 8004b34:	20000050 	.word	0x20000050
 8004b38:	10624dd3 	.word	0x10624dd3

08004b3c <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	b086      	sub	sp, #24
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004b44:	2300      	movs	r3, #0
 8004b46:	613b      	str	r3, [r7, #16]
 8004b48:	2300      	movs	r3, #0
 8004b4a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0301 	and.w	r3, r3, #1
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d07d      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8004b58:	2300      	movs	r3, #0
 8004b5a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b5c:	4b4f      	ldr	r3, [pc, #316]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b5e:	69db      	ldr	r3, [r3, #28]
 8004b60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d10d      	bne.n	8004b84 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b68:	4b4c      	ldr	r3, [pc, #304]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b6a:	69db      	ldr	r3, [r3, #28]
 8004b6c:	4a4b      	ldr	r2, [pc, #300]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b72:	61d3      	str	r3, [r2, #28]
 8004b74:	4b49      	ldr	r3, [pc, #292]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004b76:	69db      	ldr	r3, [r3, #28]
 8004b78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b7c:	60bb      	str	r3, [r7, #8]
 8004b7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b80:	2301      	movs	r3, #1
 8004b82:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b84:	4b46      	ldr	r3, [pc, #280]	@ (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d118      	bne.n	8004bc2 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b90:	4b43      	ldr	r3, [pc, #268]	@ (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	4a42      	ldr	r2, [pc, #264]	@ (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004b96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b9a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b9c:	f7fe feae 	bl	80038fc <HAL_GetTick>
 8004ba0:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ba2:	e008      	b.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004ba4:	f7fe feaa 	bl	80038fc <HAL_GetTick>
 8004ba8:	4602      	mov	r2, r0
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	2b64      	cmp	r3, #100	@ 0x64
 8004bb0:	d901      	bls.n	8004bb6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004bb2:	2303      	movs	r3, #3
 8004bb4:	e06d      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004bb6:	4b3a      	ldr	r3, [pc, #232]	@ (8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d0f0      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004bc2:	4b36      	ldr	r3, [pc, #216]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bca:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d02e      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	685b      	ldr	r3, [r3, #4]
 8004bd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bda:	68fa      	ldr	r2, [r7, #12]
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d027      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004be0:	4b2e      	ldr	r3, [pc, #184]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004be2:	6a1b      	ldr	r3, [r3, #32]
 8004be4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004be8:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004bea:	4b2e      	ldr	r3, [pc, #184]	@ (8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004bec:	2201      	movs	r2, #1
 8004bee:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004bf0:	4b2c      	ldr	r3, [pc, #176]	@ (8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004bf2:	2200      	movs	r2, #0
 8004bf4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004bf6:	4a29      	ldr	r2, [pc, #164]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f003 0301 	and.w	r3, r3, #1
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d014      	beq.n	8004c30 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c06:	f7fe fe79 	bl	80038fc <HAL_GetTick>
 8004c0a:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c0c:	e00a      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c0e:	f7fe fe75 	bl	80038fc <HAL_GetTick>
 8004c12:	4602      	mov	r2, r0
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	1ad3      	subs	r3, r2, r3
 8004c18:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d901      	bls.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e036      	b.n	8004c92 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c24:	4b1d      	ldr	r3, [pc, #116]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c26:	6a1b      	ldr	r3, [r3, #32]
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d0ee      	beq.n	8004c0e <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004c30:	4b1a      	ldr	r3, [pc, #104]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c32:	6a1b      	ldr	r3, [r3, #32]
 8004c34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	685b      	ldr	r3, [r3, #4]
 8004c3c:	4917      	ldr	r1, [pc, #92]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004c42:	7dfb      	ldrb	r3, [r7, #23]
 8004c44:	2b01      	cmp	r3, #1
 8004c46:	d105      	bne.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c48:	4b14      	ldr	r3, [pc, #80]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c4a:	69db      	ldr	r3, [r3, #28]
 8004c4c:	4a13      	ldr	r2, [pc, #76]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c52:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	f003 0302 	and.w	r3, r3, #2
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d008      	beq.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c60:	4b0e      	ldr	r3, [pc, #56]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	490b      	ldr	r1, [pc, #44]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f003 0310 	and.w	r3, r3, #16
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d008      	beq.n	8004c90 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004c7e:	4b07      	ldr	r3, [pc, #28]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	68db      	ldr	r3, [r3, #12]
 8004c8a:	4904      	ldr	r1, [pc, #16]	@ (8004c9c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3718      	adds	r7, #24
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}
 8004c9a:	bf00      	nop
 8004c9c:	40021000 	.word	0x40021000
 8004ca0:	40007000 	.word	0x40007000
 8004ca4:	42420440 	.word	0x42420440

08004ca8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b088      	sub	sp, #32
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004cb0:	2300      	movs	r3, #0
 8004cb2:	617b      	str	r3, [r7, #20]
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	61fb      	str	r3, [r7, #28]
 8004cb8:	2300      	movs	r3, #0
 8004cba:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	60fb      	str	r3, [r7, #12]
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b10      	cmp	r3, #16
 8004cc8:	d00a      	beq.n	8004ce0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	2b10      	cmp	r3, #16
 8004cce:	f200 808a 	bhi.w	8004de6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	d045      	beq.n	8004d64 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d075      	beq.n	8004dca <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8004cde:	e082      	b.n	8004de6 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8004ce0:	4b46      	ldr	r3, [pc, #280]	@ (8004dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8004ce6:	4b45      	ldr	r3, [pc, #276]	@ (8004dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d07b      	beq.n	8004dea <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	0c9b      	lsrs	r3, r3, #18
 8004cf6:	f003 030f 	and.w	r3, r3, #15
 8004cfa:	4a41      	ldr	r2, [pc, #260]	@ (8004e00 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004cfc:	5cd3      	ldrb	r3, [r2, r3]
 8004cfe:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d015      	beq.n	8004d36 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004d0a:	4b3c      	ldr	r3, [pc, #240]	@ (8004dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	0c5b      	lsrs	r3, r3, #17
 8004d10:	f003 0301 	and.w	r3, r3, #1
 8004d14:	4a3b      	ldr	r2, [pc, #236]	@ (8004e04 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004d16:	5cd3      	ldrb	r3, [r2, r3]
 8004d18:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d00d      	beq.n	8004d40 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004d24:	4a38      	ldr	r2, [pc, #224]	@ (8004e08 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8004d26:	697b      	ldr	r3, [r7, #20]
 8004d28:	fbb2 f2f3 	udiv	r2, r2, r3
 8004d2c:	693b      	ldr	r3, [r7, #16]
 8004d2e:	fb02 f303 	mul.w	r3, r2, r3
 8004d32:	61fb      	str	r3, [r7, #28]
 8004d34:	e004      	b.n	8004d40 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004d36:	693b      	ldr	r3, [r7, #16]
 8004d38:	4a34      	ldr	r2, [pc, #208]	@ (8004e0c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8004d3a:	fb02 f303 	mul.w	r3, r2, r3
 8004d3e:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004d40:	4b2e      	ldr	r3, [pc, #184]	@ (8004dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004d42:	685b      	ldr	r3, [r3, #4]
 8004d44:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004d48:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004d4c:	d102      	bne.n	8004d54 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004d4e:	69fb      	ldr	r3, [r7, #28]
 8004d50:	61bb      	str	r3, [r7, #24]
      break;
 8004d52:	e04a      	b.n	8004dea <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	005b      	lsls	r3, r3, #1
 8004d58:	4a2d      	ldr	r2, [pc, #180]	@ (8004e10 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5e:	085b      	lsrs	r3, r3, #1
 8004d60:	61bb      	str	r3, [r7, #24]
      break;
 8004d62:	e042      	b.n	8004dea <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004d64:	4b25      	ldr	r3, [pc, #148]	@ (8004dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004d66:	6a1b      	ldr	r3, [r3, #32]
 8004d68:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d70:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004d74:	d108      	bne.n	8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	f003 0302 	and.w	r3, r3, #2
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d003      	beq.n	8004d88 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004d80:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d84:	61bb      	str	r3, [r7, #24]
 8004d86:	e01f      	b.n	8004dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004d92:	d109      	bne.n	8004da8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004d94:	4b19      	ldr	r3, [pc, #100]	@ (8004dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d98:	f003 0302 	and.w	r3, r3, #2
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d003      	beq.n	8004da8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004da0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004da4:	61bb      	str	r3, [r7, #24]
 8004da6:	e00f      	b.n	8004dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004dae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004db2:	d11c      	bne.n	8004dee <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004db4:	4b11      	ldr	r3, [pc, #68]	@ (8004dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d016      	beq.n	8004dee <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8004dc0:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8004dc4:	61bb      	str	r3, [r7, #24]
      break;
 8004dc6:	e012      	b.n	8004dee <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004dc8:	e011      	b.n	8004dee <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8004dca:	f7ff fe85 	bl	8004ad8 <HAL_RCC_GetPCLK2Freq>
 8004dce:	4602      	mov	r2, r0
 8004dd0:	4b0a      	ldr	r3, [pc, #40]	@ (8004dfc <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004dd2:	685b      	ldr	r3, [r3, #4]
 8004dd4:	0b9b      	lsrs	r3, r3, #14
 8004dd6:	f003 0303 	and.w	r3, r3, #3
 8004dda:	3301      	adds	r3, #1
 8004ddc:	005b      	lsls	r3, r3, #1
 8004dde:	fbb2 f3f3 	udiv	r3, r2, r3
 8004de2:	61bb      	str	r3, [r7, #24]
      break;
 8004de4:	e004      	b.n	8004df0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004de6:	bf00      	nop
 8004de8:	e002      	b.n	8004df0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004dea:	bf00      	nop
 8004dec:	e000      	b.n	8004df0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8004dee:	bf00      	nop
    }
  }
  return (frequency);
 8004df0:	69bb      	ldr	r3, [r7, #24]
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3720      	adds	r7, #32
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	40021000 	.word	0x40021000
 8004e00:	0800f034 	.word	0x0800f034
 8004e04:	0800f044 	.word	0x0800f044
 8004e08:	007a1200 	.word	0x007a1200
 8004e0c:	003d0900 	.word	0x003d0900
 8004e10:	aaaaaaab 	.word	0xaaaaaaab

08004e14 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004e14:	b580      	push	{r7, lr}
 8004e16:	b084      	sub	sp, #16
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d101      	bne.n	8004e2a <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8004e26:	2301      	movs	r3, #1
 8004e28:	e07a      	b.n	8004f20 <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	7c5b      	ldrb	r3, [r3, #17]
 8004e2e:	b2db      	uxtb	r3, r3
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d105      	bne.n	8004e40 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2200      	movs	r2, #0
 8004e38:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8004e3a:	6878      	ldr	r0, [r7, #4]
 8004e3c:	f7fe f9a6 	bl	800318c <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2202      	movs	r2, #2
 8004e44:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f000 f9be 	bl	80051c8 <HAL_RTC_WaitForSynchro>
 8004e4c:	4603      	mov	r3, r0
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d004      	beq.n	8004e5c <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2204      	movs	r2, #4
 8004e56:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004e58:	2301      	movs	r3, #1
 8004e5a:	e061      	b.n	8004f20 <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8004e5c:	6878      	ldr	r0, [r7, #4]
 8004e5e:	f000 fa77 	bl	8005350 <RTC_EnterInitMode>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d004      	beq.n	8004e72 <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2204      	movs	r2, #4
 8004e6c:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e056      	b.n	8004f20 <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	685a      	ldr	r2, [r3, #4]
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	f022 0207 	bic.w	r2, r2, #7
 8004e80:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d005      	beq.n	8004e96 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8004e8a:	4b27      	ldr	r3, [pc, #156]	@ (8004f28 <HAL_RTC_Init+0x114>)
 8004e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e8e:	4a26      	ldr	r2, [pc, #152]	@ (8004f28 <HAL_RTC_Init+0x114>)
 8004e90:	f023 0301 	bic.w	r3, r3, #1
 8004e94:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8004e96:	4b24      	ldr	r3, [pc, #144]	@ (8004f28 <HAL_RTC_Init+0x114>)
 8004e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e9a:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	4921      	ldr	r1, [pc, #132]	@ (8004f28 <HAL_RTC_Init+0x114>)
 8004ea4:	4313      	orrs	r3, r2
 8004ea6:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	685b      	ldr	r3, [r3, #4]
 8004eac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eb0:	d003      	beq.n	8004eba <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	685b      	ldr	r3, [r3, #4]
 8004eb6:	60fb      	str	r3, [r7, #12]
 8004eb8:	e00e      	b.n	8004ed8 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8004eba:	2001      	movs	r0, #1
 8004ebc:	f7ff fef4 	bl	8004ca8 <HAL_RCCEx_GetPeriphCLKFreq>
 8004ec0:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d104      	bne.n	8004ed2 <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2204      	movs	r2, #4
 8004ecc:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e026      	b.n	8004f20 <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	3b01      	subs	r3, #1
 8004ed6:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	0c1a      	lsrs	r2, r3, #16
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f002 020f 	and.w	r2, r2, #15
 8004ee4:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	68fa      	ldr	r2, [r7, #12]
 8004eec:	b292      	uxth	r2, r2
 8004eee:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8004ef0:	6878      	ldr	r0, [r7, #4]
 8004ef2:	f000 fa55 	bl	80053a0 <RTC_ExitInitMode>
 8004ef6:	4603      	mov	r3, r0
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d004      	beq.n	8004f06 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	2204      	movs	r2, #4
 8004f00:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e00c      	b.n	8004f20 <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2201      	movs	r2, #1
 8004f10:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2201      	movs	r2, #1
 8004f16:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
  }
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3710      	adds	r7, #16
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	40006c00 	.word	0x40006c00

08004f2c <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004f2c:	b590      	push	{r4, r7, lr}
 8004f2e:	b087      	sub	sp, #28
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	60f8      	str	r0, [r7, #12]
 8004f34:	60b9      	str	r1, [r7, #8]
 8004f36:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 8004f38:	2300      	movs	r3, #0
 8004f3a:	617b      	str	r3, [r7, #20]
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d002      	beq.n	8004f4c <HAL_RTC_SetTime+0x20>
 8004f46:	68bb      	ldr	r3, [r7, #8]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d101      	bne.n	8004f50 <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 8004f4c:	2301      	movs	r3, #1
 8004f4e:	e080      	b.n	8005052 <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	7c1b      	ldrb	r3, [r3, #16]
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d101      	bne.n	8004f5c <HAL_RTC_SetTime+0x30>
 8004f58:	2302      	movs	r3, #2
 8004f5a:	e07a      	b.n	8005052 <HAL_RTC_SetTime+0x126>
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2201      	movs	r2, #1
 8004f60:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	2202      	movs	r2, #2
 8004f66:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d113      	bne.n	8004f96 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	781b      	ldrb	r3, [r3, #0]
 8004f72:	461a      	mov	r2, r3
 8004f74:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8004f78:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8004f7c:	68bb      	ldr	r3, [r7, #8]
 8004f7e:	785b      	ldrb	r3, [r3, #1]
 8004f80:	4619      	mov	r1, r3
 8004f82:	460b      	mov	r3, r1
 8004f84:	011b      	lsls	r3, r3, #4
 8004f86:	1a5b      	subs	r3, r3, r1
 8004f88:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004f8a:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8004f8c:	68ba      	ldr	r2, [r7, #8]
 8004f8e:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8004f90:	4413      	add	r3, r2
 8004f92:	617b      	str	r3, [r7, #20]
 8004f94:	e01e      	b.n	8004fd4 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004f96:	68bb      	ldr	r3, [r7, #8]
 8004f98:	781b      	ldrb	r3, [r3, #0]
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	f000 fa28 	bl	80053f0 <RTC_Bcd2ToByte>
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	461a      	mov	r2, r3
 8004fa4:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8004fa8:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	785b      	ldrb	r3, [r3, #1]
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f000 fa1d 	bl	80053f0 <RTC_Bcd2ToByte>
 8004fb6:	4603      	mov	r3, r0
 8004fb8:	461a      	mov	r2, r3
 8004fba:	4613      	mov	r3, r2
 8004fbc:	011b      	lsls	r3, r3, #4
 8004fbe:	1a9b      	subs	r3, r3, r2
 8004fc0:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004fc2:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	789b      	ldrb	r3, [r3, #2]
 8004fc8:	4618      	mov	r0, r3
 8004fca:	f000 fa11 	bl	80053f0 <RTC_Bcd2ToByte>
 8004fce:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8004fd0:	4423      	add	r3, r4
 8004fd2:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8004fd4:	6979      	ldr	r1, [r7, #20]
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	f000 f953 	bl	8005282 <RTC_WriteTimeCounter>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d007      	beq.n	8004ff2 <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2204      	movs	r2, #4
 8004fe6:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	2200      	movs	r2, #0
 8004fec:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8004fee:	2301      	movs	r3, #1
 8004ff0:	e02f      	b.n	8005052 <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	685a      	ldr	r2, [r3, #4]
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f022 0205 	bic.w	r2, r2, #5
 8005000:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005002:	68f8      	ldr	r0, [r7, #12]
 8005004:	f000 f964 	bl	80052d0 <RTC_ReadAlarmCounter>
 8005008:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800500a:	693b      	ldr	r3, [r7, #16]
 800500c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005010:	d018      	beq.n	8005044 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 8005012:	693a      	ldr	r2, [r7, #16]
 8005014:	697b      	ldr	r3, [r7, #20]
 8005016:	429a      	cmp	r2, r3
 8005018:	d214      	bcs.n	8005044 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8005020:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005024:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005026:	6939      	ldr	r1, [r7, #16]
 8005028:	68f8      	ldr	r0, [r7, #12]
 800502a:	f000 f96a 	bl	8005302 <RTC_WriteAlarmCounter>
 800502e:	4603      	mov	r3, r0
 8005030:	2b00      	cmp	r3, #0
 8005032:	d007      	beq.n	8005044 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2204      	movs	r2, #4
 8005038:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2200      	movs	r2, #0
 800503e:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8005040:	2301      	movs	r3, #1
 8005042:	e006      	b.n	8005052 <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2201      	movs	r2, #1
 8005048:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2200      	movs	r2, #0
 800504e:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8005050:	2300      	movs	r3, #0
  }
}
 8005052:	4618      	mov	r0, r3
 8005054:	371c      	adds	r7, #28
 8005056:	46bd      	mov	sp, r7
 8005058:	bd90      	pop	{r4, r7, pc}
	...

0800505c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b088      	sub	sp, #32
 8005060:	af00      	add	r7, sp, #0
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	60b9      	str	r1, [r7, #8]
 8005066:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8005068:	2300      	movs	r3, #0
 800506a:	61fb      	str	r3, [r7, #28]
 800506c:	2300      	movs	r3, #0
 800506e:	61bb      	str	r3, [r7, #24]
 8005070:	2300      	movs	r3, #0
 8005072:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d002      	beq.n	8005080 <HAL_RTC_SetDate+0x24>
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d101      	bne.n	8005084 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8005080:	2301      	movs	r3, #1
 8005082:	e097      	b.n	80051b4 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	7c1b      	ldrb	r3, [r3, #16]
 8005088:	2b01      	cmp	r3, #1
 800508a:	d101      	bne.n	8005090 <HAL_RTC_SetDate+0x34>
 800508c:	2302      	movs	r3, #2
 800508e:	e091      	b.n	80051b4 <HAL_RTC_SetDate+0x158>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2201      	movs	r2, #1
 8005094:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2202      	movs	r2, #2
 800509a:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10c      	bne.n	80050bc <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 80050a2:	68bb      	ldr	r3, [r7, #8]
 80050a4:	78da      	ldrb	r2, [r3, #3]
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	785a      	ldrb	r2, [r3, #1]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 80050b2:	68bb      	ldr	r3, [r7, #8]
 80050b4:	789a      	ldrb	r2, [r3, #2]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	739a      	strb	r2, [r3, #14]
 80050ba:	e01a      	b.n	80050f2 <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	78db      	ldrb	r3, [r3, #3]
 80050c0:	4618      	mov	r0, r3
 80050c2:	f000 f995 	bl	80053f0 <RTC_Bcd2ToByte>
 80050c6:	4603      	mov	r3, r0
 80050c8:	461a      	mov	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	785b      	ldrb	r3, [r3, #1]
 80050d2:	4618      	mov	r0, r3
 80050d4:	f000 f98c 	bl	80053f0 <RTC_Bcd2ToByte>
 80050d8:	4603      	mov	r3, r0
 80050da:	461a      	mov	r2, r3
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 80050e0:	68bb      	ldr	r3, [r7, #8]
 80050e2:	789b      	ldrb	r3, [r3, #2]
 80050e4:	4618      	mov	r0, r3
 80050e6:	f000 f983 	bl	80053f0 <RTC_Bcd2ToByte>
 80050ea:	4603      	mov	r3, r0
 80050ec:	461a      	mov	r2, r3
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	7bdb      	ldrb	r3, [r3, #15]
 80050f6:	4618      	mov	r0, r3
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	7b59      	ldrb	r1, [r3, #13]
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	7b9b      	ldrb	r3, [r3, #14]
 8005100:	461a      	mov	r2, r3
 8005102:	f000 f993 	bl	800542c <RTC_WeekDayNum>
 8005106:	4603      	mov	r3, r0
 8005108:	461a      	mov	r2, r3
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	7b1a      	ldrb	r2, [r3, #12]
 8005112:	68bb      	ldr	r3, [r7, #8]
 8005114:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8005116:	68f8      	ldr	r0, [r7, #12]
 8005118:	f000 f883 	bl	8005222 <RTC_ReadTimeCounter>
 800511c:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800511e:	69fb      	ldr	r3, [r7, #28]
 8005120:	4a26      	ldr	r2, [pc, #152]	@ (80051bc <HAL_RTC_SetDate+0x160>)
 8005122:	fba2 2303 	umull	r2, r3, r2, r3
 8005126:	0adb      	lsrs	r3, r3, #11
 8005128:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	2b18      	cmp	r3, #24
 800512e:	d93a      	bls.n	80051a6 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	4a23      	ldr	r2, [pc, #140]	@ (80051c0 <HAL_RTC_SetDate+0x164>)
 8005134:	fba2 2303 	umull	r2, r3, r2, r3
 8005138:	091b      	lsrs	r3, r3, #4
 800513a:	4a22      	ldr	r2, [pc, #136]	@ (80051c4 <HAL_RTC_SetDate+0x168>)
 800513c:	fb02 f303 	mul.w	r3, r2, r3
 8005140:	69fa      	ldr	r2, [r7, #28]
 8005142:	1ad3      	subs	r3, r2, r3
 8005144:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8005146:	69f9      	ldr	r1, [r7, #28]
 8005148:	68f8      	ldr	r0, [r7, #12]
 800514a:	f000 f89a 	bl	8005282 <RTC_WriteTimeCounter>
 800514e:	4603      	mov	r3, r0
 8005150:	2b00      	cmp	r3, #0
 8005152:	d007      	beq.n	8005164 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	2204      	movs	r2, #4
 8005158:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8005160:	2301      	movs	r3, #1
 8005162:	e027      	b.n	80051b4 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	f000 f8b3 	bl	80052d0 <RTC_ReadAlarmCounter>
 800516a:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005172:	d018      	beq.n	80051a6 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8005174:	69ba      	ldr	r2, [r7, #24]
 8005176:	69fb      	ldr	r3, [r7, #28]
 8005178:	429a      	cmp	r2, r3
 800517a:	d214      	bcs.n	80051a6 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 800517c:	69bb      	ldr	r3, [r7, #24]
 800517e:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8005182:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8005186:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8005188:	69b9      	ldr	r1, [r7, #24]
 800518a:	68f8      	ldr	r0, [r7, #12]
 800518c:	f000 f8b9 	bl	8005302 <RTC_WriteAlarmCounter>
 8005190:	4603      	mov	r3, r0
 8005192:	2b00      	cmp	r3, #0
 8005194:	d007      	beq.n	80051a6 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	2204      	movs	r2, #4
 800519a:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	2200      	movs	r2, #0
 80051a0:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80051a2:	2301      	movs	r3, #1
 80051a4:	e006      	b.n	80051b4 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	2201      	movs	r2, #1
 80051aa:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	2200      	movs	r2, #0
 80051b0:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80051b2:	2300      	movs	r3, #0
}
 80051b4:	4618      	mov	r0, r3
 80051b6:	3720      	adds	r7, #32
 80051b8:	46bd      	mov	sp, r7
 80051ba:	bd80      	pop	{r7, pc}
 80051bc:	91a2b3c5 	.word	0x91a2b3c5
 80051c0:	aaaaaaab 	.word	0xaaaaaaab
 80051c4:	00015180 	.word	0x00015180

080051c8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80051c8:	b580      	push	{r7, lr}
 80051ca:	b084      	sub	sp, #16
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80051d0:	2300      	movs	r3, #0
 80051d2:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d101      	bne.n	80051de <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e01d      	b.n	800521a <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	685a      	ldr	r2, [r3, #4]
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f022 0208 	bic.w	r2, r2, #8
 80051ec:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80051ee:	f7fe fb85 	bl	80038fc <HAL_GetTick>
 80051f2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 80051f4:	e009      	b.n	800520a <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80051f6:	f7fe fb81 	bl	80038fc <HAL_GetTick>
 80051fa:	4602      	mov	r2, r0
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	1ad3      	subs	r3, r2, r3
 8005200:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005204:	d901      	bls.n	800520a <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8005206:	2303      	movs	r3, #3
 8005208:	e007      	b.n	800521a <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f003 0308 	and.w	r3, r3, #8
 8005214:	2b00      	cmp	r3, #0
 8005216:	d0ee      	beq.n	80051f6 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8005218:	2300      	movs	r3, #0
}
 800521a:	4618      	mov	r0, r3
 800521c:	3710      	adds	r7, #16
 800521e:	46bd      	mov	sp, r7
 8005220:	bd80      	pop	{r7, pc}

08005222 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8005222:	b480      	push	{r7}
 8005224:	b087      	sub	sp, #28
 8005226:	af00      	add	r7, sp, #0
 8005228:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 800522a:	2300      	movs	r3, #0
 800522c:	827b      	strh	r3, [r7, #18]
 800522e:	2300      	movs	r3, #0
 8005230:	823b      	strh	r3, [r7, #16]
 8005232:	2300      	movs	r3, #0
 8005234:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8005236:	2300      	movs	r3, #0
 8005238:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	699b      	ldr	r3, [r3, #24]
 8005240:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	69db      	ldr	r3, [r3, #28]
 8005248:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	699b      	ldr	r3, [r3, #24]
 8005250:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8005252:	8a7a      	ldrh	r2, [r7, #18]
 8005254:	8a3b      	ldrh	r3, [r7, #16]
 8005256:	429a      	cmp	r2, r3
 8005258:	d008      	beq.n	800526c <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 800525a:	8a3b      	ldrh	r3, [r7, #16]
 800525c:	041a      	lsls	r2, r3, #16
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	69db      	ldr	r3, [r3, #28]
 8005264:	b29b      	uxth	r3, r3
 8005266:	4313      	orrs	r3, r2
 8005268:	617b      	str	r3, [r7, #20]
 800526a:	e004      	b.n	8005276 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 800526c:	8a7b      	ldrh	r3, [r7, #18]
 800526e:	041a      	lsls	r2, r3, #16
 8005270:	89fb      	ldrh	r3, [r7, #14]
 8005272:	4313      	orrs	r3, r2
 8005274:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8005276:	697b      	ldr	r3, [r7, #20]
}
 8005278:	4618      	mov	r0, r3
 800527a:	371c      	adds	r7, #28
 800527c:	46bd      	mov	sp, r7
 800527e:	bc80      	pop	{r7}
 8005280:	4770      	bx	lr

08005282 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8005282:	b580      	push	{r7, lr}
 8005284:	b084      	sub	sp, #16
 8005286:	af00      	add	r7, sp, #0
 8005288:	6078      	str	r0, [r7, #4]
 800528a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800528c:	2300      	movs	r3, #0
 800528e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005290:	6878      	ldr	r0, [r7, #4]
 8005292:	f000 f85d 	bl	8005350 <RTC_EnterInitMode>
 8005296:	4603      	mov	r3, r0
 8005298:	2b00      	cmp	r3, #0
 800529a:	d002      	beq.n	80052a2 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 800529c:	2301      	movs	r3, #1
 800529e:	73fb      	strb	r3, [r7, #15]
 80052a0:	e011      	b.n	80052c6 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	683a      	ldr	r2, [r7, #0]
 80052a8:	0c12      	lsrs	r2, r2, #16
 80052aa:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	683a      	ldr	r2, [r7, #0]
 80052b2:	b292      	uxth	r2, r2
 80052b4:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 80052b6:	6878      	ldr	r0, [r7, #4]
 80052b8:	f000 f872 	bl	80053a0 <RTC_ExitInitMode>
 80052bc:	4603      	mov	r3, r0
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d001      	beq.n	80052c6 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80052c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3710      	adds	r7, #16
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}

080052d0 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 80052d0:	b480      	push	{r7}
 80052d2:	b085      	sub	sp, #20
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 80052d8:	2300      	movs	r3, #0
 80052da:	81fb      	strh	r3, [r7, #14]
 80052dc:	2300      	movs	r3, #0
 80052de:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	6a1b      	ldr	r3, [r3, #32]
 80052e6:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ee:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 80052f0:	89fb      	ldrh	r3, [r7, #14]
 80052f2:	041a      	lsls	r2, r3, #16
 80052f4:	89bb      	ldrh	r3, [r7, #12]
 80052f6:	4313      	orrs	r3, r2
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3714      	adds	r7, #20
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bc80      	pop	{r7}
 8005300:	4770      	bx	lr

08005302 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8005302:	b580      	push	{r7, lr}
 8005304:	b084      	sub	sp, #16
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
 800530a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800530c:	2300      	movs	r3, #0
 800530e:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8005310:	6878      	ldr	r0, [r7, #4]
 8005312:	f000 f81d 	bl	8005350 <RTC_EnterInitMode>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d002      	beq.n	8005322 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 800531c:	2301      	movs	r3, #1
 800531e:	73fb      	strb	r3, [r7, #15]
 8005320:	e011      	b.n	8005346 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	683a      	ldr	r2, [r7, #0]
 8005328:	0c12      	lsrs	r2, r2, #16
 800532a:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	683a      	ldr	r2, [r7, #0]
 8005332:	b292      	uxth	r2, r2
 8005334:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8005336:	6878      	ldr	r0, [r7, #4]
 8005338:	f000 f832 	bl	80053a0 <RTC_ExitInitMode>
 800533c:	4603      	mov	r3, r0
 800533e:	2b00      	cmp	r3, #0
 8005340:	d001      	beq.n	8005346 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005346:	7bfb      	ldrb	r3, [r7, #15]
}
 8005348:	4618      	mov	r0, r3
 800534a:	3710      	adds	r7, #16
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}

08005350 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b084      	sub	sp, #16
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005358:	2300      	movs	r3, #0
 800535a:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 800535c:	f7fe face 	bl	80038fc <HAL_GetTick>
 8005360:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005362:	e009      	b.n	8005378 <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8005364:	f7fe faca 	bl	80038fc <HAL_GetTick>
 8005368:	4602      	mov	r2, r0
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	1ad3      	subs	r3, r2, r3
 800536e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005372:	d901      	bls.n	8005378 <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8005374:	2303      	movs	r3, #3
 8005376:	e00f      	b.n	8005398 <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	f003 0320 	and.w	r3, r3, #32
 8005382:	2b00      	cmp	r3, #0
 8005384:	d0ee      	beq.n	8005364 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	685a      	ldr	r2, [r3, #4]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	f042 0210 	orr.w	r2, r2, #16
 8005394:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8005396:	2300      	movs	r3, #0
}
 8005398:	4618      	mov	r0, r3
 800539a:	3710      	adds	r7, #16
 800539c:	46bd      	mov	sp, r7
 800539e:	bd80      	pop	{r7, pc}

080053a0 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80053a0:	b580      	push	{r7, lr}
 80053a2:	b084      	sub	sp, #16
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80053a8:	2300      	movs	r3, #0
 80053aa:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	685a      	ldr	r2, [r3, #4]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f022 0210 	bic.w	r2, r2, #16
 80053ba:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 80053bc:	f7fe fa9e 	bl	80038fc <HAL_GetTick>
 80053c0:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80053c2:	e009      	b.n	80053d8 <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 80053c4:	f7fe fa9a 	bl	80038fc <HAL_GetTick>
 80053c8:	4602      	mov	r2, r0
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	1ad3      	subs	r3, r2, r3
 80053ce:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80053d2:	d901      	bls.n	80053d8 <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 80053d4:	2303      	movs	r3, #3
 80053d6:	e007      	b.n	80053e8 <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	f003 0320 	and.w	r3, r3, #32
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d0ee      	beq.n	80053c4 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3710      	adds	r7, #16
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 80053f0:	b480      	push	{r7}
 80053f2:	b085      	sub	sp, #20
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	4603      	mov	r3, r0
 80053f8:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 80053fa:	2300      	movs	r3, #0
 80053fc:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 80053fe:	79fb      	ldrb	r3, [r7, #7]
 8005400:	091b      	lsrs	r3, r3, #4
 8005402:	b2db      	uxtb	r3, r3
 8005404:	461a      	mov	r2, r3
 8005406:	4613      	mov	r3, r2
 8005408:	009b      	lsls	r3, r3, #2
 800540a:	4413      	add	r3, r2
 800540c:	005b      	lsls	r3, r3, #1
 800540e:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 8005410:	79fb      	ldrb	r3, [r7, #7]
 8005412:	f003 030f 	and.w	r3, r3, #15
 8005416:	b2da      	uxtb	r2, r3
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	b2db      	uxtb	r3, r3
 800541c:	4413      	add	r3, r2
 800541e:	b2db      	uxtb	r3, r3
}
 8005420:	4618      	mov	r0, r3
 8005422:	3714      	adds	r7, #20
 8005424:	46bd      	mov	sp, r7
 8005426:	bc80      	pop	{r7}
 8005428:	4770      	bx	lr
	...

0800542c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800542c:	b480      	push	{r7}
 800542e:	b085      	sub	sp, #20
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
 8005434:	460b      	mov	r3, r1
 8005436:	70fb      	strb	r3, [r7, #3]
 8005438:	4613      	mov	r3, r2
 800543a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800543c:	2300      	movs	r3, #0
 800543e:	60bb      	str	r3, [r7, #8]
 8005440:	2300      	movs	r3, #0
 8005442:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800544a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800544c:	78fb      	ldrb	r3, [r7, #3]
 800544e:	2b02      	cmp	r3, #2
 8005450:	d82d      	bhi.n	80054ae <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 8005452:	78fa      	ldrb	r2, [r7, #3]
 8005454:	4613      	mov	r3, r2
 8005456:	005b      	lsls	r3, r3, #1
 8005458:	4413      	add	r3, r2
 800545a:	00db      	lsls	r3, r3, #3
 800545c:	1a9b      	subs	r3, r3, r2
 800545e:	4a2c      	ldr	r2, [pc, #176]	@ (8005510 <RTC_WeekDayNum+0xe4>)
 8005460:	fba2 2303 	umull	r2, r3, r2, r3
 8005464:	085a      	lsrs	r2, r3, #1
 8005466:	78bb      	ldrb	r3, [r7, #2]
 8005468:	441a      	add	r2, r3
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	441a      	add	r2, r3
 800546e:	68bb      	ldr	r3, [r7, #8]
 8005470:	3b01      	subs	r3, #1
 8005472:	089b      	lsrs	r3, r3, #2
 8005474:	441a      	add	r2, r3
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	3b01      	subs	r3, #1
 800547a:	4926      	ldr	r1, [pc, #152]	@ (8005514 <RTC_WeekDayNum+0xe8>)
 800547c:	fba1 1303 	umull	r1, r3, r1, r3
 8005480:	095b      	lsrs	r3, r3, #5
 8005482:	1ad2      	subs	r2, r2, r3
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	3b01      	subs	r3, #1
 8005488:	4922      	ldr	r1, [pc, #136]	@ (8005514 <RTC_WeekDayNum+0xe8>)
 800548a:	fba1 1303 	umull	r1, r3, r1, r3
 800548e:	09db      	lsrs	r3, r3, #7
 8005490:	4413      	add	r3, r2
 8005492:	1d1a      	adds	r2, r3, #4
 8005494:	4b20      	ldr	r3, [pc, #128]	@ (8005518 <RTC_WeekDayNum+0xec>)
 8005496:	fba3 1302 	umull	r1, r3, r3, r2
 800549a:	1ad1      	subs	r1, r2, r3
 800549c:	0849      	lsrs	r1, r1, #1
 800549e:	440b      	add	r3, r1
 80054a0:	0899      	lsrs	r1, r3, #2
 80054a2:	460b      	mov	r3, r1
 80054a4:	00db      	lsls	r3, r3, #3
 80054a6:	1a5b      	subs	r3, r3, r1
 80054a8:	1ad3      	subs	r3, r2, r3
 80054aa:	60fb      	str	r3, [r7, #12]
 80054ac:	e029      	b.n	8005502 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 80054ae:	78fa      	ldrb	r2, [r7, #3]
 80054b0:	4613      	mov	r3, r2
 80054b2:	005b      	lsls	r3, r3, #1
 80054b4:	4413      	add	r3, r2
 80054b6:	00db      	lsls	r3, r3, #3
 80054b8:	1a9b      	subs	r3, r3, r2
 80054ba:	4a15      	ldr	r2, [pc, #84]	@ (8005510 <RTC_WeekDayNum+0xe4>)
 80054bc:	fba2 2303 	umull	r2, r3, r2, r3
 80054c0:	085a      	lsrs	r2, r3, #1
 80054c2:	78bb      	ldrb	r3, [r7, #2]
 80054c4:	441a      	add	r2, r3
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	441a      	add	r2, r3
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	089b      	lsrs	r3, r3, #2
 80054ce:	441a      	add	r2, r3
 80054d0:	68bb      	ldr	r3, [r7, #8]
 80054d2:	4910      	ldr	r1, [pc, #64]	@ (8005514 <RTC_WeekDayNum+0xe8>)
 80054d4:	fba1 1303 	umull	r1, r3, r1, r3
 80054d8:	095b      	lsrs	r3, r3, #5
 80054da:	1ad2      	subs	r2, r2, r3
 80054dc:	68bb      	ldr	r3, [r7, #8]
 80054de:	490d      	ldr	r1, [pc, #52]	@ (8005514 <RTC_WeekDayNum+0xe8>)
 80054e0:	fba1 1303 	umull	r1, r3, r1, r3
 80054e4:	09db      	lsrs	r3, r3, #7
 80054e6:	4413      	add	r3, r2
 80054e8:	1c9a      	adds	r2, r3, #2
 80054ea:	4b0b      	ldr	r3, [pc, #44]	@ (8005518 <RTC_WeekDayNum+0xec>)
 80054ec:	fba3 1302 	umull	r1, r3, r3, r2
 80054f0:	1ad1      	subs	r1, r2, r3
 80054f2:	0849      	lsrs	r1, r1, #1
 80054f4:	440b      	add	r3, r1
 80054f6:	0899      	lsrs	r1, r3, #2
 80054f8:	460b      	mov	r3, r1
 80054fa:	00db      	lsls	r3, r3, #3
 80054fc:	1a5b      	subs	r3, r3, r1
 80054fe:	1ad3      	subs	r3, r2, r3
 8005500:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	b2db      	uxtb	r3, r3
}
 8005506:	4618      	mov	r0, r3
 8005508:	3714      	adds	r7, #20
 800550a:	46bd      	mov	sp, r7
 800550c:	bc80      	pop	{r7}
 800550e:	4770      	bx	lr
 8005510:	38e38e39 	.word	0x38e38e39
 8005514:	51eb851f 	.word	0x51eb851f
 8005518:	24924925 	.word	0x24924925

0800551c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800551c:	b580      	push	{r7, lr}
 800551e:	b082      	sub	sp, #8
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d101      	bne.n	800552e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800552a:	2301      	movs	r3, #1
 800552c:	e076      	b.n	800561c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005532:	2b00      	cmp	r3, #0
 8005534:	d108      	bne.n	8005548 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800553e:	d009      	beq.n	8005554 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2200      	movs	r2, #0
 8005544:	61da      	str	r2, [r3, #28]
 8005546:	e005      	b.n	8005554 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2200      	movs	r2, #0
 800554c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005560:	b2db      	uxtb	r3, r3
 8005562:	2b00      	cmp	r3, #0
 8005564:	d106      	bne.n	8005574 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f7fd fe30 	bl	80031d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2202      	movs	r2, #2
 8005578:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	681a      	ldr	r2, [r3, #0]
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800558a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	685b      	ldr	r3, [r3, #4]
 8005590:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	689b      	ldr	r3, [r3, #8]
 8005598:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800559c:	431a      	orrs	r2, r3
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	68db      	ldr	r3, [r3, #12]
 80055a2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055a6:	431a      	orrs	r2, r3
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	691b      	ldr	r3, [r3, #16]
 80055ac:	f003 0302 	and.w	r3, r3, #2
 80055b0:	431a      	orrs	r2, r3
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	f003 0301 	and.w	r3, r3, #1
 80055ba:	431a      	orrs	r2, r3
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	699b      	ldr	r3, [r3, #24]
 80055c0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80055c4:	431a      	orrs	r2, r3
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	69db      	ldr	r3, [r3, #28]
 80055ca:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80055ce:	431a      	orrs	r2, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6a1b      	ldr	r3, [r3, #32]
 80055d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055d8:	ea42 0103 	orr.w	r1, r2, r3
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055e0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	430a      	orrs	r2, r1
 80055ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	699b      	ldr	r3, [r3, #24]
 80055f0:	0c1a      	lsrs	r2, r3, #16
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f002 0204 	and.w	r2, r2, #4
 80055fa:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	69da      	ldr	r2, [r3, #28]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800560a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	2201      	movs	r2, #1
 8005616:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800561a:	2300      	movs	r3, #0
}
 800561c:	4618      	mov	r0, r3
 800561e:	3708      	adds	r7, #8
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b088      	sub	sp, #32
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	603b      	str	r3, [r7, #0]
 8005630:	4613      	mov	r3, r2
 8005632:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005634:	f7fe f962 	bl	80038fc <HAL_GetTick>
 8005638:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800563a:	88fb      	ldrh	r3, [r7, #6]
 800563c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005644:	b2db      	uxtb	r3, r3
 8005646:	2b01      	cmp	r3, #1
 8005648:	d001      	beq.n	800564e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800564a:	2302      	movs	r3, #2
 800564c:	e12a      	b.n	80058a4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800564e:	68bb      	ldr	r3, [r7, #8]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d002      	beq.n	800565a <HAL_SPI_Transmit+0x36>
 8005654:	88fb      	ldrh	r3, [r7, #6]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d101      	bne.n	800565e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800565a:	2301      	movs	r3, #1
 800565c:	e122      	b.n	80058a4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005664:	2b01      	cmp	r3, #1
 8005666:	d101      	bne.n	800566c <HAL_SPI_Transmit+0x48>
 8005668:	2302      	movs	r3, #2
 800566a:	e11b      	b.n	80058a4 <HAL_SPI_Transmit+0x280>
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	2203      	movs	r2, #3
 8005678:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	2200      	movs	r2, #0
 8005680:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	68ba      	ldr	r2, [r7, #8]
 8005686:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	88fa      	ldrh	r2, [r7, #6]
 800568c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	88fa      	ldrh	r2, [r7, #6]
 8005692:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2200      	movs	r2, #0
 8005698:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	2200      	movs	r2, #0
 800569e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	2200      	movs	r2, #0
 80056a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80056a6:	68fb      	ldr	r3, [r7, #12]
 80056a8:	2200      	movs	r2, #0
 80056aa:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2200      	movs	r2, #0
 80056b0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	689b      	ldr	r3, [r3, #8]
 80056b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056ba:	d10f      	bne.n	80056dc <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	681a      	ldr	r2, [r3, #0]
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80056ca:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80056da:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056e6:	2b40      	cmp	r3, #64	@ 0x40
 80056e8:	d007      	beq.n	80056fa <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80056f8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	68db      	ldr	r3, [r3, #12]
 80056fe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005702:	d152      	bne.n	80057aa <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	685b      	ldr	r3, [r3, #4]
 8005708:	2b00      	cmp	r3, #0
 800570a:	d002      	beq.n	8005712 <HAL_SPI_Transmit+0xee>
 800570c:	8b7b      	ldrh	r3, [r7, #26]
 800570e:	2b01      	cmp	r3, #1
 8005710:	d145      	bne.n	800579e <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005716:	881a      	ldrh	r2, [r3, #0]
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005722:	1c9a      	adds	r2, r3, #2
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800572c:	b29b      	uxth	r3, r3
 800572e:	3b01      	subs	r3, #1
 8005730:	b29a      	uxth	r2, r3
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005736:	e032      	b.n	800579e <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	689b      	ldr	r3, [r3, #8]
 800573e:	f003 0302 	and.w	r3, r3, #2
 8005742:	2b02      	cmp	r3, #2
 8005744:	d112      	bne.n	800576c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800574a:	881a      	ldrh	r2, [r3, #0]
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005756:	1c9a      	adds	r2, r3, #2
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005760:	b29b      	uxth	r3, r3
 8005762:	3b01      	subs	r3, #1
 8005764:	b29a      	uxth	r2, r3
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	86da      	strh	r2, [r3, #54]	@ 0x36
 800576a:	e018      	b.n	800579e <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800576c:	f7fe f8c6 	bl	80038fc <HAL_GetTick>
 8005770:	4602      	mov	r2, r0
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	1ad3      	subs	r3, r2, r3
 8005776:	683a      	ldr	r2, [r7, #0]
 8005778:	429a      	cmp	r2, r3
 800577a:	d803      	bhi.n	8005784 <HAL_SPI_Transmit+0x160>
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005782:	d102      	bne.n	800578a <HAL_SPI_Transmit+0x166>
 8005784:	683b      	ldr	r3, [r7, #0]
 8005786:	2b00      	cmp	r3, #0
 8005788:	d109      	bne.n	800579e <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2201      	movs	r2, #1
 800578e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800579a:	2303      	movs	r3, #3
 800579c:	e082      	b.n	80058a4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057a2:	b29b      	uxth	r3, r3
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1c7      	bne.n	8005738 <HAL_SPI_Transmit+0x114>
 80057a8:	e053      	b.n	8005852 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <HAL_SPI_Transmit+0x194>
 80057b2:	8b7b      	ldrh	r3, [r7, #26]
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	d147      	bne.n	8005848 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	330c      	adds	r3, #12
 80057c2:	7812      	ldrb	r2, [r2, #0]
 80057c4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ca:	1c5a      	adds	r2, r3, #1
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	3b01      	subs	r3, #1
 80057d8:	b29a      	uxth	r2, r3
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80057de:	e033      	b.n	8005848 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	689b      	ldr	r3, [r3, #8]
 80057e6:	f003 0302 	and.w	r3, r3, #2
 80057ea:	2b02      	cmp	r3, #2
 80057ec:	d113      	bne.n	8005816 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	330c      	adds	r3, #12
 80057f8:	7812      	ldrb	r2, [r2, #0]
 80057fa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005800:	1c5a      	adds	r2, r3, #1
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800580a:	b29b      	uxth	r3, r3
 800580c:	3b01      	subs	r3, #1
 800580e:	b29a      	uxth	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	86da      	strh	r2, [r3, #54]	@ 0x36
 8005814:	e018      	b.n	8005848 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005816:	f7fe f871 	bl	80038fc <HAL_GetTick>
 800581a:	4602      	mov	r2, r0
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	1ad3      	subs	r3, r2, r3
 8005820:	683a      	ldr	r2, [r7, #0]
 8005822:	429a      	cmp	r2, r3
 8005824:	d803      	bhi.n	800582e <HAL_SPI_Transmit+0x20a>
 8005826:	683b      	ldr	r3, [r7, #0]
 8005828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800582c:	d102      	bne.n	8005834 <HAL_SPI_Transmit+0x210>
 800582e:	683b      	ldr	r3, [r7, #0]
 8005830:	2b00      	cmp	r3, #0
 8005832:	d109      	bne.n	8005848 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	2201      	movs	r2, #1
 8005838:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	2200      	movs	r2, #0
 8005840:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005844:	2303      	movs	r3, #3
 8005846:	e02d      	b.n	80058a4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800584c:	b29b      	uxth	r3, r3
 800584e:	2b00      	cmp	r3, #0
 8005850:	d1c6      	bne.n	80057e0 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005852:	69fa      	ldr	r2, [r7, #28]
 8005854:	6839      	ldr	r1, [r7, #0]
 8005856:	68f8      	ldr	r0, [r7, #12]
 8005858:	f000 fa5a 	bl	8005d10 <SPI_EndRxTxTransaction>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d002      	beq.n	8005868 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	2220      	movs	r2, #32
 8005866:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d10a      	bne.n	8005886 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005870:	2300      	movs	r3, #0
 8005872:	617b      	str	r3, [r7, #20]
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	617b      	str	r3, [r7, #20]
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	617b      	str	r3, [r7, #20]
 8005884:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	2201      	movs	r2, #1
 800588a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800589a:	2b00      	cmp	r3, #0
 800589c:	d001      	beq.n	80058a2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800589e:	2301      	movs	r3, #1
 80058a0:	e000      	b.n	80058a4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80058a2:	2300      	movs	r3, #0
  }
}
 80058a4:	4618      	mov	r0, r3
 80058a6:	3720      	adds	r7, #32
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}

080058ac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80058ac:	b580      	push	{r7, lr}
 80058ae:	b08a      	sub	sp, #40	@ 0x28
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	60f8      	str	r0, [r7, #12]
 80058b4:	60b9      	str	r1, [r7, #8]
 80058b6:	607a      	str	r2, [r7, #4]
 80058b8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80058ba:	2301      	movs	r3, #1
 80058bc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80058be:	f7fe f81d 	bl	80038fc <HAL_GetTick>
 80058c2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80058ca:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	685b      	ldr	r3, [r3, #4]
 80058d0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80058d2:	887b      	ldrh	r3, [r7, #2]
 80058d4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80058d6:	7ffb      	ldrb	r3, [r7, #31]
 80058d8:	2b01      	cmp	r3, #1
 80058da:	d00c      	beq.n	80058f6 <HAL_SPI_TransmitReceive+0x4a>
 80058dc:	69bb      	ldr	r3, [r7, #24]
 80058de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80058e2:	d106      	bne.n	80058f2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	689b      	ldr	r3, [r3, #8]
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d102      	bne.n	80058f2 <HAL_SPI_TransmitReceive+0x46>
 80058ec:	7ffb      	ldrb	r3, [r7, #31]
 80058ee:	2b04      	cmp	r3, #4
 80058f0:	d001      	beq.n	80058f6 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80058f2:	2302      	movs	r3, #2
 80058f4:	e17f      	b.n	8005bf6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d005      	beq.n	8005908 <HAL_SPI_TransmitReceive+0x5c>
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2b00      	cmp	r3, #0
 8005900:	d002      	beq.n	8005908 <HAL_SPI_TransmitReceive+0x5c>
 8005902:	887b      	ldrh	r3, [r7, #2]
 8005904:	2b00      	cmp	r3, #0
 8005906:	d101      	bne.n	800590c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	e174      	b.n	8005bf6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005912:	2b01      	cmp	r3, #1
 8005914:	d101      	bne.n	800591a <HAL_SPI_TransmitReceive+0x6e>
 8005916:	2302      	movs	r3, #2
 8005918:	e16d      	b.n	8005bf6 <HAL_SPI_TransmitReceive+0x34a>
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2201      	movs	r2, #1
 800591e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005928:	b2db      	uxtb	r3, r3
 800592a:	2b04      	cmp	r3, #4
 800592c:	d003      	beq.n	8005936 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2205      	movs	r2, #5
 8005932:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	2200      	movs	r2, #0
 800593a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	687a      	ldr	r2, [r7, #4]
 8005940:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	887a      	ldrh	r2, [r7, #2]
 8005946:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	887a      	ldrh	r2, [r7, #2]
 800594c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	68ba      	ldr	r2, [r7, #8]
 8005952:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	887a      	ldrh	r2, [r7, #2]
 8005958:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	887a      	ldrh	r2, [r7, #2]
 800595e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2200      	movs	r2, #0
 8005964:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	2200      	movs	r2, #0
 800596a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005976:	2b40      	cmp	r3, #64	@ 0x40
 8005978:	d007      	beq.n	800598a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	681a      	ldr	r2, [r3, #0]
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005988:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	68db      	ldr	r3, [r3, #12]
 800598e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005992:	d17e      	bne.n	8005a92 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	685b      	ldr	r3, [r3, #4]
 8005998:	2b00      	cmp	r3, #0
 800599a:	d002      	beq.n	80059a2 <HAL_SPI_TransmitReceive+0xf6>
 800599c:	8afb      	ldrh	r3, [r7, #22]
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d16c      	bne.n	8005a7c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059a6:	881a      	ldrh	r2, [r3, #0]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059b2:	1c9a      	adds	r2, r3, #2
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059bc:	b29b      	uxth	r3, r3
 80059be:	3b01      	subs	r3, #1
 80059c0:	b29a      	uxth	r2, r3
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80059c6:	e059      	b.n	8005a7c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	689b      	ldr	r3, [r3, #8]
 80059ce:	f003 0302 	and.w	r3, r3, #2
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d11b      	bne.n	8005a0e <HAL_SPI_TransmitReceive+0x162>
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80059da:	b29b      	uxth	r3, r3
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d016      	beq.n	8005a0e <HAL_SPI_TransmitReceive+0x162>
 80059e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d113      	bne.n	8005a0e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ea:	881a      	ldrh	r2, [r3, #0]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059f6:	1c9a      	adds	r2, r3, #2
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a00:	b29b      	uxth	r3, r3
 8005a02:	3b01      	subs	r3, #1
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005a0a:	2300      	movs	r3, #0
 8005a0c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	689b      	ldr	r3, [r3, #8]
 8005a14:	f003 0301 	and.w	r3, r3, #1
 8005a18:	2b01      	cmp	r3, #1
 8005a1a:	d119      	bne.n	8005a50 <HAL_SPI_TransmitReceive+0x1a4>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a20:	b29b      	uxth	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d014      	beq.n	8005a50 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	68da      	ldr	r2, [r3, #12]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a30:	b292      	uxth	r2, r2
 8005a32:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a38:	1c9a      	adds	r2, r3, #2
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005a3e:	68fb      	ldr	r3, [r7, #12]
 8005a40:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a42:	b29b      	uxth	r3, r3
 8005a44:	3b01      	subs	r3, #1
 8005a46:	b29a      	uxth	r2, r3
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005a4c:	2301      	movs	r3, #1
 8005a4e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005a50:	f7fd ff54 	bl	80038fc <HAL_GetTick>
 8005a54:	4602      	mov	r2, r0
 8005a56:	6a3b      	ldr	r3, [r7, #32]
 8005a58:	1ad3      	subs	r3, r2, r3
 8005a5a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a5c:	429a      	cmp	r2, r3
 8005a5e:	d80d      	bhi.n	8005a7c <HAL_SPI_TransmitReceive+0x1d0>
 8005a60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a66:	d009      	beq.n	8005a7c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	2200      	movs	r2, #0
 8005a74:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005a78:	2303      	movs	r3, #3
 8005a7a:	e0bc      	b.n	8005bf6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005a80:	b29b      	uxth	r3, r3
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d1a0      	bne.n	80059c8 <HAL_SPI_TransmitReceive+0x11c>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d19b      	bne.n	80059c8 <HAL_SPI_TransmitReceive+0x11c>
 8005a90:	e082      	b.n	8005b98 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	685b      	ldr	r3, [r3, #4]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d002      	beq.n	8005aa0 <HAL_SPI_TransmitReceive+0x1f4>
 8005a9a:	8afb      	ldrh	r3, [r7, #22]
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d171      	bne.n	8005b84 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	330c      	adds	r3, #12
 8005aaa:	7812      	ldrb	r2, [r2, #0]
 8005aac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ab2:	1c5a      	adds	r2, r3, #1
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005abc:	b29b      	uxth	r3, r3
 8005abe:	3b01      	subs	r3, #1
 8005ac0:	b29a      	uxth	r2, r3
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005ac6:	e05d      	b.n	8005b84 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	689b      	ldr	r3, [r3, #8]
 8005ace:	f003 0302 	and.w	r3, r3, #2
 8005ad2:	2b02      	cmp	r3, #2
 8005ad4:	d11c      	bne.n	8005b10 <HAL_SPI_TransmitReceive+0x264>
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005ada:	b29b      	uxth	r3, r3
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d017      	beq.n	8005b10 <HAL_SPI_TransmitReceive+0x264>
 8005ae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d114      	bne.n	8005b10 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	330c      	adds	r3, #12
 8005af0:	7812      	ldrb	r2, [r2, #0]
 8005af2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8005af4:	68fb      	ldr	r3, [r7, #12]
 8005af6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005af8:	1c5a      	adds	r2, r3, #1
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	3b01      	subs	r3, #1
 8005b06:	b29a      	uxth	r2, r3
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005b10:	68fb      	ldr	r3, [r7, #12]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	689b      	ldr	r3, [r3, #8]
 8005b16:	f003 0301 	and.w	r3, r3, #1
 8005b1a:	2b01      	cmp	r3, #1
 8005b1c:	d119      	bne.n	8005b52 <HAL_SPI_TransmitReceive+0x2a6>
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b22:	b29b      	uxth	r3, r3
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d014      	beq.n	8005b52 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	68da      	ldr	r2, [r3, #12]
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b32:	b2d2      	uxtb	r2, r2
 8005b34:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b3a:	1c5a      	adds	r2, r3, #1
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b44:	b29b      	uxth	r3, r3
 8005b46:	3b01      	subs	r3, #1
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005b52:	f7fd fed3 	bl	80038fc <HAL_GetTick>
 8005b56:	4602      	mov	r2, r0
 8005b58:	6a3b      	ldr	r3, [r7, #32]
 8005b5a:	1ad3      	subs	r3, r2, r3
 8005b5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005b5e:	429a      	cmp	r2, r3
 8005b60:	d803      	bhi.n	8005b6a <HAL_SPI_TransmitReceive+0x2be>
 8005b62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b68:	d102      	bne.n	8005b70 <HAL_SPI_TransmitReceive+0x2c4>
 8005b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d109      	bne.n	8005b84 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2201      	movs	r2, #1
 8005b74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005b80:	2303      	movs	r3, #3
 8005b82:	e038      	b.n	8005bf6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005b88:	b29b      	uxth	r3, r3
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d19c      	bne.n	8005ac8 <HAL_SPI_TransmitReceive+0x21c>
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005b92:	b29b      	uxth	r3, r3
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d197      	bne.n	8005ac8 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005b98:	6a3a      	ldr	r2, [r7, #32]
 8005b9a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8005b9c:	68f8      	ldr	r0, [r7, #12]
 8005b9e:	f000 f8b7 	bl	8005d10 <SPI_EndRxTxTransaction>
 8005ba2:	4603      	mov	r3, r0
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d008      	beq.n	8005bba <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2220      	movs	r2, #32
 8005bac:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	2200      	movs	r2, #0
 8005bb2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e01d      	b.n	8005bf6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d10a      	bne.n	8005bd8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	613b      	str	r3, [r7, #16]
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	68db      	ldr	r3, [r3, #12]
 8005bcc:	613b      	str	r3, [r7, #16]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	613b      	str	r3, [r7, #16]
 8005bd6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2200      	movs	r2, #0
 8005be4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	d001      	beq.n	8005bf4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8005bf0:	2301      	movs	r3, #1
 8005bf2:	e000      	b.n	8005bf6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8005bf4:	2300      	movs	r3, #0
  }
}
 8005bf6:	4618      	mov	r0, r3
 8005bf8:	3728      	adds	r7, #40	@ 0x28
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bd80      	pop	{r7, pc}
	...

08005c00 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005c00:	b580      	push	{r7, lr}
 8005c02:	b088      	sub	sp, #32
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	60f8      	str	r0, [r7, #12]
 8005c08:	60b9      	str	r1, [r7, #8]
 8005c0a:	603b      	str	r3, [r7, #0]
 8005c0c:	4613      	mov	r3, r2
 8005c0e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005c10:	f7fd fe74 	bl	80038fc <HAL_GetTick>
 8005c14:	4602      	mov	r2, r0
 8005c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c18:	1a9b      	subs	r3, r3, r2
 8005c1a:	683a      	ldr	r2, [r7, #0]
 8005c1c:	4413      	add	r3, r2
 8005c1e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005c20:	f7fd fe6c 	bl	80038fc <HAL_GetTick>
 8005c24:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005c26:	4b39      	ldr	r3, [pc, #228]	@ (8005d0c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	015b      	lsls	r3, r3, #5
 8005c2c:	0d1b      	lsrs	r3, r3, #20
 8005c2e:	69fa      	ldr	r2, [r7, #28]
 8005c30:	fb02 f303 	mul.w	r3, r2, r3
 8005c34:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005c36:	e054      	b.n	8005ce2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005c38:	683b      	ldr	r3, [r7, #0]
 8005c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c3e:	d050      	beq.n	8005ce2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005c40:	f7fd fe5c 	bl	80038fc <HAL_GetTick>
 8005c44:	4602      	mov	r2, r0
 8005c46:	69bb      	ldr	r3, [r7, #24]
 8005c48:	1ad3      	subs	r3, r2, r3
 8005c4a:	69fa      	ldr	r2, [r7, #28]
 8005c4c:	429a      	cmp	r2, r3
 8005c4e:	d902      	bls.n	8005c56 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005c50:	69fb      	ldr	r3, [r7, #28]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d13d      	bne.n	8005cd2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	685a      	ldr	r2, [r3, #4]
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005c64:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	685b      	ldr	r3, [r3, #4]
 8005c6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005c6e:	d111      	bne.n	8005c94 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	689b      	ldr	r3, [r3, #8]
 8005c74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005c78:	d004      	beq.n	8005c84 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	689b      	ldr	r3, [r3, #8]
 8005c7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c82:	d107      	bne.n	8005c94 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	681a      	ldr	r2, [r3, #0]
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c92:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c9c:	d10f      	bne.n	8005cbe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005cac:	601a      	str	r2, [r3, #0]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005cbc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	2201      	movs	r2, #1
 8005cc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	2200      	movs	r2, #0
 8005cca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8005cce:	2303      	movs	r3, #3
 8005cd0:	e017      	b.n	8005d02 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8005cd2:	697b      	ldr	r3, [r7, #20]
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d101      	bne.n	8005cdc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005cd8:	2300      	movs	r3, #0
 8005cda:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005cdc:	697b      	ldr	r3, [r7, #20]
 8005cde:	3b01      	subs	r3, #1
 8005ce0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	689a      	ldr	r2, [r3, #8]
 8005ce8:	68bb      	ldr	r3, [r7, #8]
 8005cea:	4013      	ands	r3, r2
 8005cec:	68ba      	ldr	r2, [r7, #8]
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	bf0c      	ite	eq
 8005cf2:	2301      	moveq	r3, #1
 8005cf4:	2300      	movne	r3, #0
 8005cf6:	b2db      	uxtb	r3, r3
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	79fb      	ldrb	r3, [r7, #7]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d19b      	bne.n	8005c38 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005d00:	2300      	movs	r3, #0
}
 8005d02:	4618      	mov	r0, r3
 8005d04:	3720      	adds	r7, #32
 8005d06:	46bd      	mov	sp, r7
 8005d08:	bd80      	pop	{r7, pc}
 8005d0a:	bf00      	nop
 8005d0c:	20000050 	.word	0x20000050

08005d10 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b086      	sub	sp, #24
 8005d14:	af02      	add	r7, sp, #8
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	9300      	str	r3, [sp, #0]
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	2201      	movs	r2, #1
 8005d24:	2102      	movs	r1, #2
 8005d26:	68f8      	ldr	r0, [r7, #12]
 8005d28:	f7ff ff6a 	bl	8005c00 <SPI_WaitFlagStateUntilTimeout>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d007      	beq.n	8005d42 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d36:	f043 0220 	orr.w	r2, r3, #32
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005d3e:	2303      	movs	r3, #3
 8005d40:	e013      	b.n	8005d6a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	9300      	str	r3, [sp, #0]
 8005d46:	68bb      	ldr	r3, [r7, #8]
 8005d48:	2200      	movs	r2, #0
 8005d4a:	2180      	movs	r1, #128	@ 0x80
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f7ff ff57 	bl	8005c00 <SPI_WaitFlagStateUntilTimeout>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d007      	beq.n	8005d68 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d5c:	f043 0220 	orr.w	r2, r3, #32
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8005d64:	2303      	movs	r3, #3
 8005d66:	e000      	b.n	8005d6a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8005d68:	2300      	movs	r3, #0
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3710      	adds	r7, #16
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	bd80      	pop	{r7, pc}

08005d72 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005d72:	b580      	push	{r7, lr}
 8005d74:	b082      	sub	sp, #8
 8005d76:	af00      	add	r7, sp, #0
 8005d78:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d101      	bne.n	8005d84 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005d80:	2301      	movs	r3, #1
 8005d82:	e041      	b.n	8005e08 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d8a:	b2db      	uxtb	r3, r3
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d106      	bne.n	8005d9e <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f7fd facd 	bl	8003338 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2202      	movs	r2, #2
 8005da2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681a      	ldr	r2, [r3, #0]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	3304      	adds	r3, #4
 8005dae:	4619      	mov	r1, r3
 8005db0:	4610      	mov	r0, r2
 8005db2:	f000 f93f 	bl	8006034 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2201      	movs	r2, #1
 8005dc2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2201      	movs	r2, #1
 8005dca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2201      	movs	r2, #1
 8005dd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	2201      	movs	r2, #1
 8005dda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2201      	movs	r2, #1
 8005de2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2201      	movs	r2, #1
 8005dea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2201      	movs	r2, #1
 8005df2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2201      	movs	r2, #1
 8005dfa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e06:	2300      	movs	r3, #0
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	3708      	adds	r7, #8
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bd80      	pop	{r7, pc}

08005e10 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005e10:	b480      	push	{r7}
 8005e12:	b085      	sub	sp, #20
 8005e14:	af00      	add	r7, sp, #0
 8005e16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e1e:	b2db      	uxtb	r3, r3
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d001      	beq.n	8005e28 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005e24:	2301      	movs	r3, #1
 8005e26:	e032      	b.n	8005e8e <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2202      	movs	r2, #2
 8005e2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4a18      	ldr	r2, [pc, #96]	@ (8005e98 <HAL_TIM_Base_Start+0x88>)
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d00e      	beq.n	8005e58 <HAL_TIM_Base_Start+0x48>
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005e42:	d009      	beq.n	8005e58 <HAL_TIM_Base_Start+0x48>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	4a14      	ldr	r2, [pc, #80]	@ (8005e9c <HAL_TIM_Base_Start+0x8c>)
 8005e4a:	4293      	cmp	r3, r2
 8005e4c:	d004      	beq.n	8005e58 <HAL_TIM_Base_Start+0x48>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a13      	ldr	r2, [pc, #76]	@ (8005ea0 <HAL_TIM_Base_Start+0x90>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d111      	bne.n	8005e7c <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	689b      	ldr	r3, [r3, #8]
 8005e5e:	f003 0307 	and.w	r3, r3, #7
 8005e62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	2b06      	cmp	r3, #6
 8005e68:	d010      	beq.n	8005e8c <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681a      	ldr	r2, [r3, #0]
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	f042 0201 	orr.w	r2, r2, #1
 8005e78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005e7a:	e007      	b.n	8005e8c <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	681a      	ldr	r2, [r3, #0]
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f042 0201 	orr.w	r2, r2, #1
 8005e8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005e8c:	2300      	movs	r3, #0
}
 8005e8e:	4618      	mov	r0, r3
 8005e90:	3714      	adds	r7, #20
 8005e92:	46bd      	mov	sp, r7
 8005e94:	bc80      	pop	{r7}
 8005e96:	4770      	bx	lr
 8005e98:	40012c00 	.word	0x40012c00
 8005e9c:	40000400 	.word	0x40000400
 8005ea0:	40000800 	.word	0x40000800

08005ea4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005ea4:	b580      	push	{r7, lr}
 8005ea6:	b084      	sub	sp, #16
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005eae:	2300      	movs	r3, #0
 8005eb0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d101      	bne.n	8005ec0 <HAL_TIM_ConfigClockSource+0x1c>
 8005ebc:	2302      	movs	r3, #2
 8005ebe:	e0b4      	b.n	800602a <HAL_TIM_ConfigClockSource+0x186>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2202      	movs	r2, #2
 8005ecc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	689b      	ldr	r3, [r3, #8]
 8005ed6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ede:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ee0:	68bb      	ldr	r3, [r7, #8]
 8005ee2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005ee6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68ba      	ldr	r2, [r7, #8]
 8005eee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ef8:	d03e      	beq.n	8005f78 <HAL_TIM_ConfigClockSource+0xd4>
 8005efa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005efe:	f200 8087 	bhi.w	8006010 <HAL_TIM_ConfigClockSource+0x16c>
 8005f02:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f06:	f000 8086 	beq.w	8006016 <HAL_TIM_ConfigClockSource+0x172>
 8005f0a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005f0e:	d87f      	bhi.n	8006010 <HAL_TIM_ConfigClockSource+0x16c>
 8005f10:	2b70      	cmp	r3, #112	@ 0x70
 8005f12:	d01a      	beq.n	8005f4a <HAL_TIM_ConfigClockSource+0xa6>
 8005f14:	2b70      	cmp	r3, #112	@ 0x70
 8005f16:	d87b      	bhi.n	8006010 <HAL_TIM_ConfigClockSource+0x16c>
 8005f18:	2b60      	cmp	r3, #96	@ 0x60
 8005f1a:	d050      	beq.n	8005fbe <HAL_TIM_ConfigClockSource+0x11a>
 8005f1c:	2b60      	cmp	r3, #96	@ 0x60
 8005f1e:	d877      	bhi.n	8006010 <HAL_TIM_ConfigClockSource+0x16c>
 8005f20:	2b50      	cmp	r3, #80	@ 0x50
 8005f22:	d03c      	beq.n	8005f9e <HAL_TIM_ConfigClockSource+0xfa>
 8005f24:	2b50      	cmp	r3, #80	@ 0x50
 8005f26:	d873      	bhi.n	8006010 <HAL_TIM_ConfigClockSource+0x16c>
 8005f28:	2b40      	cmp	r3, #64	@ 0x40
 8005f2a:	d058      	beq.n	8005fde <HAL_TIM_ConfigClockSource+0x13a>
 8005f2c:	2b40      	cmp	r3, #64	@ 0x40
 8005f2e:	d86f      	bhi.n	8006010 <HAL_TIM_ConfigClockSource+0x16c>
 8005f30:	2b30      	cmp	r3, #48	@ 0x30
 8005f32:	d064      	beq.n	8005ffe <HAL_TIM_ConfigClockSource+0x15a>
 8005f34:	2b30      	cmp	r3, #48	@ 0x30
 8005f36:	d86b      	bhi.n	8006010 <HAL_TIM_ConfigClockSource+0x16c>
 8005f38:	2b20      	cmp	r3, #32
 8005f3a:	d060      	beq.n	8005ffe <HAL_TIM_ConfigClockSource+0x15a>
 8005f3c:	2b20      	cmp	r3, #32
 8005f3e:	d867      	bhi.n	8006010 <HAL_TIM_ConfigClockSource+0x16c>
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d05c      	beq.n	8005ffe <HAL_TIM_ConfigClockSource+0x15a>
 8005f44:	2b10      	cmp	r3, #16
 8005f46:	d05a      	beq.n	8005ffe <HAL_TIM_ConfigClockSource+0x15a>
 8005f48:	e062      	b.n	8006010 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f4e:	683b      	ldr	r3, [r7, #0]
 8005f50:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f5a:	f000 f950 	bl	80061fe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	689b      	ldr	r3, [r3, #8]
 8005f64:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005f66:	68bb      	ldr	r3, [r7, #8]
 8005f68:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005f6c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	68ba      	ldr	r2, [r7, #8]
 8005f74:	609a      	str	r2, [r3, #8]
      break;
 8005f76:	e04f      	b.n	8006018 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005f84:	683b      	ldr	r3, [r7, #0]
 8005f86:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005f88:	f000 f939 	bl	80061fe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	689a      	ldr	r2, [r3, #8]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005f9a:	609a      	str	r2, [r3, #8]
      break;
 8005f9c:	e03c      	b.n	8006018 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005faa:	461a      	mov	r2, r3
 8005fac:	f000 f8b0 	bl	8006110 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	2150      	movs	r1, #80	@ 0x50
 8005fb6:	4618      	mov	r0, r3
 8005fb8:	f000 f907 	bl	80061ca <TIM_ITRx_SetConfig>
      break;
 8005fbc:	e02c      	b.n	8006018 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fc6:	683b      	ldr	r3, [r7, #0]
 8005fc8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005fca:	461a      	mov	r2, r3
 8005fcc:	f000 f8ce 	bl	800616c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2160      	movs	r1, #96	@ 0x60
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f000 f8f7 	bl	80061ca <TIM_ITRx_SetConfig>
      break;
 8005fdc:	e01c      	b.n	8006018 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005fe2:	683b      	ldr	r3, [r7, #0]
 8005fe4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005fe6:	683b      	ldr	r3, [r7, #0]
 8005fe8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005fea:	461a      	mov	r2, r3
 8005fec:	f000 f890 	bl	8006110 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2140      	movs	r1, #64	@ 0x40
 8005ff6:	4618      	mov	r0, r3
 8005ff8:	f000 f8e7 	bl	80061ca <TIM_ITRx_SetConfig>
      break;
 8005ffc:	e00c      	b.n	8006018 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681a      	ldr	r2, [r3, #0]
 8006002:	683b      	ldr	r3, [r7, #0]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	4619      	mov	r1, r3
 8006008:	4610      	mov	r0, r2
 800600a:	f000 f8de 	bl	80061ca <TIM_ITRx_SetConfig>
      break;
 800600e:	e003      	b.n	8006018 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	73fb      	strb	r3, [r7, #15]
      break;
 8006014:	e000      	b.n	8006018 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006016:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006028:	7bfb      	ldrb	r3, [r7, #15]
}
 800602a:	4618      	mov	r0, r3
 800602c:	3710      	adds	r7, #16
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
	...

08006034 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006034:	b480      	push	{r7}
 8006036:	b085      	sub	sp, #20
 8006038:	af00      	add	r7, sp, #0
 800603a:	6078      	str	r0, [r7, #4]
 800603c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	4a2f      	ldr	r2, [pc, #188]	@ (8006104 <TIM_Base_SetConfig+0xd0>)
 8006048:	4293      	cmp	r3, r2
 800604a:	d00b      	beq.n	8006064 <TIM_Base_SetConfig+0x30>
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006052:	d007      	beq.n	8006064 <TIM_Base_SetConfig+0x30>
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	4a2c      	ldr	r2, [pc, #176]	@ (8006108 <TIM_Base_SetConfig+0xd4>)
 8006058:	4293      	cmp	r3, r2
 800605a:	d003      	beq.n	8006064 <TIM_Base_SetConfig+0x30>
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	4a2b      	ldr	r2, [pc, #172]	@ (800610c <TIM_Base_SetConfig+0xd8>)
 8006060:	4293      	cmp	r3, r2
 8006062:	d108      	bne.n	8006076 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006064:	68fb      	ldr	r3, [r7, #12]
 8006066:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800606a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	68fa      	ldr	r2, [r7, #12]
 8006072:	4313      	orrs	r3, r2
 8006074:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	4a22      	ldr	r2, [pc, #136]	@ (8006104 <TIM_Base_SetConfig+0xd0>)
 800607a:	4293      	cmp	r3, r2
 800607c:	d00b      	beq.n	8006096 <TIM_Base_SetConfig+0x62>
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006084:	d007      	beq.n	8006096 <TIM_Base_SetConfig+0x62>
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	4a1f      	ldr	r2, [pc, #124]	@ (8006108 <TIM_Base_SetConfig+0xd4>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d003      	beq.n	8006096 <TIM_Base_SetConfig+0x62>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a1e      	ldr	r2, [pc, #120]	@ (800610c <TIM_Base_SetConfig+0xd8>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d108      	bne.n	80060a8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800609c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800609e:	683b      	ldr	r3, [r7, #0]
 80060a0:	68db      	ldr	r3, [r3, #12]
 80060a2:	68fa      	ldr	r2, [r7, #12]
 80060a4:	4313      	orrs	r3, r2
 80060a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80060ae:	683b      	ldr	r3, [r7, #0]
 80060b0:	695b      	ldr	r3, [r3, #20]
 80060b2:	4313      	orrs	r3, r2
 80060b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	68fa      	ldr	r2, [r7, #12]
 80060ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	689a      	ldr	r2, [r3, #8]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060c4:	683b      	ldr	r3, [r7, #0]
 80060c6:	681a      	ldr	r2, [r3, #0]
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	4a0d      	ldr	r2, [pc, #52]	@ (8006104 <TIM_Base_SetConfig+0xd0>)
 80060d0:	4293      	cmp	r3, r2
 80060d2:	d103      	bne.n	80060dc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	691a      	ldr	r2, [r3, #16]
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	2201      	movs	r2, #1
 80060e0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	691b      	ldr	r3, [r3, #16]
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	2b00      	cmp	r3, #0
 80060ec:	d005      	beq.n	80060fa <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	f023 0201 	bic.w	r2, r3, #1
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	611a      	str	r2, [r3, #16]
  }
}
 80060fa:	bf00      	nop
 80060fc:	3714      	adds	r7, #20
 80060fe:	46bd      	mov	sp, r7
 8006100:	bc80      	pop	{r7}
 8006102:	4770      	bx	lr
 8006104:	40012c00 	.word	0x40012c00
 8006108:	40000400 	.word	0x40000400
 800610c:	40000800 	.word	0x40000800

08006110 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006110:	b480      	push	{r7}
 8006112:	b087      	sub	sp, #28
 8006114:	af00      	add	r7, sp, #0
 8006116:	60f8      	str	r0, [r7, #12]
 8006118:	60b9      	str	r1, [r7, #8]
 800611a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	6a1b      	ldr	r3, [r3, #32]
 8006120:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	6a1b      	ldr	r3, [r3, #32]
 8006126:	f023 0201 	bic.w	r2, r3, #1
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800612e:	68fb      	ldr	r3, [r7, #12]
 8006130:	699b      	ldr	r3, [r3, #24]
 8006132:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006134:	693b      	ldr	r3, [r7, #16]
 8006136:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800613a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	011b      	lsls	r3, r3, #4
 8006140:	693a      	ldr	r2, [r7, #16]
 8006142:	4313      	orrs	r3, r2
 8006144:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	f023 030a 	bic.w	r3, r3, #10
 800614c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800614e:	697a      	ldr	r2, [r7, #20]
 8006150:	68bb      	ldr	r3, [r7, #8]
 8006152:	4313      	orrs	r3, r2
 8006154:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	693a      	ldr	r2, [r7, #16]
 800615a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	697a      	ldr	r2, [r7, #20]
 8006160:	621a      	str	r2, [r3, #32]
}
 8006162:	bf00      	nop
 8006164:	371c      	adds	r7, #28
 8006166:	46bd      	mov	sp, r7
 8006168:	bc80      	pop	{r7}
 800616a:	4770      	bx	lr

0800616c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800616c:	b480      	push	{r7}
 800616e:	b087      	sub	sp, #28
 8006170:	af00      	add	r7, sp, #0
 8006172:	60f8      	str	r0, [r7, #12]
 8006174:	60b9      	str	r1, [r7, #8]
 8006176:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6a1b      	ldr	r3, [r3, #32]
 800617c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	6a1b      	ldr	r3, [r3, #32]
 8006182:	f023 0210 	bic.w	r2, r3, #16
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	699b      	ldr	r3, [r3, #24]
 800618e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006190:	693b      	ldr	r3, [r7, #16]
 8006192:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006196:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	031b      	lsls	r3, r3, #12
 800619c:	693a      	ldr	r2, [r7, #16]
 800619e:	4313      	orrs	r3, r2
 80061a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80061a8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80061aa:	68bb      	ldr	r3, [r7, #8]
 80061ac:	011b      	lsls	r3, r3, #4
 80061ae:	697a      	ldr	r2, [r7, #20]
 80061b0:	4313      	orrs	r3, r2
 80061b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	693a      	ldr	r2, [r7, #16]
 80061b8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	697a      	ldr	r2, [r7, #20]
 80061be:	621a      	str	r2, [r3, #32]
}
 80061c0:	bf00      	nop
 80061c2:	371c      	adds	r7, #28
 80061c4:	46bd      	mov	sp, r7
 80061c6:	bc80      	pop	{r7}
 80061c8:	4770      	bx	lr

080061ca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b085      	sub	sp, #20
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
 80061d2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	689b      	ldr	r3, [r3, #8]
 80061d8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061e0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80061e2:	683a      	ldr	r2, [r7, #0]
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	4313      	orrs	r3, r2
 80061e8:	f043 0307 	orr.w	r3, r3, #7
 80061ec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	68fa      	ldr	r2, [r7, #12]
 80061f2:	609a      	str	r2, [r3, #8]
}
 80061f4:	bf00      	nop
 80061f6:	3714      	adds	r7, #20
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bc80      	pop	{r7}
 80061fc:	4770      	bx	lr

080061fe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80061fe:	b480      	push	{r7}
 8006200:	b087      	sub	sp, #28
 8006202:	af00      	add	r7, sp, #0
 8006204:	60f8      	str	r0, [r7, #12]
 8006206:	60b9      	str	r1, [r7, #8]
 8006208:	607a      	str	r2, [r7, #4]
 800620a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	689b      	ldr	r3, [r3, #8]
 8006210:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006212:	697b      	ldr	r3, [r7, #20]
 8006214:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006218:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800621a:	683b      	ldr	r3, [r7, #0]
 800621c:	021a      	lsls	r2, r3, #8
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	431a      	orrs	r2, r3
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	4313      	orrs	r3, r2
 8006226:	697a      	ldr	r2, [r7, #20]
 8006228:	4313      	orrs	r3, r2
 800622a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	697a      	ldr	r2, [r7, #20]
 8006230:	609a      	str	r2, [r3, #8]
}
 8006232:	bf00      	nop
 8006234:	371c      	adds	r7, #28
 8006236:	46bd      	mov	sp, r7
 8006238:	bc80      	pop	{r7}
 800623a:	4770      	bx	lr

0800623c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800623c:	b480      	push	{r7}
 800623e:	b085      	sub	sp, #20
 8006240:	af00      	add	r7, sp, #0
 8006242:	6078      	str	r0, [r7, #4]
 8006244:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800624c:	2b01      	cmp	r3, #1
 800624e:	d101      	bne.n	8006254 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006250:	2302      	movs	r3, #2
 8006252:	e046      	b.n	80062e2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2202      	movs	r2, #2
 8006260:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800627a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800627c:	683b      	ldr	r3, [r7, #0]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	68fa      	ldr	r2, [r7, #12]
 8006282:	4313      	orrs	r3, r2
 8006284:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	68fa      	ldr	r2, [r7, #12]
 800628c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4a16      	ldr	r2, [pc, #88]	@ (80062ec <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006294:	4293      	cmp	r3, r2
 8006296:	d00e      	beq.n	80062b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80062a0:	d009      	beq.n	80062b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a12      	ldr	r2, [pc, #72]	@ (80062f0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	d004      	beq.n	80062b6 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4a10      	ldr	r2, [pc, #64]	@ (80062f4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80062b2:	4293      	cmp	r3, r2
 80062b4:	d10c      	bne.n	80062d0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062b6:	68bb      	ldr	r3, [r7, #8]
 80062b8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062bc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062be:	683b      	ldr	r3, [r7, #0]
 80062c0:	685b      	ldr	r3, [r3, #4]
 80062c2:	68ba      	ldr	r2, [r7, #8]
 80062c4:	4313      	orrs	r3, r2
 80062c6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68ba      	ldr	r2, [r7, #8]
 80062ce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2200      	movs	r2, #0
 80062dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062e0:	2300      	movs	r3, #0
}
 80062e2:	4618      	mov	r0, r3
 80062e4:	3714      	adds	r7, #20
 80062e6:	46bd      	mov	sp, r7
 80062e8:	bc80      	pop	{r7}
 80062ea:	4770      	bx	lr
 80062ec:	40012c00 	.word	0x40012c00
 80062f0:	40000400 	.word	0x40000400
 80062f4:	40000800 	.word	0x40000800

080062f8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b082      	sub	sp, #8
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d101      	bne.n	800630a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e042      	b.n	8006390 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006310:	b2db      	uxtb	r3, r3
 8006312:	2b00      	cmp	r3, #0
 8006314:	d106      	bne.n	8006324 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f7fd f828 	bl	8003374 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	2224      	movs	r2, #36	@ 0x24
 8006328:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	68da      	ldr	r2, [r3, #12]
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800633a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800633c:	6878      	ldr	r0, [r7, #4]
 800633e:	f000 fdb7 	bl	8006eb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	691a      	ldr	r2, [r3, #16]
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006350:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	695a      	ldr	r2, [r3, #20]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006360:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	68da      	ldr	r2, [r3, #12]
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006370:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2220      	movs	r2, #32
 800637c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2220      	movs	r2, #32
 8006384:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	3708      	adds	r7, #8
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b08a      	sub	sp, #40	@ 0x28
 800639c:	af02      	add	r7, sp, #8
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	603b      	str	r3, [r7, #0]
 80063a4:	4613      	mov	r3, r2
 80063a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80063a8:	2300      	movs	r3, #0
 80063aa:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80063b2:	b2db      	uxtb	r3, r3
 80063b4:	2b20      	cmp	r3, #32
 80063b6:	d175      	bne.n	80064a4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d002      	beq.n	80063c4 <HAL_UART_Transmit+0x2c>
 80063be:	88fb      	ldrh	r3, [r7, #6]
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	d101      	bne.n	80063c8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80063c4:	2301      	movs	r3, #1
 80063c6:	e06e      	b.n	80064a6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2200      	movs	r2, #0
 80063cc:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2221      	movs	r2, #33	@ 0x21
 80063d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80063d6:	f7fd fa91 	bl	80038fc <HAL_GetTick>
 80063da:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	88fa      	ldrh	r2, [r7, #6]
 80063e0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80063e2:	68fb      	ldr	r3, [r7, #12]
 80063e4:	88fa      	ldrh	r2, [r7, #6]
 80063e6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063f0:	d108      	bne.n	8006404 <HAL_UART_Transmit+0x6c>
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d104      	bne.n	8006404 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80063fa:	2300      	movs	r3, #0
 80063fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80063fe:	68bb      	ldr	r3, [r7, #8]
 8006400:	61bb      	str	r3, [r7, #24]
 8006402:	e003      	b.n	800640c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006404:	68bb      	ldr	r3, [r7, #8]
 8006406:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006408:	2300      	movs	r3, #0
 800640a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800640c:	e02e      	b.n	800646c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800640e:	683b      	ldr	r3, [r7, #0]
 8006410:	9300      	str	r3, [sp, #0]
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	2200      	movs	r2, #0
 8006416:	2180      	movs	r1, #128	@ 0x80
 8006418:	68f8      	ldr	r0, [r7, #12]
 800641a:	f000 fb1c 	bl	8006a56 <UART_WaitOnFlagUntilTimeout>
 800641e:	4603      	mov	r3, r0
 8006420:	2b00      	cmp	r3, #0
 8006422:	d005      	beq.n	8006430 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	2220      	movs	r2, #32
 8006428:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800642c:	2303      	movs	r3, #3
 800642e:	e03a      	b.n	80064a6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006430:	69fb      	ldr	r3, [r7, #28]
 8006432:	2b00      	cmp	r3, #0
 8006434:	d10b      	bne.n	800644e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006436:	69bb      	ldr	r3, [r7, #24]
 8006438:	881b      	ldrh	r3, [r3, #0]
 800643a:	461a      	mov	r2, r3
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006444:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006446:	69bb      	ldr	r3, [r7, #24]
 8006448:	3302      	adds	r3, #2
 800644a:	61bb      	str	r3, [r7, #24]
 800644c:	e007      	b.n	800645e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800644e:	69fb      	ldr	r3, [r7, #28]
 8006450:	781a      	ldrb	r2, [r3, #0]
 8006452:	68fb      	ldr	r3, [r7, #12]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006458:	69fb      	ldr	r3, [r7, #28]
 800645a:	3301      	adds	r3, #1
 800645c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006462:	b29b      	uxth	r3, r3
 8006464:	3b01      	subs	r3, #1
 8006466:	b29a      	uxth	r2, r3
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006470:	b29b      	uxth	r3, r3
 8006472:	2b00      	cmp	r3, #0
 8006474:	d1cb      	bne.n	800640e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	9300      	str	r3, [sp, #0]
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	2200      	movs	r2, #0
 800647e:	2140      	movs	r1, #64	@ 0x40
 8006480:	68f8      	ldr	r0, [r7, #12]
 8006482:	f000 fae8 	bl	8006a56 <UART_WaitOnFlagUntilTimeout>
 8006486:	4603      	mov	r3, r0
 8006488:	2b00      	cmp	r3, #0
 800648a:	d005      	beq.n	8006498 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2220      	movs	r2, #32
 8006490:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006494:	2303      	movs	r3, #3
 8006496:	e006      	b.n	80064a6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2220      	movs	r2, #32
 800649c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80064a0:	2300      	movs	r3, #0
 80064a2:	e000      	b.n	80064a6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80064a4:	2302      	movs	r3, #2
  }
}
 80064a6:	4618      	mov	r0, r3
 80064a8:	3720      	adds	r7, #32
 80064aa:	46bd      	mov	sp, r7
 80064ac:	bd80      	pop	{r7, pc}

080064ae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064ae:	b580      	push	{r7, lr}
 80064b0:	b084      	sub	sp, #16
 80064b2:	af00      	add	r7, sp, #0
 80064b4:	60f8      	str	r0, [r7, #12]
 80064b6:	60b9      	str	r1, [r7, #8]
 80064b8:	4613      	mov	r3, r2
 80064ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80064c2:	b2db      	uxtb	r3, r3
 80064c4:	2b20      	cmp	r3, #32
 80064c6:	d112      	bne.n	80064ee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80064c8:	68bb      	ldr	r3, [r7, #8]
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d002      	beq.n	80064d4 <HAL_UART_Receive_IT+0x26>
 80064ce:	88fb      	ldrh	r3, [r7, #6]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d101      	bne.n	80064d8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	e00b      	b.n	80064f0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	2200      	movs	r2, #0
 80064dc:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80064de:	88fb      	ldrh	r3, [r7, #6]
 80064e0:	461a      	mov	r2, r3
 80064e2:	68b9      	ldr	r1, [r7, #8]
 80064e4:	68f8      	ldr	r0, [r7, #12]
 80064e6:	f000 fb0f 	bl	8006b08 <UART_Start_Receive_IT>
 80064ea:	4603      	mov	r3, r0
 80064ec:	e000      	b.n	80064f0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80064ee:	2302      	movs	r3, #2
  }
}
 80064f0:	4618      	mov	r0, r3
 80064f2:	3710      	adds	r7, #16
 80064f4:	46bd      	mov	sp, r7
 80064f6:	bd80      	pop	{r7, pc}

080064f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80064f8:	b580      	push	{r7, lr}
 80064fa:	b0ba      	sub	sp, #232	@ 0xe8
 80064fc:	af00      	add	r7, sp, #0
 80064fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	695b      	ldr	r3, [r3, #20]
 800651a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800651e:	2300      	movs	r3, #0
 8006520:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006524:	2300      	movs	r3, #0
 8006526:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800652a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800652e:	f003 030f 	and.w	r3, r3, #15
 8006532:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006536:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800653a:	2b00      	cmp	r3, #0
 800653c:	d10f      	bne.n	800655e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800653e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006542:	f003 0320 	and.w	r3, r3, #32
 8006546:	2b00      	cmp	r3, #0
 8006548:	d009      	beq.n	800655e <HAL_UART_IRQHandler+0x66>
 800654a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800654e:	f003 0320 	and.w	r3, r3, #32
 8006552:	2b00      	cmp	r3, #0
 8006554:	d003      	beq.n	800655e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006556:	6878      	ldr	r0, [r7, #4]
 8006558:	f000 fbec 	bl	8006d34 <UART_Receive_IT>
      return;
 800655c:	e25b      	b.n	8006a16 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800655e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006562:	2b00      	cmp	r3, #0
 8006564:	f000 80de 	beq.w	8006724 <HAL_UART_IRQHandler+0x22c>
 8006568:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800656c:	f003 0301 	and.w	r3, r3, #1
 8006570:	2b00      	cmp	r3, #0
 8006572:	d106      	bne.n	8006582 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006578:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800657c:	2b00      	cmp	r3, #0
 800657e:	f000 80d1 	beq.w	8006724 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006586:	f003 0301 	and.w	r3, r3, #1
 800658a:	2b00      	cmp	r3, #0
 800658c:	d00b      	beq.n	80065a6 <HAL_UART_IRQHandler+0xae>
 800658e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006592:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006596:	2b00      	cmp	r3, #0
 8006598:	d005      	beq.n	80065a6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800659e:	f043 0201 	orr.w	r2, r3, #1
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065aa:	f003 0304 	and.w	r3, r3, #4
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00b      	beq.n	80065ca <HAL_UART_IRQHandler+0xd2>
 80065b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065b6:	f003 0301 	and.w	r3, r3, #1
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d005      	beq.n	80065ca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065c2:	f043 0202 	orr.w	r2, r3, #2
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80065ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065ce:	f003 0302 	and.w	r3, r3, #2
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00b      	beq.n	80065ee <HAL_UART_IRQHandler+0xf6>
 80065d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80065da:	f003 0301 	and.w	r3, r3, #1
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d005      	beq.n	80065ee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065e6:	f043 0204 	orr.w	r2, r3, #4
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80065ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065f2:	f003 0308 	and.w	r3, r3, #8
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d011      	beq.n	800661e <HAL_UART_IRQHandler+0x126>
 80065fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065fe:	f003 0320 	and.w	r3, r3, #32
 8006602:	2b00      	cmp	r3, #0
 8006604:	d105      	bne.n	8006612 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006606:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800660a:	f003 0301 	and.w	r3, r3, #1
 800660e:	2b00      	cmp	r3, #0
 8006610:	d005      	beq.n	800661e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006616:	f043 0208 	orr.w	r2, r3, #8
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006622:	2b00      	cmp	r3, #0
 8006624:	f000 81f2 	beq.w	8006a0c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800662c:	f003 0320 	and.w	r3, r3, #32
 8006630:	2b00      	cmp	r3, #0
 8006632:	d008      	beq.n	8006646 <HAL_UART_IRQHandler+0x14e>
 8006634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006638:	f003 0320 	and.w	r3, r3, #32
 800663c:	2b00      	cmp	r3, #0
 800663e:	d002      	beq.n	8006646 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006640:	6878      	ldr	r0, [r7, #4]
 8006642:	f000 fb77 	bl	8006d34 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	695b      	ldr	r3, [r3, #20]
 800664c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006650:	2b00      	cmp	r3, #0
 8006652:	bf14      	ite	ne
 8006654:	2301      	movne	r3, #1
 8006656:	2300      	moveq	r3, #0
 8006658:	b2db      	uxtb	r3, r3
 800665a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006662:	f003 0308 	and.w	r3, r3, #8
 8006666:	2b00      	cmp	r3, #0
 8006668:	d103      	bne.n	8006672 <HAL_UART_IRQHandler+0x17a>
 800666a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800666e:	2b00      	cmp	r3, #0
 8006670:	d04f      	beq.n	8006712 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006672:	6878      	ldr	r0, [r7, #4]
 8006674:	f000 fa81 	bl	8006b7a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	695b      	ldr	r3, [r3, #20]
 800667e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006682:	2b00      	cmp	r3, #0
 8006684:	d041      	beq.n	800670a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	3314      	adds	r3, #20
 800668c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006690:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006694:	e853 3f00 	ldrex	r3, [r3]
 8006698:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800669c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80066a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	3314      	adds	r3, #20
 80066ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80066b2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80066b6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80066be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80066c2:	e841 2300 	strex	r3, r2, [r1]
 80066c6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80066ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d1d9      	bne.n	8006686 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d013      	beq.n	8006702 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066de:	4a7e      	ldr	r2, [pc, #504]	@ (80068d8 <HAL_UART_IRQHandler+0x3e0>)
 80066e0:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066e6:	4618      	mov	r0, r3
 80066e8:	f7fd fada 	bl	8003ca0 <HAL_DMA_Abort_IT>
 80066ec:	4603      	mov	r3, r0
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d016      	beq.n	8006720 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80066fc:	4610      	mov	r0, r2
 80066fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006700:	e00e      	b.n	8006720 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 f993 	bl	8006a2e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006708:	e00a      	b.n	8006720 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800670a:	6878      	ldr	r0, [r7, #4]
 800670c:	f000 f98f 	bl	8006a2e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006710:	e006      	b.n	8006720 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006712:	6878      	ldr	r0, [r7, #4]
 8006714:	f000 f98b 	bl	8006a2e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	2200      	movs	r2, #0
 800671c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800671e:	e175      	b.n	8006a0c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006720:	bf00      	nop
    return;
 8006722:	e173      	b.n	8006a0c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006728:	2b01      	cmp	r3, #1
 800672a:	f040 814f 	bne.w	80069cc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800672e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006732:	f003 0310 	and.w	r3, r3, #16
 8006736:	2b00      	cmp	r3, #0
 8006738:	f000 8148 	beq.w	80069cc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800673c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006740:	f003 0310 	and.w	r3, r3, #16
 8006744:	2b00      	cmp	r3, #0
 8006746:	f000 8141 	beq.w	80069cc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800674a:	2300      	movs	r3, #0
 800674c:	60bb      	str	r3, [r7, #8]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	60bb      	str	r3, [r7, #8]
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	685b      	ldr	r3, [r3, #4]
 800675c:	60bb      	str	r3, [r7, #8]
 800675e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800676a:	2b00      	cmp	r3, #0
 800676c:	f000 80b6 	beq.w	80068dc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	685b      	ldr	r3, [r3, #4]
 8006778:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800677c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006780:	2b00      	cmp	r3, #0
 8006782:	f000 8145 	beq.w	8006a10 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800678a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800678e:	429a      	cmp	r2, r3
 8006790:	f080 813e 	bcs.w	8006a10 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800679a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067a0:	699b      	ldr	r3, [r3, #24]
 80067a2:	2b20      	cmp	r3, #32
 80067a4:	f000 8088 	beq.w	80068b8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	330c      	adds	r3, #12
 80067ae:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80067b6:	e853 3f00 	ldrex	r3, [r3]
 80067ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80067be:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80067c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80067c6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	330c      	adds	r3, #12
 80067d0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80067d4:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80067d8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067dc:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80067e0:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80067e4:	e841 2300 	strex	r3, r2, [r1]
 80067e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80067ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d1d9      	bne.n	80067a8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	3314      	adds	r3, #20
 80067fa:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067fc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067fe:	e853 3f00 	ldrex	r3, [r3]
 8006802:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006804:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006806:	f023 0301 	bic.w	r3, r3, #1
 800680a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	3314      	adds	r3, #20
 8006814:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006818:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800681c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800681e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006820:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006824:	e841 2300 	strex	r3, r2, [r1]
 8006828:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800682a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800682c:	2b00      	cmp	r3, #0
 800682e:	d1e1      	bne.n	80067f4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	3314      	adds	r3, #20
 8006836:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006838:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800683a:	e853 3f00 	ldrex	r3, [r3]
 800683e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006840:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006842:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006846:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	3314      	adds	r3, #20
 8006850:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006854:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006856:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006858:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800685a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800685c:	e841 2300 	strex	r3, r2, [r1]
 8006860:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006862:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006864:	2b00      	cmp	r3, #0
 8006866:	d1e3      	bne.n	8006830 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2220      	movs	r2, #32
 800686c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2200      	movs	r2, #0
 8006874:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	330c      	adds	r3, #12
 800687c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006880:	e853 3f00 	ldrex	r3, [r3]
 8006884:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006886:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006888:	f023 0310 	bic.w	r3, r3, #16
 800688c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	330c      	adds	r3, #12
 8006896:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800689a:	65ba      	str	r2, [r7, #88]	@ 0x58
 800689c:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80068a0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80068a2:	e841 2300 	strex	r3, r2, [r1]
 80068a6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80068a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1e3      	bne.n	8006876 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068b2:	4618      	mov	r0, r3
 80068b4:	f7fd f9b8 	bl	8003c28 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2202      	movs	r2, #2
 80068bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068c6:	b29b      	uxth	r3, r3
 80068c8:	1ad3      	subs	r3, r2, r3
 80068ca:	b29b      	uxth	r3, r3
 80068cc:	4619      	mov	r1, r3
 80068ce:	6878      	ldr	r0, [r7, #4]
 80068d0:	f000 f8b6 	bl	8006a40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80068d4:	e09c      	b.n	8006a10 <HAL_UART_IRQHandler+0x518>
 80068d6:	bf00      	nop
 80068d8:	08006c3f 	.word	0x08006c3f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	1ad3      	subs	r3, r2, r3
 80068e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80068f0:	b29b      	uxth	r3, r3
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	f000 808e 	beq.w	8006a14 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80068f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	f000 8089 	beq.w	8006a14 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	330c      	adds	r3, #12
 8006908:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800690a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800690c:	e853 3f00 	ldrex	r3, [r3]
 8006910:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006914:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006918:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	330c      	adds	r3, #12
 8006922:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8006926:	647a      	str	r2, [r7, #68]	@ 0x44
 8006928:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800692a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800692c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800692e:	e841 2300 	strex	r3, r2, [r1]
 8006932:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006934:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006936:	2b00      	cmp	r3, #0
 8006938:	d1e3      	bne.n	8006902 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	3314      	adds	r3, #20
 8006940:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006944:	e853 3f00 	ldrex	r3, [r3]
 8006948:	623b      	str	r3, [r7, #32]
   return(result);
 800694a:	6a3b      	ldr	r3, [r7, #32]
 800694c:	f023 0301 	bic.w	r3, r3, #1
 8006950:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	3314      	adds	r3, #20
 800695a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800695e:	633a      	str	r2, [r7, #48]	@ 0x30
 8006960:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006962:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006964:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006966:	e841 2300 	strex	r3, r2, [r1]
 800696a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800696c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800696e:	2b00      	cmp	r3, #0
 8006970:	d1e3      	bne.n	800693a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2220      	movs	r2, #32
 8006976:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	2200      	movs	r2, #0
 800697e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	330c      	adds	r3, #12
 8006986:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006988:	693b      	ldr	r3, [r7, #16]
 800698a:	e853 3f00 	ldrex	r3, [r3]
 800698e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	f023 0310 	bic.w	r3, r3, #16
 8006996:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	330c      	adds	r3, #12
 80069a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80069a4:	61fa      	str	r2, [r7, #28]
 80069a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069a8:	69b9      	ldr	r1, [r7, #24]
 80069aa:	69fa      	ldr	r2, [r7, #28]
 80069ac:	e841 2300 	strex	r3, r2, [r1]
 80069b0:	617b      	str	r3, [r7, #20]
   return(result);
 80069b2:	697b      	ldr	r3, [r7, #20]
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d1e3      	bne.n	8006980 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	2202      	movs	r2, #2
 80069bc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80069be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069c2:	4619      	mov	r1, r3
 80069c4:	6878      	ldr	r0, [r7, #4]
 80069c6:	f000 f83b 	bl	8006a40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80069ca:	e023      	b.n	8006a14 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80069cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d009      	beq.n	80069ec <HAL_UART_IRQHandler+0x4f4>
 80069d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d003      	beq.n	80069ec <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80069e4:	6878      	ldr	r0, [r7, #4]
 80069e6:	f000 f93e 	bl	8006c66 <UART_Transmit_IT>
    return;
 80069ea:	e014      	b.n	8006a16 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80069ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d00e      	beq.n	8006a16 <HAL_UART_IRQHandler+0x51e>
 80069f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069fc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d008      	beq.n	8006a16 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f000 f97d 	bl	8006d04 <UART_EndTransmit_IT>
    return;
 8006a0a:	e004      	b.n	8006a16 <HAL_UART_IRQHandler+0x51e>
    return;
 8006a0c:	bf00      	nop
 8006a0e:	e002      	b.n	8006a16 <HAL_UART_IRQHandler+0x51e>
      return;
 8006a10:	bf00      	nop
 8006a12:	e000      	b.n	8006a16 <HAL_UART_IRQHandler+0x51e>
      return;
 8006a14:	bf00      	nop
  }
}
 8006a16:	37e8      	adds	r7, #232	@ 0xe8
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}

08006a1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006a1c:	b480      	push	{r7}
 8006a1e:	b083      	sub	sp, #12
 8006a20:	af00      	add	r7, sp, #0
 8006a22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006a24:	bf00      	nop
 8006a26:	370c      	adds	r7, #12
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bc80      	pop	{r7}
 8006a2c:	4770      	bx	lr

08006a2e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006a2e:	b480      	push	{r7}
 8006a30:	b083      	sub	sp, #12
 8006a32:	af00      	add	r7, sp, #0
 8006a34:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006a36:	bf00      	nop
 8006a38:	370c      	adds	r7, #12
 8006a3a:	46bd      	mov	sp, r7
 8006a3c:	bc80      	pop	{r7}
 8006a3e:	4770      	bx	lr

08006a40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006a40:	b480      	push	{r7}
 8006a42:	b083      	sub	sp, #12
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
 8006a48:	460b      	mov	r3, r1
 8006a4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006a4c:	bf00      	nop
 8006a4e:	370c      	adds	r7, #12
 8006a50:	46bd      	mov	sp, r7
 8006a52:	bc80      	pop	{r7}
 8006a54:	4770      	bx	lr

08006a56 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006a56:	b580      	push	{r7, lr}
 8006a58:	b086      	sub	sp, #24
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	60f8      	str	r0, [r7, #12]
 8006a5e:	60b9      	str	r1, [r7, #8]
 8006a60:	603b      	str	r3, [r7, #0]
 8006a62:	4613      	mov	r3, r2
 8006a64:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a66:	e03b      	b.n	8006ae0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a68:	6a3b      	ldr	r3, [r7, #32]
 8006a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a6e:	d037      	beq.n	8006ae0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006a70:	f7fc ff44 	bl	80038fc <HAL_GetTick>
 8006a74:	4602      	mov	r2, r0
 8006a76:	683b      	ldr	r3, [r7, #0]
 8006a78:	1ad3      	subs	r3, r2, r3
 8006a7a:	6a3a      	ldr	r2, [r7, #32]
 8006a7c:	429a      	cmp	r2, r3
 8006a7e:	d302      	bcc.n	8006a86 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a80:	6a3b      	ldr	r3, [r7, #32]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d101      	bne.n	8006a8a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006a86:	2303      	movs	r3, #3
 8006a88:	e03a      	b.n	8006b00 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	68db      	ldr	r3, [r3, #12]
 8006a90:	f003 0304 	and.w	r3, r3, #4
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d023      	beq.n	8006ae0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	2b80      	cmp	r3, #128	@ 0x80
 8006a9c:	d020      	beq.n	8006ae0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006a9e:	68bb      	ldr	r3, [r7, #8]
 8006aa0:	2b40      	cmp	r3, #64	@ 0x40
 8006aa2:	d01d      	beq.n	8006ae0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	f003 0308 	and.w	r3, r3, #8
 8006aae:	2b08      	cmp	r3, #8
 8006ab0:	d116      	bne.n	8006ae0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	617b      	str	r3, [r7, #20]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	617b      	str	r3, [r7, #20]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	617b      	str	r3, [r7, #20]
 8006ac6:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006ac8:	68f8      	ldr	r0, [r7, #12]
 8006aca:	f000 f856 	bl	8006b7a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	2208      	movs	r2, #8
 8006ad2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	2200      	movs	r2, #0
 8006ad8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006adc:	2301      	movs	r3, #1
 8006ade:	e00f      	b.n	8006b00 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	4013      	ands	r3, r2
 8006aea:	68ba      	ldr	r2, [r7, #8]
 8006aec:	429a      	cmp	r2, r3
 8006aee:	bf0c      	ite	eq
 8006af0:	2301      	moveq	r3, #1
 8006af2:	2300      	movne	r3, #0
 8006af4:	b2db      	uxtb	r3, r3
 8006af6:	461a      	mov	r2, r3
 8006af8:	79fb      	ldrb	r3, [r7, #7]
 8006afa:	429a      	cmp	r2, r3
 8006afc:	d0b4      	beq.n	8006a68 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006afe:	2300      	movs	r3, #0
}
 8006b00:	4618      	mov	r0, r3
 8006b02:	3718      	adds	r7, #24
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bd80      	pop	{r7, pc}

08006b08 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006b08:	b480      	push	{r7}
 8006b0a:	b085      	sub	sp, #20
 8006b0c:	af00      	add	r7, sp, #0
 8006b0e:	60f8      	str	r0, [r7, #12]
 8006b10:	60b9      	str	r1, [r7, #8]
 8006b12:	4613      	mov	r3, r2
 8006b14:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	68ba      	ldr	r2, [r7, #8]
 8006b1a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	88fa      	ldrh	r2, [r7, #6]
 8006b20:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	88fa      	ldrh	r2, [r7, #6]
 8006b26:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	2200      	movs	r2, #0
 8006b2c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2222      	movs	r2, #34	@ 0x22
 8006b32:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	691b      	ldr	r3, [r3, #16]
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d007      	beq.n	8006b4e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68da      	ldr	r2, [r3, #12]
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b4c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	695a      	ldr	r2, [r3, #20]
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f042 0201 	orr.w	r2, r2, #1
 8006b5c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	68da      	ldr	r2, [r3, #12]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	f042 0220 	orr.w	r2, r2, #32
 8006b6c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006b6e:	2300      	movs	r3, #0
}
 8006b70:	4618      	mov	r0, r3
 8006b72:	3714      	adds	r7, #20
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bc80      	pop	{r7}
 8006b78:	4770      	bx	lr

08006b7a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b095      	sub	sp, #84	@ 0x54
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	330c      	adds	r3, #12
 8006b88:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006b8c:	e853 3f00 	ldrex	r3, [r3]
 8006b90:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006b94:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006b98:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	330c      	adds	r3, #12
 8006ba0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006ba2:	643a      	str	r2, [r7, #64]	@ 0x40
 8006ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ba6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8006ba8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8006baa:	e841 2300 	strex	r3, r2, [r1]
 8006bae:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006bb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1e5      	bne.n	8006b82 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	3314      	adds	r3, #20
 8006bbc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bbe:	6a3b      	ldr	r3, [r7, #32]
 8006bc0:	e853 3f00 	ldrex	r3, [r3]
 8006bc4:	61fb      	str	r3, [r7, #28]
   return(result);
 8006bc6:	69fb      	ldr	r3, [r7, #28]
 8006bc8:	f023 0301 	bic.w	r3, r3, #1
 8006bcc:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	3314      	adds	r3, #20
 8006bd4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006bd6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bda:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006bdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006bde:	e841 2300 	strex	r3, r2, [r1]
 8006be2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d1e5      	bne.n	8006bb6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006bee:	2b01      	cmp	r3, #1
 8006bf0:	d119      	bne.n	8006c26 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	330c      	adds	r3, #12
 8006bf8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	e853 3f00 	ldrex	r3, [r3]
 8006c00:	60bb      	str	r3, [r7, #8]
   return(result);
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	f023 0310 	bic.w	r3, r3, #16
 8006c08:	647b      	str	r3, [r7, #68]	@ 0x44
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	330c      	adds	r3, #12
 8006c10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006c12:	61ba      	str	r2, [r7, #24]
 8006c14:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c16:	6979      	ldr	r1, [r7, #20]
 8006c18:	69ba      	ldr	r2, [r7, #24]
 8006c1a:	e841 2300 	strex	r3, r2, [r1]
 8006c1e:	613b      	str	r3, [r7, #16]
   return(result);
 8006c20:	693b      	ldr	r3, [r7, #16]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d1e5      	bne.n	8006bf2 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2220      	movs	r2, #32
 8006c2a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006c34:	bf00      	nop
 8006c36:	3754      	adds	r7, #84	@ 0x54
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	bc80      	pop	{r7}
 8006c3c:	4770      	bx	lr

08006c3e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c3e:	b580      	push	{r7, lr}
 8006c40:	b084      	sub	sp, #16
 8006c42:	af00      	add	r7, sp, #0
 8006c44:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c4a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2200      	movs	r2, #0
 8006c50:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2200      	movs	r2, #0
 8006c56:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006c58:	68f8      	ldr	r0, [r7, #12]
 8006c5a:	f7ff fee8 	bl	8006a2e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006c5e:	bf00      	nop
 8006c60:	3710      	adds	r7, #16
 8006c62:	46bd      	mov	sp, r7
 8006c64:	bd80      	pop	{r7, pc}

08006c66 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006c66:	b480      	push	{r7}
 8006c68:	b085      	sub	sp, #20
 8006c6a:	af00      	add	r7, sp, #0
 8006c6c:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006c74:	b2db      	uxtb	r3, r3
 8006c76:	2b21      	cmp	r3, #33	@ 0x21
 8006c78:	d13e      	bne.n	8006cf8 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	689b      	ldr	r3, [r3, #8]
 8006c7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c82:	d114      	bne.n	8006cae <UART_Transmit_IT+0x48>
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	691b      	ldr	r3, [r3, #16]
 8006c88:	2b00      	cmp	r3, #0
 8006c8a:	d110      	bne.n	8006cae <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	6a1b      	ldr	r3, [r3, #32]
 8006c90:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	881b      	ldrh	r3, [r3, #0]
 8006c96:	461a      	mov	r2, r3
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006ca0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	6a1b      	ldr	r3, [r3, #32]
 8006ca6:	1c9a      	adds	r2, r3, #2
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	621a      	str	r2, [r3, #32]
 8006cac:	e008      	b.n	8006cc0 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6a1b      	ldr	r3, [r3, #32]
 8006cb2:	1c59      	adds	r1, r3, #1
 8006cb4:	687a      	ldr	r2, [r7, #4]
 8006cb6:	6211      	str	r1, [r2, #32]
 8006cb8:	781a      	ldrb	r2, [r3, #0]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006cc4:	b29b      	uxth	r3, r3
 8006cc6:	3b01      	subs	r3, #1
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	687a      	ldr	r2, [r7, #4]
 8006ccc:	4619      	mov	r1, r3
 8006cce:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d10f      	bne.n	8006cf4 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	68da      	ldr	r2, [r3, #12]
 8006cda:	687b      	ldr	r3, [r7, #4]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006ce2:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	68da      	ldr	r2, [r3, #12]
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006cf2:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006cf4:	2300      	movs	r3, #0
 8006cf6:	e000      	b.n	8006cfa <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006cf8:	2302      	movs	r3, #2
  }
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	3714      	adds	r7, #20
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bc80      	pop	{r7}
 8006d02:	4770      	bx	lr

08006d04 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006d04:	b580      	push	{r7, lr}
 8006d06:	b082      	sub	sp, #8
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	68da      	ldr	r2, [r3, #12]
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d1a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2220      	movs	r2, #32
 8006d20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f7ff fe79 	bl	8006a1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006d2a:	2300      	movs	r3, #0
}
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	3708      	adds	r7, #8
 8006d30:	46bd      	mov	sp, r7
 8006d32:	bd80      	pop	{r7, pc}

08006d34 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b08c      	sub	sp, #48	@ 0x30
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8006d42:	b2db      	uxtb	r3, r3
 8006d44:	2b22      	cmp	r3, #34	@ 0x22
 8006d46:	f040 80ae 	bne.w	8006ea6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	689b      	ldr	r3, [r3, #8]
 8006d4e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d52:	d117      	bne.n	8006d84 <UART_Receive_IT+0x50>
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	691b      	ldr	r3, [r3, #16]
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d113      	bne.n	8006d84 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006d5c:	2300      	movs	r3, #0
 8006d5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d64:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	b29b      	uxth	r3, r3
 8006d6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006d72:	b29a      	uxth	r2, r3
 8006d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d76:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d7c:	1c9a      	adds	r2, r3, #2
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d82:	e026      	b.n	8006dd2 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8006d8a:	2300      	movs	r3, #0
 8006d8c:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d96:	d007      	beq.n	8006da8 <UART_Receive_IT+0x74>
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	689b      	ldr	r3, [r3, #8]
 8006d9c:	2b00      	cmp	r3, #0
 8006d9e:	d10a      	bne.n	8006db6 <UART_Receive_IT+0x82>
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	691b      	ldr	r3, [r3, #16]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d106      	bne.n	8006db6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	685b      	ldr	r3, [r3, #4]
 8006dae:	b2da      	uxtb	r2, r3
 8006db0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006db2:	701a      	strb	r2, [r3, #0]
 8006db4:	e008      	b.n	8006dc8 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	b2db      	uxtb	r3, r3
 8006dbe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006dc2:	b2da      	uxtb	r2, r3
 8006dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dc6:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dcc:	1c5a      	adds	r2, r3, #1
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	3b01      	subs	r3, #1
 8006dda:	b29b      	uxth	r3, r3
 8006ddc:	687a      	ldr	r2, [r7, #4]
 8006dde:	4619      	mov	r1, r3
 8006de0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8006de2:	2b00      	cmp	r3, #0
 8006de4:	d15d      	bne.n	8006ea2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	68da      	ldr	r2, [r3, #12]
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	f022 0220 	bic.w	r2, r2, #32
 8006df4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	68da      	ldr	r2, [r3, #12]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e04:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	695a      	ldr	r2, [r3, #20]
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f022 0201 	bic.w	r2, r2, #1
 8006e14:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2220      	movs	r2, #32
 8006e1a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	2200      	movs	r2, #0
 8006e22:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d135      	bne.n	8006e98 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2200      	movs	r2, #0
 8006e30:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	330c      	adds	r3, #12
 8006e38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e3a:	697b      	ldr	r3, [r7, #20]
 8006e3c:	e853 3f00 	ldrex	r3, [r3]
 8006e40:	613b      	str	r3, [r7, #16]
   return(result);
 8006e42:	693b      	ldr	r3, [r7, #16]
 8006e44:	f023 0310 	bic.w	r3, r3, #16
 8006e48:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	330c      	adds	r3, #12
 8006e50:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e52:	623a      	str	r2, [r7, #32]
 8006e54:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e56:	69f9      	ldr	r1, [r7, #28]
 8006e58:	6a3a      	ldr	r2, [r7, #32]
 8006e5a:	e841 2300 	strex	r3, r2, [r1]
 8006e5e:	61bb      	str	r3, [r7, #24]
   return(result);
 8006e60:	69bb      	ldr	r3, [r7, #24]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d1e5      	bne.n	8006e32 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	681b      	ldr	r3, [r3, #0]
 8006e6c:	f003 0310 	and.w	r3, r3, #16
 8006e70:	2b10      	cmp	r3, #16
 8006e72:	d10a      	bne.n	8006e8a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006e74:	2300      	movs	r3, #0
 8006e76:	60fb      	str	r3, [r7, #12]
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	60fb      	str	r3, [r7, #12]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	685b      	ldr	r3, [r3, #4]
 8006e86:	60fb      	str	r3, [r7, #12]
 8006e88:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8006e8e:	4619      	mov	r1, r3
 8006e90:	6878      	ldr	r0, [r7, #4]
 8006e92:	f7ff fdd5 	bl	8006a40 <HAL_UARTEx_RxEventCallback>
 8006e96:	e002      	b.n	8006e9e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006e98:	6878      	ldr	r0, [r7, #4]
 8006e9a:	f7fa fd43 	bl	8001924 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	e002      	b.n	8006ea8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	e000      	b.n	8006ea8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8006ea6:	2302      	movs	r3, #2
  }
}
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	3730      	adds	r7, #48	@ 0x30
 8006eac:	46bd      	mov	sp, r7
 8006eae:	bd80      	pop	{r7, pc}

08006eb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	68da      	ldr	r2, [r3, #12]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	430a      	orrs	r2, r1
 8006ecc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	689a      	ldr	r2, [r3, #8]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	431a      	orrs	r2, r3
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	695b      	ldr	r3, [r3, #20]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	68db      	ldr	r3, [r3, #12]
 8006ee6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8006eea:	f023 030c 	bic.w	r3, r3, #12
 8006eee:	687a      	ldr	r2, [r7, #4]
 8006ef0:	6812      	ldr	r2, [r2, #0]
 8006ef2:	68b9      	ldr	r1, [r7, #8]
 8006ef4:	430b      	orrs	r3, r1
 8006ef6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	695b      	ldr	r3, [r3, #20]
 8006efe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	699a      	ldr	r2, [r3, #24]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	430a      	orrs	r2, r1
 8006f0c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a2c      	ldr	r2, [pc, #176]	@ (8006fc4 <UART_SetConfig+0x114>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d103      	bne.n	8006f20 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006f18:	f7fd fdde 	bl	8004ad8 <HAL_RCC_GetPCLK2Freq>
 8006f1c:	60f8      	str	r0, [r7, #12]
 8006f1e:	e002      	b.n	8006f26 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006f20:	f7fd fdc6 	bl	8004ab0 <HAL_RCC_GetPCLK1Freq>
 8006f24:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006f26:	68fa      	ldr	r2, [r7, #12]
 8006f28:	4613      	mov	r3, r2
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	4413      	add	r3, r2
 8006f2e:	009a      	lsls	r2, r3, #2
 8006f30:	441a      	add	r2, r3
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	685b      	ldr	r3, [r3, #4]
 8006f36:	009b      	lsls	r3, r3, #2
 8006f38:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f3c:	4a22      	ldr	r2, [pc, #136]	@ (8006fc8 <UART_SetConfig+0x118>)
 8006f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f42:	095b      	lsrs	r3, r3, #5
 8006f44:	0119      	lsls	r1, r3, #4
 8006f46:	68fa      	ldr	r2, [r7, #12]
 8006f48:	4613      	mov	r3, r2
 8006f4a:	009b      	lsls	r3, r3, #2
 8006f4c:	4413      	add	r3, r2
 8006f4e:	009a      	lsls	r2, r3, #2
 8006f50:	441a      	add	r2, r3
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	685b      	ldr	r3, [r3, #4]
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	fbb2 f2f3 	udiv	r2, r2, r3
 8006f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8006fc8 <UART_SetConfig+0x118>)
 8006f5e:	fba3 0302 	umull	r0, r3, r3, r2
 8006f62:	095b      	lsrs	r3, r3, #5
 8006f64:	2064      	movs	r0, #100	@ 0x64
 8006f66:	fb00 f303 	mul.w	r3, r0, r3
 8006f6a:	1ad3      	subs	r3, r2, r3
 8006f6c:	011b      	lsls	r3, r3, #4
 8006f6e:	3332      	adds	r3, #50	@ 0x32
 8006f70:	4a15      	ldr	r2, [pc, #84]	@ (8006fc8 <UART_SetConfig+0x118>)
 8006f72:	fba2 2303 	umull	r2, r3, r2, r3
 8006f76:	095b      	lsrs	r3, r3, #5
 8006f78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006f7c:	4419      	add	r1, r3
 8006f7e:	68fa      	ldr	r2, [r7, #12]
 8006f80:	4613      	mov	r3, r2
 8006f82:	009b      	lsls	r3, r3, #2
 8006f84:	4413      	add	r3, r2
 8006f86:	009a      	lsls	r2, r3, #2
 8006f88:	441a      	add	r2, r3
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	009b      	lsls	r3, r3, #2
 8006f90:	fbb2 f2f3 	udiv	r2, r2, r3
 8006f94:	4b0c      	ldr	r3, [pc, #48]	@ (8006fc8 <UART_SetConfig+0x118>)
 8006f96:	fba3 0302 	umull	r0, r3, r3, r2
 8006f9a:	095b      	lsrs	r3, r3, #5
 8006f9c:	2064      	movs	r0, #100	@ 0x64
 8006f9e:	fb00 f303 	mul.w	r3, r0, r3
 8006fa2:	1ad3      	subs	r3, r2, r3
 8006fa4:	011b      	lsls	r3, r3, #4
 8006fa6:	3332      	adds	r3, #50	@ 0x32
 8006fa8:	4a07      	ldr	r2, [pc, #28]	@ (8006fc8 <UART_SetConfig+0x118>)
 8006faa:	fba2 2303 	umull	r2, r3, r2, r3
 8006fae:	095b      	lsrs	r3, r3, #5
 8006fb0:	f003 020f 	and.w	r2, r3, #15
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	440a      	add	r2, r1
 8006fba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8006fbc:	bf00      	nop
 8006fbe:	3710      	adds	r7, #16
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	40013800 	.word	0x40013800
 8006fc8:	51eb851f 	.word	0x51eb851f

08006fcc <__cvt>:
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fd2:	461d      	mov	r5, r3
 8006fd4:	bfbb      	ittet	lt
 8006fd6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8006fda:	461d      	movlt	r5, r3
 8006fdc:	2300      	movge	r3, #0
 8006fde:	232d      	movlt	r3, #45	@ 0x2d
 8006fe0:	b088      	sub	sp, #32
 8006fe2:	4614      	mov	r4, r2
 8006fe4:	bfb8      	it	lt
 8006fe6:	4614      	movlt	r4, r2
 8006fe8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006fea:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006fec:	7013      	strb	r3, [r2, #0]
 8006fee:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006ff0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006ff4:	f023 0820 	bic.w	r8, r3, #32
 8006ff8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006ffc:	d005      	beq.n	800700a <__cvt+0x3e>
 8006ffe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007002:	d100      	bne.n	8007006 <__cvt+0x3a>
 8007004:	3601      	adds	r6, #1
 8007006:	2302      	movs	r3, #2
 8007008:	e000      	b.n	800700c <__cvt+0x40>
 800700a:	2303      	movs	r3, #3
 800700c:	aa07      	add	r2, sp, #28
 800700e:	9204      	str	r2, [sp, #16]
 8007010:	aa06      	add	r2, sp, #24
 8007012:	e9cd a202 	strd	sl, r2, [sp, #8]
 8007016:	e9cd 3600 	strd	r3, r6, [sp]
 800701a:	4622      	mov	r2, r4
 800701c:	462b      	mov	r3, r5
 800701e:	f000 fe6f 	bl	8007d00 <_dtoa_r>
 8007022:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007026:	4607      	mov	r7, r0
 8007028:	d119      	bne.n	800705e <__cvt+0x92>
 800702a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800702c:	07db      	lsls	r3, r3, #31
 800702e:	d50e      	bpl.n	800704e <__cvt+0x82>
 8007030:	eb00 0906 	add.w	r9, r0, r6
 8007034:	2200      	movs	r2, #0
 8007036:	2300      	movs	r3, #0
 8007038:	4620      	mov	r0, r4
 800703a:	4629      	mov	r1, r5
 800703c:	f7f9 fcb4 	bl	80009a8 <__aeabi_dcmpeq>
 8007040:	b108      	cbz	r0, 8007046 <__cvt+0x7a>
 8007042:	f8cd 901c 	str.w	r9, [sp, #28]
 8007046:	2230      	movs	r2, #48	@ 0x30
 8007048:	9b07      	ldr	r3, [sp, #28]
 800704a:	454b      	cmp	r3, r9
 800704c:	d31e      	bcc.n	800708c <__cvt+0xc0>
 800704e:	4638      	mov	r0, r7
 8007050:	9b07      	ldr	r3, [sp, #28]
 8007052:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8007054:	1bdb      	subs	r3, r3, r7
 8007056:	6013      	str	r3, [r2, #0]
 8007058:	b008      	add	sp, #32
 800705a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800705e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007062:	eb00 0906 	add.w	r9, r0, r6
 8007066:	d1e5      	bne.n	8007034 <__cvt+0x68>
 8007068:	7803      	ldrb	r3, [r0, #0]
 800706a:	2b30      	cmp	r3, #48	@ 0x30
 800706c:	d10a      	bne.n	8007084 <__cvt+0xb8>
 800706e:	2200      	movs	r2, #0
 8007070:	2300      	movs	r3, #0
 8007072:	4620      	mov	r0, r4
 8007074:	4629      	mov	r1, r5
 8007076:	f7f9 fc97 	bl	80009a8 <__aeabi_dcmpeq>
 800707a:	b918      	cbnz	r0, 8007084 <__cvt+0xb8>
 800707c:	f1c6 0601 	rsb	r6, r6, #1
 8007080:	f8ca 6000 	str.w	r6, [sl]
 8007084:	f8da 3000 	ldr.w	r3, [sl]
 8007088:	4499      	add	r9, r3
 800708a:	e7d3      	b.n	8007034 <__cvt+0x68>
 800708c:	1c59      	adds	r1, r3, #1
 800708e:	9107      	str	r1, [sp, #28]
 8007090:	701a      	strb	r2, [r3, #0]
 8007092:	e7d9      	b.n	8007048 <__cvt+0x7c>

08007094 <__exponent>:
 8007094:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007096:	2900      	cmp	r1, #0
 8007098:	bfb6      	itet	lt
 800709a:	232d      	movlt	r3, #45	@ 0x2d
 800709c:	232b      	movge	r3, #43	@ 0x2b
 800709e:	4249      	neglt	r1, r1
 80070a0:	2909      	cmp	r1, #9
 80070a2:	7002      	strb	r2, [r0, #0]
 80070a4:	7043      	strb	r3, [r0, #1]
 80070a6:	dd29      	ble.n	80070fc <__exponent+0x68>
 80070a8:	f10d 0307 	add.w	r3, sp, #7
 80070ac:	461d      	mov	r5, r3
 80070ae:	270a      	movs	r7, #10
 80070b0:	fbb1 f6f7 	udiv	r6, r1, r7
 80070b4:	461a      	mov	r2, r3
 80070b6:	fb07 1416 	mls	r4, r7, r6, r1
 80070ba:	3430      	adds	r4, #48	@ 0x30
 80070bc:	f802 4c01 	strb.w	r4, [r2, #-1]
 80070c0:	460c      	mov	r4, r1
 80070c2:	2c63      	cmp	r4, #99	@ 0x63
 80070c4:	4631      	mov	r1, r6
 80070c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80070ca:	dcf1      	bgt.n	80070b0 <__exponent+0x1c>
 80070cc:	3130      	adds	r1, #48	@ 0x30
 80070ce:	1e94      	subs	r4, r2, #2
 80070d0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80070d4:	4623      	mov	r3, r4
 80070d6:	1c41      	adds	r1, r0, #1
 80070d8:	42ab      	cmp	r3, r5
 80070da:	d30a      	bcc.n	80070f2 <__exponent+0x5e>
 80070dc:	f10d 0309 	add.w	r3, sp, #9
 80070e0:	1a9b      	subs	r3, r3, r2
 80070e2:	42ac      	cmp	r4, r5
 80070e4:	bf88      	it	hi
 80070e6:	2300      	movhi	r3, #0
 80070e8:	3302      	adds	r3, #2
 80070ea:	4403      	add	r3, r0
 80070ec:	1a18      	subs	r0, r3, r0
 80070ee:	b003      	add	sp, #12
 80070f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80070f2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80070f6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80070fa:	e7ed      	b.n	80070d8 <__exponent+0x44>
 80070fc:	2330      	movs	r3, #48	@ 0x30
 80070fe:	3130      	adds	r1, #48	@ 0x30
 8007100:	7083      	strb	r3, [r0, #2]
 8007102:	70c1      	strb	r1, [r0, #3]
 8007104:	1d03      	adds	r3, r0, #4
 8007106:	e7f1      	b.n	80070ec <__exponent+0x58>

08007108 <_printf_float>:
 8007108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800710c:	b091      	sub	sp, #68	@ 0x44
 800710e:	460c      	mov	r4, r1
 8007110:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8007114:	4616      	mov	r6, r2
 8007116:	461f      	mov	r7, r3
 8007118:	4605      	mov	r5, r0
 800711a:	f000 fce1 	bl	8007ae0 <_localeconv_r>
 800711e:	6803      	ldr	r3, [r0, #0]
 8007120:	4618      	mov	r0, r3
 8007122:	9308      	str	r3, [sp, #32]
 8007124:	f7f9 f814 	bl	8000150 <strlen>
 8007128:	2300      	movs	r3, #0
 800712a:	930e      	str	r3, [sp, #56]	@ 0x38
 800712c:	f8d8 3000 	ldr.w	r3, [r8]
 8007130:	9009      	str	r0, [sp, #36]	@ 0x24
 8007132:	3307      	adds	r3, #7
 8007134:	f023 0307 	bic.w	r3, r3, #7
 8007138:	f103 0208 	add.w	r2, r3, #8
 800713c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007140:	f8d4 b000 	ldr.w	fp, [r4]
 8007144:	f8c8 2000 	str.w	r2, [r8]
 8007148:	e9d3 8900 	ldrd	r8, r9, [r3]
 800714c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007150:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007152:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8007156:	f04f 32ff 	mov.w	r2, #4294967295
 800715a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800715e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007162:	4b9c      	ldr	r3, [pc, #624]	@ (80073d4 <_printf_float+0x2cc>)
 8007164:	f7f9 fc52 	bl	8000a0c <__aeabi_dcmpun>
 8007168:	bb70      	cbnz	r0, 80071c8 <_printf_float+0xc0>
 800716a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800716e:	f04f 32ff 	mov.w	r2, #4294967295
 8007172:	4b98      	ldr	r3, [pc, #608]	@ (80073d4 <_printf_float+0x2cc>)
 8007174:	f7f9 fc2c 	bl	80009d0 <__aeabi_dcmple>
 8007178:	bb30      	cbnz	r0, 80071c8 <_printf_float+0xc0>
 800717a:	2200      	movs	r2, #0
 800717c:	2300      	movs	r3, #0
 800717e:	4640      	mov	r0, r8
 8007180:	4649      	mov	r1, r9
 8007182:	f7f9 fc1b 	bl	80009bc <__aeabi_dcmplt>
 8007186:	b110      	cbz	r0, 800718e <_printf_float+0x86>
 8007188:	232d      	movs	r3, #45	@ 0x2d
 800718a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800718e:	4a92      	ldr	r2, [pc, #584]	@ (80073d8 <_printf_float+0x2d0>)
 8007190:	4b92      	ldr	r3, [pc, #584]	@ (80073dc <_printf_float+0x2d4>)
 8007192:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007196:	bf94      	ite	ls
 8007198:	4690      	movls	r8, r2
 800719a:	4698      	movhi	r8, r3
 800719c:	2303      	movs	r3, #3
 800719e:	f04f 0900 	mov.w	r9, #0
 80071a2:	6123      	str	r3, [r4, #16]
 80071a4:	f02b 0304 	bic.w	r3, fp, #4
 80071a8:	6023      	str	r3, [r4, #0]
 80071aa:	4633      	mov	r3, r6
 80071ac:	4621      	mov	r1, r4
 80071ae:	4628      	mov	r0, r5
 80071b0:	9700      	str	r7, [sp, #0]
 80071b2:	aa0f      	add	r2, sp, #60	@ 0x3c
 80071b4:	f000 f9d4 	bl	8007560 <_printf_common>
 80071b8:	3001      	adds	r0, #1
 80071ba:	f040 8090 	bne.w	80072de <_printf_float+0x1d6>
 80071be:	f04f 30ff 	mov.w	r0, #4294967295
 80071c2:	b011      	add	sp, #68	@ 0x44
 80071c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071c8:	4642      	mov	r2, r8
 80071ca:	464b      	mov	r3, r9
 80071cc:	4640      	mov	r0, r8
 80071ce:	4649      	mov	r1, r9
 80071d0:	f7f9 fc1c 	bl	8000a0c <__aeabi_dcmpun>
 80071d4:	b148      	cbz	r0, 80071ea <_printf_float+0xe2>
 80071d6:	464b      	mov	r3, r9
 80071d8:	2b00      	cmp	r3, #0
 80071da:	bfb8      	it	lt
 80071dc:	232d      	movlt	r3, #45	@ 0x2d
 80071de:	4a80      	ldr	r2, [pc, #512]	@ (80073e0 <_printf_float+0x2d8>)
 80071e0:	bfb8      	it	lt
 80071e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80071e6:	4b7f      	ldr	r3, [pc, #508]	@ (80073e4 <_printf_float+0x2dc>)
 80071e8:	e7d3      	b.n	8007192 <_printf_float+0x8a>
 80071ea:	6863      	ldr	r3, [r4, #4]
 80071ec:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80071f0:	1c5a      	adds	r2, r3, #1
 80071f2:	d13f      	bne.n	8007274 <_printf_float+0x16c>
 80071f4:	2306      	movs	r3, #6
 80071f6:	6063      	str	r3, [r4, #4]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80071fe:	6023      	str	r3, [r4, #0]
 8007200:	9206      	str	r2, [sp, #24]
 8007202:	aa0e      	add	r2, sp, #56	@ 0x38
 8007204:	e9cd a204 	strd	sl, r2, [sp, #16]
 8007208:	aa0d      	add	r2, sp, #52	@ 0x34
 800720a:	9203      	str	r2, [sp, #12]
 800720c:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8007210:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8007214:	6863      	ldr	r3, [r4, #4]
 8007216:	4642      	mov	r2, r8
 8007218:	9300      	str	r3, [sp, #0]
 800721a:	4628      	mov	r0, r5
 800721c:	464b      	mov	r3, r9
 800721e:	910a      	str	r1, [sp, #40]	@ 0x28
 8007220:	f7ff fed4 	bl	8006fcc <__cvt>
 8007224:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007226:	4680      	mov	r8, r0
 8007228:	2947      	cmp	r1, #71	@ 0x47
 800722a:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800722c:	d128      	bne.n	8007280 <_printf_float+0x178>
 800722e:	1cc8      	adds	r0, r1, #3
 8007230:	db02      	blt.n	8007238 <_printf_float+0x130>
 8007232:	6863      	ldr	r3, [r4, #4]
 8007234:	4299      	cmp	r1, r3
 8007236:	dd40      	ble.n	80072ba <_printf_float+0x1b2>
 8007238:	f1aa 0a02 	sub.w	sl, sl, #2
 800723c:	fa5f fa8a 	uxtb.w	sl, sl
 8007240:	4652      	mov	r2, sl
 8007242:	3901      	subs	r1, #1
 8007244:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8007248:	910d      	str	r1, [sp, #52]	@ 0x34
 800724a:	f7ff ff23 	bl	8007094 <__exponent>
 800724e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007250:	4681      	mov	r9, r0
 8007252:	1813      	adds	r3, r2, r0
 8007254:	2a01      	cmp	r2, #1
 8007256:	6123      	str	r3, [r4, #16]
 8007258:	dc02      	bgt.n	8007260 <_printf_float+0x158>
 800725a:	6822      	ldr	r2, [r4, #0]
 800725c:	07d2      	lsls	r2, r2, #31
 800725e:	d501      	bpl.n	8007264 <_printf_float+0x15c>
 8007260:	3301      	adds	r3, #1
 8007262:	6123      	str	r3, [r4, #16]
 8007264:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8007268:	2b00      	cmp	r3, #0
 800726a:	d09e      	beq.n	80071aa <_printf_float+0xa2>
 800726c:	232d      	movs	r3, #45	@ 0x2d
 800726e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007272:	e79a      	b.n	80071aa <_printf_float+0xa2>
 8007274:	2947      	cmp	r1, #71	@ 0x47
 8007276:	d1bf      	bne.n	80071f8 <_printf_float+0xf0>
 8007278:	2b00      	cmp	r3, #0
 800727a:	d1bd      	bne.n	80071f8 <_printf_float+0xf0>
 800727c:	2301      	movs	r3, #1
 800727e:	e7ba      	b.n	80071f6 <_printf_float+0xee>
 8007280:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007284:	d9dc      	bls.n	8007240 <_printf_float+0x138>
 8007286:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800728a:	d118      	bne.n	80072be <_printf_float+0x1b6>
 800728c:	2900      	cmp	r1, #0
 800728e:	6863      	ldr	r3, [r4, #4]
 8007290:	dd0b      	ble.n	80072aa <_printf_float+0x1a2>
 8007292:	6121      	str	r1, [r4, #16]
 8007294:	b913      	cbnz	r3, 800729c <_printf_float+0x194>
 8007296:	6822      	ldr	r2, [r4, #0]
 8007298:	07d0      	lsls	r0, r2, #31
 800729a:	d502      	bpl.n	80072a2 <_printf_float+0x19a>
 800729c:	3301      	adds	r3, #1
 800729e:	440b      	add	r3, r1
 80072a0:	6123      	str	r3, [r4, #16]
 80072a2:	f04f 0900 	mov.w	r9, #0
 80072a6:	65a1      	str	r1, [r4, #88]	@ 0x58
 80072a8:	e7dc      	b.n	8007264 <_printf_float+0x15c>
 80072aa:	b913      	cbnz	r3, 80072b2 <_printf_float+0x1aa>
 80072ac:	6822      	ldr	r2, [r4, #0]
 80072ae:	07d2      	lsls	r2, r2, #31
 80072b0:	d501      	bpl.n	80072b6 <_printf_float+0x1ae>
 80072b2:	3302      	adds	r3, #2
 80072b4:	e7f4      	b.n	80072a0 <_printf_float+0x198>
 80072b6:	2301      	movs	r3, #1
 80072b8:	e7f2      	b.n	80072a0 <_printf_float+0x198>
 80072ba:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80072be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80072c0:	4299      	cmp	r1, r3
 80072c2:	db05      	blt.n	80072d0 <_printf_float+0x1c8>
 80072c4:	6823      	ldr	r3, [r4, #0]
 80072c6:	6121      	str	r1, [r4, #16]
 80072c8:	07d8      	lsls	r0, r3, #31
 80072ca:	d5ea      	bpl.n	80072a2 <_printf_float+0x19a>
 80072cc:	1c4b      	adds	r3, r1, #1
 80072ce:	e7e7      	b.n	80072a0 <_printf_float+0x198>
 80072d0:	2900      	cmp	r1, #0
 80072d2:	bfcc      	ite	gt
 80072d4:	2201      	movgt	r2, #1
 80072d6:	f1c1 0202 	rsble	r2, r1, #2
 80072da:	4413      	add	r3, r2
 80072dc:	e7e0      	b.n	80072a0 <_printf_float+0x198>
 80072de:	6823      	ldr	r3, [r4, #0]
 80072e0:	055a      	lsls	r2, r3, #21
 80072e2:	d407      	bmi.n	80072f4 <_printf_float+0x1ec>
 80072e4:	6923      	ldr	r3, [r4, #16]
 80072e6:	4642      	mov	r2, r8
 80072e8:	4631      	mov	r1, r6
 80072ea:	4628      	mov	r0, r5
 80072ec:	47b8      	blx	r7
 80072ee:	3001      	adds	r0, #1
 80072f0:	d12b      	bne.n	800734a <_printf_float+0x242>
 80072f2:	e764      	b.n	80071be <_printf_float+0xb6>
 80072f4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80072f8:	f240 80dc 	bls.w	80074b4 <_printf_float+0x3ac>
 80072fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007300:	2200      	movs	r2, #0
 8007302:	2300      	movs	r3, #0
 8007304:	f7f9 fb50 	bl	80009a8 <__aeabi_dcmpeq>
 8007308:	2800      	cmp	r0, #0
 800730a:	d033      	beq.n	8007374 <_printf_float+0x26c>
 800730c:	2301      	movs	r3, #1
 800730e:	4631      	mov	r1, r6
 8007310:	4628      	mov	r0, r5
 8007312:	4a35      	ldr	r2, [pc, #212]	@ (80073e8 <_printf_float+0x2e0>)
 8007314:	47b8      	blx	r7
 8007316:	3001      	adds	r0, #1
 8007318:	f43f af51 	beq.w	80071be <_printf_float+0xb6>
 800731c:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8007320:	4543      	cmp	r3, r8
 8007322:	db02      	blt.n	800732a <_printf_float+0x222>
 8007324:	6823      	ldr	r3, [r4, #0]
 8007326:	07d8      	lsls	r0, r3, #31
 8007328:	d50f      	bpl.n	800734a <_printf_float+0x242>
 800732a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800732e:	4631      	mov	r1, r6
 8007330:	4628      	mov	r0, r5
 8007332:	47b8      	blx	r7
 8007334:	3001      	adds	r0, #1
 8007336:	f43f af42 	beq.w	80071be <_printf_float+0xb6>
 800733a:	f04f 0900 	mov.w	r9, #0
 800733e:	f108 38ff 	add.w	r8, r8, #4294967295
 8007342:	f104 0a1a 	add.w	sl, r4, #26
 8007346:	45c8      	cmp	r8, r9
 8007348:	dc09      	bgt.n	800735e <_printf_float+0x256>
 800734a:	6823      	ldr	r3, [r4, #0]
 800734c:	079b      	lsls	r3, r3, #30
 800734e:	f100 8102 	bmi.w	8007556 <_printf_float+0x44e>
 8007352:	68e0      	ldr	r0, [r4, #12]
 8007354:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007356:	4298      	cmp	r0, r3
 8007358:	bfb8      	it	lt
 800735a:	4618      	movlt	r0, r3
 800735c:	e731      	b.n	80071c2 <_printf_float+0xba>
 800735e:	2301      	movs	r3, #1
 8007360:	4652      	mov	r2, sl
 8007362:	4631      	mov	r1, r6
 8007364:	4628      	mov	r0, r5
 8007366:	47b8      	blx	r7
 8007368:	3001      	adds	r0, #1
 800736a:	f43f af28 	beq.w	80071be <_printf_float+0xb6>
 800736e:	f109 0901 	add.w	r9, r9, #1
 8007372:	e7e8      	b.n	8007346 <_printf_float+0x23e>
 8007374:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007376:	2b00      	cmp	r3, #0
 8007378:	dc38      	bgt.n	80073ec <_printf_float+0x2e4>
 800737a:	2301      	movs	r3, #1
 800737c:	4631      	mov	r1, r6
 800737e:	4628      	mov	r0, r5
 8007380:	4a19      	ldr	r2, [pc, #100]	@ (80073e8 <_printf_float+0x2e0>)
 8007382:	47b8      	blx	r7
 8007384:	3001      	adds	r0, #1
 8007386:	f43f af1a 	beq.w	80071be <_printf_float+0xb6>
 800738a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800738e:	ea59 0303 	orrs.w	r3, r9, r3
 8007392:	d102      	bne.n	800739a <_printf_float+0x292>
 8007394:	6823      	ldr	r3, [r4, #0]
 8007396:	07d9      	lsls	r1, r3, #31
 8007398:	d5d7      	bpl.n	800734a <_printf_float+0x242>
 800739a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800739e:	4631      	mov	r1, r6
 80073a0:	4628      	mov	r0, r5
 80073a2:	47b8      	blx	r7
 80073a4:	3001      	adds	r0, #1
 80073a6:	f43f af0a 	beq.w	80071be <_printf_float+0xb6>
 80073aa:	f04f 0a00 	mov.w	sl, #0
 80073ae:	f104 0b1a 	add.w	fp, r4, #26
 80073b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073b4:	425b      	negs	r3, r3
 80073b6:	4553      	cmp	r3, sl
 80073b8:	dc01      	bgt.n	80073be <_printf_float+0x2b6>
 80073ba:	464b      	mov	r3, r9
 80073bc:	e793      	b.n	80072e6 <_printf_float+0x1de>
 80073be:	2301      	movs	r3, #1
 80073c0:	465a      	mov	r2, fp
 80073c2:	4631      	mov	r1, r6
 80073c4:	4628      	mov	r0, r5
 80073c6:	47b8      	blx	r7
 80073c8:	3001      	adds	r0, #1
 80073ca:	f43f aef8 	beq.w	80071be <_printf_float+0xb6>
 80073ce:	f10a 0a01 	add.w	sl, sl, #1
 80073d2:	e7ee      	b.n	80073b2 <_printf_float+0x2aa>
 80073d4:	7fefffff 	.word	0x7fefffff
 80073d8:	0800f046 	.word	0x0800f046
 80073dc:	0800f04a 	.word	0x0800f04a
 80073e0:	0800f04e 	.word	0x0800f04e
 80073e4:	0800f052 	.word	0x0800f052
 80073e8:	0800f056 	.word	0x0800f056
 80073ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80073ee:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80073f2:	4553      	cmp	r3, sl
 80073f4:	bfa8      	it	ge
 80073f6:	4653      	movge	r3, sl
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	4699      	mov	r9, r3
 80073fc:	dc36      	bgt.n	800746c <_printf_float+0x364>
 80073fe:	f04f 0b00 	mov.w	fp, #0
 8007402:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007406:	f104 021a 	add.w	r2, r4, #26
 800740a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800740c:	930a      	str	r3, [sp, #40]	@ 0x28
 800740e:	eba3 0309 	sub.w	r3, r3, r9
 8007412:	455b      	cmp	r3, fp
 8007414:	dc31      	bgt.n	800747a <_printf_float+0x372>
 8007416:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007418:	459a      	cmp	sl, r3
 800741a:	dc3a      	bgt.n	8007492 <_printf_float+0x38a>
 800741c:	6823      	ldr	r3, [r4, #0]
 800741e:	07da      	lsls	r2, r3, #31
 8007420:	d437      	bmi.n	8007492 <_printf_float+0x38a>
 8007422:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007424:	ebaa 0903 	sub.w	r9, sl, r3
 8007428:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800742a:	ebaa 0303 	sub.w	r3, sl, r3
 800742e:	4599      	cmp	r9, r3
 8007430:	bfa8      	it	ge
 8007432:	4699      	movge	r9, r3
 8007434:	f1b9 0f00 	cmp.w	r9, #0
 8007438:	dc33      	bgt.n	80074a2 <_printf_float+0x39a>
 800743a:	f04f 0800 	mov.w	r8, #0
 800743e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007442:	f104 0b1a 	add.w	fp, r4, #26
 8007446:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007448:	ebaa 0303 	sub.w	r3, sl, r3
 800744c:	eba3 0309 	sub.w	r3, r3, r9
 8007450:	4543      	cmp	r3, r8
 8007452:	f77f af7a 	ble.w	800734a <_printf_float+0x242>
 8007456:	2301      	movs	r3, #1
 8007458:	465a      	mov	r2, fp
 800745a:	4631      	mov	r1, r6
 800745c:	4628      	mov	r0, r5
 800745e:	47b8      	blx	r7
 8007460:	3001      	adds	r0, #1
 8007462:	f43f aeac 	beq.w	80071be <_printf_float+0xb6>
 8007466:	f108 0801 	add.w	r8, r8, #1
 800746a:	e7ec      	b.n	8007446 <_printf_float+0x33e>
 800746c:	4642      	mov	r2, r8
 800746e:	4631      	mov	r1, r6
 8007470:	4628      	mov	r0, r5
 8007472:	47b8      	blx	r7
 8007474:	3001      	adds	r0, #1
 8007476:	d1c2      	bne.n	80073fe <_printf_float+0x2f6>
 8007478:	e6a1      	b.n	80071be <_printf_float+0xb6>
 800747a:	2301      	movs	r3, #1
 800747c:	4631      	mov	r1, r6
 800747e:	4628      	mov	r0, r5
 8007480:	920a      	str	r2, [sp, #40]	@ 0x28
 8007482:	47b8      	blx	r7
 8007484:	3001      	adds	r0, #1
 8007486:	f43f ae9a 	beq.w	80071be <_printf_float+0xb6>
 800748a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800748c:	f10b 0b01 	add.w	fp, fp, #1
 8007490:	e7bb      	b.n	800740a <_printf_float+0x302>
 8007492:	4631      	mov	r1, r6
 8007494:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8007498:	4628      	mov	r0, r5
 800749a:	47b8      	blx	r7
 800749c:	3001      	adds	r0, #1
 800749e:	d1c0      	bne.n	8007422 <_printf_float+0x31a>
 80074a0:	e68d      	b.n	80071be <_printf_float+0xb6>
 80074a2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80074a4:	464b      	mov	r3, r9
 80074a6:	4631      	mov	r1, r6
 80074a8:	4628      	mov	r0, r5
 80074aa:	4442      	add	r2, r8
 80074ac:	47b8      	blx	r7
 80074ae:	3001      	adds	r0, #1
 80074b0:	d1c3      	bne.n	800743a <_printf_float+0x332>
 80074b2:	e684      	b.n	80071be <_printf_float+0xb6>
 80074b4:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80074b8:	f1ba 0f01 	cmp.w	sl, #1
 80074bc:	dc01      	bgt.n	80074c2 <_printf_float+0x3ba>
 80074be:	07db      	lsls	r3, r3, #31
 80074c0:	d536      	bpl.n	8007530 <_printf_float+0x428>
 80074c2:	2301      	movs	r3, #1
 80074c4:	4642      	mov	r2, r8
 80074c6:	4631      	mov	r1, r6
 80074c8:	4628      	mov	r0, r5
 80074ca:	47b8      	blx	r7
 80074cc:	3001      	adds	r0, #1
 80074ce:	f43f ae76 	beq.w	80071be <_printf_float+0xb6>
 80074d2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80074d6:	4631      	mov	r1, r6
 80074d8:	4628      	mov	r0, r5
 80074da:	47b8      	blx	r7
 80074dc:	3001      	adds	r0, #1
 80074de:	f43f ae6e 	beq.w	80071be <_printf_float+0xb6>
 80074e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80074e6:	2200      	movs	r2, #0
 80074e8:	2300      	movs	r3, #0
 80074ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80074ee:	f7f9 fa5b 	bl	80009a8 <__aeabi_dcmpeq>
 80074f2:	b9c0      	cbnz	r0, 8007526 <_printf_float+0x41e>
 80074f4:	4653      	mov	r3, sl
 80074f6:	f108 0201 	add.w	r2, r8, #1
 80074fa:	4631      	mov	r1, r6
 80074fc:	4628      	mov	r0, r5
 80074fe:	47b8      	blx	r7
 8007500:	3001      	adds	r0, #1
 8007502:	d10c      	bne.n	800751e <_printf_float+0x416>
 8007504:	e65b      	b.n	80071be <_printf_float+0xb6>
 8007506:	2301      	movs	r3, #1
 8007508:	465a      	mov	r2, fp
 800750a:	4631      	mov	r1, r6
 800750c:	4628      	mov	r0, r5
 800750e:	47b8      	blx	r7
 8007510:	3001      	adds	r0, #1
 8007512:	f43f ae54 	beq.w	80071be <_printf_float+0xb6>
 8007516:	f108 0801 	add.w	r8, r8, #1
 800751a:	45d0      	cmp	r8, sl
 800751c:	dbf3      	blt.n	8007506 <_printf_float+0x3fe>
 800751e:	464b      	mov	r3, r9
 8007520:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007524:	e6e0      	b.n	80072e8 <_printf_float+0x1e0>
 8007526:	f04f 0800 	mov.w	r8, #0
 800752a:	f104 0b1a 	add.w	fp, r4, #26
 800752e:	e7f4      	b.n	800751a <_printf_float+0x412>
 8007530:	2301      	movs	r3, #1
 8007532:	4642      	mov	r2, r8
 8007534:	e7e1      	b.n	80074fa <_printf_float+0x3f2>
 8007536:	2301      	movs	r3, #1
 8007538:	464a      	mov	r2, r9
 800753a:	4631      	mov	r1, r6
 800753c:	4628      	mov	r0, r5
 800753e:	47b8      	blx	r7
 8007540:	3001      	adds	r0, #1
 8007542:	f43f ae3c 	beq.w	80071be <_printf_float+0xb6>
 8007546:	f108 0801 	add.w	r8, r8, #1
 800754a:	68e3      	ldr	r3, [r4, #12]
 800754c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800754e:	1a5b      	subs	r3, r3, r1
 8007550:	4543      	cmp	r3, r8
 8007552:	dcf0      	bgt.n	8007536 <_printf_float+0x42e>
 8007554:	e6fd      	b.n	8007352 <_printf_float+0x24a>
 8007556:	f04f 0800 	mov.w	r8, #0
 800755a:	f104 0919 	add.w	r9, r4, #25
 800755e:	e7f4      	b.n	800754a <_printf_float+0x442>

08007560 <_printf_common>:
 8007560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007564:	4616      	mov	r6, r2
 8007566:	4698      	mov	r8, r3
 8007568:	688a      	ldr	r2, [r1, #8]
 800756a:	690b      	ldr	r3, [r1, #16]
 800756c:	4607      	mov	r7, r0
 800756e:	4293      	cmp	r3, r2
 8007570:	bfb8      	it	lt
 8007572:	4613      	movlt	r3, r2
 8007574:	6033      	str	r3, [r6, #0]
 8007576:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800757a:	460c      	mov	r4, r1
 800757c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007580:	b10a      	cbz	r2, 8007586 <_printf_common+0x26>
 8007582:	3301      	adds	r3, #1
 8007584:	6033      	str	r3, [r6, #0]
 8007586:	6823      	ldr	r3, [r4, #0]
 8007588:	0699      	lsls	r1, r3, #26
 800758a:	bf42      	ittt	mi
 800758c:	6833      	ldrmi	r3, [r6, #0]
 800758e:	3302      	addmi	r3, #2
 8007590:	6033      	strmi	r3, [r6, #0]
 8007592:	6825      	ldr	r5, [r4, #0]
 8007594:	f015 0506 	ands.w	r5, r5, #6
 8007598:	d106      	bne.n	80075a8 <_printf_common+0x48>
 800759a:	f104 0a19 	add.w	sl, r4, #25
 800759e:	68e3      	ldr	r3, [r4, #12]
 80075a0:	6832      	ldr	r2, [r6, #0]
 80075a2:	1a9b      	subs	r3, r3, r2
 80075a4:	42ab      	cmp	r3, r5
 80075a6:	dc2b      	bgt.n	8007600 <_printf_common+0xa0>
 80075a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80075ac:	6822      	ldr	r2, [r4, #0]
 80075ae:	3b00      	subs	r3, #0
 80075b0:	bf18      	it	ne
 80075b2:	2301      	movne	r3, #1
 80075b4:	0692      	lsls	r2, r2, #26
 80075b6:	d430      	bmi.n	800761a <_printf_common+0xba>
 80075b8:	4641      	mov	r1, r8
 80075ba:	4638      	mov	r0, r7
 80075bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80075c0:	47c8      	blx	r9
 80075c2:	3001      	adds	r0, #1
 80075c4:	d023      	beq.n	800760e <_printf_common+0xae>
 80075c6:	6823      	ldr	r3, [r4, #0]
 80075c8:	6922      	ldr	r2, [r4, #16]
 80075ca:	f003 0306 	and.w	r3, r3, #6
 80075ce:	2b04      	cmp	r3, #4
 80075d0:	bf14      	ite	ne
 80075d2:	2500      	movne	r5, #0
 80075d4:	6833      	ldreq	r3, [r6, #0]
 80075d6:	f04f 0600 	mov.w	r6, #0
 80075da:	bf08      	it	eq
 80075dc:	68e5      	ldreq	r5, [r4, #12]
 80075de:	f104 041a 	add.w	r4, r4, #26
 80075e2:	bf08      	it	eq
 80075e4:	1aed      	subeq	r5, r5, r3
 80075e6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80075ea:	bf08      	it	eq
 80075ec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80075f0:	4293      	cmp	r3, r2
 80075f2:	bfc4      	itt	gt
 80075f4:	1a9b      	subgt	r3, r3, r2
 80075f6:	18ed      	addgt	r5, r5, r3
 80075f8:	42b5      	cmp	r5, r6
 80075fa:	d11a      	bne.n	8007632 <_printf_common+0xd2>
 80075fc:	2000      	movs	r0, #0
 80075fe:	e008      	b.n	8007612 <_printf_common+0xb2>
 8007600:	2301      	movs	r3, #1
 8007602:	4652      	mov	r2, sl
 8007604:	4641      	mov	r1, r8
 8007606:	4638      	mov	r0, r7
 8007608:	47c8      	blx	r9
 800760a:	3001      	adds	r0, #1
 800760c:	d103      	bne.n	8007616 <_printf_common+0xb6>
 800760e:	f04f 30ff 	mov.w	r0, #4294967295
 8007612:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007616:	3501      	adds	r5, #1
 8007618:	e7c1      	b.n	800759e <_printf_common+0x3e>
 800761a:	2030      	movs	r0, #48	@ 0x30
 800761c:	18e1      	adds	r1, r4, r3
 800761e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8007622:	1c5a      	adds	r2, r3, #1
 8007624:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007628:	4422      	add	r2, r4
 800762a:	3302      	adds	r3, #2
 800762c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007630:	e7c2      	b.n	80075b8 <_printf_common+0x58>
 8007632:	2301      	movs	r3, #1
 8007634:	4622      	mov	r2, r4
 8007636:	4641      	mov	r1, r8
 8007638:	4638      	mov	r0, r7
 800763a:	47c8      	blx	r9
 800763c:	3001      	adds	r0, #1
 800763e:	d0e6      	beq.n	800760e <_printf_common+0xae>
 8007640:	3601      	adds	r6, #1
 8007642:	e7d9      	b.n	80075f8 <_printf_common+0x98>

08007644 <_printf_i>:
 8007644:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007648:	7e0f      	ldrb	r7, [r1, #24]
 800764a:	4691      	mov	r9, r2
 800764c:	2f78      	cmp	r7, #120	@ 0x78
 800764e:	4680      	mov	r8, r0
 8007650:	460c      	mov	r4, r1
 8007652:	469a      	mov	sl, r3
 8007654:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007656:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800765a:	d807      	bhi.n	800766c <_printf_i+0x28>
 800765c:	2f62      	cmp	r7, #98	@ 0x62
 800765e:	d80a      	bhi.n	8007676 <_printf_i+0x32>
 8007660:	2f00      	cmp	r7, #0
 8007662:	f000 80d3 	beq.w	800780c <_printf_i+0x1c8>
 8007666:	2f58      	cmp	r7, #88	@ 0x58
 8007668:	f000 80ba 	beq.w	80077e0 <_printf_i+0x19c>
 800766c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007670:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007674:	e03a      	b.n	80076ec <_printf_i+0xa8>
 8007676:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800767a:	2b15      	cmp	r3, #21
 800767c:	d8f6      	bhi.n	800766c <_printf_i+0x28>
 800767e:	a101      	add	r1, pc, #4	@ (adr r1, 8007684 <_printf_i+0x40>)
 8007680:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007684:	080076dd 	.word	0x080076dd
 8007688:	080076f1 	.word	0x080076f1
 800768c:	0800766d 	.word	0x0800766d
 8007690:	0800766d 	.word	0x0800766d
 8007694:	0800766d 	.word	0x0800766d
 8007698:	0800766d 	.word	0x0800766d
 800769c:	080076f1 	.word	0x080076f1
 80076a0:	0800766d 	.word	0x0800766d
 80076a4:	0800766d 	.word	0x0800766d
 80076a8:	0800766d 	.word	0x0800766d
 80076ac:	0800766d 	.word	0x0800766d
 80076b0:	080077f3 	.word	0x080077f3
 80076b4:	0800771b 	.word	0x0800771b
 80076b8:	080077ad 	.word	0x080077ad
 80076bc:	0800766d 	.word	0x0800766d
 80076c0:	0800766d 	.word	0x0800766d
 80076c4:	08007815 	.word	0x08007815
 80076c8:	0800766d 	.word	0x0800766d
 80076cc:	0800771b 	.word	0x0800771b
 80076d0:	0800766d 	.word	0x0800766d
 80076d4:	0800766d 	.word	0x0800766d
 80076d8:	080077b5 	.word	0x080077b5
 80076dc:	6833      	ldr	r3, [r6, #0]
 80076de:	1d1a      	adds	r2, r3, #4
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	6032      	str	r2, [r6, #0]
 80076e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80076ec:	2301      	movs	r3, #1
 80076ee:	e09e      	b.n	800782e <_printf_i+0x1ea>
 80076f0:	6833      	ldr	r3, [r6, #0]
 80076f2:	6820      	ldr	r0, [r4, #0]
 80076f4:	1d19      	adds	r1, r3, #4
 80076f6:	6031      	str	r1, [r6, #0]
 80076f8:	0606      	lsls	r6, r0, #24
 80076fa:	d501      	bpl.n	8007700 <_printf_i+0xbc>
 80076fc:	681d      	ldr	r5, [r3, #0]
 80076fe:	e003      	b.n	8007708 <_printf_i+0xc4>
 8007700:	0645      	lsls	r5, r0, #25
 8007702:	d5fb      	bpl.n	80076fc <_printf_i+0xb8>
 8007704:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007708:	2d00      	cmp	r5, #0
 800770a:	da03      	bge.n	8007714 <_printf_i+0xd0>
 800770c:	232d      	movs	r3, #45	@ 0x2d
 800770e:	426d      	negs	r5, r5
 8007710:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007714:	230a      	movs	r3, #10
 8007716:	4859      	ldr	r0, [pc, #356]	@ (800787c <_printf_i+0x238>)
 8007718:	e011      	b.n	800773e <_printf_i+0xfa>
 800771a:	6821      	ldr	r1, [r4, #0]
 800771c:	6833      	ldr	r3, [r6, #0]
 800771e:	0608      	lsls	r0, r1, #24
 8007720:	f853 5b04 	ldr.w	r5, [r3], #4
 8007724:	d402      	bmi.n	800772c <_printf_i+0xe8>
 8007726:	0649      	lsls	r1, r1, #25
 8007728:	bf48      	it	mi
 800772a:	b2ad      	uxthmi	r5, r5
 800772c:	2f6f      	cmp	r7, #111	@ 0x6f
 800772e:	6033      	str	r3, [r6, #0]
 8007730:	bf14      	ite	ne
 8007732:	230a      	movne	r3, #10
 8007734:	2308      	moveq	r3, #8
 8007736:	4851      	ldr	r0, [pc, #324]	@ (800787c <_printf_i+0x238>)
 8007738:	2100      	movs	r1, #0
 800773a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800773e:	6866      	ldr	r6, [r4, #4]
 8007740:	2e00      	cmp	r6, #0
 8007742:	bfa8      	it	ge
 8007744:	6821      	ldrge	r1, [r4, #0]
 8007746:	60a6      	str	r6, [r4, #8]
 8007748:	bfa4      	itt	ge
 800774a:	f021 0104 	bicge.w	r1, r1, #4
 800774e:	6021      	strge	r1, [r4, #0]
 8007750:	b90d      	cbnz	r5, 8007756 <_printf_i+0x112>
 8007752:	2e00      	cmp	r6, #0
 8007754:	d04b      	beq.n	80077ee <_printf_i+0x1aa>
 8007756:	4616      	mov	r6, r2
 8007758:	fbb5 f1f3 	udiv	r1, r5, r3
 800775c:	fb03 5711 	mls	r7, r3, r1, r5
 8007760:	5dc7      	ldrb	r7, [r0, r7]
 8007762:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007766:	462f      	mov	r7, r5
 8007768:	42bb      	cmp	r3, r7
 800776a:	460d      	mov	r5, r1
 800776c:	d9f4      	bls.n	8007758 <_printf_i+0x114>
 800776e:	2b08      	cmp	r3, #8
 8007770:	d10b      	bne.n	800778a <_printf_i+0x146>
 8007772:	6823      	ldr	r3, [r4, #0]
 8007774:	07df      	lsls	r7, r3, #31
 8007776:	d508      	bpl.n	800778a <_printf_i+0x146>
 8007778:	6923      	ldr	r3, [r4, #16]
 800777a:	6861      	ldr	r1, [r4, #4]
 800777c:	4299      	cmp	r1, r3
 800777e:	bfde      	ittt	le
 8007780:	2330      	movle	r3, #48	@ 0x30
 8007782:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007786:	f106 36ff 	addle.w	r6, r6, #4294967295
 800778a:	1b92      	subs	r2, r2, r6
 800778c:	6122      	str	r2, [r4, #16]
 800778e:	464b      	mov	r3, r9
 8007790:	4621      	mov	r1, r4
 8007792:	4640      	mov	r0, r8
 8007794:	f8cd a000 	str.w	sl, [sp]
 8007798:	aa03      	add	r2, sp, #12
 800779a:	f7ff fee1 	bl	8007560 <_printf_common>
 800779e:	3001      	adds	r0, #1
 80077a0:	d14a      	bne.n	8007838 <_printf_i+0x1f4>
 80077a2:	f04f 30ff 	mov.w	r0, #4294967295
 80077a6:	b004      	add	sp, #16
 80077a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ac:	6823      	ldr	r3, [r4, #0]
 80077ae:	f043 0320 	orr.w	r3, r3, #32
 80077b2:	6023      	str	r3, [r4, #0]
 80077b4:	2778      	movs	r7, #120	@ 0x78
 80077b6:	4832      	ldr	r0, [pc, #200]	@ (8007880 <_printf_i+0x23c>)
 80077b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80077bc:	6823      	ldr	r3, [r4, #0]
 80077be:	6831      	ldr	r1, [r6, #0]
 80077c0:	061f      	lsls	r7, r3, #24
 80077c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80077c6:	d402      	bmi.n	80077ce <_printf_i+0x18a>
 80077c8:	065f      	lsls	r7, r3, #25
 80077ca:	bf48      	it	mi
 80077cc:	b2ad      	uxthmi	r5, r5
 80077ce:	6031      	str	r1, [r6, #0]
 80077d0:	07d9      	lsls	r1, r3, #31
 80077d2:	bf44      	itt	mi
 80077d4:	f043 0320 	orrmi.w	r3, r3, #32
 80077d8:	6023      	strmi	r3, [r4, #0]
 80077da:	b11d      	cbz	r5, 80077e4 <_printf_i+0x1a0>
 80077dc:	2310      	movs	r3, #16
 80077de:	e7ab      	b.n	8007738 <_printf_i+0xf4>
 80077e0:	4826      	ldr	r0, [pc, #152]	@ (800787c <_printf_i+0x238>)
 80077e2:	e7e9      	b.n	80077b8 <_printf_i+0x174>
 80077e4:	6823      	ldr	r3, [r4, #0]
 80077e6:	f023 0320 	bic.w	r3, r3, #32
 80077ea:	6023      	str	r3, [r4, #0]
 80077ec:	e7f6      	b.n	80077dc <_printf_i+0x198>
 80077ee:	4616      	mov	r6, r2
 80077f0:	e7bd      	b.n	800776e <_printf_i+0x12a>
 80077f2:	6833      	ldr	r3, [r6, #0]
 80077f4:	6825      	ldr	r5, [r4, #0]
 80077f6:	1d18      	adds	r0, r3, #4
 80077f8:	6961      	ldr	r1, [r4, #20]
 80077fa:	6030      	str	r0, [r6, #0]
 80077fc:	062e      	lsls	r6, r5, #24
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	d501      	bpl.n	8007806 <_printf_i+0x1c2>
 8007802:	6019      	str	r1, [r3, #0]
 8007804:	e002      	b.n	800780c <_printf_i+0x1c8>
 8007806:	0668      	lsls	r0, r5, #25
 8007808:	d5fb      	bpl.n	8007802 <_printf_i+0x1be>
 800780a:	8019      	strh	r1, [r3, #0]
 800780c:	2300      	movs	r3, #0
 800780e:	4616      	mov	r6, r2
 8007810:	6123      	str	r3, [r4, #16]
 8007812:	e7bc      	b.n	800778e <_printf_i+0x14a>
 8007814:	6833      	ldr	r3, [r6, #0]
 8007816:	2100      	movs	r1, #0
 8007818:	1d1a      	adds	r2, r3, #4
 800781a:	6032      	str	r2, [r6, #0]
 800781c:	681e      	ldr	r6, [r3, #0]
 800781e:	6862      	ldr	r2, [r4, #4]
 8007820:	4630      	mov	r0, r6
 8007822:	f000 f9d4 	bl	8007bce <memchr>
 8007826:	b108      	cbz	r0, 800782c <_printf_i+0x1e8>
 8007828:	1b80      	subs	r0, r0, r6
 800782a:	6060      	str	r0, [r4, #4]
 800782c:	6863      	ldr	r3, [r4, #4]
 800782e:	6123      	str	r3, [r4, #16]
 8007830:	2300      	movs	r3, #0
 8007832:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007836:	e7aa      	b.n	800778e <_printf_i+0x14a>
 8007838:	4632      	mov	r2, r6
 800783a:	4649      	mov	r1, r9
 800783c:	4640      	mov	r0, r8
 800783e:	6923      	ldr	r3, [r4, #16]
 8007840:	47d0      	blx	sl
 8007842:	3001      	adds	r0, #1
 8007844:	d0ad      	beq.n	80077a2 <_printf_i+0x15e>
 8007846:	6823      	ldr	r3, [r4, #0]
 8007848:	079b      	lsls	r3, r3, #30
 800784a:	d413      	bmi.n	8007874 <_printf_i+0x230>
 800784c:	68e0      	ldr	r0, [r4, #12]
 800784e:	9b03      	ldr	r3, [sp, #12]
 8007850:	4298      	cmp	r0, r3
 8007852:	bfb8      	it	lt
 8007854:	4618      	movlt	r0, r3
 8007856:	e7a6      	b.n	80077a6 <_printf_i+0x162>
 8007858:	2301      	movs	r3, #1
 800785a:	4632      	mov	r2, r6
 800785c:	4649      	mov	r1, r9
 800785e:	4640      	mov	r0, r8
 8007860:	47d0      	blx	sl
 8007862:	3001      	adds	r0, #1
 8007864:	d09d      	beq.n	80077a2 <_printf_i+0x15e>
 8007866:	3501      	adds	r5, #1
 8007868:	68e3      	ldr	r3, [r4, #12]
 800786a:	9903      	ldr	r1, [sp, #12]
 800786c:	1a5b      	subs	r3, r3, r1
 800786e:	42ab      	cmp	r3, r5
 8007870:	dcf2      	bgt.n	8007858 <_printf_i+0x214>
 8007872:	e7eb      	b.n	800784c <_printf_i+0x208>
 8007874:	2500      	movs	r5, #0
 8007876:	f104 0619 	add.w	r6, r4, #25
 800787a:	e7f5      	b.n	8007868 <_printf_i+0x224>
 800787c:	0800f058 	.word	0x0800f058
 8007880:	0800f069 	.word	0x0800f069

08007884 <std>:
 8007884:	2300      	movs	r3, #0
 8007886:	b510      	push	{r4, lr}
 8007888:	4604      	mov	r4, r0
 800788a:	e9c0 3300 	strd	r3, r3, [r0]
 800788e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007892:	6083      	str	r3, [r0, #8]
 8007894:	8181      	strh	r1, [r0, #12]
 8007896:	6643      	str	r3, [r0, #100]	@ 0x64
 8007898:	81c2      	strh	r2, [r0, #14]
 800789a:	6183      	str	r3, [r0, #24]
 800789c:	4619      	mov	r1, r3
 800789e:	2208      	movs	r2, #8
 80078a0:	305c      	adds	r0, #92	@ 0x5c
 80078a2:	f000 f914 	bl	8007ace <memset>
 80078a6:	4b0d      	ldr	r3, [pc, #52]	@ (80078dc <std+0x58>)
 80078a8:	6224      	str	r4, [r4, #32]
 80078aa:	6263      	str	r3, [r4, #36]	@ 0x24
 80078ac:	4b0c      	ldr	r3, [pc, #48]	@ (80078e0 <std+0x5c>)
 80078ae:	62a3      	str	r3, [r4, #40]	@ 0x28
 80078b0:	4b0c      	ldr	r3, [pc, #48]	@ (80078e4 <std+0x60>)
 80078b2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80078b4:	4b0c      	ldr	r3, [pc, #48]	@ (80078e8 <std+0x64>)
 80078b6:	6323      	str	r3, [r4, #48]	@ 0x30
 80078b8:	4b0c      	ldr	r3, [pc, #48]	@ (80078ec <std+0x68>)
 80078ba:	429c      	cmp	r4, r3
 80078bc:	d006      	beq.n	80078cc <std+0x48>
 80078be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80078c2:	4294      	cmp	r4, r2
 80078c4:	d002      	beq.n	80078cc <std+0x48>
 80078c6:	33d0      	adds	r3, #208	@ 0xd0
 80078c8:	429c      	cmp	r4, r3
 80078ca:	d105      	bne.n	80078d8 <std+0x54>
 80078cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80078d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078d4:	f000 b978 	b.w	8007bc8 <__retarget_lock_init_recursive>
 80078d8:	bd10      	pop	{r4, pc}
 80078da:	bf00      	nop
 80078dc:	08007a49 	.word	0x08007a49
 80078e0:	08007a6b 	.word	0x08007a6b
 80078e4:	08007aa3 	.word	0x08007aa3
 80078e8:	08007ac7 	.word	0x08007ac7
 80078ec:	2000109c 	.word	0x2000109c

080078f0 <stdio_exit_handler>:
 80078f0:	4a02      	ldr	r2, [pc, #8]	@ (80078fc <stdio_exit_handler+0xc>)
 80078f2:	4903      	ldr	r1, [pc, #12]	@ (8007900 <stdio_exit_handler+0x10>)
 80078f4:	4803      	ldr	r0, [pc, #12]	@ (8007904 <stdio_exit_handler+0x14>)
 80078f6:	f000 b869 	b.w	80079cc <_fwalk_sglue>
 80078fa:	bf00      	nop
 80078fc:	2000005c 	.word	0x2000005c
 8007900:	0800953d 	.word	0x0800953d
 8007904:	2000006c 	.word	0x2000006c

08007908 <cleanup_stdio>:
 8007908:	6841      	ldr	r1, [r0, #4]
 800790a:	4b0c      	ldr	r3, [pc, #48]	@ (800793c <cleanup_stdio+0x34>)
 800790c:	b510      	push	{r4, lr}
 800790e:	4299      	cmp	r1, r3
 8007910:	4604      	mov	r4, r0
 8007912:	d001      	beq.n	8007918 <cleanup_stdio+0x10>
 8007914:	f001 fe12 	bl	800953c <_fflush_r>
 8007918:	68a1      	ldr	r1, [r4, #8]
 800791a:	4b09      	ldr	r3, [pc, #36]	@ (8007940 <cleanup_stdio+0x38>)
 800791c:	4299      	cmp	r1, r3
 800791e:	d002      	beq.n	8007926 <cleanup_stdio+0x1e>
 8007920:	4620      	mov	r0, r4
 8007922:	f001 fe0b 	bl	800953c <_fflush_r>
 8007926:	68e1      	ldr	r1, [r4, #12]
 8007928:	4b06      	ldr	r3, [pc, #24]	@ (8007944 <cleanup_stdio+0x3c>)
 800792a:	4299      	cmp	r1, r3
 800792c:	d004      	beq.n	8007938 <cleanup_stdio+0x30>
 800792e:	4620      	mov	r0, r4
 8007930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007934:	f001 be02 	b.w	800953c <_fflush_r>
 8007938:	bd10      	pop	{r4, pc}
 800793a:	bf00      	nop
 800793c:	2000109c 	.word	0x2000109c
 8007940:	20001104 	.word	0x20001104
 8007944:	2000116c 	.word	0x2000116c

08007948 <global_stdio_init.part.0>:
 8007948:	b510      	push	{r4, lr}
 800794a:	4b0b      	ldr	r3, [pc, #44]	@ (8007978 <global_stdio_init.part.0+0x30>)
 800794c:	4c0b      	ldr	r4, [pc, #44]	@ (800797c <global_stdio_init.part.0+0x34>)
 800794e:	4a0c      	ldr	r2, [pc, #48]	@ (8007980 <global_stdio_init.part.0+0x38>)
 8007950:	4620      	mov	r0, r4
 8007952:	601a      	str	r2, [r3, #0]
 8007954:	2104      	movs	r1, #4
 8007956:	2200      	movs	r2, #0
 8007958:	f7ff ff94 	bl	8007884 <std>
 800795c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007960:	2201      	movs	r2, #1
 8007962:	2109      	movs	r1, #9
 8007964:	f7ff ff8e 	bl	8007884 <std>
 8007968:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800796c:	2202      	movs	r2, #2
 800796e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007972:	2112      	movs	r1, #18
 8007974:	f7ff bf86 	b.w	8007884 <std>
 8007978:	200011d4 	.word	0x200011d4
 800797c:	2000109c 	.word	0x2000109c
 8007980:	080078f1 	.word	0x080078f1

08007984 <__sfp_lock_acquire>:
 8007984:	4801      	ldr	r0, [pc, #4]	@ (800798c <__sfp_lock_acquire+0x8>)
 8007986:	f000 b920 	b.w	8007bca <__retarget_lock_acquire_recursive>
 800798a:	bf00      	nop
 800798c:	200011dd 	.word	0x200011dd

08007990 <__sfp_lock_release>:
 8007990:	4801      	ldr	r0, [pc, #4]	@ (8007998 <__sfp_lock_release+0x8>)
 8007992:	f000 b91b 	b.w	8007bcc <__retarget_lock_release_recursive>
 8007996:	bf00      	nop
 8007998:	200011dd 	.word	0x200011dd

0800799c <__sinit>:
 800799c:	b510      	push	{r4, lr}
 800799e:	4604      	mov	r4, r0
 80079a0:	f7ff fff0 	bl	8007984 <__sfp_lock_acquire>
 80079a4:	6a23      	ldr	r3, [r4, #32]
 80079a6:	b11b      	cbz	r3, 80079b0 <__sinit+0x14>
 80079a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079ac:	f7ff bff0 	b.w	8007990 <__sfp_lock_release>
 80079b0:	4b04      	ldr	r3, [pc, #16]	@ (80079c4 <__sinit+0x28>)
 80079b2:	6223      	str	r3, [r4, #32]
 80079b4:	4b04      	ldr	r3, [pc, #16]	@ (80079c8 <__sinit+0x2c>)
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d1f5      	bne.n	80079a8 <__sinit+0xc>
 80079bc:	f7ff ffc4 	bl	8007948 <global_stdio_init.part.0>
 80079c0:	e7f2      	b.n	80079a8 <__sinit+0xc>
 80079c2:	bf00      	nop
 80079c4:	08007909 	.word	0x08007909
 80079c8:	200011d4 	.word	0x200011d4

080079cc <_fwalk_sglue>:
 80079cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80079d0:	4607      	mov	r7, r0
 80079d2:	4688      	mov	r8, r1
 80079d4:	4614      	mov	r4, r2
 80079d6:	2600      	movs	r6, #0
 80079d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80079dc:	f1b9 0901 	subs.w	r9, r9, #1
 80079e0:	d505      	bpl.n	80079ee <_fwalk_sglue+0x22>
 80079e2:	6824      	ldr	r4, [r4, #0]
 80079e4:	2c00      	cmp	r4, #0
 80079e6:	d1f7      	bne.n	80079d8 <_fwalk_sglue+0xc>
 80079e8:	4630      	mov	r0, r6
 80079ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079ee:	89ab      	ldrh	r3, [r5, #12]
 80079f0:	2b01      	cmp	r3, #1
 80079f2:	d907      	bls.n	8007a04 <_fwalk_sglue+0x38>
 80079f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80079f8:	3301      	adds	r3, #1
 80079fa:	d003      	beq.n	8007a04 <_fwalk_sglue+0x38>
 80079fc:	4629      	mov	r1, r5
 80079fe:	4638      	mov	r0, r7
 8007a00:	47c0      	blx	r8
 8007a02:	4306      	orrs	r6, r0
 8007a04:	3568      	adds	r5, #104	@ 0x68
 8007a06:	e7e9      	b.n	80079dc <_fwalk_sglue+0x10>

08007a08 <siprintf>:
 8007a08:	b40e      	push	{r1, r2, r3}
 8007a0a:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007a0e:	b500      	push	{lr}
 8007a10:	b09c      	sub	sp, #112	@ 0x70
 8007a12:	ab1d      	add	r3, sp, #116	@ 0x74
 8007a14:	9002      	str	r0, [sp, #8]
 8007a16:	9006      	str	r0, [sp, #24]
 8007a18:	9107      	str	r1, [sp, #28]
 8007a1a:	9104      	str	r1, [sp, #16]
 8007a1c:	4808      	ldr	r0, [pc, #32]	@ (8007a40 <siprintf+0x38>)
 8007a1e:	4909      	ldr	r1, [pc, #36]	@ (8007a44 <siprintf+0x3c>)
 8007a20:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a24:	9105      	str	r1, [sp, #20]
 8007a26:	6800      	ldr	r0, [r0, #0]
 8007a28:	a902      	add	r1, sp, #8
 8007a2a:	9301      	str	r3, [sp, #4]
 8007a2c:	f001 fc0a 	bl	8009244 <_svfiprintf_r>
 8007a30:	2200      	movs	r2, #0
 8007a32:	9b02      	ldr	r3, [sp, #8]
 8007a34:	701a      	strb	r2, [r3, #0]
 8007a36:	b01c      	add	sp, #112	@ 0x70
 8007a38:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a3c:	b003      	add	sp, #12
 8007a3e:	4770      	bx	lr
 8007a40:	20000068 	.word	0x20000068
 8007a44:	ffff0208 	.word	0xffff0208

08007a48 <__sread>:
 8007a48:	b510      	push	{r4, lr}
 8007a4a:	460c      	mov	r4, r1
 8007a4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a50:	f000 f86c 	bl	8007b2c <_read_r>
 8007a54:	2800      	cmp	r0, #0
 8007a56:	bfab      	itete	ge
 8007a58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007a5a:	89a3      	ldrhlt	r3, [r4, #12]
 8007a5c:	181b      	addge	r3, r3, r0
 8007a5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007a62:	bfac      	ite	ge
 8007a64:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007a66:	81a3      	strhlt	r3, [r4, #12]
 8007a68:	bd10      	pop	{r4, pc}

08007a6a <__swrite>:
 8007a6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a6e:	461f      	mov	r7, r3
 8007a70:	898b      	ldrh	r3, [r1, #12]
 8007a72:	4605      	mov	r5, r0
 8007a74:	05db      	lsls	r3, r3, #23
 8007a76:	460c      	mov	r4, r1
 8007a78:	4616      	mov	r6, r2
 8007a7a:	d505      	bpl.n	8007a88 <__swrite+0x1e>
 8007a7c:	2302      	movs	r3, #2
 8007a7e:	2200      	movs	r2, #0
 8007a80:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a84:	f000 f840 	bl	8007b08 <_lseek_r>
 8007a88:	89a3      	ldrh	r3, [r4, #12]
 8007a8a:	4632      	mov	r2, r6
 8007a8c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007a90:	81a3      	strh	r3, [r4, #12]
 8007a92:	4628      	mov	r0, r5
 8007a94:	463b      	mov	r3, r7
 8007a96:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007a9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a9e:	f000 b857 	b.w	8007b50 <_write_r>

08007aa2 <__sseek>:
 8007aa2:	b510      	push	{r4, lr}
 8007aa4:	460c      	mov	r4, r1
 8007aa6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007aaa:	f000 f82d 	bl	8007b08 <_lseek_r>
 8007aae:	1c43      	adds	r3, r0, #1
 8007ab0:	89a3      	ldrh	r3, [r4, #12]
 8007ab2:	bf15      	itete	ne
 8007ab4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007ab6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007aba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007abe:	81a3      	strheq	r3, [r4, #12]
 8007ac0:	bf18      	it	ne
 8007ac2:	81a3      	strhne	r3, [r4, #12]
 8007ac4:	bd10      	pop	{r4, pc}

08007ac6 <__sclose>:
 8007ac6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007aca:	f000 b80d 	b.w	8007ae8 <_close_r>

08007ace <memset>:
 8007ace:	4603      	mov	r3, r0
 8007ad0:	4402      	add	r2, r0
 8007ad2:	4293      	cmp	r3, r2
 8007ad4:	d100      	bne.n	8007ad8 <memset+0xa>
 8007ad6:	4770      	bx	lr
 8007ad8:	f803 1b01 	strb.w	r1, [r3], #1
 8007adc:	e7f9      	b.n	8007ad2 <memset+0x4>
	...

08007ae0 <_localeconv_r>:
 8007ae0:	4800      	ldr	r0, [pc, #0]	@ (8007ae4 <_localeconv_r+0x4>)
 8007ae2:	4770      	bx	lr
 8007ae4:	200001a8 	.word	0x200001a8

08007ae8 <_close_r>:
 8007ae8:	b538      	push	{r3, r4, r5, lr}
 8007aea:	2300      	movs	r3, #0
 8007aec:	4d05      	ldr	r5, [pc, #20]	@ (8007b04 <_close_r+0x1c>)
 8007aee:	4604      	mov	r4, r0
 8007af0:	4608      	mov	r0, r1
 8007af2:	602b      	str	r3, [r5, #0]
 8007af4:	f7fb fd3b 	bl	800356e <_close>
 8007af8:	1c43      	adds	r3, r0, #1
 8007afa:	d102      	bne.n	8007b02 <_close_r+0x1a>
 8007afc:	682b      	ldr	r3, [r5, #0]
 8007afe:	b103      	cbz	r3, 8007b02 <_close_r+0x1a>
 8007b00:	6023      	str	r3, [r4, #0]
 8007b02:	bd38      	pop	{r3, r4, r5, pc}
 8007b04:	200011d8 	.word	0x200011d8

08007b08 <_lseek_r>:
 8007b08:	b538      	push	{r3, r4, r5, lr}
 8007b0a:	4604      	mov	r4, r0
 8007b0c:	4608      	mov	r0, r1
 8007b0e:	4611      	mov	r1, r2
 8007b10:	2200      	movs	r2, #0
 8007b12:	4d05      	ldr	r5, [pc, #20]	@ (8007b28 <_lseek_r+0x20>)
 8007b14:	602a      	str	r2, [r5, #0]
 8007b16:	461a      	mov	r2, r3
 8007b18:	f7fb fd4d 	bl	80035b6 <_lseek>
 8007b1c:	1c43      	adds	r3, r0, #1
 8007b1e:	d102      	bne.n	8007b26 <_lseek_r+0x1e>
 8007b20:	682b      	ldr	r3, [r5, #0]
 8007b22:	b103      	cbz	r3, 8007b26 <_lseek_r+0x1e>
 8007b24:	6023      	str	r3, [r4, #0]
 8007b26:	bd38      	pop	{r3, r4, r5, pc}
 8007b28:	200011d8 	.word	0x200011d8

08007b2c <_read_r>:
 8007b2c:	b538      	push	{r3, r4, r5, lr}
 8007b2e:	4604      	mov	r4, r0
 8007b30:	4608      	mov	r0, r1
 8007b32:	4611      	mov	r1, r2
 8007b34:	2200      	movs	r2, #0
 8007b36:	4d05      	ldr	r5, [pc, #20]	@ (8007b4c <_read_r+0x20>)
 8007b38:	602a      	str	r2, [r5, #0]
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	f7fb fcde 	bl	80034fc <_read>
 8007b40:	1c43      	adds	r3, r0, #1
 8007b42:	d102      	bne.n	8007b4a <_read_r+0x1e>
 8007b44:	682b      	ldr	r3, [r5, #0]
 8007b46:	b103      	cbz	r3, 8007b4a <_read_r+0x1e>
 8007b48:	6023      	str	r3, [r4, #0]
 8007b4a:	bd38      	pop	{r3, r4, r5, pc}
 8007b4c:	200011d8 	.word	0x200011d8

08007b50 <_write_r>:
 8007b50:	b538      	push	{r3, r4, r5, lr}
 8007b52:	4604      	mov	r4, r0
 8007b54:	4608      	mov	r0, r1
 8007b56:	4611      	mov	r1, r2
 8007b58:	2200      	movs	r2, #0
 8007b5a:	4d05      	ldr	r5, [pc, #20]	@ (8007b70 <_write_r+0x20>)
 8007b5c:	602a      	str	r2, [r5, #0]
 8007b5e:	461a      	mov	r2, r3
 8007b60:	f7fb fce9 	bl	8003536 <_write>
 8007b64:	1c43      	adds	r3, r0, #1
 8007b66:	d102      	bne.n	8007b6e <_write_r+0x1e>
 8007b68:	682b      	ldr	r3, [r5, #0]
 8007b6a:	b103      	cbz	r3, 8007b6e <_write_r+0x1e>
 8007b6c:	6023      	str	r3, [r4, #0]
 8007b6e:	bd38      	pop	{r3, r4, r5, pc}
 8007b70:	200011d8 	.word	0x200011d8

08007b74 <__errno>:
 8007b74:	4b01      	ldr	r3, [pc, #4]	@ (8007b7c <__errno+0x8>)
 8007b76:	6818      	ldr	r0, [r3, #0]
 8007b78:	4770      	bx	lr
 8007b7a:	bf00      	nop
 8007b7c:	20000068 	.word	0x20000068

08007b80 <__libc_init_array>:
 8007b80:	b570      	push	{r4, r5, r6, lr}
 8007b82:	2600      	movs	r6, #0
 8007b84:	4d0c      	ldr	r5, [pc, #48]	@ (8007bb8 <__libc_init_array+0x38>)
 8007b86:	4c0d      	ldr	r4, [pc, #52]	@ (8007bbc <__libc_init_array+0x3c>)
 8007b88:	1b64      	subs	r4, r4, r5
 8007b8a:	10a4      	asrs	r4, r4, #2
 8007b8c:	42a6      	cmp	r6, r4
 8007b8e:	d109      	bne.n	8007ba4 <__libc_init_array+0x24>
 8007b90:	f002 f870 	bl	8009c74 <_init>
 8007b94:	2600      	movs	r6, #0
 8007b96:	4d0a      	ldr	r5, [pc, #40]	@ (8007bc0 <__libc_init_array+0x40>)
 8007b98:	4c0a      	ldr	r4, [pc, #40]	@ (8007bc4 <__libc_init_array+0x44>)
 8007b9a:	1b64      	subs	r4, r4, r5
 8007b9c:	10a4      	asrs	r4, r4, #2
 8007b9e:	42a6      	cmp	r6, r4
 8007ba0:	d105      	bne.n	8007bae <__libc_init_array+0x2e>
 8007ba2:	bd70      	pop	{r4, r5, r6, pc}
 8007ba4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ba8:	4798      	blx	r3
 8007baa:	3601      	adds	r6, #1
 8007bac:	e7ee      	b.n	8007b8c <__libc_init_array+0xc>
 8007bae:	f855 3b04 	ldr.w	r3, [r5], #4
 8007bb2:	4798      	blx	r3
 8007bb4:	3601      	adds	r6, #1
 8007bb6:	e7f2      	b.n	8007b9e <__libc_init_array+0x1e>
 8007bb8:	0800f3c0 	.word	0x0800f3c0
 8007bbc:	0800f3c0 	.word	0x0800f3c0
 8007bc0:	0800f3c0 	.word	0x0800f3c0
 8007bc4:	0800f3c4 	.word	0x0800f3c4

08007bc8 <__retarget_lock_init_recursive>:
 8007bc8:	4770      	bx	lr

08007bca <__retarget_lock_acquire_recursive>:
 8007bca:	4770      	bx	lr

08007bcc <__retarget_lock_release_recursive>:
 8007bcc:	4770      	bx	lr

08007bce <memchr>:
 8007bce:	4603      	mov	r3, r0
 8007bd0:	b510      	push	{r4, lr}
 8007bd2:	b2c9      	uxtb	r1, r1
 8007bd4:	4402      	add	r2, r0
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	4618      	mov	r0, r3
 8007bda:	d101      	bne.n	8007be0 <memchr+0x12>
 8007bdc:	2000      	movs	r0, #0
 8007bde:	e003      	b.n	8007be8 <memchr+0x1a>
 8007be0:	7804      	ldrb	r4, [r0, #0]
 8007be2:	3301      	adds	r3, #1
 8007be4:	428c      	cmp	r4, r1
 8007be6:	d1f6      	bne.n	8007bd6 <memchr+0x8>
 8007be8:	bd10      	pop	{r4, pc}

08007bea <quorem>:
 8007bea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bee:	6903      	ldr	r3, [r0, #16]
 8007bf0:	690c      	ldr	r4, [r1, #16]
 8007bf2:	4607      	mov	r7, r0
 8007bf4:	42a3      	cmp	r3, r4
 8007bf6:	db7e      	blt.n	8007cf6 <quorem+0x10c>
 8007bf8:	3c01      	subs	r4, #1
 8007bfa:	00a3      	lsls	r3, r4, #2
 8007bfc:	f100 0514 	add.w	r5, r0, #20
 8007c00:	f101 0814 	add.w	r8, r1, #20
 8007c04:	9300      	str	r3, [sp, #0]
 8007c06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c0a:	9301      	str	r3, [sp, #4]
 8007c0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007c10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c14:	3301      	adds	r3, #1
 8007c16:	429a      	cmp	r2, r3
 8007c18:	fbb2 f6f3 	udiv	r6, r2, r3
 8007c1c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007c20:	d32e      	bcc.n	8007c80 <quorem+0x96>
 8007c22:	f04f 0a00 	mov.w	sl, #0
 8007c26:	46c4      	mov	ip, r8
 8007c28:	46ae      	mov	lr, r5
 8007c2a:	46d3      	mov	fp, sl
 8007c2c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007c30:	b298      	uxth	r0, r3
 8007c32:	fb06 a000 	mla	r0, r6, r0, sl
 8007c36:	0c1b      	lsrs	r3, r3, #16
 8007c38:	0c02      	lsrs	r2, r0, #16
 8007c3a:	fb06 2303 	mla	r3, r6, r3, r2
 8007c3e:	f8de 2000 	ldr.w	r2, [lr]
 8007c42:	b280      	uxth	r0, r0
 8007c44:	b292      	uxth	r2, r2
 8007c46:	1a12      	subs	r2, r2, r0
 8007c48:	445a      	add	r2, fp
 8007c4a:	f8de 0000 	ldr.w	r0, [lr]
 8007c4e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007c52:	b29b      	uxth	r3, r3
 8007c54:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007c58:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007c5c:	b292      	uxth	r2, r2
 8007c5e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007c62:	45e1      	cmp	r9, ip
 8007c64:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007c68:	f84e 2b04 	str.w	r2, [lr], #4
 8007c6c:	d2de      	bcs.n	8007c2c <quorem+0x42>
 8007c6e:	9b00      	ldr	r3, [sp, #0]
 8007c70:	58eb      	ldr	r3, [r5, r3]
 8007c72:	b92b      	cbnz	r3, 8007c80 <quorem+0x96>
 8007c74:	9b01      	ldr	r3, [sp, #4]
 8007c76:	3b04      	subs	r3, #4
 8007c78:	429d      	cmp	r5, r3
 8007c7a:	461a      	mov	r2, r3
 8007c7c:	d32f      	bcc.n	8007cde <quorem+0xf4>
 8007c7e:	613c      	str	r4, [r7, #16]
 8007c80:	4638      	mov	r0, r7
 8007c82:	f001 f97b 	bl	8008f7c <__mcmp>
 8007c86:	2800      	cmp	r0, #0
 8007c88:	db25      	blt.n	8007cd6 <quorem+0xec>
 8007c8a:	4629      	mov	r1, r5
 8007c8c:	2000      	movs	r0, #0
 8007c8e:	f858 2b04 	ldr.w	r2, [r8], #4
 8007c92:	f8d1 c000 	ldr.w	ip, [r1]
 8007c96:	fa1f fe82 	uxth.w	lr, r2
 8007c9a:	fa1f f38c 	uxth.w	r3, ip
 8007c9e:	eba3 030e 	sub.w	r3, r3, lr
 8007ca2:	4403      	add	r3, r0
 8007ca4:	0c12      	lsrs	r2, r2, #16
 8007ca6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007caa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007cae:	b29b      	uxth	r3, r3
 8007cb0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cb4:	45c1      	cmp	r9, r8
 8007cb6:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007cba:	f841 3b04 	str.w	r3, [r1], #4
 8007cbe:	d2e6      	bcs.n	8007c8e <quorem+0xa4>
 8007cc0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007cc4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007cc8:	b922      	cbnz	r2, 8007cd4 <quorem+0xea>
 8007cca:	3b04      	subs	r3, #4
 8007ccc:	429d      	cmp	r5, r3
 8007cce:	461a      	mov	r2, r3
 8007cd0:	d30b      	bcc.n	8007cea <quorem+0x100>
 8007cd2:	613c      	str	r4, [r7, #16]
 8007cd4:	3601      	adds	r6, #1
 8007cd6:	4630      	mov	r0, r6
 8007cd8:	b003      	add	sp, #12
 8007cda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cde:	6812      	ldr	r2, [r2, #0]
 8007ce0:	3b04      	subs	r3, #4
 8007ce2:	2a00      	cmp	r2, #0
 8007ce4:	d1cb      	bne.n	8007c7e <quorem+0x94>
 8007ce6:	3c01      	subs	r4, #1
 8007ce8:	e7c6      	b.n	8007c78 <quorem+0x8e>
 8007cea:	6812      	ldr	r2, [r2, #0]
 8007cec:	3b04      	subs	r3, #4
 8007cee:	2a00      	cmp	r2, #0
 8007cf0:	d1ef      	bne.n	8007cd2 <quorem+0xe8>
 8007cf2:	3c01      	subs	r4, #1
 8007cf4:	e7ea      	b.n	8007ccc <quorem+0xe2>
 8007cf6:	2000      	movs	r0, #0
 8007cf8:	e7ee      	b.n	8007cd8 <quorem+0xee>
 8007cfa:	0000      	movs	r0, r0
 8007cfc:	0000      	movs	r0, r0
	...

08007d00 <_dtoa_r>:
 8007d00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d04:	4614      	mov	r4, r2
 8007d06:	461d      	mov	r5, r3
 8007d08:	69c7      	ldr	r7, [r0, #28]
 8007d0a:	b097      	sub	sp, #92	@ 0x5c
 8007d0c:	4683      	mov	fp, r0
 8007d0e:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8007d12:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8007d14:	b97f      	cbnz	r7, 8007d36 <_dtoa_r+0x36>
 8007d16:	2010      	movs	r0, #16
 8007d18:	f000 fe02 	bl	8008920 <malloc>
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	f8cb 001c 	str.w	r0, [fp, #28]
 8007d22:	b920      	cbnz	r0, 8007d2e <_dtoa_r+0x2e>
 8007d24:	21ef      	movs	r1, #239	@ 0xef
 8007d26:	4ba8      	ldr	r3, [pc, #672]	@ (8007fc8 <_dtoa_r+0x2c8>)
 8007d28:	48a8      	ldr	r0, [pc, #672]	@ (8007fcc <_dtoa_r+0x2cc>)
 8007d2a:	f001 fc67 	bl	80095fc <__assert_func>
 8007d2e:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007d32:	6007      	str	r7, [r0, #0]
 8007d34:	60c7      	str	r7, [r0, #12]
 8007d36:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007d3a:	6819      	ldr	r1, [r3, #0]
 8007d3c:	b159      	cbz	r1, 8007d56 <_dtoa_r+0x56>
 8007d3e:	685a      	ldr	r2, [r3, #4]
 8007d40:	2301      	movs	r3, #1
 8007d42:	4093      	lsls	r3, r2
 8007d44:	604a      	str	r2, [r1, #4]
 8007d46:	608b      	str	r3, [r1, #8]
 8007d48:	4658      	mov	r0, fp
 8007d4a:	f000 fedf 	bl	8008b0c <_Bfree>
 8007d4e:	2200      	movs	r2, #0
 8007d50:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007d54:	601a      	str	r2, [r3, #0]
 8007d56:	1e2b      	subs	r3, r5, #0
 8007d58:	bfaf      	iteee	ge
 8007d5a:	2300      	movge	r3, #0
 8007d5c:	2201      	movlt	r2, #1
 8007d5e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007d62:	9303      	strlt	r3, [sp, #12]
 8007d64:	bfa8      	it	ge
 8007d66:	6033      	strge	r3, [r6, #0]
 8007d68:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007d6c:	4b98      	ldr	r3, [pc, #608]	@ (8007fd0 <_dtoa_r+0x2d0>)
 8007d6e:	bfb8      	it	lt
 8007d70:	6032      	strlt	r2, [r6, #0]
 8007d72:	ea33 0308 	bics.w	r3, r3, r8
 8007d76:	d112      	bne.n	8007d9e <_dtoa_r+0x9e>
 8007d78:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007d7c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007d7e:	6013      	str	r3, [r2, #0]
 8007d80:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007d84:	4323      	orrs	r3, r4
 8007d86:	f000 8550 	beq.w	800882a <_dtoa_r+0xb2a>
 8007d8a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007d8c:	f8df a244 	ldr.w	sl, [pc, #580]	@ 8007fd4 <_dtoa_r+0x2d4>
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	f000 8552 	beq.w	800883a <_dtoa_r+0xb3a>
 8007d96:	f10a 0303 	add.w	r3, sl, #3
 8007d9a:	f000 bd4c 	b.w	8008836 <_dtoa_r+0xb36>
 8007d9e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007da2:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007da6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007daa:	2200      	movs	r2, #0
 8007dac:	2300      	movs	r3, #0
 8007dae:	f7f8 fdfb 	bl	80009a8 <__aeabi_dcmpeq>
 8007db2:	4607      	mov	r7, r0
 8007db4:	b158      	cbz	r0, 8007dce <_dtoa_r+0xce>
 8007db6:	2301      	movs	r3, #1
 8007db8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007dba:	6013      	str	r3, [r2, #0]
 8007dbc:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007dbe:	b113      	cbz	r3, 8007dc6 <_dtoa_r+0xc6>
 8007dc0:	4b85      	ldr	r3, [pc, #532]	@ (8007fd8 <_dtoa_r+0x2d8>)
 8007dc2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007dc4:	6013      	str	r3, [r2, #0]
 8007dc6:	f8df a214 	ldr.w	sl, [pc, #532]	@ 8007fdc <_dtoa_r+0x2dc>
 8007dca:	f000 bd36 	b.w	800883a <_dtoa_r+0xb3a>
 8007dce:	ab14      	add	r3, sp, #80	@ 0x50
 8007dd0:	9301      	str	r3, [sp, #4]
 8007dd2:	ab15      	add	r3, sp, #84	@ 0x54
 8007dd4:	9300      	str	r3, [sp, #0]
 8007dd6:	4658      	mov	r0, fp
 8007dd8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007ddc:	f001 f97e 	bl	80090dc <__d2b>
 8007de0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8007de4:	4681      	mov	r9, r0
 8007de6:	2e00      	cmp	r6, #0
 8007de8:	d077      	beq.n	8007eda <_dtoa_r+0x1da>
 8007dea:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007dee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007df0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007df4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007df8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007dfc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007e00:	9712      	str	r7, [sp, #72]	@ 0x48
 8007e02:	4619      	mov	r1, r3
 8007e04:	2200      	movs	r2, #0
 8007e06:	4b76      	ldr	r3, [pc, #472]	@ (8007fe0 <_dtoa_r+0x2e0>)
 8007e08:	f7f8 f9ae 	bl	8000168 <__aeabi_dsub>
 8007e0c:	a368      	add	r3, pc, #416	@ (adr r3, 8007fb0 <_dtoa_r+0x2b0>)
 8007e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e12:	f7f8 fb61 	bl	80004d8 <__aeabi_dmul>
 8007e16:	a368      	add	r3, pc, #416	@ (adr r3, 8007fb8 <_dtoa_r+0x2b8>)
 8007e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e1c:	f7f8 f9a6 	bl	800016c <__adddf3>
 8007e20:	4604      	mov	r4, r0
 8007e22:	4630      	mov	r0, r6
 8007e24:	460d      	mov	r5, r1
 8007e26:	f7f8 faed 	bl	8000404 <__aeabi_i2d>
 8007e2a:	a365      	add	r3, pc, #404	@ (adr r3, 8007fc0 <_dtoa_r+0x2c0>)
 8007e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e30:	f7f8 fb52 	bl	80004d8 <__aeabi_dmul>
 8007e34:	4602      	mov	r2, r0
 8007e36:	460b      	mov	r3, r1
 8007e38:	4620      	mov	r0, r4
 8007e3a:	4629      	mov	r1, r5
 8007e3c:	f7f8 f996 	bl	800016c <__adddf3>
 8007e40:	4604      	mov	r4, r0
 8007e42:	460d      	mov	r5, r1
 8007e44:	f7f8 fdf8 	bl	8000a38 <__aeabi_d2iz>
 8007e48:	2200      	movs	r2, #0
 8007e4a:	4607      	mov	r7, r0
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	4620      	mov	r0, r4
 8007e50:	4629      	mov	r1, r5
 8007e52:	f7f8 fdb3 	bl	80009bc <__aeabi_dcmplt>
 8007e56:	b140      	cbz	r0, 8007e6a <_dtoa_r+0x16a>
 8007e58:	4638      	mov	r0, r7
 8007e5a:	f7f8 fad3 	bl	8000404 <__aeabi_i2d>
 8007e5e:	4622      	mov	r2, r4
 8007e60:	462b      	mov	r3, r5
 8007e62:	f7f8 fda1 	bl	80009a8 <__aeabi_dcmpeq>
 8007e66:	b900      	cbnz	r0, 8007e6a <_dtoa_r+0x16a>
 8007e68:	3f01      	subs	r7, #1
 8007e6a:	2f16      	cmp	r7, #22
 8007e6c:	d853      	bhi.n	8007f16 <_dtoa_r+0x216>
 8007e6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007e72:	4b5c      	ldr	r3, [pc, #368]	@ (8007fe4 <_dtoa_r+0x2e4>)
 8007e74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007e78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7c:	f7f8 fd9e 	bl	80009bc <__aeabi_dcmplt>
 8007e80:	2800      	cmp	r0, #0
 8007e82:	d04a      	beq.n	8007f1a <_dtoa_r+0x21a>
 8007e84:	2300      	movs	r3, #0
 8007e86:	3f01      	subs	r7, #1
 8007e88:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007e8a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007e8c:	1b9b      	subs	r3, r3, r6
 8007e8e:	1e5a      	subs	r2, r3, #1
 8007e90:	bf46      	itte	mi
 8007e92:	f1c3 0801 	rsbmi	r8, r3, #1
 8007e96:	2300      	movmi	r3, #0
 8007e98:	f04f 0800 	movpl.w	r8, #0
 8007e9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e9e:	bf48      	it	mi
 8007ea0:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007ea2:	2f00      	cmp	r7, #0
 8007ea4:	db3b      	blt.n	8007f1e <_dtoa_r+0x21e>
 8007ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ea8:	970e      	str	r7, [sp, #56]	@ 0x38
 8007eaa:	443b      	add	r3, r7
 8007eac:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eae:	2300      	movs	r3, #0
 8007eb0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007eb2:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007eb4:	2b09      	cmp	r3, #9
 8007eb6:	d866      	bhi.n	8007f86 <_dtoa_r+0x286>
 8007eb8:	2b05      	cmp	r3, #5
 8007eba:	bfc4      	itt	gt
 8007ebc:	3b04      	subgt	r3, #4
 8007ebe:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007ec0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007ec2:	bfc8      	it	gt
 8007ec4:	2400      	movgt	r4, #0
 8007ec6:	f1a3 0302 	sub.w	r3, r3, #2
 8007eca:	bfd8      	it	le
 8007ecc:	2401      	movle	r4, #1
 8007ece:	2b03      	cmp	r3, #3
 8007ed0:	d864      	bhi.n	8007f9c <_dtoa_r+0x29c>
 8007ed2:	e8df f003 	tbb	[pc, r3]
 8007ed6:	382b      	.short	0x382b
 8007ed8:	5636      	.short	0x5636
 8007eda:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007ede:	441e      	add	r6, r3
 8007ee0:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007ee4:	2b20      	cmp	r3, #32
 8007ee6:	bfc1      	itttt	gt
 8007ee8:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007eec:	fa08 f803 	lslgt.w	r8, r8, r3
 8007ef0:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007ef4:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007ef8:	bfd6      	itet	le
 8007efa:	f1c3 0320 	rsble	r3, r3, #32
 8007efe:	ea48 0003 	orrgt.w	r0, r8, r3
 8007f02:	fa04 f003 	lslle.w	r0, r4, r3
 8007f06:	f7f8 fa6d 	bl	80003e4 <__aeabi_ui2d>
 8007f0a:	2201      	movs	r2, #1
 8007f0c:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007f10:	3e01      	subs	r6, #1
 8007f12:	9212      	str	r2, [sp, #72]	@ 0x48
 8007f14:	e775      	b.n	8007e02 <_dtoa_r+0x102>
 8007f16:	2301      	movs	r3, #1
 8007f18:	e7b6      	b.n	8007e88 <_dtoa_r+0x188>
 8007f1a:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007f1c:	e7b5      	b.n	8007e8a <_dtoa_r+0x18a>
 8007f1e:	427b      	negs	r3, r7
 8007f20:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f22:	2300      	movs	r3, #0
 8007f24:	eba8 0807 	sub.w	r8, r8, r7
 8007f28:	930e      	str	r3, [sp, #56]	@ 0x38
 8007f2a:	e7c2      	b.n	8007eb2 <_dtoa_r+0x1b2>
 8007f2c:	2300      	movs	r3, #0
 8007f2e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f30:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	dc35      	bgt.n	8007fa2 <_dtoa_r+0x2a2>
 8007f36:	2301      	movs	r3, #1
 8007f38:	461a      	mov	r2, r3
 8007f3a:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007f3e:	9221      	str	r2, [sp, #132]	@ 0x84
 8007f40:	e00b      	b.n	8007f5a <_dtoa_r+0x25a>
 8007f42:	2301      	movs	r3, #1
 8007f44:	e7f3      	b.n	8007f2e <_dtoa_r+0x22e>
 8007f46:	2300      	movs	r3, #0
 8007f48:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007f4a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007f4c:	18fb      	adds	r3, r7, r3
 8007f4e:	9308      	str	r3, [sp, #32]
 8007f50:	3301      	adds	r3, #1
 8007f52:	2b01      	cmp	r3, #1
 8007f54:	9307      	str	r3, [sp, #28]
 8007f56:	bfb8      	it	lt
 8007f58:	2301      	movlt	r3, #1
 8007f5a:	2100      	movs	r1, #0
 8007f5c:	2204      	movs	r2, #4
 8007f5e:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007f62:	f102 0514 	add.w	r5, r2, #20
 8007f66:	429d      	cmp	r5, r3
 8007f68:	d91f      	bls.n	8007faa <_dtoa_r+0x2aa>
 8007f6a:	6041      	str	r1, [r0, #4]
 8007f6c:	4658      	mov	r0, fp
 8007f6e:	f000 fd8d 	bl	8008a8c <_Balloc>
 8007f72:	4682      	mov	sl, r0
 8007f74:	2800      	cmp	r0, #0
 8007f76:	d139      	bne.n	8007fec <_dtoa_r+0x2ec>
 8007f78:	4602      	mov	r2, r0
 8007f7a:	f240 11af 	movw	r1, #431	@ 0x1af
 8007f7e:	4b1a      	ldr	r3, [pc, #104]	@ (8007fe8 <_dtoa_r+0x2e8>)
 8007f80:	e6d2      	b.n	8007d28 <_dtoa_r+0x28>
 8007f82:	2301      	movs	r3, #1
 8007f84:	e7e0      	b.n	8007f48 <_dtoa_r+0x248>
 8007f86:	2401      	movs	r4, #1
 8007f88:	2300      	movs	r3, #0
 8007f8a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007f8c:	9320      	str	r3, [sp, #128]	@ 0x80
 8007f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8007f92:	2200      	movs	r2, #0
 8007f94:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007f98:	2312      	movs	r3, #18
 8007f9a:	e7d0      	b.n	8007f3e <_dtoa_r+0x23e>
 8007f9c:	2301      	movs	r3, #1
 8007f9e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007fa0:	e7f5      	b.n	8007f8e <_dtoa_r+0x28e>
 8007fa2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007fa4:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8007fa8:	e7d7      	b.n	8007f5a <_dtoa_r+0x25a>
 8007faa:	3101      	adds	r1, #1
 8007fac:	0052      	lsls	r2, r2, #1
 8007fae:	e7d8      	b.n	8007f62 <_dtoa_r+0x262>
 8007fb0:	636f4361 	.word	0x636f4361
 8007fb4:	3fd287a7 	.word	0x3fd287a7
 8007fb8:	8b60c8b3 	.word	0x8b60c8b3
 8007fbc:	3fc68a28 	.word	0x3fc68a28
 8007fc0:	509f79fb 	.word	0x509f79fb
 8007fc4:	3fd34413 	.word	0x3fd34413
 8007fc8:	0800f087 	.word	0x0800f087
 8007fcc:	0800f09e 	.word	0x0800f09e
 8007fd0:	7ff00000 	.word	0x7ff00000
 8007fd4:	0800f083 	.word	0x0800f083
 8007fd8:	0800f057 	.word	0x0800f057
 8007fdc:	0800f056 	.word	0x0800f056
 8007fe0:	3ff80000 	.word	0x3ff80000
 8007fe4:	0800f198 	.word	0x0800f198
 8007fe8:	0800f0f6 	.word	0x0800f0f6
 8007fec:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007ff0:	6018      	str	r0, [r3, #0]
 8007ff2:	9b07      	ldr	r3, [sp, #28]
 8007ff4:	2b0e      	cmp	r3, #14
 8007ff6:	f200 80a4 	bhi.w	8008142 <_dtoa_r+0x442>
 8007ffa:	2c00      	cmp	r4, #0
 8007ffc:	f000 80a1 	beq.w	8008142 <_dtoa_r+0x442>
 8008000:	2f00      	cmp	r7, #0
 8008002:	dd33      	ble.n	800806c <_dtoa_r+0x36c>
 8008004:	4b86      	ldr	r3, [pc, #536]	@ (8008220 <_dtoa_r+0x520>)
 8008006:	f007 020f 	and.w	r2, r7, #15
 800800a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800800e:	05f8      	lsls	r0, r7, #23
 8008010:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008014:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008018:	ea4f 1427 	mov.w	r4, r7, asr #4
 800801c:	d516      	bpl.n	800804c <_dtoa_r+0x34c>
 800801e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008022:	4b80      	ldr	r3, [pc, #512]	@ (8008224 <_dtoa_r+0x524>)
 8008024:	2603      	movs	r6, #3
 8008026:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800802a:	f7f8 fb7f 	bl	800072c <__aeabi_ddiv>
 800802e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008032:	f004 040f 	and.w	r4, r4, #15
 8008036:	4d7b      	ldr	r5, [pc, #492]	@ (8008224 <_dtoa_r+0x524>)
 8008038:	b954      	cbnz	r4, 8008050 <_dtoa_r+0x350>
 800803a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800803e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008042:	f7f8 fb73 	bl	800072c <__aeabi_ddiv>
 8008046:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800804a:	e028      	b.n	800809e <_dtoa_r+0x39e>
 800804c:	2602      	movs	r6, #2
 800804e:	e7f2      	b.n	8008036 <_dtoa_r+0x336>
 8008050:	07e1      	lsls	r1, r4, #31
 8008052:	d508      	bpl.n	8008066 <_dtoa_r+0x366>
 8008054:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008058:	e9d5 2300 	ldrd	r2, r3, [r5]
 800805c:	f7f8 fa3c 	bl	80004d8 <__aeabi_dmul>
 8008060:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008064:	3601      	adds	r6, #1
 8008066:	1064      	asrs	r4, r4, #1
 8008068:	3508      	adds	r5, #8
 800806a:	e7e5      	b.n	8008038 <_dtoa_r+0x338>
 800806c:	f000 80d2 	beq.w	8008214 <_dtoa_r+0x514>
 8008070:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8008074:	427c      	negs	r4, r7
 8008076:	4b6a      	ldr	r3, [pc, #424]	@ (8008220 <_dtoa_r+0x520>)
 8008078:	f004 020f 	and.w	r2, r4, #15
 800807c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008084:	f7f8 fa28 	bl	80004d8 <__aeabi_dmul>
 8008088:	2602      	movs	r6, #2
 800808a:	2300      	movs	r3, #0
 800808c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008090:	4d64      	ldr	r5, [pc, #400]	@ (8008224 <_dtoa_r+0x524>)
 8008092:	1124      	asrs	r4, r4, #4
 8008094:	2c00      	cmp	r4, #0
 8008096:	f040 80b2 	bne.w	80081fe <_dtoa_r+0x4fe>
 800809a:	2b00      	cmp	r3, #0
 800809c:	d1d3      	bne.n	8008046 <_dtoa_r+0x346>
 800809e:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80080a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	f000 80b7 	beq.w	8008218 <_dtoa_r+0x518>
 80080aa:	2200      	movs	r2, #0
 80080ac:	4620      	mov	r0, r4
 80080ae:	4629      	mov	r1, r5
 80080b0:	4b5d      	ldr	r3, [pc, #372]	@ (8008228 <_dtoa_r+0x528>)
 80080b2:	f7f8 fc83 	bl	80009bc <__aeabi_dcmplt>
 80080b6:	2800      	cmp	r0, #0
 80080b8:	f000 80ae 	beq.w	8008218 <_dtoa_r+0x518>
 80080bc:	9b07      	ldr	r3, [sp, #28]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	f000 80aa 	beq.w	8008218 <_dtoa_r+0x518>
 80080c4:	9b08      	ldr	r3, [sp, #32]
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	dd37      	ble.n	800813a <_dtoa_r+0x43a>
 80080ca:	1e7b      	subs	r3, r7, #1
 80080cc:	4620      	mov	r0, r4
 80080ce:	9304      	str	r3, [sp, #16]
 80080d0:	2200      	movs	r2, #0
 80080d2:	4629      	mov	r1, r5
 80080d4:	4b55      	ldr	r3, [pc, #340]	@ (800822c <_dtoa_r+0x52c>)
 80080d6:	f7f8 f9ff 	bl	80004d8 <__aeabi_dmul>
 80080da:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80080de:	9c08      	ldr	r4, [sp, #32]
 80080e0:	3601      	adds	r6, #1
 80080e2:	4630      	mov	r0, r6
 80080e4:	f7f8 f98e 	bl	8000404 <__aeabi_i2d>
 80080e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80080ec:	f7f8 f9f4 	bl	80004d8 <__aeabi_dmul>
 80080f0:	2200      	movs	r2, #0
 80080f2:	4b4f      	ldr	r3, [pc, #316]	@ (8008230 <_dtoa_r+0x530>)
 80080f4:	f7f8 f83a 	bl	800016c <__adddf3>
 80080f8:	4605      	mov	r5, r0
 80080fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80080fe:	2c00      	cmp	r4, #0
 8008100:	f040 809a 	bne.w	8008238 <_dtoa_r+0x538>
 8008104:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008108:	2200      	movs	r2, #0
 800810a:	4b4a      	ldr	r3, [pc, #296]	@ (8008234 <_dtoa_r+0x534>)
 800810c:	f7f8 f82c 	bl	8000168 <__aeabi_dsub>
 8008110:	4602      	mov	r2, r0
 8008112:	460b      	mov	r3, r1
 8008114:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008118:	462a      	mov	r2, r5
 800811a:	4633      	mov	r3, r6
 800811c:	f7f8 fc6c 	bl	80009f8 <__aeabi_dcmpgt>
 8008120:	2800      	cmp	r0, #0
 8008122:	f040 828e 	bne.w	8008642 <_dtoa_r+0x942>
 8008126:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800812a:	462a      	mov	r2, r5
 800812c:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8008130:	f7f8 fc44 	bl	80009bc <__aeabi_dcmplt>
 8008134:	2800      	cmp	r0, #0
 8008136:	f040 8127 	bne.w	8008388 <_dtoa_r+0x688>
 800813a:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800813e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8008142:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8008144:	2b00      	cmp	r3, #0
 8008146:	f2c0 8163 	blt.w	8008410 <_dtoa_r+0x710>
 800814a:	2f0e      	cmp	r7, #14
 800814c:	f300 8160 	bgt.w	8008410 <_dtoa_r+0x710>
 8008150:	4b33      	ldr	r3, [pc, #204]	@ (8008220 <_dtoa_r+0x520>)
 8008152:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008156:	e9d3 3400 	ldrd	r3, r4, [r3]
 800815a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800815e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008160:	2b00      	cmp	r3, #0
 8008162:	da03      	bge.n	800816c <_dtoa_r+0x46c>
 8008164:	9b07      	ldr	r3, [sp, #28]
 8008166:	2b00      	cmp	r3, #0
 8008168:	f340 8100 	ble.w	800836c <_dtoa_r+0x66c>
 800816c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8008170:	4656      	mov	r6, sl
 8008172:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008176:	4620      	mov	r0, r4
 8008178:	4629      	mov	r1, r5
 800817a:	f7f8 fad7 	bl	800072c <__aeabi_ddiv>
 800817e:	f7f8 fc5b 	bl	8000a38 <__aeabi_d2iz>
 8008182:	4680      	mov	r8, r0
 8008184:	f7f8 f93e 	bl	8000404 <__aeabi_i2d>
 8008188:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800818c:	f7f8 f9a4 	bl	80004d8 <__aeabi_dmul>
 8008190:	4602      	mov	r2, r0
 8008192:	460b      	mov	r3, r1
 8008194:	4620      	mov	r0, r4
 8008196:	4629      	mov	r1, r5
 8008198:	f7f7 ffe6 	bl	8000168 <__aeabi_dsub>
 800819c:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80081a0:	9d07      	ldr	r5, [sp, #28]
 80081a2:	f806 4b01 	strb.w	r4, [r6], #1
 80081a6:	eba6 040a 	sub.w	r4, r6, sl
 80081aa:	42a5      	cmp	r5, r4
 80081ac:	4602      	mov	r2, r0
 80081ae:	460b      	mov	r3, r1
 80081b0:	f040 8116 	bne.w	80083e0 <_dtoa_r+0x6e0>
 80081b4:	f7f7 ffda 	bl	800016c <__adddf3>
 80081b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081bc:	4604      	mov	r4, r0
 80081be:	460d      	mov	r5, r1
 80081c0:	f7f8 fc1a 	bl	80009f8 <__aeabi_dcmpgt>
 80081c4:	2800      	cmp	r0, #0
 80081c6:	f040 80f8 	bne.w	80083ba <_dtoa_r+0x6ba>
 80081ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081ce:	4620      	mov	r0, r4
 80081d0:	4629      	mov	r1, r5
 80081d2:	f7f8 fbe9 	bl	80009a8 <__aeabi_dcmpeq>
 80081d6:	b118      	cbz	r0, 80081e0 <_dtoa_r+0x4e0>
 80081d8:	f018 0f01 	tst.w	r8, #1
 80081dc:	f040 80ed 	bne.w	80083ba <_dtoa_r+0x6ba>
 80081e0:	4649      	mov	r1, r9
 80081e2:	4658      	mov	r0, fp
 80081e4:	f000 fc92 	bl	8008b0c <_Bfree>
 80081e8:	2300      	movs	r3, #0
 80081ea:	7033      	strb	r3, [r6, #0]
 80081ec:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80081ee:	3701      	adds	r7, #1
 80081f0:	601f      	str	r7, [r3, #0]
 80081f2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	f000 8320 	beq.w	800883a <_dtoa_r+0xb3a>
 80081fa:	601e      	str	r6, [r3, #0]
 80081fc:	e31d      	b.n	800883a <_dtoa_r+0xb3a>
 80081fe:	07e2      	lsls	r2, r4, #31
 8008200:	d505      	bpl.n	800820e <_dtoa_r+0x50e>
 8008202:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008206:	f7f8 f967 	bl	80004d8 <__aeabi_dmul>
 800820a:	2301      	movs	r3, #1
 800820c:	3601      	adds	r6, #1
 800820e:	1064      	asrs	r4, r4, #1
 8008210:	3508      	adds	r5, #8
 8008212:	e73f      	b.n	8008094 <_dtoa_r+0x394>
 8008214:	2602      	movs	r6, #2
 8008216:	e742      	b.n	800809e <_dtoa_r+0x39e>
 8008218:	9c07      	ldr	r4, [sp, #28]
 800821a:	9704      	str	r7, [sp, #16]
 800821c:	e761      	b.n	80080e2 <_dtoa_r+0x3e2>
 800821e:	bf00      	nop
 8008220:	0800f198 	.word	0x0800f198
 8008224:	0800f170 	.word	0x0800f170
 8008228:	3ff00000 	.word	0x3ff00000
 800822c:	40240000 	.word	0x40240000
 8008230:	401c0000 	.word	0x401c0000
 8008234:	40140000 	.word	0x40140000
 8008238:	4b70      	ldr	r3, [pc, #448]	@ (80083fc <_dtoa_r+0x6fc>)
 800823a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800823c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008240:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008244:	4454      	add	r4, sl
 8008246:	2900      	cmp	r1, #0
 8008248:	d045      	beq.n	80082d6 <_dtoa_r+0x5d6>
 800824a:	2000      	movs	r0, #0
 800824c:	496c      	ldr	r1, [pc, #432]	@ (8008400 <_dtoa_r+0x700>)
 800824e:	f7f8 fa6d 	bl	800072c <__aeabi_ddiv>
 8008252:	4633      	mov	r3, r6
 8008254:	462a      	mov	r2, r5
 8008256:	f7f7 ff87 	bl	8000168 <__aeabi_dsub>
 800825a:	4656      	mov	r6, sl
 800825c:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8008260:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008264:	f7f8 fbe8 	bl	8000a38 <__aeabi_d2iz>
 8008268:	4605      	mov	r5, r0
 800826a:	f7f8 f8cb 	bl	8000404 <__aeabi_i2d>
 800826e:	4602      	mov	r2, r0
 8008270:	460b      	mov	r3, r1
 8008272:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008276:	f7f7 ff77 	bl	8000168 <__aeabi_dsub>
 800827a:	4602      	mov	r2, r0
 800827c:	460b      	mov	r3, r1
 800827e:	3530      	adds	r5, #48	@ 0x30
 8008280:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008284:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008288:	f806 5b01 	strb.w	r5, [r6], #1
 800828c:	f7f8 fb96 	bl	80009bc <__aeabi_dcmplt>
 8008290:	2800      	cmp	r0, #0
 8008292:	d163      	bne.n	800835c <_dtoa_r+0x65c>
 8008294:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008298:	2000      	movs	r0, #0
 800829a:	495a      	ldr	r1, [pc, #360]	@ (8008404 <_dtoa_r+0x704>)
 800829c:	f7f7 ff64 	bl	8000168 <__aeabi_dsub>
 80082a0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80082a4:	f7f8 fb8a 	bl	80009bc <__aeabi_dcmplt>
 80082a8:	2800      	cmp	r0, #0
 80082aa:	f040 8087 	bne.w	80083bc <_dtoa_r+0x6bc>
 80082ae:	42a6      	cmp	r6, r4
 80082b0:	f43f af43 	beq.w	800813a <_dtoa_r+0x43a>
 80082b4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80082b8:	2200      	movs	r2, #0
 80082ba:	4b53      	ldr	r3, [pc, #332]	@ (8008408 <_dtoa_r+0x708>)
 80082bc:	f7f8 f90c 	bl	80004d8 <__aeabi_dmul>
 80082c0:	2200      	movs	r2, #0
 80082c2:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80082c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082ca:	4b4f      	ldr	r3, [pc, #316]	@ (8008408 <_dtoa_r+0x708>)
 80082cc:	f7f8 f904 	bl	80004d8 <__aeabi_dmul>
 80082d0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082d4:	e7c4      	b.n	8008260 <_dtoa_r+0x560>
 80082d6:	4631      	mov	r1, r6
 80082d8:	4628      	mov	r0, r5
 80082da:	f7f8 f8fd 	bl	80004d8 <__aeabi_dmul>
 80082de:	4656      	mov	r6, sl
 80082e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80082e4:	9413      	str	r4, [sp, #76]	@ 0x4c
 80082e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082ea:	f7f8 fba5 	bl	8000a38 <__aeabi_d2iz>
 80082ee:	4605      	mov	r5, r0
 80082f0:	f7f8 f888 	bl	8000404 <__aeabi_i2d>
 80082f4:	4602      	mov	r2, r0
 80082f6:	460b      	mov	r3, r1
 80082f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80082fc:	f7f7 ff34 	bl	8000168 <__aeabi_dsub>
 8008300:	4602      	mov	r2, r0
 8008302:	460b      	mov	r3, r1
 8008304:	3530      	adds	r5, #48	@ 0x30
 8008306:	f806 5b01 	strb.w	r5, [r6], #1
 800830a:	42a6      	cmp	r6, r4
 800830c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008310:	f04f 0200 	mov.w	r2, #0
 8008314:	d124      	bne.n	8008360 <_dtoa_r+0x660>
 8008316:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800831a:	4b39      	ldr	r3, [pc, #228]	@ (8008400 <_dtoa_r+0x700>)
 800831c:	f7f7 ff26 	bl	800016c <__adddf3>
 8008320:	4602      	mov	r2, r0
 8008322:	460b      	mov	r3, r1
 8008324:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008328:	f7f8 fb66 	bl	80009f8 <__aeabi_dcmpgt>
 800832c:	2800      	cmp	r0, #0
 800832e:	d145      	bne.n	80083bc <_dtoa_r+0x6bc>
 8008330:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8008334:	2000      	movs	r0, #0
 8008336:	4932      	ldr	r1, [pc, #200]	@ (8008400 <_dtoa_r+0x700>)
 8008338:	f7f7 ff16 	bl	8000168 <__aeabi_dsub>
 800833c:	4602      	mov	r2, r0
 800833e:	460b      	mov	r3, r1
 8008340:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008344:	f7f8 fb3a 	bl	80009bc <__aeabi_dcmplt>
 8008348:	2800      	cmp	r0, #0
 800834a:	f43f aef6 	beq.w	800813a <_dtoa_r+0x43a>
 800834e:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008350:	1e73      	subs	r3, r6, #1
 8008352:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008354:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008358:	2b30      	cmp	r3, #48	@ 0x30
 800835a:	d0f8      	beq.n	800834e <_dtoa_r+0x64e>
 800835c:	9f04      	ldr	r7, [sp, #16]
 800835e:	e73f      	b.n	80081e0 <_dtoa_r+0x4e0>
 8008360:	4b29      	ldr	r3, [pc, #164]	@ (8008408 <_dtoa_r+0x708>)
 8008362:	f7f8 f8b9 	bl	80004d8 <__aeabi_dmul>
 8008366:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800836a:	e7bc      	b.n	80082e6 <_dtoa_r+0x5e6>
 800836c:	d10c      	bne.n	8008388 <_dtoa_r+0x688>
 800836e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008372:	2200      	movs	r2, #0
 8008374:	4b25      	ldr	r3, [pc, #148]	@ (800840c <_dtoa_r+0x70c>)
 8008376:	f7f8 f8af 	bl	80004d8 <__aeabi_dmul>
 800837a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800837e:	f7f8 fb31 	bl	80009e4 <__aeabi_dcmpge>
 8008382:	2800      	cmp	r0, #0
 8008384:	f000 815b 	beq.w	800863e <_dtoa_r+0x93e>
 8008388:	2400      	movs	r4, #0
 800838a:	4625      	mov	r5, r4
 800838c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800838e:	4656      	mov	r6, sl
 8008390:	43db      	mvns	r3, r3
 8008392:	9304      	str	r3, [sp, #16]
 8008394:	2700      	movs	r7, #0
 8008396:	4621      	mov	r1, r4
 8008398:	4658      	mov	r0, fp
 800839a:	f000 fbb7 	bl	8008b0c <_Bfree>
 800839e:	2d00      	cmp	r5, #0
 80083a0:	d0dc      	beq.n	800835c <_dtoa_r+0x65c>
 80083a2:	b12f      	cbz	r7, 80083b0 <_dtoa_r+0x6b0>
 80083a4:	42af      	cmp	r7, r5
 80083a6:	d003      	beq.n	80083b0 <_dtoa_r+0x6b0>
 80083a8:	4639      	mov	r1, r7
 80083aa:	4658      	mov	r0, fp
 80083ac:	f000 fbae 	bl	8008b0c <_Bfree>
 80083b0:	4629      	mov	r1, r5
 80083b2:	4658      	mov	r0, fp
 80083b4:	f000 fbaa 	bl	8008b0c <_Bfree>
 80083b8:	e7d0      	b.n	800835c <_dtoa_r+0x65c>
 80083ba:	9704      	str	r7, [sp, #16]
 80083bc:	4633      	mov	r3, r6
 80083be:	461e      	mov	r6, r3
 80083c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083c4:	2a39      	cmp	r2, #57	@ 0x39
 80083c6:	d107      	bne.n	80083d8 <_dtoa_r+0x6d8>
 80083c8:	459a      	cmp	sl, r3
 80083ca:	d1f8      	bne.n	80083be <_dtoa_r+0x6be>
 80083cc:	9a04      	ldr	r2, [sp, #16]
 80083ce:	3201      	adds	r2, #1
 80083d0:	9204      	str	r2, [sp, #16]
 80083d2:	2230      	movs	r2, #48	@ 0x30
 80083d4:	f88a 2000 	strb.w	r2, [sl]
 80083d8:	781a      	ldrb	r2, [r3, #0]
 80083da:	3201      	adds	r2, #1
 80083dc:	701a      	strb	r2, [r3, #0]
 80083de:	e7bd      	b.n	800835c <_dtoa_r+0x65c>
 80083e0:	2200      	movs	r2, #0
 80083e2:	4b09      	ldr	r3, [pc, #36]	@ (8008408 <_dtoa_r+0x708>)
 80083e4:	f7f8 f878 	bl	80004d8 <__aeabi_dmul>
 80083e8:	2200      	movs	r2, #0
 80083ea:	2300      	movs	r3, #0
 80083ec:	4604      	mov	r4, r0
 80083ee:	460d      	mov	r5, r1
 80083f0:	f7f8 fada 	bl	80009a8 <__aeabi_dcmpeq>
 80083f4:	2800      	cmp	r0, #0
 80083f6:	f43f aebc 	beq.w	8008172 <_dtoa_r+0x472>
 80083fa:	e6f1      	b.n	80081e0 <_dtoa_r+0x4e0>
 80083fc:	0800f198 	.word	0x0800f198
 8008400:	3fe00000 	.word	0x3fe00000
 8008404:	3ff00000 	.word	0x3ff00000
 8008408:	40240000 	.word	0x40240000
 800840c:	40140000 	.word	0x40140000
 8008410:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8008412:	2a00      	cmp	r2, #0
 8008414:	f000 80db 	beq.w	80085ce <_dtoa_r+0x8ce>
 8008418:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800841a:	2a01      	cmp	r2, #1
 800841c:	f300 80bf 	bgt.w	800859e <_dtoa_r+0x89e>
 8008420:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8008422:	2a00      	cmp	r2, #0
 8008424:	f000 80b7 	beq.w	8008596 <_dtoa_r+0x896>
 8008428:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800842c:	4646      	mov	r6, r8
 800842e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008430:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008432:	2101      	movs	r1, #1
 8008434:	441a      	add	r2, r3
 8008436:	4658      	mov	r0, fp
 8008438:	4498      	add	r8, r3
 800843a:	9209      	str	r2, [sp, #36]	@ 0x24
 800843c:	f000 fc1a 	bl	8008c74 <__i2b>
 8008440:	4605      	mov	r5, r0
 8008442:	b15e      	cbz	r6, 800845c <_dtoa_r+0x75c>
 8008444:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008446:	2b00      	cmp	r3, #0
 8008448:	dd08      	ble.n	800845c <_dtoa_r+0x75c>
 800844a:	42b3      	cmp	r3, r6
 800844c:	bfa8      	it	ge
 800844e:	4633      	movge	r3, r6
 8008450:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008452:	eba8 0803 	sub.w	r8, r8, r3
 8008456:	1af6      	subs	r6, r6, r3
 8008458:	1ad3      	subs	r3, r2, r3
 800845a:	9309      	str	r3, [sp, #36]	@ 0x24
 800845c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800845e:	b1f3      	cbz	r3, 800849e <_dtoa_r+0x79e>
 8008460:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008462:	2b00      	cmp	r3, #0
 8008464:	f000 80b7 	beq.w	80085d6 <_dtoa_r+0x8d6>
 8008468:	b18c      	cbz	r4, 800848e <_dtoa_r+0x78e>
 800846a:	4629      	mov	r1, r5
 800846c:	4622      	mov	r2, r4
 800846e:	4658      	mov	r0, fp
 8008470:	f000 fcbe 	bl	8008df0 <__pow5mult>
 8008474:	464a      	mov	r2, r9
 8008476:	4601      	mov	r1, r0
 8008478:	4605      	mov	r5, r0
 800847a:	4658      	mov	r0, fp
 800847c:	f000 fc10 	bl	8008ca0 <__multiply>
 8008480:	4649      	mov	r1, r9
 8008482:	9004      	str	r0, [sp, #16]
 8008484:	4658      	mov	r0, fp
 8008486:	f000 fb41 	bl	8008b0c <_Bfree>
 800848a:	9b04      	ldr	r3, [sp, #16]
 800848c:	4699      	mov	r9, r3
 800848e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008490:	1b1a      	subs	r2, r3, r4
 8008492:	d004      	beq.n	800849e <_dtoa_r+0x79e>
 8008494:	4649      	mov	r1, r9
 8008496:	4658      	mov	r0, fp
 8008498:	f000 fcaa 	bl	8008df0 <__pow5mult>
 800849c:	4681      	mov	r9, r0
 800849e:	2101      	movs	r1, #1
 80084a0:	4658      	mov	r0, fp
 80084a2:	f000 fbe7 	bl	8008c74 <__i2b>
 80084a6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084a8:	4604      	mov	r4, r0
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	f000 81c9 	beq.w	8008842 <_dtoa_r+0xb42>
 80084b0:	461a      	mov	r2, r3
 80084b2:	4601      	mov	r1, r0
 80084b4:	4658      	mov	r0, fp
 80084b6:	f000 fc9b 	bl	8008df0 <__pow5mult>
 80084ba:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80084bc:	4604      	mov	r4, r0
 80084be:	2b01      	cmp	r3, #1
 80084c0:	f300 808f 	bgt.w	80085e2 <_dtoa_r+0x8e2>
 80084c4:	9b02      	ldr	r3, [sp, #8]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	f040 8087 	bne.w	80085da <_dtoa_r+0x8da>
 80084cc:	9b03      	ldr	r3, [sp, #12]
 80084ce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80084d2:	2b00      	cmp	r3, #0
 80084d4:	f040 8083 	bne.w	80085de <_dtoa_r+0x8de>
 80084d8:	9b03      	ldr	r3, [sp, #12]
 80084da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80084de:	0d1b      	lsrs	r3, r3, #20
 80084e0:	051b      	lsls	r3, r3, #20
 80084e2:	b12b      	cbz	r3, 80084f0 <_dtoa_r+0x7f0>
 80084e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80084e6:	f108 0801 	add.w	r8, r8, #1
 80084ea:	3301      	adds	r3, #1
 80084ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80084ee:	2301      	movs	r3, #1
 80084f0:	930a      	str	r3, [sp, #40]	@ 0x28
 80084f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	f000 81aa 	beq.w	800884e <_dtoa_r+0xb4e>
 80084fa:	6923      	ldr	r3, [r4, #16]
 80084fc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008500:	6918      	ldr	r0, [r3, #16]
 8008502:	f000 fb6b 	bl	8008bdc <__hi0bits>
 8008506:	f1c0 0020 	rsb	r0, r0, #32
 800850a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800850c:	4418      	add	r0, r3
 800850e:	f010 001f 	ands.w	r0, r0, #31
 8008512:	d071      	beq.n	80085f8 <_dtoa_r+0x8f8>
 8008514:	f1c0 0320 	rsb	r3, r0, #32
 8008518:	2b04      	cmp	r3, #4
 800851a:	dd65      	ble.n	80085e8 <_dtoa_r+0x8e8>
 800851c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800851e:	f1c0 001c 	rsb	r0, r0, #28
 8008522:	4403      	add	r3, r0
 8008524:	4480      	add	r8, r0
 8008526:	4406      	add	r6, r0
 8008528:	9309      	str	r3, [sp, #36]	@ 0x24
 800852a:	f1b8 0f00 	cmp.w	r8, #0
 800852e:	dd05      	ble.n	800853c <_dtoa_r+0x83c>
 8008530:	4649      	mov	r1, r9
 8008532:	4642      	mov	r2, r8
 8008534:	4658      	mov	r0, fp
 8008536:	f000 fcb5 	bl	8008ea4 <__lshift>
 800853a:	4681      	mov	r9, r0
 800853c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800853e:	2b00      	cmp	r3, #0
 8008540:	dd05      	ble.n	800854e <_dtoa_r+0x84e>
 8008542:	4621      	mov	r1, r4
 8008544:	461a      	mov	r2, r3
 8008546:	4658      	mov	r0, fp
 8008548:	f000 fcac 	bl	8008ea4 <__lshift>
 800854c:	4604      	mov	r4, r0
 800854e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008550:	2b00      	cmp	r3, #0
 8008552:	d053      	beq.n	80085fc <_dtoa_r+0x8fc>
 8008554:	4621      	mov	r1, r4
 8008556:	4648      	mov	r0, r9
 8008558:	f000 fd10 	bl	8008f7c <__mcmp>
 800855c:	2800      	cmp	r0, #0
 800855e:	da4d      	bge.n	80085fc <_dtoa_r+0x8fc>
 8008560:	1e7b      	subs	r3, r7, #1
 8008562:	4649      	mov	r1, r9
 8008564:	9304      	str	r3, [sp, #16]
 8008566:	220a      	movs	r2, #10
 8008568:	2300      	movs	r3, #0
 800856a:	4658      	mov	r0, fp
 800856c:	f000 faf0 	bl	8008b50 <__multadd>
 8008570:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008572:	4681      	mov	r9, r0
 8008574:	2b00      	cmp	r3, #0
 8008576:	f000 816c 	beq.w	8008852 <_dtoa_r+0xb52>
 800857a:	2300      	movs	r3, #0
 800857c:	4629      	mov	r1, r5
 800857e:	220a      	movs	r2, #10
 8008580:	4658      	mov	r0, fp
 8008582:	f000 fae5 	bl	8008b50 <__multadd>
 8008586:	9b08      	ldr	r3, [sp, #32]
 8008588:	4605      	mov	r5, r0
 800858a:	2b00      	cmp	r3, #0
 800858c:	dc61      	bgt.n	8008652 <_dtoa_r+0x952>
 800858e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008590:	2b02      	cmp	r3, #2
 8008592:	dc3b      	bgt.n	800860c <_dtoa_r+0x90c>
 8008594:	e05d      	b.n	8008652 <_dtoa_r+0x952>
 8008596:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008598:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800859c:	e746      	b.n	800842c <_dtoa_r+0x72c>
 800859e:	9b07      	ldr	r3, [sp, #28]
 80085a0:	1e5c      	subs	r4, r3, #1
 80085a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80085a4:	42a3      	cmp	r3, r4
 80085a6:	bfbf      	itttt	lt
 80085a8:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80085aa:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 80085ac:	1ae3      	sublt	r3, r4, r3
 80085ae:	18d2      	addlt	r2, r2, r3
 80085b0:	bfa8      	it	ge
 80085b2:	1b1c      	subge	r4, r3, r4
 80085b4:	9b07      	ldr	r3, [sp, #28]
 80085b6:	bfbe      	ittt	lt
 80085b8:	940a      	strlt	r4, [sp, #40]	@ 0x28
 80085ba:	920e      	strlt	r2, [sp, #56]	@ 0x38
 80085bc:	2400      	movlt	r4, #0
 80085be:	2b00      	cmp	r3, #0
 80085c0:	bfb5      	itete	lt
 80085c2:	eba8 0603 	sublt.w	r6, r8, r3
 80085c6:	4646      	movge	r6, r8
 80085c8:	2300      	movlt	r3, #0
 80085ca:	9b07      	ldrge	r3, [sp, #28]
 80085cc:	e730      	b.n	8008430 <_dtoa_r+0x730>
 80085ce:	4646      	mov	r6, r8
 80085d0:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80085d2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80085d4:	e735      	b.n	8008442 <_dtoa_r+0x742>
 80085d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80085d8:	e75c      	b.n	8008494 <_dtoa_r+0x794>
 80085da:	2300      	movs	r3, #0
 80085dc:	e788      	b.n	80084f0 <_dtoa_r+0x7f0>
 80085de:	9b02      	ldr	r3, [sp, #8]
 80085e0:	e786      	b.n	80084f0 <_dtoa_r+0x7f0>
 80085e2:	2300      	movs	r3, #0
 80085e4:	930a      	str	r3, [sp, #40]	@ 0x28
 80085e6:	e788      	b.n	80084fa <_dtoa_r+0x7fa>
 80085e8:	d09f      	beq.n	800852a <_dtoa_r+0x82a>
 80085ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80085ec:	331c      	adds	r3, #28
 80085ee:	441a      	add	r2, r3
 80085f0:	4498      	add	r8, r3
 80085f2:	441e      	add	r6, r3
 80085f4:	9209      	str	r2, [sp, #36]	@ 0x24
 80085f6:	e798      	b.n	800852a <_dtoa_r+0x82a>
 80085f8:	4603      	mov	r3, r0
 80085fa:	e7f6      	b.n	80085ea <_dtoa_r+0x8ea>
 80085fc:	9b07      	ldr	r3, [sp, #28]
 80085fe:	9704      	str	r7, [sp, #16]
 8008600:	2b00      	cmp	r3, #0
 8008602:	dc20      	bgt.n	8008646 <_dtoa_r+0x946>
 8008604:	9308      	str	r3, [sp, #32]
 8008606:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008608:	2b02      	cmp	r3, #2
 800860a:	dd1e      	ble.n	800864a <_dtoa_r+0x94a>
 800860c:	9b08      	ldr	r3, [sp, #32]
 800860e:	2b00      	cmp	r3, #0
 8008610:	f47f aebc 	bne.w	800838c <_dtoa_r+0x68c>
 8008614:	4621      	mov	r1, r4
 8008616:	2205      	movs	r2, #5
 8008618:	4658      	mov	r0, fp
 800861a:	f000 fa99 	bl	8008b50 <__multadd>
 800861e:	4601      	mov	r1, r0
 8008620:	4604      	mov	r4, r0
 8008622:	4648      	mov	r0, r9
 8008624:	f000 fcaa 	bl	8008f7c <__mcmp>
 8008628:	2800      	cmp	r0, #0
 800862a:	f77f aeaf 	ble.w	800838c <_dtoa_r+0x68c>
 800862e:	2331      	movs	r3, #49	@ 0x31
 8008630:	4656      	mov	r6, sl
 8008632:	f806 3b01 	strb.w	r3, [r6], #1
 8008636:	9b04      	ldr	r3, [sp, #16]
 8008638:	3301      	adds	r3, #1
 800863a:	9304      	str	r3, [sp, #16]
 800863c:	e6aa      	b.n	8008394 <_dtoa_r+0x694>
 800863e:	9c07      	ldr	r4, [sp, #28]
 8008640:	9704      	str	r7, [sp, #16]
 8008642:	4625      	mov	r5, r4
 8008644:	e7f3      	b.n	800862e <_dtoa_r+0x92e>
 8008646:	9b07      	ldr	r3, [sp, #28]
 8008648:	9308      	str	r3, [sp, #32]
 800864a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800864c:	2b00      	cmp	r3, #0
 800864e:	f000 8104 	beq.w	800885a <_dtoa_r+0xb5a>
 8008652:	2e00      	cmp	r6, #0
 8008654:	dd05      	ble.n	8008662 <_dtoa_r+0x962>
 8008656:	4629      	mov	r1, r5
 8008658:	4632      	mov	r2, r6
 800865a:	4658      	mov	r0, fp
 800865c:	f000 fc22 	bl	8008ea4 <__lshift>
 8008660:	4605      	mov	r5, r0
 8008662:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008664:	2b00      	cmp	r3, #0
 8008666:	d05a      	beq.n	800871e <_dtoa_r+0xa1e>
 8008668:	4658      	mov	r0, fp
 800866a:	6869      	ldr	r1, [r5, #4]
 800866c:	f000 fa0e 	bl	8008a8c <_Balloc>
 8008670:	4606      	mov	r6, r0
 8008672:	b928      	cbnz	r0, 8008680 <_dtoa_r+0x980>
 8008674:	4602      	mov	r2, r0
 8008676:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800867a:	4b83      	ldr	r3, [pc, #524]	@ (8008888 <_dtoa_r+0xb88>)
 800867c:	f7ff bb54 	b.w	8007d28 <_dtoa_r+0x28>
 8008680:	692a      	ldr	r2, [r5, #16]
 8008682:	f105 010c 	add.w	r1, r5, #12
 8008686:	3202      	adds	r2, #2
 8008688:	0092      	lsls	r2, r2, #2
 800868a:	300c      	adds	r0, #12
 800868c:	f000 ffa8 	bl	80095e0 <memcpy>
 8008690:	2201      	movs	r2, #1
 8008692:	4631      	mov	r1, r6
 8008694:	4658      	mov	r0, fp
 8008696:	f000 fc05 	bl	8008ea4 <__lshift>
 800869a:	462f      	mov	r7, r5
 800869c:	4605      	mov	r5, r0
 800869e:	f10a 0301 	add.w	r3, sl, #1
 80086a2:	9307      	str	r3, [sp, #28]
 80086a4:	9b08      	ldr	r3, [sp, #32]
 80086a6:	4453      	add	r3, sl
 80086a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80086aa:	9b02      	ldr	r3, [sp, #8]
 80086ac:	f003 0301 	and.w	r3, r3, #1
 80086b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80086b2:	9b07      	ldr	r3, [sp, #28]
 80086b4:	4621      	mov	r1, r4
 80086b6:	3b01      	subs	r3, #1
 80086b8:	4648      	mov	r0, r9
 80086ba:	9302      	str	r3, [sp, #8]
 80086bc:	f7ff fa95 	bl	8007bea <quorem>
 80086c0:	4639      	mov	r1, r7
 80086c2:	9008      	str	r0, [sp, #32]
 80086c4:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80086c8:	4648      	mov	r0, r9
 80086ca:	f000 fc57 	bl	8008f7c <__mcmp>
 80086ce:	462a      	mov	r2, r5
 80086d0:	9009      	str	r0, [sp, #36]	@ 0x24
 80086d2:	4621      	mov	r1, r4
 80086d4:	4658      	mov	r0, fp
 80086d6:	f000 fc6d 	bl	8008fb4 <__mdiff>
 80086da:	68c2      	ldr	r2, [r0, #12]
 80086dc:	4606      	mov	r6, r0
 80086de:	bb02      	cbnz	r2, 8008722 <_dtoa_r+0xa22>
 80086e0:	4601      	mov	r1, r0
 80086e2:	4648      	mov	r0, r9
 80086e4:	f000 fc4a 	bl	8008f7c <__mcmp>
 80086e8:	4602      	mov	r2, r0
 80086ea:	4631      	mov	r1, r6
 80086ec:	4658      	mov	r0, fp
 80086ee:	920c      	str	r2, [sp, #48]	@ 0x30
 80086f0:	f000 fa0c 	bl	8008b0c <_Bfree>
 80086f4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80086f6:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80086f8:	9e07      	ldr	r6, [sp, #28]
 80086fa:	ea43 0102 	orr.w	r1, r3, r2
 80086fe:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008700:	4319      	orrs	r1, r3
 8008702:	d110      	bne.n	8008726 <_dtoa_r+0xa26>
 8008704:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008708:	d029      	beq.n	800875e <_dtoa_r+0xa5e>
 800870a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800870c:	2b00      	cmp	r3, #0
 800870e:	dd02      	ble.n	8008716 <_dtoa_r+0xa16>
 8008710:	9b08      	ldr	r3, [sp, #32]
 8008712:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008716:	9b02      	ldr	r3, [sp, #8]
 8008718:	f883 8000 	strb.w	r8, [r3]
 800871c:	e63b      	b.n	8008396 <_dtoa_r+0x696>
 800871e:	4628      	mov	r0, r5
 8008720:	e7bb      	b.n	800869a <_dtoa_r+0x99a>
 8008722:	2201      	movs	r2, #1
 8008724:	e7e1      	b.n	80086ea <_dtoa_r+0x9ea>
 8008726:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008728:	2b00      	cmp	r3, #0
 800872a:	db04      	blt.n	8008736 <_dtoa_r+0xa36>
 800872c:	9920      	ldr	r1, [sp, #128]	@ 0x80
 800872e:	430b      	orrs	r3, r1
 8008730:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008732:	430b      	orrs	r3, r1
 8008734:	d120      	bne.n	8008778 <_dtoa_r+0xa78>
 8008736:	2a00      	cmp	r2, #0
 8008738:	dded      	ble.n	8008716 <_dtoa_r+0xa16>
 800873a:	4649      	mov	r1, r9
 800873c:	2201      	movs	r2, #1
 800873e:	4658      	mov	r0, fp
 8008740:	f000 fbb0 	bl	8008ea4 <__lshift>
 8008744:	4621      	mov	r1, r4
 8008746:	4681      	mov	r9, r0
 8008748:	f000 fc18 	bl	8008f7c <__mcmp>
 800874c:	2800      	cmp	r0, #0
 800874e:	dc03      	bgt.n	8008758 <_dtoa_r+0xa58>
 8008750:	d1e1      	bne.n	8008716 <_dtoa_r+0xa16>
 8008752:	f018 0f01 	tst.w	r8, #1
 8008756:	d0de      	beq.n	8008716 <_dtoa_r+0xa16>
 8008758:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800875c:	d1d8      	bne.n	8008710 <_dtoa_r+0xa10>
 800875e:	2339      	movs	r3, #57	@ 0x39
 8008760:	9a02      	ldr	r2, [sp, #8]
 8008762:	7013      	strb	r3, [r2, #0]
 8008764:	4633      	mov	r3, r6
 8008766:	461e      	mov	r6, r3
 8008768:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800876c:	3b01      	subs	r3, #1
 800876e:	2a39      	cmp	r2, #57	@ 0x39
 8008770:	d052      	beq.n	8008818 <_dtoa_r+0xb18>
 8008772:	3201      	adds	r2, #1
 8008774:	701a      	strb	r2, [r3, #0]
 8008776:	e60e      	b.n	8008396 <_dtoa_r+0x696>
 8008778:	2a00      	cmp	r2, #0
 800877a:	dd07      	ble.n	800878c <_dtoa_r+0xa8c>
 800877c:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008780:	d0ed      	beq.n	800875e <_dtoa_r+0xa5e>
 8008782:	9a02      	ldr	r2, [sp, #8]
 8008784:	f108 0301 	add.w	r3, r8, #1
 8008788:	7013      	strb	r3, [r2, #0]
 800878a:	e604      	b.n	8008396 <_dtoa_r+0x696>
 800878c:	9b07      	ldr	r3, [sp, #28]
 800878e:	9a07      	ldr	r2, [sp, #28]
 8008790:	f803 8c01 	strb.w	r8, [r3, #-1]
 8008794:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008796:	4293      	cmp	r3, r2
 8008798:	d028      	beq.n	80087ec <_dtoa_r+0xaec>
 800879a:	4649      	mov	r1, r9
 800879c:	2300      	movs	r3, #0
 800879e:	220a      	movs	r2, #10
 80087a0:	4658      	mov	r0, fp
 80087a2:	f000 f9d5 	bl	8008b50 <__multadd>
 80087a6:	42af      	cmp	r7, r5
 80087a8:	4681      	mov	r9, r0
 80087aa:	f04f 0300 	mov.w	r3, #0
 80087ae:	f04f 020a 	mov.w	r2, #10
 80087b2:	4639      	mov	r1, r7
 80087b4:	4658      	mov	r0, fp
 80087b6:	d107      	bne.n	80087c8 <_dtoa_r+0xac8>
 80087b8:	f000 f9ca 	bl	8008b50 <__multadd>
 80087bc:	4607      	mov	r7, r0
 80087be:	4605      	mov	r5, r0
 80087c0:	9b07      	ldr	r3, [sp, #28]
 80087c2:	3301      	adds	r3, #1
 80087c4:	9307      	str	r3, [sp, #28]
 80087c6:	e774      	b.n	80086b2 <_dtoa_r+0x9b2>
 80087c8:	f000 f9c2 	bl	8008b50 <__multadd>
 80087cc:	4629      	mov	r1, r5
 80087ce:	4607      	mov	r7, r0
 80087d0:	2300      	movs	r3, #0
 80087d2:	220a      	movs	r2, #10
 80087d4:	4658      	mov	r0, fp
 80087d6:	f000 f9bb 	bl	8008b50 <__multadd>
 80087da:	4605      	mov	r5, r0
 80087dc:	e7f0      	b.n	80087c0 <_dtoa_r+0xac0>
 80087de:	9b08      	ldr	r3, [sp, #32]
 80087e0:	2700      	movs	r7, #0
 80087e2:	2b00      	cmp	r3, #0
 80087e4:	bfcc      	ite	gt
 80087e6:	461e      	movgt	r6, r3
 80087e8:	2601      	movle	r6, #1
 80087ea:	4456      	add	r6, sl
 80087ec:	4649      	mov	r1, r9
 80087ee:	2201      	movs	r2, #1
 80087f0:	4658      	mov	r0, fp
 80087f2:	f000 fb57 	bl	8008ea4 <__lshift>
 80087f6:	4621      	mov	r1, r4
 80087f8:	4681      	mov	r9, r0
 80087fa:	f000 fbbf 	bl	8008f7c <__mcmp>
 80087fe:	2800      	cmp	r0, #0
 8008800:	dcb0      	bgt.n	8008764 <_dtoa_r+0xa64>
 8008802:	d102      	bne.n	800880a <_dtoa_r+0xb0a>
 8008804:	f018 0f01 	tst.w	r8, #1
 8008808:	d1ac      	bne.n	8008764 <_dtoa_r+0xa64>
 800880a:	4633      	mov	r3, r6
 800880c:	461e      	mov	r6, r3
 800880e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008812:	2a30      	cmp	r2, #48	@ 0x30
 8008814:	d0fa      	beq.n	800880c <_dtoa_r+0xb0c>
 8008816:	e5be      	b.n	8008396 <_dtoa_r+0x696>
 8008818:	459a      	cmp	sl, r3
 800881a:	d1a4      	bne.n	8008766 <_dtoa_r+0xa66>
 800881c:	9b04      	ldr	r3, [sp, #16]
 800881e:	3301      	adds	r3, #1
 8008820:	9304      	str	r3, [sp, #16]
 8008822:	2331      	movs	r3, #49	@ 0x31
 8008824:	f88a 3000 	strb.w	r3, [sl]
 8008828:	e5b5      	b.n	8008396 <_dtoa_r+0x696>
 800882a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800882c:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800888c <_dtoa_r+0xb8c>
 8008830:	b11b      	cbz	r3, 800883a <_dtoa_r+0xb3a>
 8008832:	f10a 0308 	add.w	r3, sl, #8
 8008836:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8008838:	6013      	str	r3, [r2, #0]
 800883a:	4650      	mov	r0, sl
 800883c:	b017      	add	sp, #92	@ 0x5c
 800883e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008842:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008844:	2b01      	cmp	r3, #1
 8008846:	f77f ae3d 	ble.w	80084c4 <_dtoa_r+0x7c4>
 800884a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800884c:	930a      	str	r3, [sp, #40]	@ 0x28
 800884e:	2001      	movs	r0, #1
 8008850:	e65b      	b.n	800850a <_dtoa_r+0x80a>
 8008852:	9b08      	ldr	r3, [sp, #32]
 8008854:	2b00      	cmp	r3, #0
 8008856:	f77f aed6 	ble.w	8008606 <_dtoa_r+0x906>
 800885a:	4656      	mov	r6, sl
 800885c:	4621      	mov	r1, r4
 800885e:	4648      	mov	r0, r9
 8008860:	f7ff f9c3 	bl	8007bea <quorem>
 8008864:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8008868:	9b08      	ldr	r3, [sp, #32]
 800886a:	f806 8b01 	strb.w	r8, [r6], #1
 800886e:	eba6 020a 	sub.w	r2, r6, sl
 8008872:	4293      	cmp	r3, r2
 8008874:	ddb3      	ble.n	80087de <_dtoa_r+0xade>
 8008876:	4649      	mov	r1, r9
 8008878:	2300      	movs	r3, #0
 800887a:	220a      	movs	r2, #10
 800887c:	4658      	mov	r0, fp
 800887e:	f000 f967 	bl	8008b50 <__multadd>
 8008882:	4681      	mov	r9, r0
 8008884:	e7ea      	b.n	800885c <_dtoa_r+0xb5c>
 8008886:	bf00      	nop
 8008888:	0800f0f6 	.word	0x0800f0f6
 800888c:	0800f07a 	.word	0x0800f07a

08008890 <_free_r>:
 8008890:	b538      	push	{r3, r4, r5, lr}
 8008892:	4605      	mov	r5, r0
 8008894:	2900      	cmp	r1, #0
 8008896:	d040      	beq.n	800891a <_free_r+0x8a>
 8008898:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800889c:	1f0c      	subs	r4, r1, #4
 800889e:	2b00      	cmp	r3, #0
 80088a0:	bfb8      	it	lt
 80088a2:	18e4      	addlt	r4, r4, r3
 80088a4:	f000 f8e6 	bl	8008a74 <__malloc_lock>
 80088a8:	4a1c      	ldr	r2, [pc, #112]	@ (800891c <_free_r+0x8c>)
 80088aa:	6813      	ldr	r3, [r2, #0]
 80088ac:	b933      	cbnz	r3, 80088bc <_free_r+0x2c>
 80088ae:	6063      	str	r3, [r4, #4]
 80088b0:	6014      	str	r4, [r2, #0]
 80088b2:	4628      	mov	r0, r5
 80088b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80088b8:	f000 b8e2 	b.w	8008a80 <__malloc_unlock>
 80088bc:	42a3      	cmp	r3, r4
 80088be:	d908      	bls.n	80088d2 <_free_r+0x42>
 80088c0:	6820      	ldr	r0, [r4, #0]
 80088c2:	1821      	adds	r1, r4, r0
 80088c4:	428b      	cmp	r3, r1
 80088c6:	bf01      	itttt	eq
 80088c8:	6819      	ldreq	r1, [r3, #0]
 80088ca:	685b      	ldreq	r3, [r3, #4]
 80088cc:	1809      	addeq	r1, r1, r0
 80088ce:	6021      	streq	r1, [r4, #0]
 80088d0:	e7ed      	b.n	80088ae <_free_r+0x1e>
 80088d2:	461a      	mov	r2, r3
 80088d4:	685b      	ldr	r3, [r3, #4]
 80088d6:	b10b      	cbz	r3, 80088dc <_free_r+0x4c>
 80088d8:	42a3      	cmp	r3, r4
 80088da:	d9fa      	bls.n	80088d2 <_free_r+0x42>
 80088dc:	6811      	ldr	r1, [r2, #0]
 80088de:	1850      	adds	r0, r2, r1
 80088e0:	42a0      	cmp	r0, r4
 80088e2:	d10b      	bne.n	80088fc <_free_r+0x6c>
 80088e4:	6820      	ldr	r0, [r4, #0]
 80088e6:	4401      	add	r1, r0
 80088e8:	1850      	adds	r0, r2, r1
 80088ea:	4283      	cmp	r3, r0
 80088ec:	6011      	str	r1, [r2, #0]
 80088ee:	d1e0      	bne.n	80088b2 <_free_r+0x22>
 80088f0:	6818      	ldr	r0, [r3, #0]
 80088f2:	685b      	ldr	r3, [r3, #4]
 80088f4:	4408      	add	r0, r1
 80088f6:	6010      	str	r0, [r2, #0]
 80088f8:	6053      	str	r3, [r2, #4]
 80088fa:	e7da      	b.n	80088b2 <_free_r+0x22>
 80088fc:	d902      	bls.n	8008904 <_free_r+0x74>
 80088fe:	230c      	movs	r3, #12
 8008900:	602b      	str	r3, [r5, #0]
 8008902:	e7d6      	b.n	80088b2 <_free_r+0x22>
 8008904:	6820      	ldr	r0, [r4, #0]
 8008906:	1821      	adds	r1, r4, r0
 8008908:	428b      	cmp	r3, r1
 800890a:	bf01      	itttt	eq
 800890c:	6819      	ldreq	r1, [r3, #0]
 800890e:	685b      	ldreq	r3, [r3, #4]
 8008910:	1809      	addeq	r1, r1, r0
 8008912:	6021      	streq	r1, [r4, #0]
 8008914:	6063      	str	r3, [r4, #4]
 8008916:	6054      	str	r4, [r2, #4]
 8008918:	e7cb      	b.n	80088b2 <_free_r+0x22>
 800891a:	bd38      	pop	{r3, r4, r5, pc}
 800891c:	200011e4 	.word	0x200011e4

08008920 <malloc>:
 8008920:	4b02      	ldr	r3, [pc, #8]	@ (800892c <malloc+0xc>)
 8008922:	4601      	mov	r1, r0
 8008924:	6818      	ldr	r0, [r3, #0]
 8008926:	f000 b825 	b.w	8008974 <_malloc_r>
 800892a:	bf00      	nop
 800892c:	20000068 	.word	0x20000068

08008930 <sbrk_aligned>:
 8008930:	b570      	push	{r4, r5, r6, lr}
 8008932:	4e0f      	ldr	r6, [pc, #60]	@ (8008970 <sbrk_aligned+0x40>)
 8008934:	460c      	mov	r4, r1
 8008936:	6831      	ldr	r1, [r6, #0]
 8008938:	4605      	mov	r5, r0
 800893a:	b911      	cbnz	r1, 8008942 <sbrk_aligned+0x12>
 800893c:	f000 fe40 	bl	80095c0 <_sbrk_r>
 8008940:	6030      	str	r0, [r6, #0]
 8008942:	4621      	mov	r1, r4
 8008944:	4628      	mov	r0, r5
 8008946:	f000 fe3b 	bl	80095c0 <_sbrk_r>
 800894a:	1c43      	adds	r3, r0, #1
 800894c:	d103      	bne.n	8008956 <sbrk_aligned+0x26>
 800894e:	f04f 34ff 	mov.w	r4, #4294967295
 8008952:	4620      	mov	r0, r4
 8008954:	bd70      	pop	{r4, r5, r6, pc}
 8008956:	1cc4      	adds	r4, r0, #3
 8008958:	f024 0403 	bic.w	r4, r4, #3
 800895c:	42a0      	cmp	r0, r4
 800895e:	d0f8      	beq.n	8008952 <sbrk_aligned+0x22>
 8008960:	1a21      	subs	r1, r4, r0
 8008962:	4628      	mov	r0, r5
 8008964:	f000 fe2c 	bl	80095c0 <_sbrk_r>
 8008968:	3001      	adds	r0, #1
 800896a:	d1f2      	bne.n	8008952 <sbrk_aligned+0x22>
 800896c:	e7ef      	b.n	800894e <sbrk_aligned+0x1e>
 800896e:	bf00      	nop
 8008970:	200011e0 	.word	0x200011e0

08008974 <_malloc_r>:
 8008974:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008978:	1ccd      	adds	r5, r1, #3
 800897a:	f025 0503 	bic.w	r5, r5, #3
 800897e:	3508      	adds	r5, #8
 8008980:	2d0c      	cmp	r5, #12
 8008982:	bf38      	it	cc
 8008984:	250c      	movcc	r5, #12
 8008986:	2d00      	cmp	r5, #0
 8008988:	4606      	mov	r6, r0
 800898a:	db01      	blt.n	8008990 <_malloc_r+0x1c>
 800898c:	42a9      	cmp	r1, r5
 800898e:	d904      	bls.n	800899a <_malloc_r+0x26>
 8008990:	230c      	movs	r3, #12
 8008992:	6033      	str	r3, [r6, #0]
 8008994:	2000      	movs	r0, #0
 8008996:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800899a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008a70 <_malloc_r+0xfc>
 800899e:	f000 f869 	bl	8008a74 <__malloc_lock>
 80089a2:	f8d8 3000 	ldr.w	r3, [r8]
 80089a6:	461c      	mov	r4, r3
 80089a8:	bb44      	cbnz	r4, 80089fc <_malloc_r+0x88>
 80089aa:	4629      	mov	r1, r5
 80089ac:	4630      	mov	r0, r6
 80089ae:	f7ff ffbf 	bl	8008930 <sbrk_aligned>
 80089b2:	1c43      	adds	r3, r0, #1
 80089b4:	4604      	mov	r4, r0
 80089b6:	d158      	bne.n	8008a6a <_malloc_r+0xf6>
 80089b8:	f8d8 4000 	ldr.w	r4, [r8]
 80089bc:	4627      	mov	r7, r4
 80089be:	2f00      	cmp	r7, #0
 80089c0:	d143      	bne.n	8008a4a <_malloc_r+0xd6>
 80089c2:	2c00      	cmp	r4, #0
 80089c4:	d04b      	beq.n	8008a5e <_malloc_r+0xea>
 80089c6:	6823      	ldr	r3, [r4, #0]
 80089c8:	4639      	mov	r1, r7
 80089ca:	4630      	mov	r0, r6
 80089cc:	eb04 0903 	add.w	r9, r4, r3
 80089d0:	f000 fdf6 	bl	80095c0 <_sbrk_r>
 80089d4:	4581      	cmp	r9, r0
 80089d6:	d142      	bne.n	8008a5e <_malloc_r+0xea>
 80089d8:	6821      	ldr	r1, [r4, #0]
 80089da:	4630      	mov	r0, r6
 80089dc:	1a6d      	subs	r5, r5, r1
 80089de:	4629      	mov	r1, r5
 80089e0:	f7ff ffa6 	bl	8008930 <sbrk_aligned>
 80089e4:	3001      	adds	r0, #1
 80089e6:	d03a      	beq.n	8008a5e <_malloc_r+0xea>
 80089e8:	6823      	ldr	r3, [r4, #0]
 80089ea:	442b      	add	r3, r5
 80089ec:	6023      	str	r3, [r4, #0]
 80089ee:	f8d8 3000 	ldr.w	r3, [r8]
 80089f2:	685a      	ldr	r2, [r3, #4]
 80089f4:	bb62      	cbnz	r2, 8008a50 <_malloc_r+0xdc>
 80089f6:	f8c8 7000 	str.w	r7, [r8]
 80089fa:	e00f      	b.n	8008a1c <_malloc_r+0xa8>
 80089fc:	6822      	ldr	r2, [r4, #0]
 80089fe:	1b52      	subs	r2, r2, r5
 8008a00:	d420      	bmi.n	8008a44 <_malloc_r+0xd0>
 8008a02:	2a0b      	cmp	r2, #11
 8008a04:	d917      	bls.n	8008a36 <_malloc_r+0xc2>
 8008a06:	1961      	adds	r1, r4, r5
 8008a08:	42a3      	cmp	r3, r4
 8008a0a:	6025      	str	r5, [r4, #0]
 8008a0c:	bf18      	it	ne
 8008a0e:	6059      	strne	r1, [r3, #4]
 8008a10:	6863      	ldr	r3, [r4, #4]
 8008a12:	bf08      	it	eq
 8008a14:	f8c8 1000 	streq.w	r1, [r8]
 8008a18:	5162      	str	r2, [r4, r5]
 8008a1a:	604b      	str	r3, [r1, #4]
 8008a1c:	4630      	mov	r0, r6
 8008a1e:	f000 f82f 	bl	8008a80 <__malloc_unlock>
 8008a22:	f104 000b 	add.w	r0, r4, #11
 8008a26:	1d23      	adds	r3, r4, #4
 8008a28:	f020 0007 	bic.w	r0, r0, #7
 8008a2c:	1ac2      	subs	r2, r0, r3
 8008a2e:	bf1c      	itt	ne
 8008a30:	1a1b      	subne	r3, r3, r0
 8008a32:	50a3      	strne	r3, [r4, r2]
 8008a34:	e7af      	b.n	8008996 <_malloc_r+0x22>
 8008a36:	6862      	ldr	r2, [r4, #4]
 8008a38:	42a3      	cmp	r3, r4
 8008a3a:	bf0c      	ite	eq
 8008a3c:	f8c8 2000 	streq.w	r2, [r8]
 8008a40:	605a      	strne	r2, [r3, #4]
 8008a42:	e7eb      	b.n	8008a1c <_malloc_r+0xa8>
 8008a44:	4623      	mov	r3, r4
 8008a46:	6864      	ldr	r4, [r4, #4]
 8008a48:	e7ae      	b.n	80089a8 <_malloc_r+0x34>
 8008a4a:	463c      	mov	r4, r7
 8008a4c:	687f      	ldr	r7, [r7, #4]
 8008a4e:	e7b6      	b.n	80089be <_malloc_r+0x4a>
 8008a50:	461a      	mov	r2, r3
 8008a52:	685b      	ldr	r3, [r3, #4]
 8008a54:	42a3      	cmp	r3, r4
 8008a56:	d1fb      	bne.n	8008a50 <_malloc_r+0xdc>
 8008a58:	2300      	movs	r3, #0
 8008a5a:	6053      	str	r3, [r2, #4]
 8008a5c:	e7de      	b.n	8008a1c <_malloc_r+0xa8>
 8008a5e:	230c      	movs	r3, #12
 8008a60:	4630      	mov	r0, r6
 8008a62:	6033      	str	r3, [r6, #0]
 8008a64:	f000 f80c 	bl	8008a80 <__malloc_unlock>
 8008a68:	e794      	b.n	8008994 <_malloc_r+0x20>
 8008a6a:	6005      	str	r5, [r0, #0]
 8008a6c:	e7d6      	b.n	8008a1c <_malloc_r+0xa8>
 8008a6e:	bf00      	nop
 8008a70:	200011e4 	.word	0x200011e4

08008a74 <__malloc_lock>:
 8008a74:	4801      	ldr	r0, [pc, #4]	@ (8008a7c <__malloc_lock+0x8>)
 8008a76:	f7ff b8a8 	b.w	8007bca <__retarget_lock_acquire_recursive>
 8008a7a:	bf00      	nop
 8008a7c:	200011dc 	.word	0x200011dc

08008a80 <__malloc_unlock>:
 8008a80:	4801      	ldr	r0, [pc, #4]	@ (8008a88 <__malloc_unlock+0x8>)
 8008a82:	f7ff b8a3 	b.w	8007bcc <__retarget_lock_release_recursive>
 8008a86:	bf00      	nop
 8008a88:	200011dc 	.word	0x200011dc

08008a8c <_Balloc>:
 8008a8c:	b570      	push	{r4, r5, r6, lr}
 8008a8e:	69c6      	ldr	r6, [r0, #28]
 8008a90:	4604      	mov	r4, r0
 8008a92:	460d      	mov	r5, r1
 8008a94:	b976      	cbnz	r6, 8008ab4 <_Balloc+0x28>
 8008a96:	2010      	movs	r0, #16
 8008a98:	f7ff ff42 	bl	8008920 <malloc>
 8008a9c:	4602      	mov	r2, r0
 8008a9e:	61e0      	str	r0, [r4, #28]
 8008aa0:	b920      	cbnz	r0, 8008aac <_Balloc+0x20>
 8008aa2:	216b      	movs	r1, #107	@ 0x6b
 8008aa4:	4b17      	ldr	r3, [pc, #92]	@ (8008b04 <_Balloc+0x78>)
 8008aa6:	4818      	ldr	r0, [pc, #96]	@ (8008b08 <_Balloc+0x7c>)
 8008aa8:	f000 fda8 	bl	80095fc <__assert_func>
 8008aac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ab0:	6006      	str	r6, [r0, #0]
 8008ab2:	60c6      	str	r6, [r0, #12]
 8008ab4:	69e6      	ldr	r6, [r4, #28]
 8008ab6:	68f3      	ldr	r3, [r6, #12]
 8008ab8:	b183      	cbz	r3, 8008adc <_Balloc+0x50>
 8008aba:	69e3      	ldr	r3, [r4, #28]
 8008abc:	68db      	ldr	r3, [r3, #12]
 8008abe:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008ac2:	b9b8      	cbnz	r0, 8008af4 <_Balloc+0x68>
 8008ac4:	2101      	movs	r1, #1
 8008ac6:	fa01 f605 	lsl.w	r6, r1, r5
 8008aca:	1d72      	adds	r2, r6, #5
 8008acc:	4620      	mov	r0, r4
 8008ace:	0092      	lsls	r2, r2, #2
 8008ad0:	f000 fdb2 	bl	8009638 <_calloc_r>
 8008ad4:	b160      	cbz	r0, 8008af0 <_Balloc+0x64>
 8008ad6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008ada:	e00e      	b.n	8008afa <_Balloc+0x6e>
 8008adc:	2221      	movs	r2, #33	@ 0x21
 8008ade:	2104      	movs	r1, #4
 8008ae0:	4620      	mov	r0, r4
 8008ae2:	f000 fda9 	bl	8009638 <_calloc_r>
 8008ae6:	69e3      	ldr	r3, [r4, #28]
 8008ae8:	60f0      	str	r0, [r6, #12]
 8008aea:	68db      	ldr	r3, [r3, #12]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d1e4      	bne.n	8008aba <_Balloc+0x2e>
 8008af0:	2000      	movs	r0, #0
 8008af2:	bd70      	pop	{r4, r5, r6, pc}
 8008af4:	6802      	ldr	r2, [r0, #0]
 8008af6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008afa:	2300      	movs	r3, #0
 8008afc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008b00:	e7f7      	b.n	8008af2 <_Balloc+0x66>
 8008b02:	bf00      	nop
 8008b04:	0800f087 	.word	0x0800f087
 8008b08:	0800f107 	.word	0x0800f107

08008b0c <_Bfree>:
 8008b0c:	b570      	push	{r4, r5, r6, lr}
 8008b0e:	69c6      	ldr	r6, [r0, #28]
 8008b10:	4605      	mov	r5, r0
 8008b12:	460c      	mov	r4, r1
 8008b14:	b976      	cbnz	r6, 8008b34 <_Bfree+0x28>
 8008b16:	2010      	movs	r0, #16
 8008b18:	f7ff ff02 	bl	8008920 <malloc>
 8008b1c:	4602      	mov	r2, r0
 8008b1e:	61e8      	str	r0, [r5, #28]
 8008b20:	b920      	cbnz	r0, 8008b2c <_Bfree+0x20>
 8008b22:	218f      	movs	r1, #143	@ 0x8f
 8008b24:	4b08      	ldr	r3, [pc, #32]	@ (8008b48 <_Bfree+0x3c>)
 8008b26:	4809      	ldr	r0, [pc, #36]	@ (8008b4c <_Bfree+0x40>)
 8008b28:	f000 fd68 	bl	80095fc <__assert_func>
 8008b2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008b30:	6006      	str	r6, [r0, #0]
 8008b32:	60c6      	str	r6, [r0, #12]
 8008b34:	b13c      	cbz	r4, 8008b46 <_Bfree+0x3a>
 8008b36:	69eb      	ldr	r3, [r5, #28]
 8008b38:	6862      	ldr	r2, [r4, #4]
 8008b3a:	68db      	ldr	r3, [r3, #12]
 8008b3c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008b40:	6021      	str	r1, [r4, #0]
 8008b42:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008b46:	bd70      	pop	{r4, r5, r6, pc}
 8008b48:	0800f087 	.word	0x0800f087
 8008b4c:	0800f107 	.word	0x0800f107

08008b50 <__multadd>:
 8008b50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b54:	4607      	mov	r7, r0
 8008b56:	460c      	mov	r4, r1
 8008b58:	461e      	mov	r6, r3
 8008b5a:	2000      	movs	r0, #0
 8008b5c:	690d      	ldr	r5, [r1, #16]
 8008b5e:	f101 0c14 	add.w	ip, r1, #20
 8008b62:	f8dc 3000 	ldr.w	r3, [ip]
 8008b66:	3001      	adds	r0, #1
 8008b68:	b299      	uxth	r1, r3
 8008b6a:	fb02 6101 	mla	r1, r2, r1, r6
 8008b6e:	0c1e      	lsrs	r6, r3, #16
 8008b70:	0c0b      	lsrs	r3, r1, #16
 8008b72:	fb02 3306 	mla	r3, r2, r6, r3
 8008b76:	b289      	uxth	r1, r1
 8008b78:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008b7c:	4285      	cmp	r5, r0
 8008b7e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008b82:	f84c 1b04 	str.w	r1, [ip], #4
 8008b86:	dcec      	bgt.n	8008b62 <__multadd+0x12>
 8008b88:	b30e      	cbz	r6, 8008bce <__multadd+0x7e>
 8008b8a:	68a3      	ldr	r3, [r4, #8]
 8008b8c:	42ab      	cmp	r3, r5
 8008b8e:	dc19      	bgt.n	8008bc4 <__multadd+0x74>
 8008b90:	6861      	ldr	r1, [r4, #4]
 8008b92:	4638      	mov	r0, r7
 8008b94:	3101      	adds	r1, #1
 8008b96:	f7ff ff79 	bl	8008a8c <_Balloc>
 8008b9a:	4680      	mov	r8, r0
 8008b9c:	b928      	cbnz	r0, 8008baa <__multadd+0x5a>
 8008b9e:	4602      	mov	r2, r0
 8008ba0:	21ba      	movs	r1, #186	@ 0xba
 8008ba2:	4b0c      	ldr	r3, [pc, #48]	@ (8008bd4 <__multadd+0x84>)
 8008ba4:	480c      	ldr	r0, [pc, #48]	@ (8008bd8 <__multadd+0x88>)
 8008ba6:	f000 fd29 	bl	80095fc <__assert_func>
 8008baa:	6922      	ldr	r2, [r4, #16]
 8008bac:	f104 010c 	add.w	r1, r4, #12
 8008bb0:	3202      	adds	r2, #2
 8008bb2:	0092      	lsls	r2, r2, #2
 8008bb4:	300c      	adds	r0, #12
 8008bb6:	f000 fd13 	bl	80095e0 <memcpy>
 8008bba:	4621      	mov	r1, r4
 8008bbc:	4638      	mov	r0, r7
 8008bbe:	f7ff ffa5 	bl	8008b0c <_Bfree>
 8008bc2:	4644      	mov	r4, r8
 8008bc4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008bc8:	3501      	adds	r5, #1
 8008bca:	615e      	str	r6, [r3, #20]
 8008bcc:	6125      	str	r5, [r4, #16]
 8008bce:	4620      	mov	r0, r4
 8008bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bd4:	0800f0f6 	.word	0x0800f0f6
 8008bd8:	0800f107 	.word	0x0800f107

08008bdc <__hi0bits>:
 8008bdc:	4603      	mov	r3, r0
 8008bde:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008be2:	bf3a      	itte	cc
 8008be4:	0403      	lslcc	r3, r0, #16
 8008be6:	2010      	movcc	r0, #16
 8008be8:	2000      	movcs	r0, #0
 8008bea:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008bee:	bf3c      	itt	cc
 8008bf0:	021b      	lslcc	r3, r3, #8
 8008bf2:	3008      	addcc	r0, #8
 8008bf4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008bf8:	bf3c      	itt	cc
 8008bfa:	011b      	lslcc	r3, r3, #4
 8008bfc:	3004      	addcc	r0, #4
 8008bfe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008c02:	bf3c      	itt	cc
 8008c04:	009b      	lslcc	r3, r3, #2
 8008c06:	3002      	addcc	r0, #2
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	db05      	blt.n	8008c18 <__hi0bits+0x3c>
 8008c0c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008c10:	f100 0001 	add.w	r0, r0, #1
 8008c14:	bf08      	it	eq
 8008c16:	2020      	moveq	r0, #32
 8008c18:	4770      	bx	lr

08008c1a <__lo0bits>:
 8008c1a:	6803      	ldr	r3, [r0, #0]
 8008c1c:	4602      	mov	r2, r0
 8008c1e:	f013 0007 	ands.w	r0, r3, #7
 8008c22:	d00b      	beq.n	8008c3c <__lo0bits+0x22>
 8008c24:	07d9      	lsls	r1, r3, #31
 8008c26:	d421      	bmi.n	8008c6c <__lo0bits+0x52>
 8008c28:	0798      	lsls	r0, r3, #30
 8008c2a:	bf49      	itett	mi
 8008c2c:	085b      	lsrmi	r3, r3, #1
 8008c2e:	089b      	lsrpl	r3, r3, #2
 8008c30:	2001      	movmi	r0, #1
 8008c32:	6013      	strmi	r3, [r2, #0]
 8008c34:	bf5c      	itt	pl
 8008c36:	2002      	movpl	r0, #2
 8008c38:	6013      	strpl	r3, [r2, #0]
 8008c3a:	4770      	bx	lr
 8008c3c:	b299      	uxth	r1, r3
 8008c3e:	b909      	cbnz	r1, 8008c44 <__lo0bits+0x2a>
 8008c40:	2010      	movs	r0, #16
 8008c42:	0c1b      	lsrs	r3, r3, #16
 8008c44:	b2d9      	uxtb	r1, r3
 8008c46:	b909      	cbnz	r1, 8008c4c <__lo0bits+0x32>
 8008c48:	3008      	adds	r0, #8
 8008c4a:	0a1b      	lsrs	r3, r3, #8
 8008c4c:	0719      	lsls	r1, r3, #28
 8008c4e:	bf04      	itt	eq
 8008c50:	091b      	lsreq	r3, r3, #4
 8008c52:	3004      	addeq	r0, #4
 8008c54:	0799      	lsls	r1, r3, #30
 8008c56:	bf04      	itt	eq
 8008c58:	089b      	lsreq	r3, r3, #2
 8008c5a:	3002      	addeq	r0, #2
 8008c5c:	07d9      	lsls	r1, r3, #31
 8008c5e:	d403      	bmi.n	8008c68 <__lo0bits+0x4e>
 8008c60:	085b      	lsrs	r3, r3, #1
 8008c62:	f100 0001 	add.w	r0, r0, #1
 8008c66:	d003      	beq.n	8008c70 <__lo0bits+0x56>
 8008c68:	6013      	str	r3, [r2, #0]
 8008c6a:	4770      	bx	lr
 8008c6c:	2000      	movs	r0, #0
 8008c6e:	4770      	bx	lr
 8008c70:	2020      	movs	r0, #32
 8008c72:	4770      	bx	lr

08008c74 <__i2b>:
 8008c74:	b510      	push	{r4, lr}
 8008c76:	460c      	mov	r4, r1
 8008c78:	2101      	movs	r1, #1
 8008c7a:	f7ff ff07 	bl	8008a8c <_Balloc>
 8008c7e:	4602      	mov	r2, r0
 8008c80:	b928      	cbnz	r0, 8008c8e <__i2b+0x1a>
 8008c82:	f240 1145 	movw	r1, #325	@ 0x145
 8008c86:	4b04      	ldr	r3, [pc, #16]	@ (8008c98 <__i2b+0x24>)
 8008c88:	4804      	ldr	r0, [pc, #16]	@ (8008c9c <__i2b+0x28>)
 8008c8a:	f000 fcb7 	bl	80095fc <__assert_func>
 8008c8e:	2301      	movs	r3, #1
 8008c90:	6144      	str	r4, [r0, #20]
 8008c92:	6103      	str	r3, [r0, #16]
 8008c94:	bd10      	pop	{r4, pc}
 8008c96:	bf00      	nop
 8008c98:	0800f0f6 	.word	0x0800f0f6
 8008c9c:	0800f107 	.word	0x0800f107

08008ca0 <__multiply>:
 8008ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ca4:	4614      	mov	r4, r2
 8008ca6:	690a      	ldr	r2, [r1, #16]
 8008ca8:	6923      	ldr	r3, [r4, #16]
 8008caa:	460f      	mov	r7, r1
 8008cac:	429a      	cmp	r2, r3
 8008cae:	bfa2      	ittt	ge
 8008cb0:	4623      	movge	r3, r4
 8008cb2:	460c      	movge	r4, r1
 8008cb4:	461f      	movge	r7, r3
 8008cb6:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008cba:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008cbe:	68a3      	ldr	r3, [r4, #8]
 8008cc0:	6861      	ldr	r1, [r4, #4]
 8008cc2:	eb0a 0609 	add.w	r6, sl, r9
 8008cc6:	42b3      	cmp	r3, r6
 8008cc8:	b085      	sub	sp, #20
 8008cca:	bfb8      	it	lt
 8008ccc:	3101      	addlt	r1, #1
 8008cce:	f7ff fedd 	bl	8008a8c <_Balloc>
 8008cd2:	b930      	cbnz	r0, 8008ce2 <__multiply+0x42>
 8008cd4:	4602      	mov	r2, r0
 8008cd6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008cda:	4b43      	ldr	r3, [pc, #268]	@ (8008de8 <__multiply+0x148>)
 8008cdc:	4843      	ldr	r0, [pc, #268]	@ (8008dec <__multiply+0x14c>)
 8008cde:	f000 fc8d 	bl	80095fc <__assert_func>
 8008ce2:	f100 0514 	add.w	r5, r0, #20
 8008ce6:	462b      	mov	r3, r5
 8008ce8:	2200      	movs	r2, #0
 8008cea:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008cee:	4543      	cmp	r3, r8
 8008cf0:	d321      	bcc.n	8008d36 <__multiply+0x96>
 8008cf2:	f107 0114 	add.w	r1, r7, #20
 8008cf6:	f104 0214 	add.w	r2, r4, #20
 8008cfa:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008cfe:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8008d02:	9302      	str	r3, [sp, #8]
 8008d04:	1b13      	subs	r3, r2, r4
 8008d06:	3b15      	subs	r3, #21
 8008d08:	f023 0303 	bic.w	r3, r3, #3
 8008d0c:	3304      	adds	r3, #4
 8008d0e:	f104 0715 	add.w	r7, r4, #21
 8008d12:	42ba      	cmp	r2, r7
 8008d14:	bf38      	it	cc
 8008d16:	2304      	movcc	r3, #4
 8008d18:	9301      	str	r3, [sp, #4]
 8008d1a:	9b02      	ldr	r3, [sp, #8]
 8008d1c:	9103      	str	r1, [sp, #12]
 8008d1e:	428b      	cmp	r3, r1
 8008d20:	d80c      	bhi.n	8008d3c <__multiply+0x9c>
 8008d22:	2e00      	cmp	r6, #0
 8008d24:	dd03      	ble.n	8008d2e <__multiply+0x8e>
 8008d26:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d2a:	2b00      	cmp	r3, #0
 8008d2c:	d05a      	beq.n	8008de4 <__multiply+0x144>
 8008d2e:	6106      	str	r6, [r0, #16]
 8008d30:	b005      	add	sp, #20
 8008d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d36:	f843 2b04 	str.w	r2, [r3], #4
 8008d3a:	e7d8      	b.n	8008cee <__multiply+0x4e>
 8008d3c:	f8b1 a000 	ldrh.w	sl, [r1]
 8008d40:	f1ba 0f00 	cmp.w	sl, #0
 8008d44:	d023      	beq.n	8008d8e <__multiply+0xee>
 8008d46:	46a9      	mov	r9, r5
 8008d48:	f04f 0c00 	mov.w	ip, #0
 8008d4c:	f104 0e14 	add.w	lr, r4, #20
 8008d50:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008d54:	f8d9 3000 	ldr.w	r3, [r9]
 8008d58:	fa1f fb87 	uxth.w	fp, r7
 8008d5c:	b29b      	uxth	r3, r3
 8008d5e:	fb0a 330b 	mla	r3, sl, fp, r3
 8008d62:	4463      	add	r3, ip
 8008d64:	f8d9 c000 	ldr.w	ip, [r9]
 8008d68:	0c3f      	lsrs	r7, r7, #16
 8008d6a:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008d6e:	fb0a c707 	mla	r7, sl, r7, ip
 8008d72:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008d76:	b29b      	uxth	r3, r3
 8008d78:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008d7c:	4572      	cmp	r2, lr
 8008d7e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008d82:	f849 3b04 	str.w	r3, [r9], #4
 8008d86:	d8e3      	bhi.n	8008d50 <__multiply+0xb0>
 8008d88:	9b01      	ldr	r3, [sp, #4]
 8008d8a:	f845 c003 	str.w	ip, [r5, r3]
 8008d8e:	9b03      	ldr	r3, [sp, #12]
 8008d90:	3104      	adds	r1, #4
 8008d92:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008d96:	f1b9 0f00 	cmp.w	r9, #0
 8008d9a:	d021      	beq.n	8008de0 <__multiply+0x140>
 8008d9c:	46ae      	mov	lr, r5
 8008d9e:	f04f 0a00 	mov.w	sl, #0
 8008da2:	682b      	ldr	r3, [r5, #0]
 8008da4:	f104 0c14 	add.w	ip, r4, #20
 8008da8:	f8bc b000 	ldrh.w	fp, [ip]
 8008dac:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008db0:	b29b      	uxth	r3, r3
 8008db2:	fb09 770b 	mla	r7, r9, fp, r7
 8008db6:	4457      	add	r7, sl
 8008db8:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008dbc:	f84e 3b04 	str.w	r3, [lr], #4
 8008dc0:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008dc4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008dc8:	f8be 3000 	ldrh.w	r3, [lr]
 8008dcc:	4562      	cmp	r2, ip
 8008dce:	fb09 330a 	mla	r3, r9, sl, r3
 8008dd2:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008dd6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008dda:	d8e5      	bhi.n	8008da8 <__multiply+0x108>
 8008ddc:	9f01      	ldr	r7, [sp, #4]
 8008dde:	51eb      	str	r3, [r5, r7]
 8008de0:	3504      	adds	r5, #4
 8008de2:	e79a      	b.n	8008d1a <__multiply+0x7a>
 8008de4:	3e01      	subs	r6, #1
 8008de6:	e79c      	b.n	8008d22 <__multiply+0x82>
 8008de8:	0800f0f6 	.word	0x0800f0f6
 8008dec:	0800f107 	.word	0x0800f107

08008df0 <__pow5mult>:
 8008df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008df4:	4615      	mov	r5, r2
 8008df6:	f012 0203 	ands.w	r2, r2, #3
 8008dfa:	4607      	mov	r7, r0
 8008dfc:	460e      	mov	r6, r1
 8008dfe:	d007      	beq.n	8008e10 <__pow5mult+0x20>
 8008e00:	4c25      	ldr	r4, [pc, #148]	@ (8008e98 <__pow5mult+0xa8>)
 8008e02:	3a01      	subs	r2, #1
 8008e04:	2300      	movs	r3, #0
 8008e06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008e0a:	f7ff fea1 	bl	8008b50 <__multadd>
 8008e0e:	4606      	mov	r6, r0
 8008e10:	10ad      	asrs	r5, r5, #2
 8008e12:	d03d      	beq.n	8008e90 <__pow5mult+0xa0>
 8008e14:	69fc      	ldr	r4, [r7, #28]
 8008e16:	b97c      	cbnz	r4, 8008e38 <__pow5mult+0x48>
 8008e18:	2010      	movs	r0, #16
 8008e1a:	f7ff fd81 	bl	8008920 <malloc>
 8008e1e:	4602      	mov	r2, r0
 8008e20:	61f8      	str	r0, [r7, #28]
 8008e22:	b928      	cbnz	r0, 8008e30 <__pow5mult+0x40>
 8008e24:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008e28:	4b1c      	ldr	r3, [pc, #112]	@ (8008e9c <__pow5mult+0xac>)
 8008e2a:	481d      	ldr	r0, [pc, #116]	@ (8008ea0 <__pow5mult+0xb0>)
 8008e2c:	f000 fbe6 	bl	80095fc <__assert_func>
 8008e30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e34:	6004      	str	r4, [r0, #0]
 8008e36:	60c4      	str	r4, [r0, #12]
 8008e38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008e3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008e40:	b94c      	cbnz	r4, 8008e56 <__pow5mult+0x66>
 8008e42:	f240 2171 	movw	r1, #625	@ 0x271
 8008e46:	4638      	mov	r0, r7
 8008e48:	f7ff ff14 	bl	8008c74 <__i2b>
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	4604      	mov	r4, r0
 8008e50:	f8c8 0008 	str.w	r0, [r8, #8]
 8008e54:	6003      	str	r3, [r0, #0]
 8008e56:	f04f 0900 	mov.w	r9, #0
 8008e5a:	07eb      	lsls	r3, r5, #31
 8008e5c:	d50a      	bpl.n	8008e74 <__pow5mult+0x84>
 8008e5e:	4631      	mov	r1, r6
 8008e60:	4622      	mov	r2, r4
 8008e62:	4638      	mov	r0, r7
 8008e64:	f7ff ff1c 	bl	8008ca0 <__multiply>
 8008e68:	4680      	mov	r8, r0
 8008e6a:	4631      	mov	r1, r6
 8008e6c:	4638      	mov	r0, r7
 8008e6e:	f7ff fe4d 	bl	8008b0c <_Bfree>
 8008e72:	4646      	mov	r6, r8
 8008e74:	106d      	asrs	r5, r5, #1
 8008e76:	d00b      	beq.n	8008e90 <__pow5mult+0xa0>
 8008e78:	6820      	ldr	r0, [r4, #0]
 8008e7a:	b938      	cbnz	r0, 8008e8c <__pow5mult+0x9c>
 8008e7c:	4622      	mov	r2, r4
 8008e7e:	4621      	mov	r1, r4
 8008e80:	4638      	mov	r0, r7
 8008e82:	f7ff ff0d 	bl	8008ca0 <__multiply>
 8008e86:	6020      	str	r0, [r4, #0]
 8008e88:	f8c0 9000 	str.w	r9, [r0]
 8008e8c:	4604      	mov	r4, r0
 8008e8e:	e7e4      	b.n	8008e5a <__pow5mult+0x6a>
 8008e90:	4630      	mov	r0, r6
 8008e92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e96:	bf00      	nop
 8008e98:	0800f160 	.word	0x0800f160
 8008e9c:	0800f087 	.word	0x0800f087
 8008ea0:	0800f107 	.word	0x0800f107

08008ea4 <__lshift>:
 8008ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008ea8:	460c      	mov	r4, r1
 8008eaa:	4607      	mov	r7, r0
 8008eac:	4691      	mov	r9, r2
 8008eae:	6923      	ldr	r3, [r4, #16]
 8008eb0:	6849      	ldr	r1, [r1, #4]
 8008eb2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008eb6:	68a3      	ldr	r3, [r4, #8]
 8008eb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008ebc:	f108 0601 	add.w	r6, r8, #1
 8008ec0:	42b3      	cmp	r3, r6
 8008ec2:	db0b      	blt.n	8008edc <__lshift+0x38>
 8008ec4:	4638      	mov	r0, r7
 8008ec6:	f7ff fde1 	bl	8008a8c <_Balloc>
 8008eca:	4605      	mov	r5, r0
 8008ecc:	b948      	cbnz	r0, 8008ee2 <__lshift+0x3e>
 8008ece:	4602      	mov	r2, r0
 8008ed0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008ed4:	4b27      	ldr	r3, [pc, #156]	@ (8008f74 <__lshift+0xd0>)
 8008ed6:	4828      	ldr	r0, [pc, #160]	@ (8008f78 <__lshift+0xd4>)
 8008ed8:	f000 fb90 	bl	80095fc <__assert_func>
 8008edc:	3101      	adds	r1, #1
 8008ede:	005b      	lsls	r3, r3, #1
 8008ee0:	e7ee      	b.n	8008ec0 <__lshift+0x1c>
 8008ee2:	2300      	movs	r3, #0
 8008ee4:	f100 0114 	add.w	r1, r0, #20
 8008ee8:	f100 0210 	add.w	r2, r0, #16
 8008eec:	4618      	mov	r0, r3
 8008eee:	4553      	cmp	r3, sl
 8008ef0:	db33      	blt.n	8008f5a <__lshift+0xb6>
 8008ef2:	6920      	ldr	r0, [r4, #16]
 8008ef4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008ef8:	f104 0314 	add.w	r3, r4, #20
 8008efc:	f019 091f 	ands.w	r9, r9, #31
 8008f00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008f04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008f08:	d02b      	beq.n	8008f62 <__lshift+0xbe>
 8008f0a:	468a      	mov	sl, r1
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	f1c9 0e20 	rsb	lr, r9, #32
 8008f12:	6818      	ldr	r0, [r3, #0]
 8008f14:	fa00 f009 	lsl.w	r0, r0, r9
 8008f18:	4310      	orrs	r0, r2
 8008f1a:	f84a 0b04 	str.w	r0, [sl], #4
 8008f1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f22:	459c      	cmp	ip, r3
 8008f24:	fa22 f20e 	lsr.w	r2, r2, lr
 8008f28:	d8f3      	bhi.n	8008f12 <__lshift+0x6e>
 8008f2a:	ebac 0304 	sub.w	r3, ip, r4
 8008f2e:	3b15      	subs	r3, #21
 8008f30:	f023 0303 	bic.w	r3, r3, #3
 8008f34:	3304      	adds	r3, #4
 8008f36:	f104 0015 	add.w	r0, r4, #21
 8008f3a:	4584      	cmp	ip, r0
 8008f3c:	bf38      	it	cc
 8008f3e:	2304      	movcc	r3, #4
 8008f40:	50ca      	str	r2, [r1, r3]
 8008f42:	b10a      	cbz	r2, 8008f48 <__lshift+0xa4>
 8008f44:	f108 0602 	add.w	r6, r8, #2
 8008f48:	3e01      	subs	r6, #1
 8008f4a:	4638      	mov	r0, r7
 8008f4c:	4621      	mov	r1, r4
 8008f4e:	612e      	str	r6, [r5, #16]
 8008f50:	f7ff fddc 	bl	8008b0c <_Bfree>
 8008f54:	4628      	mov	r0, r5
 8008f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008f5a:	f842 0f04 	str.w	r0, [r2, #4]!
 8008f5e:	3301      	adds	r3, #1
 8008f60:	e7c5      	b.n	8008eee <__lshift+0x4a>
 8008f62:	3904      	subs	r1, #4
 8008f64:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f68:	459c      	cmp	ip, r3
 8008f6a:	f841 2f04 	str.w	r2, [r1, #4]!
 8008f6e:	d8f9      	bhi.n	8008f64 <__lshift+0xc0>
 8008f70:	e7ea      	b.n	8008f48 <__lshift+0xa4>
 8008f72:	bf00      	nop
 8008f74:	0800f0f6 	.word	0x0800f0f6
 8008f78:	0800f107 	.word	0x0800f107

08008f7c <__mcmp>:
 8008f7c:	4603      	mov	r3, r0
 8008f7e:	690a      	ldr	r2, [r1, #16]
 8008f80:	6900      	ldr	r0, [r0, #16]
 8008f82:	b530      	push	{r4, r5, lr}
 8008f84:	1a80      	subs	r0, r0, r2
 8008f86:	d10e      	bne.n	8008fa6 <__mcmp+0x2a>
 8008f88:	3314      	adds	r3, #20
 8008f8a:	3114      	adds	r1, #20
 8008f8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008f90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008f94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008f98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008f9c:	4295      	cmp	r5, r2
 8008f9e:	d003      	beq.n	8008fa8 <__mcmp+0x2c>
 8008fa0:	d205      	bcs.n	8008fae <__mcmp+0x32>
 8008fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8008fa6:	bd30      	pop	{r4, r5, pc}
 8008fa8:	42a3      	cmp	r3, r4
 8008faa:	d3f3      	bcc.n	8008f94 <__mcmp+0x18>
 8008fac:	e7fb      	b.n	8008fa6 <__mcmp+0x2a>
 8008fae:	2001      	movs	r0, #1
 8008fb0:	e7f9      	b.n	8008fa6 <__mcmp+0x2a>
	...

08008fb4 <__mdiff>:
 8008fb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fb8:	4689      	mov	r9, r1
 8008fba:	4606      	mov	r6, r0
 8008fbc:	4611      	mov	r1, r2
 8008fbe:	4648      	mov	r0, r9
 8008fc0:	4614      	mov	r4, r2
 8008fc2:	f7ff ffdb 	bl	8008f7c <__mcmp>
 8008fc6:	1e05      	subs	r5, r0, #0
 8008fc8:	d112      	bne.n	8008ff0 <__mdiff+0x3c>
 8008fca:	4629      	mov	r1, r5
 8008fcc:	4630      	mov	r0, r6
 8008fce:	f7ff fd5d 	bl	8008a8c <_Balloc>
 8008fd2:	4602      	mov	r2, r0
 8008fd4:	b928      	cbnz	r0, 8008fe2 <__mdiff+0x2e>
 8008fd6:	f240 2137 	movw	r1, #567	@ 0x237
 8008fda:	4b3e      	ldr	r3, [pc, #248]	@ (80090d4 <__mdiff+0x120>)
 8008fdc:	483e      	ldr	r0, [pc, #248]	@ (80090d8 <__mdiff+0x124>)
 8008fde:	f000 fb0d 	bl	80095fc <__assert_func>
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008fe8:	4610      	mov	r0, r2
 8008fea:	b003      	add	sp, #12
 8008fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ff0:	bfbc      	itt	lt
 8008ff2:	464b      	movlt	r3, r9
 8008ff4:	46a1      	movlt	r9, r4
 8008ff6:	4630      	mov	r0, r6
 8008ff8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008ffc:	bfba      	itte	lt
 8008ffe:	461c      	movlt	r4, r3
 8009000:	2501      	movlt	r5, #1
 8009002:	2500      	movge	r5, #0
 8009004:	f7ff fd42 	bl	8008a8c <_Balloc>
 8009008:	4602      	mov	r2, r0
 800900a:	b918      	cbnz	r0, 8009014 <__mdiff+0x60>
 800900c:	f240 2145 	movw	r1, #581	@ 0x245
 8009010:	4b30      	ldr	r3, [pc, #192]	@ (80090d4 <__mdiff+0x120>)
 8009012:	e7e3      	b.n	8008fdc <__mdiff+0x28>
 8009014:	f100 0b14 	add.w	fp, r0, #20
 8009018:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800901c:	f109 0310 	add.w	r3, r9, #16
 8009020:	60c5      	str	r5, [r0, #12]
 8009022:	f04f 0c00 	mov.w	ip, #0
 8009026:	f109 0514 	add.w	r5, r9, #20
 800902a:	46d9      	mov	r9, fp
 800902c:	6926      	ldr	r6, [r4, #16]
 800902e:	f104 0e14 	add.w	lr, r4, #20
 8009032:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8009036:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800903a:	9301      	str	r3, [sp, #4]
 800903c:	9b01      	ldr	r3, [sp, #4]
 800903e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8009042:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009046:	b281      	uxth	r1, r0
 8009048:	9301      	str	r3, [sp, #4]
 800904a:	fa1f f38a 	uxth.w	r3, sl
 800904e:	1a5b      	subs	r3, r3, r1
 8009050:	0c00      	lsrs	r0, r0, #16
 8009052:	4463      	add	r3, ip
 8009054:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009058:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800905c:	b29b      	uxth	r3, r3
 800905e:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009062:	4576      	cmp	r6, lr
 8009064:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8009068:	f849 3b04 	str.w	r3, [r9], #4
 800906c:	d8e6      	bhi.n	800903c <__mdiff+0x88>
 800906e:	1b33      	subs	r3, r6, r4
 8009070:	3b15      	subs	r3, #21
 8009072:	f023 0303 	bic.w	r3, r3, #3
 8009076:	3415      	adds	r4, #21
 8009078:	3304      	adds	r3, #4
 800907a:	42a6      	cmp	r6, r4
 800907c:	bf38      	it	cc
 800907e:	2304      	movcc	r3, #4
 8009080:	441d      	add	r5, r3
 8009082:	445b      	add	r3, fp
 8009084:	461e      	mov	r6, r3
 8009086:	462c      	mov	r4, r5
 8009088:	4544      	cmp	r4, r8
 800908a:	d30e      	bcc.n	80090aa <__mdiff+0xf6>
 800908c:	f108 0103 	add.w	r1, r8, #3
 8009090:	1b49      	subs	r1, r1, r5
 8009092:	f021 0103 	bic.w	r1, r1, #3
 8009096:	3d03      	subs	r5, #3
 8009098:	45a8      	cmp	r8, r5
 800909a:	bf38      	it	cc
 800909c:	2100      	movcc	r1, #0
 800909e:	440b      	add	r3, r1
 80090a0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80090a4:	b199      	cbz	r1, 80090ce <__mdiff+0x11a>
 80090a6:	6117      	str	r7, [r2, #16]
 80090a8:	e79e      	b.n	8008fe8 <__mdiff+0x34>
 80090aa:	46e6      	mov	lr, ip
 80090ac:	f854 1b04 	ldr.w	r1, [r4], #4
 80090b0:	fa1f fc81 	uxth.w	ip, r1
 80090b4:	44f4      	add	ip, lr
 80090b6:	0c08      	lsrs	r0, r1, #16
 80090b8:	4471      	add	r1, lr
 80090ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80090be:	b289      	uxth	r1, r1
 80090c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80090c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80090c8:	f846 1b04 	str.w	r1, [r6], #4
 80090cc:	e7dc      	b.n	8009088 <__mdiff+0xd4>
 80090ce:	3f01      	subs	r7, #1
 80090d0:	e7e6      	b.n	80090a0 <__mdiff+0xec>
 80090d2:	bf00      	nop
 80090d4:	0800f0f6 	.word	0x0800f0f6
 80090d8:	0800f107 	.word	0x0800f107

080090dc <__d2b>:
 80090dc:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 80090e0:	2101      	movs	r1, #1
 80090e2:	4690      	mov	r8, r2
 80090e4:	4699      	mov	r9, r3
 80090e6:	9e08      	ldr	r6, [sp, #32]
 80090e8:	f7ff fcd0 	bl	8008a8c <_Balloc>
 80090ec:	4604      	mov	r4, r0
 80090ee:	b930      	cbnz	r0, 80090fe <__d2b+0x22>
 80090f0:	4602      	mov	r2, r0
 80090f2:	f240 310f 	movw	r1, #783	@ 0x30f
 80090f6:	4b23      	ldr	r3, [pc, #140]	@ (8009184 <__d2b+0xa8>)
 80090f8:	4823      	ldr	r0, [pc, #140]	@ (8009188 <__d2b+0xac>)
 80090fa:	f000 fa7f 	bl	80095fc <__assert_func>
 80090fe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009102:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009106:	b10d      	cbz	r5, 800910c <__d2b+0x30>
 8009108:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800910c:	9301      	str	r3, [sp, #4]
 800910e:	f1b8 0300 	subs.w	r3, r8, #0
 8009112:	d024      	beq.n	800915e <__d2b+0x82>
 8009114:	4668      	mov	r0, sp
 8009116:	9300      	str	r3, [sp, #0]
 8009118:	f7ff fd7f 	bl	8008c1a <__lo0bits>
 800911c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009120:	b1d8      	cbz	r0, 800915a <__d2b+0x7e>
 8009122:	f1c0 0320 	rsb	r3, r0, #32
 8009126:	fa02 f303 	lsl.w	r3, r2, r3
 800912a:	430b      	orrs	r3, r1
 800912c:	40c2      	lsrs	r2, r0
 800912e:	6163      	str	r3, [r4, #20]
 8009130:	9201      	str	r2, [sp, #4]
 8009132:	9b01      	ldr	r3, [sp, #4]
 8009134:	2b00      	cmp	r3, #0
 8009136:	bf0c      	ite	eq
 8009138:	2201      	moveq	r2, #1
 800913a:	2202      	movne	r2, #2
 800913c:	61a3      	str	r3, [r4, #24]
 800913e:	6122      	str	r2, [r4, #16]
 8009140:	b1ad      	cbz	r5, 800916e <__d2b+0x92>
 8009142:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009146:	4405      	add	r5, r0
 8009148:	6035      	str	r5, [r6, #0]
 800914a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800914e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009150:	6018      	str	r0, [r3, #0]
 8009152:	4620      	mov	r0, r4
 8009154:	b002      	add	sp, #8
 8009156:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800915a:	6161      	str	r1, [r4, #20]
 800915c:	e7e9      	b.n	8009132 <__d2b+0x56>
 800915e:	a801      	add	r0, sp, #4
 8009160:	f7ff fd5b 	bl	8008c1a <__lo0bits>
 8009164:	9b01      	ldr	r3, [sp, #4]
 8009166:	2201      	movs	r2, #1
 8009168:	6163      	str	r3, [r4, #20]
 800916a:	3020      	adds	r0, #32
 800916c:	e7e7      	b.n	800913e <__d2b+0x62>
 800916e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009172:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009176:	6030      	str	r0, [r6, #0]
 8009178:	6918      	ldr	r0, [r3, #16]
 800917a:	f7ff fd2f 	bl	8008bdc <__hi0bits>
 800917e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009182:	e7e4      	b.n	800914e <__d2b+0x72>
 8009184:	0800f0f6 	.word	0x0800f0f6
 8009188:	0800f107 	.word	0x0800f107

0800918c <__ssputs_r>:
 800918c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009190:	461f      	mov	r7, r3
 8009192:	688e      	ldr	r6, [r1, #8]
 8009194:	4682      	mov	sl, r0
 8009196:	42be      	cmp	r6, r7
 8009198:	460c      	mov	r4, r1
 800919a:	4690      	mov	r8, r2
 800919c:	680b      	ldr	r3, [r1, #0]
 800919e:	d82d      	bhi.n	80091fc <__ssputs_r+0x70>
 80091a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80091a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80091a8:	d026      	beq.n	80091f8 <__ssputs_r+0x6c>
 80091aa:	6965      	ldr	r5, [r4, #20]
 80091ac:	6909      	ldr	r1, [r1, #16]
 80091ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80091b2:	eba3 0901 	sub.w	r9, r3, r1
 80091b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80091ba:	1c7b      	adds	r3, r7, #1
 80091bc:	444b      	add	r3, r9
 80091be:	106d      	asrs	r5, r5, #1
 80091c0:	429d      	cmp	r5, r3
 80091c2:	bf38      	it	cc
 80091c4:	461d      	movcc	r5, r3
 80091c6:	0553      	lsls	r3, r2, #21
 80091c8:	d527      	bpl.n	800921a <__ssputs_r+0x8e>
 80091ca:	4629      	mov	r1, r5
 80091cc:	f7ff fbd2 	bl	8008974 <_malloc_r>
 80091d0:	4606      	mov	r6, r0
 80091d2:	b360      	cbz	r0, 800922e <__ssputs_r+0xa2>
 80091d4:	464a      	mov	r2, r9
 80091d6:	6921      	ldr	r1, [r4, #16]
 80091d8:	f000 fa02 	bl	80095e0 <memcpy>
 80091dc:	89a3      	ldrh	r3, [r4, #12]
 80091de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80091e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091e6:	81a3      	strh	r3, [r4, #12]
 80091e8:	6126      	str	r6, [r4, #16]
 80091ea:	444e      	add	r6, r9
 80091ec:	6026      	str	r6, [r4, #0]
 80091ee:	463e      	mov	r6, r7
 80091f0:	6165      	str	r5, [r4, #20]
 80091f2:	eba5 0509 	sub.w	r5, r5, r9
 80091f6:	60a5      	str	r5, [r4, #8]
 80091f8:	42be      	cmp	r6, r7
 80091fa:	d900      	bls.n	80091fe <__ssputs_r+0x72>
 80091fc:	463e      	mov	r6, r7
 80091fe:	4632      	mov	r2, r6
 8009200:	4641      	mov	r1, r8
 8009202:	6820      	ldr	r0, [r4, #0]
 8009204:	f000 f9c2 	bl	800958c <memmove>
 8009208:	2000      	movs	r0, #0
 800920a:	68a3      	ldr	r3, [r4, #8]
 800920c:	1b9b      	subs	r3, r3, r6
 800920e:	60a3      	str	r3, [r4, #8]
 8009210:	6823      	ldr	r3, [r4, #0]
 8009212:	4433      	add	r3, r6
 8009214:	6023      	str	r3, [r4, #0]
 8009216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800921a:	462a      	mov	r2, r5
 800921c:	f000 fa32 	bl	8009684 <_realloc_r>
 8009220:	4606      	mov	r6, r0
 8009222:	2800      	cmp	r0, #0
 8009224:	d1e0      	bne.n	80091e8 <__ssputs_r+0x5c>
 8009226:	4650      	mov	r0, sl
 8009228:	6921      	ldr	r1, [r4, #16]
 800922a:	f7ff fb31 	bl	8008890 <_free_r>
 800922e:	230c      	movs	r3, #12
 8009230:	f8ca 3000 	str.w	r3, [sl]
 8009234:	89a3      	ldrh	r3, [r4, #12]
 8009236:	f04f 30ff 	mov.w	r0, #4294967295
 800923a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800923e:	81a3      	strh	r3, [r4, #12]
 8009240:	e7e9      	b.n	8009216 <__ssputs_r+0x8a>
	...

08009244 <_svfiprintf_r>:
 8009244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009248:	4698      	mov	r8, r3
 800924a:	898b      	ldrh	r3, [r1, #12]
 800924c:	4607      	mov	r7, r0
 800924e:	061b      	lsls	r3, r3, #24
 8009250:	460d      	mov	r5, r1
 8009252:	4614      	mov	r4, r2
 8009254:	b09d      	sub	sp, #116	@ 0x74
 8009256:	d510      	bpl.n	800927a <_svfiprintf_r+0x36>
 8009258:	690b      	ldr	r3, [r1, #16]
 800925a:	b973      	cbnz	r3, 800927a <_svfiprintf_r+0x36>
 800925c:	2140      	movs	r1, #64	@ 0x40
 800925e:	f7ff fb89 	bl	8008974 <_malloc_r>
 8009262:	6028      	str	r0, [r5, #0]
 8009264:	6128      	str	r0, [r5, #16]
 8009266:	b930      	cbnz	r0, 8009276 <_svfiprintf_r+0x32>
 8009268:	230c      	movs	r3, #12
 800926a:	603b      	str	r3, [r7, #0]
 800926c:	f04f 30ff 	mov.w	r0, #4294967295
 8009270:	b01d      	add	sp, #116	@ 0x74
 8009272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009276:	2340      	movs	r3, #64	@ 0x40
 8009278:	616b      	str	r3, [r5, #20]
 800927a:	2300      	movs	r3, #0
 800927c:	9309      	str	r3, [sp, #36]	@ 0x24
 800927e:	2320      	movs	r3, #32
 8009280:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009284:	2330      	movs	r3, #48	@ 0x30
 8009286:	f04f 0901 	mov.w	r9, #1
 800928a:	f8cd 800c 	str.w	r8, [sp, #12]
 800928e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009428 <_svfiprintf_r+0x1e4>
 8009292:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009296:	4623      	mov	r3, r4
 8009298:	469a      	mov	sl, r3
 800929a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800929e:	b10a      	cbz	r2, 80092a4 <_svfiprintf_r+0x60>
 80092a0:	2a25      	cmp	r2, #37	@ 0x25
 80092a2:	d1f9      	bne.n	8009298 <_svfiprintf_r+0x54>
 80092a4:	ebba 0b04 	subs.w	fp, sl, r4
 80092a8:	d00b      	beq.n	80092c2 <_svfiprintf_r+0x7e>
 80092aa:	465b      	mov	r3, fp
 80092ac:	4622      	mov	r2, r4
 80092ae:	4629      	mov	r1, r5
 80092b0:	4638      	mov	r0, r7
 80092b2:	f7ff ff6b 	bl	800918c <__ssputs_r>
 80092b6:	3001      	adds	r0, #1
 80092b8:	f000 80a7 	beq.w	800940a <_svfiprintf_r+0x1c6>
 80092bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80092be:	445a      	add	r2, fp
 80092c0:	9209      	str	r2, [sp, #36]	@ 0x24
 80092c2:	f89a 3000 	ldrb.w	r3, [sl]
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	f000 809f 	beq.w	800940a <_svfiprintf_r+0x1c6>
 80092cc:	2300      	movs	r3, #0
 80092ce:	f04f 32ff 	mov.w	r2, #4294967295
 80092d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80092d6:	f10a 0a01 	add.w	sl, sl, #1
 80092da:	9304      	str	r3, [sp, #16]
 80092dc:	9307      	str	r3, [sp, #28]
 80092de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80092e2:	931a      	str	r3, [sp, #104]	@ 0x68
 80092e4:	4654      	mov	r4, sl
 80092e6:	2205      	movs	r2, #5
 80092e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092ec:	484e      	ldr	r0, [pc, #312]	@ (8009428 <_svfiprintf_r+0x1e4>)
 80092ee:	f7fe fc6e 	bl	8007bce <memchr>
 80092f2:	9a04      	ldr	r2, [sp, #16]
 80092f4:	b9d8      	cbnz	r0, 800932e <_svfiprintf_r+0xea>
 80092f6:	06d0      	lsls	r0, r2, #27
 80092f8:	bf44      	itt	mi
 80092fa:	2320      	movmi	r3, #32
 80092fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009300:	0711      	lsls	r1, r2, #28
 8009302:	bf44      	itt	mi
 8009304:	232b      	movmi	r3, #43	@ 0x2b
 8009306:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800930a:	f89a 3000 	ldrb.w	r3, [sl]
 800930e:	2b2a      	cmp	r3, #42	@ 0x2a
 8009310:	d015      	beq.n	800933e <_svfiprintf_r+0xfa>
 8009312:	4654      	mov	r4, sl
 8009314:	2000      	movs	r0, #0
 8009316:	f04f 0c0a 	mov.w	ip, #10
 800931a:	9a07      	ldr	r2, [sp, #28]
 800931c:	4621      	mov	r1, r4
 800931e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009322:	3b30      	subs	r3, #48	@ 0x30
 8009324:	2b09      	cmp	r3, #9
 8009326:	d94b      	bls.n	80093c0 <_svfiprintf_r+0x17c>
 8009328:	b1b0      	cbz	r0, 8009358 <_svfiprintf_r+0x114>
 800932a:	9207      	str	r2, [sp, #28]
 800932c:	e014      	b.n	8009358 <_svfiprintf_r+0x114>
 800932e:	eba0 0308 	sub.w	r3, r0, r8
 8009332:	fa09 f303 	lsl.w	r3, r9, r3
 8009336:	4313      	orrs	r3, r2
 8009338:	46a2      	mov	sl, r4
 800933a:	9304      	str	r3, [sp, #16]
 800933c:	e7d2      	b.n	80092e4 <_svfiprintf_r+0xa0>
 800933e:	9b03      	ldr	r3, [sp, #12]
 8009340:	1d19      	adds	r1, r3, #4
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	9103      	str	r1, [sp, #12]
 8009346:	2b00      	cmp	r3, #0
 8009348:	bfbb      	ittet	lt
 800934a:	425b      	neglt	r3, r3
 800934c:	f042 0202 	orrlt.w	r2, r2, #2
 8009350:	9307      	strge	r3, [sp, #28]
 8009352:	9307      	strlt	r3, [sp, #28]
 8009354:	bfb8      	it	lt
 8009356:	9204      	strlt	r2, [sp, #16]
 8009358:	7823      	ldrb	r3, [r4, #0]
 800935a:	2b2e      	cmp	r3, #46	@ 0x2e
 800935c:	d10a      	bne.n	8009374 <_svfiprintf_r+0x130>
 800935e:	7863      	ldrb	r3, [r4, #1]
 8009360:	2b2a      	cmp	r3, #42	@ 0x2a
 8009362:	d132      	bne.n	80093ca <_svfiprintf_r+0x186>
 8009364:	9b03      	ldr	r3, [sp, #12]
 8009366:	3402      	adds	r4, #2
 8009368:	1d1a      	adds	r2, r3, #4
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	9203      	str	r2, [sp, #12]
 800936e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009372:	9305      	str	r3, [sp, #20]
 8009374:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800942c <_svfiprintf_r+0x1e8>
 8009378:	2203      	movs	r2, #3
 800937a:	4650      	mov	r0, sl
 800937c:	7821      	ldrb	r1, [r4, #0]
 800937e:	f7fe fc26 	bl	8007bce <memchr>
 8009382:	b138      	cbz	r0, 8009394 <_svfiprintf_r+0x150>
 8009384:	2240      	movs	r2, #64	@ 0x40
 8009386:	9b04      	ldr	r3, [sp, #16]
 8009388:	eba0 000a 	sub.w	r0, r0, sl
 800938c:	4082      	lsls	r2, r0
 800938e:	4313      	orrs	r3, r2
 8009390:	3401      	adds	r4, #1
 8009392:	9304      	str	r3, [sp, #16]
 8009394:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009398:	2206      	movs	r2, #6
 800939a:	4825      	ldr	r0, [pc, #148]	@ (8009430 <_svfiprintf_r+0x1ec>)
 800939c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80093a0:	f7fe fc15 	bl	8007bce <memchr>
 80093a4:	2800      	cmp	r0, #0
 80093a6:	d036      	beq.n	8009416 <_svfiprintf_r+0x1d2>
 80093a8:	4b22      	ldr	r3, [pc, #136]	@ (8009434 <_svfiprintf_r+0x1f0>)
 80093aa:	bb1b      	cbnz	r3, 80093f4 <_svfiprintf_r+0x1b0>
 80093ac:	9b03      	ldr	r3, [sp, #12]
 80093ae:	3307      	adds	r3, #7
 80093b0:	f023 0307 	bic.w	r3, r3, #7
 80093b4:	3308      	adds	r3, #8
 80093b6:	9303      	str	r3, [sp, #12]
 80093b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093ba:	4433      	add	r3, r6
 80093bc:	9309      	str	r3, [sp, #36]	@ 0x24
 80093be:	e76a      	b.n	8009296 <_svfiprintf_r+0x52>
 80093c0:	460c      	mov	r4, r1
 80093c2:	2001      	movs	r0, #1
 80093c4:	fb0c 3202 	mla	r2, ip, r2, r3
 80093c8:	e7a8      	b.n	800931c <_svfiprintf_r+0xd8>
 80093ca:	2300      	movs	r3, #0
 80093cc:	f04f 0c0a 	mov.w	ip, #10
 80093d0:	4619      	mov	r1, r3
 80093d2:	3401      	adds	r4, #1
 80093d4:	9305      	str	r3, [sp, #20]
 80093d6:	4620      	mov	r0, r4
 80093d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093dc:	3a30      	subs	r2, #48	@ 0x30
 80093de:	2a09      	cmp	r2, #9
 80093e0:	d903      	bls.n	80093ea <_svfiprintf_r+0x1a6>
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d0c6      	beq.n	8009374 <_svfiprintf_r+0x130>
 80093e6:	9105      	str	r1, [sp, #20]
 80093e8:	e7c4      	b.n	8009374 <_svfiprintf_r+0x130>
 80093ea:	4604      	mov	r4, r0
 80093ec:	2301      	movs	r3, #1
 80093ee:	fb0c 2101 	mla	r1, ip, r1, r2
 80093f2:	e7f0      	b.n	80093d6 <_svfiprintf_r+0x192>
 80093f4:	ab03      	add	r3, sp, #12
 80093f6:	9300      	str	r3, [sp, #0]
 80093f8:	462a      	mov	r2, r5
 80093fa:	4638      	mov	r0, r7
 80093fc:	4b0e      	ldr	r3, [pc, #56]	@ (8009438 <_svfiprintf_r+0x1f4>)
 80093fe:	a904      	add	r1, sp, #16
 8009400:	f7fd fe82 	bl	8007108 <_printf_float>
 8009404:	1c42      	adds	r2, r0, #1
 8009406:	4606      	mov	r6, r0
 8009408:	d1d6      	bne.n	80093b8 <_svfiprintf_r+0x174>
 800940a:	89ab      	ldrh	r3, [r5, #12]
 800940c:	065b      	lsls	r3, r3, #25
 800940e:	f53f af2d 	bmi.w	800926c <_svfiprintf_r+0x28>
 8009412:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009414:	e72c      	b.n	8009270 <_svfiprintf_r+0x2c>
 8009416:	ab03      	add	r3, sp, #12
 8009418:	9300      	str	r3, [sp, #0]
 800941a:	462a      	mov	r2, r5
 800941c:	4638      	mov	r0, r7
 800941e:	4b06      	ldr	r3, [pc, #24]	@ (8009438 <_svfiprintf_r+0x1f4>)
 8009420:	a904      	add	r1, sp, #16
 8009422:	f7fe f90f 	bl	8007644 <_printf_i>
 8009426:	e7ed      	b.n	8009404 <_svfiprintf_r+0x1c0>
 8009428:	0800f260 	.word	0x0800f260
 800942c:	0800f266 	.word	0x0800f266
 8009430:	0800f26a 	.word	0x0800f26a
 8009434:	08007109 	.word	0x08007109
 8009438:	0800918d 	.word	0x0800918d

0800943c <__sflush_r>:
 800943c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009442:	0716      	lsls	r6, r2, #28
 8009444:	4605      	mov	r5, r0
 8009446:	460c      	mov	r4, r1
 8009448:	d454      	bmi.n	80094f4 <__sflush_r+0xb8>
 800944a:	684b      	ldr	r3, [r1, #4]
 800944c:	2b00      	cmp	r3, #0
 800944e:	dc02      	bgt.n	8009456 <__sflush_r+0x1a>
 8009450:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009452:	2b00      	cmp	r3, #0
 8009454:	dd48      	ble.n	80094e8 <__sflush_r+0xac>
 8009456:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009458:	2e00      	cmp	r6, #0
 800945a:	d045      	beq.n	80094e8 <__sflush_r+0xac>
 800945c:	2300      	movs	r3, #0
 800945e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009462:	682f      	ldr	r7, [r5, #0]
 8009464:	6a21      	ldr	r1, [r4, #32]
 8009466:	602b      	str	r3, [r5, #0]
 8009468:	d030      	beq.n	80094cc <__sflush_r+0x90>
 800946a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800946c:	89a3      	ldrh	r3, [r4, #12]
 800946e:	0759      	lsls	r1, r3, #29
 8009470:	d505      	bpl.n	800947e <__sflush_r+0x42>
 8009472:	6863      	ldr	r3, [r4, #4]
 8009474:	1ad2      	subs	r2, r2, r3
 8009476:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009478:	b10b      	cbz	r3, 800947e <__sflush_r+0x42>
 800947a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800947c:	1ad2      	subs	r2, r2, r3
 800947e:	2300      	movs	r3, #0
 8009480:	4628      	mov	r0, r5
 8009482:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009484:	6a21      	ldr	r1, [r4, #32]
 8009486:	47b0      	blx	r6
 8009488:	1c43      	adds	r3, r0, #1
 800948a:	89a3      	ldrh	r3, [r4, #12]
 800948c:	d106      	bne.n	800949c <__sflush_r+0x60>
 800948e:	6829      	ldr	r1, [r5, #0]
 8009490:	291d      	cmp	r1, #29
 8009492:	d82b      	bhi.n	80094ec <__sflush_r+0xb0>
 8009494:	4a28      	ldr	r2, [pc, #160]	@ (8009538 <__sflush_r+0xfc>)
 8009496:	410a      	asrs	r2, r1
 8009498:	07d6      	lsls	r6, r2, #31
 800949a:	d427      	bmi.n	80094ec <__sflush_r+0xb0>
 800949c:	2200      	movs	r2, #0
 800949e:	6062      	str	r2, [r4, #4]
 80094a0:	6922      	ldr	r2, [r4, #16]
 80094a2:	04d9      	lsls	r1, r3, #19
 80094a4:	6022      	str	r2, [r4, #0]
 80094a6:	d504      	bpl.n	80094b2 <__sflush_r+0x76>
 80094a8:	1c42      	adds	r2, r0, #1
 80094aa:	d101      	bne.n	80094b0 <__sflush_r+0x74>
 80094ac:	682b      	ldr	r3, [r5, #0]
 80094ae:	b903      	cbnz	r3, 80094b2 <__sflush_r+0x76>
 80094b0:	6560      	str	r0, [r4, #84]	@ 0x54
 80094b2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80094b4:	602f      	str	r7, [r5, #0]
 80094b6:	b1b9      	cbz	r1, 80094e8 <__sflush_r+0xac>
 80094b8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80094bc:	4299      	cmp	r1, r3
 80094be:	d002      	beq.n	80094c6 <__sflush_r+0x8a>
 80094c0:	4628      	mov	r0, r5
 80094c2:	f7ff f9e5 	bl	8008890 <_free_r>
 80094c6:	2300      	movs	r3, #0
 80094c8:	6363      	str	r3, [r4, #52]	@ 0x34
 80094ca:	e00d      	b.n	80094e8 <__sflush_r+0xac>
 80094cc:	2301      	movs	r3, #1
 80094ce:	4628      	mov	r0, r5
 80094d0:	47b0      	blx	r6
 80094d2:	4602      	mov	r2, r0
 80094d4:	1c50      	adds	r0, r2, #1
 80094d6:	d1c9      	bne.n	800946c <__sflush_r+0x30>
 80094d8:	682b      	ldr	r3, [r5, #0]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d0c6      	beq.n	800946c <__sflush_r+0x30>
 80094de:	2b1d      	cmp	r3, #29
 80094e0:	d001      	beq.n	80094e6 <__sflush_r+0xaa>
 80094e2:	2b16      	cmp	r3, #22
 80094e4:	d11d      	bne.n	8009522 <__sflush_r+0xe6>
 80094e6:	602f      	str	r7, [r5, #0]
 80094e8:	2000      	movs	r0, #0
 80094ea:	e021      	b.n	8009530 <__sflush_r+0xf4>
 80094ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80094f0:	b21b      	sxth	r3, r3
 80094f2:	e01a      	b.n	800952a <__sflush_r+0xee>
 80094f4:	690f      	ldr	r7, [r1, #16]
 80094f6:	2f00      	cmp	r7, #0
 80094f8:	d0f6      	beq.n	80094e8 <__sflush_r+0xac>
 80094fa:	0793      	lsls	r3, r2, #30
 80094fc:	bf18      	it	ne
 80094fe:	2300      	movne	r3, #0
 8009500:	680e      	ldr	r6, [r1, #0]
 8009502:	bf08      	it	eq
 8009504:	694b      	ldreq	r3, [r1, #20]
 8009506:	1bf6      	subs	r6, r6, r7
 8009508:	600f      	str	r7, [r1, #0]
 800950a:	608b      	str	r3, [r1, #8]
 800950c:	2e00      	cmp	r6, #0
 800950e:	ddeb      	ble.n	80094e8 <__sflush_r+0xac>
 8009510:	4633      	mov	r3, r6
 8009512:	463a      	mov	r2, r7
 8009514:	4628      	mov	r0, r5
 8009516:	6a21      	ldr	r1, [r4, #32]
 8009518:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800951c:	47e0      	blx	ip
 800951e:	2800      	cmp	r0, #0
 8009520:	dc07      	bgt.n	8009532 <__sflush_r+0xf6>
 8009522:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009526:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800952a:	f04f 30ff 	mov.w	r0, #4294967295
 800952e:	81a3      	strh	r3, [r4, #12]
 8009530:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009532:	4407      	add	r7, r0
 8009534:	1a36      	subs	r6, r6, r0
 8009536:	e7e9      	b.n	800950c <__sflush_r+0xd0>
 8009538:	dfbffffe 	.word	0xdfbffffe

0800953c <_fflush_r>:
 800953c:	b538      	push	{r3, r4, r5, lr}
 800953e:	690b      	ldr	r3, [r1, #16]
 8009540:	4605      	mov	r5, r0
 8009542:	460c      	mov	r4, r1
 8009544:	b913      	cbnz	r3, 800954c <_fflush_r+0x10>
 8009546:	2500      	movs	r5, #0
 8009548:	4628      	mov	r0, r5
 800954a:	bd38      	pop	{r3, r4, r5, pc}
 800954c:	b118      	cbz	r0, 8009556 <_fflush_r+0x1a>
 800954e:	6a03      	ldr	r3, [r0, #32]
 8009550:	b90b      	cbnz	r3, 8009556 <_fflush_r+0x1a>
 8009552:	f7fe fa23 	bl	800799c <__sinit>
 8009556:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d0f3      	beq.n	8009546 <_fflush_r+0xa>
 800955e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009560:	07d0      	lsls	r0, r2, #31
 8009562:	d404      	bmi.n	800956e <_fflush_r+0x32>
 8009564:	0599      	lsls	r1, r3, #22
 8009566:	d402      	bmi.n	800956e <_fflush_r+0x32>
 8009568:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800956a:	f7fe fb2e 	bl	8007bca <__retarget_lock_acquire_recursive>
 800956e:	4628      	mov	r0, r5
 8009570:	4621      	mov	r1, r4
 8009572:	f7ff ff63 	bl	800943c <__sflush_r>
 8009576:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009578:	4605      	mov	r5, r0
 800957a:	07da      	lsls	r2, r3, #31
 800957c:	d4e4      	bmi.n	8009548 <_fflush_r+0xc>
 800957e:	89a3      	ldrh	r3, [r4, #12]
 8009580:	059b      	lsls	r3, r3, #22
 8009582:	d4e1      	bmi.n	8009548 <_fflush_r+0xc>
 8009584:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009586:	f7fe fb21 	bl	8007bcc <__retarget_lock_release_recursive>
 800958a:	e7dd      	b.n	8009548 <_fflush_r+0xc>

0800958c <memmove>:
 800958c:	4288      	cmp	r0, r1
 800958e:	b510      	push	{r4, lr}
 8009590:	eb01 0402 	add.w	r4, r1, r2
 8009594:	d902      	bls.n	800959c <memmove+0x10>
 8009596:	4284      	cmp	r4, r0
 8009598:	4623      	mov	r3, r4
 800959a:	d807      	bhi.n	80095ac <memmove+0x20>
 800959c:	1e43      	subs	r3, r0, #1
 800959e:	42a1      	cmp	r1, r4
 80095a0:	d008      	beq.n	80095b4 <memmove+0x28>
 80095a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095aa:	e7f8      	b.n	800959e <memmove+0x12>
 80095ac:	4601      	mov	r1, r0
 80095ae:	4402      	add	r2, r0
 80095b0:	428a      	cmp	r2, r1
 80095b2:	d100      	bne.n	80095b6 <memmove+0x2a>
 80095b4:	bd10      	pop	{r4, pc}
 80095b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80095ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80095be:	e7f7      	b.n	80095b0 <memmove+0x24>

080095c0 <_sbrk_r>:
 80095c0:	b538      	push	{r3, r4, r5, lr}
 80095c2:	2300      	movs	r3, #0
 80095c4:	4d05      	ldr	r5, [pc, #20]	@ (80095dc <_sbrk_r+0x1c>)
 80095c6:	4604      	mov	r4, r0
 80095c8:	4608      	mov	r0, r1
 80095ca:	602b      	str	r3, [r5, #0]
 80095cc:	f7fa f800 	bl	80035d0 <_sbrk>
 80095d0:	1c43      	adds	r3, r0, #1
 80095d2:	d102      	bne.n	80095da <_sbrk_r+0x1a>
 80095d4:	682b      	ldr	r3, [r5, #0]
 80095d6:	b103      	cbz	r3, 80095da <_sbrk_r+0x1a>
 80095d8:	6023      	str	r3, [r4, #0]
 80095da:	bd38      	pop	{r3, r4, r5, pc}
 80095dc:	200011d8 	.word	0x200011d8

080095e0 <memcpy>:
 80095e0:	440a      	add	r2, r1
 80095e2:	4291      	cmp	r1, r2
 80095e4:	f100 33ff 	add.w	r3, r0, #4294967295
 80095e8:	d100      	bne.n	80095ec <memcpy+0xc>
 80095ea:	4770      	bx	lr
 80095ec:	b510      	push	{r4, lr}
 80095ee:	f811 4b01 	ldrb.w	r4, [r1], #1
 80095f2:	4291      	cmp	r1, r2
 80095f4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80095f8:	d1f9      	bne.n	80095ee <memcpy+0xe>
 80095fa:	bd10      	pop	{r4, pc}

080095fc <__assert_func>:
 80095fc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80095fe:	4614      	mov	r4, r2
 8009600:	461a      	mov	r2, r3
 8009602:	4b09      	ldr	r3, [pc, #36]	@ (8009628 <__assert_func+0x2c>)
 8009604:	4605      	mov	r5, r0
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	68d8      	ldr	r0, [r3, #12]
 800960a:	b954      	cbnz	r4, 8009622 <__assert_func+0x26>
 800960c:	4b07      	ldr	r3, [pc, #28]	@ (800962c <__assert_func+0x30>)
 800960e:	461c      	mov	r4, r3
 8009610:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009614:	9100      	str	r1, [sp, #0]
 8009616:	462b      	mov	r3, r5
 8009618:	4905      	ldr	r1, [pc, #20]	@ (8009630 <__assert_func+0x34>)
 800961a:	f000 f86f 	bl	80096fc <fiprintf>
 800961e:	f000 f87f 	bl	8009720 <abort>
 8009622:	4b04      	ldr	r3, [pc, #16]	@ (8009634 <__assert_func+0x38>)
 8009624:	e7f4      	b.n	8009610 <__assert_func+0x14>
 8009626:	bf00      	nop
 8009628:	20000068 	.word	0x20000068
 800962c:	0800f2b6 	.word	0x0800f2b6
 8009630:	0800f288 	.word	0x0800f288
 8009634:	0800f27b 	.word	0x0800f27b

08009638 <_calloc_r>:
 8009638:	b570      	push	{r4, r5, r6, lr}
 800963a:	fba1 5402 	umull	r5, r4, r1, r2
 800963e:	b93c      	cbnz	r4, 8009650 <_calloc_r+0x18>
 8009640:	4629      	mov	r1, r5
 8009642:	f7ff f997 	bl	8008974 <_malloc_r>
 8009646:	4606      	mov	r6, r0
 8009648:	b928      	cbnz	r0, 8009656 <_calloc_r+0x1e>
 800964a:	2600      	movs	r6, #0
 800964c:	4630      	mov	r0, r6
 800964e:	bd70      	pop	{r4, r5, r6, pc}
 8009650:	220c      	movs	r2, #12
 8009652:	6002      	str	r2, [r0, #0]
 8009654:	e7f9      	b.n	800964a <_calloc_r+0x12>
 8009656:	462a      	mov	r2, r5
 8009658:	4621      	mov	r1, r4
 800965a:	f7fe fa38 	bl	8007ace <memset>
 800965e:	e7f5      	b.n	800964c <_calloc_r+0x14>

08009660 <__ascii_mbtowc>:
 8009660:	b082      	sub	sp, #8
 8009662:	b901      	cbnz	r1, 8009666 <__ascii_mbtowc+0x6>
 8009664:	a901      	add	r1, sp, #4
 8009666:	b142      	cbz	r2, 800967a <__ascii_mbtowc+0x1a>
 8009668:	b14b      	cbz	r3, 800967e <__ascii_mbtowc+0x1e>
 800966a:	7813      	ldrb	r3, [r2, #0]
 800966c:	600b      	str	r3, [r1, #0]
 800966e:	7812      	ldrb	r2, [r2, #0]
 8009670:	1e10      	subs	r0, r2, #0
 8009672:	bf18      	it	ne
 8009674:	2001      	movne	r0, #1
 8009676:	b002      	add	sp, #8
 8009678:	4770      	bx	lr
 800967a:	4610      	mov	r0, r2
 800967c:	e7fb      	b.n	8009676 <__ascii_mbtowc+0x16>
 800967e:	f06f 0001 	mvn.w	r0, #1
 8009682:	e7f8      	b.n	8009676 <__ascii_mbtowc+0x16>

08009684 <_realloc_r>:
 8009684:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009688:	4680      	mov	r8, r0
 800968a:	4615      	mov	r5, r2
 800968c:	460c      	mov	r4, r1
 800968e:	b921      	cbnz	r1, 800969a <_realloc_r+0x16>
 8009690:	4611      	mov	r1, r2
 8009692:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009696:	f7ff b96d 	b.w	8008974 <_malloc_r>
 800969a:	b92a      	cbnz	r2, 80096a8 <_realloc_r+0x24>
 800969c:	f7ff f8f8 	bl	8008890 <_free_r>
 80096a0:	2400      	movs	r4, #0
 80096a2:	4620      	mov	r0, r4
 80096a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096a8:	f000 f841 	bl	800972e <_malloc_usable_size_r>
 80096ac:	4285      	cmp	r5, r0
 80096ae:	4606      	mov	r6, r0
 80096b0:	d802      	bhi.n	80096b8 <_realloc_r+0x34>
 80096b2:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80096b6:	d8f4      	bhi.n	80096a2 <_realloc_r+0x1e>
 80096b8:	4629      	mov	r1, r5
 80096ba:	4640      	mov	r0, r8
 80096bc:	f7ff f95a 	bl	8008974 <_malloc_r>
 80096c0:	4607      	mov	r7, r0
 80096c2:	2800      	cmp	r0, #0
 80096c4:	d0ec      	beq.n	80096a0 <_realloc_r+0x1c>
 80096c6:	42b5      	cmp	r5, r6
 80096c8:	462a      	mov	r2, r5
 80096ca:	4621      	mov	r1, r4
 80096cc:	bf28      	it	cs
 80096ce:	4632      	movcs	r2, r6
 80096d0:	f7ff ff86 	bl	80095e0 <memcpy>
 80096d4:	4621      	mov	r1, r4
 80096d6:	4640      	mov	r0, r8
 80096d8:	f7ff f8da 	bl	8008890 <_free_r>
 80096dc:	463c      	mov	r4, r7
 80096de:	e7e0      	b.n	80096a2 <_realloc_r+0x1e>

080096e0 <__ascii_wctomb>:
 80096e0:	4603      	mov	r3, r0
 80096e2:	4608      	mov	r0, r1
 80096e4:	b141      	cbz	r1, 80096f8 <__ascii_wctomb+0x18>
 80096e6:	2aff      	cmp	r2, #255	@ 0xff
 80096e8:	d904      	bls.n	80096f4 <__ascii_wctomb+0x14>
 80096ea:	228a      	movs	r2, #138	@ 0x8a
 80096ec:	f04f 30ff 	mov.w	r0, #4294967295
 80096f0:	601a      	str	r2, [r3, #0]
 80096f2:	4770      	bx	lr
 80096f4:	2001      	movs	r0, #1
 80096f6:	700a      	strb	r2, [r1, #0]
 80096f8:	4770      	bx	lr
	...

080096fc <fiprintf>:
 80096fc:	b40e      	push	{r1, r2, r3}
 80096fe:	b503      	push	{r0, r1, lr}
 8009700:	4601      	mov	r1, r0
 8009702:	ab03      	add	r3, sp, #12
 8009704:	4805      	ldr	r0, [pc, #20]	@ (800971c <fiprintf+0x20>)
 8009706:	f853 2b04 	ldr.w	r2, [r3], #4
 800970a:	6800      	ldr	r0, [r0, #0]
 800970c:	9301      	str	r3, [sp, #4]
 800970e:	f000 f83d 	bl	800978c <_vfiprintf_r>
 8009712:	b002      	add	sp, #8
 8009714:	f85d eb04 	ldr.w	lr, [sp], #4
 8009718:	b003      	add	sp, #12
 800971a:	4770      	bx	lr
 800971c:	20000068 	.word	0x20000068

08009720 <abort>:
 8009720:	2006      	movs	r0, #6
 8009722:	b508      	push	{r3, lr}
 8009724:	f000 fa06 	bl	8009b34 <raise>
 8009728:	2001      	movs	r0, #1
 800972a:	f7f9 fedc 	bl	80034e6 <_exit>

0800972e <_malloc_usable_size_r>:
 800972e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009732:	1f18      	subs	r0, r3, #4
 8009734:	2b00      	cmp	r3, #0
 8009736:	bfbc      	itt	lt
 8009738:	580b      	ldrlt	r3, [r1, r0]
 800973a:	18c0      	addlt	r0, r0, r3
 800973c:	4770      	bx	lr

0800973e <__sfputc_r>:
 800973e:	6893      	ldr	r3, [r2, #8]
 8009740:	b410      	push	{r4}
 8009742:	3b01      	subs	r3, #1
 8009744:	2b00      	cmp	r3, #0
 8009746:	6093      	str	r3, [r2, #8]
 8009748:	da07      	bge.n	800975a <__sfputc_r+0x1c>
 800974a:	6994      	ldr	r4, [r2, #24]
 800974c:	42a3      	cmp	r3, r4
 800974e:	db01      	blt.n	8009754 <__sfputc_r+0x16>
 8009750:	290a      	cmp	r1, #10
 8009752:	d102      	bne.n	800975a <__sfputc_r+0x1c>
 8009754:	bc10      	pop	{r4}
 8009756:	f000 b931 	b.w	80099bc <__swbuf_r>
 800975a:	6813      	ldr	r3, [r2, #0]
 800975c:	1c58      	adds	r0, r3, #1
 800975e:	6010      	str	r0, [r2, #0]
 8009760:	7019      	strb	r1, [r3, #0]
 8009762:	4608      	mov	r0, r1
 8009764:	bc10      	pop	{r4}
 8009766:	4770      	bx	lr

08009768 <__sfputs_r>:
 8009768:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800976a:	4606      	mov	r6, r0
 800976c:	460f      	mov	r7, r1
 800976e:	4614      	mov	r4, r2
 8009770:	18d5      	adds	r5, r2, r3
 8009772:	42ac      	cmp	r4, r5
 8009774:	d101      	bne.n	800977a <__sfputs_r+0x12>
 8009776:	2000      	movs	r0, #0
 8009778:	e007      	b.n	800978a <__sfputs_r+0x22>
 800977a:	463a      	mov	r2, r7
 800977c:	4630      	mov	r0, r6
 800977e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009782:	f7ff ffdc 	bl	800973e <__sfputc_r>
 8009786:	1c43      	adds	r3, r0, #1
 8009788:	d1f3      	bne.n	8009772 <__sfputs_r+0xa>
 800978a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800978c <_vfiprintf_r>:
 800978c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009790:	460d      	mov	r5, r1
 8009792:	4614      	mov	r4, r2
 8009794:	4698      	mov	r8, r3
 8009796:	4606      	mov	r6, r0
 8009798:	b09d      	sub	sp, #116	@ 0x74
 800979a:	b118      	cbz	r0, 80097a4 <_vfiprintf_r+0x18>
 800979c:	6a03      	ldr	r3, [r0, #32]
 800979e:	b90b      	cbnz	r3, 80097a4 <_vfiprintf_r+0x18>
 80097a0:	f7fe f8fc 	bl	800799c <__sinit>
 80097a4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80097a6:	07d9      	lsls	r1, r3, #31
 80097a8:	d405      	bmi.n	80097b6 <_vfiprintf_r+0x2a>
 80097aa:	89ab      	ldrh	r3, [r5, #12]
 80097ac:	059a      	lsls	r2, r3, #22
 80097ae:	d402      	bmi.n	80097b6 <_vfiprintf_r+0x2a>
 80097b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097b2:	f7fe fa0a 	bl	8007bca <__retarget_lock_acquire_recursive>
 80097b6:	89ab      	ldrh	r3, [r5, #12]
 80097b8:	071b      	lsls	r3, r3, #28
 80097ba:	d501      	bpl.n	80097c0 <_vfiprintf_r+0x34>
 80097bc:	692b      	ldr	r3, [r5, #16]
 80097be:	b99b      	cbnz	r3, 80097e8 <_vfiprintf_r+0x5c>
 80097c0:	4629      	mov	r1, r5
 80097c2:	4630      	mov	r0, r6
 80097c4:	f000 f938 	bl	8009a38 <__swsetup_r>
 80097c8:	b170      	cbz	r0, 80097e8 <_vfiprintf_r+0x5c>
 80097ca:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80097cc:	07dc      	lsls	r4, r3, #31
 80097ce:	d504      	bpl.n	80097da <_vfiprintf_r+0x4e>
 80097d0:	f04f 30ff 	mov.w	r0, #4294967295
 80097d4:	b01d      	add	sp, #116	@ 0x74
 80097d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097da:	89ab      	ldrh	r3, [r5, #12]
 80097dc:	0598      	lsls	r0, r3, #22
 80097de:	d4f7      	bmi.n	80097d0 <_vfiprintf_r+0x44>
 80097e0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80097e2:	f7fe f9f3 	bl	8007bcc <__retarget_lock_release_recursive>
 80097e6:	e7f3      	b.n	80097d0 <_vfiprintf_r+0x44>
 80097e8:	2300      	movs	r3, #0
 80097ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80097ec:	2320      	movs	r3, #32
 80097ee:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80097f2:	2330      	movs	r3, #48	@ 0x30
 80097f4:	f04f 0901 	mov.w	r9, #1
 80097f8:	f8cd 800c 	str.w	r8, [sp, #12]
 80097fc:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 80099a8 <_vfiprintf_r+0x21c>
 8009800:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009804:	4623      	mov	r3, r4
 8009806:	469a      	mov	sl, r3
 8009808:	f813 2b01 	ldrb.w	r2, [r3], #1
 800980c:	b10a      	cbz	r2, 8009812 <_vfiprintf_r+0x86>
 800980e:	2a25      	cmp	r2, #37	@ 0x25
 8009810:	d1f9      	bne.n	8009806 <_vfiprintf_r+0x7a>
 8009812:	ebba 0b04 	subs.w	fp, sl, r4
 8009816:	d00b      	beq.n	8009830 <_vfiprintf_r+0xa4>
 8009818:	465b      	mov	r3, fp
 800981a:	4622      	mov	r2, r4
 800981c:	4629      	mov	r1, r5
 800981e:	4630      	mov	r0, r6
 8009820:	f7ff ffa2 	bl	8009768 <__sfputs_r>
 8009824:	3001      	adds	r0, #1
 8009826:	f000 80a7 	beq.w	8009978 <_vfiprintf_r+0x1ec>
 800982a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800982c:	445a      	add	r2, fp
 800982e:	9209      	str	r2, [sp, #36]	@ 0x24
 8009830:	f89a 3000 	ldrb.w	r3, [sl]
 8009834:	2b00      	cmp	r3, #0
 8009836:	f000 809f 	beq.w	8009978 <_vfiprintf_r+0x1ec>
 800983a:	2300      	movs	r3, #0
 800983c:	f04f 32ff 	mov.w	r2, #4294967295
 8009840:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009844:	f10a 0a01 	add.w	sl, sl, #1
 8009848:	9304      	str	r3, [sp, #16]
 800984a:	9307      	str	r3, [sp, #28]
 800984c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009850:	931a      	str	r3, [sp, #104]	@ 0x68
 8009852:	4654      	mov	r4, sl
 8009854:	2205      	movs	r2, #5
 8009856:	f814 1b01 	ldrb.w	r1, [r4], #1
 800985a:	4853      	ldr	r0, [pc, #332]	@ (80099a8 <_vfiprintf_r+0x21c>)
 800985c:	f7fe f9b7 	bl	8007bce <memchr>
 8009860:	9a04      	ldr	r2, [sp, #16]
 8009862:	b9d8      	cbnz	r0, 800989c <_vfiprintf_r+0x110>
 8009864:	06d1      	lsls	r1, r2, #27
 8009866:	bf44      	itt	mi
 8009868:	2320      	movmi	r3, #32
 800986a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800986e:	0713      	lsls	r3, r2, #28
 8009870:	bf44      	itt	mi
 8009872:	232b      	movmi	r3, #43	@ 0x2b
 8009874:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009878:	f89a 3000 	ldrb.w	r3, [sl]
 800987c:	2b2a      	cmp	r3, #42	@ 0x2a
 800987e:	d015      	beq.n	80098ac <_vfiprintf_r+0x120>
 8009880:	4654      	mov	r4, sl
 8009882:	2000      	movs	r0, #0
 8009884:	f04f 0c0a 	mov.w	ip, #10
 8009888:	9a07      	ldr	r2, [sp, #28]
 800988a:	4621      	mov	r1, r4
 800988c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009890:	3b30      	subs	r3, #48	@ 0x30
 8009892:	2b09      	cmp	r3, #9
 8009894:	d94b      	bls.n	800992e <_vfiprintf_r+0x1a2>
 8009896:	b1b0      	cbz	r0, 80098c6 <_vfiprintf_r+0x13a>
 8009898:	9207      	str	r2, [sp, #28]
 800989a:	e014      	b.n	80098c6 <_vfiprintf_r+0x13a>
 800989c:	eba0 0308 	sub.w	r3, r0, r8
 80098a0:	fa09 f303 	lsl.w	r3, r9, r3
 80098a4:	4313      	orrs	r3, r2
 80098a6:	46a2      	mov	sl, r4
 80098a8:	9304      	str	r3, [sp, #16]
 80098aa:	e7d2      	b.n	8009852 <_vfiprintf_r+0xc6>
 80098ac:	9b03      	ldr	r3, [sp, #12]
 80098ae:	1d19      	adds	r1, r3, #4
 80098b0:	681b      	ldr	r3, [r3, #0]
 80098b2:	9103      	str	r1, [sp, #12]
 80098b4:	2b00      	cmp	r3, #0
 80098b6:	bfbb      	ittet	lt
 80098b8:	425b      	neglt	r3, r3
 80098ba:	f042 0202 	orrlt.w	r2, r2, #2
 80098be:	9307      	strge	r3, [sp, #28]
 80098c0:	9307      	strlt	r3, [sp, #28]
 80098c2:	bfb8      	it	lt
 80098c4:	9204      	strlt	r2, [sp, #16]
 80098c6:	7823      	ldrb	r3, [r4, #0]
 80098c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80098ca:	d10a      	bne.n	80098e2 <_vfiprintf_r+0x156>
 80098cc:	7863      	ldrb	r3, [r4, #1]
 80098ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80098d0:	d132      	bne.n	8009938 <_vfiprintf_r+0x1ac>
 80098d2:	9b03      	ldr	r3, [sp, #12]
 80098d4:	3402      	adds	r4, #2
 80098d6:	1d1a      	adds	r2, r3, #4
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	9203      	str	r2, [sp, #12]
 80098dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80098e0:	9305      	str	r3, [sp, #20]
 80098e2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 80099ac <_vfiprintf_r+0x220>
 80098e6:	2203      	movs	r2, #3
 80098e8:	4650      	mov	r0, sl
 80098ea:	7821      	ldrb	r1, [r4, #0]
 80098ec:	f7fe f96f 	bl	8007bce <memchr>
 80098f0:	b138      	cbz	r0, 8009902 <_vfiprintf_r+0x176>
 80098f2:	2240      	movs	r2, #64	@ 0x40
 80098f4:	9b04      	ldr	r3, [sp, #16]
 80098f6:	eba0 000a 	sub.w	r0, r0, sl
 80098fa:	4082      	lsls	r2, r0
 80098fc:	4313      	orrs	r3, r2
 80098fe:	3401      	adds	r4, #1
 8009900:	9304      	str	r3, [sp, #16]
 8009902:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009906:	2206      	movs	r2, #6
 8009908:	4829      	ldr	r0, [pc, #164]	@ (80099b0 <_vfiprintf_r+0x224>)
 800990a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800990e:	f7fe f95e 	bl	8007bce <memchr>
 8009912:	2800      	cmp	r0, #0
 8009914:	d03f      	beq.n	8009996 <_vfiprintf_r+0x20a>
 8009916:	4b27      	ldr	r3, [pc, #156]	@ (80099b4 <_vfiprintf_r+0x228>)
 8009918:	bb1b      	cbnz	r3, 8009962 <_vfiprintf_r+0x1d6>
 800991a:	9b03      	ldr	r3, [sp, #12]
 800991c:	3307      	adds	r3, #7
 800991e:	f023 0307 	bic.w	r3, r3, #7
 8009922:	3308      	adds	r3, #8
 8009924:	9303      	str	r3, [sp, #12]
 8009926:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009928:	443b      	add	r3, r7
 800992a:	9309      	str	r3, [sp, #36]	@ 0x24
 800992c:	e76a      	b.n	8009804 <_vfiprintf_r+0x78>
 800992e:	460c      	mov	r4, r1
 8009930:	2001      	movs	r0, #1
 8009932:	fb0c 3202 	mla	r2, ip, r2, r3
 8009936:	e7a8      	b.n	800988a <_vfiprintf_r+0xfe>
 8009938:	2300      	movs	r3, #0
 800993a:	f04f 0c0a 	mov.w	ip, #10
 800993e:	4619      	mov	r1, r3
 8009940:	3401      	adds	r4, #1
 8009942:	9305      	str	r3, [sp, #20]
 8009944:	4620      	mov	r0, r4
 8009946:	f810 2b01 	ldrb.w	r2, [r0], #1
 800994a:	3a30      	subs	r2, #48	@ 0x30
 800994c:	2a09      	cmp	r2, #9
 800994e:	d903      	bls.n	8009958 <_vfiprintf_r+0x1cc>
 8009950:	2b00      	cmp	r3, #0
 8009952:	d0c6      	beq.n	80098e2 <_vfiprintf_r+0x156>
 8009954:	9105      	str	r1, [sp, #20]
 8009956:	e7c4      	b.n	80098e2 <_vfiprintf_r+0x156>
 8009958:	4604      	mov	r4, r0
 800995a:	2301      	movs	r3, #1
 800995c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009960:	e7f0      	b.n	8009944 <_vfiprintf_r+0x1b8>
 8009962:	ab03      	add	r3, sp, #12
 8009964:	9300      	str	r3, [sp, #0]
 8009966:	462a      	mov	r2, r5
 8009968:	4630      	mov	r0, r6
 800996a:	4b13      	ldr	r3, [pc, #76]	@ (80099b8 <_vfiprintf_r+0x22c>)
 800996c:	a904      	add	r1, sp, #16
 800996e:	f7fd fbcb 	bl	8007108 <_printf_float>
 8009972:	4607      	mov	r7, r0
 8009974:	1c78      	adds	r0, r7, #1
 8009976:	d1d6      	bne.n	8009926 <_vfiprintf_r+0x19a>
 8009978:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800997a:	07d9      	lsls	r1, r3, #31
 800997c:	d405      	bmi.n	800998a <_vfiprintf_r+0x1fe>
 800997e:	89ab      	ldrh	r3, [r5, #12]
 8009980:	059a      	lsls	r2, r3, #22
 8009982:	d402      	bmi.n	800998a <_vfiprintf_r+0x1fe>
 8009984:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009986:	f7fe f921 	bl	8007bcc <__retarget_lock_release_recursive>
 800998a:	89ab      	ldrh	r3, [r5, #12]
 800998c:	065b      	lsls	r3, r3, #25
 800998e:	f53f af1f 	bmi.w	80097d0 <_vfiprintf_r+0x44>
 8009992:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009994:	e71e      	b.n	80097d4 <_vfiprintf_r+0x48>
 8009996:	ab03      	add	r3, sp, #12
 8009998:	9300      	str	r3, [sp, #0]
 800999a:	462a      	mov	r2, r5
 800999c:	4630      	mov	r0, r6
 800999e:	4b06      	ldr	r3, [pc, #24]	@ (80099b8 <_vfiprintf_r+0x22c>)
 80099a0:	a904      	add	r1, sp, #16
 80099a2:	f7fd fe4f 	bl	8007644 <_printf_i>
 80099a6:	e7e4      	b.n	8009972 <_vfiprintf_r+0x1e6>
 80099a8:	0800f260 	.word	0x0800f260
 80099ac:	0800f266 	.word	0x0800f266
 80099b0:	0800f26a 	.word	0x0800f26a
 80099b4:	08007109 	.word	0x08007109
 80099b8:	08009769 	.word	0x08009769

080099bc <__swbuf_r>:
 80099bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099be:	460e      	mov	r6, r1
 80099c0:	4614      	mov	r4, r2
 80099c2:	4605      	mov	r5, r0
 80099c4:	b118      	cbz	r0, 80099ce <__swbuf_r+0x12>
 80099c6:	6a03      	ldr	r3, [r0, #32]
 80099c8:	b90b      	cbnz	r3, 80099ce <__swbuf_r+0x12>
 80099ca:	f7fd ffe7 	bl	800799c <__sinit>
 80099ce:	69a3      	ldr	r3, [r4, #24]
 80099d0:	60a3      	str	r3, [r4, #8]
 80099d2:	89a3      	ldrh	r3, [r4, #12]
 80099d4:	071a      	lsls	r2, r3, #28
 80099d6:	d501      	bpl.n	80099dc <__swbuf_r+0x20>
 80099d8:	6923      	ldr	r3, [r4, #16]
 80099da:	b943      	cbnz	r3, 80099ee <__swbuf_r+0x32>
 80099dc:	4621      	mov	r1, r4
 80099de:	4628      	mov	r0, r5
 80099e0:	f000 f82a 	bl	8009a38 <__swsetup_r>
 80099e4:	b118      	cbz	r0, 80099ee <__swbuf_r+0x32>
 80099e6:	f04f 37ff 	mov.w	r7, #4294967295
 80099ea:	4638      	mov	r0, r7
 80099ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099ee:	6823      	ldr	r3, [r4, #0]
 80099f0:	6922      	ldr	r2, [r4, #16]
 80099f2:	b2f6      	uxtb	r6, r6
 80099f4:	1a98      	subs	r0, r3, r2
 80099f6:	6963      	ldr	r3, [r4, #20]
 80099f8:	4637      	mov	r7, r6
 80099fa:	4283      	cmp	r3, r0
 80099fc:	dc05      	bgt.n	8009a0a <__swbuf_r+0x4e>
 80099fe:	4621      	mov	r1, r4
 8009a00:	4628      	mov	r0, r5
 8009a02:	f7ff fd9b 	bl	800953c <_fflush_r>
 8009a06:	2800      	cmp	r0, #0
 8009a08:	d1ed      	bne.n	80099e6 <__swbuf_r+0x2a>
 8009a0a:	68a3      	ldr	r3, [r4, #8]
 8009a0c:	3b01      	subs	r3, #1
 8009a0e:	60a3      	str	r3, [r4, #8]
 8009a10:	6823      	ldr	r3, [r4, #0]
 8009a12:	1c5a      	adds	r2, r3, #1
 8009a14:	6022      	str	r2, [r4, #0]
 8009a16:	701e      	strb	r6, [r3, #0]
 8009a18:	6962      	ldr	r2, [r4, #20]
 8009a1a:	1c43      	adds	r3, r0, #1
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d004      	beq.n	8009a2a <__swbuf_r+0x6e>
 8009a20:	89a3      	ldrh	r3, [r4, #12]
 8009a22:	07db      	lsls	r3, r3, #31
 8009a24:	d5e1      	bpl.n	80099ea <__swbuf_r+0x2e>
 8009a26:	2e0a      	cmp	r6, #10
 8009a28:	d1df      	bne.n	80099ea <__swbuf_r+0x2e>
 8009a2a:	4621      	mov	r1, r4
 8009a2c:	4628      	mov	r0, r5
 8009a2e:	f7ff fd85 	bl	800953c <_fflush_r>
 8009a32:	2800      	cmp	r0, #0
 8009a34:	d0d9      	beq.n	80099ea <__swbuf_r+0x2e>
 8009a36:	e7d6      	b.n	80099e6 <__swbuf_r+0x2a>

08009a38 <__swsetup_r>:
 8009a38:	b538      	push	{r3, r4, r5, lr}
 8009a3a:	4b29      	ldr	r3, [pc, #164]	@ (8009ae0 <__swsetup_r+0xa8>)
 8009a3c:	4605      	mov	r5, r0
 8009a3e:	6818      	ldr	r0, [r3, #0]
 8009a40:	460c      	mov	r4, r1
 8009a42:	b118      	cbz	r0, 8009a4c <__swsetup_r+0x14>
 8009a44:	6a03      	ldr	r3, [r0, #32]
 8009a46:	b90b      	cbnz	r3, 8009a4c <__swsetup_r+0x14>
 8009a48:	f7fd ffa8 	bl	800799c <__sinit>
 8009a4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009a50:	0719      	lsls	r1, r3, #28
 8009a52:	d422      	bmi.n	8009a9a <__swsetup_r+0x62>
 8009a54:	06da      	lsls	r2, r3, #27
 8009a56:	d407      	bmi.n	8009a68 <__swsetup_r+0x30>
 8009a58:	2209      	movs	r2, #9
 8009a5a:	602a      	str	r2, [r5, #0]
 8009a5c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009a60:	f04f 30ff 	mov.w	r0, #4294967295
 8009a64:	81a3      	strh	r3, [r4, #12]
 8009a66:	e033      	b.n	8009ad0 <__swsetup_r+0x98>
 8009a68:	0758      	lsls	r0, r3, #29
 8009a6a:	d512      	bpl.n	8009a92 <__swsetup_r+0x5a>
 8009a6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009a6e:	b141      	cbz	r1, 8009a82 <__swsetup_r+0x4a>
 8009a70:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009a74:	4299      	cmp	r1, r3
 8009a76:	d002      	beq.n	8009a7e <__swsetup_r+0x46>
 8009a78:	4628      	mov	r0, r5
 8009a7a:	f7fe ff09 	bl	8008890 <_free_r>
 8009a7e:	2300      	movs	r3, #0
 8009a80:	6363      	str	r3, [r4, #52]	@ 0x34
 8009a82:	89a3      	ldrh	r3, [r4, #12]
 8009a84:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8009a88:	81a3      	strh	r3, [r4, #12]
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	6063      	str	r3, [r4, #4]
 8009a8e:	6923      	ldr	r3, [r4, #16]
 8009a90:	6023      	str	r3, [r4, #0]
 8009a92:	89a3      	ldrh	r3, [r4, #12]
 8009a94:	f043 0308 	orr.w	r3, r3, #8
 8009a98:	81a3      	strh	r3, [r4, #12]
 8009a9a:	6923      	ldr	r3, [r4, #16]
 8009a9c:	b94b      	cbnz	r3, 8009ab2 <__swsetup_r+0x7a>
 8009a9e:	89a3      	ldrh	r3, [r4, #12]
 8009aa0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8009aa4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009aa8:	d003      	beq.n	8009ab2 <__swsetup_r+0x7a>
 8009aaa:	4621      	mov	r1, r4
 8009aac:	4628      	mov	r0, r5
 8009aae:	f000 f882 	bl	8009bb6 <__smakebuf_r>
 8009ab2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ab6:	f013 0201 	ands.w	r2, r3, #1
 8009aba:	d00a      	beq.n	8009ad2 <__swsetup_r+0x9a>
 8009abc:	2200      	movs	r2, #0
 8009abe:	60a2      	str	r2, [r4, #8]
 8009ac0:	6962      	ldr	r2, [r4, #20]
 8009ac2:	4252      	negs	r2, r2
 8009ac4:	61a2      	str	r2, [r4, #24]
 8009ac6:	6922      	ldr	r2, [r4, #16]
 8009ac8:	b942      	cbnz	r2, 8009adc <__swsetup_r+0xa4>
 8009aca:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8009ace:	d1c5      	bne.n	8009a5c <__swsetup_r+0x24>
 8009ad0:	bd38      	pop	{r3, r4, r5, pc}
 8009ad2:	0799      	lsls	r1, r3, #30
 8009ad4:	bf58      	it	pl
 8009ad6:	6962      	ldrpl	r2, [r4, #20]
 8009ad8:	60a2      	str	r2, [r4, #8]
 8009ada:	e7f4      	b.n	8009ac6 <__swsetup_r+0x8e>
 8009adc:	2000      	movs	r0, #0
 8009ade:	e7f7      	b.n	8009ad0 <__swsetup_r+0x98>
 8009ae0:	20000068 	.word	0x20000068

08009ae4 <_raise_r>:
 8009ae4:	291f      	cmp	r1, #31
 8009ae6:	b538      	push	{r3, r4, r5, lr}
 8009ae8:	4605      	mov	r5, r0
 8009aea:	460c      	mov	r4, r1
 8009aec:	d904      	bls.n	8009af8 <_raise_r+0x14>
 8009aee:	2316      	movs	r3, #22
 8009af0:	6003      	str	r3, [r0, #0]
 8009af2:	f04f 30ff 	mov.w	r0, #4294967295
 8009af6:	bd38      	pop	{r3, r4, r5, pc}
 8009af8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8009afa:	b112      	cbz	r2, 8009b02 <_raise_r+0x1e>
 8009afc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009b00:	b94b      	cbnz	r3, 8009b16 <_raise_r+0x32>
 8009b02:	4628      	mov	r0, r5
 8009b04:	f000 f830 	bl	8009b68 <_getpid_r>
 8009b08:	4622      	mov	r2, r4
 8009b0a:	4601      	mov	r1, r0
 8009b0c:	4628      	mov	r0, r5
 8009b0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009b12:	f000 b817 	b.w	8009b44 <_kill_r>
 8009b16:	2b01      	cmp	r3, #1
 8009b18:	d00a      	beq.n	8009b30 <_raise_r+0x4c>
 8009b1a:	1c59      	adds	r1, r3, #1
 8009b1c:	d103      	bne.n	8009b26 <_raise_r+0x42>
 8009b1e:	2316      	movs	r3, #22
 8009b20:	6003      	str	r3, [r0, #0]
 8009b22:	2001      	movs	r0, #1
 8009b24:	e7e7      	b.n	8009af6 <_raise_r+0x12>
 8009b26:	2100      	movs	r1, #0
 8009b28:	4620      	mov	r0, r4
 8009b2a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009b2e:	4798      	blx	r3
 8009b30:	2000      	movs	r0, #0
 8009b32:	e7e0      	b.n	8009af6 <_raise_r+0x12>

08009b34 <raise>:
 8009b34:	4b02      	ldr	r3, [pc, #8]	@ (8009b40 <raise+0xc>)
 8009b36:	4601      	mov	r1, r0
 8009b38:	6818      	ldr	r0, [r3, #0]
 8009b3a:	f7ff bfd3 	b.w	8009ae4 <_raise_r>
 8009b3e:	bf00      	nop
 8009b40:	20000068 	.word	0x20000068

08009b44 <_kill_r>:
 8009b44:	b538      	push	{r3, r4, r5, lr}
 8009b46:	2300      	movs	r3, #0
 8009b48:	4d06      	ldr	r5, [pc, #24]	@ (8009b64 <_kill_r+0x20>)
 8009b4a:	4604      	mov	r4, r0
 8009b4c:	4608      	mov	r0, r1
 8009b4e:	4611      	mov	r1, r2
 8009b50:	602b      	str	r3, [r5, #0]
 8009b52:	f7f9 fcb8 	bl	80034c6 <_kill>
 8009b56:	1c43      	adds	r3, r0, #1
 8009b58:	d102      	bne.n	8009b60 <_kill_r+0x1c>
 8009b5a:	682b      	ldr	r3, [r5, #0]
 8009b5c:	b103      	cbz	r3, 8009b60 <_kill_r+0x1c>
 8009b5e:	6023      	str	r3, [r4, #0]
 8009b60:	bd38      	pop	{r3, r4, r5, pc}
 8009b62:	bf00      	nop
 8009b64:	200011d8 	.word	0x200011d8

08009b68 <_getpid_r>:
 8009b68:	f7f9 bca6 	b.w	80034b8 <_getpid>

08009b6c <__swhatbuf_r>:
 8009b6c:	b570      	push	{r4, r5, r6, lr}
 8009b6e:	460c      	mov	r4, r1
 8009b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b74:	4615      	mov	r5, r2
 8009b76:	2900      	cmp	r1, #0
 8009b78:	461e      	mov	r6, r3
 8009b7a:	b096      	sub	sp, #88	@ 0x58
 8009b7c:	da0c      	bge.n	8009b98 <__swhatbuf_r+0x2c>
 8009b7e:	89a3      	ldrh	r3, [r4, #12]
 8009b80:	2100      	movs	r1, #0
 8009b82:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009b86:	bf14      	ite	ne
 8009b88:	2340      	movne	r3, #64	@ 0x40
 8009b8a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009b8e:	2000      	movs	r0, #0
 8009b90:	6031      	str	r1, [r6, #0]
 8009b92:	602b      	str	r3, [r5, #0]
 8009b94:	b016      	add	sp, #88	@ 0x58
 8009b96:	bd70      	pop	{r4, r5, r6, pc}
 8009b98:	466a      	mov	r2, sp
 8009b9a:	f000 f849 	bl	8009c30 <_fstat_r>
 8009b9e:	2800      	cmp	r0, #0
 8009ba0:	dbed      	blt.n	8009b7e <__swhatbuf_r+0x12>
 8009ba2:	9901      	ldr	r1, [sp, #4]
 8009ba4:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8009ba8:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009bac:	4259      	negs	r1, r3
 8009bae:	4159      	adcs	r1, r3
 8009bb0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009bb4:	e7eb      	b.n	8009b8e <__swhatbuf_r+0x22>

08009bb6 <__smakebuf_r>:
 8009bb6:	898b      	ldrh	r3, [r1, #12]
 8009bb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009bba:	079d      	lsls	r5, r3, #30
 8009bbc:	4606      	mov	r6, r0
 8009bbe:	460c      	mov	r4, r1
 8009bc0:	d507      	bpl.n	8009bd2 <__smakebuf_r+0x1c>
 8009bc2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8009bc6:	6023      	str	r3, [r4, #0]
 8009bc8:	6123      	str	r3, [r4, #16]
 8009bca:	2301      	movs	r3, #1
 8009bcc:	6163      	str	r3, [r4, #20]
 8009bce:	b003      	add	sp, #12
 8009bd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bd2:	466a      	mov	r2, sp
 8009bd4:	ab01      	add	r3, sp, #4
 8009bd6:	f7ff ffc9 	bl	8009b6c <__swhatbuf_r>
 8009bda:	9f00      	ldr	r7, [sp, #0]
 8009bdc:	4605      	mov	r5, r0
 8009bde:	4639      	mov	r1, r7
 8009be0:	4630      	mov	r0, r6
 8009be2:	f7fe fec7 	bl	8008974 <_malloc_r>
 8009be6:	b948      	cbnz	r0, 8009bfc <__smakebuf_r+0x46>
 8009be8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009bec:	059a      	lsls	r2, r3, #22
 8009bee:	d4ee      	bmi.n	8009bce <__smakebuf_r+0x18>
 8009bf0:	f023 0303 	bic.w	r3, r3, #3
 8009bf4:	f043 0302 	orr.w	r3, r3, #2
 8009bf8:	81a3      	strh	r3, [r4, #12]
 8009bfa:	e7e2      	b.n	8009bc2 <__smakebuf_r+0xc>
 8009bfc:	89a3      	ldrh	r3, [r4, #12]
 8009bfe:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8009c02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009c06:	81a3      	strh	r3, [r4, #12]
 8009c08:	9b01      	ldr	r3, [sp, #4]
 8009c0a:	6020      	str	r0, [r4, #0]
 8009c0c:	b15b      	cbz	r3, 8009c26 <__smakebuf_r+0x70>
 8009c0e:	4630      	mov	r0, r6
 8009c10:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009c14:	f000 f81e 	bl	8009c54 <_isatty_r>
 8009c18:	b128      	cbz	r0, 8009c26 <__smakebuf_r+0x70>
 8009c1a:	89a3      	ldrh	r3, [r4, #12]
 8009c1c:	f023 0303 	bic.w	r3, r3, #3
 8009c20:	f043 0301 	orr.w	r3, r3, #1
 8009c24:	81a3      	strh	r3, [r4, #12]
 8009c26:	89a3      	ldrh	r3, [r4, #12]
 8009c28:	431d      	orrs	r5, r3
 8009c2a:	81a5      	strh	r5, [r4, #12]
 8009c2c:	e7cf      	b.n	8009bce <__smakebuf_r+0x18>
	...

08009c30 <_fstat_r>:
 8009c30:	b538      	push	{r3, r4, r5, lr}
 8009c32:	2300      	movs	r3, #0
 8009c34:	4d06      	ldr	r5, [pc, #24]	@ (8009c50 <_fstat_r+0x20>)
 8009c36:	4604      	mov	r4, r0
 8009c38:	4608      	mov	r0, r1
 8009c3a:	4611      	mov	r1, r2
 8009c3c:	602b      	str	r3, [r5, #0]
 8009c3e:	f7f9 fca1 	bl	8003584 <_fstat>
 8009c42:	1c43      	adds	r3, r0, #1
 8009c44:	d102      	bne.n	8009c4c <_fstat_r+0x1c>
 8009c46:	682b      	ldr	r3, [r5, #0]
 8009c48:	b103      	cbz	r3, 8009c4c <_fstat_r+0x1c>
 8009c4a:	6023      	str	r3, [r4, #0]
 8009c4c:	bd38      	pop	{r3, r4, r5, pc}
 8009c4e:	bf00      	nop
 8009c50:	200011d8 	.word	0x200011d8

08009c54 <_isatty_r>:
 8009c54:	b538      	push	{r3, r4, r5, lr}
 8009c56:	2300      	movs	r3, #0
 8009c58:	4d05      	ldr	r5, [pc, #20]	@ (8009c70 <_isatty_r+0x1c>)
 8009c5a:	4604      	mov	r4, r0
 8009c5c:	4608      	mov	r0, r1
 8009c5e:	602b      	str	r3, [r5, #0]
 8009c60:	f7f9 fc9f 	bl	80035a2 <_isatty>
 8009c64:	1c43      	adds	r3, r0, #1
 8009c66:	d102      	bne.n	8009c6e <_isatty_r+0x1a>
 8009c68:	682b      	ldr	r3, [r5, #0]
 8009c6a:	b103      	cbz	r3, 8009c6e <_isatty_r+0x1a>
 8009c6c:	6023      	str	r3, [r4, #0]
 8009c6e:	bd38      	pop	{r3, r4, r5, pc}
 8009c70:	200011d8 	.word	0x200011d8

08009c74 <_init>:
 8009c74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c76:	bf00      	nop
 8009c78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c7a:	bc08      	pop	{r3}
 8009c7c:	469e      	mov	lr, r3
 8009c7e:	4770      	bx	lr

08009c80 <_fini>:
 8009c80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c82:	bf00      	nop
 8009c84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c86:	bc08      	pop	{r3}
 8009c88:	469e      	mov	lr, r3
 8009c8a:	4770      	bx	lr
