`timescale 1ns / 1ps

module crosswalk_mux(
		input wire s0,
		input wire [31:0] t3,
		input wire [31:0] t5,
		
		output reg [31:0] cnt_rst
    );
	
	
	always@(s0) begin
		case(s0)
			1'b0 : begin
				cnt_rst = t3;
			end
			1'b1 : begin
				cnt_rst = t5;
			end

		default : begin
			cnt_rst = t3;
			end
		endcase
		
	end
  
endmodule
