Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 22 17:03:13 2019
| Host         : FUMI3D2B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file vga_bmp_timing_summary_routed.rpt -pb vga_bmp_timing_summary_routed.pb -rpx vga_bmp_timing_summary_routed.rpx -warn_on_violation
| Design       : vga_bmp
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.198        0.000                      0                   48        0.218        0.000                      0                   48        2.000        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         
  CLKFBOUT   {0.000 20.000}       40.000          25.000          
  iPCK       {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     2.000        0.000                       0                     1  
  CLKFBOUT                                                                                                                                                     38.751        0.000                       0                     2  
  iPCK             35.198        0.000                      0                   48        0.218        0.000                      0                   48       19.500        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT
  To Clock:  CLKFBOUT

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  iPCK
  To Clock:  iPCK

Setup :            0  Failing Endpoints,  Worst Slack       35.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.198ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        4.154ns  (logic 1.273ns (30.645%)  route 2.881ns (69.355%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.936ns = ( 45.936 - 40.000 ) 
    Source Clock Delay      (SCD):    6.482ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.757     6.482    syncgen/PCK
    SLICE_X42Y46         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     6.960 f  syncgen/VCNT_reg[3]/Q
                         net (fo=12, routed)          1.418     8.379    syncgen/VCNT[3]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.323     8.702 f  syncgen/VGA_B[0]_i_5/O
                         net (fo=1, routed)           0.347     9.049    syncgen/VGA_B[0]_i_5_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I4_O)        0.348     9.397 r  syncgen/VGA_B[0]_i_2/O
                         net (fo=1, routed)           0.776    10.173    syncgen/VGA_B[0]_i_2_n_0
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124    10.297 r  syncgen/VGA_B[0]_i_1/O
                         net (fo=1, routed)           0.340    10.636    syncgen_n_5
    SLICE_X41Y47         FDRE                                         r  VGA_B_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.580    45.936    PCK
    SLICE_X41Y47         FDRE                                         r  VGA_B_reg[0]/C
                         clock pessimism              0.522    46.458    
                         clock uncertainty           -0.195    46.263    
    SLICE_X41Y47         FDRE (Setup_fdre_C_R)       -0.429    45.834    VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         45.834    
                         arrival time                         -10.636    
  -------------------------------------------------------------------
                         slack                                 35.198    

Slack (MET) :             35.721ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.035%)  route 2.767ns (76.965%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 45.935 - 40.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.755     6.480    syncgen/PCK
    SLICE_X39Y45         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     6.936 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.995     7.931    syncgen/HCNT[0]
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.595     8.650    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.774 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.446     9.220    syncgen/hcntend
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.344 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.731    10.075    syncgen/HCNT[9]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.579    45.935    syncgen/PCK
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[1]/C
                         clock pessimism              0.484    46.419    
                         clock uncertainty           -0.195    46.224    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    45.795    syncgen/HCNT_reg[1]
  -------------------------------------------------------------------
                         required time                         45.795    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 35.721    

Slack (MET) :             35.721ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.035%)  route 2.767ns (76.965%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 45.935 - 40.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.755     6.480    syncgen/PCK
    SLICE_X39Y45         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     6.936 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.995     7.931    syncgen/HCNT[0]
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.595     8.650    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.774 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.446     9.220    syncgen/hcntend
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.344 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.731    10.075    syncgen/HCNT[9]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.579    45.935    syncgen/PCK
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[2]/C
                         clock pessimism              0.484    46.419    
                         clock uncertainty           -0.195    46.224    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    45.795    syncgen/HCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         45.795    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 35.721    

Slack (MET) :             35.721ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.035%)  route 2.767ns (76.965%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 45.935 - 40.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.755     6.480    syncgen/PCK
    SLICE_X39Y45         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     6.936 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.995     7.931    syncgen/HCNT[0]
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.595     8.650    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.774 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.446     9.220    syncgen/hcntend
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.344 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.731    10.075    syncgen/HCNT[9]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.579    45.935    syncgen/PCK
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[3]/C
                         clock pessimism              0.484    46.419    
                         clock uncertainty           -0.195    46.224    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    45.795    syncgen/HCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         45.795    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 35.721    

Slack (MET) :             35.721ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.035%)  route 2.767ns (76.965%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 45.935 - 40.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.755     6.480    syncgen/PCK
    SLICE_X39Y45         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     6.936 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.995     7.931    syncgen/HCNT[0]
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.595     8.650    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.774 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.446     9.220    syncgen/hcntend
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.344 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.731    10.075    syncgen/HCNT[9]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.579    45.935    syncgen/PCK
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[4]/C
                         clock pessimism              0.484    46.419    
                         clock uncertainty           -0.195    46.224    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    45.795    syncgen/HCNT_reg[4]
  -------------------------------------------------------------------
                         required time                         45.795    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 35.721    

Slack (MET) :             35.721ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.595ns  (logic 0.828ns (23.035%)  route 2.767ns (76.965%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 45.935 - 40.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.755     6.480    syncgen/PCK
    SLICE_X39Y45         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     6.936 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.995     7.931    syncgen/HCNT[0]
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.595     8.650    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.774 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.446     9.220    syncgen/hcntend
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.344 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.731    10.075    syncgen/HCNT[9]_i_1_n_0
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.579    45.935    syncgen/PCK
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[5]/C
                         clock pessimism              0.484    46.419    
                         clock uncertainty           -0.195    46.224    
    SLICE_X40Y45         FDRE (Setup_fdre_C_R)       -0.429    45.795    syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         45.795    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 35.721    

Slack (MET) :             35.831ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.902ns  (logic 1.021ns (26.168%)  route 2.881ns (73.832%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 45.935 - 40.000 ) 
    Source Clock Delay      (SCD):    6.482ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.757     6.482    syncgen/PCK
    SLICE_X42Y46         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     6.960 f  syncgen/VCNT_reg[3]/Q
                         net (fo=12, routed)          0.836     7.796    syncgen/VCNT[3]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.295     8.091 r  syncgen/VCNT[9]_i_7/O
                         net (fo=1, routed)           0.789     8.880    syncgen/VCNT[9]_i_7_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.004 r  syncgen/VCNT[9]_i_4/O
                         net (fo=10, routed)          0.877     9.881    syncgen/VCNT[9]_i_4_n_0
    SLICE_X41Y45         LUT5 (Prop_lut5_I0_O)        0.124    10.005 r  syncgen/VCNT[7]_i_1/O
                         net (fo=1, routed)           0.379    10.384    syncgen/VCNT_0[7]
    SLICE_X41Y45         FDRE                                         r  syncgen/VCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.579    45.935    syncgen/PCK
    SLICE_X41Y45         FDRE                                         r  syncgen/VCNT_reg[7]/C
                         clock pessimism              0.522    46.457    
                         clock uncertainty           -0.195    46.262    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)       -0.047    46.215    syncgen/VCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         46.215    
                         arrival time                         -10.384    
  -------------------------------------------------------------------
                         slack                                 35.831    

Slack (MET) :             35.887ns  (required time - arrival time)
  Source:                 syncgen/VCNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.924ns  (logic 1.021ns (26.021%)  route 2.903ns (73.979%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.935ns = ( 45.935 - 40.000 ) 
    Source Clock Delay      (SCD):    6.482ns
    Clock Pessimism Removal (CPR):    0.522ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.757     6.482    syncgen/PCK
    SLICE_X42Y46         FDRE                                         r  syncgen/VCNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y46         FDRE (Prop_fdre_C_Q)         0.478     6.960 f  syncgen/VCNT_reg[3]/Q
                         net (fo=12, routed)          0.836     7.796    syncgen/VCNT[3]
    SLICE_X42Y47         LUT6 (Prop_lut6_I1_O)        0.295     8.091 r  syncgen/VCNT[9]_i_7/O
                         net (fo=1, routed)           0.789     8.880    syncgen/VCNT[9]_i_7_n_0
    SLICE_X41Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.004 r  syncgen/VCNT[9]_i_4/O
                         net (fo=10, routed)          1.278    10.282    syncgen/VCNT[9]_i_4_n_0
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.124    10.406 r  syncgen/VCNT[8]_i_1/O
                         net (fo=1, routed)           0.000    10.406    syncgen/VCNT_0[8]
    SLICE_X41Y45         FDRE                                         r  syncgen/VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.579    45.935    syncgen/PCK
    SLICE_X41Y45         FDRE                                         r  syncgen/VCNT_reg[8]/C
                         clock pessimism              0.522    46.457    
                         clock uncertainty           -0.195    46.262    
    SLICE_X41Y45         FDRE (Setup_fdre_C_D)        0.031    46.293    syncgen/VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         46.293    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                 35.887    

Slack (MET) :             35.923ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.453ns  (logic 0.828ns (23.981%)  route 2.625ns (76.019%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns = ( 45.934 - 40.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.755     6.480    syncgen/PCK
    SLICE_X39Y45         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     6.936 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.995     7.931    syncgen/HCNT[0]
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.595     8.650    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.774 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.446     9.220    syncgen/hcntend
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.344 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.589     9.933    syncgen/HCNT[9]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  syncgen/HCNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.578    45.934    syncgen/PCK
    SLICE_X39Y45         FDRE                                         r  syncgen/HCNT_reg[0]/C
                         clock pessimism              0.546    46.480    
                         clock uncertainty           -0.195    46.285    
    SLICE_X39Y45         FDRE (Setup_fdre_C_R)       -0.429    45.856    syncgen/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         45.856    
                         arrival time                          -9.933    
  -------------------------------------------------------------------
                         slack                                 35.923    

Slack (MET) :             35.996ns  (required time - arrival time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (iPCK rise@40.000ns - iPCK rise@0.000ns)
  Data Path Delay:        3.260ns  (logic 0.828ns (25.398%)  route 2.432ns (74.602%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.934ns = ( 45.934 - 40.000 ) 
    Source Clock Delay      (SCD):    6.480ns
    Clock Pessimism Removal (CPR):    0.521ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.285     2.776    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.864 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.760     4.624    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.725 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.755     6.480    syncgen/PCK
    SLICE_X39Y45         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.456     6.936 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.995     7.931    syncgen/HCNT[0]
    SLICE_X40Y45         LUT5 (Prop_lut5_I3_O)        0.124     8.055 r  syncgen/VCNT[9]_i_3/O
                         net (fo=6, routed)           0.595     8.650    syncgen/VCNT[9]_i_3_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.774 r  syncgen/VCNT[9]_i_1/O
                         net (fo=11, routed)          0.446     9.220    syncgen/hcntend
    SLICE_X39Y46         LUT2 (Prop_lut2_I0_O)        0.124     9.344 r  syncgen/HCNT[9]_i_1/O
                         net (fo=10, routed)          0.397     9.740    syncgen/HCNT[9]_i_1_n_0
    SLICE_X38Y46         FDRE                                         r  syncgen/HCNT_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)      40.000    40.000 r  
    L16                                               0.000    40.000 r  CLK (IN)
                         net (fo=0)                   0.000    40.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         1.421    41.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.162    42.583    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    42.666 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.599    44.265    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    44.356 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          1.578    45.934    syncgen/PCK
    SLICE_X38Y46         FDRE                                         r  syncgen/HCNT_reg[6]/C
                         clock pessimism              0.521    46.455    
                         clock uncertainty           -0.195    46.260    
    SLICE_X38Y46         FDRE (Setup_fdre_C_R)       -0.524    45.736    syncgen/HCNT_reg[6]
  -------------------------------------------------------------------
                         required time                         45.736    
                         arrival time                          -9.740    
  -------------------------------------------------------------------
                         slack                                 35.996    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.395%)  route 0.162ns (46.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.592     1.849    syncgen/PCK
    SLICE_X39Y45         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.990 r  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.162     2.152    syncgen/HCNT[0]
    SLICE_X40Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.197 r  syncgen/HCNT[5]_i_1/O
                         net (fo=1, routed)           0.000     2.197    syncgen/p_0_in[5]
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.863     2.400    syncgen/PCK
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[5]/C
                         clock pessimism             -0.513     1.887    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.092     1.979    syncgen/HCNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.592     1.849    syncgen/PCK
    SLICE_X38Y46         FDRE                                         r  syncgen/HCNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y46         FDRE (Prop_fdre_C_Q)         0.164     2.013 r  syncgen/HCNT_reg[7]/Q
                         net (fo=11, routed)          0.129     2.141    syncgen/HCNT[7]
    SLICE_X39Y46         LUT6 (Prop_lut6_I4_O)        0.045     2.186 r  syncgen/HCNT[9]_i_2/O
                         net (fo=1, routed)           0.000     2.186    syncgen/p_0_in[9]
    SLICE_X39Y46         FDRE                                         r  syncgen/HCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.861     2.398    syncgen/PCK
    SLICE_X39Y46         FDRE                                         r  syncgen/HCNT_reg[9]/C
                         clock pessimism             -0.536     1.862    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.092     1.954    syncgen/HCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.954    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (57.018%)  route 0.158ns (42.982%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.594     1.851    syncgen/PCK
    SLICE_X42Y45         FDRE                                         r  syncgen/VCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDRE (Prop_fdre_C_Q)         0.164     2.015 r  syncgen/VCNT_reg[5]/Q
                         net (fo=11, routed)          0.158     2.172    syncgen/VCNT[5]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.045     2.217 r  syncgen/VCNT[8]_i_1/O
                         net (fo=1, routed)           0.000     2.217    syncgen/VCNT_0[8]
    SLICE_X41Y45         FDRE                                         r  syncgen/VCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.863     2.400    syncgen/PCK
    SLICE_X41Y45         FDRE                                         r  syncgen/VCNT_reg[8]/C
                         clock pessimism             -0.533     1.867    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.092     1.959    syncgen/VCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.959    
                         arrival time                           2.217    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.212ns (52.288%)  route 0.193ns (47.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.595     1.852    syncgen/PCK
    SLICE_X42Y47         FDRE                                         r  syncgen/VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     2.016 r  syncgen/VCNT_reg[0]/Q
                         net (fo=11, routed)          0.193     2.209    syncgen/VCNT[0]
    SLICE_X42Y46         LUT5 (Prop_lut5_I2_O)        0.048     2.257 r  syncgen/VCNT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.257    syncgen/VCNT_0[3]
    SLICE_X42Y46         FDRE                                         r  syncgen/VCNT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.863     2.400    syncgen/PCK
    SLICE_X42Y46         FDRE                                         r  syncgen/VCNT_reg[3]/C
                         clock pessimism             -0.533     1.867    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.131     1.998    syncgen/VCNT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.257    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 B_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.877%)  route 0.204ns (59.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.536ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.595     1.852    PCK
    SLICE_X40Y47         FDRE                                         r  B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     1.993 r  B_reg[0]/Q
                         net (fo=2, routed)           0.204     2.197    B_reg_n_0_[0]
    SLICE_X41Y47         FDRE                                         r  VGA_B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.864     2.401    PCK
    SLICE_X41Y47         FDRE                                         r  VGA_B_reg[0]/C
                         clock pessimism             -0.536     1.865    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.070     1.935    VGA_B_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.209ns (51.933%)  route 0.193ns (48.067%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.852ns
    Clock Pessimism Removal (CPR):    0.533ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.595     1.852    syncgen/PCK
    SLICE_X42Y47         FDRE                                         r  syncgen/VCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.164     2.016 r  syncgen/VCNT_reg[0]/Q
                         net (fo=11, routed)          0.193     2.209    syncgen/VCNT[0]
    SLICE_X42Y46         LUT4 (Prop_lut4_I3_O)        0.045     2.254 r  syncgen/VCNT[2]_i_1/O
                         net (fo=1, routed)           0.000     2.254    syncgen/VCNT_0[2]
    SLICE_X42Y46         FDRE                                         r  syncgen/VCNT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.863     2.400    syncgen/PCK
    SLICE_X42Y46         FDRE                                         r  syncgen/VCNT_reg[2]/C
                         clock pessimism             -0.533     1.867    
    SLICE_X42Y46         FDRE (Hold_fdre_C_D)         0.120     1.987    syncgen/VCNT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.254    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.187ns (43.049%)  route 0.247ns (56.951%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.594     1.851    syncgen/PCK
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.992 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          0.247     2.239    syncgen/HCNT[5]
    SLICE_X38Y46         LUT5 (Prop_lut5_I3_O)        0.046     2.285 r  syncgen/HCNT[8]_i_1/O
                         net (fo=1, routed)           0.000     2.285    syncgen/p_0_in[8]
    SLICE_X38Y46         FDRE                                         r  syncgen/HCNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.861     2.398    syncgen/PCK
    SLICE_X38Y46         FDRE                                         r  syncgen/HCNT_reg[8]/C
                         clock pessimism             -0.513     1.885    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.131     2.016    syncgen/HCNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.849ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.592     1.849    syncgen/PCK
    SLICE_X39Y45         FDRE                                         r  syncgen/HCNT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.990 f  syncgen/HCNT_reg[0]/Q
                         net (fo=8, routed)           0.180     2.170    syncgen/HCNT[0]
    SLICE_X39Y45         LUT1 (Prop_lut1_I0_O)        0.045     2.215 r  syncgen/HCNT[0]_i_1/O
                         net (fo=1, routed)           0.000     2.215    syncgen/HCNT[0]_i_1_n_0
    SLICE_X39Y45         FDRE                                         r  syncgen/HCNT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.861     2.398    syncgen/PCK
    SLICE_X39Y45         FDRE                                         r  syncgen/HCNT_reg[0]/C
                         clock pessimism             -0.549     1.849    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.091     1.940    syncgen/HCNT_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           2.215    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 syncgen/VCNT_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/VCNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.594     1.851    syncgen/PCK
    SLICE_X41Y45         FDRE                                         r  syncgen/VCNT_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.992 r  syncgen/VCNT_reg[9]/Q
                         net (fo=8, routed)           0.182     2.174    syncgen/VCNT[9]
    SLICE_X41Y45         LUT6 (Prop_lut6_I1_O)        0.045     2.219 r  syncgen/VCNT[9]_i_2/O
                         net (fo=1, routed)           0.000     2.219    syncgen/VCNT_0[9]
    SLICE_X41Y45         FDRE                                         r  syncgen/VCNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.863     2.400    syncgen/PCK
    SLICE_X41Y45         FDRE                                         r  syncgen/VCNT_reg[9]/C
                         clock pessimism             -0.549     1.851    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.092     1.943    syncgen/VCNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.219    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 syncgen/HCNT_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            syncgen/HCNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by iPCK  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             iPCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (iPCK rise@0.000ns - iPCK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.918%)  route 0.247ns (57.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    1.851ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.699    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.749 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.482     1.231    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.257 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.594     1.851    syncgen/PCK
    SLICE_X40Y45         FDRE                                         r  syncgen/HCNT_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.992 r  syncgen/HCNT_reg[5]/Q
                         net (fo=13, routed)          0.247     2.239    syncgen/HCNT[5]
    SLICE_X38Y46         LUT4 (Prop_lut4_I0_O)        0.045     2.284 r  syncgen/HCNT[7]_i_1/O
                         net (fo=1, routed)           0.000     2.284    syncgen/p_0_in[7]
    SLICE_X38Y46         FDRE                                         r  syncgen/HCNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock iPCK rise edge)       0.000     0.000 r  
    L16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.927    syncgen/pckgen/SYSCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.980 r  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.528     1.508    syncgen/pckgen/iPCK
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.537 r  syncgen/pckgen/iBUFG/O
                         net (fo=25, routed)          0.861     2.398    syncgen/PCK
    SLICE_X38Y46         FDRE                                         r  syncgen/HCNT_reg[7]/C
                         clock pessimism             -0.513     1.885    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120     2.005    syncgen/HCNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.284    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPCK
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   syncgen/pckgen/iBUFG/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y47     B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y47     EN_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X41Y47     VGA_B_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X39Y45     syncgen/HCNT_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y45     syncgen/HCNT_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y45     syncgen/HCNT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y45     syncgen/HCNT_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X40Y45     syncgen/HCNT_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  syncgen/pckgen/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y47     B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y47     EN_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y47     VGA_B_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y45     syncgen/HCNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y46     syncgen/HCNT_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y46     syncgen/HCNT_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X38Y46     syncgen/HCNT_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X39Y46     syncgen/HCNT_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y47     syncgen/VCNT_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y47     syncgen/VCNT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y45     syncgen/HCNT_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y45     syncgen/HCNT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y45     syncgen/HCNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y45     syncgen/HCNT_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X40Y45     syncgen/HCNT_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y46     syncgen/VCNT_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y46     syncgen/VCNT_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y45     syncgen/VCNT_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y45     syncgen/VCNT_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y45     syncgen/VCNT_reg[7]/C



