TimeQuest Timing Analyzer report for soc_system
Thu Jul 09 19:14:43 2015
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 15. Slow 1200mV 85C Model Hold: 'clk'
 16. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 17. Slow 1200mV 85C Model Recovery: 'clk'
 18. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Removal: 'clk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 23. Setup Times
 24. Hold Times
 25. Clock to Output Times
 26. Minimum Clock to Output Times
 27. Output Enable Times
 28. Minimum Output Enable Times
 29. Output Disable Times
 30. Minimum Output Disable Times
 31. MTBF Summary
 32. Synchronizer Summary
 33. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 34. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 35. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 36. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 37. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 38. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 39. Slow 1200mV 0C Model Fmax Summary
 40. Slow 1200mV 0C Model Setup Summary
 41. Slow 1200mV 0C Model Hold Summary
 42. Slow 1200mV 0C Model Recovery Summary
 43. Slow 1200mV 0C Model Removal Summary
 44. Slow 1200mV 0C Model Minimum Pulse Width Summary
 45. Slow 1200mV 0C Model Setup: 'clk'
 46. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Hold: 'clk'
 48. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 49. Slow 1200mV 0C Model Recovery: 'clk'
 50. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 51. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'clk'
 53. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 54. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Output Enable Times
 60. Minimum Output Enable Times
 61. Output Disable Times
 62. Minimum Output Disable Times
 63. MTBF Summary
 64. Synchronizer Summary
 65. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 71. Fast 1200mV 0C Model Setup Summary
 72. Fast 1200mV 0C Model Hold Summary
 73. Fast 1200mV 0C Model Recovery Summary
 74. Fast 1200mV 0C Model Removal Summary
 75. Fast 1200mV 0C Model Minimum Pulse Width Summary
 76. Fast 1200mV 0C Model Setup: 'clk'
 77. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 78. Fast 1200mV 0C Model Hold: 'clk'
 79. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 80. Fast 1200mV 0C Model Recovery: 'clk'
 81. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 83. Fast 1200mV 0C Model Removal: 'clk'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. Output Enable Times
 91. Minimum Output Enable Times
 92. Output Disable Times
 93. Minimum Output Disable Times
 94. MTBF Summary
 95. Synchronizer Summary
 96. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
102. Multicorner Timing Analysis Summary
103. Setup Times
104. Hold Times
105. Clock to Output Times
106. Minimum Clock to Output Times
107. Board Trace Model Assignments
108. Input Transition Times
109. Signal Integrity Metrics (Slow 1200mv 0c Model)
110. Signal Integrity Metrics (Slow 1200mv 85c Model)
111. Signal Integrity Metrics (Fast 1200mv 0c Model)
112. Setup Transfers
113. Hold Transfers
114. Recovery Transfers
115. Removal Transfers
116. Report TCCS
117. Report RSKM
118. Unconstrained Paths
119. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name      ; soc_system                                          ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE15E22C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.40        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  20.0%      ;
;     Processor 4            ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; soc_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Thu Jul 09 19:14:38 2015 ;
; soc_system/synthesis/submodules/soc_system_nios2_qsys_0.sdc ; OK     ; Thu Jul 09 19:14:38 2015 ;
; soc_system.sdc                                              ; OK     ; Thu Jul 09 19:14:38 2015 ;
+-------------------------------------------------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                    ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period  ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 100.000 ; 10.0 MHz  ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
; clk                 ; Base ; 20.000  ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_clk }             ;
+---------------------+------+---------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                       ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 50.48 MHz ; 50.48 MHz       ; altera_reserved_tck ;      ;
; 67.76 MHz ; 67.76 MHz       ; clk                 ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------+
; Slow 1200mV 85C Model Setup Summary          ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 5.242  ; 0.000         ;
; altera_reserved_tck ; 40.096 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Hold Summary          ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.093 ; 0.000         ;
; altera_reserved_tck ; 0.455 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary       ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 13.039 ; 0.000         ;
; altera_reserved_tck ; 45.682 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 85C Model Removal Summary       ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.379 ; 0.000         ;
; clk                 ; 2.728 ; 0.000         ;
+---------------------+-------+---------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------------------+--------+--------------------+
; Clock               ; Slack  ; End Point TNS      ;
+---------------------+--------+--------------------+
; clk                 ; 9.613  ; 0.000              ;
; altera_reserved_tck ; 49.413 ; 0.000              ;
+---------------------+--------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.242 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.091     ; 14.668     ;
; 5.248 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.091     ; 14.662     ;
; 5.498 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                          ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.081     ; 14.422     ;
; 5.506 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][112]                          ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.081     ; 14.414     ;
; 5.535 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                          ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.081     ; 14.385     ;
; 5.543 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][112]                          ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.081     ; 14.377     ;
; 5.564 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0] ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 14.354     ;
; 5.571 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0] ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 14.347     ;
; 5.639 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]                    ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 14.279     ;
; 5.645 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]                    ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 14.273     ;
; 5.734 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][93]                     ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 14.184     ;
; 5.740 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][93]                     ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 14.178     ;
; 5.858 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]       ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.081     ; 14.062     ;
; 5.864 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]       ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.081     ; 14.056     ;
; 5.872 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.091     ; 14.038     ;
; 5.909 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.091     ; 14.001     ;
; 5.916 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][112]                    ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 14.002     ;
; 5.922 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][112]                    ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 13.996     ;
; 6.045 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator|read_latency_shift_reg[0]                  ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.872     ;
; 6.076 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator|read_latency_shift_reg[0]                  ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.841     ;
; 6.114 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem_used[0]                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.803     ;
; 6.135 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem_used[0]                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.782     ;
; 6.208 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_memory_s1_translator|read_latency_shift_reg[0]                 ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.099     ; 13.694     ;
; 6.214 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_memory_s1_translator|read_latency_shift_reg[0]                 ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.099     ; 13.688     ;
; 6.225 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][112]                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.091     ; 13.685     ;
; 6.230 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][93]                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.687     ;
; 6.236 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][93]                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.681     ;
; 6.262 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][112]                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.091     ; 13.648     ;
; 6.399 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][112]                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.518     ;
; 6.405 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][112]                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.084     ; 13.512     ;
; 6.469 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][106]                                    ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.099     ; 13.433     ;
; 6.475 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][106]                                    ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.099     ; 13.427     ;
; 6.584 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]    ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.092     ; 13.325     ;
; 6.621 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]    ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.092     ; 13.288     ;
; 6.769 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.125     ;
; 6.769 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.125     ;
; 6.769 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.125     ;
; 6.769 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.125     ;
; 6.769 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.125     ;
; 6.769 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.125     ;
; 6.769 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.125     ;
; 6.769 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.125     ;
; 6.792 ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_we_reg                              ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[3]                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.480     ; 12.729     ;
; 6.796 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][130]                                    ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.099     ; 13.106     ;
; 6.802 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][130]                                    ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.099     ; 13.100     ;
; 6.807 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                  ; clk          ; clk         ; 20.000       ; -0.108     ; 13.086     ;
; 6.807 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                  ; clk          ; clk         ; 20.000       ; -0.108     ; 13.086     ;
; 6.807 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                  ; clk          ; clk         ; 20.000       ; -0.108     ; 13.086     ;
; 6.807 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                  ; clk          ; clk         ; 20.000       ; -0.108     ; 13.086     ;
; 6.807 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                  ; clk          ; clk         ; 20.000       ; -0.108     ; 13.086     ;
; 6.807 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                  ; clk          ; clk         ; 20.000       ; -0.108     ; 13.086     ;
; 6.807 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                  ; clk          ; clk         ; 20.000       ; -0.108     ; 13.086     ;
; 6.807 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                  ; clk          ; clk         ; 20.000       ; -0.108     ; 13.086     ;
; 6.811 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[16]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.083     ;
; 6.811 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[16]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.083     ;
; 6.811 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[16]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.083     ;
; 6.811 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[16]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.083     ;
; 6.811 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[16]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.083     ;
; 6.811 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[16]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.083     ;
; 6.811 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[16]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.083     ;
; 6.811 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[16]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 13.083     ;
; 6.822 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]                                                                                                                              ; clk          ; clk         ; 10.000       ; 2.721      ; 5.900      ;
; 6.823 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator|read_latency_shift_reg[0]            ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 13.095     ;
; 6.829 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator|read_latency_shift_reg[0]            ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 13.089     ;
; 6.935 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.215      ; 13.328     ;
; 6.957 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                  ; clk          ; clk         ; 20.000       ; -0.118     ; 12.926     ;
; 6.957 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                  ; clk          ; clk         ; 20.000       ; -0.118     ; 12.926     ;
; 6.957 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                  ; clk          ; clk         ; 20.000       ; -0.118     ; 12.926     ;
; 6.957 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                  ; clk          ; clk         ; 20.000       ; -0.118     ; 12.926     ;
; 6.957 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                  ; clk          ; clk         ; 20.000       ; -0.118     ; 12.926     ;
; 6.957 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                  ; clk          ; clk         ; 20.000       ; -0.118     ; 12.926     ;
; 6.957 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                  ; clk          ; clk         ; 20.000       ; -0.118     ; 12.926     ;
; 6.957 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                  ; clk          ; clk         ; 20.000       ; -0.118     ; 12.926     ;
; 6.973 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.214      ; 13.289     ;
; 6.977 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[16]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.215      ; 13.286     ;
; 7.104 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[9]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.790     ;
; 7.104 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[9]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.790     ;
; 7.104 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[9]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.790     ;
; 7.104 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[9]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.790     ;
; 7.104 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[9]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.790     ;
; 7.104 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[9]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.790     ;
; 7.104 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[9]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.790     ;
; 7.104 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[9]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.790     ;
; 7.123 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[6]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.204      ; 13.129     ;
; 7.190 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[7]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.208      ; 13.066     ;
; 7.216 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][112]                               ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 12.702     ;
; 7.218 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][65]                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.099     ; 12.684     ;
; 7.222 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:real_time_tester_s0_agent_rsp_fifo|mem[0][112]                               ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.083     ; 12.696     ;
; 7.224 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][65]                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.099     ; 12.678     ;
; 7.228 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[5]                                                                           ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.207      ; 13.027     ;
; 7.232 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[16]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 20.000       ; 0.208      ; 13.024     ;
; 7.239 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[10]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.655     ;
; 7.239 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[10]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.655     ;
; 7.239 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[10]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.655     ;
; 7.239 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[10]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.655     ;
; 7.239 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[10]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.655     ;
; 7.239 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[10]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.655     ;
; 7.239 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[10]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.655     ;
; 7.239 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[10]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6]                  ; clk          ; clk         ; 20.000       ; -0.107     ; 12.655     ;
; 7.265 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[11]                                                                          ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7]                  ; clk          ; clk         ; 20.000       ; -0.118     ; 12.618     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.096 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 10.098     ;
; 40.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 9.925      ;
; 40.446 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 9.776      ;
; 40.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 9.715      ;
; 40.515 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 9.708      ;
; 40.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 9.335      ;
; 40.989 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 9.234      ;
; 41.431 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 8.792      ;
; 41.626 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.203      ; 8.578      ;
; 41.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 8.561      ;
; 41.803 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 8.420      ;
; 41.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 8.355      ;
; 41.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 8.297      ;
; 42.493 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.214      ; 7.722      ;
; 42.691 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 7.517      ;
; 42.990 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 7.221      ;
; 43.143 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.217      ; 7.075      ;
; 43.849 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 6.360      ;
; 43.952 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 6.258      ;
; 43.995 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 6.215      ;
; 45.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.201      ; 4.740      ;
; 46.616 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.577      ;
; 46.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.222      ; 3.600      ;
; 46.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 3.597      ;
; 47.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 3.198      ;
; 47.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.095      ;
; 47.324 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                             ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 2.873      ;
; 47.333 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.861      ;
; 47.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.225      ; 2.777      ;
; 47.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 2.631      ;
; 47.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 2.609      ;
; 47.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.265      ;
; 48.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.193      ; 2.088      ;
; 48.108 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                           ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.224      ; 2.117      ;
; 49.312 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.218      ; 0.907      ;
; 92.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.872      ;
; 92.038 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.871      ;
; 92.041 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.868      ;
; 92.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.865      ;
; 92.049 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.860      ;
; 92.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.858      ;
; 92.054 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.855      ;
; 92.114 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.795      ;
; 92.123 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.786      ;
; 92.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.668      ;
; 92.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 7.585      ;
; 92.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.482      ;
; 92.433 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.411     ; 7.157      ;
; 92.435 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.474      ;
; 92.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.471      ;
; 92.441 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.468      ;
; 92.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.467      ;
; 92.443 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 7.466      ;
; 92.458 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~portb_address_reg0                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.410     ; 7.133      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[12]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.402      ;
; 92.538 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 7.349      ;
; 92.635 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 7.263      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[12]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.638 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 7.262      ;
; 92.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 7.202      ;
; 92.814 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a5~portb_address_reg0                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.410     ; 6.777      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.080      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.080      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.080      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.080      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.080      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.080      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.080      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.080      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.080      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.080      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.080      ;
; 92.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 7.080      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.093 ; clk_clk                                                                                                                                                                                                                                                                                         ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][0]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 2.827      ; 3.132      ;
; 0.134 ; clk_clk                                                                                                                                                                                                                                                                                         ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 2.827      ; 3.173      ;
; 0.138 ; clk_clk                                                                                                                                                                                                                                                                                         ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][0]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 2.827      ; 3.177      ;
; 0.442 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                  ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.473      ; 1.169      ;
; 0.444 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[34] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.481      ; 1.179      ;
; 0.451 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                  ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                    ; clk          ; clk         ; 0.000        ; 0.473      ; 1.178      ;
; 0.452 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[60] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.479      ; 1.185      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[25] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.474      ; 1.182      ;
; 0.454 ; custom_module:real_time_tester|RTS_tester:producer|int_send[2]                                                                                                                                                                                                                                  ; custom_module:real_time_tester|RTS_tester:producer|int_send[2]                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][0]                                                                                                                                                                                                                            ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][0]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][0]                                                                                                                                                                                                                            ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][0]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][0]                                                                                                                                                                                                                            ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][0]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]                                                                                                                                                                                                                            ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                           ; soc_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][6]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][6]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][5]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][5]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][4]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][4]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][3]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][3]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][2]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][2]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][1]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][1]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][0]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][0]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                               ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[0]                                                                                                                                                                                                                          ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[0]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[2]                                                                                                                                                                                                                          ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[2]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[1]                                                                                                                                                                                                                          ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[1]                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_IDLE   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_IDLE ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                               ; soc_system_jtag_uart:jtag_uart|ac                                                                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                        ; soc_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[22] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.480      ; 1.189      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[59] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.479      ; 1.188      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_overrun                                                                                                                                                                                                               ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_overrun                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_overrun                                                                                                                                                                                                               ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_overrun                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|break_detect                                                                                                                                                                                                             ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|break_detect                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_char_ready                                                                                                                                                                                                            ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_char_ready                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][6]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][6]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][6]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][6]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][5]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][5]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][5]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][5]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][4]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][4]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][4]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][4]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][3]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][3]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][3]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][3]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][2]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][2]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][2]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][2]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][1]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][1]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][1]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][1]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][0]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][0]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][0]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][0]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|int_send[0]                                                                                                                                                                                                                                  ; custom_module:real_time_tester|RTS_tester:producer|int_send[0]                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[0]                                                                                                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[0]                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|int_lost[2]                                                                                                                                                                                                                                  ; custom_module:real_time_tester|RTS_tester:producer|int_lost[2]                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|int_send[3]                                                                                                                                                                                                                                  ; custom_module:real_time_tester|RTS_tester:producer|int_send[3]                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[1]                                                                                                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[1]                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[3]                                                                                                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[3]                                                                                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|int_send[1]                                                                                                                                                                                                                                  ; custom_module:real_time_tester|RTS_tester:producer|int_send[1]                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                               ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_ready                                                                                                                                                                                                                 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_ready                                                                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                           ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                           ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                         ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                        ; soc_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                      ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                      ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                    ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][6]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][6]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][5]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][5]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][4]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][4]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][3]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][3]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][2]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][2]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][1]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][1]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][0]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][0]                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                              ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                            ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                          ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                        ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                ; soc_system_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[3]                                                                                                                                                                                                                         ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[3]                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[4]                                                                                                                                                                                                                         ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[4]                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_begintransfer                                                                                                                                                                 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_begintransfer                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_beginbursttransfer                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_beginbursttransfer                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                     ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                               ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|write_accepted                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                    ; soc_system_nios2_qsys_0:nios2_qsys_0|d_write                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                     ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                             ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                       ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.079      ; 0.746      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.456 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.746      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.758      ;
; 0.467 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.758      ;
; 0.468 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.468 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.758      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.777      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.785      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.786      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.502 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.793      ;
; 0.503 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.503 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.794      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.793      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.794      ;
; 0.504 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.504 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                              ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[29]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[30]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[29]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 0.796      ;
; 0.505 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.794      ;
; 0.505 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.505 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.795      ;
; 0.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.795      ;
; 0.506 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 0.795      ;
; 0.506 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
; 0.506 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 0.796      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk'                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[12]                                                                                     ; clk          ; clk         ; 20.000       ; -0.093     ; 6.869      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[11]                                                                                     ; clk          ; clk         ; 20.000       ; -0.093     ; 6.869      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[10]                                                                                     ; clk          ; clk         ; 20.000       ; -0.093     ; 6.869      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[9]                                                                                      ; clk          ; clk         ; 20.000       ; -0.093     ; 6.869      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[8]                                                                                      ; clk          ; clk         ; 20.000       ; -0.093     ; 6.869      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[7]                                                                                      ; clk          ; clk         ; 20.000       ; -0.093     ; 6.869      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[6]                                                                                      ; clk          ; clk         ; 20.000       ; -0.093     ; 6.869      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[5]                                                                                      ; clk          ; clk         ; 20.000       ; -0.093     ; 6.869      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[4]                                                                                      ; clk          ; clk         ; 20.000       ; -0.093     ; 6.869      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[3]                                                                                      ; clk          ; clk         ; 20.000       ; -0.093     ; 6.869      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[2]                                                                                      ; clk          ; clk         ; 20.000       ; -0.093     ; 6.869      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[1]                                                                                      ; clk          ; clk         ; 20.000       ; -0.093     ; 6.869      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[0]                                                                                      ; clk          ; clk         ; 20.000       ; -0.093     ; 6.869      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[9]                                                                                                           ; clk          ; clk         ; 20.000       ; -0.089     ; 6.873      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                                           ; clk          ; clk         ; 20.000       ; -0.089     ; 6.873      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                                           ; clk          ; clk         ; 20.000       ; -0.089     ; 6.873      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                                     ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                                                     ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                                                                     ; clk          ; clk         ; 20.000       ; -0.103     ; 6.859      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[2]                                                                                                     ; clk          ; clk         ; 20.000       ; -0.103     ; 6.859      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[13]                                                                                                          ; clk          ; clk         ; 20.000       ; -0.089     ; 6.873      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[14]                                                                                                          ; clk          ; clk         ; 20.000       ; -0.089     ; 6.873      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[15]                                                                                                          ; clk          ; clk         ; 20.000       ; -0.089     ; 6.873      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                                                                    ; clk          ; clk         ; 20.000       ; -0.103     ; 6.859      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[13]                                                                                              ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14]                                                                                              ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]                                                                                              ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                                                                    ; clk          ; clk         ; 20.000       ; -0.103     ; 6.859      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[17]                                                                                              ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                                                                    ; clk          ; clk         ; 20.000       ; -0.103     ; 6.859      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[16]                                                                                              ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                                                                    ; clk          ; clk         ; 20.000       ; -0.103     ; 6.859      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18]                                                                                              ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[19]                                                                                              ; clk          ; clk         ; 20.000       ; -0.092     ; 6.870      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20]                                                                                              ; clk          ; clk         ; 20.000       ; -0.092     ; 6.870      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[21]                                                                                              ; clk          ; clk         ; 20.000       ; -0.092     ; 6.870      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[22]                                                                                              ; clk          ; clk         ; 20.000       ; -0.092     ; 6.870      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[3]                                                                                                     ; clk          ; clk         ; 20.000       ; -0.103     ; 6.859      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[5]                                                                                                           ; clk          ; clk         ; 20.000       ; -0.089     ; 6.873      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[6]                                                                                                           ; clk          ; clk         ; 20.000       ; -0.089     ; 6.873      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[5]                                                                                               ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[6]                                                                                               ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]                                                                                               ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                                               ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[9]                                                                                               ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                                                     ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                              ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                                                                    ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[3]                                                                                                           ; clk          ; clk         ; 20.000       ; -0.089     ; 6.873      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                              ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                                                                    ; clk          ; clk         ; 20.000       ; -0.092     ; 6.870      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                                                                    ; clk          ; clk         ; 20.000       ; -0.092     ; 6.870      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                                                                    ; clk          ; clk         ; 20.000       ; -0.092     ; 6.870      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]                                                                                                 ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[1]                                                                                                 ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[11]                                                                                              ; clk          ; clk         ; 20.000       ; -0.090     ; 6.872      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[4]                                                                                                           ; clk          ; clk         ; 20.000       ; -0.089     ; 6.873      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[4]                                                                                                     ; clk          ; clk         ; 20.000       ; -0.103     ; 6.859      ;
; 13.039 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[5]                                                                                                     ; clk          ; clk         ; 20.000       ; -0.103     ; 6.859      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|full_dff       ; clk          ; clk         ; 20.000       ; -0.108     ; 6.853      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|usedw_is_1_dff ; clk          ; clk         ; 20.000       ; -0.108     ; 6.853      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|usedw_is_0_dff ; clk          ; clk         ; 20.000       ; -0.108     ; 6.853      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|empty_dff      ; clk          ; clk         ; 20.000       ; -0.108     ; 6.853      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][21]                                                                                    ; clk          ; clk         ; 20.000       ; -0.096     ; 6.865      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][7]                                                                                     ; clk          ; clk         ; 20.000       ; -0.096     ; 6.865      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][6]                                                                                     ; clk          ; clk         ; 20.000       ; -0.096     ; 6.865      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][5]                                                                                     ; clk          ; clk         ; 20.000       ; -0.096     ; 6.865      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][2]                                                                                     ; clk          ; clk         ; 20.000       ; -0.096     ; 6.865      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][28]                                                                                    ; clk          ; clk         ; 20.000       ; -0.082     ; 6.879      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][25]                                                                                    ; clk          ; clk         ; 20.000       ; -0.082     ; 6.879      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][21]                                                                                    ; clk          ; clk         ; 20.000       ; -0.082     ; 6.879      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][10]                                                                                    ; clk          ; clk         ; 20.000       ; -0.082     ; 6.879      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][9]                                                                                     ; clk          ; clk         ; 20.000       ; -0.082     ; 6.879      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][8]                                                                                     ; clk          ; clk         ; 20.000       ; -0.082     ; 6.879      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][7]                                                                                     ; clk          ; clk         ; 20.000       ; -0.082     ; 6.879      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][6]                                                                                     ; clk          ; clk         ; 20.000       ; -0.082     ; 6.879      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][5]                                                                                     ; clk          ; clk         ; 20.000       ; -0.082     ; 6.879      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                      ; clk          ; clk         ; 20.000       ; -0.086     ; 6.875      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[3]                                                                                                      ; clk          ; clk         ; 20.000       ; -0.095     ; 6.866      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[11]              ; clk          ; clk         ; 20.000       ; -0.085     ; 6.876      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][34]                            ; clk          ; clk         ; 20.000       ; -0.099     ; 6.862      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][34]                            ; clk          ; clk         ; 20.000       ; -0.099     ; 6.862      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][32]                            ; clk          ; clk         ; 20.000       ; -0.099     ; 6.862      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][32]                            ; clk          ; clk         ; 20.000       ; -0.099     ; 6.862      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][35]                            ; clk          ; clk         ; 20.000       ; -0.099     ; 6.862      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][35]                            ; clk          ; clk         ; 20.000       ; -0.099     ; 6.862      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[12]              ; clk          ; clk         ; 20.000       ; -0.085     ; 6.876      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[14]              ; clk          ; clk         ; 20.000       ; -0.085     ; 6.876      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.101     ; 6.860      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[6]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.101     ; 6.860      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.101     ; 6.860      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.101     ; 6.860      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[2]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.101     ; 6.860      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[21]              ; clk          ; clk         ; 20.000       ; -0.087     ; 6.874      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|D_iw[8]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.086     ; 6.875      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[0]                                                                                                      ; clk          ; clk         ; 20.000       ; -0.095     ; 6.866      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]     ; clk          ; clk         ; 20.000       ; -0.088     ; 6.873      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; clk          ; clk         ; 20.000       ; -0.088     ; 6.873      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[6]                                                                                                      ; clk          ; clk         ; 20.000       ; -0.095     ; 6.866      ;
; 13.040 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|hold_time[0]                                                                                                              ; clk          ; clk         ; 20.000       ; -0.095     ; 6.866      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.515      ;
; 45.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.515      ;
; 48.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.221      ; 1.727      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.109     ; 5.258      ;
; 94.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.931      ;
; 94.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.931      ;
; 94.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.931      ;
; 94.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.931      ;
; 94.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.931      ;
; 94.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.931      ;
; 94.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.931      ;
; 94.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.931      ;
; 94.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.931      ;
; 94.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.931      ;
; 94.963 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 4.931      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.554      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.554      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.554      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.554      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.554      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.554      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.554      ;
; 95.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 4.554      ;
; 95.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.515      ;
; 95.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.515      ;
; 95.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.515      ;
; 95.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.515      ;
; 95.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.515      ;
; 95.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.515      ;
; 95.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.515      ;
; 95.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.515      ;
; 95.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.515      ;
; 95.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.515      ;
; 95.385 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.515      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[30]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[29]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 4.437      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.463 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 4.439      ;
; 95.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.423      ;
; 95.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.423      ;
; 95.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.423      ;
; 95.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.423      ;
; 95.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.423      ;
; 95.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.423      ;
; 95.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.423      ;
; 95.480 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
; 95.481 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 4.423      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.670      ;
; 1.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.670      ;
; 1.379 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.670      ;
; 1.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.693      ;
; 1.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 1.693      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.972      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.972      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.972      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.972      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.972      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.972      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.972      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.972      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.972      ;
; 1.685 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.972      ;
; 2.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.423      ;
; 2.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.432      ;
; 2.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.432      ;
; 2.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.432      ;
; 2.132 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.432      ;
; 2.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.516      ;
; 2.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.516      ;
; 2.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.516      ;
; 2.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.799      ;
; 2.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.799      ;
; 2.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.799      ;
; 2.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.799      ;
; 2.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.799      ;
; 2.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.799      ;
; 2.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.799      ;
; 2.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.799      ;
; 2.503 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.799      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.805      ;
; 2.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.832      ;
; 2.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.832      ;
; 2.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.832      ;
; 2.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.832      ;
; 2.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.834      ;
; 2.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.979      ;
; 2.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.979      ;
; 2.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.979      ;
; 2.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.979      ;
; 2.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.979      ;
; 2.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.979      ;
; 2.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.979      ;
; 2.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.979      ;
; 2.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.979      ;
; 2.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.979      ;
; 2.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.094      ;
; 2.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.094      ;
; 2.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.094      ;
; 2.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.094      ;
; 2.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.094      ;
; 2.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.094      ;
; 2.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.094      ;
; 2.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.094      ;
; 2.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.094      ;
; 2.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.094      ;
; 2.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.094      ;
; 3.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.812      ;
; 3.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.812      ;
; 3.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.812      ;
; 3.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.812      ;
; 3.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.812      ;
; 3.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.812      ;
; 3.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 3.812      ;
; 3.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.165      ;
; 3.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.165      ;
; 3.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.165      ;
; 3.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.165      ;
; 3.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.165      ;
; 3.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.165      ;
; 3.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.165      ;
; 3.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.165      ;
; 3.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.165      ;
; 3.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.165      ;
; 3.862 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.165      ;
; 3.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.174      ;
; 3.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.174      ;
; 3.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.174      ;
; 3.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.174      ;
; 3.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.174      ;
; 3.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.174      ;
; 3.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.174      ;
; 3.871 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 4.174      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[0]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.099      ; 3.039      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[1]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.099      ; 3.039      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[2]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.099      ; 3.039      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[3]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.099      ; 3.039      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                              ; clk          ; clk         ; 0.000        ; 0.085      ; 3.025      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]                                                              ; clk          ; clk         ; 0.000        ; 0.085      ; 3.025      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                              ; clk          ; clk         ; 0.000        ; 0.085      ; 3.025      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                              ; clk          ; clk         ; 0.000        ; 0.085      ; 3.025      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[8]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[6]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[7]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[10]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[9]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[11]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[12]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[15]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[13]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[14]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.098      ; 3.038      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|baud_rate_counter[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.099      ; 3.039      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|baud_rate_counter[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.099      ; 3.039      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|baud_rate_counter[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.099      ; 3.039      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[2]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 3.039      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[0]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 3.039      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[1]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 3.039      ;
; 2.728 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[3]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.099      ; 3.039      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[4]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                                                                ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[7]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|irq                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.074      ; 3.015      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_shift_empty                                                                                                                ; clk          ; clk         ; 0.000        ; 0.074      ; 3.015      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_overrun                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.074      ; 3.015      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[8]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|break_detect                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.074      ; 3.015      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_char_ready                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.073      ; 3.014      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_overrun                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.074      ; 3.015      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|delayed_unxrx_in_processxx3                                                                                                   ; clk          ; clk         ; 0.000        ; 0.073      ; 3.014      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.090      ; 3.031      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.090      ; 3.031      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.090      ; 3.031      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.090      ; 3.031      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.090      ; 3.031      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.090      ; 3.031      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 3.015      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[4]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; clk          ; clk         ; 0.000        ; 0.090      ; 3.031      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; clk          ; clk         ; 0.000        ; 0.090      ; 3.031      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; clk          ; clk         ; 0.000        ; 0.090      ; 3.031      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; clk          ; clk         ; 0.000        ; 0.090      ; 3.031      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; clk          ; clk         ; 0.000        ; 0.090      ; 3.031      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; clk          ; clk         ; 0.000        ; 0.090      ; 3.031      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[5]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[7]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[8]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[6]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[13]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[9]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[10]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[11]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[12]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[14]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[15]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 3.015      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 3.015      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 3.015      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 3.015      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[1]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 3.015      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.074      ; 3.015      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][33]                                                                                             ; clk          ; clk         ; 0.000        ; 0.067      ; 3.008      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][33]                                                                                             ; clk          ; clk         ; 0.000        ; 0.067      ; 3.008      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][32]                                                                                             ; clk          ; clk         ; 0.000        ; 0.067      ; 3.008      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][32]                                                                                             ; clk          ; clk         ; 0.000        ; 0.067      ; 3.008      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][34]                                                                                             ; clk          ; clk         ; 0.000        ; 0.067      ; 3.008      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][34]                                                                                             ; clk          ; clk         ; 0.000        ; 0.067      ; 3.008      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][35]                                                                                             ; clk          ; clk         ; 0.000        ; 0.067      ; 3.008      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][35]                                                                                             ; clk          ; clk         ; 0.000        ; 0.067      ; 3.008      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                             ; clk          ; clk         ; 0.000        ; 0.067      ; 3.008      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][70]                                                                                             ; clk          ; clk         ; 0.000        ; 0.067      ; 3.008      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[15]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                               ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                                                ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[14]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                               ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[8]                                                                                ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                                ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.729 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                                                                ; clk          ; clk         ; 0.000        ; 0.085      ; 3.026      ;
; 2.742 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][112]                                                                          ; clk          ; clk         ; 0.000        ; 0.068      ; 3.022      ;
; 2.742 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][112]                                                                          ; clk          ; clk         ; 0.000        ; 0.068      ; 3.022      ;
; 2.742 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]                                                                          ; clk          ; clk         ; 0.000        ; 0.068      ; 3.022      ;
; 2.742 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                          ; clk          ; clk         ; 0.000        ; 0.068      ; 3.022      ;
; 2.742 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][70]                                                                           ; clk          ; clk         ; 0.000        ; 0.068      ; 3.022      ;
; 2.743 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                                ; clk          ; clk         ; 0.000        ; 0.059      ; 3.014      ;
; 2.743 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                              ; clk          ; clk         ; 0.000        ; 0.059      ; 3.014      ;
; 2.743 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                              ; clk          ; clk         ; 0.000        ; 0.059      ; 3.014      ;
; 2.743 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|ac                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.060      ; 3.015      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.613 ; 9.848        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                             ;
; 9.613 ; 9.848        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                   ;
; 9.614 ; 9.849        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.614 ; 9.849        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.614 ; 9.849        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.614 ; 9.849        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.615 ; 9.850        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                              ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                             ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                   ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                             ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                   ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                             ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                   ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_bytena_reg0                                                                                                                                                                                                                                               ;
; 9.616 ; 9.851        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                                                                                               ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                      ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_we_reg                                                                                                                                                                            ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                             ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                   ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                             ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                   ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                             ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                   ;
; 9.617 ; 9.852        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_address_reg0                                                                                                                                                                     ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_we_reg                                                                                                                                                                           ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_address_reg0                                                                                                                                                                      ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_we_reg                                                                                                                                                                            ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                            ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                  ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                           ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                                                                 ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                             ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 9.618 ; 9.853        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                         ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                                      ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_we_reg                                                                                                                                                                            ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                             ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                   ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                                                                                                                                                               ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                                                                                               ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                           ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                                 ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                       ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                       ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                       ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                       ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                       ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                       ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                       ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                       ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                              ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.619 ; 9.854        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.620 ; 9.855        ; 0.235          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                            ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.413 ; 49.648       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a1~portb_address_reg0                                                        ;
; 49.416 ; 49.651       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a6~portb_address_reg0                                                        ;
; 49.419 ; 49.654       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a7~portb_address_reg0                                                        ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~portb_address_reg0                                                        ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a2~portb_address_reg0                                                        ;
; 49.420 ; 49.655       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~portb_address_reg0                                                        ;
; 49.422 ; 49.657       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a5~portb_address_reg0                                                        ;
; 49.423 ; 49.658       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a3~portb_address_reg0                                                        ;
; 49.484 ; 49.704       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ;
; 49.487 ; 49.707       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ;
; 49.487 ; 49.707       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                  ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|address_reg_b[0]                                                                       ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|address_reg_b[1]                                                                       ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                             ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer                                                              ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                    ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]         ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[11]         ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[12]         ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13]         ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14]         ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]          ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                              ;
; 49.537 ; 49.725       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                              ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                               ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                               ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                               ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                               ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                               ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                           ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                           ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                           ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                           ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4] ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5] ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                   ;
; 49.543 ; 49.731       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                   ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                  ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                  ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                  ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                  ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                     ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                     ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                       ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                       ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                       ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                       ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                      ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                      ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                      ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                      ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                       ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                       ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                       ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                       ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                       ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                       ;
; 49.544 ; 49.732       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 5.002 ; 5.618 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.761 ; 8.816 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; 3.128 ; 3.158 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; 2.673 ; 3.061 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; 2.426 ; 2.765 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; 2.421 ; 2.765 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; 2.577 ; 2.911 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; 2.673 ; 3.061 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 2.484 ; 2.899 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 2.330 ; 2.718 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 2.138 ; 2.456 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 2.199 ; 2.555 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 1.852 ; 2.236 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 2.070 ; 2.394 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 2.484 ; 2.899 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 2.382 ; 2.766 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; 2.399 ; 2.726 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.351  ; 1.180  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.905 ; -2.025 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; -0.093 ; -0.263 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; -1.923 ; -2.244 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; -1.928 ; -2.244 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; -1.923 ; -2.244 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; -2.089 ; -2.413 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; -2.163 ; -2.527 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; -1.381 ; -1.753 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; -1.840 ; -2.215 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; -1.655 ; -1.964 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; -1.714 ; -2.060 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; -1.381 ; -1.753 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; -1.590 ; -1.905 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; -1.988 ; -2.390 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; -1.891 ; -2.262 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; -1.902 ; -2.207 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.381 ; 15.281 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 9.036  ; 8.618  ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 7.120  ; 6.929  ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 7.321  ; 7.088  ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 9.036  ; 8.618  ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 7.260  ; 7.069  ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 8.343  ; 8.600  ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 15.071 ; 14.408 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 12.157 ; 11.832 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 12.026 ; 11.732 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 12.071 ; 11.798 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 15.071 ; 14.408 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 12.818 ; 12.470 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 12.940 ; 12.652 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 13.632 ; 13.217 ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 14.379 ; 13.696 ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 13.136 ; 12.828 ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 12.047 ; 11.614 ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 14.379 ; 13.696 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 13.415 ; 13.057 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.977 ; 12.886 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 6.876  ; 6.686  ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 6.876  ; 6.686  ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 7.067  ; 6.837  ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 8.805  ; 8.386  ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 7.011  ; 6.821  ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 8.049  ; 8.303  ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 7.228  ; 7.021  ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 7.336  ; 7.165  ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 7.349  ; 7.180  ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 7.228  ; 7.021  ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 10.111 ; 9.567  ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 7.991  ; 7.790  ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 8.229  ; 7.943  ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 8.400  ; 8.140  ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 9.316  ; 8.944  ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 9.354  ; 9.030  ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 9.514  ; 9.147  ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 11.114 ; 10.582 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 9.316  ; 8.944  ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Enable Times                                                           ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; tester_data[*]  ; clk        ; 12.303 ; 12.071 ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 12.303 ; 12.071 ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 12.303 ; 12.071 ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 12.303 ; 12.071 ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 14.925 ; 14.416 ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 13.332 ; 13.100 ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 13.645 ; 13.413 ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 13.645 ; 13.413 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                   ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; tester_data[*]  ; clk        ; 9.888  ; 9.656  ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 9.888  ; 9.656  ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 9.888  ; 9.656  ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 9.888  ; 9.656  ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 12.495 ; 11.986 ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 10.876 ; 10.644 ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 11.176 ; 10.944 ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 11.176 ; 10.944 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; tester_data[*]  ; clk        ; 11.825    ; 12.057    ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 11.825    ; 12.057    ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 11.825    ; 12.057    ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 11.825    ; 12.057    ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 14.157    ; 14.666    ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 12.770    ; 13.002    ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 13.013    ; 13.245    ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 13.013    ; 13.245    ; Rise       ; clk             ;
+-----------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; tester_data[*]  ; clk        ; 9.362     ; 9.594     ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 9.362     ; 9.594     ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 9.362     ; 9.594     ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 9.362     ; 9.594     ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 11.679    ; 12.188    ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 10.269    ; 10.501    ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 10.502    ; 10.734    ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 10.502    ; 10.734    ; Rise       ; clk             ;
+-----------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.397 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; serial_rxd                                                                                                                                                                                                     ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                            ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; serial_rxd                                                                                                                        ;
; Synchronization Node    ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 36.397                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  serial_rxd                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.042       ;
;  soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 17.355       ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 38.053                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.038       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.015       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                             ; 38.068                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.040       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.028       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                             ; 38.072                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.043       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.029       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                       ; 196.866                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.041       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.825       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                   ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                       ; 196.872                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.828       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.044       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                        ;
+-----------+-----------------+---------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name          ; Note ;
+-----------+-----------------+---------------------+------+
; 53.53 MHz ; 53.53 MHz       ; altera_reserved_tck ;      ;
; 72.37 MHz ; 72.37 MHz       ; clk                 ;      ;
+-----------+-----------------+---------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------+
; Slow 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 6.183  ; 0.000         ;
; altera_reserved_tck ; 40.659 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.125 ; 0.000         ;
; altera_reserved_tck ; 0.403 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 13.496 ; 0.000         ;
; altera_reserved_tck ; 46.037 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Slow 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 1.250 ; 0.000         ;
; clk                 ; 2.446 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk                 ; 9.614  ; 0.000             ;
; altera_reserved_tck ; 49.264 ; 0.000             ;
+---------------------+--------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.183 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.086     ; 13.733     ;
; 6.194 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                      ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.086     ; 13.722     ;
; 6.505 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][112]                          ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.073     ; 13.424     ;
; 6.511 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                          ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.073     ; 13.418     ;
; 6.516 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][112]                          ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.073     ; 13.413     ;
; 6.516 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0] ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.074     ; 13.412     ;
; 6.522 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                          ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.073     ; 13.407     ;
; 6.527 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0] ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.074     ; 13.401     ;
; 6.578 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]                    ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.074     ; 13.350     ;
; 6.589 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem_used[0]                    ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.074     ; 13.339     ;
; 6.690 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][93]                     ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.074     ; 13.238     ;
; 6.701 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][93]                     ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.074     ; 13.227     ;
; 6.796 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]       ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.073     ; 13.133     ;
; 6.807 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]       ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.073     ; 13.122     ;
; 6.841 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][112]                    ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.074     ; 13.087     ;
; 6.852 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.086     ; 13.064     ;
; 6.852 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][112]                    ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.074     ; 13.076     ;
; 6.863 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.086     ; 13.053     ;
; 6.993 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator|read_latency_shift_reg[0]                  ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.075     ; 12.934     ;
; 7.004 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_memory_s1_translator|read_latency_shift_reg[0]                  ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.075     ; 12.923     ;
; 7.014 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]  ; clk          ; clk         ; 10.000       ; 2.486      ; 5.474      ;
; 7.039 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem_used[0]                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.075     ; 12.888     ;
; 7.050 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem_used[0]                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.075     ; 12.877     ;
; 7.071 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_memory_s1_translator|read_latency_shift_reg[0]                 ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.092     ; 12.839     ;
; 7.082 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:data_memory_s1_translator|read_latency_shift_reg[0]                 ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.092     ; 12.828     ;
; 7.158 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][93]                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.075     ; 12.769     ;
; 7.169 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][93]                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.075     ; 12.758     ;
; 7.171 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][112]                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.086     ; 12.745     ;
; 7.182 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][112]                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.086     ; 12.734     ;
; 7.297 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][112]                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.075     ; 12.630     ;
; 7.308 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][112]                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.075     ; 12.619     ;
; 7.384 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]    ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.086     ; 12.532     ;
; 7.395 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]    ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.086     ; 12.521     ;
; 7.400 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][106]                                    ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.092     ; 12.510     ;
; 7.411 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][106]                                    ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.092     ; 12.499     ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][4]  ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][5]  ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][6]  ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][7]  ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][8]  ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][9]  ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][11] ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][12] ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][18] ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][19] ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][20] ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][21] ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][26] ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.496 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][29] ; clk          ; clk         ; 10.000       ; 2.497      ; 5.003      ;
; 7.565 ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_we_reg                              ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte2_data[3]              ; clk          ; clk         ; 20.000       ; -0.425     ; 12.012     ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][1]  ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][2]  ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][3]  ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][10] ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][13] ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][14] ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][15] ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][16] ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][17] ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][22] ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][23] ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][24] ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][25] ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][27] ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][28] ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.580 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][31] ; clk          ; clk         ; 10.000       ; 2.498      ; 4.920      ;
; 7.614 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator|read_latency_shift_reg[0]            ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.077     ; 12.311     ;
; 7.625 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator|read_latency_shift_reg[0]            ; soc_system_nios2_qsys_0:nios2_qsys_0|W_valid                          ; clk          ; clk         ; 20.000       ; -0.077     ; 12.300     ;
; 7.636 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][0]  ; clk          ; clk         ; 10.000       ; 2.492      ; 4.858      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[13]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[14]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[15]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[16]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[17]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[18]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[19]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[20]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[21]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[22]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[23]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[24]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[25]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[26]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[27]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[28]  ; clk          ; clk         ; 10.000       ; 2.473      ; 4.821      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[29]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[30]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[31]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[32]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[33]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[34]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[35]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[36]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[37]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[38]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[39]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[40]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[41]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.654 ; clk_clk                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[42]  ; clk          ; clk         ; 10.000       ; 2.471      ; 4.819      ;
; 7.681 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[0][130]                                    ; soc_system_nios2_qsys_0:nios2_qsys_0|E_valid                          ; clk          ; clk         ; 20.000       ; -0.092     ; 12.229     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 40.659 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 9.678      ;
; 40.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 9.451      ;
; 41.009 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 9.353      ;
; 41.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 9.300      ;
; 41.230 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 9.133      ;
; 41.432 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 8.931      ;
; 41.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 8.831      ;
; 41.982 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 8.381      ;
; 42.140 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.344      ; 8.206      ;
; 42.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 8.025      ;
; 42.348 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 8.015      ;
; 42.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 7.897      ;
; 42.520 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 7.843      ;
; 42.974 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.356      ; 7.384      ;
; 43.193 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.349      ; 7.158      ;
; 43.455 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.352      ; 6.899      ;
; 43.614 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 6.747      ;
; 44.282 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.350      ; 6.070      ;
; 44.400 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 5.953      ;
; 44.476 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.351      ; 5.877      ;
; 45.876 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.343      ; 4.469      ;
; 46.943 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 3.394      ;
; 47.035 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 3.328      ;
; 47.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 3.312      ;
; 47.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 3.018      ;
; 47.411 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.337      ; 2.928      ;
; 47.577 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                             ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.337      ; 2.762      ;
; 47.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 2.648      ;
; 47.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.364      ; 2.602      ;
; 47.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 2.490      ;
; 47.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.361      ; 2.448      ;
; 48.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 2.144      ;
; 48.347 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                           ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.362      ; 2.017      ;
; 48.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.335      ; 1.936      ;
; 49.544 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.359      ; 0.817      ;
; 92.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.535      ;
; 92.384 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.534      ;
; 92.387 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.531      ;
; 92.391 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.527      ;
; 92.392 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.526      ;
; 92.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.522      ;
; 92.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.522      ;
; 92.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.460      ;
; 92.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.451      ;
; 92.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 7.341      ;
; 92.664 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 7.238      ;
; 92.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.176      ;
; 92.752 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.166      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.164      ;
; 92.758 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.160      ;
; 92.759 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.159      ;
; 92.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 7.157      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[12]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.884 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 7.025      ;
; 92.970 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~portb_address_reg0                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.364     ; 6.668      ;
; 92.991 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~portb_address_reg0                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.363     ; 6.648      ;
; 92.999 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 6.913      ;
; 93.042 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.860      ;
; 93.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 6.815      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[12]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.097 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 6.812      ;
; 93.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.700      ;
; 93.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.700      ;
; 93.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.700      ;
; 93.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.700      ;
; 93.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.700      ;
; 93.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.700      ;
; 93.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.700      ;
; 93.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.700      ;
; 93.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.700      ;
; 93.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.700      ;
; 93.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.700      ;
; 93.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.700      ;
; 93.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.700      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.125 ; clk_clk                                                                                                                                                                                                                                                                                                    ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.580      ; 2.900      ;
; 0.126 ; clk_clk                                                                                                                                                                                                                                                                                                    ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][0]                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.580      ; 2.901      ;
; 0.128 ; clk_clk                                                                                                                                                                                                                                                                                                    ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][0]                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 2.580      ; 2.903      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                             ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                             ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                                                                    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_avalon_reg:the_soc_system_nios2_qsys_0_nios2_avalon_reg|oci_single_step_mode                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|wait_for_one_post_bret_inst                                                                                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[3]                                                                                                                                                                                                                                    ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[3]                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[4]                                                                                                                                                                                                                                    ; custom_module:real_time_tester|avalonMM_master:consumer|current_offs[4]                                                                                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[0]                                                                                                                                                                                                                                     ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[0]                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[2]                                                                                                                                                                                                                                     ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[2]                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[1]                                                                                                                                                                                                                                     ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[1]                                                                                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|RTS_tester:producer|int_lost[2]                                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|int_lost[2]                                                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|RTS_tester:producer|int_send[2]                                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|int_send[2]                                                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][0]                                                                                                                                                                                                                                       ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][0]                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][0]                                                                                                                                                                                                                                       ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][0]                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]                                                                                                                                                                                                                                       ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                      ; soc_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                            ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                            ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                            ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                           ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                           ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_align_cycle[1]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                   ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_aligning_data                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_waiting_for_data                                                                                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[4] ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[4] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3] ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burst_stalled                                                                                                                                                                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burst_stalled                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[2]        ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|int_nxt_addr_reg[2]        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|trig_mod_match_out                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                              ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                              ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                              ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                              ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                              ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                  ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                                  ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_overrun                                                                                                                                                                                                                          ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_overrun                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_overrun                                                                                                                                                                                                                          ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_overrun                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|break_detect                                                                                                                                                                                                                        ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|break_detect                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_char_ready                                                                                                                                                                                                                       ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_char_ready                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][6]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][6]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][6]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][6]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][5]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][5]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][5]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][5]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][4]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][4]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][4]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][4]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][3]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][3]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][3]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][3]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][2]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][2]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][2]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][2]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][1]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][1]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][1]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][1]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][0]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[1][0]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][0]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][0]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                         ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|jtag_rd                                                                                                         ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|jtag_break                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                            ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|break_on_reset                                                                                            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|resetlatch                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                                     ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|jtag_ram_wr                                                                                                     ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_begintransfer                                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_begintransfer                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_beginbursttransfer                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|end_beginbursttransfer                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][6]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][6]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][6]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][6]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][5]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][5]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][5]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][5]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][4]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][4]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][4]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][4]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][3]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][3]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][3]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][3]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][2]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][2]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][2]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][2]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][1]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][1]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][1]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][1]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][0]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][0]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][0]                                                                                                                                                                                                                                        ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][0]                                                                                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|int_send[0]                                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|int_send[0]                                                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[0]                                                                                                                                                                                                                                      ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[0]                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|int_send[3]                                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|int_send[3]                                                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[1]                                                                                                                                                                                                                                      ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[1]                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[3]                                                                                                                                                                                                                                      ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[3]                                                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|int_send[1]                                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|int_send[1]                                                                                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][0]                                                                                                                                                                                                                                       ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][0]                                                                                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                          ; altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_ready                                                                                                                                                                                                                            ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_ready                                                                                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                      ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                      ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                   ; soc_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_IDLE              ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_IDLE              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                              ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.071      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.404 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.407 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 0.669      ;
; 0.418 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.418 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.684      ;
; 0.419 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.684      ;
; 0.419 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.684      ;
; 0.419 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.684      ;
; 0.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.716      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.723      ;
; 0.458 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.724      ;
; 0.470 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.736      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14]                                                                                                        ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14]                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.736      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.471 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.737      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.737      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.472 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.739      ;
; 0.473 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.473 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                              ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.738      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 0.740      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
; 0.474 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.739      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|packet_in_progress                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.087     ; 6.419      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[6]                                                                                                                                                                  ; clk          ; clk         ; 20.000       ; -0.078     ; 6.428      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burst_stalled                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.076     ; 6.430      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[3]                                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.076     ; 6.430      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[4]                                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.076     ; 6.430      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|burstcount_register_lint[5]                                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.076     ; 6.430      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[0]                                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.089     ; 6.417      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[4]  ; clk          ; clk         ; 20.000       ; -0.076     ; 6.430      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[3]  ; clk          ; clk         ; 20.000       ; -0.076     ; 6.430      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[5]  ; clk          ; clk         ; 20.000       ; -0.076     ; 6.430      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|out_uncomp_byte_cnt_reg[6]  ; clk          ; clk         ; 20.000       ; -0.076     ; 6.430      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[5]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.077     ; 6.429      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|packet_in_progress                                                                                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.089     ; 6.417      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[18]                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.075     ; 6.431      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[14]                                                                                                                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.095     ; 6.411      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.094     ; 6.412      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[19]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.081     ; 6.425      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.081     ; 6.425      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[21]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.081     ; 6.425      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[22]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.081     ; 6.425      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.094     ; 6.412      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[15]                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.095     ; 6.411      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[10]                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.095     ; 6.411      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.094     ; 6.412      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[9]                                                                                                                                                                                                                                                                ; clk          ; clk         ; 20.000       ; -0.095     ; 6.411      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[12]                                                                                                                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.095     ; 6.411      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator|av_readdata_pre[31]                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.072     ; 6.434      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[30]                                                                                                                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.096     ; 6.410      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[29]                                                                                                                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.096     ; 6.410      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:real_time_tester_s0_translator|av_readdata_pre[29]                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.075     ; 6.431      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[29]                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.075     ; 6.431      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[5]                                                                                                                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.075     ; 6.431      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[28]                                                                                                                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.082     ; 6.424      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[27]                                                                                                                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.096     ; 6.410      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[27]                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.075     ; 6.431      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte3_data[3]                                                                                                                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.075     ; 6.431      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[26]                                                                                                                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.082     ; 6.424      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[25]                                                                                                                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.082     ; 6.424      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[6]                                                                                                                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.078     ; 6.428      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[3]                                                                                                                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.078     ; 6.428      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[0]                                                                                                                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.078     ; 6.428      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[11]                                                                                                                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.095     ; 6.411      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[3]                                                                                                                                                                  ; clk          ; clk         ; 20.000       ; -0.078     ; 6.428      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|av_readdata_pre[0]                                                                                                                                                                  ; clk          ; clk         ; 20.000       ; -0.078     ; 6.428      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[31]                                                                                                                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.096     ; 6.410      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[8]                                                                                                                                                                                                                                                                ; clk          ; clk         ; 20.000       ; -0.094     ; 6.412      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[13]                                                                                                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.094     ; 6.412      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                ; clk          ; clk         ; 20.000       ; -0.088     ; 6.418      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                ; clk          ; clk         ; 20.000       ; -0.088     ; 6.418      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                  ; clk          ; clk         ; 20.000       ; -0.088     ; 6.418      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[13]                                                                                                                                                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.095     ; 6.411      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|end_begintransfer                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.089     ; 6.417      ;
; 13.496 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[1]                                                                                                                                                                                                  ; clk          ; clk         ; 20.000       ; -0.088     ; 6.418      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_qsys_0_data_master_agent|hold_waitrequest                                                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.090     ; 6.415      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][112]                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.088     ; 6.417      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator|read_latency_shift_reg[0]                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.088     ; 6.417      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[1][93]                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.088     ; 6.417      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_agent_rsp_fifo|mem[0][93]                                                                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.088     ; 6.417      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[9]                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.078     ; 6.427      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.078     ; 6.427      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                                                                                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.078     ; 6.427      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.079     ; 6.426      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                                                                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.079     ; 6.426      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|d_writedata[2]                                                                                                                                                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.073     ; 6.432      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:real_time_tester_m0_translator|first_burst_stalled                                                                                                                                                                           ; clk          ; clk         ; 20.000       ; -0.072     ; 6.433      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.077     ; 6.428      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                        ; clk          ; clk         ; 20.000       ; -0.077     ; 6.428      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_eop_reg                  ; clk          ; clk         ; 20.000       ; -0.076     ; 6.429      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_IDLE               ; clk          ; clk         ; 20.000       ; -0.076     ; 6.429      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_TRANS       ; clk          ; clk         ; 20.000       ; -0.076     ; 6.429      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|state.ST_UNCOMP_WR_SUBBURST ; clk          ; clk         ; 20.000       ; -0.076     ; 6.429      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_ready_hold               ; clk          ; clk         ; 20.000       ; -0.073     ; 6.432      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002|saved_grant[1]                                                                                                                                                                                          ; clk          ; clk         ; 20.000       ; -0.077     ; 6.428      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_qsys_0_data_master_translator|read_accepted                                                                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.073     ; 6.432      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[13]                                                                                                                                                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.078     ; 6.427      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[14]                                                                                                                                                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.078     ; 6.427      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[15]                                                                                                                                                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.078     ; 6.427      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[13]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.080     ; 6.425      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.080     ; 6.425      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.080     ; 6.425      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[17]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.080     ; 6.425      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[16]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.080     ; 6.425      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.090     ; 6.415      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.090     ; 6.415      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.090     ; 6.415      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.090     ; 6.415      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem[0][112]                                                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.090     ; 6.415      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.090     ; 6.415      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.090     ; 6.415      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.080     ; 6.425      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[23]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.089     ; 6.416      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[24]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.089     ; 6.416      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[25]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.089     ; 6.416      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[26]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.089     ; 6.416      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[27]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.089     ; 6.416      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[28]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.089     ; 6.416      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[29]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.089     ; 6.416      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[30]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.089     ; 6.416      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[31]                                                                                                                                                                                                                                                 ; clk          ; clk         ; 20.000       ; -0.089     ; 6.416      ;
; 13.497 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[0]                                                                                                                                                                                                                                                  ; clk          ; clk         ; 20.000       ; -0.089     ; 6.416      ;
+--------+---------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.337      ; 4.302      ;
; 46.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.337      ; 4.302      ;
; 48.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.360      ; 1.554      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 94.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 5.020      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.704      ;
; 95.202 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.704      ;
; 95.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.340      ;
; 95.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.340      ;
; 95.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.340      ;
; 95.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.340      ;
; 95.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.340      ;
; 95.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.340      ;
; 95.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.340      ;
; 95.570 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.340      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.302      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.302      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.302      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.302      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.302      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.302      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.302      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.302      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.302      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.302      ;
; 95.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.093     ; 4.302      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.113      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.113      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.113      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.113      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.113      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.113      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 4.113      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.798 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.116      ;
; 95.799 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[30]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.113      ;
; 95.799 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[29]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.113      ;
; 95.799 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.113      ;
; 95.799 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.113      ;
; 95.799 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.113      ;
; 95.799 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.113      ;
; 95.799 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.113      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.101      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.101      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.101      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.101      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.101      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.101      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.101      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.101      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.101      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.101      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.101      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 4.101      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.109      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.109      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.109      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.110      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.110      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.110      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.110      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.110      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.110      ;
; 95.813 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.110      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.516      ;
; 1.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.516      ;
; 1.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.539      ;
; 1.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.539      ;
; 1.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.071      ; 1.539      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.769      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.769      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.769      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.769      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.769      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.769      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.769      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.769      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.769      ;
; 1.506 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.769      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.174      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.185      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.185      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.185      ;
; 1.913 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.185      ;
; 1.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.256      ;
; 1.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.256      ;
; 1.985 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.256      ;
; 2.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.508      ;
; 2.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.508      ;
; 2.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.508      ;
; 2.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.508      ;
; 2.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.508      ;
; 2.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.508      ;
; 2.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.508      ;
; 2.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.508      ;
; 2.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.508      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.518      ;
; 2.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.537      ;
; 2.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.540      ;
; 2.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.540      ;
; 2.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.540      ;
; 2.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 2.540      ;
; 2.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.671      ;
; 2.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.671      ;
; 2.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.671      ;
; 2.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.671      ;
; 2.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.671      ;
; 2.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.671      ;
; 2.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.671      ;
; 2.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.671      ;
; 2.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.671      ;
; 2.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.671      ;
; 2.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.768      ;
; 2.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.768      ;
; 2.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.768      ;
; 2.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.768      ;
; 2.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.768      ;
; 2.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.768      ;
; 2.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.768      ;
; 2.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.768      ;
; 2.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.768      ;
; 2.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.768      ;
; 2.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.768      ;
; 3.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.424      ;
; 3.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.424      ;
; 3.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.424      ;
; 3.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.424      ;
; 3.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.424      ;
; 3.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.424      ;
; 3.145 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 3.424      ;
; 3.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.746      ;
; 3.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.746      ;
; 3.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.746      ;
; 3.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.746      ;
; 3.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.746      ;
; 3.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.746      ;
; 3.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.746      ;
; 3.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.746      ;
; 3.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.746      ;
; 3.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.746      ;
; 3.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.746      ;
; 3.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.758      ;
; 3.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.758      ;
; 3.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.758      ;
; 3.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.758      ;
; 3.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.758      ;
; 3.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.758      ;
; 3.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.758      ;
; 3.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 3.758      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[8]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[6]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[7]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[10]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[9]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[11]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[12]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[15]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[13]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.446 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[14]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.090      ; 2.731      ;
; 2.447 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.082      ; 2.724      ;
; 2.447 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.082      ; 2.724      ;
; 2.447 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.082      ; 2.724      ;
; 2.447 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.082      ; 2.724      ;
; 2.447 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.082      ; 2.724      ;
; 2.447 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.082      ; 2.724      ;
; 2.447 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; clk          ; clk         ; 0.000        ; 0.082      ; 2.724      ;
; 2.447 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; clk          ; clk         ; 0.000        ; 0.082      ; 2.724      ;
; 2.447 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; clk          ; clk         ; 0.000        ; 0.082      ; 2.724      ;
; 2.447 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; clk          ; clk         ; 0.000        ; 0.082      ; 2.724      ;
; 2.447 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; clk          ; clk         ; 0.000        ; 0.082      ; 2.724      ;
; 2.447 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; clk          ; clk         ; 0.000        ; 0.082      ; 2.724      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[0]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.089      ; 2.732      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[1]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.089      ; 2.732      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[2]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.089      ; 2.732      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[3]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.089      ; 2.732      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 2.720      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 2.720      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 2.720      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 2.720      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|baud_rate_counter[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.089      ; 2.732      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|baud_rate_counter[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.089      ; 2.732      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|baud_rate_counter[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.089      ; 2.732      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[2]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.089      ; 2.732      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[0]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.089      ; 2.732      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[1]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.089      ; 2.732      ;
; 2.448 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[3]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.089      ; 2.732      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[4]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[7]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|irq                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_shift_empty                                                                                                                ; clk          ; clk         ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_overrun                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[8]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|break_detect                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_overrun                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[4]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[5]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[7]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[8]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[6]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[13]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[9]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[10]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[11]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[12]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[14]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[15]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[1]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.067      ; 2.711      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[15]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                               ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[14]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                               ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[8]                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.449 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                                                                ; clk          ; clk         ; 0.000        ; 0.077      ; 2.721      ;
; 2.450 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_char_ready                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.066      ; 2.711      ;
; 2.450 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|delayed_unxrx_in_processxx3                                                                                                   ; clk          ; clk         ; 0.000        ; 0.066      ; 2.711      ;
; 2.450 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][33]                                                                                             ; clk          ; clk         ; 0.000        ; 0.058      ; 2.703      ;
; 2.450 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][33]                                                                                             ; clk          ; clk         ; 0.000        ; 0.058      ; 2.703      ;
; 2.450 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][32]                                                                                             ; clk          ; clk         ; 0.000        ; 0.058      ; 2.703      ;
; 2.450 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][32]                                                                                             ; clk          ; clk         ; 0.000        ; 0.058      ; 2.703      ;
; 2.450 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][34]                                                                                             ; clk          ; clk         ; 0.000        ; 0.058      ; 2.703      ;
; 2.450 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][34]                                                                                             ; clk          ; clk         ; 0.000        ; 0.058      ; 2.703      ;
; 2.450 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][35]                                                                                             ; clk          ; clk         ; 0.000        ; 0.058      ; 2.703      ;
; 2.450 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][35]                                                                                             ; clk          ; clk         ; 0.000        ; 0.058      ; 2.703      ;
; 2.450 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                             ; clk          ; clk         ; 0.000        ; 0.058      ; 2.703      ;
; 2.450 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][70]                                                                                             ; clk          ; clk         ; 0.000        ; 0.058      ; 2.703      ;
; 2.459 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                                ; clk          ; clk         ; 0.000        ; 0.057      ; 2.711      ;
; 2.459 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                              ; clk          ; clk         ; 0.000        ; 0.057      ; 2.711      ;
; 2.459 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                              ; clk          ; clk         ; 0.000        ; 0.057      ; 2.711      ;
; 2.459 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|ac                                                                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.057      ; 2.711      ;
; 2.459 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|woverflow                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.057      ; 2.711      ;
; 2.459 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                               ; clk          ; clk         ; 0.000        ; 0.057      ; 2.711      ;
; 2.459 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; clk          ; clk         ; 0.000        ; 0.057      ; 2.711      ;
; 2.459 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; clk          ; clk         ; 0.000        ; 0.057      ; 2.711      ;
; 2.459 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                 ; clk          ; clk         ; 0.000        ; 0.057      ; 2.711      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                             ;
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                   ;
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                             ;
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                   ;
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                             ;
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                   ;
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                             ;
; 9.614 ; 9.844        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                   ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                      ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_we_reg                                                                                                                                                                            ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_address_reg0                                                                                                                                                                     ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_we_reg                                                                                                                                                                           ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                             ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                   ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                                                                                                                                           ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                                                                                                                                                 ;
; 9.615 ; 9.845        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                                                                      ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_we_reg                                                                                                                                                                            ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_address_reg0                                                                                                                                                                      ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_we_reg                                                                                                                                                                            ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                              ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                             ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                   ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~porta_datain_reg0                                                                                                                                              ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                              ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                            ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                  ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                                                                                                                           ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                                                                                                                                 ;
; 9.616 ; 9.846        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_datain_reg0                                                                                                                              ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_datain_reg0                                                                                                                                                                       ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_datain_reg0                                                                                                                                                                      ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a3~porta_datain_reg0                                                                                                                                              ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                                                                                                                                            ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                                                                                                                                            ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_a_module:soc_system_nios2_qsys_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_2bh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                   ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                   ;
; 9.617 ; 9.847        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                         ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_datain_reg0                                                                                                                                                                       ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_datain_reg0                                                                                                                                                                       ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a2~porta_datain_reg0                                                                                                                                              ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                             ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                   ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a18~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a18~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a19~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                                                                                                                                                               ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                                                                                                                                               ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a20~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a20~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a26~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a26~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a27~porta_address_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a27~porta_we_reg                                                                                                                                                                                                                                                   ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_bytena_reg0                                                                                                                                                                                                                                               ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_datain_reg0                                                                                                                                                                                                                                               ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                                                                                                                              ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                                                                                                                                    ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                             ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                                                                                                                                            ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                                                                                                                                            ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                            ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                  ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                                             ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                                   ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.618 ; 9.848        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_ocimem:the_soc_system_nios2_qsys_0_nios2_ocimem|soc_system_nios2_qsys_0_ociram_sp_ram_module:soc_system_nios2_qsys_0_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_lh91:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.619 ; 9.849        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                             ;
; 9.619 ; 9.849        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.264 ; 49.494       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a1~portb_address_reg0                                                ;
; 49.267 ; 49.497       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a2~portb_address_reg0                                                ;
; 49.267 ; 49.497       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~portb_address_reg0                                                ;
; 49.267 ; 49.497       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a5~portb_address_reg0                                                ;
; 49.268 ; 49.498       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~portb_address_reg0                                                ;
; 49.268 ; 49.498       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a3~portb_address_reg0                                                ;
; 49.268 ; 49.498       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a6~portb_address_reg0                                                ;
; 49.268 ; 49.498       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a7~portb_address_reg0                                                ;
; 49.358 ; 49.574       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ;
; 49.359 ; 49.575       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ;
; 49.359 ; 49.575       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                          ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[11] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[12] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14] ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]  ;
; 49.400 ; 49.584       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]  ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|address_reg_b[0]                                                               ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|address_reg_b[1]                                                               ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                     ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer                                                      ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                            ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                      ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                      ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                           ;
; 49.401 ; 49.585       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                           ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                          ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                         ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1]                                                                                          ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                         ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[21]                                                                                         ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[22]                                                                                         ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[23]                                                                                         ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[24]                                                                                         ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[25]                                                                                         ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[26]                                                                                         ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[30]                                                                                         ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3]                                                                                          ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                       ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                       ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                       ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                       ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                       ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                        ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                        ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                        ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                        ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                        ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                        ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                        ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                   ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                   ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                   ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                   ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                   ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                  ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                   ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                  ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                  ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                  ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]                                  ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[24]                                  ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                  ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                  ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                  ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                  ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                  ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                   ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[30]                                  ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                   ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                   ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                   ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                   ;
; 49.403 ; 49.587       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                   ;
; 49.404 ; 49.588       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                             ;
; 49.404 ; 49.588       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                               ;
; 49.404 ; 49.588       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 4.730 ; 5.645 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.550 ; 8.605 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; 3.006 ; 2.966 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; 2.402 ; 2.625 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; 2.187 ; 2.344 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; 2.183 ; 2.344 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; 2.310 ; 2.497 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; 2.402 ; 2.625 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 2.271 ; 2.503 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 2.137 ; 2.335 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 1.975 ; 2.102 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 2.028 ; 2.190 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 1.681 ; 1.904 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 1.890 ; 2.048 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 2.271 ; 2.503 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 2.179 ; 2.381 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; 2.163 ; 2.303 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.111  ; 0.866  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -1.987 ; -2.281 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; -0.125 ; -0.333 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; -1.736 ; -1.885 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; -1.740 ; -1.885 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; -1.736 ; -1.885 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; -1.873 ; -2.057 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; -1.946 ; -2.154 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; -1.260 ; -1.477 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; -1.698 ; -1.890 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; -1.542 ; -1.667 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; -1.593 ; -1.751 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; -1.260 ; -1.477 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; -1.460 ; -1.615 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; -1.827 ; -2.053 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; -1.738 ; -1.936 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; -1.717 ; -1.846 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.538 ; 14.071 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 8.161  ; 7.664  ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 6.505  ; 6.270  ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 6.713  ; 6.414  ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 8.161  ; 7.664  ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 6.583  ; 6.347  ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 7.543  ; 7.904  ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 13.871 ; 12.951 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 11.310 ; 10.829 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 11.187 ; 10.746 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 11.233 ; 10.815 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 13.871 ; 12.951 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 11.929 ; 11.467 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 12.096 ; 11.653 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 12.733 ; 12.177 ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 13.150 ; 12.255 ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 12.133 ; 11.694 ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 11.217 ; 10.653 ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 13.150 ; 12.255 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 12.411 ; 11.903 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                  ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.184 ; 11.730 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 6.264  ; 6.032  ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 6.264  ; 6.032  ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 6.464  ; 6.170  ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 7.934  ; 7.438  ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 6.341  ; 6.108  ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 7.261  ; 7.614  ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 6.601  ; 6.330  ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 6.694  ; 6.466  ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 6.707  ; 6.475  ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 6.601  ; 6.330  ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 9.145  ; 8.449  ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 7.332  ; 7.023  ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 7.587  ; 7.158  ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 7.736  ; 7.329  ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 8.585  ; 8.058  ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 8.585  ; 8.193  ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 8.750  ; 8.295  ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 10.046 ; 9.408  ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 8.598  ; 8.058  ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+-------------------------------------------------------------------------------+
; Output Enable Times                                                           ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; tester_data[*]  ; clk        ; 11.364 ; 11.141 ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 11.364 ; 11.141 ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 11.364 ; 11.141 ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 11.364 ; 11.141 ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 13.639 ; 13.101 ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 12.373 ; 12.150 ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 12.688 ; 12.465 ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 12.688 ; 12.465 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                   ;
+-----------------+------------+--------+--------+------------+-----------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------+------------+--------+--------+------------+-----------------+
; tester_data[*]  ; clk        ; 9.164  ; 8.941  ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 9.164  ; 8.941  ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 9.164  ; 8.941  ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 9.164  ; 8.941  ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 11.424 ; 10.886 ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 10.132 ; 9.909  ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 10.435 ; 10.212 ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 10.435 ; 10.212 ; Rise       ; clk             ;
+-----------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; tester_data[*]  ; clk        ; 10.751    ; 10.974    ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 10.751    ; 10.974    ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 10.751    ; 10.974    ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 10.751    ; 10.974    ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 12.672    ; 13.210    ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 11.588    ; 11.811    ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 11.804    ; 12.027    ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 11.804    ; 12.027    ; Rise       ; clk             ;
+-----------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; tester_data[*]  ; clk        ; 8.416     ; 8.639     ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 8.416     ; 8.639     ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 8.416     ; 8.639     ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 8.416     ; 8.639     ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 10.323    ; 10.861    ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 9.219     ; 9.442     ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 9.426     ; 9.649     ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 9.426     ; 9.649     ; Rise       ; clk             ;
+-----------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 36.654 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; serial_rxd                                                                                                                                                                                                     ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                            ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; serial_rxd                                                                                                                        ;
; Synchronization Node    ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 36.654                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  serial_rxd                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.137       ;
;  soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 17.517       ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 38.241                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.134       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.107       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                             ; 38.260                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.135       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.125       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                             ; 38.264                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.138       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.126       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                   ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                       ; 197.074                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.925       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.149       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                       ; 197.086                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.136       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.950       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------+
; Fast 1200mV 0C Model Setup Summary           ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 8.134  ; 0.000         ;
; altera_reserved_tck ; 45.866 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Hold Summary           ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; clk                 ; 0.006 ; 0.000         ;
; altera_reserved_tck ; 0.185 ; 0.000         ;
+---------------------+-------+---------------+


+----------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary        ;
+---------------------+--------+---------------+
; Clock               ; Slack  ; End Point TNS ;
+---------------------+--------+---------------+
; clk                 ; 16.752 ; 0.000         ;
; altera_reserved_tck ; 48.280 ; 0.000         ;
+---------------------+--------+---------------+


+---------------------------------------------+
; Fast 1200mV 0C Model Removal Summary        ;
+---------------------+-------+---------------+
; Clock               ; Slack ; End Point TNS ;
+---------------------+-------+---------------+
; altera_reserved_tck ; 0.571 ; 0.000         ;
; clk                 ; 1.234 ; 0.000         ;
+---------------------+-------+---------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------------------+--------+-------------------+
; Clock               ; Slack  ; End Point TNS     ;
+---------------------+--------+-------------------+
; clk                 ; 9.205  ; 0.000             ;
; altera_reserved_tck ; 49.294 ; 0.000             ;
+---------------------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                               ;
+-------+-----------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.134 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]  ; clk          ; clk         ; 10.000       ; 1.172      ; 3.025      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[13]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[14]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[15]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[16]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[17]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[18]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[19]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[20]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[21]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[22]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[23]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[24]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[25]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[26]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[27]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.390 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[28]  ; clk          ; clk         ; 10.000       ; 1.162      ; 2.759      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[29]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[30]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[31]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[32]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[33]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[34]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[35]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[36]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[37]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[38]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[39]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[40]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[41]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.391 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[42]  ; clk          ; clk         ; 10.000       ; 1.160      ; 2.756      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][4]  ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][5]  ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][6]  ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][7]  ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][8]  ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][9]  ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][11] ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][12] ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][18] ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][19] ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][20] ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][21] ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][26] ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.400 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][29] ; clk          ; clk         ; 10.000       ; 1.180      ; 2.767      ;
; 8.431 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[0]   ; clk          ; clk         ; 10.000       ; 1.164      ; 2.720      ;
; 8.431 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[1]   ; clk          ; clk         ; 10.000       ; 1.164      ; 2.720      ;
; 8.431 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[2]   ; clk          ; clk         ; 10.000       ; 1.164      ; 2.720      ;
; 8.431 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[3]   ; clk          ; clk         ; 10.000       ; 1.164      ; 2.720      ;
; 8.431 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[4]   ; clk          ; clk         ; 10.000       ; 1.164      ; 2.720      ;
; 8.431 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[5]   ; clk          ; clk         ; 10.000       ; 1.164      ; 2.720      ;
; 8.431 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[6]   ; clk          ; clk         ; 10.000       ; 1.164      ; 2.720      ;
; 8.431 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[7]   ; clk          ; clk         ; 10.000       ; 1.164      ; 2.720      ;
; 8.431 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[8]   ; clk          ; clk         ; 10.000       ; 1.164      ; 2.720      ;
; 8.431 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[9]   ; clk          ; clk         ; 10.000       ; 1.164      ; 2.720      ;
; 8.431 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[10]  ; clk          ; clk         ; 10.000       ; 1.164      ; 2.720      ;
; 8.431 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[11]  ; clk          ; clk         ; 10.000       ; 1.164      ; 2.720      ;
; 8.431 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[12]  ; clk          ; clk         ; 10.000       ; 1.164      ; 2.720      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][1]  ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][2]  ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][3]  ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][10] ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][13] ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][14] ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][15] ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][16] ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][17] ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][22] ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][23] ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][24] ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][25] ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][27] ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][28] ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.449 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][31] ; clk          ; clk         ; 10.000       ; 1.179      ; 2.717      ;
; 8.500 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][0]  ; clk          ; clk         ; 10.000       ; 1.174      ; 2.661      ;
; 8.540 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][26] ; clk          ; clk         ; 10.000       ; 1.173      ; 2.620      ;
; 8.616 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][5]  ; clk          ; clk         ; 10.000       ; 1.174      ; 2.545      ;
; 8.616 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][6]  ; clk          ; clk         ; 10.000       ; 1.174      ; 2.545      ;
; 8.616 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][7]  ; clk          ; clk         ; 10.000       ; 1.174      ; 2.545      ;
; 8.616 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][8]  ; clk          ; clk         ; 10.000       ; 1.174      ; 2.545      ;
; 8.616 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][9]  ; clk          ; clk         ; 10.000       ; 1.174      ; 2.545      ;
; 8.616 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][10] ; clk          ; clk         ; 10.000       ; 1.174      ; 2.545      ;
; 8.616 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][21] ; clk          ; clk         ; 10.000       ; 1.174      ; 2.545      ;
; 8.616 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][25] ; clk          ; clk         ; 10.000       ; 1.174      ; 2.545      ;
; 8.616 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][28] ; clk          ; clk         ; 10.000       ; 1.174      ; 2.545      ;
; 8.624 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][1]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.536      ;
; 8.624 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][4]  ; clk          ; clk         ; 10.000       ; 1.173      ; 2.536      ;
; 8.624 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][19] ; clk          ; clk         ; 10.000       ; 1.173      ; 2.536      ;
; 8.624 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][24] ; clk          ; clk         ; 10.000       ; 1.173      ; 2.536      ;
; 8.624 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][31] ; clk          ; clk         ; 10.000       ; 1.173      ; 2.536      ;
; 8.673 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][28] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.489      ;
; 8.673 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][30] ; clk          ; clk         ; 10.000       ; 1.175      ; 2.489      ;
; 8.687 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][2]  ; clk          ; clk         ; 10.000       ; 1.176      ; 2.476      ;
; 8.687 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][14] ; clk          ; clk         ; 10.000       ; 1.176      ; 2.476      ;
; 8.687 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][20] ; clk          ; clk         ; 10.000       ; 1.176      ; 2.476      ;
; 8.687 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][21] ; clk          ; clk         ; 10.000       ; 1.176      ; 2.476      ;
; 8.687 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][22] ; clk          ; clk         ; 10.000       ; 1.176      ; 2.476      ;
; 8.687 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][23] ; clk          ; clk         ; 10.000       ; 1.176      ; 2.476      ;
; 8.687 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][27] ; clk          ; clk         ; 10.000       ; 1.176      ; 2.476      ;
; 8.711 ; clk_clk   ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][1]  ; clk          ; clk         ; 10.000       ; 1.177      ; 2.453      ;
+-------+-----------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                  ; To Node                                                                                                                                                                                                                                                                                                                     ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.866 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 4.545      ;
; 45.956 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 4.455      ;
; 46.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 4.410      ;
; 46.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 4.397      ;
; 46.091 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.336      ;
; 46.237 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.190      ;
; 46.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 4.124      ;
; 46.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.966      ;
; 46.606 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 3.810      ;
; 46.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.794      ;
; 46.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.773      ;
; 46.686 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.741      ;
; 46.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 3.699      ;
; 47.009 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.434      ; 3.412      ;
; 47.061 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 3.357      ;
; 47.240 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.431      ; 3.178      ;
; 47.273 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.437      ; 3.151      ;
; 47.620 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.429      ; 2.796      ;
; 47.649 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 2.768      ;
; 47.665 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.430      ; 2.752      ;
; 48.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.425      ; 2.208      ;
; 48.794 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.617      ;
; 48.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.579      ;
; 48.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 1.577      ;
; 49.029 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.397      ;
; 49.037 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.378      ;
; 49.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                             ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 1.273      ;
; 49.173 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 1.238      ;
; 49.217 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.215      ;
; 49.288 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.139      ;
; 49.299 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 1.127      ;
; 49.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 0.992      ;
; 49.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                           ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 0.947      ;
; 49.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.424      ; 0.901      ;
; 50.041 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                                                                        ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.385      ;
; 96.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.721      ;
; 96.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.720      ;
; 96.222 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.717      ;
; 96.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.713      ;
; 96.231 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.708      ;
; 96.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.707      ;
; 96.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.703      ;
; 96.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.687      ;
; 96.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.677      ;
; 96.342 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 3.600      ;
; 96.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.543      ;
; 96.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.533      ;
; 96.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.530      ;
; 96.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.526      ;
; 96.414 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.525      ;
; 96.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.523      ;
; 96.545 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.391      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[12]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.607 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.334      ;
; 96.680 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.256      ;
; 96.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.243      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[12]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.231      ;
; 96.710 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.226      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[11]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[12]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 3.199      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.006 ; clk_clk                                                                                                                                                                                                                                                                                         ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][0]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 1.222      ; 1.312      ;
; 0.060 ; clk_clk                                                                                                                                                                                                                                                                                         ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 1.222      ; 1.366      ;
; 0.064 ; clk_clk                                                                                                                                                                                                                                                                                         ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][0]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 1.222      ; 1.370      ;
; 0.155 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[34] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.222      ; 0.481      ;
; 0.158 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[59] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.220      ; 0.482      ;
; 0.158 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                  ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.480      ;
; 0.159 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[60] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.220      ; 0.483      ;
; 0.165 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                  ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.487      ;
; 0.166 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[28] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.220      ; 0.490      ;
; 0.167 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[50] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[51] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.222      ; 0.493      ;
; 0.167 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[27] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.220      ; 0.491      ;
; 0.167 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[61] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.220      ; 0.491      ;
; 0.167 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                  ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.489      ;
; 0.168 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[55] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.222      ; 0.494      ;
; 0.169 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[52] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.222      ; 0.495      ;
; 0.172 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[22] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.222      ; 0.498      ;
; 0.172 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[29] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.220      ; 0.496      ;
; 0.173 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[25] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.219      ; 0.496      ;
; 0.174 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[32] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.221      ; 0.499      ;
; 0.174 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[26] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.219      ; 0.497      ;
; 0.175 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                  ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.499      ;
; 0.175 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                  ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.499      ;
; 0.175 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]                                                                                                  ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.218      ; 0.497      ;
; 0.176 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a1~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.216      ; 0.496      ;
; 0.176 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[7]  ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.499      ;
; 0.176 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                  ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.500      ;
; 0.177 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[23] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.222      ; 0.503      ;
; 0.177 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[30] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.217      ; 0.498      ;
; 0.178 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[37] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.501      ;
; 0.178 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                  ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.502      ;
; 0.180 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a7~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.216      ; 0.500      ;
; 0.181 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a1~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.216      ; 0.501      ;
; 0.181 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[16] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.222      ; 0.507      ;
; 0.181 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[17] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.222      ; 0.507      ;
; 0.181 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[24] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.219      ; 0.504      ;
; 0.182 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[54] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.222      ; 0.508      ;
; 0.184 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                                                                                                                    ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a1~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.216      ; 0.504      ;
; 0.184 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[58] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                ; clk          ; clk         ; 0.000        ; 0.219      ; 0.507      ;
; 0.184 ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[3]                                                                                                                                                                                                                             ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_datain_reg0                                           ; clk          ; clk         ; 0.000        ; 0.219      ; 0.507      ;
; 0.185 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a7~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.216      ; 0.505      ;
; 0.185 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a7~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.216      ; 0.505      ;
; 0.185 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:data_memory_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter_13_1|altera_merlin_burst_adapter_full_13_1:altera_merlin_burst_adapter_full.the_ba_13_1|in_data_reg[38] ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.219      ; 0.508      ;
; 0.186 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                     ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a1~porta_address_reg0                 ; clk          ; clk         ; 0.000        ; 0.216      ; 0.506      ;
; 0.186 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_error                                                                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_error                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                  ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                             ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[2]                                                                                                                                                                                                                          ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[2]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[1]                                                                                                                                                                                                                          ; custom_module:real_time_tester|avalonMM_master:consumer|burst_count[1]                                                                                                                                                                     ; clk          ; clk         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|low_addressa[0]                                                                                                                                       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|low_addressa[0]                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][64]                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                   ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:data_memory_s1_agent_rsp_fifo|mem[1][68]                                                                                                                              ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                                                                            ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                      ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                                                                       ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][112]                                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_overrun                                                                                                                                                                                                               ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_overrun                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_overrun                                                                                                                                                                                                               ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_overrun                                                                                                                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|break_detect                                                                                                                                                                                                             ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|break_detect                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|full_dff                                                                                                                                              ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|full_dff                                                                                         ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|usedw_is_0_dff                                                                                                                                        ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|usedw_is_0_dff                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][6]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][6]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][6]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][6]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][5]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][5]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][5]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][5]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][4]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][4]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][4]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][4]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][3]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][3]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][3]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][3]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][2]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][2]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][2]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][2]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][1]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][1]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][1]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][1]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][0]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[0][0]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][0]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[3][0]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_send[0]                                                                                                                                                                                                                                  ; custom_module:real_time_tester|RTS_tester:producer|int_send[0]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[0]                                                                                                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[0]                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_lost[2]                                                                                                                                                                                                                                  ; custom_module:real_time_tester|RTS_tester:producer|int_lost[2]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_send[3]                                                                                                                                                                                                                                  ; custom_module:real_time_tester|RTS_tester:producer|int_send[3]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[1]                                                                                                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[1]                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[3]                                                                                                                                                                                                                           ; custom_module:real_time_tester|RTS_tester:producer|prev_int_active[3]                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_send[2]                                                                                                                                                                                                                                  ; custom_module:real_time_tester|RTS_tester:producer|int_send[2]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_send[1]                                                                                                                                                                                                                                  ; custom_module:real_time_tester|RTS_tester:producer|int_send[1]                                                                                                                                                                             ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][0]                                                                                                                                                                                                                            ; custom_module:real_time_tester|RTS_tester:producer|int_counter[0][0]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][0]                                                                                                                                                                                                                            ; custom_module:real_time_tester|RTS_tester:producer|int_counter[1][0]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][0]                                                                                                                                                                                                                            ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][0]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]                                                                                                                                                                                                                            ; custom_module:real_time_tester|RTS_tester:producer|int_counter[3][0]                                                                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                                                                           ; soc_system_jtag_uart:jtag_uart|rvalid                                                                                                                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_ready                                                                                                                                                                                                                 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_ready                                                                                                                                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                                                                           ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                                                                           ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]                                                                                                      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                                                                        ; soc_system_jtag_uart:jtag_uart|pause_irq                                                                                                                                                                                                   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                      ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                      ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                 ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                 ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                            ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][6]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][6]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][5]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][5]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][4]                                                                                                                                                                                                                             ; custom_module:real_time_tester|RTS_tester:producer|id_counter[2][4]                                                                                                                                                                        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.185 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                  ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                          ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                      ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                      ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                    ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                                   ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                     ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                    ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                                                                                                                          ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[20]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[1]                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[5]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                                                              ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                                                                                                                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[5]                                                                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[15]                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                                                                            ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.315      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[26]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[25]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[27]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[29]                                                                                                                                         ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[28]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[2]                                                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                                                                                                                                           ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.316      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk'                                                                                                                                                                                                                                                                                ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                         ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[12]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.046     ; 3.189      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[11]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.046     ; 3.189      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[10]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.046     ; 3.189      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[9]                                                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 3.189      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[8]                                                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 3.189      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[7]                                                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 3.189      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[6]                                                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 3.189      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[5]                                                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 3.189      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[4]                                                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 3.189      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[3]                                                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 3.189      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[2]                                                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 3.189      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[1]                                                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 3.189      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|timer_counter[0]                                                                                                              ; clk          ; clk         ; 20.000       ; -0.046     ; 3.189      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[8]                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.044     ; 3.191      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[7]                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.044     ; 3.191      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[9]                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.044     ; 3.191      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[10]                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.044     ; 3.191      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[2]                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.044     ; 3.191      ;
; 16.752 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|av_ld_byte0_data[1]                                                                                                                         ; clk          ; clk         ; 20.000       ; -0.044     ; 3.191      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][28]                                                                                                            ; clk          ; clk         ; 20.000       ; -0.036     ; 3.198      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][25]                                                                                                            ; clk          ; clk         ; 20.000       ; -0.036     ; 3.198      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][21]                                                                                                            ; clk          ; clk         ; 20.000       ; -0.036     ; 3.198      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][10]                                                                                                            ; clk          ; clk         ; 20.000       ; -0.036     ; 3.198      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][9]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 3.198      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][8]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 3.198      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][7]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 3.198      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][6]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 3.198      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|RTS_tester:producer|int_counter[2][5]                                                                                                             ; clk          ; clk         ; 20.000       ; -0.036     ; 3.198      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_pending                                                                                                                              ; clk          ; clk         ; 20.000       ; -0.039     ; 3.195      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[7]                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.049     ; 3.185      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[9]                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.043     ; 3.191      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[6]                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.049     ; 3.185      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[8]                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.043     ; 3.191      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[5]                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.049     ; 3.185      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[7]                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.043     ; 3.191      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[4]                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.049     ; 3.185      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[6]                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.050     ; 3.184      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[2]                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.049     ; 3.185      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[2]                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.050     ; 3.184      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|D_iw[8]                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.039     ; 3.195      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intC_freq_scaler[9]                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 3.198      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intC_freq_scaler[8]                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 3.198      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intC_freq_scaler[4]                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 3.198      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|intC_freq_scaler[7]                                                                                                                               ; clk          ; clk         ; 20.000       ; -0.036     ; 3.198      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[13]                                                                                                                                  ; clk          ; clk         ; 20.000       ; -0.043     ; 3.191      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|D_iw[18]                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.039     ; 3.195      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[14]                                                                                                                                  ; clk          ; clk         ; 20.000       ; -0.043     ; 3.191      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[15]                                                                                                                                  ; clk          ; clk         ; 20.000       ; -0.043     ; 3.191      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[18]                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.050     ; 3.184      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[13]                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.044     ; 3.190      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[14]                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.044     ; 3.190      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[15]                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.044     ; 3.190      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[15]                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.050     ; 3.184      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[17]                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.044     ; 3.190      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[17]                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.050     ; 3.184      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[16]                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.044     ; 3.190      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[16]                                                                                                                            ; clk          ; clk         ; 20.000       ; -0.050     ; 3.184      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[14]                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.051     ; 3.183      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[18]                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.044     ; 3.190      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[19]                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.046     ; 3.188      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[20]                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.046     ; 3.188      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[21]                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.046     ; 3.188      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[22]                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.046     ; 3.188      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|W_alu_result[3]                                                                                                                             ; clk          ; clk         ; 20.000       ; -0.050     ; 3.184      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|D_iw[9]                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.039     ; 3.195      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[5]                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.043     ; 3.191      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[3]                                                                                                                                     ; clk          ; clk         ; 20.000       ; -0.049     ; 3.185      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[6]                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.043     ; 3.191      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[5]                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.044     ; 3.190      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[6]                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.044     ; 3.190      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[7]                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.044     ; 3.190      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[8]                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.044     ; 3.190      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[9]                                                                                                                       ; clk          ; clk         ; 20.000       ; -0.044     ; 3.190      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|D_iw[14]                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.039     ; 3.195      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[10]                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.044     ; 3.190      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[11]                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.051     ; 3.183      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_src1[3]                                                                                                                                   ; clk          ; clk         ; 20.000       ; -0.043     ; 3.191      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|D_iw[12]                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.039     ; 3.195      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|F_pc[12]                                                                                                                                    ; clk          ; clk         ; 20.000       ; -0.051     ; 3.183      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_nios2_qsys_0:nios2_qsys_0|E_shift_rot_result[12]                                                                                                                      ; clk          ; clk         ; 20.000       ; -0.044     ; 3.190      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][33]                                                                     ; clk          ; clk         ; 20.000       ; -0.045     ; 3.189      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][33]                                                                     ; clk          ; clk         ; 20.000       ; -0.045     ; 3.189      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][32]                                                                     ; clk          ; clk         ; 20.000       ; -0.045     ; 3.189      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][32]                                                                     ; clk          ; clk         ; 20.000       ; -0.045     ; 3.189      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][35]                                                                     ; clk          ; clk         ; 20.000       ; -0.045     ; 3.189      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][35]                                                                     ; clk          ; clk         ; 20.000       ; -0.045     ; 3.189      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][34]                                                                     ; clk          ; clk         ; 20.000       ; -0.045     ; 3.189      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][34]                                                                     ; clk          ; clk         ; 20.000       ; -0.045     ; 3.189      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[1][70]                                                                     ; clk          ; clk         ; 20.000       ; -0.045     ; 3.189      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_memory_s1_agent_rsp_fifo|mem[0][70]                                                                     ; clk          ; clk         ; 20.000       ; -0.045     ; 3.189      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|low_addressa[8]                        ; clk          ; clk         ; 20.000       ; -0.047     ; 3.187      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[0] ; clk          ; clk         ; 20.000       ; -0.047     ; 3.187      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[1] ; clk          ; clk         ; 20.000       ; -0.047     ; 3.187      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[2] ; clk          ; clk         ; 20.000       ; -0.047     ; 3.187      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[3] ; clk          ; clk         ; 20.000       ; -0.047     ; 3.187      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[4] ; clk          ; clk         ; 20.000       ; -0.047     ; 3.187      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[5] ; clk          ; clk         ; 20.000       ; -0.047     ; 3.187      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[6] ; clk          ; clk         ; 20.000       ; -0.047     ; 3.187      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|cntr_3ob:rd_ptr_msb|counter_reg_bit[7] ; clk          ; clk         ; 20.000       ; -0.047     ; 3.187      ;
; 16.753 ; altera_reset_controller:rst_controller|r_sync_rst ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|low_addressa[7]                        ; clk          ; clk         ; 20.000       ; -0.047     ; 3.187      ;
+--------+---------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 2.135      ;
; 48.280 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.428      ; 2.135      ;
; 49.657 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.439      ; 0.769      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 2.464      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.318      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[1]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.318      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[2]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.318      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.318      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[4]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.318      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.318      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[6]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.318      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[7]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.318      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.318      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[9]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.318      ;
; 97.618 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.318      ;
; 97.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.140      ;
; 97.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.140      ;
; 97.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.140      ;
; 97.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.140      ;
; 97.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.140      ;
; 97.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.140      ;
; 97.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.140      ;
; 97.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.140      ;
; 97.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.135      ;
; 97.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[0]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.135      ;
; 97.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.135      ;
; 97.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[8]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.135      ;
; 97.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.135      ;
; 97.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.135      ;
; 97.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.135      ;
; 97.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.135      ;
; 97.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.135      ;
; 97.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[2]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.135      ;
; 97.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.135      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[23]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[22]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[21]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.847 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.090      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[30]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[29]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[28]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[27]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[26]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[25]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.848 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[24]                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 2.087      ;
; 97.857 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 2.082      ;
; 97.857 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.857 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.857 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.857 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.857 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.857 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.857 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.857 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.084      ;
; 97.858 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.079      ;
; 97.858 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.079      ;
; 97.858 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.079      ;
; 97.858 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.079      ;
; 97.858 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.079      ;
; 97.858 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.079      ;
; 97.858 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.079      ;
; 97.858 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.079      ;
; 97.858 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.078      ;
; 97.858 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.078      ;
; 97.858 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[21]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.078      ;
; 97.858 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.078      ;
; 97.858 ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[23]              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.078      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                 ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.690      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.575 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.695      ;
; 0.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.831      ;
; 0.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.831      ;
; 0.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.831      ;
; 0.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.831      ;
; 0.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.831      ;
; 0.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.831      ;
; 0.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.831      ;
; 0.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.831      ;
; 0.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.831      ;
; 0.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.831      ;
; 0.903 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.029      ;
; 0.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.035      ;
; 0.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.035      ;
; 0.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.035      ;
; 0.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 1.035      ;
; 0.941 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.066      ;
; 0.941 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.066      ;
; 0.941 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.066      ;
; 1.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.192      ;
; 1.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.192      ;
; 1.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.192      ;
; 1.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.192      ;
; 1.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.192      ;
; 1.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.192      ;
; 1.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][8]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.192      ;
; 1.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.192      ;
; 1.069 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][9]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.192      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 1.198      ;
; 1.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.204      ;
; 1.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.204      ;
; 1.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.204      ;
; 1.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.039      ; 1.204      ;
; 1.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 1.213      ;
; 1.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.282      ;
; 1.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.282      ;
; 1.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.312      ;
; 1.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.312      ;
; 1.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.312      ;
; 1.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.312      ;
; 1.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.312      ;
; 1.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.312      ;
; 1.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.312      ;
; 1.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.312      ;
; 1.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.312      ;
; 1.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.312      ;
; 1.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.312      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.679      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.679      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.679      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.679      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.679      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.679      ;
; 1.546 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 1.679      ;
; 1.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.838      ;
; 1.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.838      ;
; 1.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.838      ;
; 1.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.838      ;
; 1.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.838      ;
; 1.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.838      ;
; 1.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.838      ;
; 1.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.838      ;
; 1.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.838      ;
; 1.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.838      ;
; 1.709 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.838      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.849      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.849      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.849      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.849      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.849      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.849      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.849      ;
; 1.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 1.849      ;
+-------+--------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk'                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                     ; To Node                                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]                                                              ; clk          ; clk         ; 0.000        ; 0.040      ; 1.358      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]                                                              ; clk          ; clk         ; 0.000        ; 0.040      ; 1.358      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]                                                              ; clk          ; clk         ; 0.000        ; 0.040      ; 1.358      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]                                                              ; clk          ; clk         ; 0.000        ; 0.040      ; 1.358      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|irq                                                                                                                       ; clk          ; clk         ; 0.000        ; 0.035      ; 1.353      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_shift_empty                                                                                                                ; clk          ; clk         ; 0.000        ; 0.035      ; 1.353      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|tx_overrun                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.035      ; 1.353      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[8]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[0]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[1]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[4]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[6]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[7]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[10]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[9]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[11]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[12]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[15]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[13]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_tx:the_soc_system_uart_0_tx|baud_rate_counter[14]                                                                                                         ; clk          ; clk         ; 0.000        ; 0.046      ; 1.364      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|break_detect                                                                                                                  ; clk          ; clk         ; 0.000        ; 0.035      ; 1.353      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_overrun                                                                                                                    ; clk          ; clk         ; 0.000        ; 0.035      ; 1.353      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5] ; clk          ; clk         ; 0.000        ; 0.038      ; 1.356      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0] ; clk          ; clk         ; 0.000        ; 0.038      ; 1.356      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1] ; clk          ; clk         ; 0.000        ; 0.038      ; 1.356      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2] ; clk          ; clk         ; 0.000        ; 0.038      ; 1.356      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3] ; clk          ; clk         ; 0.000        ; 0.038      ; 1.356      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4] ; clk          ; clk         ; 0.000        ; 0.038      ; 1.356      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[4]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 1.353      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[2]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 1.353      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[3]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 1.353      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[8]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 1.353      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[5]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 1.353      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[1]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 1.353      ;
; 1.234 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|control_reg[7]                                                                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 1.353      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[0]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.046      ; 1.365      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[1]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.046      ; 1.365      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[2]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.046      ; 1.365      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[3]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.046      ; 1.365      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[4]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[6]                                                                                ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[7]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[8]                                                                                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|rx_char_ready                                                                                                                 ; clk          ; clk         ; 0.000        ; 0.034      ; 1.353      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|delayed_unxrx_in_processxx3                                                                                                   ; clk          ; clk         ; 0.000        ; 0.034      ; 1.353      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|baud_rate_counter[2]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 1.365      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|baud_rate_counter[3]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 1.365      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|baud_rate_counter[5]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.046      ; 1.365      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[4]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]       ; clk          ; clk         ; 0.000        ; 0.038      ; 1.357      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]       ; clk          ; clk         ; 0.000        ; 0.038      ; 1.357      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]       ; clk          ; clk         ; 0.000        ; 0.038      ; 1.357      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]       ; clk          ; clk         ; 0.000        ; 0.038      ; 1.357      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]       ; clk          ; clk         ; 0.000        ; 0.038      ; 1.357      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]       ; clk          ; clk         ; 0.000        ; 0.038      ; 1.357      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[2]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.046      ; 1.365      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[0]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.046      ; 1.365      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[1]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.046      ; 1.365      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[3]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.046      ; 1.365      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[5]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[7]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[8]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[6]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[13]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[9]                                                                                                           ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[10]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[11]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[12]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[14]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|baud_divisor[15]                                                                                                          ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][33]                                                                                             ; clk          ; clk         ; 0.000        ; 0.027      ; 1.346      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][33]                                                                                             ; clk          ; clk         ; 0.000        ; 0.027      ; 1.346      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][32]                                                                                             ; clk          ; clk         ; 0.000        ; 0.027      ; 1.346      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][32]                                                                                             ; clk          ; clk         ; 0.000        ; 0.027      ; 1.346      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][34]                                                                                             ; clk          ; clk         ; 0.000        ; 0.027      ; 1.346      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][34]                                                                                             ; clk          ; clk         ; 0.000        ; 0.027      ; 1.346      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][35]                                                                                             ; clk          ; clk         ; 0.000        ; 0.027      ; 1.346      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][35]                                                                                             ; clk          ; clk         ; 0.000        ; 0.027      ; 1.346      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][70]                                                                                             ; clk          ; clk         ; 0.000        ; 0.027      ; 1.346      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][70]                                                                                             ; clk          ; clk         ; 0.000        ; 0.027      ; 1.346      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[15]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[7]                                                                                ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_uart_0:uart_0|soc_system_uart_0_regs:the_soc_system_uart_0_regs|readdata[14]                                                                                                              ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                               ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[8]                                                                                ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[3]                                                                                ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.235 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[0]                                                                                ; clk          ; clk         ; 0.000        ; 0.040      ; 1.359      ;
; 1.240 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[5]                                                                                ; clk          ; clk         ; 0.000        ; 0.028      ; 1.352      ;
; 1.240 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]                                                              ; clk          ; clk         ; 0.000        ; 0.028      ; 1.352      ;
; 1.240 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]                                                              ; clk          ; clk         ; 0.000        ; 0.028      ; 1.352      ;
; 1.240 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; clk          ; clk         ; 0.000        ; 0.028      ; 1.352      ;
; 1.240 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; clk          ; clk         ; 0.000        ; 0.028      ; 1.352      ;
; 1.240 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|end_begintransfer                                                                                 ; clk          ; clk         ; 0.000        ; 0.028      ; 1.352      ;
; 1.240 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|read_latency_shift_reg[0]                                                                         ; clk          ; clk         ; 0.000        ; 0.028      ; 1.352      ;
; 1.240 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                           ; clk          ; clk         ; 0.000        ; 0.028      ; 1.352      ;
; 1.240 ; altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[0]                                                                           ; clk          ; clk         ; 0.000        ; 0.028      ; 1.352      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                                                                           ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_address_reg0                                         ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_we_reg                                               ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_address_reg0                                          ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_we_reg                                                ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a2~porta_address_reg0                 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a2~porta_we_reg                       ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a5~porta_address_reg0                 ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a5~porta_we_reg                       ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                  ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                        ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                      ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                               ;
; 9.205 ; 9.435        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_address_reg0                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_we_reg                                                ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_address_reg0                                          ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_we_reg                                                ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~porta_address_reg0                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~porta_we_reg                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~porta_address_reg0                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~porta_we_reg                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a6~porta_address_reg0                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a6~porta_we_reg                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_address_reg0                                                                                                                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_we_reg                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a14~porta_address_reg0                                                                                                                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a14~porta_we_reg                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_address_reg0                                                                                                                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_we_reg                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a1~porta_we_reg                                                                                                                        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a24~porta_address_reg0                                                                                                                 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a24~porta_we_reg                                                                                                                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a2~porta_we_reg                                                                                                                        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a5~porta_we_reg                                                                                                                        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                  ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                        ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                               ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                     ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_ar21:auto_generated|a_dpfifo_h131:dpfifo|dpram_el21:FIFOram|altsyncram_i1m1:altsyncram1|ram_block2a0~porta_we_reg       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ram_block1a0~porta_address_reg0                       ;
; 9.206 ; 9.436        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ram_block1a0~porta_we_reg                             ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a16~porta_datain_reg0                                          ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a3~porta_datain_reg0                                           ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a2~porta_datain_reg0                  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a3~porta_address_reg0                 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a3~porta_we_reg                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a5~porta_datain_reg0                  ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a13~porta_address_reg0                                                                                                                 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a13~porta_we_reg                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a28~porta_address_reg0                                                                                                                 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a28~porta_we_reg                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_address_reg0                                                                                                                 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a29~porta_we_reg                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_address_reg0                                                                                                                 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a31~porta_we_reg                                                                                                                       ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                   ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                   ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                 ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_data_memory:data_memory|altsyncram:the_altsyncram|altsyncram_rrc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                           ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                           ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                           ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                           ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                           ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                           ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                           ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                           ;
; 9.207 ; 9.437        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_register_bank_b_module:soc_system_nios2_qsys_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_3bh1:auto_generated|ram_block1a0~portb_address_reg0                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a0~porta_datain_reg0                                           ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; custom_module:real_time_tester|altera_fifo_ip:altera_fifo_ip_inst|scfifo:scfifo_component|scfifo_4141:auto_generated|a_dpfifo_b741:dpfifo|altsyncram_02e1:FIFOram|ram_block1a2~porta_datain_reg0                                           ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~porta_datain_reg0                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~porta_datain_reg0                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a6~porta_datain_reg0                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_bytena_reg0                                                                                                                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a10~porta_datain_reg0                                                                                                                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a14~porta_bytena_reg0                                                                                                                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a14~porta_datain_reg0                                                                                                                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_bytena_reg0                                                                                                                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a15~porta_datain_reg0                                                                                                                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_bytena_reg0                                                                                                                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a16~porta_datain_reg0                                                                                                                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a1~porta_bytena_reg0                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a1~porta_datain_reg0                                                                                                                   ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a21~porta_address_reg0                                                                                                                 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a21~porta_we_reg                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                 ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                       ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a24~porta_bytena_reg0                                                                                                                  ;
; 9.208 ; 9.438        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; soc_system_cpu_memory:cpu_memory|altsyncram:the_altsyncram|altsyncram_btc1:auto_generated|ram_block1a24~porta_datain_reg0                                                                                                                  ;
+-------+--------------+----------------+-----------------+-------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.294 ; 49.524       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a1~portb_address_reg0                                                ;
; 49.296 ; 49.526       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a0~portb_address_reg0                                                ;
; 49.296 ; 49.526       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a2~portb_address_reg0                                                ;
; 49.296 ; 49.526       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a3~portb_address_reg0                                                ;
; 49.296 ; 49.526       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a4~portb_address_reg0                                                ;
; 49.296 ; 49.526       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a5~portb_address_reg0                                                ;
; 49.296 ; 49.526       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a6~portb_address_reg0                                                ;
; 49.297 ; 49.527       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|ram_block1a7~portb_address_reg0                                                ;
; 49.311 ; 49.527       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                         ;
; 49.312 ; 49.528       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                           ;
; 49.312 ; 49.528       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                          ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|address_reg_b[0]                                                               ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_pt14:auto_generated|address_reg_b[1]                                                               ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                     ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_advance_read_pointer                                                      ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|do_load_read_data                                                            ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[0]  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[10] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[11] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[12] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[13] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[14] ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[1]  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[2]  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[3]  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[4]  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[5]  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[6]  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[7]  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[8]  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_gbj:auto_generated|counter_reg_bit[9]  ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                      ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                      ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                           ;
; 49.353 ; 49.537       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[11]                                                                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[12]                                                                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[13]                                                                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                       ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                        ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                                   ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                     ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                           ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                            ;
; 49.354 ; 49.538       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_1|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                            ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                             ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                             ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                               ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                               ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                               ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                               ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                               ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                                                                                                                                                                                               ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                                                                                                                                                                                               ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                                                                                                                                                                                               ;
; 49.355 ; 49.539       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+---------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.371 ; 2.550 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 3.463 ; 3.947 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; 1.242 ; 1.846 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; 1.268 ; 2.138 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; 1.134 ; 1.958 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; 1.131 ; 1.957 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; 1.174 ; 1.985 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; 1.268 ; 2.138 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 1.188 ; 2.074 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 1.126 ; 1.985 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 1.010 ; 1.843 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 1.045 ; 1.900 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 0.901 ; 1.731 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 0.992 ; 1.818 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 1.188 ; 2.074 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 1.127 ; 2.001 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; 1.099 ; 1.926 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.860  ; 0.392  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.668 ; -1.021 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; -0.006 ; -0.519 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; -0.913 ; -1.721 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; -0.916 ; -1.722 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; -0.913 ; -1.721 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; -0.960 ; -1.759 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; -1.045 ; -1.895 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; -0.684 ; -1.503 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; -0.900 ; -1.747 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; -0.789 ; -1.610 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; -0.823 ; -1.665 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; -0.684 ; -1.503 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; -0.772 ; -1.586 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; -0.961 ; -1.832 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; -0.902 ; -1.762 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; -0.883 ; -1.692 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                        ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 7.036 ; 7.954 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 4.800 ; 4.585 ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 3.385 ; 3.363 ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 3.463 ; 3.439 ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 4.800 ; 4.585 ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 3.431 ; 3.417 ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 4.142 ; 4.078 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 7.526 ; 7.402 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 5.648 ; 5.649 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 5.588 ; 5.591 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 5.613 ; 5.618 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 7.526 ; 7.402 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 6.053 ; 6.085 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 5.986 ; 6.042 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 6.340 ; 6.399 ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 7.191 ; 6.929 ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 6.021 ; 6.015 ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 5.505 ; 5.632 ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 7.191 ; 6.929 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 6.074 ; 6.134 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.838 ; 6.753 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 3.276 ; 3.252 ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 3.276 ; 3.252 ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 3.352 ; 3.325 ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 4.700 ; 4.484 ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 3.326 ; 3.309 ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 4.008 ; 3.949 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 3.409 ; 3.387 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 3.453 ; 3.440 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 3.460 ; 3.448 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 3.409 ; 3.387 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 5.209 ; 5.026 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 3.731 ; 3.757 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 3.831 ; 3.869 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 3.876 ; 3.921 ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 4.260 ; 4.321 ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 4.345 ; 4.321 ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 4.408 ; 4.390 ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 5.691 ; 5.458 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 4.260 ; 4.321 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+-----------------------------------------------------------------------------+
; Output Enable Times                                                         ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; tester_data[*]  ; clk        ; 5.592 ; 5.483 ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 5.592 ; 5.483 ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 5.592 ; 5.483 ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 5.592 ; 5.483 ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 7.289 ; 6.980 ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 6.030 ; 5.921 ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 6.131 ; 6.022 ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 6.131 ; 6.022 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Minimum Output Enable Times                                                 ;
+-----------------+------------+-------+-------+------------+-----------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------+------------+-------+-------+------------+-----------------+
; tester_data[*]  ; clk        ; 4.521 ; 4.412 ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 4.521 ; 4.412 ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 4.521 ; 4.412 ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 4.521 ; 4.412 ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 6.212 ; 5.903 ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 4.942 ; 4.833 ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 5.039 ; 4.930 ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 5.039 ; 4.930 ; Rise       ; clk             ;
+-----------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Output Disable Times                                                                ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; tester_data[*]  ; clk        ; 5.622     ; 5.731     ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 5.622     ; 5.731     ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 5.622     ; 5.731     ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 5.622     ; 5.731     ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 7.146     ; 7.455     ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 6.120     ; 6.229     ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 6.233     ; 6.342     ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 6.233     ; 6.342     ; Rise       ; clk             ;
+-----------------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                        ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------------+------------+-----------+-----------+------------+-----------------+
; tester_data[*]  ; clk        ; 4.625     ; 4.734     ; Rise       ; clk             ;
;  tester_data[0] ; clk        ; 4.625     ; 4.734     ; Rise       ; clk             ;
;  tester_data[1] ; clk        ; 4.625     ; 4.734     ; Rise       ; clk             ;
;  tester_data[2] ; clk        ; 4.625     ; 4.734     ; Rise       ; clk             ;
;  tester_data[3] ; clk        ; 6.142     ; 6.451     ; Rise       ; clk             ;
;  tester_data[4] ; clk        ; 5.104     ; 5.213     ; Rise       ; clk             ;
;  tester_data[5] ; clk        ; 5.212     ; 5.321     ; Rise       ; clk             ;
;  tester_data[6] ; clk        ; 5.212     ; 5.321     ; Rise       ; clk             ;
+-----------------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 6
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.443 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                                                    ; Synchronization Node                                                                                                                                                                                                                                                                                                                                                                   ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; serial_rxd                                                                                                                                                                                                     ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                      ; Greater than 1 Billion ; Yes                     ;
;                                                                                                                                                                                                                ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                 ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                            ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; serial_rxd                                                                                                                        ;
; Synchronization Node    ; soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                            ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 38.443                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                               ;                        ;              ;                  ;              ;
;  clk                                                                                                                                ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                 ;                        ;              ;                  ;              ;
;  serial_rxd                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                        ;              ;                  ;              ;
;  soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.579       ;
;  soc_system_uart_0:uart_0|soc_system_uart_0_rx:the_soc_system_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 18.864       ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                       ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                                                             ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                      ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                      ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                         ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                          ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                  ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                  ; 39.149                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                     ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                          ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                     ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.576       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.573       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                             ; 39.150                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.577       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.573       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                         ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                                 ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                                 ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                                    ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                                     ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                             ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                             ; 39.152                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                                ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                                     ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.580       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_sysclk:the_soc_system_nios2_qsys_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.572       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                       ; 198.650                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.580       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.070       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                   ;
; Synchronization Node    ; soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                                                           ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                                                           ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                                                              ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                                                               ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                                                                       ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                                                                       ; 198.684                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                                                          ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  clk                                                                                                                                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                                                              ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                                                               ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_nios2_oci_debug:the_soc_system_nios2_qsys_0_nios2_oci_debug|monitor_ready                                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.510       ;
;  soc_system_nios2_qsys_0:nios2_qsys_0|soc_system_nios2_qsys_0_nios2_oci:the_soc_system_nios2_qsys_0_nios2_oci|soc_system_nios2_qsys_0_jtag_debug_module_wrapper:the_soc_system_nios2_qsys_0_jtag_debug_module_wrapper|soc_system_nios2_qsys_0_jtag_debug_module_tck:the_soc_system_nios2_qsys_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.174       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                              ;
+----------------------+--------+-------+----------+---------+---------------------+
; Clock                ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 5.242  ; 0.006 ; 13.039   ; 0.571   ; 9.205               ;
;  altera_reserved_tck ; 40.096 ; 0.185 ; 45.682   ; 0.571   ; 49.264              ;
;  clk                 ; 5.242  ; 0.006 ; 13.039   ; 1.234   ; 9.205               ;
; Design-wide TNS      ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  clk                 ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------+
; Setup Times                                                                                  ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 5.002 ; 5.645 ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; 8.761 ; 8.816 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; 3.128 ; 3.158 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; 2.673 ; 3.061 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; 2.426 ; 2.765 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; 2.421 ; 2.765 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; 2.577 ; 2.911 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; 2.673 ; 3.061 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 2.484 ; 2.899 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 2.330 ; 2.718 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 2.138 ; 2.456 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 2.199 ; 2.555 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 1.852 ; 2.236 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 2.070 ; 2.394 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 2.484 ; 2.899 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 2.382 ; 2.766 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; 2.399 ; 2.726 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Hold Times                                                                                     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.351  ; 1.180  ; Rise       ; altera_reserved_tck ;
; altera_reserved_tms ; altera_reserved_tck ; -0.668 ; -1.021 ; Rise       ; altera_reserved_tck ;
; clk_clk             ; clk                 ; -0.006 ; -0.263 ; Rise       ; clk                 ;
; tester_ack[*]       ; clk                 ; -0.913 ; -1.721 ; Rise       ; clk                 ;
;  tester_ack[0]      ; clk                 ; -0.916 ; -1.722 ; Rise       ; clk                 ;
;  tester_ack[1]      ; clk                 ; -0.913 ; -1.721 ; Rise       ; clk                 ;
;  tester_ack[2]      ; clk                 ; -0.960 ; -1.759 ; Rise       ; clk                 ;
;  tester_ack[3]      ; clk                 ; -1.045 ; -1.895 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; -0.684 ; -1.477 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; -0.900 ; -1.747 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; -0.789 ; -1.610 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; -0.823 ; -1.665 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; -0.684 ; -1.477 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; -0.772 ; -1.586 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; -0.961 ; -1.832 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; -0.902 ; -1.762 ; Rise       ; clk                 ;
; tester_r_wn         ; clk                 ; -0.883 ; -1.692 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                          ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+--------+--------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 14.381 ; 15.281 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 9.036  ; 8.618  ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 7.120  ; 6.929  ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 7.321  ; 7.088  ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 9.036  ; 8.618  ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 7.260  ; 7.069  ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 8.343  ; 8.600  ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 15.071 ; 14.408 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 12.157 ; 11.832 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 12.026 ; 11.732 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 12.071 ; 11.798 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 15.071 ; 14.408 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 12.818 ; 12.470 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 12.940 ; 12.652 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 13.632 ; 13.217 ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 14.379 ; 13.696 ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 13.136 ; 12.828 ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 12.047 ; 11.614 ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 14.379 ; 13.696 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 13.415 ; 13.057 ; Rise       ; clk                 ;
+---------------------+---------------------+--------+--------+------------+---------------------+


+----------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference     ;
+---------------------+---------------------+-------+-------+------------+---------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.838 ; 6.753 ; Fall       ; altera_reserved_tck ;
; LED[*]              ; clk                 ; 3.276 ; 3.252 ; Rise       ; clk                 ;
;  LED[0]             ; clk                 ; 3.276 ; 3.252 ; Rise       ; clk                 ;
;  LED[1]             ; clk                 ; 3.352 ; 3.325 ; Rise       ; clk                 ;
;  LED[2]             ; clk                 ; 4.700 ; 4.484 ; Rise       ; clk                 ;
;  LED[3]             ; clk                 ; 3.326 ; 3.309 ; Rise       ; clk                 ;
; serial_txd          ; clk                 ; 4.008 ; 3.949 ; Rise       ; clk                 ;
; tester_data[*]      ; clk                 ; 3.409 ; 3.387 ; Rise       ; clk                 ;
;  tester_data[0]     ; clk                 ; 3.453 ; 3.440 ; Rise       ; clk                 ;
;  tester_data[1]     ; clk                 ; 3.460 ; 3.448 ; Rise       ; clk                 ;
;  tester_data[2]     ; clk                 ; 3.409 ; 3.387 ; Rise       ; clk                 ;
;  tester_data[3]     ; clk                 ; 5.209 ; 5.026 ; Rise       ; clk                 ;
;  tester_data[4]     ; clk                 ; 3.731 ; 3.757 ; Rise       ; clk                 ;
;  tester_data[5]     ; clk                 ; 3.831 ; 3.869 ; Rise       ; clk                 ;
;  tester_data[6]     ; clk                 ; 3.876 ; 3.921 ; Rise       ; clk                 ;
; tester_int[*]       ; clk                 ; 4.260 ; 4.321 ; Rise       ; clk                 ;
;  tester_int[0]      ; clk                 ; 4.345 ; 4.321 ; Rise       ; clk                 ;
;  tester_int[1]      ; clk                 ; 4.408 ; 4.390 ; Rise       ; clk                 ;
;  tester_int[2]      ; clk                 ; 5.691 ; 5.458 ; Rise       ; clk                 ;
;  tester_int[3]      ; clk                 ; 4.260 ; 4.321 ; Rise       ; clk                 ;
+---------------------+---------------------+-------+-------+------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tester_int[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_int[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_int[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_int[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; serial_txd          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tester_data[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; tester_data[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_data[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_data[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_data[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_data[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_data[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_data[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk_clk                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_ack[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_ack[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_ack[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_ack[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; tester_r_wn             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; serial_rxd              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tester_int[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_int[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_int[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; tester_int[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; serial_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.09 V              ; -0.00842 V          ; 0.277 V                              ; 0.268 V                              ; 5.24e-09 s                  ; 3.95e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.09 V             ; -0.00842 V         ; 0.277 V                             ; 0.268 V                             ; 5.24e-09 s                 ; 3.95e-09 s                 ; No                        ; Yes                       ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; tester_data[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_data[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_data[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_data[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; tester_data[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_data[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; tester_data[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.98e-08 V                   ; 3.1 V               ; 2.98e-08 V          ; 0.219 V                              ; 0.23 V                               ; 1.1e-09 s                   ; 2.83e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.98e-08 V                  ; 3.1 V              ; 2.98e-08 V         ; 0.219 V                             ; 0.23 V                              ; 1.1e-09 s                  ; 2.83e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tester_int[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_int[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_int[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; tester_int[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; serial_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.08 V              ; -0.00375 V          ; 0.284 V                              ; 0.246 V                              ; 6.17e-09 s                  ; 4.91e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.08 V             ; -0.00375 V         ; 0.284 V                             ; 0.246 V                             ; 6.17e-09 s                 ; 4.91e-09 s                 ; No                        ; Yes                       ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; tester_data[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_data[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_data[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_data[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; tester_data[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_data[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; tester_data[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.29e-06 V                   ; 3.09 V              ; 2.29e-06 V          ; 0.086 V                              ; 0.101 V                              ; 1.33e-09 s                  ; 3.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.29e-06 V                  ; 3.09 V             ; 2.29e-06 V         ; 0.086 V                             ; 0.101 V                             ; 1.33e-09 s                 ; 3.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tester_int[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_int[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_int[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; tester_int[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; serial_txd          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; LED[0]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; LED[1]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; LED[2]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.48 V              ; -0.0129 V           ; 0.351 V                              ; 0.278 V                              ; 4.12e-09 s                  ; 3.46e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.48 V             ; -0.0129 V          ; 0.351 V                             ; 0.278 V                             ; 4.12e-09 s                 ; 3.46e-09 s                 ; No                        ; No                        ;
; LED[3]              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; tester_data[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_data[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_data[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_data[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; tester_data[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_data[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; tester_data[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 5.7e-07 V                    ; 3.51 V              ; -0.00915 V          ; 0.24 V                               ; 0.283 V                              ; 8.78e-10 s                  ; 2.48e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 5.7e-07 V                   ; 3.51 V             ; -0.00915 V         ; 0.24 V                              ; 0.283 V                             ; 8.78e-10 s                 ; 2.48e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Transfers                                                                           ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 7078       ; 0          ; 59       ; 2        ;
; clk                 ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; clk                 ; false path ; false path ; 0        ; 0        ;
; clk                 ; clk                 ; 366784     ; 175        ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------+
; Hold Transfers                                                                            ;
+---------------------+---------------------+------------+------------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+------------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 7078       ; 0          ; 59       ; 2        ;
; clk                 ; altera_reserved_tck ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck ; clk                 ; false path ; false path ; 0        ; 0        ;
; clk                 ; clk                 ; 366784     ; 175        ; 0        ; 0        ;
+---------------------+---------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Recovery Transfers                                                                      ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 227        ; 0        ; 3        ; 0        ;
; altera_reserved_tck ; clk                 ; false path ; 0        ; 0        ; 0        ;
; clk                 ; clk                 ; 1560       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------+
; Removal Transfers                                                                       ;
+---------------------+---------------------+------------+----------+----------+----------+
; From Clock          ; To Clock            ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------+---------------------+------------+----------+----------+----------+
; altera_reserved_tck ; altera_reserved_tck ; 227        ; 0        ; 3        ; 0        ;
; altera_reserved_tck ; clk                 ; false path ; 0        ; 0        ; 0        ;
; clk                 ; clk                 ; 1560       ; 0        ; 0        ; 0        ;
+---------------------+---------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 14    ; 14   ;
; Unconstrained Input Port Paths  ; 126   ; 126  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 189   ; 189  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Thu Jul 09 19:14:37 2015
Info: Command: quartus_sta soc_system -c soc_system
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'soc_system/synthesis/submodules/soc_system_nios2_qsys_0.sdc'
Info (332104): Reading SDC File: 'soc_system.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.242
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.242               0.000 clk 
    Info (332119):    40.096               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.093
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.093               0.000 clk 
    Info (332119):     0.455               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.039
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.039               0.000 clk 
    Info (332119):    45.682               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.379               0.000 altera_reserved_tck 
    Info (332119):     2.728               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.613
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.613               0.000 clk 
    Info (332119):    49.413               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.397 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.183
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.183               0.000 clk 
    Info (332119):    40.659               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.125
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.125               0.000 clk 
    Info (332119):     0.403               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 13.496
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.496               0.000 clk 
    Info (332119):    46.037               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.250
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.250               0.000 altera_reserved_tck 
    Info (332119):     2.446               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.614               0.000 clk 
    Info (332119):    49.264               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 36.654 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.134
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.134               0.000 clk 
    Info (332119):    45.866               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.006
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.006               0.000 clk 
    Info (332119):     0.185               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 16.752
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.752               0.000 clk 
    Info (332119):    48.280               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.571               0.000 altera_reserved_tck 
    Info (332119):     1.234               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.205               0.000 clk 
    Info (332119):    49.294               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 6 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 6
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.443 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 621 megabytes
    Info: Processing ended: Thu Jul 09 19:14:43 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


