
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003510                       # Number of seconds simulated
sim_ticks                                  3509960307                       # Number of ticks simulated
final_tick                               531558420978                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 156237                       # Simulator instruction rate (inst/s)
host_op_rate                                   197761                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 271452                       # Simulator tick rate (ticks/s)
host_mem_usage                               16900708                       # Number of bytes of host memory used
host_seconds                                 12930.31                       # Real time elapsed on the host
sim_insts                                  2020186144                       # Number of instructions simulated
sim_ops                                    2557106487                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        27008                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        43776                       # Number of bytes read from this memory
system.physmem.bytes_read::total                74240                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        64640                       # Number of bytes written to this memory
system.physmem.bytes_written::total             64640                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          211                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          342                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   580                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             505                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  505                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       510547                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      7694674                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       474079                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12471936                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                21151236                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       510547                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       474079                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             984627                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18416163                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18416163                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18416163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       510547                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      7694674                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       474079                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12471936                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               39567399                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8417172                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3120214                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2545008                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       209899                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1309255                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1216455                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          335641                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9361                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3121813                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17153495                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3120214                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1552096                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3808333                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1114636                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        507711                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1540523                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       101185                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8340081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.550590                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.298133                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4531748     54.34%     54.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          251712      3.02%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          470291      5.64%     62.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          466143      5.59%     68.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          290465      3.48%     72.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          230318      2.76%     74.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          145462      1.74%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          136350      1.63%     78.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1817592     21.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8340081                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370696                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.037917                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3256795                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       501605                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3657178                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22542                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        901953                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       526464                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          238                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20584866                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1319                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        901953                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3494114                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          98543                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        79382                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3437932                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       328149                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19844938                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        135612                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       101211                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27856068                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92587327                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92587327                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17168645                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10687381                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3501                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1691                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           919051                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1841234                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       936089                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        11799                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       341936                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18694677                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3381                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14867409                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29578                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6357009                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19453941                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8340081                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.782646                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.896462                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2851624     34.19%     34.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1808398     21.68%     55.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1207480     14.48%     70.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       786312      9.43%     79.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       825298      9.90%     89.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       400850      4.81%     94.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       314707      3.77%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        71865      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        73547      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8340081                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          92734     72.30%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         18188     14.18%     86.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17338     13.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12437863     83.66%     83.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       199436      1.34%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1691      0.01%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1438024      9.67%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       790395      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14867409                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.766319                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             128260                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008627                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38232731                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25055098                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14525723                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14995669                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46751                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       721604                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          182                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       226721                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        901953                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          51077                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8821                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18698063                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        37129                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1841234                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       936089                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1691                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6833                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           31                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       130021                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       117695                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       247716                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14668289                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1372109                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       199114                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2143946                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2078413                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            771837                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.742662                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14530044                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14525723                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9257657                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26578131                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.725725                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348319                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12313472                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6384645                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       212215                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7438128                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.655453                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.148369                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2815994     37.86%     37.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2086310     28.05%     65.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       866938     11.66%     77.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431733      5.80%     83.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       432186      5.81%     89.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       174043      2.34%     91.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       177045      2.38%     93.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94174      1.27%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       359705      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7438128                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12313472                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1828995                       # Number of memory references committed
system.switch_cpus0.commit.loads              1119627                       # Number of loads committed
system.switch_cpus0.commit.membars               1690                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1777365                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11093540                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       359705                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25776540                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38298812                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3077                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  77091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12313472                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.841717                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.841717                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.188047                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.188047                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65894020                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20175358                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18900906                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3380                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8417172                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3095458                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2518650                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       207363                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1272559                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1213963                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          316390                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9150                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3417373                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16904975                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3095458                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1530353                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3547928                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1068114                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        500995                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1669596                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        82151                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8323473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.503806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.305423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4775545     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          188303      2.26%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          247112      2.97%     62.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          375281      4.51%     67.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          364546      4.38%     71.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          278993      3.35%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          161638      1.94%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          247424      2.97%     79.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1684631     20.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8323473                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367755                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.008391                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3530874                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       490776                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3418010                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        26867                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        856945                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       523922                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20224166                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1163                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        856945                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3718240                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          99513                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       118710                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3253044                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       277015                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19633240                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           88                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        118650                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        87666                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27340464                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91431704                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91431704                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16950164                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10390211                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4188                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2357                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           787689                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1826968                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       965441                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18974                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       269229                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18252832                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3961                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14673727                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27051                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5980554                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18187685                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          649                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8323473                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.762933                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.900947                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2887584     34.69%     34.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1828136     21.96%     56.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1168561     14.04%     70.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       813224      9.77%     80.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       760444      9.14%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       404839      4.86%     94.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       296496      3.56%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        89662      1.08%     99.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74527      0.90%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8323473                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          71571     68.35%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.35% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15451     14.76%     83.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17689     16.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12208043     83.20%     83.20% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       207103      1.41%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1655      0.01%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1447109      9.86%     94.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       809817      5.52%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14673727                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.743308                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             104711                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007136                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37802684                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24237434                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14259899                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14778438                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        50228                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       707858                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          216                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           92                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       247927                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           79                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        856945                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56942                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         9989                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18256796                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       117252                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1826968                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       965441                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2305                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          7666                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           92                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       125033                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119146                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       244179                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14390333                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1363594                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       283389                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2154055                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2014125                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            790461                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.709640                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14263701                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14259899                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9158147                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25717680                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.694144                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356103                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9928372                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12202683                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6054101                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       210625                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7466528                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.634318                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.157697                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2869351     38.43%     38.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2149128     28.78%     67.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       793361     10.63%     77.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       453553      6.07%     83.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       376734      5.05%     88.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       178170      2.39%     91.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       190607      2.55%     93.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        80246      1.07%     94.97% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       375378      5.03%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7466528                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9928372                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12202683                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1836614                       # Number of memory references committed
system.switch_cpus1.commit.loads              1119104                       # Number of loads committed
system.switch_cpus1.commit.membars               1656                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1750040                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10999231                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249007                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       375378                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25347934                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37371021                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3057                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  93699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9928372                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12202683                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9928372                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.847790                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.847790                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.179538                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.179538                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        64758841                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19686759                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18679660                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3312                       # number of misc regfile writes
system.l20.replacements                           225                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          424290                       # Total number of references to valid blocks.
system.l20.sampled_refs                         32993                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.860001                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         7613.195995                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.963682                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   106.159587                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst           119.373052                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         24915.307684                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.232336                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000426                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.003240                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.003643                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.760355                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data         3762                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3762                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1158                       # number of Writeback hits
system.l20.Writeback_hits::total                 1158                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data         3762                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3762                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data         3762                       # number of overall hits
system.l20.overall_hits::total                   3762                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          211                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  225                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          211                       # number of demand (read+write) misses
system.l20.demand_misses::total                   225                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          211                       # number of overall misses
system.l20.overall_misses::total                  225                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1283865                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     19636481                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       20920346                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1283865                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     19636481                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        20920346                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1283865                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     19636481                       # number of overall miss cycles
system.l20.overall_miss_latency::total       20920346                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3973                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3987                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1158                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1158                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3973                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3987                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3973                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3987                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.053108                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.056433                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.053108                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.056433                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.053108                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.056433                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 93063.890995                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 92979.315556                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 93063.890995                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 92979.315556                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 91704.642857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 93063.890995                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 92979.315556                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 213                       # number of writebacks
system.l20.writebacks::total                      213                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          211                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             225                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          211                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              225                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          211                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             225                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     18070685                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     19248920                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     18070685                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     19248920                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1178235                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     18070685                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     19248920                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.053108                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.056433                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.053108                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.056433                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.053108                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.056433                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 85643.056872                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 85550.755556                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 85643.056872                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 85550.755556                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 84159.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 85643.056872                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 85550.755556                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           355                       # number of replacements
system.l21.tagsinuse                     32767.960206                       # Cycle average of tags in use
system.l21.total_refs                          674244                       # Total number of references to valid blocks.
system.l21.sampled_refs                         33123                       # Sample count of references to valid blocks.
system.l21.avg_refs                         20.355765                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        13454.613599                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    12.964364                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   179.841306                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    7                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         19113.540937                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.410602                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000396                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.005488                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000214                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.583299                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data         4960                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4960                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2817                       # number of Writeback hits
system.l21.Writeback_hits::total                 2817                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data         4960                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4960                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data         4960                       # number of overall hits
system.l21.overall_hits::total                   4960                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          342                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  355                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          342                       # number of demand (read+write) misses
system.l21.demand_misses::total                   355                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          342                       # number of overall misses
system.l21.overall_misses::total                  355                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1115322                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     28415874                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       29531196                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1115322                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     28415874                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        29531196                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1115322                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     28415874                       # number of overall miss cycles
system.l21.overall_miss_latency::total       29531196                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5302                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5315                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2817                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2817                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5302                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5315                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5302                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5315                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.064504                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.066792                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.064504                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.066792                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.064504                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.066792                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst        85794                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 83087.350877                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 83186.467606                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst        85794                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 83087.350877                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 83186.467606                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst        85794                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 83087.350877                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 83186.467606                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 292                       # number of writebacks
system.l21.writebacks::total                      292                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          342                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             355                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          342                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              355                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          342                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             355                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1016469                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     25748513                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     26764982                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1016469                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     25748513                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     26764982                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1016469                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     25748513                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     26764982                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.064504                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.066792                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.064504                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.066792                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.064504                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.066792                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 78189.923077                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 75288.049708                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 75394.315493                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 78189.923077                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 75288.049708                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 75394.315493                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 78189.923077                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 75288.049708                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 75394.315493                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.963652                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001548156                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2163170.963283                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.963652                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022378                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741929                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1540507                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1540507                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1540507                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1540507                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1540507                       # number of overall hits
system.cpu0.icache.overall_hits::total        1540507                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1609701                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1609701                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1609701                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1609701                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1609701                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1609701                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1540523                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1540523                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1540523                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1540523                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1540523                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1540523                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 100606.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 100606.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 100606.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 100606.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1297865                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1297865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1297865                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1297865                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 92704.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 92704.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3973                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               153406422                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4229                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36274.869236                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.018670                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.981330                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.855542                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.144458                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1046713                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1046713                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       706041                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        706041                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1691                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1691                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1690                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1690                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1752754                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1752754                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1752754                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1752754                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        10253                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        10253                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        10253                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         10253                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        10253                       # number of overall misses
system.cpu0.dcache.overall_misses::total        10253                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    307095588                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    307095588                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    307095588                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    307095588                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    307095588                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    307095588                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1056966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1056966                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       706041                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1691                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1690                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1763007                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1763007                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1763007                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1763007                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009700                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009700                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005816                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005816                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005816                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005816                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 29951.778796                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29951.778796                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 29951.778796                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 29951.778796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 29951.778796                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 29951.778796                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1158                       # number of writebacks
system.cpu0.dcache.writebacks::total             1158                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         6280                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         6280                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         6280                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         6280                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         6280                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         6280                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3973                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3973                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     45306189                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     45306189                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     45306189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     45306189                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     45306189                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     45306189                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003759                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002254                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002254                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002254                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002254                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 11403.521017                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11403.521017                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 11403.521017                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 11403.521017                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 11403.521017                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 11403.521017                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.964336                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001934963                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2020030.167339                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.964336                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020776                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794815                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1669576                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1669576                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1669576                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1669576                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1669576                       # number of overall hits
system.cpu1.icache.overall_hits::total        1669576                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1726766                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1726766                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1726766                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1726766                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1726766                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1726766                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1669596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1669596                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1669596                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1669596                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1669596                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1669596                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000012                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000012                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000012                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000012                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 86338.300000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 86338.300000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 86338.300000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 86338.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 86338.300000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 86338.300000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1128322                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1128322                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1128322                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1128322                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1128322                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1128322                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000008                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000008                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000008                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst        86794                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total        86794                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst        86794                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total        86794                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst        86794                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total        86794                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5302                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157767144                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5558                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              28385.596258                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.026270                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.973730                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886821                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113179                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1037228                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1037228                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       713624                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        713624                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1747                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1747                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1656                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1656                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1750852                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1750852                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1750852                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1750852                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13346                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13346                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          471                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          471                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        13817                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         13817                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        13817                       # number of overall misses
system.cpu1.dcache.overall_misses::total        13817                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    362755044                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    362755044                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     39199294                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     39199294                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    401954338                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    401954338                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    401954338                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    401954338                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1050574                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1050574                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       714095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       714095                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1747                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1656                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1764669                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1764669                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1764669                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1764669                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012704                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012704                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000660                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000660                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007830                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007830                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007830                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007830                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 27180.806534                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27180.806534                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 83225.677282                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83225.677282                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29091.288847                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29091.288847                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29091.288847                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29091.288847                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       344943                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 68988.600000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2817                       # number of writebacks
system.cpu1.dcache.writebacks::total             2817                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8044                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8044                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          471                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          471                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8515                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8515                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8515                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8515                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5302                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5302                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5302                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5302                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5302                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5302                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     69461492                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     69461492                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     69461492                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     69461492                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     69461492                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     69461492                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005047                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003005                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003005                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003005                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003005                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13100.998114                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13100.998114                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13100.998114                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13100.998114                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13100.998114                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13100.998114                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
