{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712833178379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus Prime " "Running Quartus Prime Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712833178380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 11 17:59:37 2024 " "Processing started: Thu Apr 11 17:59:37 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712833178380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Assistant" 0 -1 1712833178380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc LAB4 -c LAB4 " "Command: quartus_drc LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Assistant" 0 -1 1712833178380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Assistant" 0 -1 1712833178679 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "LAB4.sdc " "Synopsys Design Constraints File file not found: 'LAB4.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Design Assistant" 0 -1 1712833179510 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Design Assistant" 0 -1 1712833179510 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Design Assistant" 0 -1 1712833179518 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Design Assistant" 0 -1 1712833179518 ""}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset signals should be synchronized using two cascaded registers 1 " "(Medium) Rule R102: External reset signals should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " rst " "Node  \"rst\"" {  } { { "iir_stage.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/iir_stage.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308010 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179670 ""}  } {  } 0 308023 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "Design Assistant" 0 -1 1712833179670 ""}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 2 " "(Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 2 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " rst~inputCLKENA0 " "Node  \"rst~inputCLKENA0\"" {  } { { "iir_stage.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/iir_stage.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 18830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179670 ""} { "Info" "IDRC_NODES_INFO" " clk~inputCLKENA0 " "Node  \"clk~inputCLKENA0\"" {  } { { "iir_stage.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/iir_stage.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 18829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179670 ""}  } {  } 0 308046 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1712833179670 ""}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "(Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " rst~inputCLKENA0 " "Node  \"rst~inputCLKENA0\"" {  } { { "iir_stage.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/iir_stage.v" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 18830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " clk~inputCLKENA0 " "Node  \"clk~inputCLKENA0\"" {  } { { "iir_stage.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/iir_stage.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 18829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_4\|Add3~61 " "Node  \"IIR_fillter:biquad_4\|Add3~61\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 1639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_1\|Add3~61 " "Node  \"IIR_fillter:biquad_1\|Add3~61\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 10572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_3\|Add3~61 " "Node  \"IIR_fillter:biquad_3\|Add3~61\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 3730 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_2\|Add3~61 " "Node  \"IIR_fillter:biquad_2\|Add3~61\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 7151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_5\|Add3~61 " "Node  \"IIR_fillter:biquad_5\|Add3~61\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 906 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_4\|Add3~49 " "Node  \"IIR_fillter:biquad_4\|Add3~49\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 1627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_2\|Add3~21 " "Node  \"IIR_fillter:biquad_2\|Add3~21\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 7063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_4\|Add3~45 " "Node  \"IIR_fillter:biquad_4\|Add3~45\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 1623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_4\|Add3~9 " "Node  \"IIR_fillter:biquad_4\|Add3~9\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 1563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_4\|Add3~21 " "Node  \"IIR_fillter:biquad_4\|Add3~21\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 1575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_2\|Add3~13 " "Node  \"IIR_fillter:biquad_2\|Add3~13\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 7055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_3\|Add3~17 " "Node  \"IIR_fillter:biquad_3\|Add3~17\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 3638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_4\|Add3~17 " "Node  \"IIR_fillter:biquad_4\|Add3~17\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 1571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_1\|Add3~1 " "Node  \"IIR_fillter:biquad_1\|Add3~1\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 10464 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_4\|Add3~1 " "Node  \"IIR_fillter:biquad_4\|Add3~1\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 1555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_4\|Add3~41 " "Node  \"IIR_fillter:biquad_4\|Add3~41\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 1619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_3\|Add3~13 " "Node  \"IIR_fillter:biquad_3\|Add3~13\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 3634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_3\|Add3~9 " "Node  \"IIR_fillter:biquad_3\|Add3~9\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 3630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_2\|Add3~5 " "Node  \"IIR_fillter:biquad_2\|Add3~5\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 7047 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_1\|Add3~17 " "Node  \"IIR_fillter:biquad_1\|Add3~17\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 10480 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_3\|Add3~21 " "Node  \"IIR_fillter:biquad_3\|Add3~21\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 3642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_4\|Add3~37 " "Node  \"IIR_fillter:biquad_4\|Add3~37\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 1615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_1\|Add3~5 " "Node  \"IIR_fillter:biquad_1\|Add3~5\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 10468 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_4\|Add3~5 " "Node  \"IIR_fillter:biquad_4\|Add3~5\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 1559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_4\|Add3~33 " "Node  \"IIR_fillter:biquad_4\|Add3~33\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 1611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_1\|Add3~21 " "Node  \"IIR_fillter:biquad_1\|Add3~21\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 10484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_2\|Add3~1 " "Node  \"IIR_fillter:biquad_2\|Add3~1\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 7043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_NODES_INFO" " IIR_fillter:biquad_2\|Add3~17 " "Node  \"IIR_fillter:biquad_2\|Add3~17\"" {  } { { "IIR_fillter.v" "" { Text "C:/TKS/DigitalDesign/manhhung_1/LAB4/IIR_fillter.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/TKS/DigitalDesign/manhhung_1/LAB4/" { { 0 { 0 ""} 0 7059 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 308011 "Node %1!s! \"%2!s!\"" 0 0 "Design Software" 0 -1 1712833179671 ""} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 308002 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "Design Software" 0 -1 1712833179671 ""}  } {  } 0 308044 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "Design Assistant" 0 -1 1712833179671 ""}
{ "Info" "IDRC_REPORT_HEALTH_POST_SYNTHESIS" "52 1 " "Design Assistant information: finished post-synthesis analysis of current design -- generated 52 information messages and 1 warning messages" {  } {  } 2 308006 "Design Assistant information: finished post-synthesis analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "Design Assistant" 0 -1 1712833179672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 4 s Quartus Prime " "Quartus Prime Design Assistant was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5020 " "Peak virtual memory: 5020 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712833179735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 11 17:59:39 2024 " "Processing ended: Thu Apr 11 17:59:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712833179735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712833179735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712833179735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Assistant" 0 -1 1712833179735 ""}
