/*
 * Copyright (c) 2017 Trail of Bits, Inc.
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *     http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include <gflags/gflags.h>
#include <glog/logging.h>
#include <llvm/ADT/Triple.h>
#include <llvm/IR/Attributes.h>
#include <llvm/IR/DataLayout.h>
#include <llvm/IR/Function.h>
#include <llvm/IR/IRBuilder.h>
#include <llvm/IR/Module.h>

#include <algorithm>
#include <cctype>
#include <iomanip>
#include <map>
#include <memory>
#include <sstream>
#include <string>

#define REMILL_AARCH_STRICT_REGNUM

#include "Decode.h"
#include "remill/Arch/Arch.h"
#include "remill/Arch/Instruction.h"
#include "remill/Arch/Name.h"
#include "remill/BC/ABI.h"
#include "remill/BC/Util.h"
#include "remill/BC/Version.h"
#include "remill/OS/OS.h"

// clang-format off
#define ADDRESS_SIZE_BITS 64
#define INCLUDED_FROM_REMILL
#include "remill/Arch/AArch64/Runtime/State.h"

// clang-format on

namespace remill {
namespace {

static constexpr int kInstructionSize = 4;  // In bytes.
static constexpr int kPCWidth = 64;  // In bits.

template <uint32_t bit, typename T>
static inline T Select(T val) {
  return (val >> bit) & T(1);
}

Instruction::Category InstCategory(const aarch64::InstData &inst) {
  switch (inst.iclass) {
    case aarch64::InstName::INVALID: return Instruction::kCategoryInvalid;

    // TODO(pag): B.cond.
    case aarch64::InstName::B:
      if (aarch64::InstForm::B_ONLY_CONDBRANCH == inst.iform) {
        return Instruction::kCategoryConditionalBranch;
      } else {
        return Instruction::kCategoryDirectJump;
      }

    case aarch64::InstName::BR: return Instruction::kCategoryIndirectJump;

    case aarch64::InstName::CBZ:
    case aarch64::InstName::CBNZ:
    case aarch64::InstName::TBZ:
    case aarch64::InstName::TBNZ:
      return Instruction::kCategoryConditionalBranch;

    case aarch64::InstName::BL: return Instruction::kCategoryDirectFunctionCall;

    case aarch64::InstName::BLR:
      return Instruction::kCategoryIndirectFunctionCall;

    case aarch64::InstName::RET: return Instruction::kCategoryFunctionReturn;

    case aarch64::InstName::HLT: return Instruction::kCategoryError;

    case aarch64::InstName::HVC:
    case aarch64::InstName::SMC:
    case aarch64::InstName::SVC:
    case aarch64::InstName::SYS:  // Has aliases `IC`, `DC`, `AT`, and `TLBI`.
    case aarch64::InstName::SYSL: return Instruction::kCategoryAsyncHyperCall;

    case aarch64::InstName::HINT:
    case aarch64::InstName::NOP: return Instruction::kCategoryNoOp;

    // Note: These are implemented with synchronous hyper calls.
    case aarch64::InstName::BRK: return Instruction::kCategoryNormal;

    default: return Instruction::kCategoryNormal;
  }
}

class AArch64Arch final : public Arch {
 public:
  AArch64Arch(llvm::LLVMContext *context_, OSName os_name_,
              ArchName arch_name_);

  virtual ~AArch64Arch(void);

  // Returns the name of the stack pointer register.
  std::string_view StackPointerRegisterName(void) const override;

  // Returns the name of the program counter register.
  std::string_view ProgramCounterRegisterName(void) const override;

  // Decode an instruction.
  bool DecodeInstruction(uint64_t address, std::string_view instr_bytes,
                         Instruction &inst) const override;

  // Maximum number of bytes in an instruction.
  uint64_t MaxInstructionSize(void) const override;

  llvm::Triple Triple(void) const override;
  llvm::DataLayout DataLayout(void) const override;

  // Default calling convention for this architecture.
  llvm::CallingConv::ID DefaultCallingConv(void) const override;

  // Populate the `__remill_basic_block` function with variables.
  void PopulateBasicBlockFunction(llvm::Module *module,
                                  llvm::Function *bb_func) const override;

 private:
  AArch64Arch(void) = delete;
};

AArch64Arch::AArch64Arch(llvm::LLVMContext *context_, OSName os_name_,
                         ArchName arch_name_)
    : Arch(context_, os_name_, arch_name_) {}

AArch64Arch::~AArch64Arch(void) {}

// Default calling convention for this architecture.
llvm::CallingConv::ID AArch64Arch::DefaultCallingConv(void) const {
  return llvm::CallingConv::C;
}

// Populate the `__remill_basic_block` function with variables.
void AArch64Arch::PopulateBasicBlockFunction(llvm::Module *module,
                                             llvm::Function *bb_func) const {

#define OFFSET_OF(type, access) \
  (reinterpret_cast<uintptr_t>(&reinterpret_cast<const volatile char &>( \
      static_cast<type *>(nullptr)->access)))

#define REG(name, access, type) \
  AddRegister(#name, type, OFFSET_OF(AArch64State, access), nullptr)

#define SUB_REG(name, access, type, parent_reg_name) \
  AddRegister(#name, type, OFFSET_OF(AArch64State, access), #parent_reg_name)

  auto &context = module->getContext();
  auto u8 = llvm::Type::getInt8Ty(context);
  auto u16 = llvm::Type::getInt16Ty(context);
  auto u32 = llvm::Type::getInt32Ty(context);
  auto u64 = llvm::Type::getInt64Ty(context);
  auto u128 = llvm::Type::getInt128Ty(context);

  auto v128u8 = llvm::ArrayType::get(u8, 128u / 8u);
  auto v128u16 = llvm::ArrayType::get(u16, 128u / 16u);
  auto v128u32 = llvm::ArrayType::get(u32, 128u / 32u);
  auto v128u64 = llvm::ArrayType::get(u64, 128u / 64u);
  auto v128u128 = llvm::ArrayType::get(u128, 128u / 128u);

  auto addr = u64;
  auto zero_u32 = llvm::Constant::getNullValue(u32);
  auto zero_u64 = llvm::Constant::getNullValue(u64);

  const auto entry_block = &bb_func->getEntryBlock();
  llvm::IRBuilder<> ir(entry_block);

  REG(X0, gpr.x0.qword, u64);
  REG(X1, gpr.x1.qword, u64);
  REG(X2, gpr.x2.qword, u64);
  REG(X3, gpr.x3.qword, u64);
  REG(X4, gpr.x4.qword, u64);
  REG(X5, gpr.x5.qword, u64);
  REG(X6, gpr.x6.qword, u64);
  REG(X7, gpr.x7.qword, u64);
  REG(X8, gpr.x8.qword, u64);
  REG(X9, gpr.x9.qword, u64);
  REG(X10, gpr.x10.qword, u64);
  REG(X11, gpr.x11.qword, u64);
  REG(X12, gpr.x12.qword, u64);
  REG(X13, gpr.x13.qword, u64);
  REG(X14, gpr.x14.qword, u64);
  REG(X15, gpr.x15.qword, u64);
  REG(X16, gpr.x16.qword, u64);
  REG(X17, gpr.x17.qword, u64);
  REG(X18, gpr.x18.qword, u64);
  REG(X19, gpr.x19.qword, u64);
  REG(X20, gpr.x20.qword, u64);
  REG(X21, gpr.x21.qword, u64);
  REG(X22, gpr.x22.qword, u64);
  REG(X23, gpr.x23.qword, u64);
  REG(X24, gpr.x24.qword, u64);
  REG(X25, gpr.x25.qword, u64);
  REG(X26, gpr.x26.qword, u64);
  REG(X27, gpr.x27.qword, u64);
  REG(X28, gpr.x28.qword, u64);
  REG(X29, gpr.x29.qword, u64);
  REG(X30, gpr.x30.qword, u64);

  SUB_REG(W0, gpr.x0.dword, u32, X0);
  SUB_REG(W1, gpr.x1.dword, u32, X1);
  SUB_REG(W2, gpr.x2.dword, u32, X2);
  SUB_REG(W3, gpr.x3.dword, u32, X3);
  SUB_REG(W4, gpr.x4.dword, u32, X4);
  SUB_REG(W5, gpr.x5.dword, u32, X5);
  SUB_REG(W6, gpr.x6.dword, u32, X6);
  SUB_REG(W7, gpr.x7.dword, u32, X7);
  SUB_REG(W8, gpr.x8.dword, u32, X8);
  SUB_REG(W9, gpr.x9.dword, u32, X9);
  SUB_REG(W10, gpr.x10.dword, u32, X10);
  SUB_REG(W11, gpr.x11.dword, u32, X11);
  SUB_REG(W12, gpr.x12.dword, u32, X12);
  SUB_REG(W13, gpr.x13.dword, u32, X13);
  SUB_REG(W14, gpr.x14.dword, u32, X14);
  SUB_REG(W15, gpr.x15.dword, u32, X15);
  SUB_REG(W16, gpr.x16.dword, u32, X16);
  SUB_REG(W17, gpr.x17.dword, u32, X17);
  SUB_REG(W18, gpr.x18.dword, u32, X18);
  SUB_REG(W19, gpr.x19.dword, u32, X19);
  SUB_REG(W20, gpr.x20.dword, u32, X20);
  SUB_REG(W21, gpr.x21.dword, u32, X21);
  SUB_REG(W22, gpr.x22.dword, u32, X22);
  SUB_REG(W23, gpr.x23.dword, u32, X23);
  SUB_REG(W24, gpr.x24.dword, u32, X24);
  SUB_REG(W25, gpr.x25.dword, u32, X25);
  SUB_REG(W26, gpr.x26.dword, u32, X26);
  SUB_REG(W27, gpr.x27.dword, u32, X27);
  SUB_REG(W28, gpr.x28.dword, u32, X28);
  SUB_REG(W29, gpr.x29.dword, u32, X29);
  SUB_REG(W30, gpr.x30.dword, u32, X30);

  REG(PC, gpr.pc.qword, u64);
  SUB_REG(WPC, gpr.pc.dword, u32, PC);

  REG(SP, gpr.sp.qword, u64);
  SUB_REG(WSP, gpr.sp.dword, u32, SP);

  SUB_REG(LP, gpr.x30.qword, u64, X30);
  SUB_REG(WLP, gpr.x30.dword, u32, LP);

  REG(V0, simd.v[0].bytes.elems[0], v128u8);
  REG(V1, simd.v[1].bytes.elems[0], v128u8);
  REG(V2, simd.v[2].bytes.elems[0], v128u8);
  REG(V3, simd.v[3].bytes.elems[0], v128u8);
  REG(V4, simd.v[4].bytes.elems[0], v128u8);
  REG(V5, simd.v[5].bytes.elems[0], v128u8);
  REG(V6, simd.v[6].bytes.elems[0], v128u8);
  REG(V7, simd.v[7].bytes.elems[0], v128u8);
  REG(V8, simd.v[8].bytes.elems[0], v128u8);
  REG(V9, simd.v[9].bytes.elems[0], v128u8);
  REG(V10, simd.v[10].bytes.elems[0], v128u8);
  REG(V11, simd.v[11].bytes.elems[0], v128u8);
  REG(V12, simd.v[12].bytes.elems[0], v128u8);
  REG(V13, simd.v[13].bytes.elems[0], v128u8);
  REG(V14, simd.v[14].bytes.elems[0], v128u8);
  REG(V15, simd.v[15].bytes.elems[0], v128u8);
  REG(V16, simd.v[16].bytes.elems[0], v128u8);
  REG(V17, simd.v[17].bytes.elems[0], v128u8);
  REG(V18, simd.v[18].bytes.elems[0], v128u8);
  REG(V19, simd.v[19].bytes.elems[0], v128u8);
  REG(V20, simd.v[20].bytes.elems[0], v128u8);
  REG(V21, simd.v[21].bytes.elems[0], v128u8);
  REG(V22, simd.v[22].bytes.elems[0], v128u8);
  REG(V23, simd.v[23].bytes.elems[0], v128u8);
  REG(V24, simd.v[24].bytes.elems[0], v128u8);
  REG(V25, simd.v[25].bytes.elems[0], v128u8);
  REG(V26, simd.v[26].bytes.elems[0], v128u8);
  REG(V27, simd.v[27].bytes.elems[0], v128u8);
  REG(V28, simd.v[28].bytes.elems[0], v128u8);
  REG(V29, simd.v[29].bytes.elems[0], v128u8);
  REG(V30, simd.v[30].bytes.elems[0], v128u8);
  REG(V31, simd.v[31].bytes.elems[0], v128u8);

  SUB_REG(B0, simd.v[0].bytes.elems[0], v128u8, V0);
  SUB_REG(B1, simd.v[1].bytes.elems[0], v128u8, V1);
  SUB_REG(B2, simd.v[2].bytes.elems[0], v128u8, V2);
  SUB_REG(B3, simd.v[3].bytes.elems[0], v128u8, V3);
  SUB_REG(B4, simd.v[4].bytes.elems[0], v128u8, V4);
  SUB_REG(B5, simd.v[5].bytes.elems[0], v128u8, V5);
  SUB_REG(B6, simd.v[6].bytes.elems[0], v128u8, V6);
  SUB_REG(B7, simd.v[7].bytes.elems[0], v128u8, V7);
  SUB_REG(B8, simd.v[8].bytes.elems[0], v128u8, V8);
  SUB_REG(B9, simd.v[9].bytes.elems[0], v128u8, V9);
  SUB_REG(B10, simd.v[10].bytes.elems[0], v128u8, V10);
  SUB_REG(B11, simd.v[11].bytes.elems[0], v128u8, V11);
  SUB_REG(B12, simd.v[12].bytes.elems[0], v128u8, V12);
  SUB_REG(B13, simd.v[13].bytes.elems[0], v128u8, V13);
  SUB_REG(B14, simd.v[14].bytes.elems[0], v128u8, V14);
  SUB_REG(B15, simd.v[15].bytes.elems[0], v128u8, V15);
  SUB_REG(B16, simd.v[16].bytes.elems[0], v128u8, V16);
  SUB_REG(B17, simd.v[17].bytes.elems[0], v128u8, V17);
  SUB_REG(B18, simd.v[18].bytes.elems[0], v128u8, V18);
  SUB_REG(B19, simd.v[19].bytes.elems[0], v128u8, V19);
  SUB_REG(B20, simd.v[20].bytes.elems[0], v128u8, V20);
  SUB_REG(B21, simd.v[21].bytes.elems[0], v128u8, V21);
  SUB_REG(B22, simd.v[22].bytes.elems[0], v128u8, V22);
  SUB_REG(B23, simd.v[23].bytes.elems[0], v128u8, V23);
  SUB_REG(B24, simd.v[24].bytes.elems[0], v128u8, V24);
  SUB_REG(B25, simd.v[25].bytes.elems[0], v128u8, V25);
  SUB_REG(B26, simd.v[26].bytes.elems[0], v128u8, V26);
  SUB_REG(B27, simd.v[27].bytes.elems[0], v128u8, V27);
  SUB_REG(B28, simd.v[28].bytes.elems[0], v128u8, V28);
  SUB_REG(B29, simd.v[29].bytes.elems[0], v128u8, V29);
  SUB_REG(B30, simd.v[30].bytes.elems[0], v128u8, V30);
  SUB_REG(B31, simd.v[31].bytes.elems[0], v128u8, V31);

  SUB_REG(H0, simd.v[0].words.elems[0], v128u16, V0);
  SUB_REG(H1, simd.v[1].words.elems[0], v128u16, V1);
  SUB_REG(H2, simd.v[2].words.elems[0], v128u16, V2);
  SUB_REG(H3, simd.v[3].words.elems[0], v128u16, V3);
  SUB_REG(H4, simd.v[4].words.elems[0], v128u16, V4);
  SUB_REG(H5, simd.v[5].words.elems[0], v128u16, V5);
  SUB_REG(H6, simd.v[6].words.elems[0], v128u16, V6);
  SUB_REG(H7, simd.v[7].words.elems[0], v128u16, V7);
  SUB_REG(H8, simd.v[8].words.elems[0], v128u16, V8);
  SUB_REG(H9, simd.v[9].words.elems[0], v128u16, V9);
  SUB_REG(H10, simd.v[10].words.elems[0], v128u16, V10);
  SUB_REG(H11, simd.v[11].words.elems[0], v128u16, V11);
  SUB_REG(H12, simd.v[12].words.elems[0], v128u16, V12);
  SUB_REG(H13, simd.v[13].words.elems[0], v128u16, V13);
  SUB_REG(H14, simd.v[14].words.elems[0], v128u16, V14);
  SUB_REG(H15, simd.v[15].words.elems[0], v128u16, V15);
  SUB_REG(H16, simd.v[16].words.elems[0], v128u16, V16);
  SUB_REG(H17, simd.v[17].words.elems[0], v128u16, V17);
  SUB_REG(H18, simd.v[18].words.elems[0], v128u16, V18);
  SUB_REG(H19, simd.v[19].words.elems[0], v128u16, V19);
  SUB_REG(H20, simd.v[20].words.elems[0], v128u16, V20);
  SUB_REG(H21, simd.v[21].words.elems[0], v128u16, V21);
  SUB_REG(H22, simd.v[22].words.elems[0], v128u16, V22);
  SUB_REG(H23, simd.v[23].words.elems[0], v128u16, V23);
  SUB_REG(H24, simd.v[24].words.elems[0], v128u16, V24);
  SUB_REG(H25, simd.v[25].words.elems[0], v128u16, V25);
  SUB_REG(H26, simd.v[26].words.elems[0], v128u16, V26);
  SUB_REG(H27, simd.v[27].words.elems[0], v128u16, V27);
  SUB_REG(H28, simd.v[28].words.elems[0], v128u16, V28);
  SUB_REG(H29, simd.v[29].words.elems[0], v128u16, V29);
  SUB_REG(H30, simd.v[30].words.elems[0], v128u16, V30);
  SUB_REG(H31, simd.v[31].words.elems[0], v128u16, V31);

  SUB_REG(S0, simd.v[0].dwords.elems[0], v128u32, V0);
  SUB_REG(S1, simd.v[1].dwords.elems[0], v128u32, V1);
  SUB_REG(S2, simd.v[2].dwords.elems[0], v128u32, V2);
  SUB_REG(S3, simd.v[3].dwords.elems[0], v128u32, V3);
  SUB_REG(S4, simd.v[4].dwords.elems[0], v128u32, V4);
  SUB_REG(S5, simd.v[5].dwords.elems[0], v128u32, V5);
  SUB_REG(S6, simd.v[6].dwords.elems[0], v128u32, V6);
  SUB_REG(S7, simd.v[7].dwords.elems[0], v128u32, V7);
  SUB_REG(S8, simd.v[8].dwords.elems[0], v128u32, V8);
  SUB_REG(S9, simd.v[9].dwords.elems[0], v128u32, V9);
  SUB_REG(S10, simd.v[10].dwords.elems[0], v128u32, V10);
  SUB_REG(S11, simd.v[11].dwords.elems[0], v128u32, V11);
  SUB_REG(S12, simd.v[12].dwords.elems[0], v128u32, V12);
  SUB_REG(S13, simd.v[13].dwords.elems[0], v128u32, V13);
  SUB_REG(S14, simd.v[14].dwords.elems[0], v128u32, V14);
  SUB_REG(S15, simd.v[15].dwords.elems[0], v128u32, V15);
  SUB_REG(S16, simd.v[16].dwords.elems[0], v128u32, V16);
  SUB_REG(S17, simd.v[17].dwords.elems[0], v128u32, V17);
  SUB_REG(S18, simd.v[18].dwords.elems[0], v128u32, V18);
  SUB_REG(S19, simd.v[19].dwords.elems[0], v128u32, V19);
  SUB_REG(S20, simd.v[20].dwords.elems[0], v128u32, V20);
  SUB_REG(S21, simd.v[21].dwords.elems[0], v128u32, V21);
  SUB_REG(S22, simd.v[22].dwords.elems[0], v128u32, V22);
  SUB_REG(S23, simd.v[23].dwords.elems[0], v128u32, V23);
  SUB_REG(S24, simd.v[24].dwords.elems[0], v128u32, V24);
  SUB_REG(S25, simd.v[25].dwords.elems[0], v128u32, V25);
  SUB_REG(S26, simd.v[26].dwords.elems[0], v128u32, V26);
  SUB_REG(S27, simd.v[27].dwords.elems[0], v128u32, V27);
  SUB_REG(S28, simd.v[28].dwords.elems[0], v128u32, V28);
  SUB_REG(S29, simd.v[29].dwords.elems[0], v128u32, V29);
  SUB_REG(S30, simd.v[30].dwords.elems[0], v128u32, V30);
  SUB_REG(S31, simd.v[31].dwords.elems[0], v128u32, V31);

  SUB_REG(D0, simd.v[0].qwords.elems[0], v128u64, V0);
  SUB_REG(D1, simd.v[1].qwords.elems[0], v128u64, V1);
  SUB_REG(D2, simd.v[2].qwords.elems[0], v128u64, V2);
  SUB_REG(D3, simd.v[3].qwords.elems[0], v128u64, V3);
  SUB_REG(D4, simd.v[4].qwords.elems[0], v128u64, V4);
  SUB_REG(D5, simd.v[5].qwords.elems[0], v128u64, V5);
  SUB_REG(D6, simd.v[6].qwords.elems[0], v128u64, V6);
  SUB_REG(D7, simd.v[7].qwords.elems[0], v128u64, V7);
  SUB_REG(D8, simd.v[8].qwords.elems[0], v128u64, V8);
  SUB_REG(D9, simd.v[9].qwords.elems[0], v128u64, V9);
  SUB_REG(D10, simd.v[10].qwords.elems[0], v128u64, V10);
  SUB_REG(D11, simd.v[11].qwords.elems[0], v128u64, V11);
  SUB_REG(D12, simd.v[12].qwords.elems[0], v128u64, V12);
  SUB_REG(D13, simd.v[13].qwords.elems[0], v128u64, V13);
  SUB_REG(D14, simd.v[14].qwords.elems[0], v128u64, V14);
  SUB_REG(D15, simd.v[15].qwords.elems[0], v128u64, V15);
  SUB_REG(D16, simd.v[16].qwords.elems[0], v128u64, V16);
  SUB_REG(D17, simd.v[17].qwords.elems[0], v128u64, V17);
  SUB_REG(D18, simd.v[18].qwords.elems[0], v128u64, V18);
  SUB_REG(D19, simd.v[19].qwords.elems[0], v128u64, V19);
  SUB_REG(D20, simd.v[20].qwords.elems[0], v128u64, V20);
  SUB_REG(D21, simd.v[21].qwords.elems[0], v128u64, V21);
  SUB_REG(D22, simd.v[22].qwords.elems[0], v128u64, V22);
  SUB_REG(D23, simd.v[23].qwords.elems[0], v128u64, V23);
  SUB_REG(D24, simd.v[24].qwords.elems[0], v128u64, V24);
  SUB_REG(D25, simd.v[25].qwords.elems[0], v128u64, V25);
  SUB_REG(D26, simd.v[26].qwords.elems[0], v128u64, V26);
  SUB_REG(D27, simd.v[27].qwords.elems[0], v128u64, V27);
  SUB_REG(D28, simd.v[28].qwords.elems[0], v128u64, V28);
  SUB_REG(D29, simd.v[29].qwords.elems[0], v128u64, V29);
  SUB_REG(D30, simd.v[30].qwords.elems[0], v128u64, V30);
  SUB_REG(D31, simd.v[31].qwords.elems[0], v128u64, V31);

  SUB_REG(Q0, simd.v[0].dqwords.elems[0], v128u128, V0);
  SUB_REG(Q1, simd.v[1].dqwords.elems[0], v128u128, V1);
  SUB_REG(Q2, simd.v[2].dqwords.elems[0], v128u128, V2);
  SUB_REG(Q3, simd.v[3].dqwords.elems[0], v128u128, V3);
  SUB_REG(Q4, simd.v[4].dqwords.elems[0], v128u128, V4);
  SUB_REG(Q5, simd.v[5].dqwords.elems[0], v128u128, V5);
  SUB_REG(Q6, simd.v[6].dqwords.elems[0], v128u128, V6);
  SUB_REG(Q7, simd.v[7].dqwords.elems[0], v128u128, V7);
  SUB_REG(Q8, simd.v[8].dqwords.elems[0], v128u128, V8);
  SUB_REG(Q9, simd.v[9].dqwords.elems[0], v128u128, V9);
  SUB_REG(Q10, simd.v[10].dqwords.elems[0], v128u128, V10);
  SUB_REG(Q11, simd.v[11].dqwords.elems[0], v128u128, V11);
  SUB_REG(Q12, simd.v[12].dqwords.elems[0], v128u128, V12);
  SUB_REG(Q13, simd.v[13].dqwords.elems[0], v128u128, V13);
  SUB_REG(Q14, simd.v[14].dqwords.elems[0], v128u128, V14);
  SUB_REG(Q15, simd.v[15].dqwords.elems[0], v128u128, V15);
  SUB_REG(Q16, simd.v[16].dqwords.elems[0], v128u128, V16);
  SUB_REG(Q17, simd.v[17].dqwords.elems[0], v128u128, V17);
  SUB_REG(Q18, simd.v[18].dqwords.elems[0], v128u128, V18);
  SUB_REG(Q19, simd.v[19].dqwords.elems[0], v128u128, V19);
  SUB_REG(Q20, simd.v[20].dqwords.elems[0], v128u128, V20);
  SUB_REG(Q21, simd.v[21].dqwords.elems[0], v128u128, V21);
  SUB_REG(Q22, simd.v[22].dqwords.elems[0], v128u128, V22);
  SUB_REG(Q23, simd.v[23].dqwords.elems[0], v128u128, V23);
  SUB_REG(Q24, simd.v[24].dqwords.elems[0], v128u128, V24);
  SUB_REG(Q25, simd.v[25].dqwords.elems[0], v128u128, V25);
  SUB_REG(Q26, simd.v[26].dqwords.elems[0], v128u128, V26);
  SUB_REG(Q27, simd.v[27].dqwords.elems[0], v128u128, V27);
  SUB_REG(Q28, simd.v[28].dqwords.elems[0], v128u128, V28);
  SUB_REG(Q29, simd.v[29].dqwords.elems[0], v128u128, V29);
  SUB_REG(Q30, simd.v[30].dqwords.elems[0], v128u128, V30);
  SUB_REG(Q31, simd.v[31].dqwords.elems[0], v128u128, V31);

  REG(TPIDR_EL0, sr.tpidr_el0.qword, u64);
  REG(TPIDRRO_EL0, sr.tpidrro_el0.qword, u64);

  const auto pc_arg = NthArgument(bb_func, kPCArgNum);
  const auto state_ptr_arg = NthArgument(bb_func, kStatePointerArgNum);
  llvm::StringRef next_pc_name(kNextPCVariableName.data(),
                               kNextPCVariableName.size());
  ir.CreateStore(pc_arg, ir.CreateAlloca(addr, nullptr, next_pc_name));

  ir.CreateStore(zero_u32, ir.CreateAlloca(u32, nullptr, "WZR"));
  ir.CreateStore(zero_u64, ir.CreateAlloca(u64, nullptr, "XZR"));
  ir.CreateAlloca(u32, nullptr, "IGNORE_WRITE_TO_WZR");
  ir.CreateAlloca(u64, nullptr, "IGNORE_WRITE_TO_XZR");
  ir.CreateAlloca(u64, nullptr, "SUPPRESS_WRITEBACK");

  (void) this->RegisterByName(kPCVariableName)->AddressOf(state_ptr_arg, ir);
}

// Maximum number of bytes in an instruction for this particular architecture.
uint64_t AArch64Arch::MaxInstructionSize(void) const {
  return 4;
}

llvm::Triple AArch64Arch::Triple(void) const {
  auto triple = BasicTriple();
  switch (arch_name) {
    case kArchAArch64LittleEndian: triple.setArch(llvm::Triple::aarch64); break;

    default:
      LOG(FATAL) << "Cannot get triple for non-AArch64 architecture "
                 << GetArchName(arch_name);
      break;
  }
  return triple;
}

llvm::DataLayout AArch64Arch::DataLayout(void) const {
  std::string dl;
  switch (arch_name) {
    case kArchAArch64LittleEndian:
      dl = "e-m:e-i8:8:32-i16:16:32-i64:64-i128:128-n32:64-S128";
      break;

    default:
      LOG(FATAL) << "Cannot get data layout for non-AArch64 architecture "
                 << GetArchName(arch_name);
      break;
  }
  return llvm::DataLayout(dl);
}

enum RegClass {
  kRegX,  // 64-bit int.
  kRegW,  // Word, 32-bit int.
  kRegB,  // Byte.
  kRegH,  // Half-word, 16-bit float.
  kRegS,  // Single-precision float.
  kRegD,  // Doubleword, Double precision float.
  kRegQ,  // Quadword.
  kRegV,  // V reg containing Q, D, S, H, and B.
};

enum RegUsage {
  kUseAsAddress,  // Interpret X31 == SP and W32 == WSP.
  kUseAsValue  // Interpret X31 == XZR and W31 == WZR.
};

enum Action { kActionRead, kActionWrite, kActionReadWrite };

// Immediate integer type.
enum ImmType { kUnsigned, kSigned };

// Note: Order is significant; extracted bits may be casted to this type.
enum Extend : uint8_t {
  kExtendUXTB,  // 0b000
  kExtendUXTH,  // 0b001
  kExtendUXTW,  // 0b010
  kExtendUXTX,  // 0b011
  kExtendSXTB,  // 0b100
  kExtendSXTH,  // 0b101
  kExtendSXTW,  // 0b110
  kExtendSXTX  // 0b111
};

static uint64_t ExtractSizeInBits(Extend extend) {
  switch (extend) {
    case kExtendUXTB: return 8;
    case kExtendUXTH: return 16;
    case kExtendUXTW: return 32;
    case kExtendUXTX: return 64;
    case kExtendSXTB: return 8;
    case kExtendSXTH: return 16;
    case kExtendSXTW: return 32;
    case kExtendSXTX: return 64;
  }
  return 0;
}

static RegClass ExtendTypeToRegClass(Extend extend) {
  switch (extend) {
    case kExtendUXTB: return kRegW;
    case kExtendUXTH: return kRegW;
    case kExtendUXTW: return kRegW;
    case kExtendUXTX: return kRegX;
    case kExtendSXTB: return kRegW;
    case kExtendSXTH: return kRegW;
    case kExtendSXTW: return kRegW;
    case kExtendSXTX: return kRegX;
  }
  return kRegX;
}

static Operand::ShiftRegister::Extend ShiftRegExtendType(Extend extend) {
  switch (extend) {
    case kExtendUXTB:
    case kExtendUXTH:
    case kExtendUXTW:
    case kExtendUXTX: return Operand::ShiftRegister::kExtendUnsigned;
    case kExtendSXTB:
    case kExtendSXTH:
    case kExtendSXTW:
    case kExtendSXTX: return Operand::ShiftRegister::kExtendSigned;
  }
  return Operand::ShiftRegister::kExtendInvalid;
}

// Note: Order is significant; extracted bits may be casted to this type.
enum Shift : uint8_t { kShiftLSL, kShiftLSR, kShiftASR, kShiftROR };

// Translate a shift encoding into an operand shift type used by the shift
// register class.
static Operand::ShiftRegister::Shift GetOperandShift(Shift s) {
  switch (s) {
    case kShiftLSL: return Operand::ShiftRegister::kShiftLeftWithZeroes;
    case kShiftLSR: return Operand::ShiftRegister::kShiftUnsignedRight;
    case kShiftASR: return Operand::ShiftRegister::kShiftSignedRight;
    case kShiftROR: return Operand::ShiftRegister::kShiftRightAround;
  }
  return Operand::ShiftRegister::kShiftInvalid;
}

// Get the name of an integer register.
static std::string RegNameXW(Action action, RegClass rclass, RegUsage rtype,
                             aarch64::RegNum number_) {
  auto number = static_cast<uint8_t>(number_);
  CHECK_LE(number, 31U);

  std::stringstream ss;
  CHECK(kActionReadWrite != action);

  if (31 == number) {
    if (rtype == kUseAsValue) {
      if (action == kActionWrite) {
        ss << "IGNORE_WRITE_TO_XZR";
      } else {
        ss << (rclass == kRegX ? "XZR" : "WZR");
      }
    } else {
      if (action == kActionWrite) {
        ss << "SP";
      } else {
        ss << (rclass == kRegX ? "SP" : "WSP");
      }
    }
  } else {
    if (action == kActionWrite) {
      ss << "X";
    } else {
      ss << (rclass == kRegX ? "X" : "W");
    }
    ss << static_cast<unsigned>(number);
  }
  return ss.str();
}

// Get the name of a floating point register.
static std::string RegNameFP(Action action, RegClass rclass, RegUsage rtype,
                             aarch64::RegNum number_) {
  auto number = static_cast<uint8_t>(number_);
  CHECK_LE(number, 31U);

  std::stringstream ss;
  CHECK(kActionReadWrite != action);

  if (kActionRead == action) {
    if (kRegB == rclass) {
      ss << "B";
    } else if (kRegH == rclass) {
      ss << "H";
    } else if (kRegS == rclass) {
      ss << "S";
    } else if (kRegD == rclass) {
      ss << "D";
    } else if (kRegQ == rclass) {
      ss << "Q";
    } else {
      CHECK(kRegV == rclass);
      ss << "V";
    }
  } else {
    ss << "V";
  }

  ss << static_cast<unsigned>(number);

  return ss.str();
}

static std::string RegName(Action action, RegClass rclass, RegUsage rtype,
                           aarch64::RegNum number) {
  switch (rclass) {
    case kRegX:
    case kRegW: return RegNameXW(action, rclass, rtype, number);
    case kRegB:
    case kRegH:
    case kRegS:
    case kRegD:
    case kRegQ:
    case kRegV: return RegNameFP(action, rclass, rtype, number);
  }
  return "";
}

static uint64_t ReadRegSize(RegClass rclass) {
  switch (rclass) {
    case kRegX: return 64;
    case kRegW: return 32;
    case kRegB: return 8;
    case kRegH: return 16;
    case kRegS: return 32;
    case kRegD: return 64;
    case kRegQ:
    case kRegV: return 128;
  }
  return 0;
}

static uint64_t WriteRegSize(RegClass rclass) {
  switch (rclass) {
    case kRegX:
    case kRegW: return 64;
    case kRegB:
    case kRegH:
    case kRegS:
    case kRegD:
    case kRegQ:
    case kRegV: return 128;
  }
  return 0;
}

// This gives us a register operand. If we have an operand like `<Xn|SP>`,
// then the usage is `kTypeUsage`, otherwise (i.e. `<Xn>`), the usage is
// a `kTypeValue`.
static Operand::Register Reg(Action action, RegClass rclass, RegUsage rtype,
                             aarch64::RegNum reg_num) {
  Operand::Register reg;
  if (kActionWrite == action) {
    reg.name = RegName(action, rclass, rtype, reg_num);
    reg.size = WriteRegSize(rclass);
  } else if (kActionRead == action) {
    reg.name = RegName(action, rclass, rtype, reg_num);
    reg.size = ReadRegSize(rclass);
  } else {
    LOG(FATAL) << "Reg function only takes a simple read or write action.";
  }
  return reg;
}

static void AddRegOperand(Instruction &inst, Action action, RegClass rclass,
                          RegUsage rtype, aarch64::RegNum reg_num) {
  Operand op;
  op.type = Operand::kTypeRegister;

  if (kActionWrite == action || kActionReadWrite == action) {
    op.reg = Reg(kActionWrite, rclass, rtype, reg_num);
    op.size = op.reg.size;
    op.action = Operand::kActionWrite;
    inst.operands.push_back(op);
  }

  if (kActionRead == action || kActionReadWrite == action) {
    op.reg = Reg(kActionRead, rclass, rtype, reg_num);
    op.size = op.reg.size;
    op.action = Operand::kActionRead;
    inst.operands.push_back(op);
  }
}

static void AddShiftRegOperand(Instruction &inst, RegClass rclass,
                               RegUsage rtype, aarch64::RegNum reg_num,
                               Shift shift_type, uint64_t shift_size) {
  if (!shift_size) {
    AddRegOperand(inst, kActionRead, rclass, rtype, reg_num);
  } else {
    Operand op;
    op.shift_reg.reg = Reg(kActionRead, rclass, rtype, reg_num);
    op.shift_reg.shift_op = GetOperandShift(shift_type);
    op.shift_reg.shift_size = shift_size;

    op.type = Operand::kTypeShiftRegister;
    op.size = op.shift_reg.reg.size;
    op.action = Operand::kActionRead;
    inst.operands.push_back(op);
  }
}

// Add an extend register operand, e.g. `(<Wm>|<Xm>){, <extend> {<amount>}}`.
//
// NOTE(pag): `rclass` is explicitly passed instead of inferred because some
//            instructions, e.g. `ADD_32_ADDSUB_EXT` specify `Wm` only.
static void AddExtendRegOperand(Instruction &inst, RegClass reg_class,
                                RegUsage rtype, aarch64::RegNum reg_num,
                                Extend extend_type, uint64_t output_size,
                                uint64_t shift_size = 0) {
  Operand op;
  op.shift_reg.reg = Reg(kActionRead, reg_class, rtype, reg_num);
  op.shift_reg.extend_op = ShiftRegExtendType(extend_type);
  op.shift_reg.extract_size = ExtractSizeInBits(extend_type);

  // No extraction needs to be done, and zero extension already happens.
  if (Operand::ShiftRegister::kExtendUnsigned == op.shift_reg.extend_op &&
      op.shift_reg.extract_size == op.shift_reg.reg.size) {
    op.shift_reg.extend_op = Operand::ShiftRegister::kExtendInvalid;
    op.shift_reg.extract_size = 0;

  // Extracting a value that is wider than the register.
  } else if (op.shift_reg.extract_size > op.shift_reg.reg.size) {
    op.shift_reg.extend_op = Operand::ShiftRegister::kExtendInvalid;
    op.shift_reg.extract_size = 0;
  }

  if (shift_size) {
    op.shift_reg.shift_op = Operand::ShiftRegister::kShiftLeftWithZeroes;
    op.shift_reg.shift_size = shift_size;
  }

  op.type = Operand::kTypeShiftRegister;
  op.size = output_size;
  op.action = Operand::kActionRead;
  inst.operands.push_back(op);
}

static void AddImmOperand(Instruction &inst, uint64_t val,
                          ImmType signedness = kUnsigned, unsigned size = 64) {
  Operand op;
  op.type = Operand::kTypeImmediate;
  op.action = Operand::kActionRead;
  op.size = size;
  op.imm.is_signed = signedness == kUnsigned ? false : true;
  op.imm.val = val;
  inst.operands.push_back(op);
}

static void AddMonitorOperand(Instruction &inst) {
  Operand op;
  op.action = Operand::kActionWrite;
  op.reg.name = "MONITOR";
  op.reg.size = 64;
  op.size = 64;
  op.type = Operand::kTypeRegister;
  inst.operands.push_back(op);
}

static void AddPCRegOp(Instruction &inst, Operand::Action action, int64_t disp,
                       Operand::Address::Kind op_kind) {
  Operand op;
  op.type = Operand::kTypeAddress;
  op.size = 64;
  op.addr.address_size = 64;
  op.addr.base_reg.name = "PC";
  op.addr.base_reg.size = 64;
  op.addr.displacement = disp;
  op.addr.kind = op_kind;
  op.action = action;
  inst.operands.push_back(op);
}

// Emit a memory read or write operand of the form `[PC + disp]`.
static void AddPCRegMemOp(Instruction &inst, Action action, int64_t disp) {
  if (kActionRead == action) {
    AddPCRegOp(inst, Operand::kActionRead, disp, Operand::Address::kMemoryRead);
  } else if (kActionWrite == action) {
    AddPCRegOp(inst, Operand::kActionWrite, disp,
               Operand::Address::kMemoryWrite);
  } else {
    LOG(FATAL) << __FUNCTION__ << " only accepts simple operand actions.";
  }
}

// Emit an address operand that computes `PC + disp`.
static void AddPCDisp(Instruction &inst, int64_t disp) {
  AddPCRegOp(inst, Operand::kActionRead, disp,
             Operand::Address::kAddressCalculation);
}

static void DecodeFallThroughPC(Instruction &inst) {
  Operand not_taken_op = {};
  not_taken_op.action = Operand::kActionRead;
  not_taken_op.type = Operand::kTypeAddress;
  not_taken_op.size = kPCWidth;
  not_taken_op.addr.address_size = kPCWidth;
  not_taken_op.addr.base_reg.name = "PC";
  not_taken_op.addr.base_reg.size = kPCWidth;
  not_taken_op.addr.displacement = kInstructionSize;
  not_taken_op.addr.kind = Operand::Address::kControlFlowTarget;
  inst.operands.push_back(not_taken_op);

  inst.branch_not_taken_pc = inst.next_pc;
}

// Base+offset memory operands are equivalent to indexing into an array.
//
// We have something like this:
//    [<Xn|SP>, #<imm>]
//
// Which gets is:
//    addr = Xn + imm
//    ... deref addr and do stuff ...
static void AddBasePlusOffsetMemOp(Instruction &inst, Action action,
                                   uint64_t access_size,
                                   aarch64::RegNum base_reg, uint64_t disp) {
  Operand op;
  op.type = Operand::kTypeAddress;
  op.size = access_size;
  op.addr.address_size = 64;
  op.addr.base_reg = Reg(kActionRead, kRegX, kUseAsAddress, base_reg);
  op.addr.displacement = disp;

  if (kActionWrite == action || kActionReadWrite == action) {
    op.action = Operand::kActionWrite;
    op.addr.kind = Operand::Address::kMemoryWrite;
    inst.operands.push_back(op);
  }

  if (kActionRead == action || kActionReadWrite == action) {
    op.action = Operand::kActionRead;
    op.addr.kind = Operand::Address::kMemoryRead;
    inst.operands.push_back(op);
  }
}

static constexpr auto kInvalidReg = static_cast<aarch64::RegNum>(0xFF);

// Pre-index memory operands write back the result of the displaced address
// to the base register.
//
// We have something like this:
//    [<Xn|SP>, #<imm>]!
//
// Which gets us:
//    addr = Xn + imm
//    ... deref addr and do stuff ...
//    Xn = addr + imm
//
// So we add in two operands: one that is a register write operand for Xn,
// the other that is the value of (Xn + imm + imm).
static void AddPreIndexMemOp(Instruction &inst, Action action,
                             uint64_t access_size, aarch64::RegNum base_reg,
                             uint64_t disp,
                             aarch64::RegNum dest_reg1 = kInvalidReg,
                             aarch64::RegNum dest_reg2 = kInvalidReg) {
  AddBasePlusOffsetMemOp(inst, action, access_size, base_reg, disp);
  auto addr_op = inst.operands[inst.operands.size() - 1];

  Operand reg_op;
  reg_op.type = Operand::kTypeRegister;
  reg_op.action = Operand::kActionWrite;

  // We don't care about the case of `31` because then `base_reg` will be
  // `SP`, but `dest_reg1` or `dest_reg2` (if they are 31), will represent
  // one of `WZR` or `ZR`.
  if (static_cast<uint8_t>(base_reg) != 31 &&
      (dest_reg1 == base_reg || dest_reg2 == base_reg)) {
    reg_op.reg.name = "SUPPRESS_WRITEBACK";
    reg_op.reg.size = 64;
  } else {
    reg_op.reg = Reg(kActionWrite, kRegX, kUseAsAddress, base_reg);
  }

  reg_op.size = reg_op.reg.size;
  inst.operands.push_back(reg_op);

  addr_op.action = Operand::kActionRead;
  addr_op.addr.kind = Operand::Address::kAddressCalculation;
  inst.operands.push_back(addr_op);
}

// Post-index memory operands write back the result of the displaced address
// to the base register.
//
// We have something like this:
//    [<Xn|SP>], #<imm>
//
// Which gets us:
//    addr = Xn
//    ... deref addr and do stuff ...
//    Xn = addr + imm
//
// So we add in two operands: one that is a register write operand for Xn,
// the other that is the value of (Xn + imm).
static void AddPostIndexMemOp(Instruction &inst, Action action,
                              uint64_t access_size, aarch64::RegNum base_reg,
                              uint64_t disp,
                              aarch64::RegNum dest_reg1 = kInvalidReg,
                              aarch64::RegNum dest_reg2 = kInvalidReg) {
  AddBasePlusOffsetMemOp(inst, action, access_size, base_reg, 0);
  auto addr_op = inst.operands[inst.operands.size() - 1];

  Operand reg_op;
  reg_op.type = Operand::kTypeRegister;
  reg_op.action = Operand::kActionWrite;

  // We don't care about the case of `31` because then `base_reg` will be
  // `SP`, but `dest_reg1` or `dest_reg2` (if they are 31), will represent
  // one of `WZR` or `ZR`.
  if (static_cast<uint8_t>(base_reg) != 31 &&
      (dest_reg1 == base_reg || dest_reg2 == base_reg)) {
    reg_op.reg.name = "SUPPRESS_WRITEBACK";
    reg_op.reg.size = 64;
  } else {
    reg_op.reg = Reg(kActionWrite, kRegX, kUseAsAddress, base_reg);
  }

  reg_op.size = reg_op.reg.size;
  inst.operands.push_back(reg_op);

  addr_op.size = 64;
  addr_op.action = Operand::kActionRead;
  addr_op.addr.kind = Operand::Address::kAddressCalculation;
  addr_op.addr.displacement = disp;
  inst.operands.push_back(addr_op);
}

// Post-index memory operands write back the result of the displaced address
// to the base register.
//
// We have something like this:
//    [<Xn|SP>], <Xm>
//
// Which gets us:
//    addr = Xn
//    ... deref addr and do stuff ...
//    Xn = addr + Xm
//
// So we add in two operands: one that is a register write operand for Xn,
// the other that is the value of (Xn + imm).
static void AddPostIndexMemOp(Instruction &inst, Action action,
                              uint64_t access_size, aarch64::RegNum base_reg,
                              aarch64::RegNum disp_reg,
                              aarch64::RegNum dest_reg1 = kInvalidReg,
                              aarch64::RegNum dest_reg2 = kInvalidReg) {
  AddBasePlusOffsetMemOp(inst, action, access_size, base_reg, 0);
  auto addr_op = inst.operands[inst.operands.size() - 1];

  Operand reg_op;
  reg_op.type = Operand::kTypeRegister;
  reg_op.action = Operand::kActionWrite;

  // We don't care about the case of `31` because then `base_reg` will be
  // `SP`, but `dest_reg1` or `dest_reg2` (if they are 31), will represent
  // one of `WZR` or `ZR`.
  if (static_cast<uint8_t>(base_reg) != 31 &&
      (dest_reg1 == base_reg || dest_reg2 == base_reg)) {
    reg_op.reg.name = "SUPPRESS_WRITEBACK";
    reg_op.reg.size = 64;
  } else {
    reg_op.reg = Reg(kActionWrite, kRegX, kUseAsAddress, base_reg);
  }

  reg_op.size = reg_op.reg.size;
  inst.operands.push_back(reg_op);

  addr_op.size = 64;
  addr_op.action = Operand::kActionRead;
  addr_op.addr.kind = Operand::Address::kAddressCalculation;
  addr_op.addr.scale = 1;
  addr_op.addr.index_reg = Reg(kActionRead, kRegX, kUseAsAddress, disp_reg);
  inst.operands.push_back(addr_op);
}

static bool MostSignificantSetBit(uint64_t val, uint64_t *highest_out) {
#if __has_builtin(__builtin_clzll)
  if (val) {
    *highest_out =
        63 - (__builtin_clzll(val) - (sizeof(unsigned long long) * 8 - 64));
    return true;
  } else {
    return false;
  }
#else
  auto found = false;
  for (uint64_t i = 0; i < 64; ++i) {
    if ((val >> i) & 1) {
      *highest_out = i;
      found = true;
    }
  }
  return found;
#endif
}

static bool LeastSignificantSetBit(uint64_t val, uint64_t *highest_out) {
#if __has_builtin(__builtin_ctzll)
  if (val) {
    *highest_out = __builtin_ctzll(val);
    return true;
  } else {
    return false;
  }
#else
  for (uint64_t i = 0; i < 64; ++i) {
    if ((val >> i) & 1) {
      *highest_out = i;
      return true;
    }
  }
  return false;
#endif  // __has_builtin(__builtin_ctzll)
}

static constexpr uint64_t kOne = static_cast<uint64_t>(1);

inline static uint64_t Ones(uint64_t val) {
  uint64_t out = 0;
  for (; val != 0; --val) {
    out <<= kOne;
    out |= kOne;
  }
  return out;
}

static uint64_t ROR(uint64_t val, uint64_t val_size, uint64_t rotate_amount) {
  for (uint64_t i = 0; i < rotate_amount; ++i) {
    val = ((val & kOne) << (val_size - kOne)) | (val >> kOne);
  }
  return val;
}

// Take a bit string `val` of length `val_size` bits, and concatenate it to
// itself until it occupies at least `goal_size` bits.
static uint64_t Replicate(uint64_t val, uint64_t val_size, uint64_t goal_size) {
  uint64_t replicated_val = 0;
  for (uint64_t i = 0; i < goal_size; i += val_size) {
    replicated_val = (replicated_val << val_size) | val;
  }
  return replicated_val;
}

// Decode bitfield and logical immediate masks. There is a nice piece of code
// here for producing all valid (64-bit) inputs:
//
//      https://stackoverflow.com/a/33265035/247591
//
// The gist of the format is that you hav
static bool DecodeBitMasks(uint64_t N /* one bit */,
                           uint64_t imms /* six bits */,
                           uint64_t immr /* six bits */, bool is_immediate,
                           uint64_t data_size, uint64_t *wmask_out = nullptr,
                           uint64_t *tmask_out = nullptr) {
  uint64_t len = 0;
  if (!MostSignificantSetBit((N << 6ULL) | (~imms & 0x3fULL), &len)) {
    return false;
  }
  if (len < 1) {
    return false;
  }

  const uint64_t esize = kOne << len;
  if (esize > data_size) {
    return false;  // `len == 0` is a `ReservedValue()`.
  }

  const uint64_t levels = Ones(len);  // ZeroExtend(Ones(len), 6).
  const uint64_t R = immr & levels;
  const uint64_t S = imms & levels;

  if (is_immediate && S == levels) {
    return false;  // ReservedValue.
  }

  const uint64_t diff = (S - R) & static_cast<uint64_t>(0x3F);  // 6-bit sbb.
  const uint64_t d = diff & levels;  // `diff<len-1:0>`.
  const uint64_t welem = Ones(S + kOne);
  const uint64_t telem = Ones(d + kOne);
  const uint64_t wmask = Replicate(ROR(welem, esize, R), esize, data_size);
  const uint64_t tmask = Replicate(telem, esize, data_size);

  if (wmask_out) {
    *wmask_out = wmask;
  }

  if (tmask_out) {
    *tmask_out = tmask;
  }
  return true;
}
// Utility function for extracting [From, To] bits from a uint32_t.
static inline uint64_t Extract(uint64_t bits, unsigned from, unsigned to) {
  CHECK(from < 64 && to < 64 && from >= to);
  return (bits >> to) & ((1 << (from - to + 1)) - 1);
}

static uint64_t VFPExpandImmToFloat32(uint64_t imm) {
  uint64_t result = 0;
  uint64_t bit6 = Extract(imm, 6, 6);
  result |= Extract(imm, 7, 7) << 31;
  result |= Extract(imm, 5, 0) << 19;
  result |= bit6 ? (0x1FULL << 25) : (0x1ULL << 30);
  return result;
}

static uint64_t VFPExpandImmToFloat64(uint64_t imm) {
  uint64_t result = 0;
  uint64_t bit6 = Extract(imm, 6, 6);
  result |= Extract(imm, 7, 7) << 63;
  result |= Extract(imm, 5, 0) << 48;
  result |= bit6 ? (0xFFULL << 54) : (0x1ULL << 62);
  return result;
}

// Returns the name of the stack pointer register.
std::string_view AArch64Arch::StackPointerRegisterName(void) const {
  return "SP";
}

// Returns the name of the program counter register.
std::string_view AArch64Arch::ProgramCounterRegisterName(void) const {
  return "PC";
}

bool AArch64Arch::DecodeInstruction(uint64_t address,
                                    std::string_view inst_bytes,
                                    Instruction &inst) const {

  aarch64::InstData dinst = {};
  auto bytes = reinterpret_cast<const uint8_t *>(inst_bytes.data());

  inst.arch = this;
  inst.arch_name = arch_name;
  inst.pc = address;
  inst.next_pc = address + kInstructionSize;
  inst.category = Instruction::kCategoryInvalid;

  if (kInstructionSize != inst_bytes.size()) {
    inst.category = Instruction::kCategoryInvalid;
    return false;

  } else if (0 != (address % kInstructionSize)) {
    inst.category = Instruction::kCategoryInvalid;
    return false;

  } else if (!aarch64::TryExtract(bytes, dinst)) {
    inst.category = Instruction::kCategoryInvalid;
    return false;
  }

  if (!inst.bytes.empty() && inst.bytes.data() == inst_bytes.data()) {
    CHECK_LE(kInstructionSize, inst.bytes.size());
    inst.bytes.resize(kInstructionSize);
  } else {
    inst.bytes = inst_bytes.substr(0, kInstructionSize);
  }

  inst.category = InstCategory(dinst);
  inst.function = aarch64::InstFormToString(dinst.iform);

  if (!aarch64::TryDecode(dinst, inst)) {
    inst.category = Instruction::kCategoryInvalid;
    return false;
  }

  // Control flow operands update the next program counter.
  if (inst.IsControlFlow()) {
    inst.operands.emplace_back();
    auto &dst_ret_pc = inst.operands.back();
    dst_ret_pc.type = Operand::kTypeRegister;
    dst_ret_pc.action = Operand::kActionWrite;
    dst_ret_pc.size = address_size;
    dst_ret_pc.reg.name = "NEXT_PC";
    dst_ret_pc.reg.size = address_size;
  }

  // The semantics will store the return address in `RETURN_PC`. This is to
  // help synchronize program counters when lifting instructions on an ISA
  // with delay slots.
  if (inst.IsFunctionCall()) {
    inst.operands.emplace_back();
    auto &dst_ret_pc = inst.operands.back();
    dst_ret_pc.type = Operand::kTypeRegister;
    dst_ret_pc.action = Operand::kActionWrite;
    dst_ret_pc.size = address_size;
    dst_ret_pc.reg.name = "RETURN_PC";
    dst_ret_pc.reg.size = address_size;
  }

  return true;
}

}  // namespace

namespace aarch64 {
namespace {

static uint64_t DecodeScale(const InstData &data) {
  uint64_t scale = ((data.opc & 0x2ULL) << 1ULL) | data.size;
  return scale;
}

// <OPCODE>  <Xd>, <Xn>
static bool TryDecodeRdW_Rn(const InstData &data, Instruction &inst,
                            RegClass rclass) {
  AddRegOperand(inst, kActionWrite, rclass, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, rclass, kUseAsValue, data.Rn);
  return true;
}

// <OPCODE>  <Xd>, <Xn>, <Xm>
static bool TryDecodeRdW_Rn_Rm(const InstData &data, Instruction &inst,
                               RegClass rclass) {
  TryDecodeRdW_Rn(data, inst, rclass);
  AddRegOperand(inst, kActionRead, rclass, kUseAsValue, data.Rm);
  return true;
}

}  // namespace

// RET  {<Xn>}
bool TryDecodeRET_64R_BRANCH_REG(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  return true;
}

// BLR  <Xn>
bool TryDecodeBLR_64_BRANCH_REG(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  DecodeFallThroughPC(inst);
  return true;
}

// STLR  <Wt>, [<Xn|SP>{,#0}]
bool TryDecodeSTLR_SL32_LDSTEXCL(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionWrite, 32, data.Rn, 0);
  return true;
}

// STP  <Wt1>, <Wt2>, [<Xn|SP>, #<imm>]!
bool TryDecodeSTP_32_LDSTPAIR_PRE(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt2);
  uint64_t offset = static_cast<uint64_t>(data.imm7.simm7);
  AddPreIndexMemOp(inst, kActionWrite, 64, data.Rn, offset << 2);
  return true;
}

// STP  <Xt1>, <Xt2>, [<Xn|SP>, #<imm>]!
bool TryDecodeSTP_64_LDSTPAIR_PRE(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rt2);
  uint64_t offset = static_cast<uint64_t>(data.imm7.simm7);
  AddPreIndexMemOp(inst, kActionWrite, 128, data.Rn, offset << 3);
  return true;
}

// STP  <Wt1>, <Wt2>, [<Xn|SP>], #<imm>
bool TryDecodeSTP_32_LDSTPAIR_POST(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt2);
  uint64_t offset = static_cast<uint64_t>(data.imm7.simm7);
  AddPostIndexMemOp(inst, kActionWrite, 64, data.Rn, offset << 2);
  return true;
}

// STP  <Xt1>, <Xt2>, [<Xn|SP>], #<imm>
bool TryDecodeSTP_64_LDSTPAIR_POST(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rt2);
  uint64_t offset = static_cast<uint64_t>(data.imm7.simm7);
  AddPostIndexMemOp(inst, kActionWrite, 128, data.Rn, offset << 3);
  return true;
}

// STP  <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}]
bool TryDecodeSTP_32_LDSTPAIR_OFF(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt2);
  AddBasePlusOffsetMemOp(inst, kActionWrite, 64, data.Rn,
                         static_cast<uint64_t>(data.imm7.simm7) << 2);
  return true;
}

// STP  <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}]
bool TryDecodeSTP_64_LDSTPAIR_OFF(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rt2);
  AddBasePlusOffsetMemOp(inst, kActionWrite, 128, data.Rn,
                         static_cast<uint64_t>(data.imm7.simm7) << 3);
  return true;
}

static bool TryDecodeSTP_Vn_LDSTPAIR_OFF(const InstData &data,
                                         Instruction &inst, RegClass rclass) {
  auto size = ReadRegSize(rclass);
  auto scale = 2U + data.opc;
  if (data.opc == 0x3) {
    return false;  // `if opc == '11' then UnallocatedEncoding();`.
  }
  AddRegOperand(inst, kActionRead, rclass, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionRead, rclass, kUseAsValue, data.Rt2);
  AddBasePlusOffsetMemOp(inst, kActionWrite, size * 2, data.Rn,
                         static_cast<uint64_t>(data.imm7.simm7) << scale);
  return true;
}

// STP  <St1>, <St2>, [<Xn|SP>{, #<imm>}]
bool TryDecodeSTP_S_LDSTPAIR_OFF(const InstData &data, Instruction &inst) {
  return TryDecodeSTP_Vn_LDSTPAIR_OFF(data, inst, kRegS);
}

// STP  <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}]
bool TryDecodeSTP_D_LDSTPAIR_OFF(const InstData &data, Instruction &inst) {
  return TryDecodeSTP_Vn_LDSTPAIR_OFF(data, inst, kRegD);
}
// STP  <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}]
bool TryDecodeSTP_Q_LDSTPAIR_OFF(const InstData &data, Instruction &inst) {
  return TryDecodeSTP_Vn_LDSTPAIR_OFF(data, inst, kRegQ);
}


// LDP  <Wt1>, <Wt2>, [<Xn|SP>], #<imm>
bool TryDecodeLDP_32_LDSTPAIR_POST(const InstData &data, Instruction &inst) {

  // `if L:opc<0> == '01' || opc == '11' then UnallocatedEncoding();`.
  if ((!data.L && (data.opc & 1)) || data.opc == 3) {
    return false;
  }
  if (data.Rt == data.Rt2) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt2);
  AddPostIndexMemOp(inst, kActionRead, 64, data.Rn,
                    static_cast<uint64_t>(data.imm7.simm7) << 2);
  return true;
}

// LDP  <Xt1>, <Xt2>, [<Xn|SP>], #<imm>
bool TryDecodeLDP_64_LDSTPAIR_POST(const InstData &data, Instruction &inst) {

  // `if L:opc<0> == '01' || opc == '11' then UnallocatedEncoding();`.
  if ((!data.L && (data.opc & 1)) || data.opc == 3) {
    return false;
  }
  if (data.Rt == data.Rt2) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt2);
  AddPostIndexMemOp(inst, kActionRead, 128, data.Rn,
                    static_cast<uint64_t>(data.imm7.simm7) << 3);
  return true;
}

//LDPSW <Xt1>, <Xt2>, [<Xn|SP>], #<imm>
bool TryDecodeLDPSW_64_LDSTPAIR_OFF(const InstData &data, Instruction &inst) {
  if (data.Rt == data.Rt2) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt2);
  AddBasePlusOffsetMemOp(inst, kActionRead, 64, data.Rn,
                         static_cast<uint64_t>(data.imm7.simm7) << 2);
  return true;
}

// LDPSW  <Xt1>, <Xt2>, [<Xn|SP>], #<imm>
bool TryDecodeLDPSW_64_LDSTPAIR_POST(const InstData &data, Instruction &inst) {
  if (data.Rt == data.Rt2) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt2);
  AddPostIndexMemOp(inst, kActionRead, 64, data.Rn,
                    static_cast<uint64_t>(data.imm7.simm7) << 2);
  return true;
}

// LDPSW  <Xt1>, <Xt2>, [<Xn|SP>, #<imm>]!
bool TryDecodeLDPSW_64_LDSTPAIR_PRE(const InstData &data, Instruction &inst) {
  if (data.Rt == data.Rt2) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt2);
  AddPreIndexMemOp(inst, kActionRead, 64, data.Rn,
                   static_cast<uint64_t>(data.imm7.simm7) << 2, data.Rt,
                   data.Rt2);
  return true;
}

// LDP  <Wt1>, <Wt2>, [<Xn|SP>, #<imm>]!
bool TryDecodeLDP_32_LDSTPAIR_PRE(const InstData &data, Instruction &inst) {

  // `if L:opc<0> == '01' || opc == '11' then UnallocatedEncoding();`.
  if ((!data.L && (data.opc & 1)) || data.opc == 3) {
    return false;
  }
  if (data.Rt == data.Rt2) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt2);
  AddPreIndexMemOp(inst, kActionRead, 64, data.Rn,
                   static_cast<uint64_t>(data.imm7.simm7) << 2, data.Rt,
                   data.Rt2);
  return true;
}

// LDP  <Xt1>, <Xt2>, [<Xn|SP>, #<imm>]!
bool TryDecodeLDP_64_LDSTPAIR_PRE(const InstData &data, Instruction &inst) {

  // `if L:opc<0> == '01' || opc == '11' then UnallocatedEncoding();`.
  if ((!data.L && (data.opc & 1)) || data.opc == 3) {
    return false;
  }
  if (data.Rt == data.Rt2) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt2);
  AddPreIndexMemOp(inst, kActionRead, 128, data.Rn,
                   static_cast<uint64_t>(data.imm7.simm7) << 3, data.Rt,
                   data.Rt2);
  return true;
}

// LDP  <Wt1>, <Wt2>, [<Xn|SP>{, #<imm>}]
bool TryDecodeLDP_32_LDSTPAIR_OFF(const InstData &data, Instruction &inst) {

  // `if L:opc<0> == '01' || opc == '11' then UnallocatedEncoding();`.
  if ((!data.L && (data.opc & 1)) || data.opc == 3) {
    return false;
  }
  if (data.Rt == data.Rt2) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt2);
  AddBasePlusOffsetMemOp(inst, kActionRead, 64, data.Rn,
                         static_cast<uint64_t>(data.imm7.simm7) << 2);
  return true;
}

// LDP  <Xt1>, <Xt2>, [<Xn|SP>{, #<imm>}]
bool TryDecodeLDP_64_LDSTPAIR_OFF(const InstData &data, Instruction &inst) {

  // `if L:opc<0> == '01' || opc == '11' then UnallocatedEncoding();`.
  if ((!data.L && (data.opc & 1)) || data.opc == 3) {
    return false;
  }
  if (data.Rt == data.Rt2) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt2);
  AddBasePlusOffsetMemOp(inst, kActionRead, 128, data.Rn,
                         static_cast<uint64_t>(data.imm7.simm7) << 3);
  return true;
}

// LDR  <Wt>, [<Xn|SP>], #<simm>
bool TryDecodeLDR_32_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPostIndexMemOp(inst, kActionRead, 32, data.Rn, offset, data.Rt);
  return true;
}

// LDR  <Xt>, [<Xn|SP>], #<simm>
bool TryDecodeLDR_64_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPostIndexMemOp(inst, kActionRead, 64, data.Rn, offset, data.Rt);
  return true;
}

// LDR  <Wt>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDR_32_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPreIndexMemOp(inst, kActionRead, 32, data.Rn, offset, data.Rt);
  return true;
}

// LDR  <Xt>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDR_64_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPreIndexMemOp(inst, kActionRead, 64, data.Rn, offset, data.Rt);
  return true;
}

// LDR  <Wt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDR_32_LDST_POS(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, 32, data.Rn, data.imm12.uimm << 2);
  return true;
}

// LDR  <Xt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDR_64_LDST_POS(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, 64, data.Rn, data.imm12.uimm << 3);
  return true;
}

// LDR  <Wt>, <label>
bool TryDecodeLDR_32_LOADLIT(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt);
  AddPCRegMemOp(inst, kActionRead,
                static_cast<uint64_t>(data.imm19.simm19) << 2ULL);
  return true;
}

// LDR  <Xt>, <label>
bool TryDecodeLDR_64_LOADLIT(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  AddPCRegMemOp(inst, kActionRead,
                static_cast<uint64_t>(data.imm19.simm19) << 2ULL);
  return true;
}

static bool TryDecodeLDR_n_LDST_REGOFF(const InstData &data, Instruction &inst,
                                       RegClass val_class) {
  if (!(data.option & 2)) {  // Sub word indexing.
    return false;  // `if option<1> == '0' then UnallocatedEncoding();`.
  }
  unsigned scale = data.size;
  auto shift = (data.S == 1) ? scale : 0U;
  auto extend_type = static_cast<Extend>(data.option);
  auto rclass = ExtendTypeToRegClass(extend_type);
  AddRegOperand(inst, kActionWrite, val_class, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, 8U << scale, data.Rn, 0);
  AddExtendRegOperand(inst, rclass, kUseAsValue, data.Rm, extend_type, 64,
                      shift);
  return true;
}

// LDR  <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeLDR_32_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_n_LDST_REGOFF(data, inst, kRegW);
}

// LDR  <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeLDR_64_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_n_LDST_REGOFF(data, inst, kRegX);
}

// STR  <Wt>, [<Xn|SP>], #<simm>
bool TryDecodeSTR_32_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPostIndexMemOp(inst, kActionWrite, 32, data.Rn, offset);
  return true;
}

// STR  <Xt>, [<Xn|SP>], #<simm>
bool TryDecodeSTR_64_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPostIndexMemOp(inst, kActionWrite, 64, data.Rn, offset);
  return true;
}

// STR  <Wt>, [<Xn|SP>, #<simm>]!
bool TryDecodeSTR_32_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPreIndexMemOp(inst, kActionWrite, 32, data.Rn, offset);
  return true;
}

// STR  <Xt>, [<Xn|SP>, #<simm>]!
bool TryDecodeSTR_64_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPreIndexMemOp(inst, kActionWrite, 64, data.Rn, offset);
  return true;
}

// STR  <Wt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeSTR_32_LDST_POS(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionWrite, 32, data.Rn,
                         data.imm12.uimm << 2 /* size = 2 */);
  return true;
}

// STR  <Xt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeSTR_64_LDST_POS(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionWrite, 64, data.Rn,
                         data.imm12.uimm << 3 /* size = 3 */);
  return true;
}

static bool TryDecodeSTR_n_LDST_REGOFF(const InstData &data, Instruction &inst,
                                       RegClass val_class) {
  if (!(data.option & 2)) {  // Sub word indexing.
    return false;  // `if option<1> == '0' then UnallocatedEncoding();`.
  }
  unsigned scale = data.size;
  auto extend_type = static_cast<Extend>(data.option);
  auto shift = data.S ? scale : 0U;
  AddRegOperand(inst, kActionRead, val_class, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionWrite, 8U << data.size, data.Rn, 0);
  AddExtendRegOperand(inst, ExtendTypeToRegClass(extend_type), kUseAsValue,
                      data.Rm, extend_type, 64, shift);
  return true;
}

// STR  <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeSTR_32_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeSTR_n_LDST_REGOFF(data, inst, kRegW);
}

// STR  <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeSTR_64_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeSTR_n_LDST_REGOFF(data, inst, kRegX);
}

// MOVZ  <Wd>, #<imm>{, LSL #<shift>}
bool TryDecodeMOVZ_32_MOVEWIDE(const InstData &data, Instruction &inst) {
  if (data.hw & 2) {  // Also if `sf` is zero (specifies 32-bit operands).
    return false;
  }
  auto shift = static_cast<uint64_t>(data.hw) << 4U;
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddImmOperand(inst, static_cast<uint32_t>(data.imm16.uimm << shift),
                kUnsigned, 32);
  return true;
}

// MOVZ  <Xd>, #<imm>{, LSL #<shift>}
bool TryDecodeMOVZ_64_MOVEWIDE(const InstData &data, Instruction &inst) {

  auto shift = static_cast<uint64_t>(data.hw) << 4U;
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddImmOperand(inst, (data.imm16.uimm << shift));
  return true;
}

// MOVK  <Wd>, #<imm>{, LSL #<shift>}
bool TryDecodeMOVK_32_MOVEWIDE(const InstData &data, Instruction &inst) {
  if ((data.hw >> 1) & 1) {
    return false;  // if sf == '0' && hw<1> == '1' then UnallocatedEncoding();
  }
  AddRegOperand(inst, kActionReadWrite, kRegW, kUseAsValue, data.Rd);
  AddImmOperand(inst, data.imm16.uimm);
  AddImmOperand(inst, data.hw << 4, kUnsigned, 8);  // pos = UInt(hw:'0000');
  return true;
}

// MOVK  <Xd>, #<imm>{, LSL #<shift>}
bool TryDecodeMOVK_64_MOVEWIDE(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionReadWrite, kRegX, kUseAsValue, data.Rd);
  AddImmOperand(inst, data.imm16.uimm);
  AddImmOperand(inst, data.hw << 4, kUnsigned, 8);  // pos = UInt(hw:'0000');
  return true;
}

// MOVN  <Wd>, #<imm>{, LSL #<shift>}
bool TryDecodeMOVN_32_MOVEWIDE(const InstData &data, Instruction &inst) {
  if ((data.hw >> 1) & 1) {
    return false;  // if sf == '0' && hw<1> == '1' then UnallocatedEncoding();
  }
  auto shift = static_cast<uint64_t>(data.hw << 4);
  auto imm = data.imm16.uimm << shift;
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddImmOperand(inst, static_cast<uint64_t>(static_cast<uint32_t>(~imm)));
  return true;
}

// MOVN  <Xd>, #<imm>{, LSL #<shift>}
bool TryDecodeMOVN_64_MOVEWIDE(const InstData &data, Instruction &inst) {
  auto shift = static_cast<uint64_t>(data.hw << 4);
  auto imm = data.imm16.uimm << shift;
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddImmOperand(inst, ~imm);
  return true;
}

// ADR  <Xd>, <label>
bool TryDecodeADR_ONLY_PCRELADDR(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddPCDisp(inst, static_cast<int64_t>(data.immhi_immlo.simm21));
  return true;
}

// ADRP  <Xd>, <label>
bool TryDecodeADRP_ONLY_PCRELADDR(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddPCDisp(inst, static_cast<int64_t>(data.immhi_immlo.simm21) << 12ULL);
  return true;
}

// B  <label>
bool TryDecodeB_ONLY_BRANCH_IMM(const InstData &data, Instruction &inst) {
  AddPCDisp(inst, data.imm26.simm26 << 2LL);
  inst.branch_taken_pc = static_cast<uint64_t>(static_cast<int64_t>(inst.pc) +
                                               (data.imm26.simm26 << 2ULL));
  return true;
}

// Decode a relative branch target.
static void DecodeConditionalBranch(Instruction &inst, int64_t disp) {

  // Condition variable.
  Operand cond_op = {};
  cond_op.action = Operand::kActionWrite;
  cond_op.type = Operand::kTypeRegister;
  cond_op.reg.name = "BRANCH_TAKEN";
  cond_op.reg.size = 8;
  cond_op.size = 8;
  inst.operands.push_back(cond_op);

  // Taken branch.
  Operand taken_op = {};
  taken_op.action = Operand::kActionRead;
  taken_op.type = Operand::kTypeAddress;
  taken_op.size = kPCWidth;
  taken_op.addr.address_size = kPCWidth;
  taken_op.addr.base_reg.name = "PC";
  taken_op.addr.base_reg.size = kPCWidth;
  taken_op.addr.displacement = disp;
  taken_op.addr.kind = Operand::Address::kControlFlowTarget;
  inst.operands.push_back(taken_op);

  inst.branch_taken_pc =
      static_cast<uint64_t>(static_cast<int64_t>(inst.pc) + disp);

  DecodeFallThroughPC(inst);
}

static bool DecodeBranchRegLabel(const InstData &data, Instruction &inst,
                                 RegClass reg_class) {
  DecodeConditionalBranch(inst, data.imm19.simm19 << 2);
  AddRegOperand(inst, kActionRead, reg_class, kUseAsValue, data.Rt);
  return true;
}

// CBZ  <Wt>, <label>
bool TryDecodeCBZ_32_COMPBRANCH(const InstData &data, Instruction &inst) {
  return DecodeBranchRegLabel(data, inst, kRegW);
}

// CBZ  <Xt>, <label>
bool TryDecodeCBZ_64_COMPBRANCH(const InstData &data, Instruction &inst) {
  return DecodeBranchRegLabel(data, inst, kRegX);
}

// CBNZ  <Wt>, <label>
bool TryDecodeCBNZ_32_COMPBRANCH(const InstData &data, Instruction &inst) {
  return DecodeBranchRegLabel(data, inst, kRegW);
}

// CBNZ  <Xt>, <label>
bool TryDecodeCBNZ_64_COMPBRANCH(const InstData &data, Instruction &inst) {
  return DecodeBranchRegLabel(data, inst, kRegX);
}

bool DecodeTestBitBranch(const InstData &data, Instruction &inst) {
  uint8_t bit_pos = (data.b5 << 5U) | data.b40;
  AddImmOperand(inst, bit_pos);
  DecodeConditionalBranch(inst, data.imm14.simm14 << 2);
  RegClass reg_class;
  if (data.b5 == 1) {
    reg_class = kRegX;
    inst.function += "_64";
  } else {
    reg_class = kRegW;
    inst.function += "_32";
  }
  AddRegOperand(inst, kActionRead, reg_class, kUseAsValue, data.Rt);
  return true;
}

// TBZ  <R><t>, #<imm>, <label>
bool TryDecodeTBZ_ONLY_TESTBRANCH(const InstData &data, Instruction &inst) {
  return DecodeTestBitBranch(data, inst);
}

// TBNZ  <R><t>, #<imm>, <label>
bool TryDecodeTBNZ_ONLY_TESTBRANCH(const InstData &data, Instruction &inst) {
  return DecodeTestBitBranch(data, inst);
}

// BL  <label>
bool TryDecodeBL_ONLY_BRANCH_IMM(const InstData &data, Instruction &inst) {
  inst.branch_taken_pc = static_cast<uint64_t>(static_cast<int64_t>(inst.pc) +
                                               (data.imm26.simm26 << 2ULL));
  inst.branch_not_taken_pc = inst.next_pc;
  AddPCDisp(inst, data.imm26.simm26 << 2LL);
  DecodeFallThroughPC(inst);  // Decodes the return address.
  return true;
}

// BR  <Xn>
bool TryDecodeBR_64_BRANCH_REG(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegX, kUseAsAddress, data.Rn);
  return true;
}

static bool ShiftImmediate(uint64_t &value, uint8_t shift) {
  switch (shift) {
    case 0:  // Shift 0 to left.
      break;
    case 1:  // Shift left 12 bits.
      value = value << 12;
      break;
    default:
      LOG(ERROR) << "Decoding reserved bit for shift value.";
      return false;
  }
  return true;
}

// ADD  <Wd|WSP>, <Wn|WSP>, #<imm>{, <shift>}
bool TryDecodeADD_32_ADDSUB_IMM(const InstData &data, Instruction &inst) {
  auto imm = data.imm12.uimm;
  if (!ShiftImmediate(imm, data.shift)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsAddress, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsAddress, data.Rn);
  AddImmOperand(inst, imm);
  return true;
}

// ADD  <Xd|SP>, <Xn|SP>, #<imm>{, <shift>}
bool TryDecodeADD_64_ADDSUB_IMM(const InstData &data, Instruction &inst) {
  auto imm = data.imm12.uimm;
  if (!ShiftImmediate(imm, data.shift)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsAddress, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsAddress, data.Rn);
  AddImmOperand(inst, imm);
  return true;
}

// ADD  <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
bool TryDecodeADD_32_ADDSUB_SHIFT(const InstData &data, Instruction &inst) {
  if (1 & (data.imm6.uimm >> 5)) {
    return false;  // `if sf == '0' && imm6<5> == '1' then ReservedValue();`.
  }
  auto shift_type = static_cast<Shift>(data.shift);
  if (shift_type == kShiftROR) {
    return false;  // Shift type '11' is a reserved value.
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  AddShiftRegOperand(inst, kRegW, kUseAsValue, data.Rm, shift_type,
                     data.imm6.uimm);
  return true;
}

// ADD  <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
bool TryDecodeADD_64_ADDSUB_SHIFT(const InstData &data, Instruction &inst) {
  auto shift_type = static_cast<Shift>(data.shift);
  if (shift_type == kShiftROR) {
    return false;  // Shift type '11' is a reserved value.
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  AddShiftRegOperand(inst, kRegX, kUseAsValue, data.Rm, shift_type,
                     data.imm6.uimm);
  return true;
}

// ADD  <Wd|WSP>, <Wn|WSP>, <Wm>{, <extend> {#<amount>}}
bool TryDecodeADD_32_ADDSUB_EXT(const InstData &data, Instruction &inst) {
  auto extend_type = static_cast<Extend>(data.option);
  auto shift = data.imm3.uimm;
  if (shift > 4) {
    return false;  // `if shift > 4 then ReservedValue();`.
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsAddress, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsAddress, data.Rn);
  AddExtendRegOperand(inst, kRegW, kUseAsValue, data.Rm, extend_type, 32,
                      shift);
  return true;
}

// ADD  <Xd|SP>, <Xn|SP>, <R><m>{, <extend> {#<amount>}}
bool TryDecodeADD_64_ADDSUB_EXT(const InstData &data, Instruction &inst) {
  auto extend_type = static_cast<Extend>(data.option);
  auto shift = data.imm3.uimm;
  if (shift > 4) {
    return false;  // `if shift > 4 then ReservedValue();`.
  }
  auto reg_class = ExtendTypeToRegClass(extend_type);
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsAddress, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsAddress, data.Rn);
  AddExtendRegOperand(inst, reg_class, kUseAsValue, data.Rm, extend_type, 64,
                      shift);
  return true;
}

// SUB  <Wd|WSP>, <Wn|WSP>, #<imm>{, <shift>}
bool TryDecodeSUB_32_ADDSUB_IMM(const InstData &data, Instruction &inst) {
  return TryDecodeADD_32_ADDSUB_IMM(data, inst);
}

// SUB  <Xd|SP>, <Xn|SP>, #<imm>{, <shift>}
bool TryDecodeSUB_64_ADDSUB_IMM(const InstData &data, Instruction &inst) {
  return TryDecodeADD_64_ADDSUB_IMM(data, inst);
}

// SUB  <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
bool TryDecodeSUB_32_ADDSUB_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeADD_32_ADDSUB_SHIFT(data, inst);
}

// SUB  <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
bool TryDecodeSUB_64_ADDSUB_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeADD_64_ADDSUB_SHIFT(data, inst);
}

// SUB  <Wd|WSP>, <Wn|WSP>, <Wm>{, <extend> {#<amount>}}
bool TryDecodeSUB_32_ADDSUB_EXT(const InstData &data, Instruction &inst) {
  return TryDecodeADD_32_ADDSUB_EXT(data, inst);
}

// SUB  <Xd|SP>, <Xn|SP>, <R><m>{, <extend> {#<amount>}}
bool TryDecodeSUB_64_ADDSUB_EXT(const InstData &data, Instruction &inst) {
  return TryDecodeADD_64_ADDSUB_EXT(data, inst);
}

// SUBS  <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
bool TryDecodeSUBS_32_ADDSUB_SHIFT(const InstData &data, Instruction &inst) {
  auto shift_type = static_cast<Shift>(data.shift);
  if (shift_type == kShiftROR) {
    return false;  // Shift type '11' is a reserved value.
  } else if ((data.imm6.uimm >> 5) & 1) {
    return false;  // `if sf == '0' && imm6<5> == '1' then ReservedValue();`.
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  AddShiftRegOperand(inst, kRegW, kUseAsValue, data.Rm, shift_type,
                     data.imm6.uimm);
  return true;
}

// SUBS  <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
bool TryDecodeSUBS_64_ADDSUB_SHIFT(const InstData &data, Instruction &inst) {
  auto shift_type = static_cast<Shift>(data.shift);
  if (shift_type == kShiftROR) {
    return false;  // Shift type '11' is a reserved value.
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  AddShiftRegOperand(inst, kRegX, kUseAsValue, data.Rm, shift_type,
                     data.imm6.uimm);
  return true;
}

// SUBS  <Wd>, <Wn|WSP>, #<imm>{, <shift>}
bool TryDecodeSUBS_32S_ADDSUB_IMM(const InstData &data, Instruction &inst) {
  auto imm = data.imm12.uimm;
  if (!ShiftImmediate(imm, data.shift)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsAddress, data.Rn);
  AddImmOperand(inst, imm);
  return true;
}

// SUBS  <Xd>, <Xn|SP>, #<imm>{, <shift>}
bool TryDecodeSUBS_64S_ADDSUB_IMM(const InstData &data, Instruction &inst) {
  auto imm = data.imm12.uimm;
  if (!ShiftImmediate(imm, data.shift)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsAddress, data.Rn);
  AddImmOperand(inst, imm);
  return true;
}

// SUBS  <Wd>, <Wn|WSP>, <Wm>{, <extend> {#<amount>}}
bool TryDecodeSUBS_32S_ADDSUB_EXT(const InstData &data, Instruction &inst) {
  auto extend_type = static_cast<Extend>(data.option);
  auto shift = data.imm3.uimm;
  if (shift > 4) {
    return false;  // `if shift > 4 then ReservedValue();`.
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsAddress, data.Rn);
  AddExtendRegOperand(inst, kRegW, kUseAsValue, data.Rm, extend_type, 32,
                      shift);
  return true;
}

// SUBS  <Xd>, <Xn|SP>, <R><m>{, <extend> {#<amount>}}
bool TryDecodeSUBS_64S_ADDSUB_EXT(const InstData &data, Instruction &inst) {
  auto extend_type = static_cast<Extend>(data.option);
  auto shift = data.imm3.uimm;
  if (shift > 4) {
    return false;  // `if shift > 4 then ReservedValue();`.
  }
  auto reg_class = ExtendTypeToRegClass(extend_type);
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsAddress, data.Rn);
  AddExtendRegOperand(inst, reg_class, kUseAsValue, data.Rm, extend_type, 64,
                      shift);
  return true;
}

// ADDS  <Wd>, <Wn|WSP>, #<imm>{, <shift>}
bool TryDecodeADDS_32S_ADDSUB_IMM(const InstData &data, Instruction &inst) {
  return TryDecodeSUBS_32S_ADDSUB_IMM(data, inst);
}

// ADDS  <Xd>, <Xn|SP>, #<imm>{, <shift>}
bool TryDecodeADDS_64S_ADDSUB_IMM(const InstData &data, Instruction &inst) {
  return TryDecodeSUBS_64S_ADDSUB_IMM(data, inst);
}

// ADDS  <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
bool TryDecodeADDS_32_ADDSUB_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeSUBS_32_ADDSUB_SHIFT(data, inst);
}

// ADDS  <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
bool TryDecodeADDS_64_ADDSUB_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeSUBS_64_ADDSUB_SHIFT(data, inst);
}

// ADDS  <Wd>, <Wn|WSP>, <Wm>{, <extend> {#<amount>}}
bool TryDecodeADDS_32S_ADDSUB_EXT(const InstData &data, Instruction &inst) {
  return TryDecodeSUBS_32S_ADDSUB_EXT(data, inst);
}

// ADDS  <Xd>, <Xn|SP>, <R><m>{, <extend> {#<amount>}}
bool TryDecodeADDS_64S_ADDSUB_EXT(const InstData &data, Instruction &inst) {
  return TryDecodeSUBS_64S_ADDSUB_EXT(data, inst);
}

static const char *kCondName[] = {"EQ", "CS", "MI", "VS",
                                  "HI", "GE", "GT", "AL"};

static const char *kNegCondName[] = {"NE", "CC", "PL", "VC",
                                     "LS", "LT", "LE", "AL"};

static const char *CondName(uint8_t cond) {
  if (cond & 1) {
    return kNegCondName[(cond >> 1) & 0x7];
  } else {
    return kCondName[(cond >> 1) & 0x7];
  }
}

// `if option<1> == '0' then UnallocatedEncoding();`
static bool IsSubWordIndex(const InstData &data) {
  return !(data.option & 0x2);
}

static void SetConditionalFunctionName(const InstData &data, Instruction &inst,
                                       bool invert_condition = false) {
  uint8_t cond = 0;
  if (invert_condition) {
    cond = data.cond ^ 1;
  } else {
    cond = data.cond;
  }

  std::stringstream ss;
  ss << inst.function << "_" << CondName(cond);
  inst.function = ss.str();
}

// B.<cond>  <label>
bool TryDecodeB_ONLY_CONDBRANCH(const InstData &data, Instruction &inst) {

  // Add in the condition to the isel name.
  SetConditionalFunctionName(data, inst);
  DecodeConditionalBranch(inst, data.imm19.simm19 << 2);
  return true;
}

// STRB  <Wt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeSTRB_32_LDST_POS(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionWrite, 8, data.Rn, data.imm12.uimm);
  return true;
}

// STRB  <Wt>, [<Xn|SP>], #<simm>
bool TryDecodeSTRB_32_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPostIndexMemOp(inst, kActionWrite, 8, data.Rn, offset, data.Rt);
  return true;
}

// STRB  <Wt>, [<Xn|SP>, #<simm>]!
bool TryDecodeSTRB_32_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPreIndexMemOp(inst, kActionWrite, 8, data.Rn, offset, data.Rt);
  return true;
}

// STRB  <Wt>, [<Xn|SP>, (<Wm>|<Xm>), <extend> {<amount>}]
bool TryDecodeSTRB_32B_LDST_REGOFF(const InstData &data, Instruction &inst) {
  if (IsSubWordIndex(data)) {
    return false;
  }
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsAddress, data.Rn);
  auto extend_type = static_cast<Extend>(data.option);
  auto rclass = ExtendTypeToRegClass(extend_type);
  AddExtendRegOperand(inst, rclass, kUseAsValue, data.Rm, extend_type, 64, 0);
  return true;
}

// STRB  <Wt>, [<Xn|SP>, <Xm>{, LSL <amount>}]
bool TryDecodeSTRB_32BL_LDST_REGOFF(const InstData &data, Instruction &inst) {
  if (IsSubWordIndex(data)) {  // Sub-word index.
    return false;  // `if option<1> == '0' then UnallocatedEncoding();`
  }
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsAddress, data.Rn);
  AddShiftRegOperand(inst, kRegX, kUseAsValue, data.Rm, kShiftLSL, 0);
  return true;
}

static bool TryDecodeLDRn_m_LDST_REGOFF(const InstData &data, Instruction &inst,
                                        RegClass dest_rclass, uint64_t scale) {
  if (IsSubWordIndex(data)) {  // Sub-word index.
    return false;  // `if option<1> == '0' then UnallocatedEncoding();`
  }
  AddRegOperand(inst, kActionWrite, dest_rclass, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsAddress, data.Rn);
  auto extend_type = static_cast<Extend>(data.option);
  auto rclass = ExtendTypeToRegClass(extend_type);
  AddExtendRegOperand(inst, rclass, kUseAsValue, data.Rm, extend_type, 64,
                      data.S * scale);
  return true;
}

// LDRB  <Wt>, [<Xn|SP>, (<Wm>|<Xm>), <extend> {<amount>}]
bool TryDecodeLDRB_32B_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDRn_m_LDST_REGOFF(data, inst, kRegW, 0);
}

// LDRB  <Wt>, [<Xn|SP>, <Xm>{, LSL <amount>}]
bool TryDecodeLDRB_32BL_LDST_REGOFF(const InstData &data, Instruction &inst) {
  if (IsSubWordIndex(data)) {  // Sub-word index.
    return false;  // `if option<1> == '0' then UnallocatedEncoding();`
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsAddress, data.Rn);
  AddShiftRegOperand(inst, kRegX, kUseAsValue, data.Rm, kShiftLSL, 0);
  return true;
}

// LDRH  <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeLDRH_32_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDRn_m_LDST_REGOFF(data, inst, kRegW, 1);
}

// STRH  <Wt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeSTRH_32_LDST_POS(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionWrite, 16, data.Rn, data.imm12.uimm << 1);
  return true;
}

static bool TryDecodeSTRn_m_LDST_REGOFF(const InstData &data, Instruction &inst,
                                        RegClass dest_rclass) {
  uint64_t scale = DecodeScale(data);
  if (scale > 4 || IsSubWordIndex(data)) {  // Sub-word index.
    return false;  // `if option<1> == '0' then UnallocatedEncoding();`
  }
  auto shift = (data.S == 1) ? scale : 0U;
  auto extend_type = static_cast<Extend>(data.option);
  auto rclass = ExtendTypeToRegClass(extend_type);
  AddRegOperand(inst, kActionRead, dest_rclass, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsAddress, data.Rn);
  AddExtendRegOperand(inst, rclass, kUseAsValue, data.Rm, extend_type, 64,
                      shift);
  return true;
}

// STRH  <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeSTRH_32_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeSTRn_m_LDST_REGOFF(data, inst, kRegW);
}

// STRH  <Wt>, [<Xn|SP>, #<simm>]!
bool TryDecodeSTRH_32_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPreIndexMemOp(inst, kActionWrite, 16, data.Rn, offset, data.Rt);
  return true;
}

// STRH  <Wt>, [<Xn|SP>], #<simm>
bool TryDecodeSTRH_32_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPostIndexMemOp(inst, kActionWrite, 16, data.Rn, offset, data.Rt);
  return true;
}

// NOP
bool TryDecodeNOP_HI_SYSTEM(const InstData &, Instruction &) {
  return true;
}

// ORN  <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
bool TryDecodeORN_32_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_32_LOG_SHIFT(data, inst);
}

// ORN  <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
bool TryDecodeORN_64_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_64_LOG_SHIFT(data, inst);
}

// EON  <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
bool TryDecodeEON_32_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_32_LOG_SHIFT(data, inst);
}

// EON  <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
bool TryDecodeEON_64_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_64_LOG_SHIFT(data, inst);
}

// EOR  <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
bool TryDecodeEOR_32_LOG_SHIFT(const InstData &data, Instruction &inst) {
  if (1 & (data.imm6.uimm >> 5)) {
    return false;  // `if sf == '0' && imm6<5> == '1' then ReservedValue();`.
  }
  TryDecodeRdW_Rn(data, inst, kRegW);
  AddShiftRegOperand(inst, kRegW, kUseAsValue, data.Rm,
                     static_cast<Shift>(data.shift), data.imm6.uimm);
  return true;
}

// EOR  <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
bool TryDecodeEOR_64_LOG_SHIFT(const InstData &data, Instruction &inst) {
  TryDecodeRdW_Rn(data, inst, kRegX);
  AddShiftRegOperand(inst, kRegX, kUseAsValue, data.Rm,
                     static_cast<Shift>(data.shift), data.imm6.uimm);
  return true;
}

// EOR  <Wd|WSP>, <Wn>, #<imm>
bool TryDecodeEOR_32_LOG_IMM(const InstData &data, Instruction &inst) {
  uint64_t wmask = 0;
  if (data.N) {
    return false;  // `if sf == '0' && N != '0' then ReservedValue();`.
  }
  if (!DecodeBitMasks(data.N, data.imms.uimm, data.immr.uimm, true, 32,
                      &wmask)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsAddress, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  AddImmOperand(inst, wmask, kUnsigned, 32);
  return true;
}

// EOR  <Xd|SP>, <Xn>, #<imm>
bool TryDecodeEOR_64_LOG_IMM(const InstData &data, Instruction &inst) {
  uint64_t wmask = 0;
  if (!DecodeBitMasks(data.N, data.imms.uimm, data.immr.uimm, true, 64,
                      &wmask)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsAddress, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  AddImmOperand(inst, wmask, kUnsigned, 64);
  return true;
}

// AND  <Wd|WSP>, <Wn>, #<imm>
bool TryDecodeAND_32_LOG_IMM(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_32_LOG_IMM(data, inst);
}

// AND  <Xd|SP>, <Xn>, #<imm>
bool TryDecodeAND_64_LOG_IMM(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_64_LOG_IMM(data, inst);
}

// AND  <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
bool TryDecodeAND_32_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_32_LOG_SHIFT(data, inst);
}

// AND  <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
bool TryDecodeAND_64_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_64_LOG_SHIFT(data, inst);
}

// ORR  <Wd|WSP>, <Wn>, #<imm>
bool TryDecodeORR_32_LOG_IMM(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_32_LOG_IMM(data, inst);
}

// ORR  <Xd|SP>, <Xn>, #<imm>
bool TryDecodeORR_64_LOG_IMM(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_64_LOG_IMM(data, inst);
}

// ORR  <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
bool TryDecodeORR_32_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_32_LOG_SHIFT(data, inst);
}

// ORR  <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
bool TryDecodeORR_64_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_64_LOG_SHIFT(data, inst);
}

// BIC  <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
bool TryDecodeBIC_32_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_32_LOG_SHIFT(data, inst);
}

// BIC  <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
bool TryDecodeBIC_64_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeEOR_64_LOG_SHIFT(data, inst);
}

static bool TryDecodeLDUR_Vn_LDST_UNSCALED(const InstData &data,
                                           Instruction &inst,
                                           RegClass val_class) {
  uint64_t scale = DecodeScale(data);
  if (scale > 4) {
    return false;
  }
  auto num_bits = ReadRegSize(val_class);
  AddRegOperand(inst, kActionWrite, val_class, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, num_bits, data.Rn,
                         static_cast<uint64_t>(data.imm12.uimm));
  return true;
}

// LDUR  <Bt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeLDUR_B_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeLDUR_Vn_LDST_UNSCALED(data, inst, kRegB);
}

// LDUR  <Ht>, [<Xn|SP>{, #<simm>}]
bool TryDecodeLDUR_H_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeLDUR_Vn_LDST_UNSCALED(data, inst, kRegH);
}

// LDUR  <St>, [<Xn|SP>{, #<simm>}]
bool TryDecodeLDUR_S_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeLDUR_Vn_LDST_UNSCALED(data, inst, kRegS);
}

// LDUR  <Dt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeLDUR_D_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeLDUR_Vn_LDST_UNSCALED(data, inst, kRegD);
}

// LDUR  <Qt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeLDUR_Q_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeLDUR_Vn_LDST_UNSCALED(data, inst, kRegQ);
}

static bool TryDecodeLDUR_n_LDST_UNSCALED(const InstData &data,
                                          Instruction &inst, RegClass rclass,
                                          uint64_t mem_size) {
  AddRegOperand(inst, kActionWrite, rclass, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, mem_size, data.Rn,
                         static_cast<uint64_t>(data.imm9.simm9));
  return true;
}

// LDURB  <Wt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeLDURB_32_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeLDUR_n_LDST_UNSCALED(data, inst, kRegW, 8);
}

// LDURSB  <Wt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeLDURSB_32_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeLDUR_n_LDST_UNSCALED(data, inst, kRegW, 8);
}

// LDURH  <Wt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeLDURH_32_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeLDUR_n_LDST_UNSCALED(data, inst, kRegW, 16);
}

// LDURSH  <Wt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeLDURSH_32_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeLDUR_n_LDST_UNSCALED(data, inst, kRegW, 16);
}

// LDUR  <Wt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeLDUR_32_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeLDUR_n_LDST_UNSCALED(data, inst, kRegW, 32);
}

// LDUR  <Xt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeLDUR_64_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeLDUR_n_LDST_UNSCALED(data, inst, kRegX, 64);
}

// LDURSW  <Xt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeLDURSW_64_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeLDUR_n_LDST_UNSCALED(data, inst, kRegX, 64);
}

static bool TryDecodeSTUR_Vn_LDST_UNSCALED(const InstData &data,
                                           Instruction &inst,
                                           RegClass val_class) {
  uint64_t scale = DecodeScale(data);
  if (scale > 4) {
    return false;
  }
  auto num_bits = ReadRegSize(val_class);
  AddRegOperand(inst, kActionRead, val_class, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionWrite, num_bits, data.Rn,
                         static_cast<uint64_t>(data.imm12.uimm));
  return true;
}

// STUR  <Bt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeSTUR_B_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeSTUR_Vn_LDST_UNSCALED(data, inst, kRegB);
}

// STUR  <Ht>, [<Xn|SP>{, #<simm>}]
bool TryDecodeSTUR_H_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeSTUR_Vn_LDST_UNSCALED(data, inst, kRegH);
}

// STUR  <St>, [<Xn|SP>{, #<simm>}]
bool TryDecodeSTUR_S_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeSTUR_Vn_LDST_UNSCALED(data, inst, kRegS);
}

// STUR  <Dt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeSTUR_D_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeSTUR_Vn_LDST_UNSCALED(data, inst, kRegD);
}

// STUR  <Qt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeSTUR_Q_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeSTUR_Vn_LDST_UNSCALED(data, inst, kRegQ);
}

static bool TryDecodeSTUR_n_LDST_UNSCALED(const InstData &data,
                                          Instruction &inst, RegClass rclass,
                                          uint64_t mem_size) {
  AddRegOperand(inst, kActionRead, rclass, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionWrite, mem_size, data.Rn,
                         static_cast<uint64_t>(data.imm9.simm9));
  return true;
}

// STURB  <Wt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeSTURB_32_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeSTUR_n_LDST_UNSCALED(data, inst, kRegW, 8);
}

// STURH  <Wt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeSTURH_32_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeSTUR_n_LDST_UNSCALED(data, inst, kRegW, 16);
}

// STUR  <Wt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeSTUR_32_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeSTUR_n_LDST_UNSCALED(data, inst, kRegW, 32);
}

// STUR  <Xt>, [<Xn|SP>{, #<simm>}]
bool TryDecodeSTUR_64_LDST_UNSCALED(const InstData &data, Instruction &inst) {
  return TryDecodeSTUR_n_LDST_UNSCALED(data, inst, kRegX, 64);
}

static bool TryDecodeLDRSn_m_LDST_IMMPOST(const InstData &data,
                                          Instruction &inst, RegClass rclass,
                                          uint64_t mem_size) {
  AddRegOperand(inst, kActionWrite, rclass, kUseAsValue, data.Rt);
  AddPostIndexMemOp(inst, kActionRead, mem_size, data.Rn,
                    static_cast<uint64_t>(data.imm9.simm9), data.Rt);
  return true;
}

// LDRB  <Wt>, [<Xn|SP>], #<simm>
bool TryDecodeLDRB_32_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSB_32_LDST_IMMPOST(data, inst);
}

// LDRSB  <Wt>, [<Xn|SP>], #<simm>
bool TryDecodeLDRSB_32_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_IMMPOST(data, inst, kRegW, 8);
}

// LDRSB  <Xt>, [<Xn|SP>], #<simm>
bool TryDecodeLDRSB_64_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_IMMPOST(data, inst, kRegX, 8);
}

// LDRH  <Wt>, [<Xn|SP>], #<simm>
bool TryDecodeLDRH_32_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSH_32_LDST_IMMPOST(data, inst);
}

// LDRSH  <Wt>, [<Xn|SP>], #<simm>
bool TryDecodeLDRSH_32_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_IMMPOST(data, inst, kRegW, 16);
}

// LDRSH  <Xt>, [<Xn|SP>], #<simm>
bool TryDecodeLDRSH_64_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_IMMPOST(data, inst, kRegX, 16);
}

// LDRSW  <Xt>, [<Xn|SP>], #<simm>
bool TryDecodeLDRSW_64_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_IMMPOST(data, inst, kRegX, 32);
}

static bool TryDecodeLDRSn_m_LDST_IMMPRE(const InstData &data,
                                         Instruction &inst, RegClass rclass,
                                         uint64_t mem_size) {
  AddRegOperand(inst, kActionWrite, rclass, kUseAsValue, data.Rt);
  AddPreIndexMemOp(inst, kActionRead, mem_size, data.Rn,
                   static_cast<uint64_t>(data.imm9.simm9), data.Rt);
  return true;
}

// LDRB  <Wt>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDRB_32_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSB_32_LDST_IMMPRE(data, inst);
}

// LDRSB  <Wt>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDRSB_32_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_IMMPRE(data, inst, kRegW, 8);
}

// LDRSB  <Xt>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDRSB_64_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_IMMPRE(data, inst, kRegX, 8);
}

// LDRH  <Wt>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDRH_32_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSH_32_LDST_IMMPRE(data, inst);
}

// LDRSH  <Wt>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDRSH_32_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_IMMPRE(data, inst, kRegW, 16);
}

// LDRSH  <Xt>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDRSH_64_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_IMMPRE(data, inst, kRegX, 16);
}

// LDRSW  <Xt>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDRSW_64_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_IMMPRE(data, inst, kRegX, 32);
}

static bool TryDecodeLDRSn_m_LDST_POS(const InstData &data, Instruction &inst,
                                      RegClass rclass, uint64_t mem_size,
                                      uint64_t scale) {
  AddRegOperand(inst, kActionWrite, rclass, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, mem_size, data.Rn,
                         data.imm12.uimm << scale);
  return true;
}

// LDRB  <Wt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDRB_32_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSB_32_LDST_POS(data, inst);
}

// LDRSB  <Wt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDRSB_32_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_POS(data, inst, kRegW, 8, 0);
}

// LDRSB  <Xt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDRSB_64_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_POS(data, inst, kRegX, 8, 0);
}

// LDRH  <Wt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDRH_32_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSH_32_LDST_POS(data, inst);
}

// LDRSH  <Wt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDRSH_32_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_POS(data, inst, kRegW, 16, 1);
}

// LDRSH  <Xt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDRSH_64_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_POS(data, inst, kRegX, 16, 1);
}

// LDRSW  <Xt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDRSW_64_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeLDRSn_m_LDST_POS(data, inst, kRegX, 32, 2);
}

// LDRSB  <Wt>, [<Xn|SP>, (<Wm>|<Xm>), <extend> {<amount>}]
bool TryDecodeLDRSB_32B_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDRn_m_LDST_REGOFF(data, inst, kRegW, 0);
}

// LDRSB  <Wt>, [<Xn|SP>, <Xm>{, LSL <amount>}]
bool TryDecodeLDRSB_32BL_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDRB_32BL_LDST_REGOFF(data, inst);
}

// LDRSB  <Xt>, [<Xn|SP>, (<Wm>|<Xm>), <extend> {<amount>}]
bool TryDecodeLDRSB_64B_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDRn_m_LDST_REGOFF(data, inst, kRegX, 0);
}

// LDRSB  <Xt>, [<Xn|SP>, <Xm>{, LSL <amount>}]
bool TryDecodeLDRSB_64BL_LDST_REGOFF(const InstData &data, Instruction &inst) {

  // NOTE(pag): This decoder specifies `Wt` as the dest reg, but it will be
  //            converted into `Xt` because writes to `W` regs affect the whole
  //            `X` reg.
  return TryDecodeLDRB_32BL_LDST_REGOFF(data, inst);
}

// LDRSH  <Wt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeLDRSH_32_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDRn_m_LDST_REGOFF(data, inst, kRegW, 1);
}

// LDRSH  <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeLDRSH_64_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDRn_m_LDST_REGOFF(data, inst, kRegX, 1);
}

// LDRSW  <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeLDRSW_64_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDRn_m_LDST_REGOFF(data, inst, kRegX, 2);
}

// LDRSW  <Xt>, <label>
bool TryDecodeLDRSW_64_LOADLIT(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_64_LOADLIT(data, inst);
}

// HINT  #<imm>
bool TryDecodeHINT_1(const InstData &data, Instruction &inst) {
  return true;  // NOP.
}

// HINT  #<imm>
bool TryDecodeHINT_2(const InstData &data, Instruction &inst) {
  return true;  // NOP.
}

// HINT  #<imm>
bool TryDecodeHINT_3(const InstData &data, Instruction &inst) {
  return true;  // NOP.
}

// UMADDL  <Xd>, <Wn>, <Wm>, <Xa>
bool TryDecodeUMADDL_64WA_DP_3SRC(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rm);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Ra);
  return true;
}

// UMULH  <Xd>, <Xn>, <Xm>
bool TryDecodeUMULH_64_DP_3SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn_Rm(data, inst, kRegX);
}

// SMADDL  <Xd>, <Wn>, <Wm>, <Xa>
bool TryDecodeSMADDL_64WA_DP_3SRC(const InstData &data, Instruction &inst) {
  return TryDecodeUMADDL_64WA_DP_3SRC(data, inst);
}

// SMULH  <Xd>, <Xn>, <Xm>
bool TryDecodeSMULH_64_DP_3SRC(const InstData &data, Instruction &inst) {
  return TryDecodeUMULH_64_DP_3SRC(data, inst);
}

// UDIV  <Wd>, <Wn>, <Wm>
bool TryDecodeUDIV_32_DP_2SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn_Rm(data, inst, kRegW);
}

// UDIV  <Xd>, <Xn>, <Xm>
bool TryDecodeUDIV_64_DP_2SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn_Rm(data, inst, kRegX);
}

// UBFM  <Wd>, <Wn>, #<immr>, #<imms>
bool TryDecodeUBFM_32M_BITFIELD(const InstData &data, Instruction &inst) {

  // if sf == '0' && (N != '0' || immr<5> != '0' || imms<5> != '0')
  //    then ReservedValue();
  if (data.N || (data.immr.uimm & 0x20) || (data.imms.uimm & 0x20)) {
    return false;
  }

  uint64_t wmask = 0;
  uint64_t tmask = 0;
  if (!DecodeBitMasks(data.N, data.imms.uimm, data.immr.uimm, false, 32, &wmask,
                      &tmask)) {
    return false;
  }

  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddShiftRegOperand(inst, kRegW, kUseAsValue, data.Rn, kShiftROR,
                     data.immr.uimm);
  AddImmOperand(inst, wmask & tmask, kUnsigned, 32);
  return true;
}

// UBFM  <Xd>, <Xn>, #<immr>, #<imms>
bool TryDecodeUBFM_64M_BITFIELD(const InstData &data, Instruction &inst) {
  if (!data.N) {
    return false;  // `if sf == '1' && N != '1' then ReservedValue();`.
  }

  uint64_t wmask = 0;
  uint64_t tmask = 0;
  if (!DecodeBitMasks(data.N, data.imms.uimm, data.immr.uimm, false, 64, &wmask,
                      &tmask)) {
    return false;
  }

  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddShiftRegOperand(inst, kRegX, kUseAsValue, data.Rn, kShiftROR,
                     data.immr.uimm);
  AddImmOperand(inst, wmask & tmask, kUnsigned, 64);
  return true;
}

// SBFM  <Wd>, <Wn>, #<immr>, #<imms>
bool TryDecodeSBFM_32M_BITFIELD(const InstData &data, Instruction &inst) {

  // if sf == '0' && (N != '0' || immr<5> != '0' || imms<5> != '0')
  //    then ReservedValue();
  if (data.N || (data.immr.uimm & 0x20) || (data.imms.uimm & 0x20)) {
    return false;
  }
  uint64_t wmask = 0;
  uint64_t tmask = 0;
  if (!DecodeBitMasks(data.N, data.imms.uimm, data.immr.uimm, false, 32, &wmask,
                      &tmask)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  AddImmOperand(inst, data.immr.uimm, kUnsigned, 32);
  AddImmOperand(inst, data.imms.uimm, kUnsigned, 32);
  AddImmOperand(inst, wmask, kUnsigned, 32);
  AddImmOperand(inst, tmask, kUnsigned, 32);
  return true;
}

// SBFM  <Xd>, <Xn>, #<immr>, #<imms>
bool TryDecodeSBFM_64M_BITFIELD(const InstData &data, Instruction &inst) {
  if (!data.N) {
    return false;  // `if sf == '1' && N != '1' then ReservedValue();`.
  }
  uint64_t wmask = 0;
  uint64_t tmask = 0;
  if (!DecodeBitMasks(data.N, data.imms.uimm, data.immr.uimm, false, 64, &wmask,
                      &tmask)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  AddImmOperand(inst, data.immr.uimm, kUnsigned, 64);
  AddImmOperand(inst, data.imms.uimm, kUnsigned, 64);
  AddImmOperand(inst, wmask, kUnsigned, 64);
  AddImmOperand(inst, tmask, kUnsigned, 64);
  return true;
}

// BFM  <Wd>, <Wn>, #<immr>, #<imms>
bool TryDecodeBFM_32M_BITFIELD(const InstData &data, Instruction &inst) {

  // if sf == '0' && (N != '0' || immr<5> != '0' || imms<5> != '0')
  //    then ReservedValue();
  if (data.N || (data.immr.uimm & 0x20) || (data.imms.uimm & 0x20)) {
    return false;
  }
  uint64_t wmask = 0;
  uint64_t tmask = 0;
  if (!DecodeBitMasks(data.N, data.imms.uimm, data.immr.uimm, false, 32, &wmask,
                      &tmask)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  AddImmOperand(inst, data.immr.uimm, kUnsigned, 32);
  AddImmOperand(inst, wmask, kUnsigned, 32);
  AddImmOperand(inst, tmask, kUnsigned, 32);
  return true;
}

// BFM  <Xd>, <Xn>, #<immr>, #<imms>
bool TryDecodeBFM_64M_BITFIELD(const InstData &data, Instruction &inst) {
  if (!data.N) {
    return false;  // `if sf == '1' && N != '1' then ReservedValue();`.
  }
  uint64_t wmask = 0;
  uint64_t tmask = 0;
  if (!DecodeBitMasks(data.N, data.imms.uimm, data.immr.uimm, false, 64, &wmask,
                      &tmask)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  AddImmOperand(inst, data.immr.uimm, kUnsigned, 64);
  AddImmOperand(inst, wmask, kUnsigned, 64);
  AddImmOperand(inst, tmask, kUnsigned, 64);
  return true;
}

// ANDS  <Wd>, <Wn>, #<imm>
bool TryDecodeANDS_32S_LOG_IMM(const InstData &data, Instruction &inst) {
  if (data.N) {
    return false;  // `if sf == '0' && N != '0' then ReservedValue();`.
  }
  uint64_t imm = 0;
  if (!DecodeBitMasks(data.N, data.imms.uimm, data.immr.uimm, true, 32, &imm)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  AddImmOperand(inst, imm, kUnsigned, 32);
  return true;
}

// ANDS  <Xd>, <Xn>, #<imm>
bool TryDecodeANDS_64S_LOG_IMM(const InstData &data, Instruction &inst) {
  uint64_t imm = 0;
  if (!DecodeBitMasks(data.N, data.imms.uimm, data.immr.uimm, true, 64, &imm)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  AddImmOperand(inst, imm, kUnsigned, 64);
  return true;
}

// ANDS  <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
bool TryDecodeANDS_32_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeAND_32_LOG_SHIFT(data, inst);
}

// ANDS  <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
bool TryDecodeANDS_64_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeAND_64_LOG_SHIFT(data, inst);
}

// MADD  <Wd>, <Wn>, <Wm>, <Wa>
bool TryDecodeMADD_32A_DP_3SRC(const InstData &data, Instruction &inst) {
  TryDecodeRdW_Rn_Rm(data, inst, kRegW);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Ra);
  return true;
}

// MADD  <Xd>, <Xn>, <Xm>, <Xa>
bool TryDecodeMADD_64A_DP_3SRC(const InstData &data, Instruction &inst) {
  TryDecodeRdW_Rn_Rm(data, inst, kRegX);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Ra);
  return true;
}

// MSUB  <Wd>, <Wn>, <Wm>, <Wa>
bool TryDecodeMSUB_32A_DP_3SRC(const InstData &data, Instruction &inst) {
  return TryDecodeMADD_32A_DP_3SRC(data, inst);
}

// MSUB  <Xd>, <Xn>, <Xm>, <Xa>
bool TryDecodeMSUB_64A_DP_3SRC(const InstData &data, Instruction &inst) {
  return TryDecodeMADD_64A_DP_3SRC(data, inst);
}

// EXTR  <Wd>, <Wn>, <Wm>, #<lsb>
bool TryDecodeEXTR_32_EXTRACT(const InstData &data, Instruction &inst) {
  if (data.N != data.sf) {
    return false;  // `if N != sf then UnallocatedEncoding();`
  }
  if (data.imms.uimm & 0x20) {
    return false;  // `if sf == '0' && imms<5> == '1' then ReservedValue();`
  }
  TryDecodeRdW_Rn_Rm(data, inst, kRegW);
  AddImmOperand(inst, data.imms.uimm, kUnsigned, 32);
  return true;
}

// EXTR  <Xd>, <Xn>, <Xm>, #<lsb>
bool TryDecodeEXTR_64_EXTRACT(const InstData &data, Instruction &inst) {
  if (data.N != data.sf) {
    return false;  // `if N != sf then UnallocatedEncoding();`
  }
  TryDecodeRdW_Rn_Rm(data, inst, kRegX);
  AddImmOperand(inst, data.imms.uimm, kUnsigned, 64);
  return true;
}

// LSLV  <Wd>, <Wn>, <Wm>
bool TryDecodeLSLV_32_DP_2SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn_Rm(data, inst, kRegW);
}

// LSLV  <Xd>, <Xn>, <Xm>
bool TryDecodeLSLV_64_DP_2SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn_Rm(data, inst, kRegX);
}

// LSRV  <Wd>, <Wn>, <Wm>
bool TryDecodeLSRV_32_DP_2SRC(const InstData &data, Instruction &inst) {
  return TryDecodeLSLV_32_DP_2SRC(data, inst);
}

// LSRV  <Xd>, <Xn>, <Xm>
bool TryDecodeLSRV_64_DP_2SRC(const InstData &data, Instruction &inst) {
  return TryDecodeLSLV_64_DP_2SRC(data, inst);
}

// ASRV  <Wd>, <Wn>, <Wm>
bool TryDecodeASRV_32_DP_2SRC(const InstData &data, Instruction &inst) {
  return TryDecodeLSLV_32_DP_2SRC(data, inst);
}

// ASRV  <Xd>, <Xn>, <Xm>
bool TryDecodeASRV_64_DP_2SRC(const InstData &data, Instruction &inst) {
  return TryDecodeLSLV_64_DP_2SRC(data, inst);
}

// RORV  <Wd>, <Wn>, <Wm>
bool TryDecodeRORV_32_DP_2SRC(const InstData &data, Instruction &inst) {
  return TryDecodeLSLV_32_DP_2SRC(data, inst);
}

// RORV  <Xd>, <Xn>, <Xm>
bool TryDecodeRORV_64_DP_2SRC(const InstData &data, Instruction &inst) {
  return TryDecodeLSLV_64_DP_2SRC(data, inst);
}

// SBC  <Wd>, <Wn>, <Wm>
bool TryDecodeSBC_32_ADDSUB_CARRY(const InstData &data, Instruction &inst) {
  return TryDecodeLSLV_32_DP_2SRC(data, inst);
}

// SBC  <Xd>, <Xn>, <Xm>
bool TryDecodeSBC_64_ADDSUB_CARRY(const InstData &data, Instruction &inst) {
  return TryDecodeLSLV_64_DP_2SRC(data, inst);
}

// SBCS  <Wd>, <Wn>, <Wm>
bool TryDecodeSBCS_32_ADDSUB_CARRY(const InstData &data, Instruction &inst) {
  return TryDecodeSBC_32_ADDSUB_CARRY(data, inst);
}

// SBCS  <Xd>, <Xn>, <Xm>
bool TryDecodeSBCS_64_ADDSUB_CARRY(const InstData &data, Instruction &inst) {
  return TryDecodeSBC_64_ADDSUB_CARRY(data, inst);
}

// UCVTF  <Hd>, <Wn>
bool TryDecodeUCVTF_H32_FLOAT2INT(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegH, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  return true;
}

// UCVTF  <Sd>, <Wn>
bool TryDecodeUCVTF_S32_FLOAT2INT(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegS, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  return true;
}

// UCVTF  <Dd>, <Wn>
bool TryDecodeUCVTF_D32_FLOAT2INT(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegD, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  return true;
}

// UCVTF  <Hd>, <Xn>
bool TryDecodeUCVTF_H64_FLOAT2INT(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegH, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  return true;
}

// UCVTF  <Sd>, <Xn>
bool TryDecodeUCVTF_S64_FLOAT2INT(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegS, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  return true;
}

// UCVTF  <Dd>, <Xn>
bool TryDecodeUCVTF_D64_FLOAT2INT(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegD, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  return true;
}

bool IsUnallocatedFloatEncoding(const InstData &data) {

  // when type `10` UnallocatedEncoding()
  // if opcode<2:1>:rmode != '11 01`
  if (data.type == 2) {
    uint8_t v_sig = ((data.opcode >> 1U) << 2) | data.rmode;
    return (v_sig != 0xD);
  }
  return false;
}

// FCVT  <Dd>, <Sn>
bool TryDecodeFCVT_DS_FLOATDP1(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data) || data.opc == 2) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegD, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegS, kUseAsValue, data.Rn);
  return true;
}

// FCVT  <Hd>, <Dn>
bool TryDecodeFCVT_HD_FLOATDP1(const InstData &data, Instruction &inst) {
  return false;
}

// FCVT  <Sd>, <Dn>
bool TryDecodeFCVT_SD_FLOATDP1(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data) || data.opc == 2) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegS, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegD, kUseAsValue, data.Rn);
  return true;
}

// FCVTZS  <Wd>, <Sn>
bool TryDecodeFCVTZS_32S_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegS, kUseAsValue, data.Rn);
  return true;
}

// FCVTZS  <Xd>, <Sn>
bool TryDecodeFCVTZS_64S_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegS, kUseAsValue, data.Rn);
  return true;
}

// FCVTZS  <Wd>, <Dn>
bool TryDecodeFCVTZS_32D_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegD, kUseAsValue, data.Rn);
  return true;
}

// FCVTZS  <Xd>, <Dn>
bool TryDecodeFCVTZS_64D_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegD, kUseAsValue, data.Rn);
  return true;
}

// FCVTZU  <Wd>, <Sn>
bool TryDecodeFCVTZU_32S_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegS, kUseAsValue, data.Rn);
  return true;
}

// FCVTZU  <Wd>, <Dn>
bool TryDecodeFCVTZU_32D_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegD, kUseAsValue, data.Rn);
  return true;
}

// FCVTZU  <Xd>, <Sn>
bool TryDecodeFCVTZU_64S_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegS, kUseAsValue, data.Rn);
  return true;
}

// FCVTZU  <Xd>, <Dn>
bool TryDecodeFCVTZU_64D_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegD, kUseAsValue, data.Rn);
  return true;
}

// FMOV  <Hd>, #<imm>
bool TryDecodeFMOV_H_FLOATIMM(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegH, kUseAsValue, data.Rd);
  auto float_val = VFPExpandImmToFloat32(data.imm8.uimm);
  AddImmOperand(inst, float_val);
  return true;
}

// FMOV  <Sd>, #<imm>
bool TryDecodeFMOV_S_FLOATIMM(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegS, kUseAsValue, data.Rd);
  auto float_val = VFPExpandImmToFloat32(data.imm8.uimm);
  AddImmOperand(inst, float_val);
  return true;
}

// FMOV  <Dd>, #<imm>
bool TryDecodeFMOV_D_FLOATIMM(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegD, kUseAsValue, data.Rd);
  auto float_val = VFPExpandImmToFloat64(data.imm8.uimm);
  AddImmOperand(inst, float_val);
  return true;
}

// FMOV  <Sd>, <Wn>
bool TryDecodeFMOV_S32_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegS, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  return true;
}

// FMOV  <Wd>, <Sn>
bool TryDecodeFMOV_32S_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegS, kUseAsValue, data.Rn);
  return true;
}

// FMOV  <Dd>, <Xn>
bool TryDecodeFMOV_D64_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegD, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  return true;
}
// FMOV  <Xd>, <Dn>
bool TryDecodeFMOV_64D_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegD, kUseAsValue, data.Rn);
  return true;
}

// FMOV  <Sd>, <Sn>
bool TryDecodeFMOV_S_FLOATDP1(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegS, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegS, kUseAsValue, data.Rn);
  return true;
}

// FMOV  <Dd>, <Dn>
bool TryDecodeFMOV_D_FLOATDP1(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegD, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegD, kUseAsValue, data.Rn);
  return true;
}

// FMOV  <Vd>.D[1], <Xn>
bool TryDecodeFMOV_V64I_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  return true;
}

// FMOV  <Xd>, <Vn>.D[1]
bool TryDecodeFMOV_64VX_FLOAT2INT(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegV, kUseAsValue, data.Rn);
  return true;
}

static bool TryDecodeFn_Fm(const InstData &data, Instruction &inst,
                           RegClass rclass) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionRead, rclass, kUseAsValue, data.Rn);
  AddRegOperand(inst, kActionRead, rclass, kUseAsValue, data.Rm);
  return true;
}

static bool TryDecodeFdW_Fn_Fm(const InstData &data, Instruction &inst,
                               RegClass rclass) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, rclass, kUseAsValue, data.Rd);
  return TryDecodeFn_Fm(data, inst, rclass);
}

// FADD  <Hd>, <Hn>, <Hm>
bool TryDecodeFADD_H_FLOATDP2(const InstData &data, Instruction &inst) {
  return TryDecodeFdW_Fn_Fm(data, inst, kRegH);
}

// FADD  <Sd>, <Sn>, <Sm>
bool TryDecodeFADD_S_FLOATDP2(const InstData &data, Instruction &inst) {
  return TryDecodeFdW_Fn_Fm(data, inst, kRegS);
}

// FADD  <Dd>, <Dn>, <Dm>
bool TryDecodeFADD_D_FLOATDP2(const InstData &data, Instruction &inst) {
  return TryDecodeFdW_Fn_Fm(data, inst, kRegD);
}

// FMUL  <Hd>, <Hn>, <Hm>
bool TryDecodeFMUL_H_FLOATDP2(const InstData &data, Instruction &inst) {
  return TryDecodeFdW_Fn_Fm(data, inst, kRegH);
}

// FMUL  <Sd>, <Sn>, <Sm>
bool TryDecodeFMUL_S_FLOATDP2(const InstData &data, Instruction &inst) {
  return TryDecodeFdW_Fn_Fm(data, inst, kRegS);
}

// FMUL  <Dd>, <Dn>, <Dm>
bool TryDecodeFMUL_D_FLOATDP2(const InstData &data, Instruction &inst) {
  return TryDecodeFdW_Fn_Fm(data, inst, kRegD);
}

// FDIV  <Hd>, <Hn>, <Hm>
bool TryDecodeFDIV_H_FLOATDP2(const InstData &data, Instruction &inst) {
  return TryDecodeFdW_Fn_Fm(data, inst, kRegH);
}

// FDIV  <Sd>, <Sn>, <Sm>
bool TryDecodeFDIV_S_FLOATDP2(const InstData &data, Instruction &inst) {
  return TryDecodeFdW_Fn_Fm(data, inst, kRegS);
}

// FDIV  <Dd>, <Dn>, <Dm>
bool TryDecodeFDIV_D_FLOATDP2(const InstData &data, Instruction &inst) {
  return TryDecodeFdW_Fn_Fm(data, inst, kRegD);
}

// FSUB  <Hd>, <Hn>, <Hm>
bool TryDecodeFSUB_H_FLOATDP2(const InstData &data, Instruction &inst) {
  return TryDecodeFdW_Fn_Fm(data, inst, kRegH);
}

// FSUB  <Sd>, <Sn>, <Sm>
bool TryDecodeFSUB_S_FLOATDP2(const InstData &data, Instruction &inst) {
  return TryDecodeFdW_Fn_Fm(data, inst, kRegS);
}

// FSUB  <Dd>, <Dn>, <Dm>
bool TryDecodeFSUB_D_FLOATDP2(const InstData &data, Instruction &inst) {
  return TryDecodeFdW_Fn_Fm(data, inst, kRegD);
}

// FMADD  <Sd>, <Sn>, <Sm>, <Sa>
bool TryDecodeFMADD_S_FLOATDP3(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegS, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegS, kUseAsValue, data.Rn);
  AddRegOperand(inst, kActionRead, kRegS, kUseAsValue, data.Rm);
  AddRegOperand(inst, kActionRead, kRegS, kUseAsValue, data.Ra);
  return true;
}

// FMADD  <Dd>, <Dn>, <Dm>, <Da>
bool TryDecodeFMADD_D_FLOATDP3(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegD, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegD, kUseAsValue, data.Rn);
  AddRegOperand(inst, kActionRead, kRegD, kUseAsValue, data.Rm);
  AddRegOperand(inst, kActionRead, kRegD, kUseAsValue, data.Ra);
  return true;
}

// FCMPE  <Sn>, <Sm>
bool TryDecodeFCMPE_S_FLOATCMP(const InstData &data, Instruction &inst) {
  return TryDecodeFn_Fm(data, inst, kRegS);
}

// FCMPE  <Hn>, <Hm>
bool TryDecodeFCMPE_H_FLOATCMP(const InstData &data, Instruction &inst) {
  return TryDecodeFn_Fm(data, inst, kRegH);
}

// FCMPE  <Dn>, <Dm>
bool TryDecodeFCMPE_D_FLOATCMP(const InstData &data, Instruction &inst) {
  return TryDecodeFn_Fm(data, inst, kRegD);
}

static bool TryDecodeFCMP_ToZero(const InstData &data, Instruction &inst,
                                 RegClass rclass) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionRead, rclass, kUseAsValue, data.Rn);
  return true;
}

// FCMPE  <Hn>, #0.0
bool TryDecodeFCMPE_HZ_FLOATCMP(const InstData &data, Instruction &inst) {
  return TryDecodeFCMP_ToZero(data, inst, kRegH);
}

// FCMPE  <Sn>, #0.0
bool TryDecodeFCMPE_SZ_FLOATCMP(const InstData &data, Instruction &inst) {
  return TryDecodeFCMP_ToZero(data, inst, kRegS);
}

// FCMPE  <Dn>, #0.0
bool TryDecodeFCMPE_DZ_FLOATCMP(const InstData &data, Instruction &inst) {
  return TryDecodeFCMP_ToZero(data, inst, kRegD);
}

// FCMP  <Dn>, #0.0
bool TryDecodeFCMP_DZ_FLOATCMP(const InstData &data, Instruction &inst) {
  return TryDecodeFCMP_ToZero(data, inst, kRegD);
}

// FCMP  <Sn>, #0.0
bool TryDecodeFCMP_SZ_FLOATCMP(const InstData &data, Instruction &inst) {
  return TryDecodeFCMP_ToZero(data, inst, kRegS);
}

// FCMP  <Dn>, <Dm>
bool TryDecodeFCMP_D_FLOATCMP(const InstData &data, Instruction &inst) {
  return TryDecodeFn_Fm(data, inst, kRegD);
}

// FCMP  <Sn>, <Sm>
bool TryDecodeFCMP_S_FLOATCMP(const InstData &data, Instruction &inst) {
  return TryDecodeFn_Fm(data, inst, kRegS);
}

// FABS  <Sd>, <Sn>
bool TryDecodeFABS_S_FLOATDP1(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegS, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegS, kUseAsValue, data.Rn);
  return true;
}

// FABS  <Dd>, <Dn>
bool TryDecodeFABS_D_FLOATDP1(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegD, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegD, kUseAsValue, data.Rn);
  return true;
}

// FNEG  <Sd>, <Sn>
bool TryDecodeFNEG_S_FLOATDP1(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegS, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegS, kUseAsValue, data.Rn);
  return true;
}

// FNEG  <Dd>, <Dn>
bool TryDecodeFNEG_D_FLOATDP1(const InstData &data, Instruction &inst) {
  if (IsUnallocatedFloatEncoding(data)) {
    return false;
  }
  AddRegOperand(inst, kActionWrite, kRegD, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegD, kUseAsValue, data.Rn);
  return true;
}

// SVC  #<imm>
bool TryDecodeSVC_EX_EXCEPTION(const InstData &data, Instruction &inst) {
  AddImmOperand(inst, data.imm16.uimm, kUnsigned, 32);
  return true;
}

// BRK  #<imm>
bool TryDecodeBRK_EX_EXCEPTION(const InstData &data, Instruction &inst) {
  AddImmOperand(inst, data.imm16.uimm, kUnsigned, 32);
  return true;
}

union SystemReg {
  uint64_t flat;
  enum Name : uint64_t {
    kFPCR = 0xDA20,
    kFPSR = 0xDA21,
    kTPIDR_EL0 = 0xDE82,
    kTPIDRRO_EL0 = 0xDE83,
  } name;
  struct {
    uint64_t op2 : 3;
    uint64_t crm : 4;
    uint64_t crn : 4;
    uint64_t op1 : 3;
    uint64_t op0 : 2;

    uint64_t _rest : 64 - 16;
  } __attribute__((packed));
} __attribute__((packed));

static_assert(sizeof(SystemReg) == sizeof(uint64_t),
              "Invalid packing of `union SystemReg`.");

static bool AppendSysRegName(Instruction &inst, SystemReg bits) {
  std::stringstream ss;
  ss << inst.function << "_";

  switch (bits.name) {
    case SystemReg::kFPCR: ss << "FPCR"; break;
    case SystemReg::kFPSR: ss << "FPSR"; break;
    case SystemReg::kTPIDR_EL0: ss << "TPIDR_EL0"; break;
    case SystemReg::kTPIDRRO_EL0: ss << "TPIDRRO_EL0"; break;
    default:
      LOG(ERROR) << "Unrecognized system register " << std::hex << bits.flat
                 << " with op0=" << bits.op0 << ", op1=" << bits.op1
                 << ", crn=" << bits.crn << ", crm=" << bits.crm
                 << ", op2=" << bits.op2 << std::dec;
      return false;
  }

  inst.function = ss.str();
  return true;
}

// MRS  <Xt>, (<systemreg>|S<op0>_<op1>_<Cn>_<Cm>_<op2>)
bool TryDecodeMRS_RS_SYSTEM(const InstData &data, Instruction &inst) {
  SystemReg bits;
  bits.op0 = data.o0 + 2ULL;  // 2 bits.
  bits.op1 = data.op1;  // 3 bits.
  bits.crn = data.CRn;  // 4 bits.
  bits.crm = data.CRm;  // 4 bits.
  bits.op2 = data.op2;  // 3 bits.
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  return AppendSysRegName(inst, bits);
}

// MSR  (<systemreg>|S<op0>_<op1>_<Cn>_<Cm>_<op2>), <Xt>
bool TryDecodeMSR_SR_SYSTEM(const InstData &data, Instruction &inst) {
  SystemReg bits;
  bits.op0 = data.o0 + 2ULL;  // 2 bits.
  bits.op1 = data.op1;  // 3 bits.
  bits.crn = data.CRn;  // 4 bits.
  bits.crm = data.CRm;  // 4 bits.
  bits.op2 = data.op2;  // 3 bits.
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  return AppendSysRegName(inst, bits);
}

static bool TryDecodeSTR_Vn_LDST_POS(const InstData &data, Instruction &inst,
                                     RegClass val_class) {
  uint64_t scale = DecodeScale(data);
  if (scale > 4) {
    return false;
  }
  auto num_bits = ReadRegSize(val_class);
  AddRegOperand(inst, kActionRead, val_class, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionWrite, num_bits, data.Rn,
                         static_cast<uint64_t>(data.imm12.uimm) << scale);
  return true;
}
// STR  <Bt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeSTR_B_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeSTR_Vn_LDST_POS(data, inst, kRegB);
}

// STR  <Ht>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeSTR_H_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeSTR_Vn_LDST_POS(data, inst, kRegH);
}

// STR  <St>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeSTR_S_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeSTR_Vn_LDST_POS(data, inst, kRegS);
}

// STR  <Dt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeSTR_D_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeSTR_Vn_LDST_POS(data, inst, kRegD);
}

// STR  <Qt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeSTR_Q_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeSTR_Vn_LDST_POS(data, inst, kRegQ);
}

static bool TryDecodeSTR_Vn_LDST_REGOFF(const InstData &data, Instruction &inst,
                                        RegClass val_class) {
  uint64_t scale = DecodeScale(data);
  if (scale > 4) {
    return false;
  } else if (!(data.option & 2)) {  // Sub word indexing.
    return false;  // `if option<1> == '0' then UnallocatedEncoding();`.
  }
  auto shift = (data.S == 1) ? scale : 0U;
  auto extend_type = static_cast<Extend>(data.option);
  auto rclass = ExtendTypeToRegClass(extend_type);
  AddRegOperand(inst, kActionRead, val_class, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionWrite, 8U << scale, data.Rn, 0);
  AddExtendRegOperand(inst, rclass, kUseAsValue, data.Rm, extend_type, 64,
                      shift);
  return true;
}

// STR  <Qt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeSTR_Q_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeSTR_Vn_LDST_REGOFF(data, inst, kRegQ);
}

static bool TryDecodeSTR_Vn_LDST_IMMPRE(const InstData &data, Instruction &inst,
                                        RegClass val_class) {
  uint64_t scale = DecodeScale(data);
  if (scale < 4) {
    return false;
  }
  auto num_bits = ReadRegSize(val_class);
  AddRegOperand(inst, kActionRead, val_class, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPreIndexMemOp(inst, kActionWrite, num_bits, data.Rn, offset);
  return true;
}
// STR  <Qt>, [<Xn|SP>, #<simm>]!
bool TryDecodeSTR_Q_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  return TryDecodeSTR_Vn_LDST_IMMPRE(data, inst, kRegQ);
}

static bool TryDecodeLDR_Vn_LDST_POS(const InstData &data, Instruction &inst,
                                     RegClass val_class) {
  uint64_t scale = DecodeScale(data);
  if (scale > 4) {
    return false;
  }
  auto num_bits = ReadRegSize(val_class);
  AddRegOperand(inst, kActionWrite, val_class, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, num_bits, data.Rn,
                         static_cast<uint64_t>(data.imm12.uimm) << scale);
  return true;
}

// LDR  <Bt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDR_B_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_POS(data, inst, kRegB);
}

// LDR  <Ht>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDR_H_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_POS(data, inst, kRegH);
}

// LDR  <St>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDR_S_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_POS(data, inst, kRegS);
}
// LDR  <Dt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDR_D_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_POS(data, inst, kRegD);
}

// LDR  <Qt>, [<Xn|SP>{, #<pimm>}]
bool TryDecodeLDR_Q_LDST_POS(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_POS(data, inst, kRegQ);
}

static bool TryDecodeLDR_Vn_LDST_REGOFF(const InstData &data, Instruction &inst,
                                        RegClass val_class) {
  uint64_t scale = DecodeScale(data);
  if (scale > 4) {
    return false;
  } else if (!(data.option & 2)) {  // Sub word indexing.
    return false;  // `if option<1> == '0' then UnallocatedEncoding();`.
  }
  auto shift = (data.S == 1) ? scale : 0U;
  auto extend_type = static_cast<Extend>(data.option);
  auto rclass = ExtendTypeToRegClass(extend_type);
  AddRegOperand(inst, kActionWrite, val_class, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, 8U << scale, data.Rn, 0);
  AddExtendRegOperand(inst, rclass, kUseAsValue, data.Rm, extend_type, 64,
                      shift);
  return true;
}

// LDR  <Bt>, [<Xn|SP>, (<Wm>|<Xm>), <extend> {<amount>}]
bool TryDecodeLDR_B_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_REGOFF(data, inst, kRegB);
}

// LDR  <Bt>, [<Xn|SP>, <Xm>{, LSL <amount>}]
bool TryDecodeLDR_BL_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_REGOFF(data, inst, kRegB);
}

// LDR  <Ht>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeLDR_H_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_REGOFF(data, inst, kRegH);
}

// LDR  <St>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeLDR_S_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_REGOFF(data, inst, kRegS);
}

// LDR  <Dt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeLDR_D_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_REGOFF(data, inst, kRegD);
}

// LDR  <Qt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
bool TryDecodeLDR_Q_LDST_REGOFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_REGOFF(data, inst, kRegQ);
}

static bool TryDecodeLDR_Vn_LDST_IMMPOST(const InstData &data,
                                         Instruction &inst,
                                         RegClass val_class) {
  uint64_t scale = DecodeScale(data);
  if (scale > 4) {
    return false;
  }
  auto num_bits = ReadRegSize(val_class);
  AddRegOperand(inst, kActionWrite, val_class, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPostIndexMemOp(inst, kActionRead, num_bits, data.Rn, offset);
  return true;
}

// LDR  <Bt>, [<Xn|SP>], #<simm>
bool TryDecodeLDR_B_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_IMMPOST(data, inst, kRegB);
}

// LDR  <Ht>, [<Xn|SP>], #<simm>
bool TryDecodeLDR_H_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_IMMPOST(data, inst, kRegH);
}

// LDR  <St>, [<Xn|SP>], #<simm>
bool TryDecodeLDR_S_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_IMMPOST(data, inst, kRegS);
}

// LDR  <Dt>, [<Xn|SP>], #<simm>
bool TryDecodeLDR_D_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_IMMPOST(data, inst, kRegD);
}

// LDR  <Qt>, [<Xn|SP>], #<simm>
bool TryDecodeLDR_Q_LDST_IMMPOST(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_IMMPOST(data, inst, kRegQ);
}

static bool TryDecodeLDR_Vn_LDST_IMMPRE(const InstData &data, Instruction &inst,
                                        RegClass val_class) {
  uint64_t scale = DecodeScale(data);
  if (scale > 4) {
    return false;
  }
  auto num_bits = ReadRegSize(val_class);
  AddRegOperand(inst, kActionWrite, val_class, kUseAsValue, data.Rt);
  uint64_t offset = static_cast<uint64_t>(data.imm9.simm9);
  AddPreIndexMemOp(inst, kActionRead, num_bits, data.Rn, offset);
  return true;
}

// LDR  <Bt>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDR_B_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_IMMPRE(data, inst, kRegB);
}

// LDR  <Ht>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDR_H_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_IMMPRE(data, inst, kRegH);
}

// LDR  <St>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDR_S_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_IMMPRE(data, inst, kRegS);
}

// LDR  <Dt>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDR_D_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_IMMPRE(data, inst, kRegD);
}

// LDR  <Qt>, [<Xn|SP>, #<simm>]!
bool TryDecodeLDR_Q_LDST_IMMPRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDR_Vn_LDST_IMMPRE(data, inst, kRegQ);
}

// LDR  <St>, <label>
bool TryDecodeLDR_S_LOADLIT(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegS, kUseAsValue, data.Rt);
  AddPCRegMemOp(inst, kActionRead,
                static_cast<uint64_t>(data.imm19.simm19) << 2ULL);
  return true;
}

// LDR  <Dt>, <label>
bool TryDecodeLDR_D_LOADLIT(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegD, kUseAsValue, data.Rt);
  AddPCRegMemOp(inst, kActionRead,
                static_cast<uint64_t>(data.imm19.simm19) << 2ULL);
  return true;
}

// LDR  <Qt>, <label>
bool TryDecodeLDR_Q_LOADLIT(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegQ, kUseAsValue, data.Rt);
  AddPCRegMemOp(inst, kActionRead,
                static_cast<uint64_t>(data.imm19.simm19) << 2ULL);
  return true;
}

static bool TryDecodeLDP_Vn_LDSTPAIR_POST(const InstData &data,
                                          Instruction &inst, RegClass rclass) {
  auto size = ReadRegSize(rclass);
  auto scale = 2U + data.opc;
  if (data.opc == 0x3) {
    return false;  // `if opc == '11' then UnallocatedEncoding();`.
  }
  AddRegOperand(inst, kActionWrite, rclass, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, rclass, kUseAsValue, data.Rt2);
  AddPostIndexMemOp(inst, kActionRead, size * 2, data.Rn,
                    static_cast<uint64_t>(data.imm7.simm7) << scale);
  return true;
}

// LDP  <St1>, <St2>, [<Xn|SP>], #<imm>
bool TryDecodeLDP_S_LDSTPAIR_POST(const InstData &data, Instruction &inst) {
  return TryDecodeLDP_Vn_LDSTPAIR_POST(data, inst, kRegS);
}

// LDP  <Dt1>, <Dt2>, [<Xn|SP>], #<imm>
bool TryDecodeLDP_D_LDSTPAIR_POST(const InstData &data, Instruction &inst) {
  return TryDecodeLDP_Vn_LDSTPAIR_POST(data, inst, kRegD);
}

// LDP  <Qt1>, <Qt2>, [<Xn|SP>], #<imm>
bool TryDecodeLDP_Q_LDSTPAIR_POST(const InstData &data, Instruction &inst) {
  return TryDecodeLDP_Vn_LDSTPAIR_POST(data, inst, kRegQ);
}

static bool TryDecodeLDP_Vn_LDSTPAIR_PRE(const InstData &data,
                                         Instruction &inst, RegClass rclass) {
  auto size = ReadRegSize(rclass);
  auto scale = 2U + data.opc;
  if (data.opc == 0x3) {
    return false;  // `if opc == '11' then UnallocatedEncoding();`.
  }
  AddRegOperand(inst, kActionWrite, rclass, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, rclass, kUseAsValue, data.Rt2);
  AddPreIndexMemOp(inst, kActionRead, size * 2, data.Rn,
                   static_cast<uint64_t>(data.imm7.simm7) << scale);
  return true;
}

// LDP  <St1>, <St2>, [<Xn|SP>, #<imm>]!
bool TryDecodeLDP_S_LDSTPAIR_PRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDP_Vn_LDSTPAIR_PRE(data, inst, kRegS);
}

// LDP  <Dt1>, <Dt2>, [<Xn|SP>, #<imm>]!
bool TryDecodeLDP_D_LDSTPAIR_PRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDP_Vn_LDSTPAIR_PRE(data, inst, kRegD);
}

// LDP  <Qt1>, <Qt2>, [<Xn|SP>, #<imm>]!
bool TryDecodeLDP_Q_LDSTPAIR_PRE(const InstData &data, Instruction &inst) {
  return TryDecodeLDP_Vn_LDSTPAIR_PRE(data, inst, kRegQ);
}

static bool TryDecodeLDP_Vn_LDSTPAIR_OFF(const InstData &data,
                                         Instruction &inst, RegClass rclass) {
  auto size = ReadRegSize(rclass);
  auto scale = 2U + data.opc;
  if (data.opc == 0x3) {
    return false;  // `if opc == '11' then UnallocatedEncoding();`.
  }
  AddRegOperand(inst, kActionWrite, rclass, kUseAsValue, data.Rt);
  AddRegOperand(inst, kActionWrite, rclass, kUseAsValue, data.Rt2);
  AddBasePlusOffsetMemOp(inst, kActionRead, size * 2, data.Rn,
                         static_cast<uint64_t>(data.imm7.simm7) << scale);
  return true;
}

// LDP  <St1>, <St2>, [<Xn|SP>{, #<imm>}]
bool TryDecodeLDP_S_LDSTPAIR_OFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDP_Vn_LDSTPAIR_OFF(data, inst, kRegS);
}

// LDP  <Dt1>, <Dt2>, [<Xn|SP>{, #<imm>}]
bool TryDecodeLDP_D_LDSTPAIR_OFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDP_Vn_LDSTPAIR_OFF(data, inst, kRegD);
}

// LDP  <Qt1>, <Qt2>, [<Xn|SP>{, #<imm>}]
bool TryDecodeLDP_Q_LDSTPAIR_OFF(const InstData &data, Instruction &inst) {
  return TryDecodeLDP_Vn_LDSTPAIR_OFF(data, inst, kRegQ);
}

// CLZ  <Wd>, <Wn>
bool TryDecodeCLZ_32_DP_1SRC(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  return true;
}

// CLZ  <Xd>, <Xn>
bool TryDecodeCLZ_64_DP_1SRC(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  return true;
}

static bool DecodeConditionalRegSelect(const InstData &data, Instruction &inst,
                                       RegClass r_class, int n_regs,
                                       bool invert_cond = false) {
  CHECK(1 <= n_regs && n_regs <= 3);

  AddRegOperand(inst, kActionWrite, r_class, kUseAsValue, data.Rd);
  if (--n_regs > 0) {
    AddRegOperand(inst, kActionRead, r_class, kUseAsValue, data.Rn);
  }
  if (--n_regs > 0) {
    AddRegOperand(inst, kActionRead, r_class, kUseAsValue, data.Rm);
  }

  // Condition will be part of the isel, not an operand.
  SetConditionalFunctionName(data, inst, invert_cond);
  return true;
}

// CSEL  <Wd>, <Wn>, <Wm>, <cond>
bool TryDecodeCSEL_32_CONDSEL(const InstData &data, Instruction &inst) {
  return DecodeConditionalRegSelect(data, inst, kRegW, 3);
}

// CSEL  <Xd>, <Xn>, <Xm>, <cond>
bool TryDecodeCSEL_64_CONDSEL(const InstData &data, Instruction &inst) {
  return DecodeConditionalRegSelect(data, inst, kRegX, 3);
}

// CSINC  <Wd>, <Wn>, <Wm>, <cond>
bool TryDecodeCSINC_32_CONDSEL(const InstData &data, Instruction &inst) {
  return DecodeConditionalRegSelect(data, inst, kRegW, 3);
}

// CSINC  <Xd>, <Xn>, <Xm>, <cond>
bool TryDecodeCSINC_64_CONDSEL(const InstData &data, Instruction &inst) {
  return DecodeConditionalRegSelect(data, inst, kRegX, 3);
}

// CSINV  <Wd>, <Wn>, <Wm>, <cond>
bool TryDecodeCSINV_32_CONDSEL(const InstData &data, Instruction &inst) {
  return DecodeConditionalRegSelect(data, inst, kRegW, 3);
}

// CSINV  <Xd>, <Xn>, <Xm>, <cond>
bool TryDecodeCSINV_64_CONDSEL(const InstData &data, Instruction &inst) {
  return DecodeConditionalRegSelect(data, inst, kRegX, 3);
}

// CSNEG  <Wd>, <Wn>, <Wm>, <cond>
bool TryDecodeCSNEG_32_CONDSEL(const InstData &data, Instruction &inst) {
  return DecodeConditionalRegSelect(data, inst, kRegW, 3);
}

// CSNEG  <Xd>, <Xn>, <Xm>, <cond>
bool TryDecodeCSNEG_64_CONDSEL(const InstData &data, Instruction &inst) {
  return DecodeConditionalRegSelect(data, inst, kRegX, 3);
}

// CCMP  <Wn>, #<imm>, #<nzcv>, <cond>
bool TryDecodeCCMP_32_CONDCMP_IMM(const InstData &data, Instruction &inst) {
  SetConditionalFunctionName(data, inst);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  AddImmOperand(inst, data.imm5.uimm);
  AddImmOperand(inst, data.nzcv);
  return true;
}

// CCMP  <Xn>, #<imm>, #<nzcv>, <cond>
bool TryDecodeCCMP_64_CONDCMP_IMM(const InstData &data, Instruction &inst) {
  SetConditionalFunctionName(data, inst);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  AddImmOperand(inst, data.imm5.uimm);
  AddImmOperand(inst, data.nzcv);
  return true;
}

// CCMP  <Wn>, <Wm>, #<nzcv>, <cond>
bool TryDecodeCCMP_32_CONDCMP_REG(const InstData &data, Instruction &inst) {
  SetConditionalFunctionName(data, inst);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rm);
  AddImmOperand(inst, data.nzcv);
  return true;
}

// CCMP  <Xn>, <Xm>, #<nzcv>, <cond>
bool TryDecodeCCMP_64_CONDCMP_REG(const InstData &data, Instruction &inst) {
  SetConditionalFunctionName(data, inst);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rm);
  AddImmOperand(inst, data.nzcv);
  return true;
}

// CCMN  <Wn>, #<imm>, #<nzcv>, <cond>
bool TryDecodeCCMN_32_CONDCMP_IMM(const InstData &data, Instruction &inst) {
  SetConditionalFunctionName(data, inst);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rn);
  AddImmOperand(inst, data.imm5.uimm);
  AddImmOperand(inst, data.nzcv);
  return true;
}

// CCMN  <Xn>, #<imm>, #<nzcv>, <cond>
bool TryDecodeCCMN_64_CONDCMP_IMM(const InstData &data, Instruction &inst) {
  SetConditionalFunctionName(data, inst);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rn);
  AddImmOperand(inst, data.imm5.uimm);
  AddImmOperand(inst, data.nzcv);
  return true;
}

// ORR  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeORR_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  std::stringstream ss;
  ss << inst.function << "_" << (data.Q ? "16B" : "8B");
  inst.function = ss.str();
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegV, kUseAsValue, data.Rn);
  AddRegOperand(inst, kActionRead, kRegV, kUseAsValue, data.Rm);
  return true;
}

// AND  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeAND_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeORR_ASIMDSAME_ONLY(data, inst);
}

// BICS  <Wd>, <Wn>, <Wm>{, <shift> #<amount>}
bool TryDecodeBICS_32_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeBIC_32_LOG_SHIFT(data, inst);
}

// BICS  <Xd>, <Xn>, <Xm>{, <shift> #<amount>}
bool TryDecodeBICS_64_LOG_SHIFT(const InstData &data, Instruction &inst) {
  return TryDecodeBIC_64_LOG_SHIFT(data, inst);
}

// LDARB  <Wt>, [<Xn|SP>{,#0}]
bool TryDecodeLDARB_LR32_LDSTEXCL(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, 8, data.Rn, 0);
  return true;
}

// LDARH  <Wt>, [<Xn|SP>{,#0}]
bool TryDecodeLDARH_LR32_LDSTEXCL(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, 16, data.Rn, 0);
  return true;
}

// LDAR  <Wt>, [<Xn|SP>{,#0}]
bool TryDecodeLDAR_LR32_LDSTEXCL(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, 32, data.Rn, 0);
  return true;
}

// LDAR  <Xt>, [<Xn|SP>{,#0}]
bool TryDecodeLDAR_LR64_LDSTEXCL(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, 64, data.Rn, 0);
  return true;
}

// REV16  <Wd>, <Wn>
bool TryDecodeREV16_32_DP_1SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn(data, inst, kRegW);
}

// REV16  <Xd>, <Xn>
bool TryDecodeREV16_64_DP_1SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn(data, inst, kRegX);
}

// REV  <Wd>, <Wn>
bool TryDecodeREV_32_DP_1SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn(data, inst, kRegW);
}

// REV32  <Xd>, <Xn>
bool TryDecodeREV32_64_DP_1SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn(data, inst, kRegX);
}

// REV  <Xd>, <Xn>
bool TryDecodeREV_64_DP_1SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn(data, inst, kRegX);
}

// REV16  <Vd>.<T>, <Vn>.<T>
bool TryDecodeREV16_ASIMDMISC_R(const InstData &, Instruction &) {
  return false;
}

// REV32  <Vd>.<T>, <Vn>.<T>
bool TryDecodeREV32_ASIMDMISC_R(const InstData &, Instruction &) {
  return false;
}

// REV64  <Vd>.<T>, <Vn>.<T>
bool TryDecodeREV64_ASIMDMISC_R(const InstData &, Instruction &) {
  return false;
}

static void AddQArrangementSpecifier(const InstData &data, Instruction &inst,
                                     const char *if_Q, const char *if_not_Q) {
  std::stringstream ss;
  ss << inst.function << "_" << (data.Q ? if_Q : if_not_Q);
  inst.function = ss.str();
}

static const char *ArrangementSpecifier(uint64_t total_size,
                                        uint64_t element_size) {
  if (128 == total_size) {
    switch (element_size) {
      case 8: return "16B";
      case 16: return "8H";
      case 32: return "4S";
      case 64: return "2D";
      default: break;
    }
  } else if (64 == total_size) {
    switch (element_size) {
      case 8: return "8B";
      case 16: return "4H";
      case 32: return "2S";
      case 64: return "1D";
      default: break;
    }
  }

  LOG(FATAL) << "Can't deduce specifier for " << total_size << "-vector with "
             << element_size << "-bit elements";
  return nullptr;
}

static void AddArrangementSpecifier(Instruction &inst, uint64_t total_size,
                                    uint64_t element_size) {
  std::stringstream ss;
  ss << inst.function;
  ss << "_" << ArrangementSpecifier(total_size, element_size);
  inst.function = ss.str();
}

// DUP  <Vd>.<T>, <R><n>
bool TryDecodeDUP_ASIMDINS_DR_R(const InstData &data, Instruction &inst) {
  uint64_t size = 0;
  if (!LeastSignificantSetBit(data.imm5.uimm, &size) || size > 3) {
    return false;  // `if size > 3 then UnallocatedEncoding();`
  } else if (size == 3 && !data.Q) {
    return false;  // `if size == 3 && Q == '0' then ReservedValue();`
  }

  AddArrangementSpecifier(inst, data.Q ? 128 : 64, 8UL << size);
  AddRegOperand(inst, kActionWrite, data.Q ? kRegQ : kRegD, kUseAsValue,
                data.Rd);
  AddRegOperand(inst, kActionRead, size == 3 ? kRegX : kRegW, kUseAsValue,
                data.Rn);
  return true;
}

// ADD  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeADD_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  if (0x3 == data.size && !data.Q) {
    return false;  // `if size:Q == '110' then ReservedValue();`.
  }
  AddArrangementSpecifier(inst, data.Q ? 128 : 64, 8UL << data.size);
  return TryDecodeRdW_Rn_Rm(data, inst, data.Q ? kRegQ : kRegD);
}

// SUB  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeSUB_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeADD_ASIMDSAME_ONLY(data, inst);
}

static bool TryDecodeLDnSTnOpcode(uint8_t opcode, uint64_t *rpt,
                                  uint64_t *selem) {
  switch (opcode) {
    case 0:  // `0000`, LD/ST4 (4 registers).
      *rpt = 1;
      *selem = 4;
      return true;
    case 2:  // `0010`, LD/ST1 (4 registers).
      *rpt = 4;
      *selem = 1;
      return true;
    case 4:  // `0100`, LD/ST3 (3 registers).
      *rpt = 1;
      *selem = 3;
      return true;
    case 6:  // `0110`, LD/ST1 (3 registers).
      *rpt = 3;
      *selem = 1;
      return true;
    case 7:  // `0111`, LD/ST1 (1 register).
      *rpt = 1;
      *selem = 1;
      return true;
    case 8:  // `1000`, LD/ST2 (2 registers).
      *rpt = 1;
      *selem = 2;
      return true;
    case 10:  // `1010`, LD/ST1 (2 registers).
      *rpt = 2;
      *selem = 1;
      return true;
    default: return false;  // `UnallocatedEncoding();`.
  }
}

// EXT  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>, #<index>
bool TryDecodeEXT_ASIMDEXT_ONLY(const InstData &data, Instruction &inst) {
  if (!data.Q && data.imm4.uimm & 0x8) {
    return false;  // `if Q == '0' and imm4<3> == '1' then UnallocatedEncoding();`
  }
  AddQArrangementSpecifier(data, inst, "16B", "8B");
  TryDecodeRdW_Rn_Rm(data, inst, kRegV);
  AddImmOperand(inst, data.imm4.uimm, kUnsigned, 32);
  return true;
}

// Load/store one or more data structures.
bool TryDecodeLDnSTn(const InstData &data, Instruction &inst,
                     uint64_t *total_num_bytes) {
  uint64_t rpt = 0;
  uint64_t selem = 0;
  if (!TryDecodeLDnSTnOpcode(data.opcode, &rpt, &selem)) {
    return false;
  } else if (0x3 == data.size && !data.Q && selem != 1) {
    return false;  // `if size:Q == '110' && selem != 1 then ReservedValue()`.
  }
  uint64_t data_size = data.Q ? 128 : 64;
  uint64_t esize = 8UL << data.size;
  uint64_t elements = data_size / esize;
  uint64_t ebytes = esize / 8;
  if (total_num_bytes) {
    *total_num_bytes = ebytes * rpt * elements * selem;
  }
  AddArrangementSpecifier(inst, data_size, 8UL << data.size);
  auto t = static_cast<uint8_t>(data.Rt);
  auto num_regs = static_cast<uint8_t>(rpt * selem);
  for (uint8_t i = 0; i < num_regs; ++i) {
    auto tt = static_cast<aarch64::RegNum>((t + i) % 32);
    AddRegOperand(inst, kActionWrite, data.Q ? kRegQ : kRegD, kUseAsValue, tt);
  }
  return true;
}

// ST1  { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <imm>
bool TryDecodeST1_ASISDLSEP_I2_I2(const InstData &data, Instruction &inst) {
  uint64_t offset = 0;
  if (!TryDecodeLDnSTn(data, inst, &offset)) {
    return false;
  }
  AddPostIndexMemOp(inst, kActionWrite, offset * 8, data.Rn, offset);
  return true;
}

// ST1  { <Vt>.<T> }, [<Xn|SP>]
bool TryDecodeST1_ASISDLSE_R1_1V(const InstData &data, Instruction &inst) {
  uint64_t num_bytes = 0;
  if (!TryDecodeLDnSTn(data, inst, &num_bytes)) {
    return false;
  }
  AddBasePlusOffsetMemOp(inst, kActionWrite, num_bytes * 8, data.Rn, 0);
  return true;
}

// ST1  { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>]
bool TryDecodeST1_ASISDLSE_R2_2V(const InstData &data, Instruction &inst) {
  return TryDecodeST1_ASISDLSE_R1_1V(data, inst);
}


// LD1  { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <imm>
bool TryDecodeLD1_ASISDLSEP_I2_I2(const InstData &data, Instruction &inst) {
  uint64_t offset = 0;
  if (!TryDecodeLDnSTn(data, inst, &offset)) {
    return false;
  }
  AddPostIndexMemOp(inst, kActionRead, offset * 8, data.Rn, offset);
  return true;
}

// LD1  { <Vt>.<T> }, [<Xn|SP>], <imm>
bool TryDecodeLD1_ASISDLSEP_I1_I1(const InstData &data, Instruction &inst) {
  return TryDecodeLD1_ASISDLSEP_I2_I2(data, inst);
}

// LD1  { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>], <imm>
bool TryDecodeLD1_ASISDLSEP_I3_I3(const InstData &data, Instruction &inst) {
  return TryDecodeLD1_ASISDLSEP_I2_I2(data, inst);
}

// LD1  { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <imm>
bool TryDecodeLD1_ASISDLSEP_I4_I4(const InstData &data, Instruction &inst) {
  return TryDecodeLD1_ASISDLSEP_I2_I2(data, inst);
}

// CMEQ  <Vd>.<T>, <Vn>.<T>, #0
bool TryDecodeCMEQ_ASIMDMISC_Z(const InstData &data, Instruction &inst) {
  if (data.size == 3 && !data.Q) {
    return false;  // `if size:Q == '110' then ReservedValue();`.
  }
  AddArrangementSpecifier(inst, data.Q ? 128 : 64, 8UL << data.size);
  TryDecodeRdW_Rn(data, inst, data.Q ? kRegQ : kRegD);
  AddImmOperand(inst, 0, kUnsigned, 8UL << data.size);
  return true;
}

// CMLT  <Vd>.<T>, <Vn>.<T>, #0
bool TryDecodeCMLT_ASIMDMISC_Z(const InstData &data, Instruction &inst) {
  return TryDecodeCMEQ_ASIMDMISC_Z(data, inst);
}

// CMLE  <Vd>.<T>, <Vn>.<T>, #0
bool TryDecodeCMLE_ASIMDMISC_Z(const InstData &data, Instruction &inst) {
  return TryDecodeCMEQ_ASIMDMISC_Z(data, inst);
}

// CMGT  <Vd>.<T>, <Vn>.<T>, #0
bool TryDecodeCMGT_ASIMDMISC_Z(const InstData &data, Instruction &inst) {
  return TryDecodeCMEQ_ASIMDMISC_Z(data, inst);
}

// CMGE  <Vd>.<T>, <Vn>.<T>, #0
bool TryDecodeCMGE_ASIMDMISC_Z(const InstData &data, Instruction &inst) {
  return TryDecodeCMEQ_ASIMDMISC_Z(data, inst);
}

// CMEQ  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeCMEQ_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  if (data.size == 3 && !data.Q) {
    return false;  // `if size:Q == '110' then ReservedValue();`.
  }
  AddArrangementSpecifier(inst, data.Q ? 128 : 64, 8UL << data.size);
  return TryDecodeRdW_Rn_Rm(data, inst, data.Q ? kRegQ : kRegD);
}

// CMGE  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeCMGE_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeCMEQ_ASIMDSAME_ONLY(data, inst);
}

// CMGT  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeCMGT_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeCMEQ_ASIMDSAME_ONLY(data, inst);
}

// CMTST  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeCMTST_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeCMEQ_ASIMDSAME_ONLY(data, inst);
}

// ADDP  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeADDP_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeADD_ASIMDSAME_ONLY(data, inst);
}

// UMAXP  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeUMAXP_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  if (0x3 == data.size) {
    return false;  // `if size == '11' then ReservedValue();`.
  }
  AddArrangementSpecifier(inst, data.Q ? 128 : 64, 8UL << data.size);
  return TryDecodeRdW_Rn_Rm(data, inst, data.Q ? kRegQ : kRegD);
}

// SMAXP  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeSMAXP_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeUMAXP_ASIMDSAME_ONLY(data, inst);
}

// UMINP  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeUMINP_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeUMAXP_ASIMDSAME_ONLY(data, inst);
}

// SMINP  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeSMINP_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeUMAXP_ASIMDSAME_ONLY(data, inst);
}

// UMIN  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeUMIN_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeUMAXP_ASIMDSAME_ONLY(data, inst);
}

// UMAX  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeUMAX_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeUMAXP_ASIMDSAME_ONLY(data, inst);
}

// SMIN  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeSMIN_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeUMAXP_ASIMDSAME_ONLY(data, inst);
}

// SMAX  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeSMAX_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeUMAXP_ASIMDSAME_ONLY(data, inst);
}

// UMOV  <Wd>, <Vn>.<Ts>[<index>]
bool TryDecodeUMOV_ASIMDINS_W_W(const InstData &data, Instruction &inst) {
  uint64_t size = 0;
  if (!LeastSignificantSetBit(data.imm5.uimm, &size) || size > 3) {
    return false;  // `if size > 3 then UnallocatedEncoding();`
  } else if (data.Q && size < 3) {
    return false;
  }
  std::stringstream ss;
  ss << inst.function;
  switch (size) {
    case 0: ss << "_B"; break;
    case 1: ss << "_H"; break;
    case 2: ss << "_S"; break;
    case 3: ss << "_D"; break;
    default: return false;
  }
  inst.function = ss.str();
  AddRegOperand(inst, kActionWrite, data.Q ? kRegX : kRegW, kUseAsValue,
                data.Rd);
  AddRegOperand(inst, kActionRead, kRegV, kUseAsValue, data.Rn);
  AddImmOperand(inst, data.imm5.uimm >> (size + 1));
  return true;
}

// UMOV  <Xd>, <Vn>.<Ts>[<index>]
bool TryDecodeUMOV_ASIMDINS_X_X(const InstData &data, Instruction &inst) {
  return TryDecodeUMOV_ASIMDINS_W_W(data, inst);
}

// SMOV  <Wd>, <Vn>.<Ts>[<index>]
bool TryDecodeSMOV_ASIMDINS_W_W(const InstData &data, Instruction &inst) {
  uint64_t size = 0;
  if (!LeastSignificantSetBit(data.imm5.uimm, &size) || size > 2) {
    return false;  // `if size > 3 then UnallocatedEncoding();`
  } else if (size == 2 && !data.Q) {
    return false;
  }
  std::stringstream ss;
  ss << inst.function;
  switch (size) {
    case 0: ss << "_B"; break;
    case 1: ss << "_H"; break;
    case 2: ss << "_S"; break;
    default: return false;
  }
  inst.function = ss.str();
  AddRegOperand(inst, kActionWrite, data.Q ? kRegX : kRegW, kUseAsValue,
                data.Rd);
  AddRegOperand(inst, kActionRead, kRegV, kUseAsValue, data.Rn);
  AddImmOperand(inst, data.imm5.uimm >> (size + 1));
  return true;
}

// SMOV  <Xd>, <Vn>.<Ts>[<index>]
bool TryDecodeSMOV_ASIMDINS_X_X(const InstData &data, Instruction &inst) {
  return TryDecodeSMOV_ASIMDINS_W_W(data, inst);
}

// RBIT  <Wd>, <Wn>
bool TryDecodeRBIT_32_DP_1SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn(data, inst, kRegW);
}

// RBIT  <Xd>, <Xn>
bool TryDecodeRBIT_64_DP_1SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn(data, inst, kRegX);
}

// SDIV  <Wd>, <Wn>, <Wm>
bool TryDecodeSDIV_32_DP_2SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn_Rm(data, inst, kRegW);
}

// SDIV  <Xd>, <Xn>, <Xm>
bool TryDecodeSDIV_64_DP_2SRC(const InstData &data, Instruction &inst) {
  return TryDecodeRdW_Rn_Rm(data, inst, kRegX);
}

static bool TryDecodeSCVTF_Sn_FLOAT2INT(const InstData &data, Instruction &inst,
                                        RegClass dest_class,
                                        RegClass src_class) {
  if (0x3 == data.type) {
    return false;  // `case type of ... when '10' UnallocatedEncoding();`
  }
  AddRegOperand(inst, kActionWrite, dest_class, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, src_class, kUseAsValue, data.Rn);
  return true;
}

// SCVTF  <Hd>, <Wn>
bool TryDecodeSCVTF_H32_FLOAT2INT(const InstData &data, Instruction &inst) {
  return TryDecodeSCVTF_Sn_FLOAT2INT(data, inst, kRegH, kRegW);
}

// SCVTF  <Sd>, <Wn>
bool TryDecodeSCVTF_S32_FLOAT2INT(const InstData &data, Instruction &inst) {
  return TryDecodeSCVTF_Sn_FLOAT2INT(data, inst, kRegS, kRegW);
}

// SCVTF  <Dd>, <Wn>
bool TryDecodeSCVTF_D32_FLOAT2INT(const InstData &data, Instruction &inst) {
  return TryDecodeSCVTF_Sn_FLOAT2INT(data, inst, kRegD, kRegW);
}

// SCVTF  <Hd>, <Xn>
bool TryDecodeSCVTF_H64_FLOAT2INT(const InstData &data, Instruction &inst) {
  return TryDecodeSCVTF_Sn_FLOAT2INT(data, inst, kRegH, kRegX);
}

// SCVTF  <Sd>, <Xn>
bool TryDecodeSCVTF_S64_FLOAT2INT(const InstData &data, Instruction &inst) {
  return TryDecodeSCVTF_Sn_FLOAT2INT(data, inst, kRegS, kRegX);
}

// SCVTF  <Dd>, <Xn>
bool TryDecodeSCVTF_D64_FLOAT2INT(const InstData &data, Instruction &inst) {
  return TryDecodeSCVTF_Sn_FLOAT2INT(data, inst, kRegD, kRegX);
}

// BIC  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeBIC_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeORR_ASIMDSAME_ONLY(data, inst);
}

// EOR  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeEOR_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeORR_ASIMDSAME_ONLY(data, inst);
}

// BIT  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeBIT_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  AddQArrangementSpecifier(data, inst, "16B", "8B");
  AddRegOperand(inst, kActionReadWrite, kRegV, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegV, kUseAsValue, data.Rn);
  AddRegOperand(inst, kActionRead, kRegV, kUseAsValue, data.Rm);
  return true;
}

// BIF  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeBIF_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeBIT_ASIMDSAME_ONLY(data, inst);
}

// BSL  <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
bool TryDecodeBSL_ASIMDSAME_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeBIT_ASIMDSAME_ONLY(data, inst);
}

// ADDV  <V><d>, <Vn>.<T>
bool TryDecodeADDV_ASIMDALL_ONLY(const InstData &data, Instruction &inst) {
  if (data.size == 0x2 && !data.Q) {
    return false;  // `if size:Q == '100' then ReservedValue();`
  } else if (data.size == 0x3) {
    return false;  // `if size == '11' then ReservedValue();`.
  }
  const uint64_t esize = 8ULL << data.size;
  const uint64_t datasize = data.Q ? 128 : 64;
  AddArrangementSpecifier(inst, datasize, esize);
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegV, kUseAsValue, data.Rn);
  return true;
}

// UMINV  <V><d>, <Vn>.<T>
bool TryDecodeUMINV_ASIMDALL_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeADDV_ASIMDALL_ONLY(data, inst);
}

// UMAXV  <V><d>, <Vn>.<T>
bool TryDecodeUMAXV_ASIMDALL_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeADDV_ASIMDALL_ONLY(data, inst);
}

// SMAXV  <V><d>, <Vn>.<T>
bool TryDecodeSMAXV_ASIMDALL_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeADDV_ASIMDALL_ONLY(data, inst);
}

// SMINV  <V><d>, <Vn>.<T>
bool TryDecodeSMINV_ASIMDALL_ONLY(const InstData &data, Instruction &inst) {
  return TryDecodeADDV_ASIMDALL_ONLY(data, inst);
}

// FMAXV  <V><d>, <Vn>.<T>
bool TryDecodeFMAXV_ASIMDALL_ONLY_H(const InstData &data, Instruction &inst) {
  AddQArrangementSpecifier(data, inst, "8H", "4H");
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegV, kUseAsValue, data.Rn);
  return true;
}

// FMAXV  <V><d>, <Vn>.<T>
bool TryDecodeFMAXV_ASIMDALL_ONLY_SD(const InstData &data, Instruction &inst) {
  if (!(!data.sz && data.Q)) {
    return false;  // `if sz:Q != '01' then ReservedValue();`
  }
  inst.function += "_4S";
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegV, kUseAsValue, data.Rn);
  return true;
}

// FMINNMV  <V><d>, <Vn>.<T>
bool TryDecodeFMINNMV_ASIMDALL_ONLY_H(const InstData &data, Instruction &inst) {
  return TryDecodeFMAXV_ASIMDALL_ONLY_H(data, inst);
}

// FMINNMV  <V><d>, <Vn>.<T>
bool TryDecodeFMINNMV_ASIMDALL_ONLY_SD(const InstData &data,
                                       Instruction &inst) {
  return TryDecodeFMAXV_ASIMDALL_ONLY_SD(data, inst);
}

// FMAXNMV  <V><d>, <Vn>.<T>
bool TryDecodeFMAXNMV_ASIMDALL_ONLY_H(const InstData &data, Instruction &inst) {
  return TryDecodeFMAXV_ASIMDALL_ONLY_H(data, inst);
}

// FMAXNMV  <V><d>, <Vn>.<T>
bool TryDecodeFMAXNMV_ASIMDALL_ONLY_SD(const InstData &data,
                                       Instruction &inst) {
  return TryDecodeFMAXV_ASIMDALL_ONLY_SD(data, inst);
}

// FMINV  <V><d>, <Vn>.<T>
bool TryDecodeFMINV_ASIMDALL_ONLY_H(const InstData &data, Instruction &inst) {
  return TryDecodeFMAXV_ASIMDALL_ONLY_H(data, inst);
}

// FMINV  <V><d>, <Vn>.<T>
bool TryDecodeFMINV_ASIMDALL_ONLY_SD(const InstData &data, Instruction &inst) {
  return TryDecodeFMAXV_ASIMDALL_ONLY_SD(data, inst);
}

// UADDLV  <V><d>, <Vn>.<T>
bool TryDecodeUADDLV_ASIMDALL_ONLY(const InstData &, Instruction &) {
  return false;
}

// SADDLV  <V><d>, <Vn>.<T>
bool TryDecodeSADDLV_ASIMDALL_ONLY(const InstData &, Instruction &) {
  return false;
}

// DMB  <option>|#<imm>
bool TryDecodeDMB_BO_SYSTEM(const InstData &, Instruction &) {
  return true;
}

// INS  <Vd>.<Ts>[<index>], <R><n>
bool TryDecodeINS_ASIMDINS_IR_R(const InstData &data, Instruction &inst) {
  uint64_t size = 0;
  if (!LeastSignificantSetBit(data.imm5.uimm, &size) || size > 3) {
    return false;
  }
  std::stringstream ss;
  ss << inst.function;
  switch (size) {
    case 0: ss << "_B"; break;
    case 1: ss << "_H"; break;
    case 2: ss << "_S"; break;
    case 3: ss << "_D"; break;
    default: return false;
  }
  inst.function = ss.str();

  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  AddImmOperand(inst, data.imm5.uimm >> (size + 1));
  AddRegOperand(inst, kActionRead, (size == 3) ? kRegX : kRegW, kUseAsValue,
                data.Rn);
  return true;
}

// LD1  { <Vt>.<T> }, [<Xn|SP>]
bool TryDecodeLD1_ASISDLSE_R1_1V(const InstData &data, Instruction &inst) {
  uint64_t num_bytes = 0;
  if (!TryDecodeLDnSTn(data, inst, &num_bytes)) {
    return false;
  }
  AddBasePlusOffsetMemOp(inst, kActionRead, num_bytes * 8, data.Rn, 0);
  return true;
}

// LD2  { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>]
bool TryDecodeLD2_ASISDLSE_R2(const InstData &data, Instruction &inst) {
  if (data.size == 0x3 && !data.Q) {
    return false;  // Reserved (arrangement specifier 1D).
  }
  return TryDecodeLD1_ASISDLSE_R1_1V(data, inst);
}

// LD3  { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>]
bool TryDecodeLD3_ASISDLSE_R3(const InstData &data, Instruction &inst) {
  return TryDecodeLD2_ASISDLSE_R2(data, inst);
}

// LD4  { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>]
bool TryDecodeLD4_ASISDLSE_R4(const InstData &data, Instruction &inst) {
  return TryDecodeLD2_ASISDLSE_R2(data, inst);
}

// LD1  { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>]
bool TryDecodeLD1_ASISDLSE_R2_2V(const InstData &data, Instruction &inst) {
  return TryDecodeLD1_ASISDLSE_R1_1V(data, inst);
}

// LD1  { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn|SP>]
bool TryDecodeLD1_ASISDLSE_R3_3V(const InstData &data, Instruction &inst) {
  return TryDecodeLD1_ASISDLSE_R1_1V(data, inst);
}

// LD1  { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>]
bool TryDecodeLD1_ASISDLSE_R4_4V(const InstData &data, Instruction &inst) {
  return TryDecodeLD1_ASISDLSE_R1_1V(data, inst);
}

// LD2  { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <imm>
bool TryDecodeLD2_ASISDLSEP_I2_I(const InstData &data, Instruction &inst) {
  return TryDecodeLD1_ASISDLSEP_I2_I2(data, inst);
}

// LD2  { <Vt>.<T>, <Vt2>.<T> }, [<Xn|SP>], <Xm>
bool TryDecodeLD2_ASISDLSEP_R2_R(const InstData &data, Instruction &inst) {
  uint64_t offset = 0;
  if (!TryDecodeLDnSTn(data, inst, &offset)) {
    return false;
  }
  AddPostIndexMemOp(inst, kActionRead, offset * 8, data.Rn, data.Rm);
  return true;
}

// LD4  { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <imm>
bool TryDecodeLD4_ASISDLSEP_I4_I(const InstData &, Instruction &) {
  return false;
}

// LD4  { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn|SP>], <Xm>
bool TryDecodeLD4_ASISDLSEP_R4_R(const InstData &, Instruction &) {
  return false;
}

// NOT  <Vd>.<T>, <Vn>.<T>
bool TryDecodeNOT_ASIMDMISC_R(const InstData &data, Instruction &inst) {
  const uint64_t datasize = data.Q ? 128 : 64;
  AddArrangementSpecifier(inst, datasize, 8);
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegV, kUseAsValue, data.Rn);
  return true;
}

// LDAXR  <Wt>, [<Xn|SP>{,#0}]
bool TryDecodeLDAXR_LR32_LDSTEXCL(const InstData &data, Instruction &inst) {
  return TryDecodeLDXR_LR32_LDSTEXCL(data, inst);
}

// LDAXR  <Xt>, [<Xn|SP>{,#0}]
bool TryDecodeLDAXR_LR64_LDSTEXCL(const InstData &data, Instruction &inst) {
  return TryDecodeLDXR_LR64_LDSTEXCL(data, inst);
}

// LDXR  <Wt>, [<Xn|SP>{,#0}]
bool TryDecodeLDXR_LR32_LDSTEXCL(const InstData &data, Instruction &inst) {
  inst.is_atomic_read_modify_write = true;
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, 32, data.Rn, 0);
  AddMonitorOperand(inst);
  return true;
}

// LDXR  <Xt>, [<Xn|SP>{,#0}]
bool TryDecodeLDXR_LR64_LDSTEXCL(const InstData &data, Instruction &inst) {
  inst.is_atomic_read_modify_write = true;
  AddRegOperand(inst, kActionWrite, kRegX, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionRead, 64, data.Rn, 0);
  AddMonitorOperand(inst);
  return true;
}

// STLXR  <Ws>, <Wt>, [<Xn|SP>{,#0}]
bool TryDecodeSTLXR_SR32_LDSTEXCL(const InstData &data, Instruction &inst) {
  inst.is_atomic_read_modify_write = true;
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rs);
  AddRegOperand(inst, kActionRead, kRegW, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionWrite, 32, data.Rn, 0);
  AddMonitorOperand(inst);
  return true;
}

// STLXR  <Ws>, <Xt>, [<Xn|SP>{,#0}]
bool TryDecodeSTLXR_SR64_LDSTEXCL(const InstData &data, Instruction &inst) {
  inst.is_atomic_read_modify_write = true;
  AddRegOperand(inst, kActionWrite, kRegW, kUseAsValue, data.Rs);
  AddRegOperand(inst, kActionRead, kRegX, kUseAsValue, data.Rt);
  AddBasePlusOffsetMemOp(inst, kActionWrite, 64, data.Rn, 0);
  AddMonitorOperand(inst);
  return true;
}

static uint64_t ConcatABCDEFGHToU8(const InstData &data) {
  uint64_t imm = data.a;
  imm = (imm << 1) | data.b;
  imm = (imm << 1) | data.c;
  imm = (imm << 1) | data.d;
  imm = (imm << 1) | data.e;
  imm = (imm << 1) | data.f;
  imm = (imm << 1) | data.g;
  imm = (imm << 1) | data.h;
  return imm;
}

static uint64_t ConcatAndReplicateABCDEFGHToU64(const InstData &data) {
  auto a = Replicate(data.a, 1, 8);
  auto b = Replicate(data.b, 1, 8);
  auto c = Replicate(data.c, 1, 8);
  auto d = Replicate(data.d, 1, 8);
  auto e = Replicate(data.e, 1, 8);
  auto f = Replicate(data.f, 1, 8);
  auto g = Replicate(data.g, 1, 8);
  auto h = Replicate(data.h, 1, 8);
  uint64_t imm = a;
  imm = (imm << 8) | b;
  imm = (imm << 8) | c;
  imm = (imm << 8) | d;
  imm = (imm << 8) | e;
  imm = (imm << 8) | f;
  imm = (imm << 8) | g;
  imm = (imm << 8) | h;
  return imm;
}

// MOVI  <Vd>.2D, #<imm>
bool TryDecodeMOVI_ASIMDIMM_D2_D(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  AddImmOperand(inst, ConcatAndReplicateABCDEFGHToU64(data));
  return true;
}

// MOVI  <Vd>.<T>, #<imm8>{, LSL #0}
bool TryDecodeMOVI_ASIMDIMM_N_B(const InstData &data, Instruction &inst) {
  AddQArrangementSpecifier(data, inst, "16B", "8B");
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  AddImmOperand(inst, ConcatABCDEFGHToU8(data), kUnsigned, 8);
  return true;
}

// MOVI  <Vd>.<T>, #<imm8>{, LSL #<amount>}
bool TryDecodeMOVI_ASIMDIMM_L_HL(const InstData &data, Instruction &inst) {
  AddQArrangementSpecifier(data, inst, "8H", "4H");
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  uint64_t shift = (data.cmode & 2) ? 8 : 0;
  AddImmOperand(inst, ConcatABCDEFGHToU8(data) << shift, kUnsigned, 16);
  return true;
}

// MOVI  <Vd>.<T>, #<imm8>{, LSL #<amount>}
bool TryDecodeMOVI_ASIMDIMM_L_SL(const InstData &data, Instruction &inst) {
  AddQArrangementSpecifier(data, inst, "4S", "2S");
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  uint64_t shift = 8 * ((data.cmode >> 1) & 3);
  AddImmOperand(inst, ConcatABCDEFGHToU8(data) << shift, kUnsigned, 32);
  return true;
}

// MOVI  <Vd>.<T>, #<imm8>, MSL #<amount>
bool TryDecodeMOVI_ASIMDIMM_M_SM(const InstData &data, Instruction &inst) {
  AddQArrangementSpecifier(data, inst, "4S", "2S");
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  uint64_t shift = (data.cmode & 1) ? 16 : 8;
  uint64_t ones = ~((~0ULL) << shift);
  uint64_t imm = (ConcatABCDEFGHToU8(data) << shift) | ones;
  AddImmOperand(inst, imm, kUnsigned, 32);
  return true;
}

// MOVI  <Dd>, #<imm>
bool TryDecodeMOVI_ASIMDIMM_D_DS(const InstData &data, Instruction &inst) {
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  AddImmOperand(inst, ConcatAndReplicateABCDEFGHToU64(data));
  return true;
}

// MVNI  <Vd>.<T>, #<imm8>{, LSL #<amount>}
bool TryDecodeMVNI_ASIMDIMM_L_HL(const InstData &data, Instruction &inst) {
  if (!TryDecodeMOVI_ASIMDIMM_L_HL(data, inst)) {
    return false;
  }
  auto &imm = inst.operands[inst.operands.size() - 1].imm.val;
  imm = (~imm) & 0xFFFFULL;
  return true;
}

// MVNI  <Vd>.<T>, #<imm8>{, LSL #<amount>}
bool TryDecodeMVNI_ASIMDIMM_L_SL(const InstData &data, Instruction &inst) {
  if (!TryDecodeMOVI_ASIMDIMM_L_SL(data, inst)) {
    return false;
  }
  auto &imm = inst.operands[inst.operands.size() - 1].imm.val;
  imm = (~imm) & 0xFFFFFFFFULL;
  return true;
}

// MVNI  <Vd>.<T>, #<imm8>, MSL #<amount>
bool TryDecodeMVNI_ASIMDIMM_M_SM(const InstData &data, Instruction &inst) {
  if (!TryDecodeMOVI_ASIMDIMM_M_SM(data, inst)) {
    return false;
  }
  auto &imm = inst.operands[inst.operands.size() - 1].imm.val;
  imm = (~imm) & 0xFFFFFFFFULL;
  return true;
}

// USHR  <V><d>, <V><n>, #<shift>
bool TryDecodeUSHR_ASISDSHF_R(const InstData &data, Instruction &inst) {
  if ((data.immh.uimm & 8) == 0) {
    return false;  // if immh<3> != '1' then ReservedValue();
  }
  uint64_t shift = 128 - ((data.immh.uimm << 3) + data.immb.uimm);
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegV, kUseAsValue, data.Rn);
  AddImmOperand(inst, shift);
  return true;
}

// USHR  <Vd>.<T>, <Vn>.<T>, #<shift>
bool TryDecodeUSHR_ASIMDSHF_R(const InstData &data, Instruction &inst) {
  return false;  // TODO remove this after adding semantics for vector version
  if (((data.immh.uimm & 8) != 0) && !data.Q) {
    return false;  // `if immh<3>:Q == '10' then ReservedValue();`
  }
  uint64_t esize = 0;
  MostSignificantSetBit(data.immh.uimm, &esize);
  esize = 8 << esize;

  const uint64_t datasize = data.Q ? 128 : 64;
  AddArrangementSpecifier(inst, datasize, esize);

  // AddArrangementSpecifier(inst, 128, 8UL << data.size);

  uint64_t shift = (esize * 2) - ((data.immh.uimm << 3) + data.immb.uimm);
  AddRegOperand(inst, kActionWrite, kRegV, kUseAsValue, data.Rd);
  AddRegOperand(inst, kActionRead, kRegV, kUseAsValue, data.Rn);
  AddImmOperand(inst, shift);
  return true;
}

}  // namespace aarch64

auto Arch::GetAArch64(llvm::LLVMContext *context_, OSName os_name_,
                      ArchName arch_name_) -> ArchPtr {
  return std::make_unique<AArch64Arch>(context_, os_name_, arch_name_);
}

}  // namespace remill
