// Seed: 2593527535
macromodule module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    input tri id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    input wand id_8,
    input wor id_9,
    input wire id_10,
    input supply0 id_11,
    input tri1 id_12,
    output wire id_13
);
  wire id_15;
  module_0();
endmodule
module module_2;
  always_comb @(posedge 1) begin
    id_1[1] <= 1;
  end
  module_0();
endmodule
