#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Dec 15 02:42:04 2018
# Process ID: 7712
# Current directory: /home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.runs/impl_1
# Command line: vivado -log accelerator_bd_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source accelerator_bd_wrapper.tcl -notrace
# Log file: /home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.runs/impl_1/accelerator_bd_wrapper.vdi
# Journal file: /home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source accelerator_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/acceleartor_padding/acceleartor_hls_padding/naive'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/ziyan/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'accelerator_bd_auto_pc_0' generated file not found '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_ShuffleNetV2_0_1/accelerator_bd_ShuffleNetV2_0_1.dcp' for cell 'accelerator_bd_i/ShuffleNetV2_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/accelerator_bd_axi_smc_0.dcp' for cell 'accelerator_bd_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/accelerator_bd_axi_smc_1_0.dcp' for cell 'accelerator_bd_i/axi_smc_1'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/accelerator_bd_axi_smc_2_0.dcp' for cell 'accelerator_bd_i/axi_smc_2'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_1/accelerator_bd_axi_smc_2_1.dcp' for cell 'accelerator_bd_i/axi_smc_3'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_timer_0_1/accelerator_bd_axi_timer_0_1.dcp' for cell 'accelerator_bd_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_processing_system7_0_1/accelerator_bd_processing_system7_0_1.dcp' for cell 'accelerator_bd_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_rst_ps7_0_100M_1/accelerator_bd_rst_ps7_0_100M_1.dcp' for cell 'accelerator_bd_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_xbar_0/accelerator_bd_xbar_0.dcp' for cell 'accelerator_bd_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_auto_pc_0/accelerator_bd_auto_pc_0.dcp' for cell 'accelerator_bd_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 4016 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_processing_system7_0_1/accelerator_bd_processing_system7_0_1.xdc] for cell 'accelerator_bd_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_processing_system7_0_1/accelerator_bd_processing_system7_0_1.xdc] for cell 'accelerator_bd_i/processing_system7_0/inst'
Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_rst_ps7_0_100M_1/accelerator_bd_rst_ps7_0_100M_1_board.xdc] for cell 'accelerator_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_rst_ps7_0_100M_1/accelerator_bd_rst_ps7_0_100M_1_board.xdc] for cell 'accelerator_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_rst_ps7_0_100M_1/accelerator_bd_rst_ps7_0_100M_1.xdc] for cell 'accelerator_bd_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_rst_ps7_0_100M_1/accelerator_bd_rst_ps7_0_100M_1.xdc] for cell 'accelerator_bd_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_1/bd_67a5_psr_aclk_0_board.xdc] for cell 'accelerator_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_1/bd_67a5_psr_aclk_0_board.xdc] for cell 'accelerator_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_1/bd_67a5_psr_aclk_0.xdc] for cell 'accelerator_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_0/bd_0/ip/ip_1/bd_67a5_psr_aclk_0.xdc] for cell 'accelerator_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_1/bd_9e52_psr_aclk_0_board.xdc] for cell 'accelerator_bd_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_1/bd_9e52_psr_aclk_0_board.xdc] for cell 'accelerator_bd_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_1/bd_9e52_psr_aclk_0.xdc] for cell 'accelerator_bd_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_1_0/bd_0/ip/ip_1/bd_9e52_psr_aclk_0.xdc] for cell 'accelerator_bd_i/axi_smc_1/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_1/bd_9ea2_psr_aclk_0_board.xdc] for cell 'accelerator_bd_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_1/bd_9ea2_psr_aclk_0_board.xdc] for cell 'accelerator_bd_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_1/bd_9ea2_psr_aclk_0.xdc] for cell 'accelerator_bd_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_0/bd_0/ip/ip_1/bd_9ea2_psr_aclk_0.xdc] for cell 'accelerator_bd_i/axi_smc_2/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_timer_0_1/accelerator_bd_axi_timer_0_1.xdc] for cell 'accelerator_bd_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_timer_0_1/accelerator_bd_axi_timer_0_1.xdc] for cell 'accelerator_bd_i/axi_timer_0/U0'
Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_1/bd_0/ip/ip_1/bd_5e63_psr_aclk_0_board.xdc] for cell 'accelerator_bd_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_1/bd_0/ip/ip_1/bd_5e63_psr_aclk_0_board.xdc] for cell 'accelerator_bd_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_1/bd_0/ip/ip_1/bd_5e63_psr_aclk_0.xdc] for cell 'accelerator_bd_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.srcs/sources_1/bd/accelerator_bd/ip/accelerator_bd_axi_smc_2_1/bd_0/ip/ip_1/bd_5e63_psr_aclk_0.xdc] for cell 'accelerator_bd_i/axi_smc_3/inst/clk_map/psr_aclk/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 446 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 48 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 374 instances
  RAM32X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 8 instances

link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1635.824 ; gain = 503.859 ; free physical = 4879 ; free virtual = 9978
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1709.848 ; gain = 74.023 ; free physical = 4870 ; free virtual = 9969
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 44 inverter(s) to 173 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1dc0829a4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.340 ; gain = 0.000 ; free physical = 4482 ; free virtual = 9583
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 3950 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 35 load pin(s).
Phase 2 Constant propagation | Checksum: 1c83542a0

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2219.340 ; gain = 0.000 ; free physical = 4453 ; free virtual = 9565
INFO: [Opt 31-389] Phase Constant propagation created 250 cells and removed 2767 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16d2cc9ce

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2219.340 ; gain = 0.000 ; free physical = 4457 ; free virtual = 9565
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1113 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16d2cc9ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2219.340 ; gain = 0.000 ; free physical = 4453 ; free virtual = 9565
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16d2cc9ce

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2219.340 ; gain = 0.000 ; free physical = 4453 ; free virtual = 9565
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2219.340 ; gain = 0.000 ; free physical = 4452 ; free virtual = 9564
Ending Logic Optimization Task | Checksum: 16d2cc9ce

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2219.340 ; gain = 0.000 ; free physical = 4452 ; free virtual = 9564

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 112 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 5 Total Ports: 224
Ending PowerOpt Patch Enables Task | Checksum: 17529f55f

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4359 ; free virtual = 9455
Ending Power Optimization Task | Checksum: 17529f55f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 2860.602 ; gain = 641.262 ; free physical = 4410 ; free virtual = 9490
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 2860.602 ; gain = 1224.777 ; free physical = 4412 ; free virtual = 9492
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4411 ; free virtual = 9493
INFO: [Common 17-1381] The checkpoint '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.runs/impl_1/accelerator_bd_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4404 ; free virtual = 9493
Command: report_drc -file accelerator_bd_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.runs/impl_1/accelerator_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4401 ; free virtual = 9489
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fdd46eee

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4401 ; free virtual = 9489
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4393 ; free virtual = 9500

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: aeab8f86

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4356 ; free virtual = 9444

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 160f3b423

Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4272 ; free virtual = 9363

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 160f3b423

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4272 ; free virtual = 9363
Phase 1 Placer Initialization | Checksum: 160f3b423

Time (s): cpu = 00:00:29 ; elapsed = 00:00:16 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4272 ; free virtual = 9362

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1798b0dfc

Time (s): cpu = 00:01:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4170 ; free virtual = 9296

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1798b0dfc

Time (s): cpu = 00:01:38 ; elapsed = 00:00:41 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4171 ; free virtual = 9297

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 27948ac04

Time (s): cpu = 00:01:52 ; elapsed = 00:00:46 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4151 ; free virtual = 9286

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fb4062dc

Time (s): cpu = 00:01:53 ; elapsed = 00:00:47 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4151 ; free virtual = 9286

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 26ea3757f

Time (s): cpu = 00:01:53 ; elapsed = 00:00:47 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4151 ; free virtual = 9286

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1fdd41c31

Time (s): cpu = 00:01:58 ; elapsed = 00:00:48 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4155 ; free virtual = 9284

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f119c4fd

Time (s): cpu = 00:02:07 ; elapsed = 00:00:57 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4126 ; free virtual = 9255

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 187d88bbb

Time (s): cpu = 00:02:09 ; elapsed = 00:00:58 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4127 ; free virtual = 9258

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 21bc0a766

Time (s): cpu = 00:02:09 ; elapsed = 00:00:59 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4127 ; free virtual = 9258
Phase 3 Detail Placement | Checksum: 21bc0a766

Time (s): cpu = 00:02:09 ; elapsed = 00:00:59 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4123 ; free virtual = 9258

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a0251366

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-38] Processed net accelerator_bd_i/ShuffleNetV2_0/inst/ShuffleNetV2_DATA_INPUT_OUTPUT_m_axi_U/bus_read/buff_rdata/SR[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a0251366

Time (s): cpu = 00:02:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4162 ; free virtual = 9292
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.815. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 200222e5c

Time (s): cpu = 00:02:25 ; elapsed = 00:01:04 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4163 ; free virtual = 9292
Phase 4.1 Post Commit Optimization | Checksum: 200222e5c

Time (s): cpu = 00:02:26 ; elapsed = 00:01:05 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4163 ; free virtual = 9292

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 200222e5c

Time (s): cpu = 00:02:26 ; elapsed = 00:01:05 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4163 ; free virtual = 9292

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 200222e5c

Time (s): cpu = 00:02:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4166 ; free virtual = 9296

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 24229165c

Time (s): cpu = 00:02:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4166 ; free virtual = 9296
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24229165c

Time (s): cpu = 00:02:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4167 ; free virtual = 9296
Ending Placer Task | Checksum: 1aa5c6ee4

Time (s): cpu = 00:02:27 ; elapsed = 00:01:06 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4207 ; free virtual = 9336
59 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:33 ; elapsed = 00:01:10 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4207 ; free virtual = 9336
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4132 ; free virtual = 9320
INFO: [Common 17-1381] The checkpoint '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.runs/impl_1/accelerator_bd_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4190 ; free virtual = 9333
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4177 ; free virtual = 9321
report_utilization: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4190 ; free virtual = 9329
report_control_sets: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4184 ; free virtual = 9328
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: cf6870e1 ConstDB: 0 ShapeSum: daf3fe03 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 6429db1b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:14 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4027 ; free virtual = 9178

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 6429db1b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3999 ; free virtual = 9171

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 6429db1b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3959 ; free virtual = 9139

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 6429db1b

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3958 ; free virtual = 9139
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 8c1a7b7e

Time (s): cpu = 00:00:49 ; elapsed = 00:00:23 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3961 ; free virtual = 9108
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.834  | TNS=0.000  | WHS=-0.335 | THS=-771.133|

Phase 2 Router Initialization | Checksum: 10511e2cb

Time (s): cpu = 00:01:00 ; elapsed = 00:00:26 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3951 ; free virtual = 9099

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9842a4ae

Time (s): cpu = 00:01:37 ; elapsed = 00:00:32 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3948 ; free virtual = 9092

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4358
 Number of Nodes with overlaps = 493
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.182  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2150d0b8e

Time (s): cpu = 00:03:02 ; elapsed = 00:00:47 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3948 ; free virtual = 9092

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.182  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: bec006d4

Time (s): cpu = 00:03:06 ; elapsed = 00:00:48 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3947 ; free virtual = 9092
Phase 4 Rip-up And Reroute | Checksum: bec006d4

Time (s): cpu = 00:03:06 ; elapsed = 00:00:49 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3947 ; free virtual = 9092

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 14b18c73c

Time (s): cpu = 00:03:09 ; elapsed = 00:00:49 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3950 ; free virtual = 9094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.182  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 14b18c73c

Time (s): cpu = 00:03:09 ; elapsed = 00:00:49 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3950 ; free virtual = 9094

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14b18c73c

Time (s): cpu = 00:03:09 ; elapsed = 00:00:50 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3950 ; free virtual = 9094
Phase 5 Delay and Skew Optimization | Checksum: 14b18c73c

Time (s): cpu = 00:03:10 ; elapsed = 00:00:50 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3950 ; free virtual = 9094

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: bd00c374

Time (s): cpu = 00:03:13 ; elapsed = 00:00:51 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3952 ; free virtual = 9096
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.182  | TNS=0.000  | WHS=0.015  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f720b860

Time (s): cpu = 00:03:14 ; elapsed = 00:00:51 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3952 ; free virtual = 9096
Phase 6 Post Hold Fix | Checksum: f720b860

Time (s): cpu = 00:03:14 ; elapsed = 00:00:51 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3952 ; free virtual = 9096

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.31873 %
  Global Horizontal Routing Utilization  = 11.1088 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: e56c34c3

Time (s): cpu = 00:03:14 ; elapsed = 00:00:51 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3951 ; free virtual = 9095

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: e56c34c3

Time (s): cpu = 00:03:15 ; elapsed = 00:00:51 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3951 ; free virtual = 9095

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 15cab54bc

Time (s): cpu = 00:03:17 ; elapsed = 00:00:54 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3948 ; free virtual = 9092

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.182  | TNS=0.000  | WHS=0.015  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 15cab54bc

Time (s): cpu = 00:03:17 ; elapsed = 00:00:54 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3952 ; free virtual = 9096
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:17 ; elapsed = 00:00:54 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4002 ; free virtual = 9146

Routing Is Done.
73 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:24 ; elapsed = 00:00:58 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 4002 ; free virtual = 9146
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3907 ; free virtual = 9124
INFO: [Common 17-1381] The checkpoint '/home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.runs/impl_1/accelerator_bd_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2860.602 ; gain = 0.000 ; free physical = 3972 ; free virtual = 9134
Command: report_drc -file accelerator_bd_wrapper_drc_routed.rpt -pb accelerator_bd_wrapper_drc_routed.pb -rpx accelerator_bd_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.runs/impl_1/accelerator_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file accelerator_bd_wrapper_methodology_drc_routed.rpt -rpx accelerator_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/ziyan/ziyan/ece527/shufflenetv2_master/sufflenetv3_vivado/accelerator_demo/accelerator_demo.runs/impl_1/accelerator_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:33 ; elapsed = 00:00:08 . Memory (MB): peak = 2889.590 ; gain = 0.000 ; free physical = 3719 ; free virtual = 8892
Command: report_power -file accelerator_bd_wrapper_power_routed.rpt -pb accelerator_bd_wrapper_power_summary_routed.pb -rpx accelerator_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2987.441 ; gain = 97.852 ; free physical = 3643 ; free virtual = 8848
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Dec 15 02:45:55 2018...
