Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Nov 26 13:34:48 2019
| Host         : CISS31247 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Counter_Overlay_wrapper_timing_summary_routed.rpt -pb Counter_Overlay_wrapper_timing_summary_routed.pb -rpx Counter_Overlay_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Counter_Overlay_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.043    -1774.329                    392                 5038        0.067        0.000                      0                 5038        2.000        0.000                       0                  2736  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_fpga_0                              {0.000 5.000}        10.000          100.000         
sys_clock                               {0.000 4.000}        8.000           125.000         
  clk_out1_Counter_Overlay_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         
  clkfbout_Counter_Overlay_clk_wiz_0_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    3.542        0.000                      0                 4506        0.067        0.000                      0                 4506        4.020        0.000                       0                  2458  
sys_clock                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_Counter_Overlay_clk_wiz_0_0        2.598        0.000                      0                  268        0.220        0.000                      0                  268        3.500        0.000                       0                   274  
  clkfbout_Counter_Overlay_clk_wiz_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                            clk_out1_Counter_Overlay_clk_wiz_0_0       -5.043    -1774.329                    392                  392        1.726        0.000                      0                  392  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.542ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 2.678ns (42.140%)  route 3.677ns (57.860%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.652     2.946    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y94         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.159     4.623    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y94         LUT2 (Prop_lut2_I0_O)        0.152     4.775 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.988     5.763    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.374     6.137 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.785     6.922    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y95         LUT4 (Prop_lut4_I3_O)        0.326     7.248 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.248    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.781 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.898    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.221 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.745     8.966    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X35Y98         LUT3 (Prop_lut3_I0_O)        0.335     9.301 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.301    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X35Y98         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.481    12.660    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y98         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)        0.075    12.843    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  3.542    

Slack (MET) :             3.558ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.110ns  (logic 1.450ns (23.730%)  route 4.660ns (76.270%))
  Logic Levels:           0  
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 12.654 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.737     3.031    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=8, routed)           4.660     9.141    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_wdata[29]
    SLICE_X46Y88         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.475    12.654    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y88         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                         clock pessimism              0.229    12.883    
                         clock uncertainty           -0.154    12.729    
    SLICE_X46Y88         FDRE (Setup_fdre_C_D)       -0.030    12.699    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.699    
                         arrival time                          -9.141    
  -------------------------------------------------------------------
                         slack                                  3.558    

Slack (MET) :             3.593ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 1.058ns (19.776%)  route 4.292ns (80.224%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.697     2.991    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X28Y89         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y89         FDRE (Prop_fdre_C_Q)         0.456     3.447 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=108, routed)         1.776     5.223    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[2]
    SLICE_X32Y80         LUT4 (Prop_lut4_I2_O)        0.150     5.373 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=11, routed)          1.148     6.521    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d[1]_i_2_0
    SLICE_X33Y85         LUT6 (Prop_lut6_I1_O)        0.328     6.849 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.700     7.549    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_hot_i_reg[0]_0
    SLICE_X29Y88         LUT5 (Prop_lut5_I4_O)        0.124     7.673 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.668     8.341    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.562    12.742    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.229    12.971    
                         clock uncertainty           -0.154    12.817    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.934    Counter_Overlay_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -8.341    
  -------------------------------------------------------------------
                         slack                                  3.593    

Slack (MET) :             3.598ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.299ns  (logic 2.550ns (40.484%)  route 3.749ns (59.516%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.652     2.946    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y94         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.159     4.623    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y94         LUT2 (Prop_lut2_I0_O)        0.152     4.775 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.988     5.763    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.374     6.137 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.785     6.922    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y95         LUT4 (Prop_lut4_I3_O)        0.326     7.248 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.248    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.781 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.096 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.817     8.913    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X35Y98         LUT3 (Prop_lut3_I0_O)        0.332     9.245 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.245    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X35Y98         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.481    12.660    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y98         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)        0.075    12.843    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  3.598    

Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 1.450ns (24.020%)  route 4.587ns (75.980%))
  Logic Levels:           0  
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.737     3.031    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=8, routed)           4.587     9.067    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_wdata[28]
    SLICE_X49Y92         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.476    12.655    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y92         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                         clock pessimism              0.229    12.884    
                         clock uncertainty           -0.154    12.730    
    SLICE_X49Y92         FDRE (Setup_fdre_C_D)       -0.062    12.668    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]
  -------------------------------------------------------------------
                         required time                         12.668    
                         arrival time                          -9.067    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.647ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 1.206ns (20.485%)  route 4.681ns (79.515%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.991ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.697     2.991    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y90         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y90         FDRE (Prop_fdre_C_Q)         0.456     3.447 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[3]/Q
                         net (fo=108, routed)         1.710     5.157    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc[3]
    SLICE_X34Y80         LUT4 (Prop_lut4_I1_O)        0.148     5.305 f  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bvalid[0]_INST_0_i_3/O
                         net (fo=24, routed)          0.865     6.170    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_atarget_enc_reg[2]_0
    SLICE_X45Y81         LUT6 (Prop_lut6_I0_O)        0.328     6.498 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_2/O
                         net (fo=1, routed)           0.416     6.913    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_2_n_0
    SLICE_X41Y81         LUT5 (Prop_lut5_I2_O)        0.124     7.037 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1/O
                         net (fo=2, routed)           0.992     8.030    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]_i_1_n_0
    SLICE_X32Y86         LUT3 (Prop_lut3_I0_O)        0.150     8.180 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[21]_i_1/O
                         net (fo=1, routed)           0.699     8.878    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[21]
    SLICE_X31Y87         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.521    12.700    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y87         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]/C
                         clock pessimism              0.264    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X31Y87         FDRE (Setup_fdre_C_D)       -0.285    12.525    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[21]
  -------------------------------------------------------------------
                         required time                         12.525    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  3.647    

Slack (MET) :             3.718ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.178ns  (logic 2.668ns (43.182%)  route 3.510ns (56.818%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.652     2.946    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y94         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.159     4.623    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y94         LUT2 (Prop_lut2_I0_O)        0.152     4.775 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.988     5.763    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.374     6.137 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.785     6.922    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y95         LUT4 (Prop_lut4_I3_O)        0.326     7.248 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.248    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.781 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.898    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.213 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.579     8.791    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X35Y98         LUT3 (Prop_lut3_I0_O)        0.333     9.124 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.124    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X35Y98         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.481    12.660    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y98         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y98         FDRE (Setup_fdre_C_D)        0.075    12.843    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.124    
  -------------------------------------------------------------------
                         slack                                  3.718    

Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.145ns  (logic 2.562ns (41.691%)  route 3.583ns (58.309%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.652     2.946    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y94         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y94         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.159     4.623    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X34Y94         LUT2 (Prop_lut2_I0_O)        0.152     4.775 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           0.988     5.763    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.374     6.137 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.785     6.922    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X34Y95         LUT4 (Prop_lut4_I3_O)        0.326     7.248 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.248    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X34Y95         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.781 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.781    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.898 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.898    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X34Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.117 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.652     8.768    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.323     9.091 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.091    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X35Y97         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.481    12.660    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X35Y97         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.262    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.075    12.843    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.843    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  3.752    

Slack (MET) :             3.794ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.866ns  (logic 1.450ns (24.717%)  route 4.416ns (75.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.737     3.031    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[28])
                                                      1.450     4.481 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[28]
                         net (fo=8, routed)           4.416     8.897    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_wdata[28]
    SLICE_X43Y89         FDSE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.477    12.656    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y89         FDSE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X43Y89         FDSE (Setup_fdse_C_D)       -0.040    12.691    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[3]
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -8.897    
  -------------------------------------------------------------------
                         slack                                  3.794    

Slack (MET) :             3.820ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 1.450ns (24.857%)  route 4.383ns (75.143%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.737     3.031    Counter_Overlay_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=8, routed)           4.383     8.864    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_wdata[29]
    SLICE_X45Y86         FDSE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.473    12.652    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y86         FDSE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X45Y86         FDSE (Setup_fdse_C_D)       -0.043    12.684    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[2]
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                  3.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.570     0.906    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X27Y87         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y87         FDRE (Prop_fdre_C_Q)         0.141     1.047 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.056     1.102    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X26Y87         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.839     1.205    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.286     0.919    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.573     0.909    Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y87         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  Counter_Overlay_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.056     1.105    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[10]
    SLICE_X30Y87         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.840     1.206    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism             -0.284     0.922    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.039    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         -1.039    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.573     0.909    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X26Y96         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y96         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.113     1.186    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y95         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.843     1.209    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.925    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].reg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.209ns (47.180%)  route 0.234ns (52.820%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.543     0.879    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].reg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y79         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].reg3_reg[9]/Q
                         net (fo=1, routed)           0.234     1.277    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[9].reg3_reg
    SLICE_X48Y78         LUT5 (Prop_lut5_I3_O)        0.045     1.322 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[9]_i_1/O
                         net (fo=1, routed)           0.000     1.322    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data[9]
    SLICE_X48Y78         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.812     1.178    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X48Y78         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[9]/C
                         clock pessimism             -0.035     1.143    
    SLICE_X48Y78         FDRE (Hold_fdre_C_D)         0.092     1.235    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.107%)  route 0.109ns (45.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.576     0.912    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y94         FDRE                                         r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.128     1.040 r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.109     1.148    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X30Y95         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.844     1.210    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y95         SRLC32E                                      r  Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.282     0.928    
    SLICE_X30Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.058    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[20].reg3_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.504%)  route 0.256ns (64.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.551     0.887    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[20]/Q
                         net (fo=2, routed)           0.256     1.284    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio2_io_o[11]
    SLICE_X50Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[20].reg3_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.809     1.175    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[20].reg3_reg[20]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.052     1.192    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[20].reg3_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.733%)  route 0.230ns (64.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.549     0.885    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y82         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y82         FDRE (Prop_fdre_C_Q)         0.128     1.013 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.230     1.243    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio2_io_o[7]
    SLICE_X50Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.809     1.175    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].reg3_reg[24]/C
                         clock pessimism             -0.035     1.140    
    SLICE_X50Y79         FDRE (Hold_fdre_C_D)         0.010     1.150    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[24].reg3_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.150    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.546     0.882    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y76         FDSE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDSE (Prop_fdse_C_Q)         0.141     1.023 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio_OE_reg[8]/Q
                         net (fo=1, routed)           0.052     1.075    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/gpio_io_t[23]
    SLICE_X34Y76         LUT5 (Prop_lut5_I4_O)        0.045     1.120 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.120    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1[8]_i_1_n_0
    SLICE_X34Y76         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.810     1.176    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y76         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/C
                         clock pessimism             -0.281     0.895    
    SLICE_X34Y76         FDRE (Hold_fdre_C_D)         0.121     1.016    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.016    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[9].reg1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.552     0.888    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y86         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[9].reg1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[9].reg1_reg[9]/Q
                         net (fo=1, routed)           0.052     1.081    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[9].reg1_reg
    SLICE_X42Y86         LUT5 (Prop_lut5_I2_O)        0.045     1.126 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[9]_i_1/O
                         net (fo=1, routed)           0.000     1.126    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data[9]
    SLICE_X42Y86         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.819     1.185    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X42Y86         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[9]/C
                         clock pessimism             -0.284     0.901    
    SLICE_X42Y86         FDRE (Hold_fdre_C_D)         0.121     1.022    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.209ns (45.291%)  route 0.252ns (54.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.542     0.878    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y77         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y77         FDRE (Prop_fdre_C_Q)         0.164     1.042 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg[16]/Q
                         net (fo=1, routed)           0.252     1.294    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.ALLIN0_ND_G0.READ_REG_GEN[16].reg1_reg
    SLICE_X49Y79         LUT5 (Prop_lut5_I2_O)        0.045     1.339 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[16]_i_1/O
                         net (fo=1, routed)           0.000     1.339    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data[16]
    SLICE_X49Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.813     1.179    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/s_axi_aclk
    SLICE_X49Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[16]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X49Y79         FDRE (Hold_fdre_C_D)         0.091     1.235    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/ip2bus_data_i_D1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.235    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X28Y83    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y82    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y82    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y82    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y80    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y80    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y81    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y81    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y81    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X46Y71    Counter_Overlay_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y87    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y95    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y97    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y97    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y86    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    Counter_Overlay_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0
  To Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 1.658ns (32.669%)  route 3.417ns (67.331%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 6.303 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.638    -1.078    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.560 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.323     0.762    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X47Y81         LUT4 (Prop_lut4_I3_O)        0.124     0.886 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.886    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.436 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.550 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.550    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.664 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.664    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.778 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.577     3.355    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X48Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.479 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.517     3.997    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.472     6.303    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/C
                         clock pessimism              0.567     6.870    
                         clock uncertainty           -0.069     6.800    
    SLICE_X48Y86         FDRE (Setup_fdre_C_CE)      -0.205     6.595    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]
  -------------------------------------------------------------------
                         required time                          6.595    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 1.658ns (32.669%)  route 3.417ns (67.331%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 6.303 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.638    -1.078    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.560 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.323     0.762    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X47Y81         LUT4 (Prop_lut4_I3_O)        0.124     0.886 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.886    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.436 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.550 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.550    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.664 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.664    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.778 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.577     3.355    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X48Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.479 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.517     3.997    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.472     6.303    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]/C
                         clock pessimism              0.567     6.870    
                         clock uncertainty           -0.069     6.800    
    SLICE_X48Y86         FDRE (Setup_fdre_C_CE)      -0.205     6.595    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[17]
  -------------------------------------------------------------------
                         required time                          6.595    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 1.658ns (32.669%)  route 3.417ns (67.331%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 6.303 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.638    -1.078    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.560 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.323     0.762    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X47Y81         LUT4 (Prop_lut4_I3_O)        0.124     0.886 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.886    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.436 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.550 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.550    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.664 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.664    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.778 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.577     3.355    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X48Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.479 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.517     3.997    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.472     6.303    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]/C
                         clock pessimism              0.567     6.870    
                         clock uncertainty           -0.069     6.800    
    SLICE_X48Y86         FDRE (Setup_fdre_C_CE)      -0.205     6.595    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[2]
  -------------------------------------------------------------------
                         required time                          6.595    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 1.658ns (32.669%)  route 3.417ns (67.331%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 6.303 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.638    -1.078    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.560 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.323     0.762    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X47Y81         LUT4 (Prop_lut4_I3_O)        0.124     0.886 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.886    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.436 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.550 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.550    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.664 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.664    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.778 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.577     3.355    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X48Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.479 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.517     3.997    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.472     6.303    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/C
                         clock pessimism              0.567     6.870    
                         clock uncertainty           -0.069     6.800    
    SLICE_X48Y86         FDRE (Setup_fdre_C_CE)      -0.205     6.595    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]
  -------------------------------------------------------------------
                         required time                          6.595    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 1.658ns (32.669%)  route 3.417ns (67.331%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 6.303 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.638    -1.078    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.560 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.323     0.762    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X47Y81         LUT4 (Prop_lut4_I3_O)        0.124     0.886 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.886    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.436 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.550 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.550    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.664 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.664    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.778 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.577     3.355    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X48Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.479 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.517     3.997    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.472     6.303    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]/C
                         clock pessimism              0.567     6.870    
                         clock uncertainty           -0.069     6.800    
    SLICE_X48Y86         FDRE (Setup_fdre_C_CE)      -0.205     6.595    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[5]
  -------------------------------------------------------------------
                         required time                          6.595    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 1.658ns (32.669%)  route 3.417ns (67.331%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 6.303 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.638    -1.078    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.560 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.323     0.762    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X47Y81         LUT4 (Prop_lut4_I3_O)        0.124     0.886 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.886    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.436 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.550 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.550    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.664 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.664    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.778 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.577     3.355    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X48Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.479 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.517     3.997    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.472     6.303    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]/C
                         clock pessimism              0.567     6.870    
                         clock uncertainty           -0.069     6.800    
    SLICE_X48Y86         FDRE (Setup_fdre_C_CE)      -0.205     6.595    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[9]
  -------------------------------------------------------------------
                         required time                          6.595    
                         arrival time                          -3.997    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.605ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.066ns  (logic 1.658ns (32.728%)  route 3.408ns (67.272%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.700ns = ( 6.300 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.638    -1.078    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.560 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.323     0.762    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X47Y81         LUT4 (Prop_lut4_I3_O)        0.124     0.886 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.886    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.436 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.550 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.550    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.664 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.664    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.778 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.577     3.355    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X48Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.479 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.508     3.988    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X48Y82         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.469     6.300    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y82         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                         clock pessimism              0.567     6.867    
                         clock uncertainty           -0.069     6.797    
    SLICE_X48Y82         FDRE (Setup_fdre_C_CE)      -0.205     6.592    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]
  -------------------------------------------------------------------
                         required time                          6.592    
                         arrival time                          -3.988    
  -------------------------------------------------------------------
                         slack                                  2.605    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.658ns (32.604%)  route 3.427ns (67.396%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 6.303 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.638    -1.078    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.560 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.323     0.762    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X47Y81         LUT4 (Prop_lut4_I3_O)        0.124     0.886 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.886    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.436 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.550 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.550    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.664 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.664    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.778 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.577     3.355    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X48Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.479 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.528     4.007    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.472     6.303    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]/C
                         clock pessimism              0.601     6.904    
                         clock uncertainty           -0.069     6.834    
    SLICE_X47Y84         FDRE (Setup_fdre_C_CE)      -0.205     6.629    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[0]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.085ns  (logic 1.658ns (32.604%)  route 3.427ns (67.396%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.697ns = ( 6.303 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.638    -1.078    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.560 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.323     0.762    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X47Y81         LUT4 (Prop_lut4_I3_O)        0.124     0.886 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.886    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.436 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.550 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.550    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.664 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.664    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.778 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.577     3.355    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X48Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.479 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.528     4.007    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X47Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.472     6.303    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y84         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]/C
                         clock pessimism              0.601     6.904    
                         clock uncertainty           -0.069     6.834    
    SLICE_X47Y84         FDRE (Setup_fdre_C_CE)      -0.205     6.629    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[23]
  -------------------------------------------------------------------
                         required time                          6.629    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@8.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.077ns  (logic 1.658ns (32.655%)  route 3.419ns (67.345%))
  Logic Levels:           6  (CARRY4=4 LUT4=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.698ns = ( 6.302 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.078ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.638    -1.078    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y79         FDRE (Prop_fdre_C_Q)         0.518    -0.560 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/Q
                         net (fo=4, routed)           1.323     0.762    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
    SLICE_X47Y81         LUT4 (Prop_lut4_I3_O)        0.124     0.886 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7/O
                         net (fo=1, routed)           0.000     0.886    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_i_7_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.436 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry/CO[3]
                         net (fo=1, routed)           0.000     1.436    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.550 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.550    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__0_n_0
    SLICE_X47Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.664 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.664    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__1_n_0
    SLICE_X47Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.778 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2/CO[3]
                         net (fo=2, routed)           1.577     3.355    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim1_carry__2_n_0
    SLICE_X48Y83         LUT4 (Prop_lut4_I1_O)        0.124     3.479 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1/O
                         net (fo=32, routed)          0.520     3.999    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim[31]_i_1_n_0
    SLICE_X45Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     8.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     2.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     4.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     4.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.471     6.302    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/C
                         clock pessimism              0.601     6.903    
                         clock uncertainty           -0.069     6.833    
    SLICE_X45Y83         FDRE (Setup_fdre_C_CE)      -0.205     6.628    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                          6.628    
                         arrival time                          -3.999    
  -------------------------------------------------------------------
                         slack                                  2.629    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.128ns (10.786%)  route 1.059ns (89.214%))
  Logic Levels:           0  
  Clock Path Skew:        1.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.162ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.554    -0.677    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y91         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y91         FDRE (Prop_fdre_C_Q)         0.128    -0.549 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/Q
                         net (fo=3, routed)           1.059     0.509    Counter_Overlay_i/CH_2/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y34          DSP48E1                                      r  Counter_Overlay_i/CH_2/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.024    -0.716    Counter_Overlay_i/CH_2/U0/COUNTER_i/CTR_CTL_0/U0/TCLK
    SLICE_X46Y91         LUT3 (Prop_lut3_I0_O)        0.056    -0.660 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1/O
                         net (fo=1, routed)           0.497    -0.162    Counter_Overlay_i/CH_2/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y34          DSP48E1                                      r  Counter_Overlay_i/CH_2/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.509     0.346    
    DSP48_X2Y34          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.057     0.289    Counter_Overlay_i/CH_2/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                           0.509    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.120ns  (logic 0.128ns (11.431%)  route 0.992ns (88.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.668ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.563    -0.668    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X27Y77         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y77         FDRE (Prop_fdre_C_Q)         0.128    -0.540 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/Q
                         net (fo=3, routed)           0.992     0.451    Counter_Overlay_i/CH_0/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y28          DSP48E1                                      r  Counter_Overlay_i/CH_0/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.013    -0.727    Counter_Overlay_i/CH_0/U0/COUNTER_i/CTR_CTL_0/U0/TCLK
    SLICE_X36Y77         LUT3 (Prop_lut3_I0_O)        0.056    -0.671 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1/O
                         net (fo=1, routed)           0.448    -0.222    Counter_Overlay_i/CH_0/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y28          DSP48E1                                      r  Counter_Overlay_i/CH_0/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.509     0.286    
    DSP48_X2Y28          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.057     0.229    Counter_Overlay_i/CH_0/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.442ns  (logic 0.141ns (9.778%)  route 1.301ns (90.222%))
  Logic Levels:           0  
  Clock Path Skew:        1.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.027ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.551    -0.680    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X49Y86         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/Q
                         net (fo=3, routed)           1.301     0.762    Counter_Overlay_i/CH_3/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y27          DSP48E1                                      r  Counter_Overlay_i/CH_3/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.026    -0.714    Counter_Overlay_i/CH_3/U0/COUNTER_i/CTR_CTL_0/U0/TCLK
    SLICE_X48Y86         LUT3 (Prop_lut3_I0_O)        0.056    -0.658 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1/O
                         net (fo=1, routed)           0.685     0.027    Counter_Overlay_i/CH_3/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y27          DSP48E1                                      r  Counter_Overlay_i/CH_3/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.509     0.536    
    DSP48_X2Y27          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.004     0.532    Counter_Overlay_i/CH_3/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.532    
                         arrival time                           0.762    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.128ns (10.486%)  route 1.093ns (89.514%))
  Logic Levels:           0  
  Clock Path Skew:        1.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.161ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.543    -0.688    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.128    -0.560 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/Q
                         net (fo=3, routed)           1.093     0.532    Counter_Overlay_i/CH_1/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CE
    DSP48_X2Y29          DSP48E1                                      r  Counter_Overlay_i/CH_1/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.009    -0.731    Counter_Overlay_i/CH_1/U0/COUNTER_i/CTR_CTL_0/U0/TCLK
    SLICE_X42Y75         LUT3 (Prop_lut3_I0_O)        0.056    -0.675 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/CTR_CTL_0/U0/c_counter_binary_0_i_1/O
                         net (fo=1, routed)           0.514    -0.161    Counter_Overlay_i/CH_1/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/CLK
    DSP48_X2Y29          DSP48E1                                      r  Counter_Overlay_i/CH_1/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
                         clock pessimism              0.509     0.347    
    DSP48_X2Y29          DSP48E1 (Hold_dsp48e1_CLK_CEP)
                                                     -0.057     0.290    Counter_Overlay_i/CH_1/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive
  -------------------------------------------------------------------
                         required time                         -0.290    
                         arrival time                           0.532    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.544    -0.687    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.546 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/Q
                         net (fo=4, routed)           0.118    -0.428    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.320 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.320    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[20]_i_1_n_4
    SLICE_X43Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.809    -0.931    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]/C
                         clock pessimism              0.243    -0.687    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.105    -0.582    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[23]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.929ns
    Source Clock Delay      (SCD):    -0.685ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.546    -0.685    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y72         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.141    -0.544 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/Q
                         net (fo=4, routed)           0.120    -0.424    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.316 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.316    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[4]_i_1_n_4
    SLICE_X43Y72         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.811    -0.929    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y72         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]/C
                         clock pessimism              0.243    -0.685    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.105    -0.580    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.913ns
    Source Clock Delay      (SCD):    -0.671ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.560    -0.671    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X27Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.530 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/Q
                         net (fo=4, routed)           0.120    -0.410    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]
    SLICE_X27Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.302 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.302    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1_n_4
    SLICE_X27Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.827    -0.913    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X27Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
                         clock pessimism              0.241    -0.671    
    SLICE_X27Y75         FDRE (Hold_fdre_C_D)         0.105    -0.566    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.543    -0.688    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y74         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDRE (Prop_fdre_C_Q)         0.141    -0.547 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/Q
                         net (fo=4, routed)           0.120    -0.427    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.319 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.319    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]_i_1_n_4
    SLICE_X43Y74         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.808    -0.932    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y74         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/C
                         clock pessimism              0.243    -0.688    
    SLICE_X43Y74         FDRE (Hold_fdre_C_D)         0.105    -0.583    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.688ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.543    -0.688    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.547 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]/Q
                         net (fo=4, routed)           0.120    -0.427    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.319 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.319    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[16]_i_1_n_4
    SLICE_X43Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.808    -0.932    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]/C
                         clock pessimism              0.243    -0.688    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.105    -0.583    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[19]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                          -0.319    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.931ns
    Source Clock Delay      (SCD):    -0.687ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.544    -0.687    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y73         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.546 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/Q
                         net (fo=4, routed)           0.120    -0.426    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.318 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.318    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[8]_i_1_n_4
    SLICE_X43Y73         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.809    -0.931    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y73         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
                         clock pessimism              0.243    -0.687    
    SLICE_X43Y73         FDRE (Hold_fdre_C_D)         0.105    -0.582    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.582    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_Counter_Overlay_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   Counter_Overlay_i/t_clk/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y28      Counter_Overlay_i/CH_0/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y29      Counter_Overlay_i/CH_1/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y34      Counter_Overlay_i/CH_2/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         8.000       5.846      DSP48_X2Y27      Counter_Overlay_i/CH_3/U0/COUNTER_i/c_counter_binary_0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         8.000       7.000      SLICE_X27Y77     Counter_Overlay_i/CH_0/U0/COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y70     Counter_Overlay_i/CH_0/U0/COUNTER_i/CTR_CTL_0/U0/sclr_b_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X27Y77     Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X27Y73     Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y74     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X49Y86     Counter_Overlay_i/CH_3/U0/COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X49Y86     Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y74     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y74     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y74     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y75     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[17]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X27Y77     Counter_Overlay_i/CH_0/U0/COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         4.000       3.500      SLICE_X27Y77     Counter_Overlay_i/CH_0/U0/COUNTER_i/CTR_CTL_0/U0/CLK_EN_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y77     Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y77     Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/IDAT_IND_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y73     Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y75     Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y75     Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X27Y76     Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y71     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X43Y73     Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Counter_Overlay_clk_wiz_0_0
  To Clock:  clkfbout_Counter_Overlay_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Counter_Overlay_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   Counter_Overlay_i/t_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_Counter_Overlay_clk_wiz_0_0

Setup :          392  Failing Endpoints,  Worst Slack       -5.043ns,  Total Violation    -1774.329ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.726ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.043ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.909%)  route 1.035ns (64.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 32.939 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.645    32.939    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    33.395 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.292    33.687    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    33.811 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.743    34.554    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.467    30.298    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.524    29.512    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -34.554    
  -------------------------------------------------------------------
                         slack                                 -5.043    

Slack (VIOLATED) :        -5.043ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.909%)  route 1.035ns (64.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 32.939 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.645    32.939    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    33.395 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.292    33.687    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    33.811 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.743    34.554    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.467    30.298    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.524    29.512    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -34.554    
  -------------------------------------------------------------------
                         slack                                 -5.043    

Slack (VIOLATED) :        -5.043ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.909%)  route 1.035ns (64.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 32.939 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.645    32.939    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    33.395 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.292    33.687    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    33.811 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.743    34.554    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.467    30.298    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.524    29.512    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[2]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -34.554    
  -------------------------------------------------------------------
                         slack                                 -5.043    

Slack (VIOLATED) :        -5.043ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.615ns  (logic 0.580ns (35.909%)  route 1.035ns (64.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 32.939 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.645    32.939    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    33.395 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.292    33.687    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    33.811 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.743    34.554    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.467    30.298    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y79         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X46Y79         FDRE (Setup_fdre_C_R)       -0.524    29.512    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[3]
  -------------------------------------------------------------------
                         required time                         29.512    
                         arrival time                         -34.554    
  -------------------------------------------------------------------
                         slack                                 -5.043    

Slack (VIOLATED) :        -5.019ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.595ns  (logic 0.580ns (36.374%)  route 1.015ns (63.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.699ns = ( 30.301 - 32.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 32.939 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.645    32.939    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    33.395 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.292    33.687    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    33.811 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.723    34.534    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X46Y82         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.470    30.301    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y82         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]/C
                         clock pessimism              0.000    30.301    
                         clock uncertainty           -0.262    30.039    
    SLICE_X46Y82         FDRE (Setup_fdre_C_R)       -0.524    29.515    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -34.534    
  -------------------------------------------------------------------
                         slack                                 -5.019    

Slack (VIOLATED) :        -5.019ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.595ns  (logic 0.580ns (36.374%)  route 1.015ns (63.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.699ns = ( 30.301 - 32.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 32.939 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.645    32.939    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    33.395 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.292    33.687    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    33.811 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.723    34.534    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X46Y82         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.470    30.301    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y82         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]/C
                         clock pessimism              0.000    30.301    
                         clock uncertainty           -0.262    30.039    
    SLICE_X46Y82         FDRE (Setup_fdre_C_R)       -0.524    29.515    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[13]
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -34.534    
  -------------------------------------------------------------------
                         slack                                 -5.019    

Slack (VIOLATED) :        -5.019ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.595ns  (logic 0.580ns (36.374%)  route 1.015ns (63.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.699ns = ( 30.301 - 32.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 32.939 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.645    32.939    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    33.395 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.292    33.687    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    33.811 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.723    34.534    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X46Y82         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.470    30.301    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y82         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]/C
                         clock pessimism              0.000    30.301    
                         clock uncertainty           -0.262    30.039    
    SLICE_X46Y82         FDRE (Setup_fdre_C_R)       -0.524    29.515    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[14]
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -34.534    
  -------------------------------------------------------------------
                         slack                                 -5.019    

Slack (VIOLATED) :        -5.019ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.595ns  (logic 0.580ns (36.374%)  route 1.015ns (63.626%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.699ns = ( 30.301 - 32.000 ) 
    Source Clock Delay      (SCD):    2.939ns = ( 32.939 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.645    32.939    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X48Y85         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.456    33.395 f  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.292    33.687    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X49Y85         LUT1 (Prop_lut1_I0_O)        0.124    33.811 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.723    34.534    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X46Y82         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.470    30.301    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X46Y82         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]/C
                         clock pessimism              0.000    30.301    
                         clock uncertainty           -0.262    30.039    
    SLICE_X46Y82         FDRE (Setup_fdre_C_R)       -0.524    29.515    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[15]
  -------------------------------------------------------------------
                         required time                         29.515    
                         arrival time                         -34.534    
  -------------------------------------------------------------------
                         slack                                 -5.019    

Slack (VIOLATED) :        -5.008ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.690ns  (logic 0.642ns (37.997%)  route 1.048ns (62.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.925ns = ( 32.925 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.631    32.925    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518    33.443 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.353    33.796    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X42Y74         LUT1 (Prop_lut1_I0_O)        0.124    33.920 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.695    34.615    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X43Y78         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.467    30.298    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y78         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X43Y78         FDRE (Setup_fdre_C_R)       -0.429    29.607    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         29.607    
                         arrival time                         -34.615    
  -------------------------------------------------------------------
                         slack                                 -5.008    

Slack (VIOLATED) :        -5.008ns  (required time - arrival time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@32.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        1.690ns  (logic 0.642ns (37.997%)  route 1.048ns (62.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.627ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 30.298 - 32.000 ) 
    Source Clock Delay      (SCD):    2.925ns = ( 32.925 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    31.294 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        1.631    32.925    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/s_axi_aclk
    SLICE_X42Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.518    33.443 f  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_util/U0/gpio_core_1/Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=4, routed)           0.353    33.796    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/gpio_io_o[0]
    SLICE_X42Y74         LUT1 (Prop_lut1_I0_O)        0.124    33.920 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/CLK_EN_i_1/O
                         net (fo=34, routed)          0.695    34.615    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/Dual.gpio_Data_Out_reg[0]
    SLICE_X43Y78         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                     32.000    32.000 r  
    H16                                               0.000    32.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    32.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    33.380 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    34.542    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    26.728 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    28.740    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    28.831 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         1.467    30.298    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X43Y78         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]/C
                         clock pessimism              0.000    30.298    
                         clock uncertainty           -0.262    30.036    
    SLICE_X43Y78         FDRE (Setup_fdre_C_R)       -0.429    29.607    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         29.607    
                         arrival time                         -34.615    
  -------------------------------------------------------------------
                         slack                                 -5.008    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.726ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.164ns (72.791%)  route 0.061ns (27.209%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.543     0.879    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[18]/Q
                         net (fo=2, routed)           0.061     1.104    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/D[13]
    SLICE_X47Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.808    -0.932    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]/C
                         clock pessimism              0.000    -0.932    
                         clock uncertainty            0.262    -0.669    
    SLICE_X47Y75         FDRE (Hold_fdre_C_D)         0.047    -0.622    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[13]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  1.726    

Slack (MET) :             1.727ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.226ns  (logic 0.164ns (72.490%)  route 0.062ns (27.510%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.543     0.879    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X46Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.164     1.043 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[19]/Q
                         net (fo=2, routed)           0.062     1.105    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/D[12]
    SLICE_X47Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.808    -0.932    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X47Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]/C
                         clock pessimism              0.000    -0.932    
                         clock uncertainty            0.262    -0.669    
    SLICE_X47Y75         FDRE (Hold_fdre_C_D)         0.047    -0.622    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[12]
  -------------------------------------------------------------------
                         required time                          0.622    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.732ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.554     0.890    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y92         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y92         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[12]/Q
                         net (fo=2, routed)           0.122     1.153    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/D[19]
    SLICE_X49Y91         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.823    -0.917    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X49Y91         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.262    -0.654    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.075    -0.579    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[19]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           1.153    
  -------------------------------------------------------------------
                         slack                                  1.732    

Slack (MET) :             1.736ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.553     0.889    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X49Y89         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[9]/Q
                         net (fo=2, routed)           0.122     1.152    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/D[22]
    SLICE_X49Y90         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.823    -0.917    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X49Y90         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[22]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.262    -0.654    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.070    -0.584    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[22]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.177%)  route 0.115ns (44.823%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.909ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.566     0.902    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X31Y77         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[17]/Q
                         net (fo=2, routed)           0.115     1.157    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/D[14]
    SLICE_X28Y77         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.831    -0.909    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X28Y77         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]/C
                         clock pessimism              0.000    -0.909    
                         clock uncertainty            0.262    -0.646    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.066    -0.580    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[14]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.738ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        -1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.544     0.880    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[24]/Q
                         net (fo=2, routed)           0.120     1.140    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/D[7]
    SLICE_X45Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.808    -0.932    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[7]/C
                         clock pessimism              0.000    -0.932    
                         clock uncertainty            0.262    -0.669    
    SLICE_X45Y75         FDRE (Hold_fdre_C_D)         0.072    -0.597    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[7]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  1.738    

Slack (MET) :             1.744ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.492%)  route 0.128ns (47.508%))
  Logic Levels:           0  
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.555     0.891    Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y90         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  Counter_Overlay_i/CH_2/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.128     1.159    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/D[24]
    SLICE_X44Y90         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.823    -0.917    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X44Y90         FDRE                                         r  Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]/C
                         clock pessimism              0.000    -0.917    
                         clock uncertainty            0.262    -0.654    
    SLICE_X44Y90         FDRE (Hold_fdre_C_D)         0.070    -0.584    Counter_Overlay_i/CH_2/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[24]
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.744ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        -1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.544     0.880    Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y76         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y76         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  Counter_Overlay_i/CH_1/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=2, routed)           0.124     1.145    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/D[31]
    SLICE_X45Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.808    -0.932    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X45Y75         FDRE                                         r  Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]/C
                         clock pessimism              0.000    -0.932    
                         clock uncertainty            0.262    -0.669    
    SLICE_X45Y75         FDRE (Hold_fdre_C_D)         0.070    -0.599    Counter_Overlay_i/CH_1/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[31]
  -------------------------------------------------------------------
                         required time                          0.599    
                         arrival time                           1.145    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.746ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        -1.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.564     0.900    Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X29Y76         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  Counter_Overlay_i/CH_0/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[10]/Q
                         net (fo=2, routed)           0.122     1.163    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/D[21]
    SLICE_X29Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.828    -0.912    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X29Y75         FDRE                                         r  Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]/C
                         clock pessimism              0.000    -0.912    
                         clock uncertainty            0.262    -0.649    
    SLICE_X29Y75         FDRE (Hold_fdre_C_D)         0.066    -0.583    Counter_Overlay_i/CH_0/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[21]
  -------------------------------------------------------------------
                         required time                          0.583    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  1.746    

Slack (MET) :             1.748ns  (arrival time - required time)
  Source:                 Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_Counter_Overlay_clk_wiz_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_Counter_Overlay_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_Counter_Overlay_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.238%)  route 0.134ns (48.762%))
  Logic Levels:           0  
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.262ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Counter_Overlay_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Counter_Overlay_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Counter_Overlay_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2458, routed)        0.551     0.887    Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y83         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y83         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  Counter_Overlay_i/CH_3/U0/COUNTER_i/axi_gpio_data/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[16]/Q
                         net (fo=2, routed)           0.134     1.162    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/D[15]
    SLICE_X48Y82         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_Counter_Overlay_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    Counter_Overlay_i/c_clk/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  Counter_Overlay_i/c_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    Counter_Overlay_i/t_clk/inst/lopt
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  Counter_Overlay_i/t_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    Counter_Overlay_i/t_clk/inst/clk_out1_Counter_Overlay_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  Counter_Overlay_i/t_clk/inst/clkout1_buf/O
                         net (fo=272, routed)         0.816    -0.924    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/TCLK
    SLICE_X48Y82         FDRE                                         r  Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]/C
                         clock pessimism              0.000    -0.924    
                         clock uncertainty            0.262    -0.661    
    SLICE_X48Y82         FDRE (Hold_fdre_C_D)         0.075    -0.586    Counter_Overlay_i/CH_3/U0/COUNTER_i/DIG_TIMER_0/U0/th_lim_reg[15]
  -------------------------------------------------------------------
                         required time                          0.586    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  1.748    





