22:55:49 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/IDE.log'.
22:55:56 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\temp_xsdb_launch_script.tcl
22:55:56 INFO  : Registering command handlers for Vitis TCF services
22:55:56 INFO  : Platform repository initialization has completed.
22:55:58 INFO  : XSCT server has started successfully.
22:55:59 INFO  : Successfully done setting XSCT server connection channel  
22:55:59 INFO  : plnx-install-location is set to ''
22:55:59 INFO  : Successfully done query RDI_DATADIR 
22:55:59 INFO  : Successfully done setting workspace for the tool. 
22:56:58 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/IDE.log'.
22:57:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\temp_xsdb_launch_script.tcl
22:57:00 INFO  : Registering command handlers for Vitis TCF services
22:57:00 INFO  : Platform repository initialization has completed.
22:57:02 INFO  : XSCT server has started successfully.
22:57:02 INFO  : Successfully done setting XSCT server connection channel  
22:57:02 INFO  : plnx-install-location is set to ''
22:57:02 INFO  : Successfully done setting workspace for the tool. 
22:57:02 INFO  : Successfully done query RDI_DATADIR 
22:58:33 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
22:58:33 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:00:21 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
23:00:21 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/tangerineZ7_20_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
23:03:20 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
23:03:54 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
23:04:17 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
23:05:26 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
23:05:36 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
23:05:39 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
23:06:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:06:00 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:06:00 INFO  : 'jtag frequency' command is executed.
23:06:00 INFO  : Context for 'APU' is selected.
23:06:00 INFO  : System reset is completed.
23:06:04 INFO  : 'after 3000' command is executed.
23:06:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:06:15 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:06:15 INFO  : Context for 'APU' is selected.
23:06:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:06:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:06:15 INFO  : Context for 'APU' is selected.
23:06:15 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/commanche/_ide/psinit/ps7_init.tcl' is done.
23:06:16 INFO  : 'ps7_init' command is executed.
23:06:16 INFO  : 'ps7_post_config' command is executed.
23:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:19 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/commanche/Debug/commanche.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:06:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:06:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/commanche/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/commanche/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/commanche/Debug/commanche.elf
configparams force-mem-access 0
----------------End of Script----------------

23:06:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:06:19 INFO  : 'con' command is executed.
23:06:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:06:19 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\commanche_system\_ide\scripts\debugger_commanche-default.tcl'
23:10:52 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
23:11:11 INFO  : Disconnected from the channel tcfchan#3.
23:11:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:12 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:11:12 INFO  : 'jtag frequency' command is executed.
23:11:14 INFO  : Context for 'APU' is selected.
23:11:15 INFO  : System reset is completed.
23:11:18 INFO  : 'after 3000' command is executed.
23:11:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:11:29 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:11:29 INFO  : Context for 'APU' is selected.
23:11:29 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:11:29 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:29 INFO  : Context for 'APU' is selected.
23:11:29 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/psinit/ps7_init.tcl' is done.
23:11:30 INFO  : 'ps7_init' command is executed.
23:11:30 INFO  : 'ps7_post_config' command is executed.
23:11:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:34 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:34 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:35 INFO  : 'con' command is executed.
23:11:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:11:35 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\shell_system\_ide\scripts\debugger_shell-default.tcl'
23:15:20 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
23:15:29 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
23:19:16 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
23:23:22 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
23:24:08 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
23:24:22 INFO  : Disconnected from the channel tcfchan#5.
23:24:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:24:23 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:24:23 INFO  : 'jtag frequency' command is executed.
23:24:24 INFO  : Context for 'APU' is selected.
23:24:24 INFO  : System reset is completed.
23:24:27 INFO  : 'after 3000' command is executed.
23:24:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:24:38 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:24:38 INFO  : Context for 'APU' is selected.
23:24:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:24:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:24:38 INFO  : Context for 'APU' is selected.
23:24:38 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
23:24:39 INFO  : 'ps7_init' command is executed.
23:24:39 INFO  : 'ps7_post_config' command is executed.
23:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:42 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:24:42 INFO  : 'configparams force-mem-access 0' command is executed.
23:24:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

23:24:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:24:42 INFO  : 'con' command is executed.
23:24:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:24:42 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
23:27:33 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
23:27:42 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
23:28:07 INFO  : Disconnected from the channel tcfchan#8.
23:28:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:08 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:28:08 INFO  : 'jtag frequency' command is executed.
23:28:08 INFO  : Context for 'APU' is selected.
23:28:08 INFO  : System reset is completed.
23:28:11 INFO  : 'after 3000' command is executed.
23:28:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:28:23 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:28:23 INFO  : Context for 'APU' is selected.
23:28:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:28:23 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:23 INFO  : Context for 'APU' is selected.
23:28:23 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tinyRaytracer/_ide/psinit/ps7_init.tcl' is done.
23:28:23 INFO  : 'ps7_init' command is executed.
23:28:23 INFO  : 'ps7_post_config' command is executed.
23:28:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:27 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tinyRaytracer/Debug/tinyRaytracer.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:28:27 INFO  : 'configparams force-mem-access 0' command is executed.
23:28:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tinyRaytracer/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tinyRaytracer/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tinyRaytracer/Debug/tinyRaytracer.elf
configparams force-mem-access 0
----------------End of Script----------------

23:28:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:28:27 INFO  : 'con' command is executed.
23:28:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:28:27 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\tinyRaytracer_system\_ide\scripts\debugger_tinyraytracer-default.tcl'
23:28:39 INFO  : Disconnected from the channel tcfchan#10.
23:28:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:28:40 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
23:28:40 INFO  : 'jtag frequency' command is executed.
23:28:42 INFO  : Context for 'APU' is selected.
23:28:42 INFO  : System reset is completed.
23:28:45 INFO  : 'after 3000' command is executed.
23:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
23:28:57 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
23:28:57 INFO  : Context for 'APU' is selected.
23:28:57 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
23:28:57 INFO  : 'configparams force-mem-access 1' command is executed.
23:28:57 INFO  : Context for 'APU' is selected.
23:28:57 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
23:28:57 INFO  : 'ps7_init' command is executed.
23:28:57 INFO  : 'ps7_post_config' command is executed.
23:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:01 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:29:01 INFO  : 'configparams force-mem-access 0' command is executed.
23:29:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

23:29:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:29:01 INFO  : 'con' command is executed.
23:29:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:29:01 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
00:15:04 INFO  : Disconnected from the channel tcfchan#11.
00:15:22 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/IDE.log'.
00:15:23 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\temp_xsdb_launch_script.tcl
00:15:24 INFO  : Registering command handlers for Vitis TCF services
00:15:25 INFO  : XSCT server has started successfully.
00:15:25 INFO  : Platform repository initialization has completed.
00:15:25 INFO  : Successfully done setting XSCT server connection channel  
00:15:25 INFO  : plnx-install-location is set to ''
00:15:25 INFO  : Successfully done query RDI_DATADIR 
00:15:25 INFO  : Successfully done setting workspace for the tool. 
08:09:43 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/IDE.log'.
08:09:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\temp_xsdb_launch_script.tcl
08:09:45 INFO  : Registering command handlers for Vitis TCF services
08:09:46 INFO  : Platform repository initialization has completed.
08:09:59 INFO  : XSCT server has started successfully.
08:09:59 INFO  : plnx-install-location is set to ''
08:09:59 INFO  : Successfully done setting XSCT server connection channel  
08:09:59 INFO  : Successfully done setting workspace for the tool. 
08:09:59 INFO  : Successfully done query RDI_DATADIR 
08:10:45 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
08:10:45 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/tangerineZ7_20_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:10:46 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
08:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:10:55 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
08:10:55 INFO  : 'jtag frequency' command is executed.
08:10:55 INFO  : Context for 'APU' is selected.
08:10:55 INFO  : System reset is completed.
08:10:58 INFO  : 'after 3000' command is executed.
08:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
08:11:09 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
08:11:09 INFO  : Context for 'APU' is selected.
08:11:09 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
08:11:09 INFO  : 'configparams force-mem-access 1' command is executed.
08:11:09 INFO  : Context for 'APU' is selected.
08:11:09 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
08:11:10 INFO  : 'ps7_init' command is executed.
08:11:10 INFO  : 'ps7_post_config' command is executed.
08:11:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:13 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
08:11:14 INFO  : 'configparams force-mem-access 0' command is executed.
08:11:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

08:11:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
08:11:14 INFO  : 'con' command is executed.
08:11:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

08:11:14 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
08:21:36 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:26:25 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:27:37 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:27:54 INFO  : Result from executing command 'removePlatformRepo': 
08:28:06 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
08:28:06 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:28:07 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:29:56 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:31:48 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:32:54 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:35:09 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:37:47 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:40:03 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:43:23 INFO  : Result from executing command 'removePlatformRepo': 
08:43:50 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
08:43:50 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:43:51 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:48:53 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
08:49:01 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
08:49:06 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
08:49:11 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
08:49:16 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
08:49:21 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:49:22 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
08:52:49 INFO  : Result from executing command 'removePlatformRepo': 
08:53:03 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
08:53:03 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:53:04 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:54:41 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:55:30 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:56:13 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:56:27 INFO  : Result from executing command 'removePlatformRepo': 
08:56:41 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
08:56:41 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
08:56:42 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:57:39 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
08:58:00 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:01:36 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:03:52 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:06:33 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:09:15 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:09:23 INFO  : Result from executing command 'removePlatformRepo': 
09:09:36 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
09:09:36 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:09:36 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:10:00 INFO  : Disconnected from the channel tcfchan#2.
09:10:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:10:01 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:10:01 INFO  : 'jtag frequency' command is executed.
09:10:01 INFO  : Context for 'APU' is selected.
09:10:01 INFO  : System reset is completed.
09:10:04 INFO  : 'after 3000' command is executed.
09:10:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:10:16 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:10:16 INFO  : Context for 'APU' is selected.
09:10:16 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:10:16 INFO  : 'configparams force-mem-access 1' command is executed.
09:10:16 INFO  : Context for 'APU' is selected.
09:10:16 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl' is done.
09:10:16 INFO  : 'ps7_init' command is executed.
09:10:16 INFO  : 'ps7_post_config' command is executed.
09:10:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:26 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:10:26 INFO  : 'configparams force-mem-access 0' command is executed.
09:10:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf
configparams force-mem-access 0
----------------End of Script----------------

09:10:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:10:26 INFO  : 'con' command is executed.
09:10:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:10:26 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\doom_system\_ide\scripts\debugger_doom-default.tcl'
09:15:48 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:16:13 INFO  : Disconnected from the channel tcfchan#19.
09:16:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:16:14 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:16:14 INFO  : 'jtag frequency' command is executed.
09:16:16 INFO  : Context for 'APU' is selected.
09:16:17 INFO  : System reset is completed.
09:16:20 INFO  : 'after 3000' command is executed.
09:16:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:16:31 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:16:31 INFO  : Context for 'APU' is selected.
09:16:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:16:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:16:31 INFO  : Context for 'APU' is selected.
09:16:31 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl' is done.
09:16:32 INFO  : 'ps7_init' command is executed.
09:16:32 INFO  : 'ps7_post_config' command is executed.
09:16:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:41 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:16:41 INFO  : 'configparams force-mem-access 0' command is executed.
09:16:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf
configparams force-mem-access 0
----------------End of Script----------------

09:16:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:16:41 INFO  : 'con' command is executed.
09:16:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:16:41 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\doom_system\_ide\scripts\debugger_doom-default.tcl'
09:18:38 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:19:01 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:19:09 INFO  : Disconnected from the channel tcfchan#20.
09:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:19:10 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:19:10 INFO  : 'jtag frequency' command is executed.
09:19:10 INFO  : Context for 'APU' is selected.
09:19:10 INFO  : System reset is completed.
09:19:13 INFO  : 'after 3000' command is executed.
09:19:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:19:25 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:19:25 INFO  : Context for 'APU' is selected.
09:19:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:19:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:19:25 INFO  : Context for 'APU' is selected.
09:19:25 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl' is done.
09:19:25 INFO  : 'ps7_init' command is executed.
09:19:25 INFO  : 'ps7_post_config' command is executed.
09:19:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:19:34 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:19:34 INFO  : 'configparams force-mem-access 0' command is executed.
09:19:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf
configparams force-mem-access 0
----------------End of Script----------------

09:19:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:19:35 INFO  : 'con' command is executed.
09:19:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:19:35 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\doom_system\_ide\scripts\debugger_doom-default.tcl'
09:20:00 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
09:20:26 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:20:34 INFO  : Disconnected from the channel tcfchan#21.
09:20:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:35 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:20:35 INFO  : 'jtag frequency' command is executed.
09:20:35 INFO  : Context for 'APU' is selected.
09:20:35 INFO  : System reset is completed.
09:20:38 INFO  : 'after 3000' command is executed.
09:20:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:20:50 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:20:50 INFO  : Context for 'APU' is selected.
09:20:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:20:50 INFO  : 'configparams force-mem-access 1' command is executed.
09:20:50 INFO  : Context for 'APU' is selected.
09:20:50 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl' is done.
09:20:50 INFO  : 'ps7_init' command is executed.
09:20:50 INFO  : 'ps7_post_config' command is executed.
09:20:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:20:59 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:20:59 INFO  : 'configparams force-mem-access 0' command is executed.
09:20:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf
configparams force-mem-access 0
----------------End of Script----------------

09:21:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:21:00 INFO  : 'con' command is executed.
09:21:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:21:00 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\doom_system\_ide\scripts\debugger_doom-default.tcl'
09:23:29 INFO  : No changes in MSS file content so sources will not be generated.
09:25:52 INFO  : Disconnected from the channel tcfchan#23.
09:25:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:54 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:25:54 INFO  : 'jtag frequency' command is executed.
09:25:54 INFO  : Context for 'APU' is selected.
09:25:54 INFO  : System reset is completed.
09:25:57 INFO  : 'after 3000' command is executed.
09:25:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:26:08 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:26:08 INFO  : Context for 'APU' is selected.
09:26:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:26:08 INFO  : 'configparams force-mem-access 1' command is executed.
09:26:08 INFO  : Context for 'APU' is selected.
09:26:08 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl' is done.
09:26:09 INFO  : 'ps7_init' command is executed.
09:26:09 INFO  : 'ps7_post_config' command is executed.
09:26:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:18 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:26:18 INFO  : 'configparams force-mem-access 0' command is executed.
09:26:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf
configparams force-mem-access 0
----------------End of Script----------------

09:26:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:26:18 INFO  : 'con' command is executed.
09:26:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:26:18 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\doom_system\_ide\scripts\debugger_doom-default.tcl'
09:26:51 INFO  : Disconnected from the channel tcfchan#24.
09:26:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:26:53 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:26:53 INFO  : 'jtag frequency' command is executed.
09:26:53 INFO  : Context for 'APU' is selected.
09:26:53 INFO  : System reset is completed.
09:26:56 INFO  : 'after 3000' command is executed.
09:26:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:27:07 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:27:07 INFO  : Context for 'APU' is selected.
09:27:07 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:27:07 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:07 INFO  : Context for 'APU' is selected.
09:27:07 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl' is done.
09:27:08 INFO  : 'ps7_init' command is executed.
09:27:08 INFO  : 'ps7_post_config' command is executed.
09:27:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:17 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:27:17 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:17 INFO  : 'con' command is executed.
09:27:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:27:17 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\doom_system\_ide\scripts\debugger_doom-default.tcl'
09:31:51 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
09:31:51 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:31:52 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:31:59 INFO  : Disconnected from the channel tcfchan#25.
09:32:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:32:00 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:32:00 INFO  : 'jtag frequency' command is executed.
09:32:03 INFO  : Context for 'APU' is selected.
09:32:03 INFO  : System reset is completed.
09:32:06 INFO  : 'after 3000' command is executed.
09:32:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:32:17 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:32:17 INFO  : Context for 'APU' is selected.
09:32:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:32:17 INFO  : 'configparams force-mem-access 1' command is executed.
09:32:17 INFO  : Context for 'APU' is selected.
09:32:17 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl' is done.
09:32:18 INFO  : 'ps7_init' command is executed.
09:32:18 INFO  : 'ps7_post_config' command is executed.
09:32:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:27 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:32:27 INFO  : 'configparams force-mem-access 0' command is executed.
09:32:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf
configparams force-mem-access 0
----------------End of Script----------------

09:32:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:32:27 INFO  : 'con' command is executed.
09:32:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:32:27 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\doom_system\_ide\scripts\debugger_doom-default.tcl'
09:34:02 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:34:07 INFO  : Disconnected from the channel tcfchan#27.
09:34:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:08 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:34:08 INFO  : 'jtag frequency' command is executed.
09:34:10 INFO  : Context for 'APU' is selected.
09:34:10 INFO  : System reset is completed.
09:34:13 INFO  : 'after 3000' command is executed.
09:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:34:25 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:34:25 INFO  : Context for 'APU' is selected.
09:34:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:34:25 INFO  : 'configparams force-mem-access 1' command is executed.
09:34:25 INFO  : Context for 'APU' is selected.
09:34:25 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl' is done.
09:34:25 INFO  : 'ps7_init' command is executed.
09:34:25 INFO  : 'ps7_post_config' command is executed.
09:34:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:34 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:34:35 INFO  : 'configparams force-mem-access 0' command is executed.
09:34:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf
configparams force-mem-access 0
----------------End of Script----------------

09:34:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:34:35 INFO  : 'con' command is executed.
09:34:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:34:35 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\doom_system\_ide\scripts\debugger_doom-default.tcl'
09:36:40 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
09:37:07 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:37:23 INFO  : Disconnected from the channel tcfchan#28.
09:37:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:24 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:37:24 INFO  : 'jtag frequency' command is executed.
09:37:24 INFO  : Context for 'APU' is selected.
09:37:24 INFO  : System reset is completed.
09:37:27 INFO  : 'after 3000' command is executed.
09:37:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:37:38 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:37:38 INFO  : Context for 'APU' is selected.
09:37:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:37:38 INFO  : 'configparams force-mem-access 1' command is executed.
09:37:38 INFO  : Context for 'APU' is selected.
09:37:38 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl' is done.
09:37:39 INFO  : 'ps7_init' command is executed.
09:37:39 INFO  : 'ps7_post_config' command is executed.
09:37:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:48 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:37:48 INFO  : 'configparams force-mem-access 0' command is executed.
09:37:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf
configparams force-mem-access 0
----------------End of Script----------------

09:37:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:37:48 INFO  : 'con' command is executed.
09:37:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:37:48 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\doom_system\_ide\scripts\debugger_doom-default.tcl'
09:44:32 INFO  : Checking for BSP changes to sync application flags for project 'doom'...
09:44:43 INFO  : Disconnected from the channel tcfchan#30.
09:44:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:44 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:44:44 INFO  : 'jtag frequency' command is executed.
09:44:44 INFO  : Context for 'APU' is selected.
09:44:45 INFO  : System reset is completed.
09:44:48 INFO  : 'after 3000' command is executed.
09:44:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:44:59 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:44:59 INFO  : Context for 'APU' is selected.
09:44:59 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:44:59 INFO  : 'configparams force-mem-access 1' command is executed.
09:44:59 INFO  : Context for 'APU' is selected.
09:44:59 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl' is done.
09:45:00 INFO  : 'ps7_init' command is executed.
09:45:00 INFO  : 'ps7_post_config' command is executed.
09:45:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:09 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:45:09 INFO  : 'configparams force-mem-access 0' command is executed.
09:45:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/doom/Debug/doom.elf
configparams force-mem-access 0
----------------End of Script----------------

09:45:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:45:09 INFO  : 'con' command is executed.
09:45:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:45:09 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\doom_system\_ide\scripts\debugger_doom-default.tcl'
09:46:22 INFO  : Disconnected from the channel tcfchan#31.
09:46:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:23 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:46:23 INFO  : 'jtag frequency' command is executed.
09:46:24 INFO  : Context for 'APU' is selected.
09:46:24 INFO  : System reset is completed.
09:46:27 INFO  : 'after 3000' command is executed.
09:46:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
09:46:38 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:46:38 INFO  : Context for 'APU' is selected.
09:46:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:46:38 INFO  : 'configparams force-mem-access 1' command is executed.
09:46:38 INFO  : Context for 'APU' is selected.
09:46:38 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
09:46:39 INFO  : 'ps7_init' command is executed.
09:46:39 INFO  : 'ps7_post_config' command is executed.
09:46:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:42 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:46:42 INFO  : 'configparams force-mem-access 0' command is executed.
09:46:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

09:46:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:46:42 INFO  : 'con' command is executed.
09:46:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:46:42 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:10:34 INFO  : Disconnected from the channel tcfchan#32.
12:10:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:35 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:10:35 INFO  : 'jtag frequency' command is executed.
12:10:35 INFO  : Context for 'APU' is selected.
12:10:35 INFO  : System reset is completed.
12:10:38 INFO  : 'after 3000' command is executed.
12:10:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
12:10:50 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:10:50 INFO  : Context for 'APU' is selected.
12:10:50 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:10:50 INFO  : 'configparams force-mem-access 1' command is executed.
12:10:50 INFO  : Context for 'APU' is selected.
12:10:50 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/psinit/ps7_init.tcl' is done.
12:10:50 INFO  : 'ps7_init' command is executed.
12:10:50 INFO  : 'ps7_post_config' command is executed.
12:10:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:55 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:10:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:10:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

12:10:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:10:55 INFO  : 'con' command is executed.
12:10:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:10:55 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\shell_system\_ide\scripts\debugger_shell-default.tcl'
12:17:03 INFO  : Disconnected from the channel tcfchan#33.
12:17:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:17:04 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:17:04 INFO  : 'jtag frequency' command is executed.
12:17:06 INFO  : Context for 'APU' is selected.
12:17:06 INFO  : System reset is completed.
12:17:09 INFO  : 'after 3000' command is executed.
12:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
12:17:21 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:17:21 INFO  : Context for 'APU' is selected.
12:17:21 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:17:21 INFO  : 'configparams force-mem-access 1' command is executed.
12:17:21 INFO  : Context for 'APU' is selected.
12:17:21 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:17:21 INFO  : 'ps7_init' command is executed.
12:17:21 INFO  : 'ps7_post_config' command is executed.
12:17:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:25 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:17:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:17:25 INFO  : 'con' command is executed.
12:17:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:17:25 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:22:57 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
12:23:05 INFO  : Disconnected from the channel tcfchan#34.
12:23:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:06 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:23:06 INFO  : 'jtag frequency' command is executed.
12:23:07 INFO  : Context for 'APU' is selected.
12:23:07 INFO  : System reset is completed.
12:23:10 INFO  : 'after 3000' command is executed.
12:23:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
12:23:22 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:23:22 INFO  : Context for 'APU' is selected.
12:23:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:23:22 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:22 INFO  : Context for 'APU' is selected.
12:23:22 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/_ide/psinit/ps7_init.tcl' is done.
12:23:22 INFO  : 'ps7_init' command is executed.
12:23:22 INFO  : 'ps7_post_config' command is executed.
12:23:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:25 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/Debug/gf3dEngineTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:25 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/Debug/gf3dEngineTest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:25 INFO  : 'con' command is executed.
12:23:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:23:25 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\gf3dEngineTest_system\_ide\scripts\debugger_gf3denginetest-default.tcl'
12:24:38 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
12:24:50 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
12:24:57 INFO  : Disconnected from the channel tcfchan#35.
12:24:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:58 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:24:58 INFO  : 'jtag frequency' command is executed.
12:25:00 INFO  : Context for 'APU' is selected.
12:25:00 INFO  : System reset is completed.
12:25:03 INFO  : 'after 3000' command is executed.
12:25:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
12:25:15 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:25:15 INFO  : Context for 'APU' is selected.
12:25:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:25:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:15 INFO  : Context for 'APU' is selected.
12:25:15 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/_ide/psinit/ps7_init.tcl' is done.
12:25:15 INFO  : 'ps7_init' command is executed.
12:25:15 INFO  : 'ps7_post_config' command is executed.
12:25:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:18 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/Debug/gf3dEngineTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:18 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/Debug/gf3dEngineTest.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:19 INFO  : 'con' command is executed.
12:25:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:25:19 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\gf3dEngineTest_system\_ide\scripts\debugger_gf3denginetest-default.tcl'
12:25:32 INFO  : Disconnected from the channel tcfchan#36.
12:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:33 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
12:25:33 INFO  : 'jtag frequency' command is executed.
12:25:35 INFO  : Context for 'APU' is selected.
12:25:35 INFO  : System reset is completed.
12:25:38 INFO  : 'after 3000' command is executed.
12:25:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
12:25:49 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
12:25:49 INFO  : Context for 'APU' is selected.
12:25:49 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
12:25:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:49 INFO  : Context for 'APU' is selected.
12:25:49 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
12:25:50 INFO  : 'ps7_init' command is executed.
12:25:50 INFO  : 'ps7_post_config' command is executed.
12:25:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:53 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:53 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:53 INFO  : 'con' command is executed.
12:25:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:25:53 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
13:22:09 INFO  : Disconnected from the channel tcfchan#37.
13:22:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:22:10 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
13:22:10 INFO  : 'jtag frequency' command is executed.
13:22:10 INFO  : Context for 'APU' is selected.
13:22:11 INFO  : System reset is completed.
13:22:14 INFO  : 'after 3000' command is executed.
13:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
13:22:25 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
13:22:25 INFO  : Context for 'APU' is selected.
13:22:25 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
13:22:25 INFO  : 'configparams force-mem-access 1' command is executed.
13:22:25 INFO  : Context for 'APU' is selected.
13:22:25 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/psinit/ps7_init.tcl' is done.
13:22:26 INFO  : 'ps7_init' command is executed.
13:22:26 INFO  : 'ps7_post_config' command is executed.
13:22:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:30 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:22:30 INFO  : 'configparams force-mem-access 0' command is executed.
13:22:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

13:22:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:22:31 INFO  : 'con' command is executed.
13:22:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:22:31 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\shell_system\_ide\scripts\debugger_shell-default.tcl'
13:29:21 INFO  : Disconnected from the channel tcfchan#38.
13:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:29:22 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
13:29:22 INFO  : 'jtag frequency' command is executed.
13:29:24 INFO  : Context for 'APU' is selected.
13:29:24 INFO  : System reset is completed.
13:29:27 INFO  : 'after 3000' command is executed.
13:29:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
13:29:38 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
13:29:39 INFO  : Context for 'APU' is selected.
13:29:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
13:29:39 INFO  : 'configparams force-mem-access 1' command is executed.
13:29:39 INFO  : Context for 'APU' is selected.
13:29:39 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
13:29:39 INFO  : 'ps7_init' command is executed.
13:29:39 INFO  : 'ps7_post_config' command is executed.
13:29:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:42 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:29:43 INFO  : 'configparams force-mem-access 0' command is executed.
13:29:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

13:29:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:29:43 INFO  : 'con' command is executed.
13:29:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:29:43 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
13:58:34 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
14:08:14 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
14:08:41 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
19:15:35 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
19:23:49 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
19:24:16 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:24:35 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
19:24:41 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:25:38 INFO  : Result from executing command 'removePlatformRepo': 
19:25:53 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
19:25:53 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
19:25:54 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:27:20 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:27:25 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:28:30 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:29:34 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
19:29:48 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:30:07 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:31:31 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:31:36 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
19:37:26 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:37:37 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
19:37:43 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
19:38:19 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
19:38:30 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
19:38:41 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
20:15:41 INFO  : Disconnected from the channel tcfchan#39.
20:15:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:42 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
20:15:42 INFO  : 'jtag frequency' command is executed.
20:15:43 INFO  : Context for 'APU' is selected.
20:15:43 INFO  : System reset is completed.
20:15:46 INFO  : 'after 3000' command is executed.
20:15:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
20:15:58 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
20:15:58 INFO  : Context for 'APU' is selected.
20:15:58 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
20:15:58 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:58 INFO  : Context for 'APU' is selected.
20:15:58 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/psinit/ps7_init.tcl' is done.
20:15:58 INFO  : 'ps7_init' command is executed.
20:15:58 INFO  : 'ps7_post_config' command is executed.
20:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:03 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:16:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:16:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

20:16:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:16:03 INFO  : 'con' command is executed.
20:16:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

20:16:03 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\shell_system\_ide\scripts\debugger_shell-default.tcl'
21:48:15 INFO  : Result from executing command 'removePlatformRepo': 
21:48:26 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
21:48:26 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
21:48:27 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
21:48:36 INFO  : Disconnected from the channel tcfchan#44.
21:48:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:37 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
21:48:37 INFO  : 'jtag frequency' command is executed.
21:48:39 INFO  : Context for 'APU' is selected.
21:48:39 INFO  : System reset is completed.
21:48:43 INFO  : 'after 3000' command is executed.
21:48:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
21:48:54 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
21:48:54 INFO  : Context for 'APU' is selected.
21:48:54 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
21:48:54 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:54 INFO  : Context for 'APU' is selected.
21:48:54 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
21:48:55 INFO  : 'ps7_init' command is executed.
21:48:55 INFO  : 'ps7_post_config' command is executed.
21:48:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:58 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:58 INFO  : 'con' command is executed.
21:48:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:48:58 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
21:52:06 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
21:52:11 INFO  : Checking for BSP changes to sync application flags for project 'fractal'...
21:52:16 INFO  : Checking for BSP changes to sync application flags for project 'commanche'...
21:52:21 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
21:52:25 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
21:52:31 INFO  : Checking for BSP changes to sync application flags for project 'mp3Player'...
21:52:36 INFO  : Checking for BSP changes to sync application flags for project 'tinyRaytracer'...
22:50:57 INFO  : Disconnected from the channel tcfchan#47.
07:35:33 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/IDE.log'.
07:35:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\temp_xsdb_launch_script.tcl
07:35:36 INFO  : Registering command handlers for Vitis TCF services
07:35:37 INFO  : Platform repository initialization has completed.
07:35:41 INFO  : XSCT server has started successfully.
07:35:41 INFO  : Successfully done setting XSCT server connection channel  
07:35:41 INFO  : plnx-install-location is set to ''
07:35:43 INFO  : Successfully done setting workspace for the tool. 
07:35:43 INFO  : Successfully done query RDI_DATADIR 
07:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:36:03 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
07:36:03 INFO  : 'jtag frequency' command is executed.
07:36:03 INFO  : Context for 'APU' is selected.
07:36:03 INFO  : System reset is completed.
07:36:06 INFO  : 'after 3000' command is executed.
07:36:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
07:36:17 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
07:36:17 INFO  : Context for 'APU' is selected.
07:36:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
07:36:17 INFO  : 'configparams force-mem-access 1' command is executed.
07:36:17 INFO  : Context for 'APU' is selected.
07:36:17 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
07:36:18 INFO  : 'ps7_init' command is executed.
07:36:18 INFO  : 'ps7_post_config' command is executed.
07:36:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:36:21 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
07:36:22 INFO  : 'configparams force-mem-access 0' command is executed.
07:36:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

07:36:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
07:36:22 INFO  : 'con' command is executed.
07:36:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

07:36:22 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
09:21:14 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
09:21:45 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
09:22:01 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
09:22:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

09:22:18 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
09:22:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:06:36 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
10:06:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:36:15 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
10:36:27 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
10:36:56 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
10:36:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:43:14 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
10:43:17 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

16:26:54 INFO  : Disconnected from the channel tcfchan#1.
22:57:20 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/IDE.log'.
22:57:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\temp_xsdb_launch_script.tcl
22:57:22 INFO  : Registering command handlers for Vitis TCF services
22:57:23 INFO  : Platform repository initialization has completed.
22:57:37 INFO  : XSCT server has started successfully.
22:57:42 INFO  : plnx-install-location is set to ''
22:57:42 INFO  : Successfully done setting XSCT server connection channel  
22:57:42 INFO  : Successfully done query RDI_DATADIR 
22:57:42 INFO  : Successfully done setting workspace for the tool. 
22:57:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:57:54 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:58:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:24 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
22:58:24 INFO  : 'jtag frequency' command is executed.
22:58:24 INFO  : Context for 'APU' is selected.
22:58:24 INFO  : System reset is completed.
22:58:27 INFO  : 'after 3000' command is executed.
22:58:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}' command is executed.
22:58:39 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
22:58:39 INFO  : Context for 'APU' is selected.
22:58:39 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
22:58:39 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:39 INFO  : Context for 'APU' is selected.
22:58:39 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
22:58:39 INFO  : 'ps7_init' command is executed.
22:58:39 INFO  : 'ps7_post_config' command is executed.
22:58:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:43 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:43 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-23727093-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:43 INFO  : 'con' command is executed.
22:58:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:58:43 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
00:21:19 INFO  : Disconnected from the channel tcfchan#1.
09:26:59 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/IDE.log'.
09:27:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\temp_xsdb_launch_script.tcl
09:27:02 INFO  : Registering command handlers for Vitis TCF services
09:27:02 INFO  : Platform repository initialization has completed.
09:27:07 INFO  : XSCT server has started successfully.
09:27:07 INFO  : Successfully done setting XSCT server connection channel  
09:27:07 INFO  : plnx-install-location is set to ''
09:27:08 INFO  : Successfully done setting workspace for the tool. 
09:27:13 INFO  : Successfully done query RDI_DATADIR 
09:27:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:16 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
09:27:16 INFO  : 'jtag frequency' command is executed.
09:27:16 INFO  : Context for 'APU' is selected.
09:27:16 INFO  : System reset is completed.
09:27:19 INFO  : 'after 3000' command is executed.
09:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
09:27:31 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
09:27:31 INFO  : Context for 'APU' is selected.
09:27:31 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
09:27:31 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:31 INFO  : Context for 'APU' is selected.
09:27:31 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
09:27:31 INFO  : 'ps7_init' command is executed.
09:27:31 INFO  : 'ps7_post_config' command is executed.
09:27:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:35 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:27:35 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:27:35 INFO  : 'con' command is executed.
09:27:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:27:35 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
12:24:00 INFO  : Disconnected from the channel tcfchan#1.
14:52:47 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/IDE.log'.
14:52:48 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\temp_xsdb_launch_script.tcl
14:52:50 INFO  : Registering command handlers for Vitis TCF services
14:52:51 INFO  : Platform repository initialization has completed.
14:53:05 INFO  : XSCT server has started successfully.
14:53:07 INFO  : Successfully done setting XSCT server connection channel  
14:53:07 INFO  : plnx-install-location is set to ''
14:53:07 INFO  : Successfully done query RDI_DATADIR 
14:53:07 INFO  : Successfully done setting workspace for the tool. 
14:53:54 INFO  : Result from executing command 'getProjects': tangerineZ7_20_wrapper
14:53:54 INFO  : Result from executing command 'getPlatforms': tangerineZ7_20_wrapper|C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/tangerineZ7_20_wrapper.xpfm;xilinx_vck190_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|D:/Xilinx2023.1/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
14:53:55 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
14:54:02 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
15:25:29 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
15:25:32 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
15:26:17 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
15:27:13 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
15:27:20 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
15:28:52 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
15:29:17 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
15:30:37 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
17:49:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:33 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:49:33 INFO  : 'jtag frequency' command is executed.
17:49:33 INFO  : Context for 'APU' is selected.
17:49:33 INFO  : System reset is completed.
17:49:37 INFO  : 'after 3000' command is executed.
17:49:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:49:48 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:49:48 INFO  : Context for 'APU' is selected.
17:49:48 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:49:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:49:48 INFO  : Context for 'APU' is selected.
17:49:48 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/psinit/ps7_init.tcl' is done.
17:49:49 INFO  : 'ps7_init' command is executed.
17:49:49 INFO  : 'ps7_post_config' command is executed.
17:49:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:53 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/Debug/shell.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:49:54 INFO  : 'configparams force-mem-access 0' command is executed.
17:49:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/shell/Debug/shell.elf
configparams force-mem-access 0
----------------End of Script----------------

17:49:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:49:54 INFO  : 'con' command is executed.
17:49:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:49:54 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\shell_system\_ide\scripts\debugger_shell-default.tcl'
17:53:16 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
17:53:38 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
17:53:45 INFO  : Disconnected from the channel tcfchan#2.
17:53:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:46 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:53:46 INFO  : 'jtag frequency' command is executed.
17:53:46 INFO  : Context for 'APU' is selected.
17:53:46 INFO  : System reset is completed.
17:53:49 INFO  : 'after 3000' command is executed.
17:53:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:54:00 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:54:00 INFO  : Context for 'APU' is selected.
17:54:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:54:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:00 INFO  : Context for 'APU' is selected.
17:54:00 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/_ide/psinit/ps7_init.tcl' is done.
17:54:01 INFO  : 'ps7_init' command is executed.
17:54:01 INFO  : 'ps7_post_config' command is executed.
17:54:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:05 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/Debug/gf3dEngineTest.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/gf3dEngineTest/Debug/gf3dEngineTest.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:05 INFO  : 'con' command is executed.
17:54:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:54:05 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\gf3dEngineTest_system\_ide\scripts\debugger_gf3denginetest-default.tcl'
17:54:48 INFO  : Checking for BSP changes to sync application flags for project 'shell'...
17:55:01 INFO  : Disconnected from the channel tcfchan#3.
17:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:02 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:55:02 INFO  : 'jtag frequency' command is executed.
17:55:04 INFO  : Context for 'APU' is selected.
17:55:04 INFO  : System reset is completed.
17:55:07 INFO  : 'after 3000' command is executed.
17:55:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:55:19 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:55:19 INFO  : Context for 'APU' is selected.
17:55:19 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:55:19 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:19 INFO  : Context for 'APU' is selected.
17:55:19 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
17:55:19 INFO  : 'ps7_init' command is executed.
17:55:19 INFO  : 'ps7_post_config' command is executed.
17:55:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:23 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:23 INFO  : 'con' command is executed.
17:55:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:55:23 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
19:08:19 INFO  : Checking for BSP changes to sync application flags for project 'gf3dEngineTest'...
00:03:37 INFO  : Disconnected from the channel tcfchan#5.
17:31:29 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/IDE.log'.
17:31:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\temp_xsdb_launch_script.tcl
17:31:32 INFO  : Registering command handlers for Vitis TCF services
17:31:33 INFO  : Platform repository initialization has completed.
17:31:36 INFO  : XSCT server has started successfully.
17:31:38 INFO  : plnx-install-location is set to ''
17:31:38 INFO  : Successfully done setting XSCT server connection channel  
17:31:38 INFO  : Successfully done query RDI_DATADIR 
17:31:38 INFO  : Successfully done setting workspace for the tool. 
17:31:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:45 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
17:31:45 INFO  : 'jtag frequency' command is executed.
17:31:45 INFO  : Context for 'APU' is selected.
17:31:45 INFO  : System reset is completed.
17:31:48 INFO  : 'after 3000' command is executed.
17:31:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
17:32:00 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
17:32:00 INFO  : Context for 'APU' is selected.
17:32:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
17:32:00 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:00 INFO  : Context for 'APU' is selected.
17:32:00 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
17:32:01 INFO  : 'ps7_init' command is executed.
17:32:01 INFO  : 'ps7_post_config' command is executed.
17:32:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:04 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:04 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:04 INFO  : 'con' command is executed.
17:32:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:32:04 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
10:05:17 DEBUG : Logs will be stored at 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/IDE.log'.
10:05:18 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\temp_xsdb_launch_script.tcl
10:05:20 INFO  : Registering command handlers for Vitis TCF services
10:05:20 INFO  : Platform repository initialization has completed.
10:05:25 INFO  : XSCT server has started successfully.
10:05:25 INFO  : Successfully done setting XSCT server connection channel  
10:05:25 INFO  : plnx-install-location is set to ''
10:05:25 INFO  : Successfully done query RDI_DATADIR 
10:05:25 INFO  : Successfully done setting workspace for the tool. 
10:05:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:07:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:07:00 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:08:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:08:29 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:08:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:08:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:08:50 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:09:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:09:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:09:20 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:10:04 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:10:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:10:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:10:56 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:11:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:11:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:12:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:12:24 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:13:28 INFO  : Checking for BSP changes to sync application flags for project 'slideshow'...
10:13:33 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa is already opened

10:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:13:45 INFO  : Jtag cable 'Platform Cable USB II 00001510415d01' is selected.
10:13:45 INFO  : 'jtag frequency' command is executed.
10:13:45 INFO  : Context for 'APU' is selected.
10:13:45 INFO  : System reset is completed.
10:13:48 INFO  : 'after 3000' command is executed.
10:13:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}' command is executed.
10:14:00 INFO  : Device configured successfully with "C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit"
10:14:00 INFO  : Context for 'APU' is selected.
10:14:00 INFO  : Hardware design and registers information is loaded from 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa'.
10:14:00 INFO  : 'configparams force-mem-access 1' command is executed.
10:14:00 INFO  : Context for 'APU' is selected.
10:14:00 INFO  : Sourcing of 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl' is done.
10:14:03 INFO  : 'ps7_init' command is executed.
10:14:03 INFO  : 'ps7_post_config' command is executed.
10:14:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:10 INFO  : The application 'C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf' is downloaded to processor 'ps7_cortexa9_0'.
10:14:11 INFO  : 'configparams force-mem-access 0' command is executed.
10:14:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 00001510415d01" && level==0 && jtag_device_ctx=="jsn-DLC10-00001510415d01-4ba00477-0"}
fpga -file C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/bitstream/tangerineZ7_20_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/tangerineZ7_20_wrapper/export/tangerineZ7_20_wrapper/hw/tangerineZ7_20_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/qubeck/Documents/Development/ProjektyVitis/TangerineZ7_20/slideshow/Debug/slideshow.elf
configparams force-mem-access 0
----------------End of Script----------------

10:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
10:14:11 INFO  : 'con' command is executed.
10:14:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

10:14:11 INFO  : Launch script is exported to file 'C:\Users\qubeck\Documents\Development\ProjektyVitis\TangerineZ7_20\slideshow_system\_ide\scripts\debugger_slideshow-default.tcl'
10:17:53 INFO  : Disconnected from the channel tcfchan#1.
