INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EE720a/cadvlsi_final/cadvlsi_final.srcs/sources_1/imports/Desktop/TDE_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TDE
INFO: [VRFC 10-311] analyzing module seg7_display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EE720a/cadvlsi_final/cadvlsi_final.srcs/sim_1/imports/Desktop/TDE_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
