
<!--
This XML file (created on Wed Oct 04 21:31:27 2006) contains limited information
from the compilation of logic designs using Quartus II software (BUT NOT THE
LOGIC DESIGN FILES) that will be transmitted to Altera Corporation through
operation of the "TalkBack" feature.  To enable/disable this feature, run
qtb_install.exe located in your quartus/bin folder.  For more information, go
to www.altera.com/products/software/download/dnl-download_license.html
-->
<talkback>
<ver>6.0</ver>
<schema>quartus_version_6.0_build_202.xsd</schema>
<license>
	<host_id>0013d4851278</host_id>
	<nic_id>0013d4851278</nic_id>
	<cdrive_id>7413850f</cdrive_id>
</license>
<tool>
	<name>Quartus II</name>
	<version>6.0</version>
	<build>Build 202</build>
	<service_pack_label>1</service_pack_label>
	<binary_type>32</binary_type>
	<module>quartus_fit</module>
	<edition>Web Edition</edition>
	<eval>Licensed</eval>
	<compilation_end_time>Wed Oct 04 21:31:27 2006</compilation_end_time>
</tool>
<machine>
	<os>Windows XP</os>
	<cpu>
		<proc_count>1</proc_count>
		<cpu_freq units="MHz">1802</cpu_freq>
	</cpu>
	<ram units="MB">1024</ram>
</machine>
<project>C:/altera/FPGA_course/ex19/ex19</project>
<revision>ex19</revision>
<compilation_summary>
	<flow_status>Successful - Wed Oct 04 21:31:27 2006</flow_status>
	<quartus_ii_version>6.0 Build 202 06/20/2006 SP 1 SJ Web Edition</quartus_ii_version>
	<revision_name>ex19</revision_name>
	<top_level_entity_name>ex19</top_level_entity_name>
	<family>Cyclone</family>
	<device>EP1C12F256C7</device>
	<timing_models>Final</timing_models>
	<met_timing_requirements>N/A</met_timing_requirements>
	<total_logic_elements>132 / 12,060 ( 1 % )</total_logic_elements>
	<total_pins>10 / 185 ( 5 % )</total_pins>
	<total_virtual_pins>0</total_virtual_pins>
	<total_memory_bits>0 / 239,616 ( 0 % )</total_memory_bits>
	<total_plls>0 / 2 ( 0 % )</total_plls>
</compilation_summary>
<resource_usage_summary>
	<rsc name="Total logic elements" util="1" max=" 12060 " type="int">132 </rsc>
	<rsc name="-- Combinational with no register" type="int">67</rsc>
	<rsc name="-- Register only" type="int">2</rsc>
	<rsc name="-- Combinational with a register" type="int">63</rsc>
	<rsc name="Logic element usage by number of LUT inputs" type="text"></rsc>
	<rsc name="-- 4 input functions" type="int">28</rsc>
	<rsc name="-- 3 input functions" type="int">26</rsc>
	<rsc name="-- 2 input functions" type="int">65</rsc>
	<rsc name="-- 1 input functions" type="int">12</rsc>
	<rsc name="-- 0 input functions" type="int">1</rsc>
	<rsc name="Logic elements by mode" type="text"></rsc>
	<rsc name="-- normal mode" type="int">66</rsc>
	<rsc name="-- arithmetic mode" type="int">66</rsc>
	<rsc name="-- qfbk mode" type="int">11</rsc>
	<rsc name="-- register cascade mode" type="int">0</rsc>
	<rsc name="-- synchronous clear/load mode" type="int">54</rsc>
	<rsc name="-- asynchronous clear/load mode" type="int">65</rsc>
	<rsc name="Total LABs" util="1" max=" 1206 " type="int">16 </rsc>
	<rsc name="Logic elements in carry chains" type="int">75</rsc>
	<rsc name="User inserted logic elements" type="int">0</rsc>
	<rsc name="Virtual pins" type="int">0</rsc>
	<rsc name="I/O pins" util="5" max=" 185 " type="int">10 </rsc>
	<rsc name="-- Clock pins" util="50" max=" 2 " type="int">1 </rsc>
	<rsc name="Global signals" type="int">2</rsc>
	<rsc name="M4Ks" util="0" max=" 52 " type="int">0 </rsc>
	<rsc name="Total memory bits" util="0" max=" 239616 " type="int">0 </rsc>
	<rsc name="Total RAM block bits" util="0" max=" 239616 " type="int">0 </rsc>
	<rsc name="PLLs" util="0" max=" 2 " type="int">0 </rsc>
	<rsc name="Global clocks" util="25" max=" 8 " type="int">2 </rsc>
	<rsc name="Maximum fan-out node" type="text">clk</rsc>
	<rsc name="Maximum fan-out" type="int">65</rsc>
	<rsc name="Highest non-global fan-out signal" type="text">qen</rsc>
	<rsc name="Highest non-global fan-out" type="int">55</rsc>
	<rsc name="Total fan-out" type="int">656</rsc>
	<rsc name="Average fan-out" type="float">4.56</rsc>
</resource_usage_summary>
<control_signals>
	<row>
		<name>clk</name>
		<location>PIN_G16</location>
		<fan_out>65</fan_out>
		<usage>Clock</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK6</global_line_name>
	</row>
	<row>
		<name>clr_n</name>
		<location>PIN_T15</location>
		<fan_out>65</fan_out>
		<usage>Async. clear</usage>
		<global>yes</global>
		<global_resource_used>Global clock</global_resource_used>
		<global_line_name>GCLK7</global_line_name>
	</row>
</control_signals>
<non_global_high_fan_out_signals>
	<row>
		<name>sum[3]</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>sum[3]~68</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>sum[3]~68COUT1</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>q[5]</name>
		<fan_out>11</fan_out>
	</row>
	<row>
		<name>q[4]~289</name>
		<fan_out>2</fan_out>
	</row>
	<row>
		<name>q[6]</name>
		<fan_out>9</fan_out>
	</row>
	<row>
		<name>q[9]</name>
		<fan_out>7</fan_out>
	</row>
	<row>
		<name>q[8]</name>
		<fan_out>9</fan_out>
	</row>
	<row>
		<name>VidEn~55</name>
		<fan_out>1</fan_out>
	</row>
	<row>
		<name>q[7]</name>
		<fan_out>7</fan_out>
	</row>
</non_global_high_fan_out_signals>
<interconnect_usage_summary>
	<rsc name="M4K buffers" util="0" max=" 1872 " type="int">0 </rsc>
	<rsc name="Local interconnects" util="1" max=" 43552 " type="int">228 </rsc>
	<rsc name="LUT chains" util="1" max=" 10854 " type="int">7 </rsc>
	<rsc name="R4s" util="1" max=" 28560 " type="int">99 </rsc>
	<rsc name="C4s" util="1" max=" 30600 " type="int">153 </rsc>
	<rsc name="Global clocks" util="25" max=" 8 " type="int">2 </rsc>
	<rsc name="LAB clocks" util="2" max=" 312 " type="int">6 </rsc>
	<rsc name="Direct links" util="1" max=" 43552 " type="int">18 </rsc>
</interconnect_usage_summary>
<mep_data>
	<command_line>quartus_fit --read_settings_files=off --write_settings_files=off ex19 -c ex19</command_line>
</mep_data>
<software_data>
	<smart_recompile>off</smart_recompile>
</software_data>
<messages>
	<info>Info: Quartus II Fitter was successful. 0 errors, 0 warnings</info>
	<info>Info: Elapsed time: 00:00:06</info>
	<info>Info: Processing ended: Wed Oct 04 21:31:27 2006</info>
	<info>Info: Completed Auto Delay Chain Operation</info>
	<info>Info: Delay annotation completed successfully</info>
</messages>
<fitter_settings>
	<row>
		<option>Device</option>
		<setting>EP1C12F256C7</setting>
	</row>
	<row>
		<option>Use smart compilation</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Router Timing Optimization Level</option>
		<setting>Normal</setting>
		<default_value>Normal</default_value>
	</row>
	<row>
		<option>Placement Effort Multiplier</option>
		<setting>1.0</setting>
		<default_value>1.0</default_value>
	</row>
	<row>
		<option>Router Effort Multiplier</option>
		<setting>1.0</setting>
		<default_value>1.0</default_value>
	</row>
	<row>
		<option>Optimize Hold Timing</option>
		<setting>IO Paths and Minimum TPD Paths</setting>
		<default_value>IO Paths and Minimum TPD Paths</default_value>
	</row>
	<row>
		<option>Optimize Fast-Corner Timing</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Optimize Timing</option>
		<setting>Normal compilation</setting>
		<default_value>Normal compilation</default_value>
	</row>
	<row>
		<option>Optimize IOC Register Placement for Timing</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Limit to One Fitting Attempt</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Final Placement Optimizations</option>
		<setting>Automatically</setting>
		<default_value>Automatically</default_value>
	</row>
	<row>
		<option>Fitter Aggressive Routability Optimizations</option>
		<setting>Automatically</setting>
		<default_value>Automatically</default_value>
	</row>
	<row>
		<option>Fitter Initial Placement Seed</option>
		<setting>1</setting>
		<default_value>1</default_value>
	</row>
	<row>
		<option>Slow Slew Rate</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>PCI I/O</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Weak Pull-Up Resistor</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Enable Bus-Hold Circuitry</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Auto Global Memory Control Signals</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Auto Packed Registers -- Cyclone</option>
		<setting>Auto</setting>
		<default_value>Auto</default_value>
	</row>
	<row>
		<option>Auto Delay Chains</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Merge PLLs</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Perform Physical Synthesis for Combinational Logic</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform Register Duplication</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform Register Retiming</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Perform Asynchronous Signal Pipelining</option>
		<setting>Off</setting>
		<default_value>Off</default_value>
	</row>
	<row>
		<option>Fitter Effort</option>
		<setting>Auto Fit</setting>
		<default_value>Auto Fit</default_value>
	</row>
	<row>
		<option>Physical Synthesis Effort Level</option>
		<setting>Normal</setting>
		<default_value>Normal</default_value>
	</row>
	<row>
		<option>Logic Cell Insertion - Logic Duplication</option>
		<setting>Auto</setting>
		<default_value>Auto</default_value>
	</row>
	<row>
		<option>Auto Register Duplication</option>
		<setting>Auto</setting>
		<default_value>Auto</default_value>
	</row>
	<row>
		<option>Auto Global Clock</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
	<row>
		<option>Auto Global Register Control Signals</option>
		<setting>On</setting>
		<default_value>On</default_value>
	</row>
</fitter_settings>
<fitter_device_options>
	<row>
		<option>Enable user-supplied start-up clock (CLKUSR)</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Enable device-wide reset (DEV_CLRn)</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Enable device-wide output enable (DEV_OE)</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Enable INIT_DONE output</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Configuration scheme</option>
		<setting>Active Serial</setting>
	</row>
	<row>
		<option>Error detection CRC</option>
		<setting>Off</setting>
	</row>
	<row>
		<option>Reserve all unused pins</option>
		<setting>As output driving ground</setting>
	</row>
	<row>
		<option>Base pin-out file on sameframe device</option>
		<setting>Off</setting>
	</row>
</fitter_device_options>
<input_pins>
	<row>
		<name>clk</name>
		<pin__>G16</pin__>
		<i_o_bank>3</i_o_bank>
		<x_coordinate>53</x_coordinate>
		<y_coordinate>15</y_coordinate>
		<cell_number>1</cell_number>
		<combinational_fan_out>65</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>yes</global>
		<input_register>no</input_register>
		<power_up_high>no</power_up_high>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
	</row>
	<row>
		<name>clr_n</name>
		<pin__>T15</pin__>
		<i_o_bank>4</i_o_bank>
		<x_coordinate>52</x_coordinate>
		<y_coordinate>0</y_coordinate>
		<cell_number>1</cell_number>
		<combinational_fan_out>65</combinational_fan_out>
		<registered_fan_out>0</registered_fan_out>
		<global>yes</global>
		<input_register>no</input_register>
		<power_up_high>no</power_up_high>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
	</row>
</input_pins>
<output_pins>
	<row>
		<name>VgaBl0</name>
		<pin__>E11</pin__>
		<i_o_bank>2</i_o_bank>
		<x_coordinate>46</x_coordinate>
		<y_coordinate>27</y_coordinate>
		<cell_number>1</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load units="pF">10</load>
	</row>
	<row>
		<name>VgaBl1</name>
		<pin__>D11</pin__>
		<i_o_bank>2</i_o_bank>
		<x_coordinate>42</x_coordinate>
		<y_coordinate>27</y_coordinate>
		<cell_number>0</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load units="pF">10</load>
	</row>
	<row>
		<name>VgaGr0</name>
		<pin__>C10</pin__>
		<i_o_bank>2</i_o_bank>
		<x_coordinate>32</x_coordinate>
		<y_coordinate>27</y_coordinate>
		<cell_number>0</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load units="pF">10</load>
	</row>
	<row>
		<name>VgaGr1</name>
		<pin__>B10</pin__>
		<i_o_bank>2</i_o_bank>
		<x_coordinate>36</x_coordinate>
		<y_coordinate>27</y_coordinate>
		<cell_number>1</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load units="pF">10</load>
	</row>
	<row>
		<name>VgaHsync</name>
		<pin__>C9</pin__>
		<i_o_bank>2</i_o_bank>
		<x_coordinate>28</x_coordinate>
		<y_coordinate>27</y_coordinate>
		<cell_number>1</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load units="pF">10</load>
	</row>
	<row>
		<name>VgaRd0</name>
		<pin__>D9</pin__>
		<i_o_bank>2</i_o_bank>
		<x_coordinate>28</x_coordinate>
		<y_coordinate>27</y_coordinate>
		<cell_number>0</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load units="pF">10</load>
	</row>
	<row>
		<name>VgaRd1</name>
		<pin__>D10</pin__>
		<i_o_bank>2</i_o_bank>
		<x_coordinate>32</x_coordinate>
		<y_coordinate>27</y_coordinate>
		<cell_number>1</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load units="pF">10</load>
	</row>
	<row>
		<name>VgaVsync</name>
		<pin__>C11</pin__>
		<i_o_bank>2</i_o_bank>
		<x_coordinate>38</x_coordinate>
		<y_coordinate>27</y_coordinate>
		<cell_number>0</cell_number>
		<output_register>no</output_register>
		<output_enable_register>no</output_enable_register>
		<power_up_high>no</power_up_high>
		<slow_slew_rate>no</slow_slew_rate>
		<pci_i_o_enabled>no</pci_i_o_enabled>
		<open_drain>no</open_drain>
		<tri_primitive>no</tri_primitive>
		<bus_hold>no</bus_hold>
		<weak_pull_up>Off</weak_pull_up>
		<i_o_standard>LVTTL</i_o_standard>
		<current_strength>24mA</current_strength>
		<termination>Off</termination>
		<location_assigned_by>User</location_assigned_by>
		<load units="pF">10</load>
	</row>
</output_pins>
<i_o_bank_usage>
	<row>
		<i_o_bank>1</i_o_bank>
		<usage>2 / 44 ( 5 % )</usage>
		<vccio_voltage>3.3V</vccio_voltage>
	</row>
	<row>
		<i_o_bank>2</i_o_bank>
		<usage>8 / 48 ( 17 % )</usage>
		<vccio_voltage>3.3V</vccio_voltage>
	</row>
	<row>
		<i_o_bank>3</i_o_bank>
		<usage>1 / 45 ( 2 % )</usage>
		<vccio_voltage>3.3V</vccio_voltage>
	</row>
	<row>
		<i_o_bank>4</i_o_bank>
		<usage>1 / 48 ( 2 % )</usage>
		<vccio_voltage>3.3V</vccio_voltage>
	</row>
</i_o_bank_usage>
<advanced_data___general>
	<row>
		<name>Status Code</name>
		<value>0</value>
	</row>
	<row>
		<name>Desired User Slack</name>
		<value>0</value>
	</row>
	<row>
		<name>Fit Attempts</name>
		<value>1</value>
	</row>
</advanced_data___general>
<advanced_data___placement_preparation>
	<row>
		<name>Auto Fit Point 1 - Fit Attempt 1</name>
		<value>ff</value>
	</row>
	<row>
		<name>Mid Wire Use - Fit Attempt 1</name>
		<value>1</value>
	</row>
	<row>
		<name>Mid Slack - Fit Attempt 1</name>
		<value>13273</value>
	</row>
	<row>
		<name>Internal Atom Count - Fit Attempt 1</name>
		<value>133</value>
	</row>
	<row>
		<name>LE/ALM Count - Fit Attempt 1</name>
		<value>133</value>
	</row>
	<row>
		<name>LAB Count - Fit Attempt 1</name>
		<value>17</value>
	</row>
	<row>
		<name>Outputs per Lab - Fit Attempt 1</name>
		<value>7.529</value>
	</row>
	<row>
		<name>Inputs per LAB - Fit Attempt 1</name>
		<value>11.647</value>
	</row>
	<row>
		<name>Global Inputs per LAB - Fit Attempt 1</name>
		<value>1.176</value>
	</row>
	<row>
		<name>LAB Constraint &apos;non-global clock / CE pair + async load&apos; - Fit Attempt 1</name>
		<value>0:17</value>
	</row>
	<row>
		<name>LAB Constraint &apos;ce + sync load&apos; - Fit Attempt 1</name>
		<value>0:7;1:4;2:6</value>
	</row>
	<row>
		<name>LAB Constraint &apos;non-global controls&apos; - Fit Attempt 1</name>
		<value>0:7;1:3;2:2;3:5</value>
	</row>
	<row>
		<name>LAB Constraint &apos;un-route combination&apos; - Fit Attempt 1</name>
		<value>0:7;1:3;2:2;3:5</value>
	</row>
	<row>
		<name>LAB Constraint &apos;non-global with asyn_clear&apos; - Fit Attempt 1</name>
		<value>0:7;2:3;3:2;4:5</value>
	</row>
	<row>
		<name>LAB Constraint &apos;un-route with async_clear&apos; - Fit Attempt 1</name>
		<value>0:7;2:3;3:2;4:5</value>
	</row>
	<row>
		<name>LAB Constraint &apos;non-global async clear + sync clear&apos; - Fit Attempt 1</name>
		<value>0:11;1:6</value>
	</row>
	<row>
		<name>LAB Constraint &apos;global non-clock/non-asynch_clear&apos; - Fit Attempt 1</name>
		<value>0:17</value>
	</row>
	<row>
		<name>LAB Constraint &apos;ygr_cl_ngclk_gclkce_sload_aload_constraint&apos; - Fit Attempt 1</name>
		<value>0:7;1:5;2:5</value>
	</row>
	<row>
		<name>LAB Constraint &apos;global control signals&apos; - Fit Attempt 1</name>
		<value>0:7;2:10</value>
	</row>
	<row>
		<name>LAB Constraint &apos;clock / ce pair constraint&apos; - Fit Attempt 1</name>
		<value>0:7;1:8;2:2</value>
	</row>
	<row>
		<name>LAB Constraint &apos;aload_aclr pair with aload used&apos; - Fit Attempt 1</name>
		<value>0:17</value>
	</row>
	<row>
		<name>LAB Constraint &apos;aload_aclr pair&apos; - Fit Attempt 1</name>
		<value>0:7;1:10</value>
	</row>
	<row>
		<name>LAB Constraint &apos;sload_sclear pair&apos; - Fit Attempt 1</name>
		<value>0:9;1:8</value>
	</row>
	<row>
		<name>LAB Constraint &apos;invert_a constraint&apos; - Fit Attempt 1</name>
		<value>0:3;1:14</value>
	</row>
	<row>
		<name>LAB Constraint &apos;has placement constraint&apos; - Fit Attempt 1</name>
		<value>0:15;1:2</value>
	</row>
	<row>
		<name>LAB Constraint &apos;use of ADATA or SDATA by registers constraint&apos; - Fit Attempt 1</name>
		<value>0:17</value>
	</row>
	<row>
		<name>LEs in Chains - Fit Attempt 1</name>
		<value>75</value>
	</row>
	<row>
		<name>LEs in Long Chains - Fit Attempt 1</name>
		<value>10</value>
	</row>
	<row>
		<name>LABs with Chains - Fit Attempt 1</name>
		<value>10</value>
	</row>
	<row>
		<name>LABs with Multiple Chains - Fit Attempt 1</name>
		<value>0</value>
	</row>
	<row>
		<name>Time - Fit Attempt 1</name>
		<value>0</value>
	</row>
</advanced_data___placement_preparation>
<advanced_data___placement>
	<row>
		<name>Auto Fit Point 2 - Fit Attempt 1</name>
		<value>ff</value>
	</row>
	<row>
		<name>Early Wire Use - Fit Attempt 1</name>
		<value>0</value>
	</row>
	<row>
		<name>Early Slack - Fit Attempt 1</name>
		<value>11647</value>
	</row>
	<row>
		<name>Auto Fit Point 3 - Fit Attempt 1</name>
		<value>ff</value>
	</row>
	<row>
		<name>Auto Fit Point 4 - Fit Attempt 1</name>
		<value>ff</value>
	</row>
	<row>
		<name>Mid Wire Use - Fit Attempt 1</name>
		<value>0</value>
	</row>
	<row>
		<name>Mid Slack - Fit Attempt 1</name>
		<value>12688</value>
	</row>
	<row>
		<name>Late Wire Use - Fit Attempt 1</name>
		<value>0</value>
	</row>
	<row>
		<name>Late Slack - Fit Attempt 1</name>
		<value>12688</value>
	</row>
	<row>
		<name>Auto Fit Point 5 - Fit Attempt 1</name>
		<value>ff</value>
	</row>
	<row>
		<name>Time - Fit Attempt 1</name>
		<value>0</value>
	</row>
	<row>
		<name>Time in tsm_tan.dll - Fit Attempt 1</name>
		<value>0.080</value>
	</row>
</advanced_data___placement>
<advanced_data___routing>
	<row>
		<name>Early Slack - Fit Attempt 1</name>
		<value>14202</value>
	</row>
	<row>
		<name>Early Wire Use - Fit Attempt 1</name>
		<value>0</value>
	</row>
	<row>
		<name>Peak Regional Wire - Fit Attempt 1</name>
		<value>2</value>
	</row>
	<row>
		<name>Mid Slack - Fit Attempt 1</name>
		<value>14028</value>
	</row>
	<row>
		<name>Late Slack - Fit Attempt 1</name>
		<value>14028</value>
	</row>
	<row>
		<name>Late Slack - Fit Attempt 1</name>
		<value>14028</value>
	</row>
	<row>
		<name>Late Wire Use - Fit Attempt 1</name>
		<value>1</value>
	</row>
	<row>
		<name>Time - Fit Attempt 1</name>
		<value>0</value>
	</row>
	<row>
		<name>Time in tsm_tan.dll - Fit Attempt 1</name>
		<value>0.130</value>
	</row>
</advanced_data___routing>
<files>
	<top>C:/altera/FPGA_course/ex19/ex19.vhd</top>
	<extensions>
		<ext ext_name="vhd">1</ext>
		<ext ext_name="vwf">1</ext>
	</extensions>
	<sub_files>
		<sub_file>C:/altera/FPGA_course/ex19/ex19.vhd</sub_file>
		<sub_file>C:/altera/FPGA_course/ex19/ex19.vwf</sub_file>
	</sub_files>
</files>
<architecture>
	<family>Cyclone</family>
	<auto_device>OFF</auto_device>
	<device>EP1C12F256C7</device>
</architecture>
<pkg_io>
	<pin_std count="12">LVTTL</pin_std>
</pkg_io>
<constraints>
<clk>
	<name>clk</name>
	<setting_name>50MHz</setting_name>
	<tdc units="MHz">50</tdc>
</clk>
</constraints>
<research>
	<le_sclr>42</le_sclr>
	<le_aclr>65</le_aclr>
	<le_aload>0</le_aload>
	<le_sload>48</le_sload>
	<le_inverta>0</le_inverta>
	<le_carry_in>32</le_carry_in>
	<le_ce>64</le_ce>
	<le_clk>65</le_clk>
	<le_ce_sload>48</le_ce_sload>
	<pin_sclr>0</pin_sclr>
	<pin_aclr>0</pin_aclr>
	<pin_ce_in>0</pin_ce_in>
	<pin_ce_out>0</pin_ce_out>
</research>
</talkback>
