
AVRASM ver. 2.2.8  C:\Users\razer\OneDrive\Documentos\GitHub\Proyecto-1\Proyecto_1_Reloj\Proyecto_1_Reloj\main.asm Mon Mar 17 17:04:00 2025

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\razer\OneDrive\Documentos\GitHub\Proyecto-1\Proyecto_1_Reloj\Proyecto_1_Reloj\main.asm(8): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\m328Pdef.inc'
C:\Users\razer\OneDrive\Documentos\GitHub\Proyecto-1\Proyecto_1_Reloj\Proyecto_1_Reloj\main.asm(8): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.7.374\avrasm\inc\M328PDEF.inc'
                                 
                                 ;
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #define _M328PDEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega328P
                                 #pragma AVRPART ADMIN PART_NAME ATmega328P
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x95
                                 .equ	SIGNATURE_002	= 0x0f
                                 
                                 #pragma AVRPART CORE CORE_VERSION V2E
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output CompareA Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output CompareB Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Comparet Ouput Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter1 Control Register C
                                 .equ	FOC1B	= 6	; 
                                 .equ	FOC1A	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 ;.equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register
                                 .equ	ISC00	= 0	; External Interrupt Sense Control 0 Bit 0
                                 .equ	ISC01	= 1	; External Interrupt Sense Control 0 Bit 1
                                 .equ	ISC10	= 2	; External Interrupt Sense Control 1 Bit 0
                                 .equ	ISC11	= 3	; External Interrupt Sense Control 1 Bit 1
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - Clock Prescale Register
                                 .equ	CLKPS0	= 0	; Clock Prescaler Select Bit 0
                                 .equ	CLKPS1	= 1	; Clock Prescaler Select Bit 1
                                 .equ	CLKPS2	= 2	; Clock Prescaler Select Bit 2
                                 .equ	CLKPS3	= 3	; Clock Prescaler Select Bit 3
                                 .equ	CLKPCE	= 7	; Clock Prescaler Change Enable
                                 
                                 ; SPMCSR - Store Program Memory Control and Status Register
                                 .equ    SELFPRGEN = 0; Added for backwards compatibility
                                 .equ	SPMEN	= 0	; Store Program Memory
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read-While-Write section read enable
                                 .equ    SIGRD   = 5 ; Signature Row Read
                                 .equ	RWWSB	= 6	; Read-While-Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; 
                                 .equ	IVSEL	= 1	; 
                                 .equ	PUD	= 4	; 
                                 .equ	BODSE	= 5	; BOD Sleep Enable
                                 .equ	BODS	= 6	; BOD Sleep
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	EXTREF	= EXTRF	; For compatibility
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select Bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select Bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select Bit 2
                                 
                                 ; GPIOR2 - General Purpose I/O Register 2
                                 .equ	GPIOR20	= 0	; 
                                 .equ	GPIOR21	= 1	; 
                                 .equ	GPIOR22	= 2	; 
                                 .equ	GPIOR23	= 3	; 
                                 .equ	GPIOR24	= 4	; 
                                 .equ	GPIOR25	= 5	; 
                                 .equ	GPIOR26	= 6	; 
                                 .equ	GPIOR27	= 7	; 
                                 
                                 ; GPIOR1 - General Purpose I/O Register 1
                                 .equ	GPIOR10	= 0	; 
                                 .equ	GPIOR11	= 1	; 
                                 .equ	GPIOR12	= 2	; 
                                 .equ	GPIOR13	= 3	; 
                                 .equ	GPIOR14	= 4	; 
                                 .equ	GPIOR15	= 5	; 
                                 .equ	GPIOR16	= 6	; 
                                 .equ	GPIOR17	= 7	; 
                                 
                                 ; GPIOR0 - General Purpose I/O Register 0
                                 .equ	GPIOR00	= 0	; 
                                 .equ	GPIOR01	= 1	; 
                                 .equ	GPIOR02	= 2	; 
                                 .equ	GPIOR03	= 3	; 
                                 .equ	GPIOR04	= 4	; 
                                 .equ	GPIOR05	= 5	; 
                                 .equ	GPIOR06	= 6	; 
                                 .equ	GPIOR07	= 7	; 
                                 
                                 ; PRR - Power Reduction Register
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEARH - EEPROM Address Register High Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select reset vector
                                 .equ	BOOTSZ0	= 1	; Select boot size
                                 .equ	BOOTSZ1	= 2	; Select boot size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog Timer Always On
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	DWEN	= 6	; debugWIRE Enable
                                 .equ	RSTDISBL	= 7	; External reset disable
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x3fff	; Note: Word address
                                 .equ	IOEND	= 0x00ff
                                 .equ	SRAM_START	= 0x0100
                                 .equ	SRAM_SIZE	= 2048
                                 .equ	RAMEND	= 0x08ff
                                 .equ	XRAMEND	= 0x0000
                                 .equ	E2END	= 0x03ff
                                 .equ	EEPROMEND	= 0x03ff
                                 .equ	EEADRBITS	= 10
                                 #pragma AVRPART MEMORY PROG_FLASH 32768
                                 #pragma AVRPART MEMORY EEPROM 1024
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 2048
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x100
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x3800
                                 .equ	NRWW_STOP_ADDR	= 0x3fff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x37ff
                                 .equ	PAGESIZE	= 64
                                 .equ	FIRSTBOOTSTART	= 0x3f00
                                 .equ	SECONDBOOTSTART	= 0x3e00
                                 .equ	THIRDBOOTSTART	= 0x3c00
                                 .equ	FOURTHBOOTSTART	= 0x3800
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	PCI0addr	= 0x0006	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0008	; Pin Change Interrupt Request 0
                                 .equ	PCI2addr	= 0x000a	; Pin Change Interrupt Request 1
                                 .equ	WDTaddr	= 0x000c	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x000e	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x0010	; Timer/Counter2 Compare Match A
                                 .equ	OVF2addr	= 0x0012	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0014	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0016	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0018	; Timer/Counter1 Compare Match B
                                 .equ	OVF1addr	= 0x001a	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x001c	; TimerCounter0 Compare Match A
                                 .equ	OC0Baddr	= 0x001e	; TimerCounter0 Compare Match B
                                 .equ	OVF0addr	= 0x0020	; Timer/Couner0 Overflow
                                 .equ	SPIaddr	= 0x0022	; SPI Serial Transfer Complete
                                 .equ	URXCaddr	= 0x0024	; USART Rx Complete
                                 .equ	UDREaddr	= 0x0026	; USART, Data Register Empty
                                 .equ	UTXCaddr	= 0x0028	; USART Tx Complete
                                 .equ	ADCCaddr	= 0x002a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x002c	; EEPROM Ready
                                 .equ	ACIaddr	= 0x002e	; Analog Comparator
                                 .equ	TWIaddr	= 0x0030	; Two-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0032	; Store Program Memory Read
                                 
                                 .equ	INT_VECTORS_SIZE	= 52	; size in words
                                 
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; Proyecto_1_Reloj.asm
                                 ;
                                 ; Created: 2/24/2025 4:41:01 PM
                                 ; Author : Ervin Gomez 231226
                                 ;
                                 
                                 .include "M328PDEF.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega328P.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m328Pdef.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega328P
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega328P
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M328PDEF_INC_
                                 #endif  /* _M328PDEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 .cseg
                                 .org	0x0000
000000 940c 002d                 	JMP		START
                                 .org	PCI2addr
00000a 940c 0374                 	JMP		BOTONES
                                 
                                 .org	OVF2addr
000012 940c 039c                 	JMP		LEDS1
                                 
                                 .org	OVF1addr
00001a 940c 02ec                 	JMP		RELOJ_7SEG
                                 
                                 .org	OVF0addr
000020 940c 0364                 	JMP		TNSTR
                                 
                                 .equ T1Value = 0x1B1E
                                 .equ T0Value = 0xFF
                                 .equ T2Value = 0xCF
                                 .def MOD = R17
                                 .def ACT = R24
                                 .def MESES = R21
                                 
000022 307e
000023 796d
000024 5b33
000025 705f
000026 7b7f                      TABLA7SEG:	.DB		0x7E, 0x30, 0x6D, 0x79, 0x33, 0x5B, 0x5F, 0x70, 0x7F, 0x7B //Orden de los numeros
                                 					//0	   1	 2	    3	  4	    5    6     7	  8	    9	 
000027 2831
000028 3031
000029 3031
00002a 3131
00002b 3130
00002c 3130                      MES_DIA:	.DB		0x31, 0x28, 0x31, 0x30, 0x31, 0x30, 0x31, 0x31, 0x30, 0x31, 0x30, 0x31
                                 				   //EN	  FEB	 MAR   ABR   MAY   JUN   JUL   AGS	 SEP   OCT	 NOV   DEC 	
                                 
                                 
                                 START: 
                                 	//Configuracin de la pila 
00002d ef0f                      	LDI		R16, LOW(RAMEND)
00002e bf0d                      	OUT		SPL, R16
00002f e008                      	LDI		R16, HIGH(RAMEND)
000030 bf0e                      	OUT		SPH, R16
                                 
                                 SETUP: 
000031 94f8                      	CLI		
                                 	//Configuracin del Prescaler del oscilador
000032 e800                      	LDI		R16, (1<< CLKPCE)
000033 9300 0061                 	STS 	CLKPR, R16 
000035 e004                      	LDI		R16, (1<< CLKPS2) 
000036 9300 0061                 	STS		CLKPR, R16
                                 
                                 	//Configuracion TIMER0
000038 e005                      	LDI		R16, (1<<CS02) | (1<<CS00)
000039 bd05                      	OUT		TCCR0B, R16
00003a ef0f                      	LDI		R16, T0Value
00003b bd06                      	OUT		TCNT0, R16
                                 
                                 	//Configuracion TIMER1
00003c e005                      	LDI		R16, (1 << CS12) | (1 << CS10)
00003d 9300 0081                 	STS		TCCR1B, R16
                                 
00003f e10b                      	LDI		R16, HIGH(T1Value)
000040 9300 0085                 	STS		TCNT1H, R16
000042 e10e                      	LDI		R16, LOW(T1Value)
000043 9300 0084                 	STS		TCNT1L, R16
                                 
                                 	//Configuracion TIMER2
000045 e007                      	LDI		R16, (1<<CS22) | (1<<CS21) | (1<<CS20)
000046 9300 00b1                 	STS		TCCR2B, R16
000048 ec0f                      	LDI		R16, T2Value
000049 9300 00b2                 	STS		TCNT2, R16
                                 
                                 	//PORTC como entradas botones
00004b 9838                      	CBI		DDRC, PC0 //Cambio de MODOS	
00004c 9839                      	CBI		DDRC, PC1 //Solo incrementos 
00004d 983a                      	CBI		DDRC, PC2 //Solo decrementos 
00004e 9a40                      	SBI		PORTC, PC0
00004f 9a41                      	SBI		PORTC, PC1
000050 9a42                      	SBI		PORTC, PC2
                                 
                                 	//Pines para los transistores (MULTIPLEXACION)
000051 9820                      	CBI		DDRB, PB0 //Display 1
000052 9821                      	CBI		DDRB, PB1 //Display 2
000053 9822                      	CBI		DDRB, PB2 //Display 3
000054 9823                      	CBI		DDRB, PB3 //Display 4
000055 982a                      	CBI		PORTB, PB2
000056 982b                      	CBI		PORTB, PB3
000057 9828                      	CBI		PORTB, PB0
000058 9829                      	CBI		PORTB, PB1
                                 
                                 	//Les de modos 
000059 9a3b                      	SBI		DDRC, PC3
00005a 9a3c                      	SBI		DDRC, PC4
00005b 9a3d                      	SBI		DDRC, PC5
                                 
                                 	//Leds Reloj 
00005c 9a25                      	SBI		DDRB, PB5
                                 
                                 	//Busser (Alarma)
00005d 9a24                      	SBI		DDRB, PB4
                                 
                                 	//Se establece PORTD la salida de los Displays
00005e ef0f                      	LDI		R16, 0xFF
00005f b90a                      	OUT		DDRD, R16 
000060 e000                      	LDI		R16, 0x00
000061 b90b                      	OUT		PORTD, R16
                                 
000062 940e 02e7                 	CALL	INICIO
                                 
                                 	//Se desactiva los puertos seriales 
000064 e000                      	LDI		R16, 0x00
000065 9300 00c1                 	STS		UCSR0B, R16
                                 
                                 	//Interrupciones TIMER0
000067 e001                      	LDI		R16, (1 <<TOIE0)
000068 9300 006e                 	STS		TIMSK0, R16
                                 	
                                 	//Interrupcion del TMR1
00006a e001                      	LDI		R16, (1 <<TOIE1)
00006b 9300 006f                 	STS		TIMSK1, R16
                                 
                                 	//Interrupcion del TMR2
00006d e001                      	LDI		R16, (1 << TOIE2)
00006e 9300 0070                 	STS		TIMSK2, R16
                                 
                                 	//Interrpcin Pin Change
000070 e007                      	LDI	R16, (1 << PCINT9) | (1 << PCINT8) | (1 << PCINT10)
000071 9300 006c                 	STS	PCMSK1, R16
000073 e002                      	LDI	R16, (1 << PCIE1)
000074 9300 0068                 	STS	PCICR, R16
                                 
                                 	//Limpiar Registros
000076 2499                      	CLR		R9	//UNIDADES DE MINUTOS
000077 2422                      	CLR		R2	//DECENAS DE MINUTOS 
000078 2433                      	CLR		R3	//UNIDADES DE HORAS
000079 2444                      	CLR		R4	//DECENAS DE HORAS
00007a 2455                      	CLR		R5	//UNIDADES DE DIAS
00007b 2466                      	CLR		R6	//DECENAS DE DIAS
00007c 2477                      	CLR		R7	//UNIDADES DE MES 
00007d 2488                      	CLR		R8	//DECENAS DE MES 
00007e 24aa                      	CLR		R10	//UNIDADES DE MINUTOS (ALARMA)
00007f 24bb                      	CLR		R11	//DECENAS DE MINUTOS (ALARMA 
000080 24cc                      	CLR		R12	//UNIDADES DE HORAS	(ALARMA)
000081 24dd                      	CLR		R13	//DECENAS DE HORAS (ALARMA) 
000082 24ee                      	CLR		R14
000083 24ff                      	CLR		R15
000084 2700                      	CLR		R16	//PROPOSITO GENERAL 
000085 2711                      	CLR		R17	//MODOS
000086 2722                      	CLR		R18	
000087 2733                      	CLR		R19	
000088 2744                      	CLR		R20	//LEER BOTONES 
000089 2755                      	CLR		R21 //VARIABLE MESES (PARA LOGICA)
00008a 2766                      	CLR		R22	//REGISTRO PARA GUARDAR VARAIBLES 
00008b 2777                      	CLR		R23	//VANDERA DE MULTPLEXACION
00008c 2788                      	CLR		R24	//ALARMA (BANDERA DE ACTIVACION)
00008d 2799                      	CLR		R25	
00008e 27aa                      	CLR		R26
00008f 27bb                      	CLR		R27	//LEDS INTERMINENTES
                                 		
000090 9478                      	SEI
                                 
                                 //************************************** LOGICA DE MAIN **************************************//
                                 //************************************** LOGICA DE MAIN **************************************//
                                 MAIN: 
                                 	//Loop infinito
000091 b96b                      	OUT		PORTD, R22 
000092 3010                      	CPI		MOD, 0
000093 f089                      	BREQ	CALL_HRS	
000094 3011                      	CPI		MOD, 1
000095 f0a9                      	BREQ	CALL_FCH
000096 3012                      	CPI		MOD, 2
000097 f0c9                      	BREQ	CALL_CONF_HRS
000098 3013                      	CPI		MOD, 3
000099 f0e9                      	BREQ	CALL_CONF_MIN 
00009a 3014                      	CPI		MOD, 4
00009b f109                      	BREQ	CALL_CONF_MES	//CALL_CONF_DIS
00009c 3015                      	CPI		MOD, 5
00009d f129                      	BREQ	CALL_CONF_DIS	//CALL_CONF_MES
00009e 3016                      	CPI		MOD, 6
00009f f149                      	BREQ	CALL_CONF_MIN_ALR
0000a0 3017                      	CPI		MOD, 7
0000a1 f169                      	BREQ	CALL_CONF_HRS_ALR
0000a2 3018                      	CPI		MOD, 8
0000a3 f181                      	BREQ	CALL_APG_ALR
0000a4 cfec                      	RJMP	MAIN
                                 
                                 CALL_HRS: 
0000a5 9843                      	CBI		PORTC, PC3
0000a6 9844                      	CBI		PORTC, PC4
0000a7 9845                      	CBI		PORTC, PC5
0000a8 940e 00db                 	CALL	HRS
0000aa cfe6                      	RJMP	MAIN
                                 CALL_FCH: 
0000ab 9843                      	CBI		PORTC, PC3
0000ac 9844                      	CBI		PORTC, PC4
0000ad 9a45                      	SBI		PORTC, PC5
0000ae 940e 0124                 	CALL	FCH
0000b0 cfe0                      	RJMP	MAIN
                                 CALL_CONF_HRS: 
0000b1 9843                      	CBI		PORTC, PC3
0000b2 9a44                      	SBI		PORTC, PC4
0000b3 9845                      	CBI		PORTC, PC5
0000b4 940e 0159                 	CALL	CONF_HRS
0000b6 cfda                      	RJMP	MAIN
                                 CALL_CONF_MIN: 
0000b7 9843                      	CBI		PORTC, PC3
0000b8 9a44                      	SBI		PORTC, PC4
0000b9 9a45                      	SBI		PORTC, PC5
0000ba 940e 018e                 	CALL	CONF_MIN
0000bc cfd4                      	RJMP	MAIN
                                 CALL_CONF_MES:
0000bd 9a43                      	SBI		PORTC, PC3
0000be 9844                      	CBI		PORTC, PC4
0000bf 9845                      	CBI		PORTC, PC5
0000c0 940e 01ff                 	CALL	CONF_MES
0000c2 cfce                      	RJMP	MAIN
                                 CALL_CONF_DIS: 
0000c3 9a43                      	SBI		PORTC, PC3
0000c4 9844                      	CBI		PORTC, PC4
0000c5 9a45                      	SBI		PORTC, PC5
0000c6 940e 01bf                 	CALL	CONF_DIS
0000c8 cfc8                      	RJMP	MAIN
                                 CALL_CONF_MIN_ALR: 
0000c9 9a43                      	SBI		PORTC, PC3
0000ca 9a44                      	SBI		PORTC, PC4
0000cb 9845                      	CBI		PORTC, PC5
0000cc 940e 023a                 	CALL	CONF_ALR_MIN
0000ce cfc2                      	RJMP	MAIN
                                 CALL_CONF_HRS_ALR: 
0000cf 9a43                      	SBI		PORTC, PC3
0000d0 9a44                      	SBI		PORTC, PC4
0000d1 9a45                      	SBI		PORTC, PC5
0000d2 940e 0268                 	CALL	CONF_ALR_HRS
                                 CALL_APG_ALR: 
0000d4 9843                      	CBI		PORTC, PC3
0000d5 9844                      	CBI		PORTC, PC4
0000d6 9845                      	CBI		PORTC, PC5
0000d7 9a2d                      	SBI		PORTB, PB5
0000d8 940e 029a                 	CALL	APG_ALR
0000da cfb6                      	RJMP	MAIN 
                                 
                                 
                                 //**********Poner en los displays el valor de las horas y minutos**********//
                                 HRS: 
0000db e001                      	LDI		R16, (1 << TOIE1)
0000dc 9300 006f                 	STS		TIMSK1, R16	
0000de 3071                      	CPI		R23, 0x01 
0000df f061                      	BREQ	DIS1
0000e0 3072                      	CPI		R23, 0x02
0000e1 f0a9                      	BREQ	DIS2
0000e2 3073                      	CPI		R23, 0x03
0000e3 f0f1                      	BREQ	DIS3
0000e4 3074                      	CPI		R23, 0x04
0000e5 f139                      	BREQ	DIS4
0000e6 3081                      	CPI		ACT, 0x01
0000e7 f009                      	BREQ	ALARMA_ON
0000e8 9508                      	RET
                                 
                                 ALARMA_ON: 
0000e9 940e 0118                 	CALL	CALL_ALR_ON
0000eb cfef                      	RJMP	HRS
                                 
                                 	DIS1:
                                 	//UNIDADES DE MINUTOS 
0000ec e4e4                      	LDI		ZL, LOW(TABLA7SEG <<1)
0000ed e0f0                      	LDI		ZH, HIGH(TABLA7SEG <<1)
0000ee 0de9                      	ADD		ZL, R9
0000ef 9164                      	LPM		R22, Z
0000f0 b96b                      	OUT		PORTD, R22
0000f1 9828                      	CBI		PORTB, PB0
0000f2 9829                      	CBI		PORTB, PB1
0000f3 982a                      	CBI		PORTB, PB2
0000f4 9a2b                      	SBI		PORTB, PB3
0000f5 e071                      	LDI		R23, 0x01
0000f6 9508                      	RET
                                 
                                 	DIS2:
                                 	//DECENAS DE MINUTOS 
0000f7 e4e4                      	LDI		ZL, LOW(TABLA7SEG <<1)
0000f8 e0f0                      	LDI		ZH, HIGH(TABLA7SEG <<1)
0000f9 0de2                      	ADD		ZL, R2
0000fa 9164                      	LPM		R22, Z
0000fb b96b                      	OUT		PORTD, R22
0000fc 9828                      	CBI		PORTB, PB0
0000fd 9829                      	CBI		PORTB, PB1
0000fe 982b                      	CBI		PORTB, PB3
0000ff 9a2a                      	SBI		PORTB, PB2
000100 e072                      	LDI		R23, 0x02
000101 9508                      	RET
                                 
                                 	DIS3:
                                 	//UNICADES DE HORAS
000102 e4e4                      	LDI		ZL, LOW(TABLA7SEG <<1)
000103 e0f0                      	LDI		ZH, HIGH(TABLA7SEG <<1)
000104 0de3                      	ADD		ZL, R3
000105 9164                      	LPM		R22, Z
000106 b96b                      	OUT		PORTD, R22
000107 9828                      	CBI		PORTB, PB0
000108 982b                      	CBI		PORTB, PB3
000109 982a                      	CBI		PORTB, PB2
00010a 9a29                      	SBI		PORTB, PB1
00010b e073                      	LDI		R23, 0x03
00010c 9508                      	RET
                                 
                                 	DIS4:
                                 	//DECENAS DE HORAS
00010d e4e4                      	LDI		ZL, LOW(TABLA7SEG <<1)
00010e e0f0                      	LDI		ZH, HIGH(TABLA7SEG <<1)
00010f 0de4                      	ADD		ZL, R4
000110 9164                      	LPM		R22, Z
000111 b96b                      	OUT		PORTD, R22
000112 982b                      	CBI		PORTB, PB3
000113 9829                      	CBI		PORTB, PB1
000114 982a                      	CBI		PORTB, PB2
000115 9a28                      	SBI		PORTB, PB0
000116 e070                      	LDI		R23, 0x00
000117 9508                      	RET
                                 
                                 CALL_ALR_ON: 
000118 149a                      	CP		R9, R10
000119 f441                      	BRNE	OFF_BUSSER
00011a 142b                      	CP		R2, R11
00011b f431                      	BRNE	OFF_BUSSER
00011c 143c                      	CP		R3, R12
00011d f421                      	BRNE	OFF_BUSSER
00011e 144d                      	CP		R4, R13
00011f f411                      	BRNE	OFF_BUSSER
000120 9a2c                      	SBI		PORTB, PB4
000121 c001                      	RJMP	SALIR
                                 
                                 OFF_BUSSER: 
000122 982c                      	CBI		PORTB, PB4
                                 SALIR: 
000123 9508                      	RET
                                 
                                 
                                 //**********Poner en los displays el valor de la fecha**********//
                                 FCH: 
000124 3071                      	CPI		R23, 0x01
000125 f039                      	BREQ	DIS1F
000126 3072                      	CPI		R23, 0x02
000127 f081                      	BREQ	DIS2F
000128 3073                      	CPI		R23, 0x03
000129 f0c9                      	BREQ	DIS3F
00012a 3074                      	CPI		R23, 0x04
00012b f111                      	BREQ	DIS4F
00012c 9508                      	RET
                                 
                                 	DIS1F:
                                 	//UNIDADES DE MES
00012d e4e4                      	LDI		ZL, LOW(TABLA7SEG <<1)
00012e e0f0                      	LDI		ZH, HIGH(TABLA7SEG <<1)
00012f 0de7                      	ADD		ZL, R7
000130 9164                      	LPM		R22, Z		//TALVEZ CAMBIAR EL RET EN LOS DISPLAS
000131 b96b                      	OUT		PORTD, R22
000132 9828                      	CBI		PORTB, PB0
000133 9829                      	CBI		PORTB, PB1
000134 982a                      	CBI		PORTB, PB2
000135 9a2b                      	SBI		PORTB, PB3
000136 e071                      	LDI		R23, 0x01
000137 9508                      	RET
                                 
                                 	DIS2F:
                                 	//DECENAS DE MES 
000138 e4e4                      	LDI		ZL, LOW(TABLA7SEG <<1)
000139 e0f0                      	LDI		ZH, HIGH(TABLA7SEG <<1)
00013a 0de8                      	ADD		ZL, R8
00013b 9164                      	LPM		R22, Z
00013c b96b                      	OUT		PORTD, R22
00013d 9828                      	CBI		PORTB, PB0
00013e 9829                      	CBI		PORTB, PB1
00013f 982b                      	CBI		PORTB, PB3
000140 9a2a                      	SBI		PORTB, PB2
000141 e072                      	LDI		R23, 0x02
000142 9508                      	RET
                                 
                                 	DIS3F:
                                 	//UNICADES DE DIA
000143 e4e4                      	LDI		ZL, LOW(TABLA7SEG <<1)
000144 e0f0                      	LDI		ZH, HIGH(TABLA7SEG <<1)
000145 0de5                      	ADD		ZL, R5
000146 9164                      	LPM		R22, Z
000147 b96b                      	OUT		PORTD, R22
000148 9828                      	CBI		PORTB, PB0
000149 982b                      	CBI		PORTB, PB3
00014a 982a                      	CBI		PORTB, PB2
00014b 9a29                      	SBI		PORTB, PB1
00014c e073                      	LDI		R23, 0x03
00014d 9508                      	RET
                                 
                                 	DIS4F:
                                 	//DECENAS DE DIA
00014e e4e4                      	LDI		ZL, LOW(TABLA7SEG <<1)
00014f e0f0                      	LDI		ZH, HIGH(TABLA7SEG <<1)
000150 0de6                      	ADD		ZL, R6
000151 9164                      	LPM		R22, Z
000152 b96b                      	OUT		PORTD, R22
000153 982b                      	CBI		PORTB, PB3
000154 9829                      	CBI		PORTB, PB1
000155 982a                      	CBI		PORTB, PB2
000156 9a28                      	SBI		PORTB, PB0
000157 e070                      	LDI		R23, 0x00
000158 9508                      	RET
                                 
                                 //*********Logica para editar las horas**********//
                                 CONF_HRS: 
000159 2700                      	CLR		R16
00015a 9300 006f                 	STS		TIMSK1, R16
00015c b146                      	IN		R20, PINC
00015d 9b31                      	SBIS	PINC, PC1
00015e 940e 0166                 	CALL	INCREMET_HRS
000160 9b32                      	SBIS	PINC, PC2
000161 940e 017d                 	CALL	DECREMENT_HRS
000163 940e 00db                 	CALL	HRS
000165 9508                      	RET
                                 
                                 //Incrementar el display 2 (horas)
                                 INCREMET_HRS: 
000166 2d04                      	MOV		R16, R4
000167 3002                      	CPI		R16, 0x02
000168 f051                      	BREQ	HRS_24
000169 9433                      	INC		R3
00016a 2d03                      	MOV		R16, R3
00016b 300a                      	CPI		R16, 0x0A
00016c f011                      	BREQ	HRS_DEC
00016d 2700                      	CLR		R16
00016e 9508                      	RET
                                 HRS_DEC: 
00016f 2433                      	CLR		R3
000170 2700                      	CLR		R16
000171 9443                      	INC		R4
000172 9508                      	RET
                                 HRS_24: 
000173 9433                      	INC		R3
000174 2d03                      	MOV		R16, R3
000175 3004                      	CPI		R16, 0x04
000176 f011                      	BREQ	OVER_HRS
000177 2700                      	CLR		R16
000178 9508                      	RET
                                 OVER_HRS: 
000179 2700                      	CLR		R16
00017a 2433                      	CLR		R3
00017b 2444                      	CLR		R4
00017c 9508                      	RET
                                 
                                 //Decrementar el display 2 (horas) 
                                 DECREMENT_HRS: 
00017d 943a                      	DEC		R3
00017e 2d03                      	MOV		R16, R3
00017f 3f0f                      	CPI		R16, 0xFF
000180 f009                      	BREQ	DEC_HRS
000181 9508                      	RET
                                 DEC_HRS: 
000182 e009                      	LDI		R16, 0x09
000183 2e30                      	MOV		R3, R16
000184 944a                      	DEC		R4
000185 2d04                      	MOV		R16, R4
000186 3f0f                      	CPI		R16, 0xFF
000187 f009                      	BREQ	UNDER_HRS
000188 9508                      	RET
                                 UNDER_HRS: 
000189 e003                      	LDI		R16, 0x03
00018a 2e30                      	MOV		R3, R16
00018b e002                      	LDI		R16, 0x02
00018c 2e40                      	MOV		R4, R16
00018d 9508                      	RET
                                 	
                                 	
                                 //**********Logica para editar los minutos*********//
                                 CONF_MIN: 
00018e 2700                      	CLR		R16
00018f 9300 006f                 	STS		TIMSK1, R16
000191 b146                      	IN		R20, PINC
000192 9b31                      	SBIS	PINC, PC1
000193 940e 019b                 	CALL	INCREMET_MIN
000195 9b32                      	SBIS	PINC, PC2
000196 940e 01ac                 	CALL	DECREMENT_MIN
000198 940e 00db                 	CALL	HRS
00019a 9508                      	RET
                                 
                                 //Incrementar el display 1 (minutos)
                                 INCREMET_MIN:
00019b 9493                      	INC		R9
00019c 2d09                      	MOV		R16, R9
00019d 300a                      	CPI		R16, 0x0A
00019e f011                      	BREQ	DEC_MIN
00019f 2700                      	CLR		R16
0001a0 9508                      	RET
                                 DEC_MIN:
0001a1 2700                      	CLR		R16
0001a2 2499                      	CLR		R9
0001a3 9423                      	INC		R2
0001a4 2d02                      	MOV		R16, R2
0001a5 3006                      	CPI		R16, 0x06
0001a6 f009                      	BREQ	OVER_MIN
0001a7 9508                      	RET
                                 OVER_MIN: 
0001a8 2700                      	CLR		R16
0001a9 2422                      	CLR		R2
0001aa 2499                      	CLR		R9
0001ab 9508                      	RET
                                 
                                 //Decrementar el display 1 (minutos) 
                                 DECREMENT_MIN: 
0001ac 949a                      	DEC		R9
0001ad 2d09                      	MOV		R16, R9
0001ae 3f0f                      	CPI		R16, 0xFF
0001af f011                      	BREQ	DEC_REST
0001b0 2700                      	CLR		R16
0001b1 9508                      	RET	
                                 DEC_REST: 
0001b2 e009                      	LDI		R16, 0x09
0001b3 2e90                      	MOV		R9, R16
0001b4 942a                      	DEC		R2
0001b5 2d02                      	MOV		R16, R2
0001b6 3f0f                      	CPI		R16, 0xFF
0001b7 f011                      	BREQ	UNDER_MIN
0001b8 2700                      	CLR		R16
0001b9 9508                      	RET
                                 UNDER_MIN: 
0001ba e009                      	LDI		R16, 0x09
0001bb 2e90                      	MOV		R9, R16
0001bc e005                      	LDI		R16, 0x05
0001bd 2e20                      	MOV		R2, R16
0001be 9508                      	RET	
                                 
                                 
                                 //**********Logica para editar los dias**********//
                                 CONF_DIS: 
0001bf b146                      	IN		R20, PINC
0001c0 9b31                      	SBIS	PINC, PC1
0001c1 940e 01c9                 	CALL	INCREMET_DIS
0001c3 9b32                      	SBIS	PINC, PC2
0001c4 940e 01c9                 	CALL	INCREMET_DIS
0001c6 940e 0124                 	CALL	FCH
0001c8 9508                      	RET
                                 
                                  //Incrementar el display 2 (dias)
                                 INCREMET_DIS: 
0001c9 9453                      	INC     R5          
0001ca 2d05                      	MOV		R16, R5
0001cb 300a                          CPI     R16, 0x0A   
0001cc f411                          BRNE    CHECK_LIMIT 
0001cd 2455                          CLR     R5          
0001ce 9463                          INC     R6          
                                 
                                 CHECK_LIMIT:
0001cf e4ee                          LDI     ZL, LOW(MES_DIA << 1)
0001d0 e0f0                          LDI     ZH, HIGH(MES_DIA << 1)
0001d1 0fe5                          ADD     ZL, MESES  
0001d2 9134                          LPM     R19, Z     
                                 
0001d3 2d06                          MOV     R16, R6
0001d4 0f00                          LSL     R16         
0001d5 0f00                          LSL     R16
0001d6 0f00                          LSL     R16
0001d7 0f00                          LSL     R16
0001d8 0d05                          ADD     R16, R5    
0001d9 1703                          CP      R16, R19
0001da f010                          BRLO    NO_OVERFLOW 
0001db 940e 01de                     CALL    OVER_DIA   
                                 NO_OVERFLOW:
0001dd 9508                          RET
                                 OVER_DIA:
0001de e001                      	LDI		R16, 0x01
0001df 2e50                      	MOV		R5, R16
0001e0 2466                          CLR     R6       
0001e1 9508                      	RET
                                 
                                 
                                 //Decrementar el display 2 (dias)
                                 DECREMET_DIS: 
0001e2 2d06                      	MOV		R16, R6
0001e3 3000                      	CPI		R16, 0x00
0001e4 f049                      	BREQ	RESET_DIA
0001e5 945a                      	DEC		R5
0001e6 2d05                      	MOV		R16, R5
0001e7 3f0f                      	CPI		R16, 0xFF
0001e8 f009                      	BREQ	DECDIA_REST
0001e9 9508                      	RET
                                 DECDIA_REST: 
0001ea e009                      	LDI		R16, 0x09
0001eb 2e50                      	MOV		R5, R16
0001ec 946a                      	DEC		R6
0001ed 9508                      	RET
                                 RESET_DIA: 
0001ee 945a                      	DEC		R5
0001ef 2d05                      	MOV		R16, R5
0001f0 3000                      	CPI		R16, 0x00
0001f1 f009                      	BREQ	UNDER_DIA
0001f2 9508                      	RET
                                 UNDER_DIA: 
0001f3 e4ee                      	LDI		ZL, LOW(MES_DIA << 1)
0001f4 e0f0                      	LDI		ZH, HIGH(MES_DIA << 1)
0001f5 0fe5                      	ADD		ZL, MESES
0001f6 9134                      	LPM		R19, Z
0001f7 2e63                      	MOV		R6, R19
                                 	//SWAP	R6	//POSIBLE CAMBIO
0001f8 0c66                      	LSL		R6
0001f9 0c66                      	LSL		R6
0001fa 0c66                      	LSL		R6
0001fb 0c66                      	LSL		R6
0001fc 703f                      	ANDI	R19, 0x0F
0001fd 2e56                      	MOV		R5, R22
0001fe 9508                      	RET
                                 
                                 //**********Logica para editar el mes**********//
                                 CONF_MES: 
0001ff b146                      	IN		R20, PINC
000200 9b31                      	SBIS	PINC, PC1
000201 940e 0209                 	CALL	INCREMET_MES
000203 9b32                      	SBIS	PINC, PC2
000204 940e 0222                 	CALL	DECREMENT_MES
000206 940e 0124                 	CALL	FCH
000208 9508                      	RET
                                 	
                                 //Incrementar el display 1 (mes)
                                 INCREMET_MES: 
000209 9553                      	INC		MESES
00020a 2d08                      	MOV		R16, R8
00020b 3001                      	CPI		R16, 0x01
00020c f051                      	BREQ	SET_MES
00020d 9473                      	INC		R7
00020e 2d07                      	MOV		R16, R7
00020f 300a                      	CPI		R16, 0x0A
000210 f011                      	BREQ	SUM_DECMES
000211 2700                      	CLR		R16
000212 9508                      	RET
                                 SUM_DECMES: 
000213 2700                      	CLR		R16
000214 2477                      	CLR		R7
000215 9483                      	INC		R8
000216 9508                      	RET
                                 SET_MES: 
000217 9473                      	INC		R7
000218 2d07                      	MOV		R16, R7
000219 3003                      	CPI		R16, 0x03
00021a f009                      	BREQ	OVER_MES
00021b 9508                      	RET
                                 OVER_MES: 
00021c 2755                      	CLR		MESES
00021d e001                      	LDI		R16, 0x01
00021e 2e70                      	MOV		R7, R16
00021f 2700                      	CLR		R16		
000220 2e80                      	MOV		R8, R16
000221 9508                      	RET
                                 
                                 //Decrementar el display 1 (mes)
                                 DECREMENT_MES: 
000222 955a                      	DEC		MESES
000223 2d08                      	MOV		R16, R8
000224 3000                      	CPI		R16, 0x00
000225 f049                      	BREQ	RES_UNIMES
000226 947a                      	DEC		R7
000227 2d07                      	MOV		R16, R7
000228 3f0f                      	CPI		R16, 0xFF
000229 f009                      	BREQ	REST_DECMES
00022a 9508                      	RET
                                 REST_DECMES: 
00022b e009                      	LDI		R16, 0x09
00022c 2e70                      	MOV		R7, R16
00022d 948a                      	DEC		R8
00022e 9508                      	RET
                                 RES_UNIMES: 
00022f 947a                      	DEC		R7
000230 2d07                      	MOV		R16, R7
000231 3000                      	CPI		R16, 0x00
000232 f009                      	BREQ	UNDER_MES
000233 9508                      	RET
                                 UNDER_MES: 
000234 e05c                      	LDI		MESES, 0x0C
000235 e002                      	LDI		R16, 0x02
000236 2e70                      	MOV		R7, R16
000237 e001                      	LDI		R16, 0x01
000238 2e80                      	MOV		R8, R16
000239 9508                      	RET
                                 
                                 //**********Logica para editar los minutos para la alarma**********//
                                 CONF_ALR_MIN: 
00023a b146                      	IN		R20, PINC
00023b 9b31                      	SBIS	PINC, PC1
00023c 940e 0244                 	CALL	INCREMET_ALR_MIN	
00023e 9b32                      	SBIS	PINC, PC2
00023f 940e 0255                 	CALL	DECREMENT_ALR_MIN
000241 940e 02b2                 	CALL	MILTIPLEX_ALR
000243 9508                      	RET
                                 
                                 //Incrementar el display 1 (minutos)
                                 INCREMET_ALR_MIN: 
000244 94a3                      	INC		R10
000245 2d0a                      	MOV		R16, R10
000246 300a                      	CPI		R16, 0x0A
000247 f011                      	BREQ	DEC_MIN_ALR
000248 2700                      	CLR		R16
000249 9508                      	RET
                                 DEC_MIN_ALR:
00024a 2700                      	CLR		R16
00024b 24aa                      	CLR		R10
00024c 94b3                      	INC		R11
00024d 2d0b                      	MOV		R16, R11
00024e 3006                      	CPI		R16, 0x06
00024f f009                      	BREQ	OVER_MIN_ALR
000250 9508                      	RET
                                 OVER_MIN_ALR: 
000251 2700                      	CLR		R16
000252 24bb                      	CLR		R11
000253 24aa                      	CLR		R10
000254 9508                      	RET
                                 
                                 //Decrementar el display 1 (minutos)
                                 DECREMENT_ALR_MIN: 
000255 94aa                      	DEC		R10
000256 2d0a                      	MOV		R16, R10
000257 3f0f                      	CPI		R16, 0xFF
000258 f011                      	BREQ	DEC_REST_ALR
000259 2700                      	CLR		R16
00025a 9508                      	RET
                                 DEC_REST_ALR: 
00025b e009                      	LDI		R16, 0x09
00025c 2ea0                      	MOV		R10, R16
00025d 94ba                      	DEC		R11
00025e 2d0b                      	MOV		R16, R11
00025f 3f0f                      	CPI		R16, 0xFF
000260 f011                      	BREQ	UNDER_MIN_ALR
000261 2700                      	CLR		R16
000262 9508                      	RET
                                 UNDER_MIN_ALR: 
000263 e009                      	LDI		R16, 0x09
000264 2ea0                      	MOV		R10, R16
000265 e005                      	LDI		R16, 0x05
000266 2eb0                      	MOV		R11, R16
000267 9508                      	RET
                                 
                                 //**********Logica para editar las horas para la alarma**********//
                                 CONF_ALR_HRS: 
000268 b146                      	IN		R20, PINC
000269 9b31                      	SBIS	PINC, PC1
00026a 940e 0272                 	CALL	INCREMET_ALR_HRS //Incrementar el display 2 (horas)
00026c 9b32                      	SBIS	PINC, PC2
00026d 940e 0289                 	CALL	DECREMENT_ALR_HRS //Decrementar el display 2 (horas)
00026f 940e 02b2                 	CALL	MILTIPLEX_ALR
000271 9508                      	RET
                                 
                                 //Incrementar el display 2 (horas)
                                 INCREMET_ALR_HRS: 
000272 2d0d                      	MOV		R16, R13
000273 3002                      	CPI		R16, 0x02
000274 f051                      	BREQ	HRS_24_ALR
000275 94c3                      	INC		R12
000276 2d0c                      	MOV		R16, R12
000277 300a                      	CPI		R16, 0x0A
000278 f011                      	BREQ	HRS_DEC_ALR
000279 2700                      	CLR		R16
00027a 9508                      	RET
                                 HRS_DEC_ALR: 
00027b 24cc                      	CLR		R12
00027c 2700                      	CLR		R16
00027d 94d3                      	INC		R13
00027e 9508                      	RET
                                 HRS_24_ALR: 
00027f 94c3                      	INC		R12
000280 2d0c                      	MOV		R16, R12
000281 3004                      	CPI		R16, 0x04
000282 f011                      	BREQ	OVER_HRS_ALR 
000283 2700                      	CLR		R16
000284 9508                      	RET
                                 OVER_HRS_ALR: 
000285 2700                      	CLR		R16
000286 24cc                      	CLR		R12
000287 24dd                      	CLR		R13
000288 9508                      	RET
                                 
                                 //Decrementar el display 2 (horas)
                                 DECREMENT_ALR_HRS: 
000289 94ca                      	DEC		R12
00028a 2d0c                      	MOV		R16, R12
00028b 3f0f                      	CPI		R16, 0xFF
00028c f009                      	BREQ	DEC_HRS_ALR
00028d 9508                      	RET
                                 DEC_HRS_ALR: 
00028e e009                      	LDI		R16, 0x09
00028f 2ec0                      	MOV		R12, R16
000290 94da                      	DEC		R13
000291 2d0d                      	MOV		R16, R13
000292 3f0f                      	CPI		R16, 0xFF
000293 f009                      	BREQ	UNDER_HRS_ALR
000294 9508                      	RET
                                 UNDER_HRS_ALR: 
000295 e003                      	LDI		R16, 0x03
000296 2ec0                      	MOV		R12, R16
000297 e002                      	LDI		R16, 0x02
000298 2ed0                      	MOV		R13, R16
000299 9508                      	RET
                                 	
                                 //**********Logica para activar o desactivar la alarma**********//
                                 APG_ALR: 
00029a b146                      	IN		R20, PINC
00029b 9b31                      	SBIS	PINC, PC1
00029c 940e 02a4                 	CALL	ACTIVAR_ALAR
00029e 9b32                      	SBIS	PINC, PC2
00029f 940e 02a9                 	CALL	DESACTIVAR_ALAR
0002a1 940e 02b2                 	CALL	MILTIPLEX_ALR
0002a3 9508                      	RET
                                 
                                 ACTIVAR_ALAR: 
0002a4 9a43                      	SBI		PORTC, PC3
0002a5 9844                      	CBI		PORTC, PC4
0002a6 9845                      	CBI		PORTC, PC5
0002a7 e081                      	LDI		ACT, 0x01
0002a8 9508                      	RET
                                 DESACTIVAR_ALAR: 
0002a9 9843                      	CBI		PORTC, PC3
0002aa 9844                      	CBI		PORTC, PC4
0002ab 9a45                      	SBI		PORTC, PC5
0002ac e080                      	LDI		ACT, 0x00
0002ad 24aa                      	CLR		R10
0002ae 24bb                      	CLR		R11
0002af 24cc                      	CLR		R12
0002b0 24cc                      	CLR		R12
0002b1 9508                      	RET		
                                 
                                 //Mostrar el Incremento y Decremento de la alarma (MULTIPLEXACION)
                                 MILTIPLEX_ALR: 
0002b2 3071                      	CPI		R23, 0x01 
0002b3 f039                      	BREQ	DIS1_ALR
0002b4 3072                      	CPI		R23, 0x02
0002b5 f081                      	BREQ	DIS2_ALR
0002b6 3073                      	CPI		R23, 0x03
0002b7 f0c9                      	BREQ	DIS3_ALR
0002b8 3074                      	CPI		R23, 0x04
0002b9 f111                      	BREQ	DIS4_ALR
0002ba 9508                      	RET
                                 
                                 	DIS1_ALR:
                                 	//UNIDADES DE MINUTOS 
0002bb e4e4                      	LDI		ZL, LOW(TABLA7SEG <<1)
0002bc e0f0                      	LDI		ZH, HIGH(TABLA7SEG <<1)
0002bd 0dea                      	ADD		ZL, R10
0002be 9164                      	LPM		R22, Z
0002bf b96b                      	OUT		PORTD, R22
0002c0 9828                      	CBI		PORTB, PB0
0002c1 9829                      	CBI		PORTB, PB1
0002c2 982a                      	CBI		PORTB, PB2
0002c3 9a2b                      	SBI		PORTB, PB3
0002c4 e071                      	LDI		R23, 0x01
0002c5 9508                      	RET
                                 
                                 	DIS2_ALR:
                                 	//DECENAS DE MINUTOS 
0002c6 e4e4                      	LDI		ZL, LOW(TABLA7SEG <<1)
0002c7 e0f0                      	LDI		ZH, HIGH(TABLA7SEG <<1)
0002c8 0deb                      	ADD		ZL, R11
0002c9 9164                      	LPM		R22, Z
0002ca b96b                      	OUT		PORTD, R22
0002cb 9828                      	CBI		PORTB, PB0
0002cc 9829                      	CBI		PORTB, PB1
0002cd 982b                      	CBI		PORTB, PB3
0002ce 9a2a                      	SBI		PORTB, PB2
0002cf e072                      	LDI		R23, 0x02
0002d0 9508                      	RET
                                 
                                 	DIS3_ALR:
                                 	//UNICADES DE HORAS
0002d1 e4e4                      	LDI		ZL, LOW(TABLA7SEG <<1)
0002d2 e0f0                      	LDI		ZH, HIGH(TABLA7SEG <<1)
0002d3 0dec                      	ADD		ZL, R12
0002d4 9164                      	LPM		R22, Z
0002d5 b96b                      	OUT		PORTD, R22
0002d6 9828                      	CBI		PORTB, PB0
0002d7 982b                      	CBI		PORTB, PB3
0002d8 982a                      	CBI		PORTB, PB2
0002d9 9a29                      	SBI		PORTB, PB1
0002da e073                      	LDI		R23, 0x03
0002db 9508                      	RET
                                 
                                 	DIS4_ALR:
                                 	//DECENAS DE HORAS
0002dc e4e4                      	LDI		ZL, LOW(TABLA7SEG <<1)
0002dd e0f0                      	LDI		ZH, HIGH(TABLA7SEG <<1)
0002de 0ded                      	ADD		ZL, R13
0002df 9164                      	LPM		R22, Z
0002e0 b96b                      	OUT		PORTD, R22
0002e1 982b                      	CBI		PORTB, PB3
0002e2 9829                      	CBI		PORTB, PB1
0002e3 982a                      	CBI		PORTB, PB2
0002e4 9a28                      	SBI		PORTB, PB0
0002e5 e070                      	LDI		R23, 0x00
0002e6 9508                      	RET
                                 	
                                 INICIO:
0002e7 e4e4                      	LDI		ZL, LOW(TABLA7SEG <<1)
0002e8 e0f0                      	LDI		ZH, HIGH(TABLA7SEG <<1)
0002e9 9164                      	LPM		R22, Z
0002ea b96b                      	OUT		PORTD, R22
0002eb 9508                      	RET
                                 
                                 
                                 //******************************** LOGICA PARA EL RELOJ ******************************//
                                 //******************************** LOGICA PARA EL RELOJ ******************************//
                                 RELOJ_7SEG: 
                                 	//Falta configuracin del timer1/0
0002ec 930f                      	PUSH	R16
0002ed b70f                      	IN		R16, SREG
0002ee 930f                      	PUSH	R16
                                 
0002ef e10b                      	LDI		R16, HIGH(T1Value)
0002f0 9300 0085                 	STS		TCNT1H, R16
0002f2 e10e                      	LDI		R16, LOW(T1Value)
0002f3 9300 0084                 	STS		TCNT1L, R16 //La interrupcin ocurre cada minuto o 60s
                                 	
                                 	//MOV		R7, R16
0002f5 9493                      	INC		R9
0002f6 2d09                      	MOV		R16, R9	//Unidades de minutos 
0002f7 300a                      	CPI		R16, 0x0A 
0002f8 f481                      	BRNE	REGRESO
0002f9 2700                      	CLR		R16
0002fa 2499                      	CLR		R9 
0002fb 9423                      	INC		R2	
0002fc 2d02                      	MOV		R16, R2 //Decenas de minutos 
0002fd 3006                      	CPI		R16, 0x06 
0002fe f451                      	BRNE	REGRESO
0002ff 2700                      	CLR		R16
000300 2422                      	CLR		R2
000301 2d04                      	MOV		R16, R4 
000302 3002                      	CPI		R16, 0x02
000303 f059                      	BREQ	RESET_HRS
000304 9433                      	INC		R3	
000305 2d03                      	MOV		R16, R3	//Unidades de horas
000306 300a                      	CPI		R16, 0x0A
000307 f011                      	BREQ	INC_DECHRS
000308 c057                      	RJMP	FIN1
                                 REGRESO: 
000309 c056                      	RJMP	FIN1
                                 
                                 INC_DECHRS: 
00030a 2499                      	CLR		R9
00030b 2422                      	CLR		R2
00030c 2433                      	CLR		R3
00030d 9443                      	INC		R4	//Decenas de horas
00030e c051                      	RJMP	FIN1
                                 RESET_HRS: 
00030f 9433                      	INC		R3
000310 2d03                      	MOV		R16, R3
000311 3004                      	CPI		R16, 0x04
000312 f009                      	BREQ	SUM_DIA
000313 c04c                      	RJMP	FIN1
                                 SUM_DIA: 
000314 2499                      	CLR		R9
000315 2422                      	CLR		R2
000316 2433                      	CLR		R3
000317 2444                      	CLR		R4
000318 9462                      	SWAP	R6	//Decena de dias 
000319 0c65                      	ADD		R6, R5 
00031a e4ee                      	LDI		ZL, LOW(MES_DIA << 1)  
00031b e0f0                      	LDI		ZH, HIGH(MES_DIA << 1)  
00031c 0fe5                      	ADD		ZL, MESES
00031d 9164                      	LPM		R22, Z
00031e 1666                      	CP		R6, R22
00031f f0a1                      	BREQ	INC_UMES	
000320 9453                      	INC		R5		//Unidad de dias
000321 2d05                      	MOV		R16, R5
000322 300a                      	CPI		R16, 0x0A
000323 f009                      	BREQ	SUM_DECDIA
000324 c03b                      	RJMP	FIN1
                                 SUM_DECDIA: 
000325 2499                      	CLR		R9
000326 2422                      	CLR		R2
000327 2433                      	CLR		R3
000328 2444                      	CLR		R4
000329 2455                      	CLR		R5
00032a 9462                      	SWAP	R6
00032b 0c65                      	ADD		R6, R5
00032c e4ee                      	LDI		ZL, LOW(MES_DIA << 1)  
00032d e0f0                      	LDI		ZH, HIGH(MES_DIA << 1)  
00032e 0fe5                      	ADD		ZL, MESES
00032f 9164                      	LPM		R22, Z
000330 1666                      	CP		R6, R22
000331 f011                      	BREQ	INC_UMES
000332 9463                      	INC		R6
000333 c02c                      	RJMP	FIN1
                                 INC_UMES: 
000334 2700                      	CLR		R16
000335 2499                      	CLR		R9
000336 2422                      	CLR		R2
000337 2433                      	CLR		R3
000338 2444                      	CLR		R4
000339 2466                      	CLR		R6
00033a e001                      	LDI		R16, 0x01
00033b 2e50                      	MOV		R5, R16
00033c 9553                      	INC		MESES
00033d 2d08                      	MOV		R16, R8
00033e 3001                      	CPI		R16, 0x01
00033f f079                      	BREQ	A_MES
000340 9473                      	INC		R7
000341 2d07                      	MOV		R16, R7
000342 300a                      	CPI		R16, 0x0A
000343 f009                      	BREQ	INC_DECMES
000344 c01b                      	RJMP	FIN1
                                 INC_DECMES:
000345 2700                      	CLR		R16
000346 2499                      	CLR		R9
000347 2422                      	CLR		R2
000348 2433                      	CLR		R3
000349 2444                      	CLR		R4
00034a 2477                      	CLR		R7
00034b e001                      	LDI		R16, 0x01
00034c 2e50                      	MOV		R5, R16
00034d 9483                      	INC		R8
00034e c011                      	RJMP	FIN1
                                 A_MES: 
00034f 9473                      	INC		R7
000350 2d07                      	MOV		R16, R7
000351 3003                      	CPI		R16, 0x03
000352 f009                      	BREQ	RESET_TOTAL
000353 c00c                      	RJMP	FIN1
                                 RESET_TOTAL: 
000354 2499                      	CLR		R9
000355 2422                      	CLR		R2
000356 2433                      	CLR		R3
000357 2444                      	CLR		R4
000358 2455                      	CLR		R5
000359 2466                      	CLR		R6
00035a e001                      	LDI		R16, 0x01
00035b 2d07                      	MOV		R16, R7
00035c e001                      	LDI		R16, 0x01
00035d 2d05                      	MOV		R16, R5
00035e 2755                      	CLR		MESES
00035f c000                      	RJMP	FIN1
                                 
                                 FIN1:
000360 910f                      	POP		R16
000361 bf0f                      	OUT		SREG, R16
000362 910f                      	POP		R16
000363 9518                      	RETI
                                 
                                 //******************************** LOGICA PARA LOS TRANSISTORES ******************************//
                                 //******************************** LOGICA PARA LOS TRANSISTORES ******************************//
                                 TNSTR: 
                                 	//LOGICA PARA MOSTRAR LOS VALORES EN LOS DISPLAYS
000364 930f                      	PUSH	R16
000365 b70f                      	IN		R16, SREG
000366 930f                      	PUSH	R16
                                 
000367 9aa8                      	SBI		TIFR0, TOV0
000368 ef0f                      	LDI		R16, T0Value
000369 bd06                      	OUT		TCNT0, R16
                                 
00036a 9573                      	INC		R23
00036b 3075                      	CPI		R23, 0x05
00036c f009                      	BREQ	OVER
00036d c002                      	RJMP	FIN2
                                 
                                 OVER: 
00036e 2777                      	CLR		R23
00036f c000                      	RJMP	FIN2
                                 FIN2:
000370 910f                      	POP		R16
000371 bf0f                      	OUT		SREG, R16
000372 910f                      	POP		R16
000373 9518                      	RETI
                                 
                                 //******************** LOGICA PARA LAS CONFIGURACIONES DEL RELOJ ***********************//
                                 //******************** LOGICA PARA LAS CONFIGURACIONES DEL RELOJ ***********************//
                                 BOTONES: 
000374 930f                      	PUSH	R16
000375 b70f                      	IN		R16, SREG
000376 930f                      	PUSH	R16
                                 
000377 9b30                      	SBIS	PINC, PC0
000378 9513                      	INC		MOD
000379 3019                      	CPI		MOD, 0x09
00037a f411                      	BRNE	MODOS
00037b 2711                      	CLR		MOD
00037c c01b                      	RJMP	FIN3
                                 	
                                 //QUE MODO ESTA ACTIVO
                                 MODOS: 
00037d 3010                      	CPI		MOD, 0
00037e f081                      	BREQ	HRS_IRS
00037f 3011                      	CPI		MOD, 1 
000380 f079                      	BREQ	FCH_IRS
000381 3012                      	CPI		MOD, 2
000382 f071                      	BREQ	CONF_HRS_IRS
000383 3013                      	CPI		MOD, 3
000384 f069                      	BREQ	CONF_MIN_IRS
000385 3014                      	CPI		MOD, 4
000386 f069                      	BREQ	CONF_MES_IRS
000387 3015                      	CPI		MOD, 5
000388 f051                      	BREQ	CONF_DIS_IRS
000389 3016                      	CPI		MOD, 6
00038a f051                      	BREQ	CONF_MIN_ALR_IRS
00038b 3017                      	CPI		MOD, 7
00038c f049                      	BREQ	CONF_HRS_ALR_IRS
00038d 3018                      	CPI		MOD, 8
00038e f041                      	BREQ	APG_ALR_IRS
                                 
                                 HRS_IRS: 
00038f c008                      	RJMP	FIN3
                                 
                                 FCH_IRS: 
000390 c007                      	RJMP	FIN3
                                 	
                                 CONF_HRS_IRS: 
000391 c006                      	RJMP	FIN3
                                 		
                                 CONF_MIN_IRS: 
000392 c005                      	RJMP	FIN3
                                 
                                 CONF_DIS_IRS: 
000393 c004                      	RJMP	FIN3
                                 	
                                 CONF_MES_IRS:
000394 c003                      	RJMP	FIN3
                                 
                                 CONF_MIN_ALR_IRS: 
000395 c002                      	RJMP	FIN3
                                 
                                 CONF_HRS_ALR_IRS: 
000396 c001                      	RJMP	FIN3
                                 
                                 APG_ALR_IRS: 
000397 c000                      	RJMP	FIN3
                                 
                                 FIN3: 
000398 910f                      	POP		R16
000399 bf0f                      	OUT		SREG, R16
00039a 910f                      	POP		R16
00039b 9518                      	RETI
                                 
                                 //******************************** LOGICA PARA LAS LEDS ******************************//
                                 //******************************** LOGICA PARA LAS LEDS ******************************//
                                 LEDS1: 
                                 	//Falta configuracin del timer2
00039c 930f                      	PUSH	R16
00039d b70f                      	IN		R16, SREG
00039e 930f                      	PUSH	R16
                                 
00039f ec0f                      	LDI		R16, T2Value
0003a0 9300 00b2                 	STS		TCNT2, R16
                                 
0003a2 95b3                      	INC		R27
0003a3 30ba                      	CPI		R27, 10
0003a4 f411                      	BRNE	FIN_ISR2
0003a5 9a1d                      	SBI		PINB, PB5
0003a6 27bb                      	CLR		R27
                                 
                                 FIN_ISR2:
0003a7 910f                      	POP		R16
0003a8 bf0f                      	OUT		SREG, R16
0003a9 910f                      	POP		R16


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega328P" register use summary:
x  :   0 y  :   0 z  :  17 r0 :   0 r1 :   0 r2 :  18 r3 :  23 r4 :  16 
r5 :  22 r6 :  21 r7 :  20 r8 :  10 r9 :  20 r10:  12 r11:  10 r12:  15 
r13:   9 r14:   1 r15:   1 r16: 228 r17:  22 r18:   1 r19:   6 r20:   8 
r21:  11 r22:  33 r23:  28 r24:   4 r25:   1 r26:   1 r27:   4 r28:   0 
r29:   0 r30:  33 r31:  17 
Registers used: 29 out of 35 (82.9%)

"ATmega328P" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   0 add   :  19 adiw  :   0 and   :   0 
andi  :   1 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  68 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   1 brlt  :   0 brmi  :   0 
brne  :   9 brpl  :   0 brsh  :   0 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  33 cbi   :  67 cbr   :   0 
clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   : 107 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   7 cpc   :   0 
cpi   :  71 cpse  :   0 dec   :  15 eor   :   0 fmul  :   0 fmuls :   0 
fmulsu:   0 icall :   0 ijmp  :   0 in    :  11 inc   :  30 jmp   :   5 
ld    :   0 ldd   :   0 ldi   :  95 lds   :   0 lpm   :  34 lsl   :   8 
lsr   :   0 mov   :  63 movw  :   0 mul   :   0 muls  :   0 mulsu :   0 
neg   :   0 nop   :   0 or    :   0 ori   :   0 out   :  25 pop   :   8 
push  :   8 rcall :   0 ret   :  66 reti  :   4 rjmp  :  33 rol   :   0 
ror   :   0 sbc   :   0 sbci  :   0 sbi   :  38 sbic  :   0 sbis  :  15 
sbiw  :   0 sbr   :   0 sbrc  :   0 sbrs  :   0 sec   :   0 seh   :   0 
sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   0 sev   :   0 
sez   :   0 sleep :   0 spm   :   0 st    :   0 std   :   0 sts   :  19 
sub   :   0 subi  :   0 swap  :   2 tst   :   0 wdr   :   0 
Instructions used: 30 out of 113 (26.5%)

"ATmega328P" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000756   1808     22   1830   32768   5.6%
[.dseg] 0x000100 0x000100      0      0      0    2048   0.0%
[.eseg] 0x000000 0x000000      0      0      0    1024   0.0%

Assembly complete, 0 errors, 0 warnings
