-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed : IN STD_LOGIC_VECTOR (7 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (19 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (19 downto 0);
    ap_ce : IN STD_LOGIC );
end;


architecture behav of myproject_dense_latency_ap_uint_8_ap_fixed_20_16_5_3_0_config2_mult_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";

attribute shreg_extract : string;
    signal a_reg_1383 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal a_reg_1383_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln73_64_fu_108_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_64_reg_1389 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln73_6_fu_138_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln73_6_reg_1394 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_fu_144_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_reg_1399 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_65_fu_173_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_65_reg_1404 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_66_fu_191_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_66_reg_1409 : STD_LOGIC_VECTOR (9 downto 0);
    signal a_3_reg_1414 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln73_7_fu_220_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln73_7_reg_1420 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_3_fu_234_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_3_reg_1425 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_4_fu_248_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_4_reg_1430 : STD_LOGIC_VECTOR (8 downto 0);
    signal a_6_reg_1435 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln73_69_fu_286_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_69_reg_1440 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_72_fu_308_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln73_72_reg_1445 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln73_72_reg_1445_pp0_iter2_reg : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_71_fu_312_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_71_reg_1450 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_fu_321_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_reg_1455 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_93_fu_327_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_93_reg_1460 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_93_reg_1460_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln73_fu_347_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln73_reg_1465 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_67_fu_381_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_67_reg_1470 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_68_fu_404_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_68_reg_1475 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_85_fu_416_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_85_reg_1480 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_87_fu_424_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_87_reg_1485 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_90_fu_430_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_90_reg_1490 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_92_fu_436_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_92_reg_1495 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_70_fu_448_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_70_reg_1500 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln73_8_fu_477_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln73_8_reg_1505 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_72_fu_483_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_72_reg_1510 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln73_s_fu_497_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln73_s_reg_1515 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_73_fu_505_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_73_reg_1520 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_75_fu_535_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_75_reg_1525 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_5_fu_541_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_5_reg_1530 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_76_fu_563_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_76_reg_1535 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_86_fu_575_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_86_reg_1540 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_88_fu_584_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_88_reg_1545 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_91_fu_590_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_91_reg_1550 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_94_fu_598_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_94_reg_1555 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln73_9_fu_633_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln73_9_reg_1560 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_74_fu_647_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_74_reg_1565 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_89_fu_659_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_89_reg_1570 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_95_fu_667_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_95_reg_1575 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_96_fu_681_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_96_reg_1580 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_98_fu_687_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_98_reg_1585 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_101_fu_695_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_101_reg_1590 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_103_fu_701_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_103_reg_1595 : STD_LOGIC_VECTOR (10 downto 0);
    signal a_13_reg_1600 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln73_77_fu_723_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln73_77_reg_1605 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln73_79_fu_741_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_79_reg_1610 : STD_LOGIC_VECTOR (10 downto 0);
    signal a_15_reg_1615 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln73_7_fu_755_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_7_reg_1620 : STD_LOGIC_VECTOR (8 downto 0);
    signal a_16_reg_1625 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln73_80_fu_777_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln73_80_reg_1632 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln73_83_fu_799_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_83_reg_1637 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_84_fu_825_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_84_reg_1642 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_8_fu_831_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_8_reg_1647 : STD_LOGIC_VECTOR (8 downto 0);
    signal a_20_reg_1652 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln73_86_fu_853_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_86_reg_1657 : STD_LOGIC_VECTOR (9 downto 0);
    signal a_22_reg_1662 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln73_88_fu_875_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_88_reg_1668 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_89_fu_913_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_89_reg_1673 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_9_fu_919_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_9_reg_1678 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_90_fu_941_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_90_reg_1683 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_97_fu_962_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_97_reg_1688 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_99_fu_971_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_99_reg_1693 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_102_fu_980_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_102_reg_1698 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_104_fu_989_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_104_reg_1703 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_78_fu_998_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln73_78_reg_1708 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln73_6_fu_1011_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_6_reg_1713 : STD_LOGIC_VECTOR (8 downto 0);
    signal sub_ln73_81_fu_1026_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln73_81_reg_1718 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub_ln73_82_fu_1038_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_82_reg_1723 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_85_fu_1074_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_85_reg_1728 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln73_10_fu_1100_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln73_10_reg_1733 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_87_fu_1128_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_87_reg_1738 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_100_fu_1146_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_100_reg_1743 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_105_fu_1154_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_105_reg_1748 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_107_fu_1175_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_107_reg_1753 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_111_fu_1181_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_111_reg_1758 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_115_fu_1189_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_115_reg_1763 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_117_fu_1195_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_117_reg_1768 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_120_fu_1201_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_120_reg_1773 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_122_fu_1207_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_122_reg_1778 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln58_123_fu_1213_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln58_123_reg_1783 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln58_106_fu_1246_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_106_reg_1788 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_108_fu_1255_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_108_reg_1793 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln58_110_fu_1261_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_110_reg_1798 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_112_fu_1270_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_112_reg_1803 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_116_fu_1279_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_116_reg_1808 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_118_fu_1288_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_118_reg_1813 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln58_121_fu_1297_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_121_reg_1818 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_124_fu_1309_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_124_reg_1823 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_109_fu_1318_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_109_reg_1828 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_113_fu_1329_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_113_reg_1833 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln58_119_fu_1338_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_119_reg_1838 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_125_fu_1343_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln58_125_reg_1843 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tmp_fu_96_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_36_fu_92_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_55_fu_104_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_173_fu_126_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_66_fu_134_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_40_fu_122_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_39_fu_118_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_171_fu_161_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_38_fu_157_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_62_fu_169_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_172_fu_179_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln73_65_fu_187_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_176_fu_208_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_69_fu_216_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_41_fu_204_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln70_fu_230_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln73_43_fu_244_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal shl_ln_fu_254_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_178_fu_274_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_44_fu_270_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_71_fu_282_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_179_fu_300_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_46_fu_296_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln73_fu_150_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln58_15_fu_318_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_cast_fu_197_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln73_cast_fu_262_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_170_fu_336_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_60_fu_343_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln73_fu_333_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_174_fu_359_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_175_fu_370_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln73_68_fu_377_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln73_67_fu_366_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_177_fu_393_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln73_70_fu_400_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln73_42_fu_353_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub_ln73_5_cast_fu_387_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln73_44_fu_390_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln73_79_cast_i_fu_413_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln73_77_cast_i_fu_410_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln58_16_fu_421_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_72_cast_fu_356_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_180_fu_465_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_73_fu_473_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln73_48_fu_461_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln73_47_fu_457_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_49_fu_493_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_182_fu_523_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_54_fu_519_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_75_fu_531_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_53_fu_515_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl5_fu_555_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln70_1_fu_551_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln58_fu_572_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln73_43_fu_442_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_61_fu_581_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln73_45_fu_445_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln58_fu_569_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_63_fu_595_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_181_fu_621_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_74_fu_629_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln73_52_fu_617_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_shl4_fu_639_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_51_fu_613_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln58_62_fu_656_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln58_64_fu_664_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln73_46_fu_603_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln58_17_fu_672_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln73_50_fu_606_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln58_18_fu_675_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln58_19_fu_678_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln58_22_fu_692_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_7_cast_fu_653_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_183_fu_711_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_76_fu_719_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_184_fu_729_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln73_77_fu_737_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln70_3_fu_751_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_185_fu_765_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_78_fu_773_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl7_fu_791_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln70_4_fu_787_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_186_fu_813_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_79_fu_821_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_59_fu_809_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl9_fu_845_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln70_5_fu_841_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_189_fu_863_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln73_82_fu_871_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_190_fu_889_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_191_fu_901_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln73_84_fu_909_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln73_83_fu_897_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln73_64_fu_885_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl_fu_933_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln70_6_fu_929_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln58_65_fu_959_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_50_fu_947_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_66_fu_968_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln58_20_fu_953_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln58_23_fu_977_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_51_fu_950_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_68_fu_986_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln58_21_fu_956_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln73_56_fu_995_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln70_2_fu_1007_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln73_58_fu_1023_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_shl6_fu_1031_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_57_fu_1020_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_187_fu_1062_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl8_fu_1054_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_80_fu_1070_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_188_fu_1088_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln73_81_fu_1096_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_61_fu_1084_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal shl_ln73_6_fu_1106_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_shl10_fu_1121_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln73_63_fu_1118_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln58_67_fu_1143_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln58_69_fu_1151_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln73_50_fu_1137_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln73_49_fu_1044_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln58_25_fu_1162_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln58_24_fu_1159_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_97_cast_fu_1134_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln58_27_fu_1165_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln58_37_fu_1186_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_9_cast_fu_1017_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_10_cast_fu_1047_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sub_ln73_11_cast_fu_1140_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal shl_ln73_17_cast_fu_1114_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal zext_ln58_29_fu_1168_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln58_30_fu_1172_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln58_52_fu_1228_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln73_47_fu_1219_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_70_fu_1252_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln73_48_fu_1225_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln58_28_fu_1237_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln58_31_fu_1240_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln58_34_fu_1267_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln58_32_fu_1243_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln58_72_fu_1276_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_53_fu_1231_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln58_38_fu_1285_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal zext_ln58_26_fu_1234_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln58_73_fu_1294_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_ln73_8_cast_fu_1222_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln58_40_fu_1306_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln58_74_fu_1303_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal sext_ln58_71_fu_1315_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln58_35_fu_1326_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln58_33_fu_1323_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal zext_ln58_39_fu_1335_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln58_36_fu_1347_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_114_fu_1350_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_75_fu_1359_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln58_126_fu_1362_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sext_ln58_54_fu_1355_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln68_fu_1367_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_ce_reg : STD_LOGIC;
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_int_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_return_0_int_reg : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_return_1_int_reg : STD_LOGIC_VECTOR (19 downto 0);


begin




    ap_ce_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            ap_ce_reg <= ap_ce;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_ce_reg))) then
                a_13_reg_1600 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_int_reg;
                a_15_reg_1615 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9_int_reg;
                a_16_reg_1625 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_int_reg;
                a_20_reg_1652 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_int_reg;
                a_22_reg_1662 <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_int_reg;
                a_3_reg_1414 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg;
                a_6_reg_1435 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg;
                a_reg_1383 <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg;
                a_reg_1383_pp0_iter1_reg <= a_reg_1383;
                add_ln58_100_reg_1743 <= add_ln58_100_fu_1146_p2;
                add_ln58_101_reg_1590 <= add_ln58_101_fu_695_p2;
                add_ln58_102_reg_1698 <= add_ln58_102_fu_980_p2;
                add_ln58_103_reg_1595 <= add_ln58_103_fu_701_p2;
                add_ln58_104_reg_1703 <= add_ln58_104_fu_989_p2;
                add_ln58_105_reg_1748 <= add_ln58_105_fu_1154_p2;
                add_ln58_106_reg_1788 <= add_ln58_106_fu_1246_p2;
                    add_ln58_107_reg_1753(12 downto 1) <= add_ln58_107_fu_1175_p2(12 downto 1);
                add_ln58_108_reg_1793 <= add_ln58_108_fu_1255_p2;
                add_ln58_109_reg_1828 <= add_ln58_109_fu_1318_p2;
                add_ln58_110_reg_1798 <= add_ln58_110_fu_1261_p2;
                add_ln58_111_reg_1758 <= add_ln58_111_fu_1181_p2;
                add_ln58_112_reg_1803 <= add_ln58_112_fu_1270_p2;
                add_ln58_113_reg_1833 <= add_ln58_113_fu_1329_p2;
                    add_ln58_115_reg_1763(11 downto 1) <= add_ln58_115_fu_1189_p2(11 downto 1);
                add_ln58_116_reg_1808 <= add_ln58_116_fu_1279_p2;
                add_ln58_117_reg_1768 <= add_ln58_117_fu_1195_p2;
                add_ln58_118_reg_1813 <= add_ln58_118_fu_1288_p2;
                add_ln58_119_reg_1838 <= add_ln58_119_fu_1338_p2;
                add_ln58_120_reg_1773 <= add_ln58_120_fu_1201_p2;
                add_ln58_121_reg_1818 <= add_ln58_121_fu_1297_p2;
                add_ln58_122_reg_1778 <= add_ln58_122_fu_1207_p2;
                add_ln58_123_reg_1783 <= add_ln58_123_fu_1213_p2;
                add_ln58_124_reg_1823 <= add_ln58_124_fu_1309_p2;
                add_ln58_125_reg_1843 <= add_ln58_125_fu_1343_p2;
                add_ln58_85_reg_1480 <= add_ln58_85_fu_416_p2;
                add_ln58_86_reg_1540 <= add_ln58_86_fu_575_p2;
                add_ln58_87_reg_1485 <= add_ln58_87_fu_424_p2;
                add_ln58_88_reg_1545 <= add_ln58_88_fu_584_p2;
                add_ln58_89_reg_1570 <= add_ln58_89_fu_659_p2;
                add_ln58_90_reg_1490 <= add_ln58_90_fu_430_p2;
                add_ln58_91_reg_1550 <= add_ln58_91_fu_590_p2;
                add_ln58_92_reg_1495 <= add_ln58_92_fu_436_p2;
                add_ln58_93_reg_1460 <= add_ln58_93_fu_327_p2;
                add_ln58_93_reg_1460_pp0_iter2_reg <= add_ln58_93_reg_1460;
                add_ln58_94_reg_1555 <= add_ln58_94_fu_598_p2;
                add_ln58_95_reg_1575 <= add_ln58_95_fu_667_p2;
                add_ln58_96_reg_1580 <= add_ln58_96_fu_681_p2;
                add_ln58_97_reg_1688 <= add_ln58_97_fu_962_p2;
                add_ln58_98_reg_1585 <= add_ln58_98_fu_687_p2;
                add_ln58_99_reg_1693 <= add_ln58_99_fu_971_p2;
                add_ln58_reg_1455 <= add_ln58_fu_321_p2;
                add_ln73_10_reg_1733 <= add_ln73_10_fu_1100_p2;
                add_ln73_6_reg_1394 <= add_ln73_6_fu_138_p2;
                add_ln73_7_reg_1420 <= add_ln73_7_fu_220_p2;
                add_ln73_8_reg_1505 <= add_ln73_8_fu_477_p2;
                add_ln73_9_reg_1560 <= add_ln73_9_fu_633_p2;
                add_ln73_reg_1465 <= add_ln73_fu_347_p2;
                    shl_ln73_s_reg_1515(9 downto 2) <= shl_ln73_s_fu_497_p3(9 downto 2);
                sub_ln73_3_reg_1425 <= sub_ln73_3_fu_234_p2;
                sub_ln73_4_reg_1430 <= sub_ln73_4_fu_248_p2;
                sub_ln73_5_reg_1530 <= sub_ln73_5_fu_541_p2;
                sub_ln73_64_reg_1389 <= sub_ln73_64_fu_108_p2;
                sub_ln73_65_reg_1404 <= sub_ln73_65_fu_173_p2;
                    sub_ln73_66_reg_1409(9 downto 1) <= sub_ln73_66_fu_191_p2(9 downto 1);
                    sub_ln73_67_reg_1470(11 downto 1) <= sub_ln73_67_fu_381_p2(11 downto 1);
                    sub_ln73_68_reg_1475(9 downto 1) <= sub_ln73_68_fu_404_p2(9 downto 1);
                sub_ln73_69_reg_1440 <= sub_ln73_69_fu_286_p2;
                sub_ln73_6_reg_1713 <= sub_ln73_6_fu_1011_p2;
                    sub_ln73_70_reg_1500(11 downto 3) <= sub_ln73_70_fu_448_p2(11 downto 3);
                sub_ln73_71_reg_1450 <= sub_ln73_71_fu_312_p2;
                sub_ln73_72_reg_1510 <= sub_ln73_72_fu_483_p2;
                sub_ln73_73_reg_1520 <= sub_ln73_73_fu_505_p2;
                sub_ln73_74_reg_1565 <= sub_ln73_74_fu_647_p2;
                sub_ln73_75_reg_1525 <= sub_ln73_75_fu_535_p2;
                sub_ln73_76_reg_1535 <= sub_ln73_76_fu_563_p2;
                    sub_ln73_77_reg_1605(12 downto 3) <= sub_ln73_77_fu_723_p2(12 downto 3);
                sub_ln73_78_reg_1708 <= sub_ln73_78_fu_998_p2;
                    sub_ln73_79_reg_1610(10 downto 1) <= sub_ln73_79_fu_741_p2(10 downto 1);
                sub_ln73_7_reg_1620 <= sub_ln73_7_fu_755_p2;
                    sub_ln73_80_reg_1632(12 downto 3) <= sub_ln73_80_fu_777_p2(12 downto 3);
                sub_ln73_81_reg_1718 <= sub_ln73_81_fu_1026_p2;
                sub_ln73_82_reg_1723 <= sub_ln73_82_fu_1038_p2;
                sub_ln73_83_reg_1637 <= sub_ln73_83_fu_799_p2;
                    sub_ln73_84_reg_1642(10 downto 2) <= sub_ln73_84_fu_825_p2(10 downto 2);
                    sub_ln73_85_reg_1728(10 downto 1) <= sub_ln73_85_fu_1074_p2(10 downto 1);
                sub_ln73_86_reg_1657 <= sub_ln73_86_fu_853_p2;
                sub_ln73_87_reg_1738 <= sub_ln73_87_fu_1128_p2;
                    sub_ln73_88_reg_1668(9 downto 1) <= sub_ln73_88_fu_875_p2(9 downto 1);
                    sub_ln73_89_reg_1673(11 downto 1) <= sub_ln73_89_fu_913_p2(11 downto 1);
                sub_ln73_8_reg_1647 <= sub_ln73_8_fu_831_p2;
                sub_ln73_90_reg_1683 <= sub_ln73_90_fu_941_p2;
                sub_ln73_9_reg_1678 <= sub_ln73_9_fu_919_p2;
                sub_ln73_reg_1399 <= sub_ln73_fu_144_p2;
                    zext_ln73_72_reg_1445(10 downto 3) <= zext_ln73_72_fu_308_p1(10 downto 3);
                    zext_ln73_72_reg_1445_pp0_iter2_reg(10 downto 3) <= zext_ln73_72_reg_1445(10 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce_reg)) then
                ap_return_0_int_reg <= sext_ln58_54_fu_1355_p1;
                ap_return_1_int_reg <= sext_ln68_fu_1367_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_ce)) then
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9;
                p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_int_reg <= p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9;
                void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg <= void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig;
            end if;
        end if;
    end process;
    sub_ln73_66_reg_1409(0) <= '0';
    zext_ln73_72_reg_1445(2 downto 0) <= "000";
    zext_ln73_72_reg_1445(11) <= '0';
    zext_ln73_72_reg_1445_pp0_iter2_reg(2 downto 0) <= "000";
    zext_ln73_72_reg_1445_pp0_iter2_reg(11) <= '0';
    sub_ln73_67_reg_1470(0) <= '0';
    sub_ln73_68_reg_1475(0) <= '0';
    sub_ln73_70_reg_1500(2 downto 0) <= "000";
    shl_ln73_s_reg_1515(1 downto 0) <= "00";
    sub_ln73_77_reg_1605(2 downto 0) <= "000";
    sub_ln73_79_reg_1610(0) <= '0';
    sub_ln73_80_reg_1632(2 downto 0) <= "000";
    sub_ln73_84_reg_1642(1 downto 0) <= "00";
    sub_ln73_88_reg_1668(0) <= '0';
    sub_ln73_89_reg_1673(0) <= '0';
    sub_ln73_85_reg_1728(0) <= '0';
    add_ln58_107_reg_1753(0) <= '0';
    add_ln58_115_reg_1763(0) <= '0';
    add_ln58_100_fu_1146_p2 <= std_logic_vector(signed(sext_ln58_67_fu_1143_p1) + signed(add_ln58_97_reg_1688));
    add_ln58_101_fu_695_p2 <= std_logic_vector(unsigned(zext_ln58_18_fu_675_p1) + unsigned(zext_ln58_19_fu_678_p1));
    add_ln58_102_fu_980_p2 <= std_logic_vector(unsigned(zext_ln58_23_fu_977_p1) + unsigned(sext_ln58_51_fu_950_p1));
    add_ln58_103_fu_701_p2 <= std_logic_vector(unsigned(zext_ln58_22_fu_692_p1) + unsigned(sub_ln73_7_cast_fu_653_p1));
    add_ln58_104_fu_989_p2 <= std_logic_vector(signed(sext_ln58_68_fu_986_p1) + signed(zext_ln58_21_fu_956_p1));
    add_ln58_105_fu_1154_p2 <= std_logic_vector(signed(sext_ln58_69_fu_1151_p1) + signed(add_ln58_102_reg_1698));
    add_ln58_106_fu_1246_p2 <= std_logic_vector(signed(sext_ln58_52_fu_1228_p1) + signed(sext_ln73_47_fu_1219_p1));
    add_ln58_107_fu_1175_p2 <= std_logic_vector(signed(sext_ln73_50_fu_1137_p1) + signed(sext_ln73_49_fu_1044_p1));
    add_ln58_108_fu_1255_p2 <= std_logic_vector(signed(sext_ln58_70_fu_1252_p1) + signed(sext_ln73_48_fu_1225_p1));
    add_ln58_109_fu_1318_p2 <= std_logic_vector(signed(sext_ln58_71_fu_1315_p1) + signed(add_ln58_106_reg_1788));
    add_ln58_110_fu_1261_p2 <= std_logic_vector(unsigned(zext_ln58_28_fu_1237_p1) + unsigned(zext_ln58_31_fu_1240_p1));
    add_ln58_111_fu_1181_p2 <= std_logic_vector(unsigned(sub_ln73_86_reg_1657) + unsigned(zext_ln58_25_fu_1162_p1));
    add_ln58_112_fu_1270_p2 <= std_logic_vector(unsigned(zext_ln58_34_fu_1267_p1) + unsigned(zext_ln58_32_fu_1243_p1));
    add_ln58_113_fu_1329_p2 <= std_logic_vector(unsigned(zext_ln58_35_fu_1326_p1) + unsigned(zext_ln58_33_fu_1323_p1));
    add_ln58_114_fu_1350_p2 <= std_logic_vector(unsigned(zext_ln58_36_fu_1347_p1) + unsigned(add_ln58_109_reg_1828));
    add_ln58_115_fu_1189_p2 <= std_logic_vector(unsigned(zext_ln58_24_fu_1159_p1) + unsigned(mul_ln73_97_cast_fu_1134_p1));
    add_ln58_116_fu_1279_p2 <= std_logic_vector(signed(sext_ln58_72_fu_1276_p1) + signed(sext_ln58_53_fu_1231_p1));
    add_ln58_117_fu_1195_p2 <= std_logic_vector(unsigned(zext_ln58_27_fu_1165_p1) + unsigned(zext_ln58_37_fu_1186_p1));
    add_ln58_118_fu_1288_p2 <= std_logic_vector(unsigned(zext_ln58_38_fu_1285_p1) + unsigned(zext_ln58_26_fu_1234_p1));
    add_ln58_119_fu_1338_p2 <= std_logic_vector(unsigned(zext_ln58_39_fu_1335_p1) + unsigned(add_ln58_116_reg_1808));
    add_ln58_120_fu_1201_p2 <= std_logic_vector(signed(sub_ln73_9_cast_fu_1017_p1) + signed(sub_ln73_10_cast_fu_1047_p1));
    add_ln58_121_fu_1297_p2 <= std_logic_vector(signed(sext_ln58_73_fu_1294_p1) + signed(sub_ln73_8_cast_fu_1222_p1));
    add_ln58_122_fu_1207_p2 <= std_logic_vector(signed(sub_ln73_11_cast_fu_1140_p1) + signed(shl_ln73_17_cast_fu_1114_p1));
    add_ln58_123_fu_1213_p2 <= std_logic_vector(unsigned(zext_ln58_29_fu_1168_p1) + unsigned(zext_ln58_30_fu_1172_p1));
    add_ln58_124_fu_1309_p2 <= std_logic_vector(unsigned(zext_ln58_40_fu_1306_p1) + unsigned(sext_ln58_74_fu_1303_p1));
    add_ln58_125_fu_1343_p2 <= std_logic_vector(unsigned(add_ln58_124_reg_1823) + unsigned(add_ln58_121_reg_1818));
    add_ln58_126_fu_1362_p2 <= std_logic_vector(signed(sext_ln58_75_fu_1359_p1) + signed(add_ln58_119_reg_1838));
    add_ln58_85_fu_416_p2 <= std_logic_vector(unsigned(add_ln58_reg_1455) + unsigned(sext_ln73_42_fu_353_p1));
    add_ln58_86_fu_575_p2 <= std_logic_vector(signed(sext_ln58_fu_572_p1) + signed(sext_ln73_43_fu_442_p1));
    add_ln58_87_fu_424_p2 <= std_logic_vector(signed(sub_ln73_5_cast_fu_387_p1) + signed(sext_ln73_44_fu_390_p1));
    add_ln58_88_fu_584_p2 <= std_logic_vector(signed(sext_ln58_61_fu_581_p1) + signed(sext_ln73_45_fu_445_p1));
    add_ln58_89_fu_659_p2 <= std_logic_vector(signed(sext_ln58_62_fu_656_p1) + signed(add_ln58_86_reg_1540));
    add_ln58_90_fu_430_p2 <= std_logic_vector(signed(mul_ln73_79_cast_i_fu_413_p1) + signed(mul_ln73_77_cast_i_fu_410_p1));
    add_ln58_91_fu_590_p2 <= std_logic_vector(unsigned(add_ln58_90_reg_1490) + unsigned(zext_ln58_fu_569_p1));
    add_ln58_92_fu_436_p2 <= std_logic_vector(unsigned(zext_ln58_16_fu_421_p1) + unsigned(mul_ln73_72_cast_fu_356_p1));
    add_ln58_93_fu_327_p2 <= std_logic_vector(signed(sub_ln73_cast_fu_197_p1) + signed(shl_ln73_cast_fu_262_p1));
    add_ln58_94_fu_598_p2 <= std_logic_vector(signed(sext_ln58_63_fu_595_p1) + signed(add_ln58_92_reg_1495));
    add_ln58_95_fu_667_p2 <= std_logic_vector(signed(sext_ln58_64_fu_664_p1) + signed(add_ln58_91_reg_1550));
    add_ln58_96_fu_681_p2 <= std_logic_vector(signed(sext_ln73_46_fu_603_p1) + signed(zext_ln58_17_fu_672_p1));
    add_ln58_97_fu_962_p2 <= std_logic_vector(signed(sext_ln58_65_fu_959_p1) + signed(sext_ln58_50_fu_947_p1));
    add_ln58_98_fu_687_p2 <= std_logic_vector(unsigned(sub_ln73_75_reg_1525) + unsigned(zext_ln73_50_fu_606_p1));
    add_ln58_99_fu_971_p2 <= std_logic_vector(signed(sext_ln58_66_fu_968_p1) + signed(zext_ln58_20_fu_953_p1));
    add_ln58_fu_321_p2 <= std_logic_vector(signed(sext_ln73_fu_150_p1) + signed(zext_ln58_15_fu_318_p1));
    add_ln73_10_fu_1100_p2 <= std_logic_vector(unsigned(zext_ln73_81_fu_1096_p1) + unsigned(zext_ln73_61_fu_1084_p1));
    add_ln73_6_fu_138_p2 <= std_logic_vector(unsigned(zext_ln73_66_fu_134_p1) + unsigned(zext_ln73_40_fu_122_p1));
    add_ln73_7_fu_220_p2 <= std_logic_vector(unsigned(zext_ln73_69_fu_216_p1) + unsigned(zext_ln73_41_fu_204_p1));
    add_ln73_8_fu_477_p2 <= std_logic_vector(unsigned(zext_ln73_73_fu_473_p1) + unsigned(zext_ln73_48_fu_461_p1));
    add_ln73_9_fu_633_p2 <= std_logic_vector(unsigned(zext_ln73_74_fu_629_p1) + unsigned(zext_ln73_52_fu_617_p1));
    add_ln73_fu_347_p2 <= std_logic_vector(unsigned(zext_ln73_60_fu_343_p1) + unsigned(zext_ln73_fu_333_p1));
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_return_0_assign_proc : process(sext_ln58_54_fu_1355_p1, ap_ce_reg, ap_return_0_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_0 <= ap_return_0_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_0 <= sext_ln58_54_fu_1355_p1;
        else 
            ap_return_0 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_return_1_assign_proc : process(sext_ln68_fu_1367_p1, ap_ce_reg, ap_return_1_int_reg)
    begin
        if ((ap_const_logic_0 = ap_ce_reg)) then 
            ap_return_1 <= ap_return_1_int_reg;
        elsif ((ap_const_logic_1 = ap_ce_reg)) then 
            ap_return_1 <= sext_ln68_fu_1367_p1;
        else 
            ap_return_1 <= "XXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

        mul_ln73_72_cast_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_66_reg_1409),12));

        mul_ln73_77_cast_i_fu_410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_69_reg_1440),13));

        mul_ln73_79_cast_i_fu_413_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_71_reg_1450),13));

        mul_ln73_97_cast_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_88_reg_1668),12));

    p_shl10_fu_1121_p3 <= (a_22_reg_1662 & ap_const_lv3_0);
    p_shl4_fu_639_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_int_reg & ap_const_lv2_0);
    p_shl5_fu_555_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_int_reg & ap_const_lv2_0);
    p_shl6_fu_1031_p3 <= (a_16_reg_1625 & ap_const_lv2_0);
    p_shl7_fu_791_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_int_reg & ap_const_lv2_0);
    p_shl8_fu_1054_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_int_reg & ap_const_lv3_0);
    p_shl9_fu_845_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_int_reg & ap_const_lv2_0);
    p_shl_fu_933_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_int_reg & ap_const_lv2_0);
        sext_ln58_50_fu_947_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_89_reg_1570),14));

        sext_ln58_51_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_95_reg_1575),14));

        sext_ln58_52_fu_1228_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_100_reg_1743),15));

        sext_ln58_53_fu_1231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_105_reg_1748),15));

        sext_ln58_54_fu_1355_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_114_fu_1350_p2),20));

        sext_ln58_61_fu_581_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_87_reg_1485),11));

        sext_ln58_62_fu_656_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_88_reg_1545),13));

        sext_ln58_63_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_93_reg_1460_pp0_iter2_reg),12));

        sext_ln58_64_fu_664_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_94_reg_1555),13));

        sext_ln58_65_fu_959_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_96_reg_1580),14));

        sext_ln58_66_fu_968_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_98_reg_1585),13));

        sext_ln58_67_fu_1143_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_99_reg_1693),14));

        sext_ln58_68_fu_986_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_103_reg_1595),12));

        sext_ln58_69_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_104_reg_1703),14));

        sext_ln58_70_fu_1252_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_107_reg_1753),14));

        sext_ln58_71_fu_1315_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_108_reg_1793),15));

        sext_ln58_72_fu_1276_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_115_reg_1763),15));

        sext_ln58_73_fu_1294_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_120_reg_1773),11));

        sext_ln58_74_fu_1303_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_122_reg_1778),11));

        sext_ln58_75_fu_1359_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_125_reg_1843),15));

        sext_ln58_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_85_reg_1480),13));

        sext_ln68_fu_1367_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_126_fu_1362_p2),20));

        sext_ln73_42_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_65_reg_1404),12));

        sext_ln73_43_fu_442_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_67_reg_1470),13));

        sext_ln73_44_fu_390_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_4_reg_1430),10));

        sext_ln73_45_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_68_reg_1475),11));

        sext_ln73_46_fu_603_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_70_reg_1500),13));

        sext_ln73_47_fu_1219_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_78_reg_1708),15));

        sext_ln73_48_fu_1225_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_81_reg_1718),14));

        sext_ln73_49_fu_1044_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_84_reg_1642),13));

        sext_ln73_50_fu_1137_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_89_reg_1673),13));

        sext_ln73_fu_150_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_64_reg_1389),12));

    shl_ln73_17_cast_fu_1114_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln73_6_fu_1106_p3),10));
    shl_ln73_6_fu_1106_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_int_reg & ap_const_lv1_0);
    shl_ln73_cast_fu_262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_254_p3),10));
    shl_ln73_s_fu_497_p3 <= (void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg & ap_const_lv2_0);
    shl_ln_fu_254_p3 <= (void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg & ap_const_lv1_0);
        sub_ln73_10_cast_fu_1047_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_8_reg_1647),10));

        sub_ln73_11_cast_fu_1140_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_9_reg_1678),10));

    sub_ln73_3_fu_234_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln70_fu_230_p1));
    sub_ln73_4_fu_248_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln73_43_fu_244_p1));
        sub_ln73_5_cast_fu_387_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_3_reg_1425),10));

    sub_ln73_5_fu_541_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln73_53_fu_515_p1));
    sub_ln73_64_fu_108_p2 <= std_logic_vector(unsigned(zext_ln73_36_fu_92_p1) - unsigned(zext_ln73_55_fu_104_p1));
    sub_ln73_65_fu_173_p2 <= std_logic_vector(unsigned(zext_ln73_38_fu_157_p1) - unsigned(zext_ln73_62_fu_169_p1));
    sub_ln73_66_fu_191_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln73_65_fu_187_p1));
    sub_ln73_67_fu_381_p2 <= std_logic_vector(unsigned(zext_ln73_68_fu_377_p1) - unsigned(zext_ln73_67_fu_366_p1));
    sub_ln73_68_fu_404_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln73_70_fu_400_p1));
    sub_ln73_69_fu_286_p2 <= std_logic_vector(unsigned(zext_ln73_44_fu_270_p1) - unsigned(zext_ln73_71_fu_282_p1));
    sub_ln73_6_fu_1011_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln70_2_fu_1007_p1));
    sub_ln73_70_fu_448_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(zext_ln73_72_reg_1445_pp0_iter2_reg));
    sub_ln73_71_fu_312_p2 <= std_logic_vector(unsigned(zext_ln73_46_fu_296_p1) - unsigned(zext_ln73_72_fu_308_p1));
    sub_ln73_72_fu_483_p2 <= std_logic_vector(unsigned(tmp_180_fu_465_p3) - unsigned(zext_ln73_47_fu_457_p1));
    sub_ln73_73_fu_505_p2 <= std_logic_vector(unsigned(shl_ln73_s_fu_497_p3) - unsigned(zext_ln73_49_fu_493_p1));
    sub_ln73_74_fu_647_p2 <= std_logic_vector(unsigned(p_shl4_fu_639_p3) - unsigned(zext_ln73_51_fu_613_p1));
    sub_ln73_75_fu_535_p2 <= std_logic_vector(unsigned(zext_ln73_54_fu_519_p1) - unsigned(zext_ln73_75_fu_531_p1));
    sub_ln73_76_fu_563_p2 <= std_logic_vector(unsigned(p_shl5_fu_555_p3) - unsigned(zext_ln70_1_fu_551_p1));
    sub_ln73_77_fu_723_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln73_76_fu_719_p1));
    sub_ln73_78_fu_998_p2 <= std_logic_vector(unsigned(sub_ln73_77_reg_1605) - unsigned(zext_ln73_56_fu_995_p1));
    sub_ln73_79_fu_741_p2 <= std_logic_vector(unsigned(tmp_183_fu_711_p3) - unsigned(zext_ln73_77_fu_737_p1));
        sub_ln73_7_cast_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_5_reg_1530),11));

    sub_ln73_7_fu_755_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln70_3_fu_751_p1));
    sub_ln73_80_fu_777_p2 <= std_logic_vector(unsigned(ap_const_lv13_0) - unsigned(zext_ln73_78_fu_773_p1));
    sub_ln73_81_fu_1026_p2 <= std_logic_vector(unsigned(sub_ln73_80_reg_1632) - unsigned(zext_ln73_58_fu_1023_p1));
    sub_ln73_82_fu_1038_p2 <= std_logic_vector(unsigned(p_shl6_fu_1031_p3) - unsigned(zext_ln73_57_fu_1020_p1));
    sub_ln73_83_fu_799_p2 <= std_logic_vector(unsigned(p_shl7_fu_791_p3) - unsigned(zext_ln70_4_fu_787_p1));
    sub_ln73_84_fu_825_p2 <= std_logic_vector(unsigned(ap_const_lv11_0) - unsigned(zext_ln73_79_fu_821_p1));
    sub_ln73_85_fu_1074_p2 <= std_logic_vector(unsigned(p_shl8_fu_1054_p3) - unsigned(zext_ln73_80_fu_1070_p1));
    sub_ln73_86_fu_853_p2 <= std_logic_vector(unsigned(p_shl9_fu_845_p3) - unsigned(zext_ln70_5_fu_841_p1));
    sub_ln73_87_fu_1128_p2 <= std_logic_vector(unsigned(p_shl10_fu_1121_p3) - unsigned(zext_ln73_63_fu_1118_p1));
    sub_ln73_88_fu_875_p2 <= std_logic_vector(unsigned(ap_const_lv10_0) - unsigned(zext_ln73_82_fu_871_p1));
    sub_ln73_89_fu_913_p2 <= std_logic_vector(unsigned(zext_ln73_84_fu_909_p1) - unsigned(zext_ln73_83_fu_897_p1));
        sub_ln73_8_cast_fu_1222_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_6_reg_1713),11));

    sub_ln73_8_fu_831_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln73_59_fu_809_p1));
    sub_ln73_90_fu_941_p2 <= std_logic_vector(unsigned(p_shl_fu_933_p3) - unsigned(zext_ln70_6_fu_929_p1));
        sub_ln73_9_cast_fu_1017_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_7_reg_1620),10));

    sub_ln73_9_fu_919_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln73_64_fu_885_p1));
        sub_ln73_cast_fu_197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln73_reg_1399),10));

    sub_ln73_fu_144_p2 <= std_logic_vector(unsigned(ap_const_lv9_0) - unsigned(zext_ln73_39_fu_118_p1));
    tmp_170_fu_336_p3 <= (a_reg_1383_pp0_iter1_reg & ap_const_lv3_0);
    tmp_171_fu_161_p3 <= (void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg & ap_const_lv2_0);
    tmp_172_fu_179_p3 <= (void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg & ap_const_lv1_0);
    tmp_173_fu_126_p3 <= (void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg & ap_const_lv2_0);
    tmp_174_fu_359_p3 <= (a_3_reg_1414 & ap_const_lv3_0);
    tmp_175_fu_370_p3 <= (a_3_reg_1414 & ap_const_lv1_0);
    tmp_176_fu_208_p3 <= (void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg & ap_const_lv2_0);
    tmp_177_fu_393_p3 <= (a_6_reg_1435 & ap_const_lv1_0);
    tmp_178_fu_274_p3 <= (void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg & ap_const_lv2_0);
    tmp_179_fu_300_p3 <= (void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg & ap_const_lv3_0);
    tmp_180_fu_465_p3 <= (void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg & ap_const_lv3_0);
    tmp_181_fu_621_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_int_reg & ap_const_lv3_0);
    tmp_182_fu_523_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_int_reg & ap_const_lv2_0);
    tmp_183_fu_711_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_int_reg & ap_const_lv3_0);
    tmp_184_fu_729_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_11_int_reg & ap_const_lv1_0);
    tmp_185_fu_765_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_8_int_reg & ap_const_lv3_0);
    tmp_186_fu_813_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_int_reg & ap_const_lv2_0);
    tmp_187_fu_1062_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_int_reg & ap_const_lv1_0);
    tmp_188_fu_1088_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_int_reg & ap_const_lv2_0);
    tmp_189_fu_863_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_2_int_reg & ap_const_lv1_0);
    tmp_190_fu_889_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_int_reg & ap_const_lv3_0);
    tmp_191_fu_901_p3 <= (p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_int_reg & ap_const_lv1_0);
    tmp_fu_96_p3 <= (void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg & ap_const_lv2_0);
    zext_ln58_15_fu_318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln73_6_reg_1394),12));
    zext_ln58_16_fu_421_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln73_7_reg_1420),12));
    zext_ln58_17_fu_672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln73_8_reg_1505),13));
    zext_ln58_18_fu_675_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln73_72_reg_1510),12));
    zext_ln58_19_fu_678_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln73_73_reg_1520),12));
    zext_ln58_20_fu_953_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln73_9_reg_1560),13));
    zext_ln58_21_fu_956_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln73_74_reg_1565),12));
    zext_ln58_22_fu_692_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln73_76_reg_1535),11));
    zext_ln58_23_fu_977_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_101_reg_1590),14));
    zext_ln58_24_fu_1159_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln73_79_reg_1610),12));
    zext_ln58_25_fu_1162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_15_reg_1615),10));
    zext_ln58_26_fu_1234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln73_82_reg_1723),12));
    zext_ln58_27_fu_1165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln73_83_reg_1637),11));
    zext_ln58_28_fu_1237_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln73_85_reg_1728),12));
    zext_ln58_29_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_5_int_reg),9));
    zext_ln58_30_fu_1172_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_20_reg_1652),9));
    zext_ln58_31_fu_1240_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln73_10_reg_1733),12));
    zext_ln58_32_fu_1243_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln73_87_reg_1738),12));
    zext_ln58_33_fu_1323_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_110_reg_1798),13));
    zext_ln58_34_fu_1267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_111_reg_1758),12));
    zext_ln58_35_fu_1326_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_112_reg_1803),13));
    zext_ln58_36_fu_1347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_113_reg_1833),15));
    zext_ln58_37_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln73_90_reg_1683),11));
    zext_ln58_38_fu_1285_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_117_reg_1768),12));
    zext_ln58_39_fu_1335_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_118_reg_1813),15));
    zext_ln58_40_fu_1306_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_123_reg_1783),11));
    zext_ln58_fu_569_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln73_reg_1465),13));
    zext_ln70_1_fu_551_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_12_int_reg),10));
    zext_ln70_2_fu_1007_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_10_int_reg),9));
    zext_ln70_3_fu_751_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_9_int_reg),9));
    zext_ln70_4_fu_787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_7_int_reg),10));
    zext_ln70_5_fu_841_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_4_int_reg),10));
    zext_ln70_6_fu_929_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_int_reg),10));
    zext_ln70_fu_230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5_int_reg),9));
    zext_ln73_36_fu_92_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9_int_reg),11));
    zext_ln73_38_fu_157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8_int_reg),11));
    zext_ln73_39_fu_118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg),9));
    zext_ln73_40_fu_122_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7_int_reg),11));
    zext_ln73_41_fu_204_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6_int_reg),11));
    zext_ln73_43_fu_244_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4_int_reg),9));
    zext_ln73_44_fu_270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3_int_reg),11));
    zext_ln73_46_fu_296_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2_int_reg),12));
    zext_ln73_47_fu_457_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg),11));
    zext_ln73_48_fu_461_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1_int_reg),12));
    zext_ln73_49_fu_493_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_int_reg),10));
    zext_ln73_50_fu_606_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln73_s_reg_1515),11));
    zext_ln73_51_fu_613_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_int_reg),10));
    zext_ln73_52_fu_617_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_14_int_reg),12));
    zext_ln73_53_fu_515_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_int_reg),9));
    zext_ln73_54_fu_519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_13_int_reg),11));
    zext_ln73_55_fu_104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_96_p3),11));
    zext_ln73_56_fu_995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_13_reg_1600),13));
    zext_ln73_57_fu_1020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_16_reg_1625),10));
    zext_ln73_58_fu_1023_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_16_reg_1625),13));
    zext_ln73_59_fu_809_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_6_int_reg),9));
    zext_ln73_60_fu_343_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_170_fu_336_p3),12));
    zext_ln73_61_fu_1084_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_3_int_reg),11));
    zext_ln73_62_fu_169_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_171_fu_161_p3),11));
    zext_ln73_63_fu_1118_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_22_reg_1662),11));
    zext_ln73_64_fu_885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI7ap_uintILi8EELj1EEENS1_I8ap_fixed_1_int_reg),9));
    zext_ln73_65_fu_187_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_172_fu_179_p3),10));
    zext_ln73_66_fu_134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_173_fu_126_p3),11));
    zext_ln73_67_fu_366_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_174_fu_359_p3),12));
    zext_ln73_68_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_175_fu_370_p3),12));
    zext_ln73_69_fu_216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_176_fu_208_p3),11));
    zext_ln73_70_fu_400_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_177_fu_393_p3),10));
    zext_ln73_71_fu_282_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_178_fu_274_p3),11));
    zext_ln73_72_fu_308_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_179_fu_300_p3),12));
    zext_ln73_73_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_180_fu_465_p3),12));
    zext_ln73_74_fu_629_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_181_fu_621_p3),12));
    zext_ln73_75_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_182_fu_523_p3),11));
    zext_ln73_76_fu_719_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_183_fu_711_p3),13));
    zext_ln73_77_fu_737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_184_fu_729_p3),11));
    zext_ln73_78_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_185_fu_765_p3),13));
    zext_ln73_79_fu_821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_186_fu_813_p3),11));
    zext_ln73_80_fu_1070_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_187_fu_1062_p3),11));
    zext_ln73_81_fu_1096_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_188_fu_1088_p3),11));
    zext_ln73_82_fu_871_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_189_fu_863_p3),10));
    zext_ln73_83_fu_897_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_190_fu_889_p3),12));
    zext_ln73_84_fu_909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_191_fu_901_p3),12));
    zext_ln73_fu_333_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(a_reg_1383_pp0_iter1_reg),12));
end behav;
