// Seed: 3887183460
module module_0 #(
    parameter id_2 = 32'd28,
    parameter id_3 = 32'd88,
    parameter id_4 = 32'd69,
    parameter id_5 = 32'd17,
    parameter id_6 = 32'd17
) (
    input id_1,
    output logic _id_2,
    input _id_3,
    input logic _id_4,
    input _id_5,
    output logic _id_6
);
  type_12(
      1, id_3, 1
  );
  logic id_7;
  assign id_6 = 1'b0;
  logic id_8;
  assign id_8[id_4#(.id_5(1==id_5(id_3))) [id_6 : id_2]] = (1);
  assign id_8 = id_8 - id_6[1];
endmodule
module module_1 (
    input id_1,
    output id_2,
    input id_3,
    input id_4,
    output logic id_5,
    input id_6,
    output logic id_7,
    input logic id_8,
    output logic id_9,
    output reg id_10,
    output id_11,
    output id_12
);
  assign id_9 = id_6;
  logic id_13;
  initial begin
    id_10 <= id_4;
    SystemTFIdentifier(1);
    id_10 <= 1;
  end
endmodule
