---
layout: default
title: Publications
---

## Publications

### Conference Papers

0. Yasunari Suzuki, Takanori Sugiyama, Tomochika Arai, Wang Liao, Koji Inoue, and __Teruo Tanimoto__,  
   ***Q3DE: A fault-tolerant quantum computer architecture for multi-bit burst errors by cosmic rays***,  
   In Proceedings of the 55th IEEE/ACM International Symposium on Microarchitecture (MICRO-55), Oct. 202 (to appear).

0. Ilkwon Byun, Junpyo Kim, Dongmoon Min, Ikki Nagaoka, Kosuke Fukumitsu, Iori Ishikawa, __Teruo Tanimoto__, Masamitsu Tanaka, Koji Inoue, and Jangwoo Kim,  
   ***XQsim: Modeling Cross-Technology Control Processors for 10+K Qubit Quantum Computers,***  
   In Proceedings of ACM/IEEE International Symposium on Computer Architecture (ISCA '22), pp. 366-382, June 2022.

0. Iori Ishikawa, Ikki Nagaoka, Ryota Kashima, Koki Ishida, Kosuke Fukumitsu, Keitaro Oka, Masamitsu Tanaka, Satoshi Kawakami, __Teruo Tanimoto__, Takatsugu Ono, Akira Fujimaki, and Koji Inoue,  
   ***Design of Variable Bit-Width Arithmetic Unit Using Single Flux Quantum Device,***  
   In Proceedings of International Symposium on Circuits & Systems 2022 (ISCAS '22), May 2022 (to appear).
   
0. Koki Ishida, Il-Kwon Byun, Ikki Nagaoka, Kosuke Fukumitsu, Masamitsu Tanaka, Satoshi Kawakami, __Teruo Tanimoto__, Takatsugu Ono, Jangwoo Kim, and Koji Inoue,  
   ***SuperNPU: Architecting an Extremely Fast Neural Processing Unit Using Superconducting Logic Devices,***  
   In Proceedings of the 53rd IEEE/ACM International Symposium on Microarchitecture (MICRO-53), pp. 58-72, Oct. 2020.

0. __Teruo Tanimoto__, Shuhei Matsuo, Satoshi Kawakami, Yutaka Tabuchi, Masao Hirokawa, and Koji Inoue,  
   ***How many trials do we need for reliable NISQ computing?,***  
   In Proceedings of the First International Workshop on Quantum Computing: Circuits Systems Automation and Applications (QC-CSAA) in conjunction with the ISVLSI 2020, pp. 288-290, July 2020.

0. __Teruo Tanimoto__, Shuhei Matsuo, Satoshi Kawakami, Yutaka Tabuchi, Masao Hirokawa, and Koji Inoue,  
   ***Practical error modeling toward realistic NISQ simulation,***  
   In Proceedings of the First International Workshop on Quantum Computing: Circuits Systems Automation and Applications (QC-CSAA) in conjunction with the ISVLSI 2020, pp. 291-293, July 2020.

0. Koki Ishida, Masamitsu Tanaka, Ikki Nagaoka, Takatsugu Ono, Satoshi Kawakami, __Teruo Tanimoto__, Akira Fujimaki, and Koji Inoue  
   ***32 GHz 6.5 mW Gate-Level-Pipelined 4-bit Processor using Superconductor Single-Flux-Quantum Logic,***  
   In Proceedings of the 2020 Symposia on VLSI Technology and Circuits, pp.1-2, June 2020.  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/9162826))

0. Keitaro Oka, Satoshi Kawakami, __Teruo Tanimoto__, Takatsugu Ono, Koi Inoue,  
   ***Enhancing a manycore-oriented compressed cache for GPGPU,***  
   In Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region (HPCAsia2020), pp.22-31, Jan. 2020.  
   ([ACMDL](https://dl.acm.org/doi/abs/10.1145/3368474.3368491))

0. __Teruo Tanimoto__, Takatsugu Ono, and Koji Inoue,  
   ***CPCI Stack: Metric for Accurate Bottleneck Analysis on OoO Microprocessors,***  
   In Proceedings of the Fifth International Symposium on Computing and Networking (CANDAR '17), pp.166-172, Nov. 2017.  
   (acceptance rate: 25/73=34.2%)  
   ([IEEEXplore](https://ieeexplore.ieee.org/document/8345426/))

0. Hiroshi Sasaki, Fang-Hsiang Su, __Teruo Tanimoto,__ and Simha Sethumadhavan,  
   ***Why Do Programs Have Heavy Tails?,***  
   In Proceedings of the 2017 IEEE International Symposium on Workload Characterization (IISWC '17), pp.135-145, Oct. 2017.  
   (acceptance rate: 23/83=27.7%)  
   ([IEEEXplore](http://ieeexplore.ieee.org/document/8167771/))

0. Takatsugu Ono, Yotaro Konishi, __Teruo Tanimoto,__ Noboru Iwamatsu, Takashi Miyoshi, and Jun Tanaka,  
   ***FlexDAS: A Flexible Direct Attached Storage for I/O Intensive Applications,***  
   In Proceedings of IEEE International Conference on Big Data (IEEE BigData '14, accepted as a short paper), pp.147-152, Oct. 2014.  
   ([IEEEXplore](http://ieeexplore.ieee.org/document/7004224/))

0. Hiroshi Sasaki, __Teruo Tanimoto,__ Koji Inoue, and Hiroshi Nakamura,  
   ***Scalability-based Manycore Partitioning,***  
   In Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques (PACT '12), pp.107-116, Sep. 2012.  
   (acceptance rate: 39/207=18.8%)  
   ([IEEEXplore](http://ieeexplore.ieee.org/document/7842923/))


<!--
### Workshop Papers
-->


### Journal Papers

0. Koki Ishida, Ilkwon Byun, Ikki Nagaoka, Kousuke Fukumitsu, Masamitsu Tanaka, Satoshi Kawakami, __Teruo Tanimoto__, Takatsugu Ono, Jangwoo Kim, and Koji Inoue,  
   ***Superconductor Computing for Neural Networks,***   
   IEEE Micro, vol.41, no.3, pp.19â€“26, May-June 2021.

0. __Teruo Tanimoto__, Takatsugu Ono, and Koji Inoue,  
   ***Critical Path based Microarchitectural Bottleneck Analysis for Out-of-Order Execution,***  
   IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol.E102-A, No.6, pp.758-766. Jun. 2019.

0. __Teruo Tanimoto__, Takatsugu Ono, and Koji Inoue,  
   ***Dependence Graph Model for Accurate Critical Path Analysis on Out-of-Order Processors,***  
   IPSJ Journal of Information Processing, Vol.25, pp.983-992, Dec. 2017.  
   (also printed in IPSJ Transactions on Advanced Computer Systems, Vol.10, No.3)  
  ([IPSJJIP](https://www.jstage.jst.go.jp/article/ipsjjip/25/0/25_983/_article/-char/en)) 
  ([IPSJACS](https://ipsj.ixsq.nii.ac.jp/ej/?action=pages_view_main&active_action=repository_view_main_item_detail&item_id=184261&item_no=1&page_id=13&block_id=8))

0. __Teruo Tanimoto,__ Takatsugu Ono, Koji Inoue, and Hiroshi Sasaki,  
   ***Enhanced Dependence Graph Model for Critical Path Analysis on Modern Out-of-Order Processors,***  
   IEEE Computer Architecture Letters, Vol.16, No.2, pp.111-114, July-Dec. 2017.  
   ([IEEEXplore](http://ieeexplore.ieee.org/document/7882625/))

0. Hiroshi Sasaki, Fang-Hsiang Su, __Teruo Tanimoto,__ and Simha Sethumadhavan,  
   ***Heavy Tails in Program Structure,***  
   IEEE Computer Architecture Letters, Vol.16, No.1, pp.34-37, Jan.-June 2017.  
   ([IEEEXplore](http://ieeexplore.ieee.org/document/7480837/))

0. Takatsugu Ono, Yotaro Konishi, __Teruo Tanimoto,__ Noboru Iwamatsu, Takashi Miyoshi, and Jun Tanaka,  
   ***A Flexible Direct Attached Storage for a Data Intensive Application,***  
   IEICE Transactions on Information and Systems, Vol.E98-D, No.12, pp.2168-2177, Dec. 2015.  
   ([IEICE](https://search.ieice.org/bin/summary.php?id=e98-d_12_2168))


### Posters

0. Ghadeer Almusaddar, __Teruo Tanimoto__, Takatsugu Ono, Smruti Sarangi, Koji Inoue,  
   ***Whitelisting Approach Using Hardware Performance Counters in IoT Microprocessors,***  
   4th Career Workshop for Women and Minorities in Computer Architecture, Oct. 2018.

0. __Teruo Tanimoto,__ Takatsugu Ono, Kohta Nakashima, and Takashi Miyoshi,  
   ***Hardware-assisted Scalable Flow Control of Shared Receive Queue,***  
   In Proceedings of the 28th ACM International Conference on Supercomputing (ICS '14), p.175, Jun. 2014.  
   ([ACMDL](http://dl.acm.org/citation.cfm?id=2600113))

### Invited Talks

0. __Teruo Tanimoto__, Shuhei Matsuo, Satoshi Kawakami, Yutaka Tabuchi, Masao Hirokawa, and Koji Inoue,  
   ***How can we exploit noisy intermediate-scale quantum computers? ~A computer architecture perspective~,***  
   The first workshop on Quantum and Classical Cryogenic Devices, Circuits, and Systems (QCCC 2019), Nov. 2019.


0. __Teruo Tanimoto__, Takatsugu Ono, and Koji Inoue,  
   ***Graph-based performance analysis on Out-of-Order processors,***  
   The seventh Asian Workshop on Smart Sensor Systems, Mar. 2019.

### Awards

0. APSCIT Computer Science and Informatics Research Contribution Award (2019), July 2019.

0. [Quick Report on Doctoral Theses Recommended by IPSJ SIGs (2017)](http://ipsj.or.jp/magazine/hakase/2017/ARC04.html), May 2018. (The site is in Japanese.)

0. [IPSJ Computer Science Research Award for Young Scientists (2017)](http://www.ipsj.or.jp/award/cs-award-2017.html), Nov. 2017. (The site is in Japanese.)

0. [IPSJ SIGARC Young Researcher Award (2016)](https://www.ipsj.or.jp/award/arc-award1.html), Oct. 2016. (The site is in Japanese.)

### Awards for my students

0. Shuhei Matsuo, [IPSJ SIGARC Young Researcher Award (2019)](https://www.ipsj.or.jp/award/arc-award1.html), July 2019. (The site is in Japanese.)

### Unpublished presentations

0. Kuan Yi Ng, Aalaa M.A. Babai, Satoshi Kawakami, __Teruo Tanimoto__, and Koji Inoue,  
   ***Layer-wise power/performance analysis for single-board CNN inference***,  
   cross-disciplinary workshop on computing Systems, Infrastructures, and programminG (xSIG), July 2022.
