Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Mon May 29 17:20:18 2017
| Host         : mecha-3 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab2_wrapper_timing_summary_routed.rpt -rpx lab2_wrapper_timing_summary_routed.rpx
| Design       : lab2_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 563 register/latch pins with no clock driven by root clock pin: lab2_i/DDS/DDSclocking_0/U0/clk_en_reg/C (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: lab2_i/downsampler/downsampler_0/U0/slow_clock_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: lab2_i/downsampler/downsampler_1/U0/slow_clock_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1030 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 705 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.639      -11.255                      2                 4017        0.024        0.000                      0                 4017        2.000        0.000                       0                  1923  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
Clk125                   {0.000 4.000}        8.000           125.000         
  clk125mhz_clk_wiz_0    {0.000 3.988}        7.975           125.391         
  clkfbout_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  spiclk_clk_wiz_0       {0.000 26.044}       52.087          19.199          
clk_fpga_0               {0.000 5.000}        10.000          100.000         
sys_clk_pin              {0.000 4.000}        8.000           125.000         
  clk125mhz_clk_wiz_0_1  {0.000 3.988}        7.975           125.391         
  clkfbout_clk_wiz_0_1   {0.000 20.000}       40.000          25.000          
  spiclk_clk_wiz_0_1     {0.000 26.044}       52.087          19.199          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk125                                                                                                                                                                     2.000        0.000                       0                     1  
  clk125mhz_clk_wiz_0          0.432        0.000                      0                 1226        0.134        0.000                      0                 1226        3.008        0.000                       0                   598  
  clkfbout_clk_wiz_0                                                                                                                                                      37.845        0.000                       0                     3  
  spiclk_clk_wiz_0            46.980        0.000                      0                  257        0.207        0.000                      0                  257       25.544        0.000                       0                   111  
clk_fpga_0                     2.965        0.000                      0                 2532        0.033        0.000                      0                 2532        4.020        0.000                       0                  1210  
sys_clk_pin                                                                                                                                                                2.000        0.000                       0                     1  
  clk125mhz_clk_wiz_0_1        0.434        0.000                      0                 1226        0.134        0.000                      0                 1226        3.008        0.000                       0                   598  
  clkfbout_clk_wiz_0_1                                                                                                                                                    37.845        0.000                       0                     3  
  spiclk_clk_wiz_0_1          46.991        0.000                      0                  257        0.207        0.000                      0                  257       25.544        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk125mhz_clk_wiz_0_1  clk125mhz_clk_wiz_0          0.432        0.000                      0                 1226        0.024        0.000                      0                 1226  
clk_fpga_0             spiclk_clk_wiz_0            -5.639      -11.255                      2                    2        1.409        0.000                      0                    2  
spiclk_clk_wiz_0_1     spiclk_clk_wiz_0            46.980        0.000                      0                  257        0.054        0.000                      0                  257  
clk125mhz_clk_wiz_0    clk125mhz_clk_wiz_0_1        0.432        0.000                      0                 1226        0.024        0.000                      0                 1226  
spiclk_clk_wiz_0       spiclk_clk_wiz_0_1          46.980        0.000                      0                  257        0.054        0.000                      0                  257  
clk_fpga_0             spiclk_clk_wiz_0_1          -5.631      -11.239                      2                    2        1.417        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk125
  To Clock:  Clk125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Clk125 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk125mhz_clk_wiz_0
  To Clock:  clk125mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.053ns (27.941%)  route 2.716ns (72.059%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/Q
                         net (fo=73, routed)          1.382     1.144    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][0]
    SLICE_X4Y60          SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     1.268 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.839    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_srl32__0_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.369     2.208 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_mux/O
                         net (fo=1, routed)           0.000     2.208    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_mux_n_0
    SLICE_X5Y60          MUXF8 (Prop_muxf8_I0_O)      0.104     2.312 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_mux__1/O
                         net (fo=1, routed)           0.763     3.075    lab2_i/FIR/FIR_1/U0/douta[5]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.053ns (27.947%)  route 2.715ns (72.053%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/Q
                         net (fo=73, routed)          1.574     1.337    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][0]
    SLICE_X8Y62          SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     1.461 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0/Q
                         net (fo=1, routed)           0.571     2.032    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I1_O)      0.369     2.401 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux/O
                         net (fo=1, routed)           0.000     2.401    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux_n_0
    SLICE_X9Y62          MUXF8 (Prop_muxf8_I0_O)      0.104     2.505 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux__1/O
                         net (fo=3, routed)           0.569     3.074    lab2_i/FIR/FIR_1/U0/douta[15]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.053ns (28.052%)  route 2.701ns (71.948%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/Q
                         net (fo=73, routed)          1.574     1.337    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][0]
    SLICE_X8Y62          SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     1.461 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0/Q
                         net (fo=1, routed)           0.571     2.032    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I1_O)      0.369     2.401 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux/O
                         net (fo=1, routed)           0.000     2.401    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux_n_0
    SLICE_X9Y62          MUXF8 (Prop_muxf8_I0_O)      0.104     2.505 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux__1/O
                         net (fo=3, routed)           0.555     3.060    lab2_i/FIR/FIR_1/U0/douta[15]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.191ns (31.996%)  route 2.531ns (68.004%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.727 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.667    -0.692    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X9Y53          FDRE                                         r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.181     0.908    lab2_i/FIR/FIR_0/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X12Y52         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.207 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_srl32__0/Q
                         net (fo=1, routed)           0.656     1.863    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_srl32__0_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I1_O)      0.369     2.232 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_mux/O
                         net (fo=1, routed)           0.000     2.232    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_mux_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     2.336 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_mux__1/O
                         net (fo=1, routed)           0.695     3.031    lab2_i/FIR/FIR_0/U0/douta[5]
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.584     6.727    lab2_i/FIR/FIR_0/U0/clk_in
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.349    
                         clock uncertainty           -0.110     7.239    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.728     3.511    lab2_i/FIR/FIR_0/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 1.191ns (32.107%)  route 2.518ns (67.893%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.727 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.667    -0.692    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X9Y53          FDRE                                         r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.255     0.982    lab2_i/FIR/FIR_0/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y52         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.281 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.852    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_srl32__0_n_0
    SLICE_X11Y52         MUXF7 (Prop_muxf7_I1_O)      0.369     2.221 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_mux/O
                         net (fo=1, routed)           0.000     2.221    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_mux_n_0
    SLICE_X11Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     2.325 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_mux__1/O
                         net (fo=1, routed)           0.693     3.018    lab2_i/FIR/FIR_0/U0/douta[3]
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.584     6.727    lab2_i/FIR/FIR_0/U0/clk_in
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.349    
                         clock uncertainty           -0.110     7.239    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.728     3.511    lab2_i/FIR/FIR_0/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.148ns (30.965%)  route 2.559ns (69.035%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.311     1.036    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X12Y58         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.335 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_srl32__1/Q
                         net (fo=1, routed)           0.566     1.901    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_srl32__1_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.336     2.237 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_mux__0/O
                         net (fo=1, routed)           0.000     2.237    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_mux__0_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094     2.331 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_mux__1/O
                         net (fo=1, routed)           0.682     3.014    lab2_i/FIR/FIR_1/U0/douta[2]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.148ns (31.231%)  route 2.528ns (68.769%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.186     0.911    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y58         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.210 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_srl32__1/Q
                         net (fo=1, routed)           0.655     1.865    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_srl32__1_n_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I0_O)      0.336     2.201 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_mux__0/O
                         net (fo=1, routed)           0.000     2.201    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_mux__0_n_0
    SLICE_X11Y58         MUXF8 (Prop_muxf8_I1_O)      0.094     2.295 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_mux__1/O
                         net (fo=1, routed)           0.687     2.982    lab2_i/FIR/FIR_1/U0/douta[1]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.191ns (32.499%)  route 2.474ns (67.501%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.166     0.892    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y57         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.191 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.762    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_srl32__0_n_0
    SLICE_X11Y57         MUXF7 (Prop_muxf7_I1_O)      0.369     2.131 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_mux/O
                         net (fo=1, routed)           0.000     2.131    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_mux_n_0
    SLICE_X11Y57         MUXF8 (Prop_muxf8_I0_O)      0.104     2.235 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_mux__1/O
                         net (fo=1, routed)           0.737     2.971    lab2_i/FIR/FIR_1/U0/douta[10]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.148ns (31.354%)  route 2.513ns (68.646%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.181     0.906    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X6Y57          SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.205 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_srl32__1/Q
                         net (fo=1, routed)           0.655     1.860    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_srl32__1_n_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I0_O)      0.336     2.196 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_mux__0/O
                         net (fo=1, routed)           0.000     2.196    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_mux__0_n_0
    SLICE_X7Y57          MUXF8 (Prop_muxf8_I1_O)      0.094     2.290 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_mux__1/O
                         net (fo=1, routed)           0.678     2.968    lab2_i/FIR/FIR_1/U0/douta[4]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.191ns (32.779%)  route 2.442ns (67.221%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.727 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.667    -0.692    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X9Y53          FDRE                                         r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.163     0.890    lab2_i/FIR/FIR_0/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y55         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.189 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.760    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_srl32__0_n_0
    SLICE_X11Y55         MUXF7 (Prop_muxf7_I1_O)      0.369     2.129 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_mux/O
                         net (fo=1, routed)           0.000     2.129    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_mux_n_0
    SLICE_X11Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     2.233 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_mux__1/O
                         net (fo=3, routed)           0.708     2.942    lab2_i/FIR/FIR_0/U0/douta[15]
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.584     6.727    lab2_i/FIR/FIR_0/U0/clk_in
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.349    
                         clock uncertainty           -0.110     7.239    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.728     3.511    lab2_i/FIR/FIR_0/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 lab2_i/FIR/FIR_0/U0/input_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.096%)  route 0.211ns (59.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.563    -0.498    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X13Y52         FDRE                                         r  lab2_i/FIR/FIR_0/U0/input_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  lab2_i/FIR/FIR_0/U0/input_reg_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.146    lab2_i/FIR/FIR_0/U0/x_in_block/Q[7]
    SLICE_X8Y51          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.832    -0.731    lab2_i/FIR/FIR_0/U0/x_in_block/clk_in
    SLICE_X8Y51          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32/CLK
                         clock pessimism              0.268    -0.463    
    SLICE_X8Y51          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.280    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.351ns (68.092%)  route 0.164ns (31.908%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/Q
                         net (fo=3, routed)           0.164    -0.190    lab2_i/CIC/CIC_0/U0/comb_filter_3/D[6]
    SLICE_X15Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.073 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.073    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.034 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.033    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.021 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.021    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2_n_7
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_3/clk125mhz
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.414ns (79.054%)  route 0.110ns (20.946%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_1/clk125mhz
    SLICE_X19Y48         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/Q
                         net (fo=3, routed)           0.109    -0.245    lab2_i/CIC/CIC_0/U0/comb_filter_2/D[8]
    SLICE_X18Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.180    -0.065 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.026 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.025    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.029 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.029    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3_n_7
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.362ns (68.759%)  route 0.164ns (31.241%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/Q
                         net (fo=3, routed)           0.164    -0.190    lab2_i/CIC/CIC_0/U0/comb_filter_3/D[6]
    SLICE_X15Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.073 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.073    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.034 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.033    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.032 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.032    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2_n_5
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_3/clk125mhz
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 lab2_i/FIR/FIR_0/U0/input_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.277%)  route 0.237ns (62.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.563    -0.498    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X13Y52         FDRE                                         r  lab2_i/FIR/FIR_0/U0/input_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  lab2_i/FIR/FIR_0/U0/input_reg_reg[8]/Q
                         net (fo=1, routed)           0.237    -0.120    lab2_i/FIR/FIR_0/U0/x_in_block/Q[8]
    SLICE_X8Y53          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.831    -0.732    lab2_i/FIR/FIR_0/U0/x_in_block/clk_in
    SLICE_X8Y53          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32/CLK
                         clock pessimism              0.268    -0.464    
    SLICE_X8Y53          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.281    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/down_sampler_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.885%)  route 0.116ns (45.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/clk125mhz
    SLICE_X17Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/down_sampler_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/down_sampler_reg_reg[5]/Q
                         net (fo=3, routed)           0.116    -0.238    lab2_i/CIC/CIC_0/U0/comb_filter_1/Q[5]
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.834    -0.729    lab2_i/CIC/CIC_0/U0/comb_filter_1/clk125mhz
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]/C
                         clock pessimism              0.250    -0.479    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.075    -0.404    lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.425ns (79.485%)  route 0.110ns (20.515%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_1/clk125mhz
    SLICE_X19Y48         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/Q
                         net (fo=3, routed)           0.109    -0.245    lab2_i/CIC/CIC_0/U0/comb_filter_2/D[8]
    SLICE_X18Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.180    -0.065 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.026 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.025    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.040 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.040    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3_n_5
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.775%)  route 0.131ns (48.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.580    -0.481    lab2_i/CIC/CIC_1/U0/comb_filter_1/clk125mhz
    SLICE_X2Y59          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[27]/Q
                         net (fo=2, routed)           0.131    -0.208    lab2_i/CIC/CIC_1/U0/comb_filter_2/D[27]
    SLICE_X1Y59          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.847    -0.716    lab2_i/CIC/CIC_1/U0/comb_filter_2/clk125mhz
    SLICE_X1Y59          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]/C
                         clock pessimism              0.268    -0.448    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.072    -0.376    lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.182%)  route 0.129ns (47.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.581    -0.480    lab2_i/CIC/CIC_1/U0/comb_filter_1/clk125mhz
    SLICE_X2Y53          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[2]/Q
                         net (fo=3, routed)           0.129    -0.210    lab2_i/CIC/CIC_1/U0/comb_filter_2/D[2]
    SLICE_X0Y53          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.848    -0.715    lab2_i/CIC/CIC_1/U0/comb_filter_2/clk125mhz
    SLICE_X0Y53          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]/C
                         clock pessimism              0.268    -0.447    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.064    -0.383    lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.182%)  route 0.129ns (47.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.581    -0.480    lab2_i/CIC/CIC_1/U0/comb_filter_1/clk125mhz
    SLICE_X2Y54          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[6]/Q
                         net (fo=3, routed)           0.129    -0.210    lab2_i/CIC/CIC_1/U0/comb_filter_2/D[6]
    SLICE_X0Y54          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.848    -0.715    lab2_i/CIC/CIC_1/U0/comb_filter_2/clk125mhz
    SLICE_X0Y54          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]/C
                         clock pessimism              0.268    -0.447    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.064    -0.383    lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125mhz_clk_wiz_0
Waveform(ns):       { 0.000 3.988 }
Period(ns):         7.975
Sources:            { lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.975       5.399      RAMB18_X0Y20     lab2_i/FIR/FIR_0/U0/const_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.975       5.399      RAMB18_X0Y20     lab2_i/FIR/FIR_0/U0/const_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.975       5.399      RAMB18_X0Y24     lab2_i/FIR/FIR_1/U0/const_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.975       5.399      RAMB18_X0Y24     lab2_i/FIR/FIR_1/U0/const_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         7.975       5.820      BUFGCTRL_X0Y17   lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         7.975       5.821      DSP48_X0Y24      lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         7.975       5.821      DSP48_X0Y20      lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         7.975       6.726      MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         7.975       6.975      SLICE_X9Y53      lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.975       6.975      SLICE_X9Y53      lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       7.975       205.385    MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__0/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__2/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y48     lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y48     lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][2]_srl32__0/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y48     lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][2]_srl32__1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y48     lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][2]_srl32__2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y57     lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y57     lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_srl32__0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__0/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__2/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y54     lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y54     lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][10]_srl32__0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  spiclk_clk_wiz_0
  To Clock:  spiclk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       25.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.980ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.394%)  route 3.674ns (81.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.948     3.819    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 46.980    

Slack (MET) :             46.980ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.394%)  route 3.674ns (81.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.948     3.819    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 46.980    

Slack (MET) :             46.980ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.394%)  route 3.674ns (81.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.948     3.819    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 46.980    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.273ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.687%)  route 3.378ns (80.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 50.756 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.653     3.523    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.501    50.756    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]/C
                         clock pessimism              0.622    51.379    
                         clock uncertainty           -0.153    51.225    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.429    50.796    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         50.796    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 47.273    

Slack (MET) :             47.273ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.687%)  route 3.378ns (80.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 50.756 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.653     3.523    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.501    50.756    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]/C
                         clock pessimism              0.622    51.379    
                         clock uncertainty           -0.153    51.225    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.429    50.796    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         50.796    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 47.273    

Slack (MET) :             47.273ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.687%)  route 3.378ns (80.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 50.756 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.653     3.523    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.501    50.756    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]/C
                         clock pessimism              0.622    51.379    
                         clock uncertainty           -0.153    51.225    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.429    50.796    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         50.796    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 47.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.503%)  route 0.113ns (44.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[0]/Q
                         net (fo=2, routed)           0.113    -0.239    lab2_i/pmod_ad1_0/U0/ser_data_reg1[0]
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.047    -0.446    lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.272%)  route 0.114ns (44.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.569    -0.492    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[2]/Q
                         net (fo=2, routed)           0.114    -0.237    lab2_i/pmod_ad1_0/U0/ser_data_reg1[2]
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.837    -0.726    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.047    -0.445    lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.506    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.358 r  lab2_i/pmod_da2_0/U0/reg2_reg[13]/Q
                         net (fo=1, routed)           0.093    -0.265    lab2_i/pmod_da2_0/U0/reg2[13]
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.099    -0.166 r  lab2_i/pmod_da2_0/U0/reg2[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    lab2_i/pmod_da2_0/U0/reg2[14]_i_1_n_0
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.824    -0.739    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[14]/C
                         clock pessimism              0.233    -0.506    
    SLICE_X24Y58         FDRE (Hold_fdre_C_D)         0.121    -0.385    lab2_i/pmod_da2_0/U0/reg2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[1]/Q
                         net (fo=2, routed)           0.157    -0.195    lab2_i/pmod_ad1_0/U0/ser_data_reg2[1]
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.075    -0.418    lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.553    -0.508    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X20Y62         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  lab2_i/pmod_da2_0/U0/reg2_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.201    lab2_i/pmod_da2_0/U0/reg2[4]
    SLICE_X20Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.156 r  lab2_i/pmod_da2_0/U0/reg2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    lab2_i/pmod_da2_0/U0/reg2[5]_i_1_n_0
    SLICE_X20Y62         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.823    -0.740    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X20Y62         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[5]/C
                         clock pessimism              0.232    -0.508    
    SLICE_X20Y62         FDRE (Hold_fdre_C_D)         0.121    -0.387    lab2_i/pmod_da2_0/U0/reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.506    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X23Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  lab2_i/pmod_da2_0/U0/reg1_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.209    lab2_i/pmod_da2_0/U0/reg1__0[12]
    SLICE_X23Y58         LUT2 (Prop_lut2_I1_O)        0.042    -0.167 r  lab2_i/pmod_da2_0/U0/reg1[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    lab2_i/pmod_da2_0/U0/reg1[13]_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.824    -0.739    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X23Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[13]/C
                         clock pessimism              0.233    -0.506    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.107    -0.399    lab2_i/pmod_da2_0/U0/reg1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.458%)  route 0.131ns (50.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.365 r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[3]/Q
                         net (fo=2, routed)           0.131    -0.234    lab2_i/pmod_ad1_0/U0/ser_data_reg2[3]
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.023    -0.470    lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.379%)  route 0.163ns (53.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.189    lab2_i/pmod_ad1_0/U0/ser_data_reg1[1]
    SLICE_X10Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X10Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/C
                         clock pessimism              0.250    -0.477    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.052    -0.425    lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.506    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  lab2_i/pmod_da2_0/U0/reg1_reg[14]/Q
                         net (fo=1, routed)           0.163    -0.179    lab2_i/pmod_da2_0/U0/reg1__0[14]
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.043    -0.136 r  lab2_i/pmod_da2_0/U0/reg1[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.136    lab2_i/pmod_da2_0/U0/reg1[15]_i_2_n_0
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.824    -0.739    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[15]/C
                         clock pessimism              0.233    -0.506    
    SLICE_X24Y58         FDRE (Hold_fdre_C_D)         0.131    -0.375    lab2_i/pmod_da2_0/U0/reg1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.569    -0.492    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.364 r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.228    lab2_i/pmod_ad1_0/U0/ser_data_reg2[5]
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.837    -0.726    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.023    -0.469    lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spiclk_clk_wiz_0
Waveform(ns):       { 0.000 26.044 }
Period(ns):         52.087
Sources:            { lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         52.087      49.932     BUFGCTRL_X0Y16   lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         52.087      50.838     MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X15Y45     lab2_i/pmod_ad1_0/U0/curr_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X15Y45     lab2_i/pmod_ad1_0/U0/curr_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X12Y46     lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X11Y46     lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X11Y46     lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X10Y46     lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X12Y46     lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X10Y46     lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       52.087      161.273    MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y56     lab2_i/pmod_da2_0/U0/FSM_sequential_spi_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y55     lab2_i/pmod_da2_0/U0/FSM_sequential_spi_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y56     lab2_i/pmod_da2_0/U0/FSM_sequential_spi_cs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X21Y55     lab2_i/pmod_da2_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X21Y55     lab2_i/pmod_da2_0/U0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X21Y55     lab2_i/pmod_da2_0/U0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X21Y55     lab2_i/pmod_da2_0/U0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y60     lab2_i/pmod_da2_0/U0/reg1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y60     lab2_i/pmod_da2_0/U0/reg1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y60     lab2_i/pmod_da2_0/U0/reg1_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X15Y45     lab2_i/pmod_ad1_0/U0/curr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X15Y45     lab2_i/pmod_ad1_0/U0/curr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X17Y45     lab2_i/pmod_ad1_0/U0/shift_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X17Y45     lab2_i/pmod_ad1_0/U0/shift_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X17Y45     lab2_i/pmod_ad1_0/U0/shift_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X17Y45     lab2_i/pmod_ad1_0/U0/shift_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X17Y45     lab2_i/pmod_ad1_0/U0/shift_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y56     lab2_i/pmod_da2_0/U0/FSM_sequential_spi_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y55     lab2_i/pmod_da2_0/U0/FSM_sequential_spi_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y56     lab2_i/pmod_da2_0/U0/FSM_sequential_spi_cs_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.965ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.909ns (29.220%)  route 4.624ns (70.780%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.765     3.073    lab2_i/Processor/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.760     6.167    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.291 r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.860     7.151    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y35         LUT4 (Prop_lut4_I2_O)        0.119     7.270 f  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.525     8.795    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.332     9.127 r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.479     9.606    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.507    12.699    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[24]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.571    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[24]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.909ns (29.220%)  route 4.624ns (70.780%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.765     3.073    lab2_i/Processor/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.760     6.167    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.291 r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.860     7.151    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y35         LUT4 (Prop_lut4_I2_O)        0.119     7.270 f  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.525     8.795    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.332     9.127 r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.479     9.606    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.507    12.699    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[25]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.571    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[25]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.909ns (29.220%)  route 4.624ns (70.780%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.765     3.073    lab2_i/Processor/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.760     6.167    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.291 r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.860     7.151    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y35         LUT4 (Prop_lut4_I2_O)        0.119     7.270 f  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.525     8.795    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.332     9.127 r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.479     9.606    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.507    12.699    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[26]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.571    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[26]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.909ns (29.220%)  route 4.624ns (70.780%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.765     3.073    lab2_i/Processor/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.760     6.167    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.291 r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.860     7.151    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y35         LUT4 (Prop_lut4_I2_O)        0.119     7.270 f  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.525     8.795    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.332     9.127 r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.479     9.606    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.507    12.699    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[27]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.571    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[27]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.909ns (29.220%)  route 4.624ns (70.780%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.765     3.073    lab2_i/Processor/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.760     6.167    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.291 r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.860     7.151    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y35         LUT4 (Prop_lut4_I2_O)        0.119     7.270 f  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.525     8.795    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.332     9.127 r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.479     9.606    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.507    12.699    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[28]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.571    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[28]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.909ns (29.220%)  route 4.624ns (70.780%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.765     3.073    lab2_i/Processor/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.760     6.167    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.291 r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.860     7.151    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y35         LUT4 (Prop_lut4_I2_O)        0.119     7.270 f  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.525     8.795    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.332     9.127 r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.479     9.606    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.507    12.699    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[29]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.571    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[29]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.909ns (29.220%)  route 4.624ns (70.780%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.765     3.073    lab2_i/Processor/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.760     6.167    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.291 r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.860     7.151    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y35         LUT4 (Prop_lut4_I2_O)        0.119     7.270 f  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.525     8.795    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.332     9.127 r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.479     9.606    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.507    12.699    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[30]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.571    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[30]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.965ns  (required time - arrival time)
  Source:                 lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.533ns  (logic 1.909ns (29.220%)  route 4.624ns (70.780%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.765     3.073    lab2_i/Processor/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.760     6.167    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.291 r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.860     7.151    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y35         LUT4 (Prop_lut4_I2_O)        0.119     7.270 f  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.525     8.795    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I1_O)        0.332     9.127 r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1/O
                         net (fo=8, routed)           0.479     9.606    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.507    12.699    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y44         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[31]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X11Y44         FDRE (Setup_fdre_C_CE)      -0.205    12.571    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg1_reg[31]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -9.606    
  -------------------------------------------------------------------
                         slack                                  2.965    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 1.909ns (29.332%)  route 4.599ns (70.668%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.765     3.073    lab2_i/Processor/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.760     6.167    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.291 r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.860     7.151    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y35         LUT4 (Prop_lut4_I2_O)        0.119     7.270 f  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.231     8.501    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.332     8.833 r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.748     9.581    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X13Y45         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.507    12.699    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.571    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  2.990    

Slack (MET) :             2.990ns  (required time - arrival time)
  Source:                 lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.508ns  (logic 1.909ns (29.332%)  route 4.599ns (70.668%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.765     3.073    lab2_i/Processor/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.407 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=7, routed)           1.760     6.167    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X12Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.291 r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=6, routed)           0.860     7.151    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X14Y35         LUT4 (Prop_lut4_I2_O)        0.119     7.270 f  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2/O
                         net (fo=16, routed)          1.231     8.501    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg3[31]_i_2_n_0
    SLICE_X13Y44         LUT4 (Prop_lut4_I0_O)        0.332     8.833 r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.748     9.581    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/p_1_in[31]
    SLICE_X13Y45         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.507    12.699    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y45         FDRE                                         r  lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y45         FDRE (Setup_fdre_C_CE)      -0.205    12.571    lab2_i/DDS/s_axis_mm2s_0/U0/s_axis_mm2s_v1_0_S00_AXI_inst/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         12.571    
                         arrival time                          -9.581    
  -------------------------------------------------------------------
                         slack                                  2.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.128ns (41.703%)  route 0.179ns (58.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.556     0.897    lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X22Y34         FDRE                                         r  lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y34         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.179     1.203    lab2_i/axi_gpio_0/U0/gpio_core_1/gpio_io_i_d2[1]
    SLICE_X20Y35         FDRE                                         r  lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.825     1.195    lab2_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y35         FDRE                                         r  lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.010     1.171    lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.209ns (48.212%)  route 0.224ns (51.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.582     0.923    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.224     1.311    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[30]
    SLICE_X0Y45          LUT4 (Prop_lut4_I3_O)        0.045     1.356 r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[31]_i_1/O
                         net (fo=1, routed)           0.000     1.356    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[31]
    SLICE_X0Y45          FDRE                                         r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.851     1.221    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y45          FDRE                                         r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.121     1.313    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.356    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 lab2_i/axi_gpio_clp/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.141ns (36.600%)  route 0.244ns (63.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.553     0.894    lab2_i/axi_gpio_clp/U0/s_axi_aclk
    SLICE_X22Y31         FDRE                                         r  lab2_i/axi_gpio_clp/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  lab2_i/axi_gpio_clp/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.244     1.279    lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ip2bus_data_i_D1_reg[24]_0[3]
    SLICE_X18Y33         FDRE                                         r  lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.824     1.194    lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y33         FDRE                                         r  lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.034     1.160    
    SLICE_X18Y33         FDRE (Hold_fdre_C_D)         0.070     1.230    lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.128ns (39.526%)  route 0.196ns (60.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.556     0.897    lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y35         FDRE                                         r  lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.128     1.025 r  lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=2, routed)           0.196     1.220    lab2_i/axi_gpio_0/U0/gpio_core_1/gpio_io_i_d2[3]
    SLICE_X20Y35         FDRE                                         r  lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.825     1.195    lab2_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y35         FDRE                                         r  lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.007     1.168    lab2_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_In_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.220    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.566     0.907    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X13Y43         FDRE                                         r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.048 r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.116     1.164    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X12Y42         SRLC32E                                      r  lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.833     1.203    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X12Y42         SRLC32E                                      r  lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X12Y42         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.420%)  route 0.223ns (57.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.584     0.925    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.223     1.311    lab2_i/Processor/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.893     1.263    lab2_i/Processor/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lab2_i/Processor/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.234    lab2_i/Processor/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 lab2_i/axi_gpio_clp/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/axi_gpio_clp/U0/ip2bus_data_i_D1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.186ns (42.544%)  route 0.251ns (57.456%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.557     0.898    lab2_i/axi_gpio_clp/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y32         FDRE                                         r  lab2_i/axi_gpio_clp/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y32         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  lab2_i/axi_gpio_clp/U0/gpio_core_1/Dual.READ_REG_GEN[2].GPIO_DBus_i_reg[26]/Q
                         net (fo=1, routed)           0.251     1.290    lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO_DBus_i[5]
    SLICE_X21Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.335 r  lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[26]_i_1/O
                         net (fo=1, routed)           0.000     1.335    lab2_i/axi_gpio_clp/U0/GPIO_DBus[5]
    SLICE_X21Y32         FDRE                                         r  lab2_i/axi_gpio_clp/U0/ip2bus_data_i_D1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.822     1.192    lab2_i/axi_gpio_clp/U0/s_axi_aclk
    SLICE_X21Y32         FDRE                                         r  lab2_i/axi_gpio_clp/U0/ip2bus_data_i_D1_reg[26]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.091     1.249    lab2_i/axi_gpio_clp/U0/ip2bus_data_i_D1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.190ns (40.682%)  route 0.277ns (59.318%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.224ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.584     0.925    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[51]/Q
                         net (fo=1, routed)           0.277     1.343    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[51]
    SLICE_X2Y49          LUT3 (Prop_lut3_I2_O)        0.049     1.392 r  lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[51]_i_1/O
                         net (fo=1, routed)           0.000     1.392    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[51]
    SLICE_X2Y49          FDRE                                         r  lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.854     1.224    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y49          FDRE                                         r  lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]/C
                         clock pessimism             -0.029     1.195    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.107     1.302    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.392    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.209ns (43.377%)  route 0.273ns (56.623%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.582     0.923    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.164     1.087 r  lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.273     1.359    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X0Y45          LUT4 (Prop_lut4_I3_O)        0.045     1.404 r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.404    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X0Y45          FDRE                                         r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.851     1.221    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X0Y45          FDRE                                         r  lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X0Y45          FDRE (Hold_fdre_C_D)         0.121     1.313    lab2_i/Processor/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.313    
                         arrival time                           1.404    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 lab2_i/axi_gpio_clp/U0/gpio_core_1/Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/axi_gpio_clp/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.414%)  route 0.263ns (58.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.552     0.893    lab2_i/axi_gpio_clp/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y30         FDRE                                         r  lab2_i/axi_gpio_clp/U0/gpio_core_1/Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  lab2_i/axi_gpio_clp/U0/gpio_core_1/Dual.READ_REG_GEN[5].GPIO_DBus_i_reg[29]/Q
                         net (fo=1, routed)           0.263     1.297    lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO_DBus_i[2]
    SLICE_X21Y32         LUT6 (Prop_lut6_I5_O)        0.045     1.342 r  lab2_i/axi_gpio_clp/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000     1.342    lab2_i/axi_gpio_clp/U0/GPIO_DBus[2]
    SLICE_X21Y32         FDRE                                         r  lab2_i/axi_gpio_clp/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.822     1.192    lab2_i/axi_gpio_clp/U0/s_axi_aclk
    SLICE_X21Y32         FDRE                                         r  lab2_i/axi_gpio_clp/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X21Y32         FDRE (Hold_fdre_C_D)         0.092     1.250    lab2_i/axi_gpio_clp/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y33    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y33    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[0]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y33    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y33    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state_reg[1]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y31    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y33    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y33    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y31    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X5Y31    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y40   lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y40    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X6Y42    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y40   lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y41   lab2_i/Processor/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { Clk125 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk125mhz_clk_wiz_0_1
  To Clock:  clk125mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.008ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.053ns (27.941%)  route 2.716ns (72.059%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/Q
                         net (fo=73, routed)          1.382     1.144    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][0]
    SLICE_X4Y60          SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     1.268 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.839    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_srl32__0_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.369     2.208 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_mux/O
                         net (fo=1, routed)           0.000     2.208    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_mux_n_0
    SLICE_X5Y60          MUXF8 (Prop_muxf8_I0_O)      0.104     2.312 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_mux__1/O
                         net (fo=1, routed)           0.763     3.075    lab2_i/FIR/FIR_1/U0/douta[5]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.108     7.237    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.728     3.509    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.509    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.435ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.053ns (27.947%)  route 2.715ns (72.053%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/Q
                         net (fo=73, routed)          1.574     1.337    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][0]
    SLICE_X8Y62          SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     1.461 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0/Q
                         net (fo=1, routed)           0.571     2.032    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I1_O)      0.369     2.401 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux/O
                         net (fo=1, routed)           0.000     2.401    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux_n_0
    SLICE_X9Y62          MUXF8 (Prop_muxf8_I0_O)      0.104     2.505 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux__1/O
                         net (fo=3, routed)           0.569     3.074    lab2_i/FIR/FIR_1/U0/douta[15]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.108     7.237    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.728     3.509    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.509    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.449ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.053ns (28.052%)  route 2.701ns (71.948%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/Q
                         net (fo=73, routed)          1.574     1.337    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][0]
    SLICE_X8Y62          SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     1.461 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0/Q
                         net (fo=1, routed)           0.571     2.032    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I1_O)      0.369     2.401 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux/O
                         net (fo=1, routed)           0.000     2.401    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux_n_0
    SLICE_X9Y62          MUXF8 (Prop_muxf8_I0_O)      0.104     2.505 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux__1/O
                         net (fo=3, routed)           0.555     3.060    lab2_i/FIR/FIR_1/U0/douta[15]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.108     7.237    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.728     3.509    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.509    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.191ns (31.996%)  route 2.531ns (68.004%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.727 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.667    -0.692    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X9Y53          FDRE                                         r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.181     0.908    lab2_i/FIR/FIR_0/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X12Y52         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.207 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_srl32__0/Q
                         net (fo=1, routed)           0.656     1.863    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_srl32__0_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I1_O)      0.369     2.232 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_mux/O
                         net (fo=1, routed)           0.000     2.232    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_mux_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     2.336 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_mux__1/O
                         net (fo=1, routed)           0.695     3.031    lab2_i/FIR/FIR_0/U0/douta[5]
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.584     6.727    lab2_i/FIR/FIR_0/U0/clk_in
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.349    
                         clock uncertainty           -0.108     7.241    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.728     3.513    lab2_i/FIR/FIR_0/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.513    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 1.191ns (32.107%)  route 2.518ns (67.893%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.727 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.667    -0.692    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X9Y53          FDRE                                         r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.255     0.982    lab2_i/FIR/FIR_0/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y52         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.281 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.852    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_srl32__0_n_0
    SLICE_X11Y52         MUXF7 (Prop_muxf7_I1_O)      0.369     2.221 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_mux/O
                         net (fo=1, routed)           0.000     2.221    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_mux_n_0
    SLICE_X11Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     2.325 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_mux__1/O
                         net (fo=1, routed)           0.693     3.018    lab2_i/FIR/FIR_0/U0/douta[3]
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.584     6.727    lab2_i/FIR/FIR_0/U0/clk_in
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.349    
                         clock uncertainty           -0.108     7.241    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.728     3.513    lab2_i/FIR/FIR_0/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.513    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.148ns (30.965%)  route 2.559ns (69.035%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.311     1.036    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X12Y58         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.335 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_srl32__1/Q
                         net (fo=1, routed)           0.566     1.901    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_srl32__1_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.336     2.237 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_mux__0/O
                         net (fo=1, routed)           0.000     2.237    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_mux__0_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094     2.331 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_mux__1/O
                         net (fo=1, routed)           0.682     3.014    lab2_i/FIR/FIR_1/U0/douta[2]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.108     7.237    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.728     3.509    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.509    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.527ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.148ns (31.231%)  route 2.528ns (68.769%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.186     0.911    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y58         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.210 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_srl32__1/Q
                         net (fo=1, routed)           0.655     1.865    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_srl32__1_n_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I0_O)      0.336     2.201 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_mux__0/O
                         net (fo=1, routed)           0.000     2.201    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_mux__0_n_0
    SLICE_X11Y58         MUXF8 (Prop_muxf8_I1_O)      0.094     2.295 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_mux__1/O
                         net (fo=1, routed)           0.687     2.982    lab2_i/FIR/FIR_1/U0/douta[1]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.108     7.237    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.728     3.509    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.509    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  0.527    

Slack (MET) :             0.538ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.191ns (32.499%)  route 2.474ns (67.501%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.166     0.892    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y57         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.191 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.762    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_srl32__0_n_0
    SLICE_X11Y57         MUXF7 (Prop_muxf7_I1_O)      0.369     2.131 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_mux/O
                         net (fo=1, routed)           0.000     2.131    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_mux_n_0
    SLICE_X11Y57         MUXF8 (Prop_muxf8_I0_O)      0.104     2.235 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_mux__1/O
                         net (fo=1, routed)           0.737     2.971    lab2_i/FIR/FIR_1/U0/douta[10]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.108     7.237    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.728     3.509    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.509    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.148ns (31.354%)  route 2.513ns (68.646%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.181     0.906    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X6Y57          SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.205 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_srl32__1/Q
                         net (fo=1, routed)           0.655     1.860    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_srl32__1_n_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I0_O)      0.336     2.196 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_mux__0/O
                         net (fo=1, routed)           0.000     2.196    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_mux__0_n_0
    SLICE_X7Y57          MUXF8 (Prop_muxf8_I1_O)      0.094     2.290 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_mux__1/O
                         net (fo=1, routed)           0.678     2.968    lab2_i/FIR/FIR_1/U0/douta[4]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.108     7.237    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.728     3.509    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.509    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.571ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.191ns (32.779%)  route 2.442ns (67.221%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.727 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.204ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.667    -0.692    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X9Y53          FDRE                                         r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.163     0.890    lab2_i/FIR/FIR_0/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y55         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.189 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.760    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_srl32__0_n_0
    SLICE_X11Y55         MUXF7 (Prop_muxf7_I1_O)      0.369     2.129 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_mux/O
                         net (fo=1, routed)           0.000     2.129    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_mux_n_0
    SLICE_X11Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     2.233 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_mux__1/O
                         net (fo=3, routed)           0.708     2.942    lab2_i/FIR/FIR_0/U0/douta[15]
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.584     6.727    lab2_i/FIR/FIR_0/U0/clk_in
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.349    
                         clock uncertainty           -0.108     7.241    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.728     3.513    lab2_i/FIR/FIR_0/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.513    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  0.571    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 lab2_i/FIR/FIR_0/U0/input_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.096%)  route 0.211ns (59.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.563    -0.498    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X13Y52         FDRE                                         r  lab2_i/FIR/FIR_0/U0/input_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  lab2_i/FIR/FIR_0/U0/input_reg_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.146    lab2_i/FIR/FIR_0/U0/x_in_block/Q[7]
    SLICE_X8Y51          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.832    -0.731    lab2_i/FIR/FIR_0/U0/x_in_block/clk_in
    SLICE_X8Y51          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32/CLK
                         clock pessimism              0.268    -0.463    
    SLICE_X8Y51          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.280    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.351ns (68.092%)  route 0.164ns (31.908%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/Q
                         net (fo=3, routed)           0.164    -0.190    lab2_i/CIC/CIC_0/U0/comb_filter_3/D[6]
    SLICE_X15Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.073 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.073    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.034 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.033    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.021 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.021    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2_n_7
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_3/clk125mhz
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.414ns (79.054%)  route 0.110ns (20.946%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_1/clk125mhz
    SLICE_X19Y48         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/Q
                         net (fo=3, routed)           0.109    -0.245    lab2_i/CIC/CIC_0/U0/comb_filter_2/D[8]
    SLICE_X18Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.180    -0.065 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.026 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.025    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.029 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.029    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3_n_7
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.362ns (68.759%)  route 0.164ns (31.241%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/Q
                         net (fo=3, routed)           0.164    -0.190    lab2_i/CIC/CIC_0/U0/comb_filter_3/D[6]
    SLICE_X15Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.073 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.073    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.034 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.033    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.032 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.032    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2_n_5
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_3/clk125mhz
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 lab2_i/FIR/FIR_0/U0/input_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.277%)  route 0.237ns (62.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.563    -0.498    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X13Y52         FDRE                                         r  lab2_i/FIR/FIR_0/U0/input_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  lab2_i/FIR/FIR_0/U0/input_reg_reg[8]/Q
                         net (fo=1, routed)           0.237    -0.120    lab2_i/FIR/FIR_0/U0/x_in_block/Q[8]
    SLICE_X8Y53          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.831    -0.732    lab2_i/FIR/FIR_0/U0/x_in_block/clk_in
    SLICE_X8Y53          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32/CLK
                         clock pessimism              0.268    -0.464    
    SLICE_X8Y53          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.281    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/down_sampler_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.885%)  route 0.116ns (45.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/clk125mhz
    SLICE_X17Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/down_sampler_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/down_sampler_reg_reg[5]/Q
                         net (fo=3, routed)           0.116    -0.238    lab2_i/CIC/CIC_0/U0/comb_filter_1/Q[5]
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.834    -0.729    lab2_i/CIC/CIC_0/U0/comb_filter_1/clk125mhz
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]/C
                         clock pessimism              0.250    -0.479    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.075    -0.404    lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.425ns (79.485%)  route 0.110ns (20.515%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_1/clk125mhz
    SLICE_X19Y48         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/Q
                         net (fo=3, routed)           0.109    -0.245    lab2_i/CIC/CIC_0/U0/comb_filter_2/D[8]
    SLICE_X18Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.180    -0.065 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.026 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.025    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.040 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.040    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3_n_5
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]/C
                         clock pessimism              0.503    -0.231    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105    -0.126    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.126    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.775%)  route 0.131ns (48.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.580    -0.481    lab2_i/CIC/CIC_1/U0/comb_filter_1/clk125mhz
    SLICE_X2Y59          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[27]/Q
                         net (fo=2, routed)           0.131    -0.208    lab2_i/CIC/CIC_1/U0/comb_filter_2/D[27]
    SLICE_X1Y59          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.847    -0.716    lab2_i/CIC/CIC_1/U0/comb_filter_2/clk125mhz
    SLICE_X1Y59          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]/C
                         clock pessimism              0.268    -0.448    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.072    -0.376    lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.182%)  route 0.129ns (47.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.581    -0.480    lab2_i/CIC/CIC_1/U0/comb_filter_1/clk125mhz
    SLICE_X2Y53          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[2]/Q
                         net (fo=3, routed)           0.129    -0.210    lab2_i/CIC/CIC_1/U0/comb_filter_2/D[2]
    SLICE_X0Y53          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.848    -0.715    lab2_i/CIC/CIC_1/U0/comb_filter_2/clk125mhz
    SLICE_X0Y53          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]/C
                         clock pessimism              0.268    -0.447    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.064    -0.383    lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.182%)  route 0.129ns (47.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.581    -0.480    lab2_i/CIC/CIC_1/U0/comb_filter_1/clk125mhz
    SLICE_X2Y54          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[6]/Q
                         net (fo=3, routed)           0.129    -0.210    lab2_i/CIC/CIC_1/U0/comb_filter_2/D[6]
    SLICE_X0Y54          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.848    -0.715    lab2_i/CIC/CIC_1/U0/comb_filter_2/clk125mhz
    SLICE_X0Y54          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]/C
                         clock pessimism              0.268    -0.447    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.064    -0.383    lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125mhz_clk_wiz_0_1
Waveform(ns):       { 0.000 3.988 }
Period(ns):         7.975
Sources:            { lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.975       5.399      RAMB18_X0Y20     lab2_i/FIR/FIR_0/U0/const_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.975       5.399      RAMB18_X0Y20     lab2_i/FIR/FIR_0/U0/const_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         7.975       5.399      RAMB18_X0Y24     lab2_i/FIR/FIR_1/U0/const_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         7.975       5.399      RAMB18_X0Y24     lab2_i/FIR/FIR_1/U0/const_block/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         7.975       5.820      BUFGCTRL_X0Y17   lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         7.975       5.821      DSP48_X0Y24      lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         7.975       5.821      DSP48_X0Y20      lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         7.975       6.726      MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         7.975       6.975      SLICE_X9Y53      lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.975       6.975      SLICE_X9Y53      lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       7.975       205.385    MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__0/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__2/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y48     lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y48     lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][2]_srl32__0/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y48     lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][2]_srl32__1/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y48     lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][2]_srl32__2/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y57     lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y57     lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_srl32__0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__0/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__0/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__1/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__1/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__2/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X8Y49      lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][0]_srl32__2/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y54     lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         3.988       3.008      SLICE_X10Y54     lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][10]_srl32__0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  spiclk_clk_wiz_0_1
  To Clock:  spiclk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       46.991ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       25.544ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.991ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.394%)  route 3.674ns (81.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.948     3.819    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.142    51.239    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    50.810    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                         50.810    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 46.991    

Slack (MET) :             46.991ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.394%)  route 3.674ns (81.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.948     3.819    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.142    51.239    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    50.810    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                         50.810    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 46.991    

Slack (MET) :             46.991ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.394%)  route 3.674ns (81.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.948     3.819    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.142    51.239    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    50.810    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         50.810    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 46.991    

Slack (MET) :             47.282ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.142    51.239    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.810    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         50.810    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.282    

Slack (MET) :             47.282ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.142    51.239    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.810    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         50.810    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.282    

Slack (MET) :             47.282ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.142    51.239    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.810    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         50.810    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.282    

Slack (MET) :             47.282ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.142    51.239    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.810    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         50.810    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.282    

Slack (MET) :             47.285ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.687%)  route 3.378ns (80.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 50.756 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.653     3.523    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.501    50.756    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]/C
                         clock pessimism              0.622    51.379    
                         clock uncertainty           -0.142    51.237    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.429    50.808    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         50.808    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 47.285    

Slack (MET) :             47.285ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.687%)  route 3.378ns (80.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 50.756 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.653     3.523    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.501    50.756    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]/C
                         clock pessimism              0.622    51.379    
                         clock uncertainty           -0.142    51.237    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.429    50.808    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         50.808    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 47.285    

Slack (MET) :             47.285ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.687%)  route 3.378ns (80.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 50.756 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.142ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.653     3.523    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.501    50.756    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]/C
                         clock pessimism              0.622    51.379    
                         clock uncertainty           -0.142    51.237    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.429    50.808    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         50.808    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 47.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.503%)  route 0.113ns (44.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[0]/Q
                         net (fo=2, routed)           0.113    -0.239    lab2_i/pmod_ad1_0/U0/ser_data_reg1[0]
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.047    -0.446    lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.272%)  route 0.114ns (44.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.569    -0.492    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[2]/Q
                         net (fo=2, routed)           0.114    -0.237    lab2_i/pmod_ad1_0/U0/ser_data_reg1[2]
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.837    -0.726    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.047    -0.445    lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.506    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.358 r  lab2_i/pmod_da2_0/U0/reg2_reg[13]/Q
                         net (fo=1, routed)           0.093    -0.265    lab2_i/pmod_da2_0/U0/reg2[13]
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.099    -0.166 r  lab2_i/pmod_da2_0/U0/reg2[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    lab2_i/pmod_da2_0/U0/reg2[14]_i_1_n_0
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.824    -0.739    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[14]/C
                         clock pessimism              0.233    -0.506    
    SLICE_X24Y58         FDRE (Hold_fdre_C_D)         0.121    -0.385    lab2_i/pmod_da2_0/U0/reg2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[1]/Q
                         net (fo=2, routed)           0.157    -0.195    lab2_i/pmod_ad1_0/U0/ser_data_reg2[1]
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.075    -0.418    lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.553    -0.508    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X20Y62         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  lab2_i/pmod_da2_0/U0/reg2_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.201    lab2_i/pmod_da2_0/U0/reg2[4]
    SLICE_X20Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.156 r  lab2_i/pmod_da2_0/U0/reg2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    lab2_i/pmod_da2_0/U0/reg2[5]_i_1_n_0
    SLICE_X20Y62         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.823    -0.740    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X20Y62         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[5]/C
                         clock pessimism              0.232    -0.508    
    SLICE_X20Y62         FDRE (Hold_fdre_C_D)         0.121    -0.387    lab2_i/pmod_da2_0/U0/reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.506    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X23Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  lab2_i/pmod_da2_0/U0/reg1_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.209    lab2_i/pmod_da2_0/U0/reg1__0[12]
    SLICE_X23Y58         LUT2 (Prop_lut2_I1_O)        0.042    -0.167 r  lab2_i/pmod_da2_0/U0/reg1[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    lab2_i/pmod_da2_0/U0/reg1[13]_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.824    -0.739    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X23Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[13]/C
                         clock pessimism              0.233    -0.506    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.107    -0.399    lab2_i/pmod_da2_0/U0/reg1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.458%)  route 0.131ns (50.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.365 r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[3]/Q
                         net (fo=2, routed)           0.131    -0.234    lab2_i/pmod_ad1_0/U0/ser_data_reg2[3]
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]/C
                         clock pessimism              0.234    -0.493    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.023    -0.470    lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.379%)  route 0.163ns (53.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.189    lab2_i/pmod_ad1_0/U0/ser_data_reg1[1]
    SLICE_X10Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X10Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/C
                         clock pessimism              0.250    -0.477    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.052    -0.425    lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.506    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  lab2_i/pmod_da2_0/U0/reg1_reg[14]/Q
                         net (fo=1, routed)           0.163    -0.179    lab2_i/pmod_da2_0/U0/reg1__0[14]
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.043    -0.136 r  lab2_i/pmod_da2_0/U0/reg1[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.136    lab2_i/pmod_da2_0/U0/reg1[15]_i_2_n_0
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.824    -0.739    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[15]/C
                         clock pessimism              0.233    -0.506    
    SLICE_X24Y58         FDRE (Hold_fdre_C_D)         0.131    -0.375    lab2_i/pmod_da2_0/U0/reg1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.569    -0.492    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.364 r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.228    lab2_i/pmod_ad1_0/U0/ser_data_reg2[5]
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.837    -0.726    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]/C
                         clock pessimism              0.234    -0.492    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.023    -0.469    lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         spiclk_clk_wiz_0_1
Waveform(ns):       { 0.000 26.044 }
Period(ns):         52.087
Sources:            { lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         52.087      49.932     BUFGCTRL_X0Y16   lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         52.087      50.838     MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X15Y45     lab2_i/pmod_ad1_0/U0/curr_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X15Y45     lab2_i/pmod_ad1_0/U0/curr_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X12Y46     lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X11Y46     lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X11Y46     lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X10Y46     lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X12Y46     lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         52.087      51.087     SLICE_X10Y46     lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       52.087      161.273    MMCME2_ADV_X0Y1  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y56     lab2_i/pmod_da2_0/U0/FSM_sequential_spi_cs_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y55     lab2_i/pmod_da2_0/U0/FSM_sequential_spi_cs_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y56     lab2_i/pmod_da2_0/U0/FSM_sequential_spi_cs_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X21Y55     lab2_i/pmod_da2_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X21Y55     lab2_i/pmod_da2_0/U0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X21Y55     lab2_i/pmod_da2_0/U0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X21Y55     lab2_i/pmod_da2_0/U0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y60     lab2_i/pmod_da2_0/U0/reg1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y60     lab2_i/pmod_da2_0/U0/reg1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y60     lab2_i/pmod_da2_0/U0/reg1_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X15Y45     lab2_i/pmod_ad1_0/U0/curr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X15Y45     lab2_i/pmod_ad1_0/U0/curr_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X17Y45     lab2_i/pmod_ad1_0/U0/shift_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X17Y45     lab2_i/pmod_ad1_0/U0/shift_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X17Y45     lab2_i/pmod_ad1_0/U0/shift_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X17Y45     lab2_i/pmod_ad1_0/U0/shift_count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X17Y45     lab2_i/pmod_ad1_0/U0/shift_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y56     lab2_i/pmod_da2_0/U0/FSM_sequential_spi_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y55     lab2_i/pmod_da2_0/U0/FSM_sequential_spi_cs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         26.044      25.544     SLICE_X22Y56     lab2_i/pmod_da2_0/U0/FSM_sequential_spi_cs_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk125mhz_clk_wiz_0_1
  To Clock:  clk125mhz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.053ns (27.941%)  route 2.716ns (72.059%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/Q
                         net (fo=73, routed)          1.382     1.144    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][0]
    SLICE_X4Y60          SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     1.268 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.839    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_srl32__0_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.369     2.208 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_mux/O
                         net (fo=1, routed)           0.000     2.208    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_mux_n_0
    SLICE_X5Y60          MUXF8 (Prop_muxf8_I0_O)      0.104     2.312 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_mux__1/O
                         net (fo=1, routed)           0.763     3.075    lab2_i/FIR/FIR_1/U0/douta[5]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.053ns (27.947%)  route 2.715ns (72.053%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/Q
                         net (fo=73, routed)          1.574     1.337    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][0]
    SLICE_X8Y62          SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     1.461 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0/Q
                         net (fo=1, routed)           0.571     2.032    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I1_O)      0.369     2.401 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux/O
                         net (fo=1, routed)           0.000     2.401    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux_n_0
    SLICE_X9Y62          MUXF8 (Prop_muxf8_I0_O)      0.104     2.505 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux__1/O
                         net (fo=3, routed)           0.569     3.074    lab2_i/FIR/FIR_1/U0/douta[15]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.053ns (28.052%)  route 2.701ns (71.948%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/Q
                         net (fo=73, routed)          1.574     1.337    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][0]
    SLICE_X8Y62          SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     1.461 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0/Q
                         net (fo=1, routed)           0.571     2.032    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I1_O)      0.369     2.401 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux/O
                         net (fo=1, routed)           0.000     2.401    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux_n_0
    SLICE_X9Y62          MUXF8 (Prop_muxf8_I0_O)      0.104     2.505 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux__1/O
                         net (fo=3, routed)           0.555     3.060    lab2_i/FIR/FIR_1/U0/douta[15]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.191ns (31.996%)  route 2.531ns (68.004%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.727 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.667    -0.692    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X9Y53          FDRE                                         r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.181     0.908    lab2_i/FIR/FIR_0/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X12Y52         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.207 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_srl32__0/Q
                         net (fo=1, routed)           0.656     1.863    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_srl32__0_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I1_O)      0.369     2.232 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_mux/O
                         net (fo=1, routed)           0.000     2.232    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_mux_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     2.336 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_mux__1/O
                         net (fo=1, routed)           0.695     3.031    lab2_i/FIR/FIR_0/U0/douta[5]
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.584     6.727    lab2_i/FIR/FIR_0/U0/clk_in
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.349    
                         clock uncertainty           -0.110     7.239    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.728     3.511    lab2_i/FIR/FIR_0/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 1.191ns (32.107%)  route 2.518ns (67.893%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.727 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.667    -0.692    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X9Y53          FDRE                                         r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.255     0.982    lab2_i/FIR/FIR_0/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y52         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.281 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.852    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_srl32__0_n_0
    SLICE_X11Y52         MUXF7 (Prop_muxf7_I1_O)      0.369     2.221 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_mux/O
                         net (fo=1, routed)           0.000     2.221    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_mux_n_0
    SLICE_X11Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     2.325 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_mux__1/O
                         net (fo=1, routed)           0.693     3.018    lab2_i/FIR/FIR_0/U0/douta[3]
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.584     6.727    lab2_i/FIR/FIR_0/U0/clk_in
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.349    
                         clock uncertainty           -0.110     7.239    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.728     3.511    lab2_i/FIR/FIR_0/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.148ns (30.965%)  route 2.559ns (69.035%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.311     1.036    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X12Y58         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.335 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_srl32__1/Q
                         net (fo=1, routed)           0.566     1.901    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_srl32__1_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.336     2.237 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_mux__0/O
                         net (fo=1, routed)           0.000     2.237    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_mux__0_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094     2.331 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_mux__1/O
                         net (fo=1, routed)           0.682     3.014    lab2_i/FIR/FIR_1/U0/douta[2]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.148ns (31.231%)  route 2.528ns (68.769%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.186     0.911    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y58         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.210 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_srl32__1/Q
                         net (fo=1, routed)           0.655     1.865    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_srl32__1_n_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I0_O)      0.336     2.201 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_mux__0/O
                         net (fo=1, routed)           0.000     2.201    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_mux__0_n_0
    SLICE_X11Y58         MUXF8 (Prop_muxf8_I1_O)      0.094     2.295 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_mux__1/O
                         net (fo=1, routed)           0.687     2.982    lab2_i/FIR/FIR_1/U0/douta[1]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.191ns (32.499%)  route 2.474ns (67.501%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.166     0.892    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y57         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.191 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.762    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_srl32__0_n_0
    SLICE_X11Y57         MUXF7 (Prop_muxf7_I1_O)      0.369     2.131 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_mux/O
                         net (fo=1, routed)           0.000     2.131    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_mux_n_0
    SLICE_X11Y57         MUXF8 (Prop_muxf8_I0_O)      0.104     2.235 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_mux__1/O
                         net (fo=1, routed)           0.737     2.971    lab2_i/FIR/FIR_1/U0/douta[10]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.148ns (31.354%)  route 2.513ns (68.646%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.181     0.906    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X6Y57          SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.205 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_srl32__1/Q
                         net (fo=1, routed)           0.655     1.860    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_srl32__1_n_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I0_O)      0.336     2.196 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_mux__0/O
                         net (fo=1, routed)           0.000     2.196    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_mux__0_n_0
    SLICE_X7Y57          MUXF8 (Prop_muxf8_I1_O)      0.094     2.290 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_mux__1/O
                         net (fo=1, routed)           0.678     2.968    lab2_i/FIR/FIR_1/U0/douta[4]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0 rise@7.975ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.191ns (32.779%)  route 2.442ns (67.221%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.727 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.667    -0.692    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X9Y53          FDRE                                         r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.163     0.890    lab2_i/FIR/FIR_0/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y55         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.189 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.760    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_srl32__0_n_0
    SLICE_X11Y55         MUXF7 (Prop_muxf7_I1_O)      0.369     2.129 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_mux/O
                         net (fo=1, routed)           0.000     2.129    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_mux_n_0
    SLICE_X11Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     2.233 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_mux__1/O
                         net (fo=3, routed)           0.708     2.942    lab2_i/FIR/FIR_0/U0/douta[15]
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.584     6.727    lab2_i/FIR/FIR_0/U0/clk_in
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.349    
                         clock uncertainty           -0.110     7.239    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.728     3.511    lab2_i/FIR/FIR_0/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 lab2_i/FIR/FIR_0/U0/input_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.096%)  route 0.211ns (59.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.563    -0.498    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X13Y52         FDRE                                         r  lab2_i/FIR/FIR_0/U0/input_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  lab2_i/FIR/FIR_0/U0/input_reg_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.146    lab2_i/FIR/FIR_0/U0/x_in_block/Q[7]
    SLICE_X8Y51          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.832    -0.731    lab2_i/FIR/FIR_0/U0/x_in_block/clk_in
    SLICE_X8Y51          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32/CLK
                         clock pessimism              0.268    -0.463    
                         clock uncertainty            0.110    -0.353    
    SLICE_X8Y51          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.170    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.351ns (68.092%)  route 0.164ns (31.908%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/Q
                         net (fo=3, routed)           0.164    -0.190    lab2_i/CIC/CIC_0/U0/comb_filter_3/D[6]
    SLICE_X15Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.073 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.073    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.034 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.033    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.021 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.021    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2_n_7
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_3/clk125mhz
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.110    -0.122    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105    -0.017    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.414ns (79.054%)  route 0.110ns (20.946%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_1/clk125mhz
    SLICE_X19Y48         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/Q
                         net (fo=3, routed)           0.109    -0.245    lab2_i/CIC/CIC_0/U0/comb_filter_2/D[8]
    SLICE_X18Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.180    -0.065 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.026 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.025    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.029 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.029    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3_n_7
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.110    -0.122    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105    -0.017    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.362ns (68.759%)  route 0.164ns (31.241%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/Q
                         net (fo=3, routed)           0.164    -0.190    lab2_i/CIC/CIC_0/U0/comb_filter_3/D[6]
    SLICE_X15Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.073 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.073    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.034 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.033    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.032 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.032    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2_n_5
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_3/clk125mhz
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.110    -0.122    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105    -0.017    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 lab2_i/FIR/FIR_0/U0/input_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.277%)  route 0.237ns (62.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.563    -0.498    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X13Y52         FDRE                                         r  lab2_i/FIR/FIR_0/U0/input_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  lab2_i/FIR/FIR_0/U0/input_reg_reg[8]/Q
                         net (fo=1, routed)           0.237    -0.120    lab2_i/FIR/FIR_0/U0/x_in_block/Q[8]
    SLICE_X8Y53          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.831    -0.732    lab2_i/FIR/FIR_0/U0/x_in_block/clk_in
    SLICE_X8Y53          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32/CLK
                         clock pessimism              0.268    -0.464    
                         clock uncertainty            0.110    -0.354    
    SLICE_X8Y53          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.171    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/down_sampler_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.885%)  route 0.116ns (45.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/clk125mhz
    SLICE_X17Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/down_sampler_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/down_sampler_reg_reg[5]/Q
                         net (fo=3, routed)           0.116    -0.238    lab2_i/CIC/CIC_0/U0/comb_filter_1/Q[5]
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.834    -0.729    lab2_i/CIC/CIC_0/U0/comb_filter_1/clk125mhz
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]/C
                         clock pessimism              0.250    -0.479    
                         clock uncertainty            0.110    -0.369    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.075    -0.294    lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.425ns (79.485%)  route 0.110ns (20.515%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_1/clk125mhz
    SLICE_X19Y48         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/Q
                         net (fo=3, routed)           0.109    -0.245    lab2_i/CIC/CIC_0/U0/comb_filter_2/D[8]
    SLICE_X18Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.180    -0.065 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.026 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.025    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.040 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.040    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3_n_5
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.110    -0.122    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105    -0.017    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.775%)  route 0.131ns (48.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.580    -0.481    lab2_i/CIC/CIC_1/U0/comb_filter_1/clk125mhz
    SLICE_X2Y59          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[27]/Q
                         net (fo=2, routed)           0.131    -0.208    lab2_i/CIC/CIC_1/U0/comb_filter_2/D[27]
    SLICE_X1Y59          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.847    -0.716    lab2_i/CIC/CIC_1/U0/comb_filter_2/clk125mhz
    SLICE_X1Y59          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]/C
                         clock pessimism              0.268    -0.448    
                         clock uncertainty            0.110    -0.338    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.072    -0.266    lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.182%)  route 0.129ns (47.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.581    -0.480    lab2_i/CIC/CIC_1/U0/comb_filter_1/clk125mhz
    SLICE_X2Y53          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[2]/Q
                         net (fo=3, routed)           0.129    -0.210    lab2_i/CIC/CIC_1/U0/comb_filter_2/D[2]
    SLICE_X0Y53          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.848    -0.715    lab2_i/CIC/CIC_1/U0/comb_filter_2/clk125mhz
    SLICE_X0Y53          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]/C
                         clock pessimism              0.268    -0.447    
                         clock uncertainty            0.110    -0.337    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.064    -0.273    lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0 rise@0.000ns - clk125mhz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.182%)  route 0.129ns (47.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.581    -0.480    lab2_i/CIC/CIC_1/U0/comb_filter_1/clk125mhz
    SLICE_X2Y54          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[6]/Q
                         net (fo=3, routed)           0.129    -0.210    lab2_i/CIC/CIC_1/U0/comb_filter_2/D[6]
    SLICE_X0Y54          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.848    -0.715    lab2_i/CIC/CIC_1/U0/comb_filter_2/clk125mhz
    SLICE_X0Y54          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]/C
                         clock pessimism              0.268    -0.447    
                         clock uncertainty            0.110    -0.337    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.064    -0.273    lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  spiclk_clk_wiz_0

Setup :            2  Failing Endpoints,  Worst Slack       -5.639ns,  Total Violation      -11.255ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.639ns  (required time - arrival time)
  Source:                 lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/pmod_ad1_0/U0/sresetn_reg/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.031ns  (spiclk_clk_wiz_0 rise@5990.031ns - clk_fpga_0 rise@5990.000ns)
  Data Path Delay:        0.856ns  (logic 0.518ns (60.546%)  route 0.338ns (39.454%))
  Logic Levels:           0  
  Clock Path Skew:        -4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 5988.710 - 5990.031 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 5992.990 - 5990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.237ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5990.000  5990.000 r  
    PS7_X0Y0             PS7                          0.000  5990.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  5991.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  5991.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.682  5992.990    lab2_i/Processor/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y47         FDRE                                         r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518  5993.508 r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.338  5993.846    lab2_i/pmod_ad1_0/U0/resetn
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/sresetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                   5990.031  5990.031 r  
    L16                                               0.000  5990.031 r  Clk125 (IN)
                         net (fo=0)                   0.000  5990.031    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  5991.452 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  5992.614    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  5985.509 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  5987.108    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5987.199 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.511  5988.710    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/sresetn_reg/C
                         clock pessimism              0.000  5988.710    
                         clock uncertainty           -0.451  5988.259    
    SLICE_X12Y47         FDRE (Setup_fdre_C_D)       -0.053  5988.206    lab2_i/pmod_ad1_0/U0/sresetn_reg
  -------------------------------------------------------------------
                         required time                       5988.207    
                         arrival time                       -5993.845    
  -------------------------------------------------------------------
                         slack                                 -5.639    

Slack (VIOLATED) :        -5.616ns  (required time - arrival time)
  Source:                 lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/pmod_da2_0/U0/sresetn_reg/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.031ns  (spiclk_clk_wiz_0 rise@5990.031ns - clk_fpga_0 rise@5990.000ns)
  Data Path Delay:        0.856ns  (logic 0.518ns (60.546%)  route 0.338ns (39.454%))
  Logic Levels:           0  
  Clock Path Skew:        -4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 5988.710 - 5990.031 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 5992.990 - 5990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.237ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5990.000  5990.000 r  
    PS7_X0Y0             PS7                          0.000  5990.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  5991.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  5991.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.682  5992.990    lab2_i/Processor/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y47         FDRE                                         r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518  5993.508 r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.338  5993.846    lab2_i/pmod_da2_0/U0/resetn
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_da2_0/U0/sresetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                   5990.031  5990.031 r  
    L16                                               0.000  5990.031 r  Clk125 (IN)
                         net (fo=0)                   0.000  5990.031    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  5991.452 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  5992.614    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  5985.509 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  5987.108    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5987.199 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.511  5988.710    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_da2_0/U0/sresetn_reg/C
                         clock pessimism              0.000  5988.710    
                         clock uncertainty           -0.451  5988.259    
    SLICE_X12Y47         FDRE (Setup_fdre_C_D)       -0.030  5988.229    lab2_i/pmod_da2_0/U0/sresetn_reg
  -------------------------------------------------------------------
                         required time                       5988.229    
                         arrival time                       -5993.845    
  -------------------------------------------------------------------
                         slack                                 -5.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.409ns  (arrival time - required time)
  Source:                 lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/pmod_da2_0/U0/sresetn_reg/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.667%)  route 0.116ns (41.333%))
  Logic Levels:           0  
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.237ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.567     0.908    lab2_i/Processor/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y47         FDRE                                         r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.116     1.187    lab2_i/pmod_da2_0/U0/resetn
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_da2_0/U0/sresetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.837    -0.726    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_da2_0/U0/sresetn_reg/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.451    -0.275    
    SLICE_X12Y47         FDRE (Hold_fdre_C_D)         0.053    -0.222    lab2_i/pmod_da2_0/U0/sresetn_reg
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.412ns  (arrival time - required time)
  Source:                 lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/pmod_ad1_0/U0/sresetn_reg/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.667%)  route 0.116ns (41.333%))
  Logic Levels:           0  
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.451ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.237ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.567     0.908    lab2_i/Processor/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y47         FDRE                                         r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.116     1.187    lab2_i/pmod_ad1_0/U0/resetn
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/sresetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.837    -0.726    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/sresetn_reg/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.451    -0.275    
    SLICE_X12Y47         FDRE (Hold_fdre_C_D)         0.050    -0.225    lab2_i/pmod_ad1_0/U0/sresetn_reg
  -------------------------------------------------------------------
                         required time                          0.225    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.412    





---------------------------------------------------------------------------------------------------
From Clock:  spiclk_clk_wiz_0_1
  To Clock:  spiclk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       46.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.980ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.394%)  route 3.674ns (81.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.948     3.819    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 46.980    

Slack (MET) :             46.980ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.394%)  route 3.674ns (81.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.948     3.819    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 46.980    

Slack (MET) :             46.980ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.394%)  route 3.674ns (81.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.948     3.819    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 46.980    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.273ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.687%)  route 3.378ns (80.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 50.756 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.653     3.523    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.501    50.756    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]/C
                         clock pessimism              0.622    51.379    
                         clock uncertainty           -0.153    51.225    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.429    50.796    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         50.796    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 47.273    

Slack (MET) :             47.273ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.687%)  route 3.378ns (80.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 50.756 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.653     3.523    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.501    50.756    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]/C
                         clock pessimism              0.622    51.379    
                         clock uncertainty           -0.153    51.225    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.429    50.796    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         50.796    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 47.273    

Slack (MET) :             47.273ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0 rise@52.087ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.687%)  route 3.378ns (80.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 50.756 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.653     3.523    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.501    50.756    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]/C
                         clock pessimism              0.622    51.379    
                         clock uncertainty           -0.153    51.225    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.429    50.796    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         50.796    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 47.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.503%)  route 0.113ns (44.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[0]/Q
                         net (fo=2, routed)           0.113    -0.239    lab2_i/pmod_ad1_0/U0/ser_data_reg1[0]
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.153    -0.340    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.047    -0.293    lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.272%)  route 0.114ns (44.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.569    -0.492    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[2]/Q
                         net (fo=2, routed)           0.114    -0.237    lab2_i/pmod_ad1_0/U0/ser_data_reg1[2]
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.837    -0.726    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]/C
                         clock pessimism              0.234    -0.492    
                         clock uncertainty            0.153    -0.339    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.047    -0.292    lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.506    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.358 r  lab2_i/pmod_da2_0/U0/reg2_reg[13]/Q
                         net (fo=1, routed)           0.093    -0.265    lab2_i/pmod_da2_0/U0/reg2[13]
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.099    -0.166 r  lab2_i/pmod_da2_0/U0/reg2[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    lab2_i/pmod_da2_0/U0/reg2[14]_i_1_n_0
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.824    -0.739    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[14]/C
                         clock pessimism              0.233    -0.506    
                         clock uncertainty            0.153    -0.353    
    SLICE_X24Y58         FDRE (Hold_fdre_C_D)         0.121    -0.232    lab2_i/pmod_da2_0/U0/reg2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[1]/Q
                         net (fo=2, routed)           0.157    -0.195    lab2_i/pmod_ad1_0/U0/ser_data_reg2[1]
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.153    -0.340    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.075    -0.265    lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.553    -0.508    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X20Y62         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  lab2_i/pmod_da2_0/U0/reg2_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.201    lab2_i/pmod_da2_0/U0/reg2[4]
    SLICE_X20Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.156 r  lab2_i/pmod_da2_0/U0/reg2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    lab2_i/pmod_da2_0/U0/reg2[5]_i_1_n_0
    SLICE_X20Y62         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.823    -0.740    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X20Y62         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[5]/C
                         clock pessimism              0.232    -0.508    
                         clock uncertainty            0.153    -0.355    
    SLICE_X20Y62         FDRE (Hold_fdre_C_D)         0.121    -0.234    lab2_i/pmod_da2_0/U0/reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.506    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X23Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  lab2_i/pmod_da2_0/U0/reg1_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.209    lab2_i/pmod_da2_0/U0/reg1__0[12]
    SLICE_X23Y58         LUT2 (Prop_lut2_I1_O)        0.042    -0.167 r  lab2_i/pmod_da2_0/U0/reg1[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    lab2_i/pmod_da2_0/U0/reg1[13]_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.824    -0.739    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X23Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[13]/C
                         clock pessimism              0.233    -0.506    
                         clock uncertainty            0.153    -0.353    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.107    -0.246    lab2_i/pmod_da2_0/U0/reg1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.458%)  route 0.131ns (50.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.365 r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[3]/Q
                         net (fo=2, routed)           0.131    -0.234    lab2_i/pmod_ad1_0/U0/ser_data_reg2[3]
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.153    -0.340    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.023    -0.317    lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.379%)  route 0.163ns (53.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.189    lab2_i/pmod_ad1_0/U0/ser_data_reg1[1]
    SLICE_X10Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X10Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/C
                         clock pessimism              0.250    -0.477    
                         clock uncertainty            0.153    -0.324    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.052    -0.272    lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.506    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  lab2_i/pmod_da2_0/U0/reg1_reg[14]/Q
                         net (fo=1, routed)           0.163    -0.179    lab2_i/pmod_da2_0/U0/reg1__0[14]
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.043    -0.136 r  lab2_i/pmod_da2_0/U0/reg1[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.136    lab2_i/pmod_da2_0/U0/reg1[15]_i_2_n_0
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.824    -0.739    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[15]/C
                         clock pessimism              0.233    -0.506    
                         clock uncertainty            0.153    -0.353    
    SLICE_X24Y58         FDRE (Hold_fdre_C_D)         0.131    -0.222    lab2_i/pmod_da2_0/U0/reg1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0 rise@0.000ns - spiclk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.569    -0.492    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.364 r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.228    lab2_i/pmod_ad1_0/U0/ser_data_reg2[5]
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.837    -0.726    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]/C
                         clock pessimism              0.234    -0.492    
                         clock uncertainty            0.153    -0.339    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.023    -0.316    lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk125mhz_clk_wiz_0
  To Clock:  clk125mhz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.053ns (27.941%)  route 2.716ns (72.059%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/Q
                         net (fo=73, routed)          1.382     1.144    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][0]
    SLICE_X4Y60          SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     1.268 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.839    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_srl32__0_n_0
    SLICE_X5Y60          MUXF7 (Prop_muxf7_I1_O)      0.369     2.208 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_mux/O
                         net (fo=1, routed)           0.000     2.208    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_mux_n_0
    SLICE_X5Y60          MUXF8 (Prop_muxf8_I0_O)      0.104     2.312 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][5]_mux__1/O
                         net (fo=1, routed)           0.763     3.075    lab2_i/FIR/FIR_1/U0/douta[5]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -3.075    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.433ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.768ns  (logic 1.053ns (27.947%)  route 2.715ns (72.053%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/Q
                         net (fo=73, routed)          1.574     1.337    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][0]
    SLICE_X8Y62          SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     1.461 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0/Q
                         net (fo=1, routed)           0.571     2.032    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I1_O)      0.369     2.401 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux/O
                         net (fo=1, routed)           0.000     2.401    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux_n_0
    SLICE_X9Y62          MUXF8 (Prop_muxf8_I0_O)      0.104     2.505 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux__1/O
                         net (fo=3, routed)           0.569     3.074    lab2_i/FIR/FIR_1/U0/douta[15]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -3.074    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.447ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.754ns  (logic 1.053ns (28.052%)  route 2.701ns (71.948%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456    -0.238 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[0]/Q
                         net (fo=73, routed)          1.574     1.337    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][0]
    SLICE_X8Y62          SRLC32E (Prop_srlc32e_A[0]_Q)
                                                      0.124     1.461 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0/Q
                         net (fo=1, routed)           0.571     2.032    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_srl32__0_n_0
    SLICE_X9Y62          MUXF7 (Prop_muxf7_I1_O)      0.369     2.401 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux/O
                         net (fo=1, routed)           0.000     2.401    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux_n_0
    SLICE_X9Y62          MUXF8 (Prop_muxf8_I0_O)      0.104     2.505 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][15]_mux__1/O
                         net (fo=3, routed)           0.555     3.060    lab2_i/FIR/FIR_1/U0/douta[15]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -3.060    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.722ns  (logic 1.191ns (31.996%)  route 2.531ns (68.004%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.727 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.667    -0.692    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X9Y53          FDRE                                         r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.181     0.908    lab2_i/FIR/FIR_0/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X12Y52         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.207 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_srl32__0/Q
                         net (fo=1, routed)           0.656     1.863    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_srl32__0_n_0
    SLICE_X13Y52         MUXF7 (Prop_muxf7_I1_O)      0.369     2.232 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_mux/O
                         net (fo=1, routed)           0.000     2.232    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_mux_n_0
    SLICE_X13Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     2.336 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][5]_mux__1/O
                         net (fo=1, routed)           0.695     3.031    lab2_i/FIR/FIR_0/U0/douta[5]
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.584     6.727    lab2_i/FIR/FIR_0/U0/clk_in
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.349    
                         clock uncertainty           -0.110     7.239    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.728     3.511    lab2_i/FIR/FIR_0/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -3.031    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 1.191ns (32.107%)  route 2.518ns (67.893%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.727 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.667    -0.692    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X9Y53          FDRE                                         r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.255     0.982    lab2_i/FIR/FIR_0/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y52         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.281 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.852    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_srl32__0_n_0
    SLICE_X11Y52         MUXF7 (Prop_muxf7_I1_O)      0.369     2.221 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_mux/O
                         net (fo=1, routed)           0.000     2.221    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_mux_n_0
    SLICE_X11Y52         MUXF8 (Prop_muxf8_I0_O)      0.104     2.325 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][3]_mux__1/O
                         net (fo=1, routed)           0.693     3.018    lab2_i/FIR/FIR_0/U0/douta[3]
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.584     6.727    lab2_i/FIR/FIR_0/U0/clk_in
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.349    
                         clock uncertainty           -0.110     7.239    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.728     3.511    lab2_i/FIR/FIR_0/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 1.148ns (30.965%)  route 2.559ns (69.035%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.311     1.036    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X12Y58         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.335 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_srl32__1/Q
                         net (fo=1, routed)           0.566     1.901    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_srl32__1_n_0
    SLICE_X13Y58         MUXF7 (Prop_muxf7_I0_O)      0.336     2.237 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_mux__0/O
                         net (fo=1, routed)           0.000     2.237    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_mux__0_n_0
    SLICE_X13Y58         MUXF8 (Prop_muxf8_I1_O)      0.094     2.331 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][2]_mux__1/O
                         net (fo=1, routed)           0.682     3.014    lab2_i/FIR/FIR_1/U0/douta[2]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -3.014    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.676ns  (logic 1.148ns (31.231%)  route 2.528ns (68.769%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.186     0.911    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y58         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.210 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_srl32__1/Q
                         net (fo=1, routed)           0.655     1.865    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_srl32__1_n_0
    SLICE_X11Y58         MUXF7 (Prop_muxf7_I0_O)      0.336     2.201 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_mux__0/O
                         net (fo=1, routed)           0.000     2.201    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_mux__0_n_0
    SLICE_X11Y58         MUXF8 (Prop_muxf8_I1_O)      0.094     2.295 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][1]_mux__1/O
                         net (fo=1, routed)           0.687     2.982    lab2_i/FIR/FIR_1/U0/douta[1]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.665ns  (logic 1.191ns (32.499%)  route 2.474ns (67.501%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.166     0.892    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y57         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.191 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.762    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_srl32__0_n_0
    SLICE_X11Y57         MUXF7 (Prop_muxf7_I1_O)      0.369     2.131 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_mux/O
                         net (fo=1, routed)           0.000     2.131    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_mux_n_0
    SLICE_X11Y57         MUXF8 (Prop_muxf8_I0_O)      0.104     2.235 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][10]_mux__1/O
                         net (fo=1, routed)           0.737     2.971    lab2_i/FIR/FIR_1/U0/douta[10]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                  0.536    

Slack (MET) :             0.540ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.661ns  (logic 1.148ns (31.354%)  route 2.513ns (68.646%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.723 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.694ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.665    -0.694    lab2_i/FIR/FIR_1/U0/clk_in
    SLICE_X9Y59          FDRE                                         r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.419    -0.275 r  lab2_i/FIR/FIR_1/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.181     0.906    lab2_i/FIR/FIR_1/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X6Y57          SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.205 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_srl32__1/Q
                         net (fo=1, routed)           0.655     1.860    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_srl32__1_n_0
    SLICE_X7Y57          MUXF7 (Prop_muxf7_I0_O)      0.336     2.196 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_mux__0/O
                         net (fo=1, routed)           0.000     2.196    lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_mux__0_n_0
    SLICE_X7Y57          MUXF8 (Prop_muxf8_I1_O)      0.094     2.290 r  lab2_i/FIR/FIR_1/U0/x_in_block/delay_line_reg[70][4]_mux__1/O
                         net (fo=1, routed)           0.678     2.968    lab2_i/FIR/FIR_1/U0/douta[4]
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/B[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.580     6.723    lab2_i/FIR/FIR_1/U0/clk_in
    DSP48_X0Y24          DSP48E1                                      r  lab2_i/FIR/FIR_1/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.345    
                         clock uncertainty           -0.110     7.235    
    DSP48_X0Y24          DSP48E1 (Setup_dsp48e1_CLK_B[4])
                                                     -3.728     3.507    lab2_i/FIR/FIR_1/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.507    
                         arrival time                          -2.968    
  -------------------------------------------------------------------
                         slack                                  0.540    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.975ns  (clk125mhz_clk_wiz_0_1 rise@7.975ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 1.191ns (32.779%)  route 2.442ns (67.221%))
  Logic Levels:           3  (MUXF7=1 MUXF8=1 SRLC32E=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.248ns = ( 6.727 - 7.975 ) 
    Source Clock Delay      (SCD):    -0.692ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.667    -0.692    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X9Y53          FDRE                                         r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.419    -0.273 r  lab2_i/FIR/FIR_0/U0/addr_to_fetch_reg[1]/Q
                         net (fo=73, routed)          1.163     0.890    lab2_i/FIR/FIR_0/U0/x_in_block/addr_to_fetch_reg[6][1]
    SLICE_X10Y55         SRLC32E (Prop_srlc32e_A[1]_Q)
                                                      0.299     1.189 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_srl32__0/Q
                         net (fo=1, routed)           0.571     1.760    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_srl32__0_n_0
    SLICE_X11Y55         MUXF7 (Prop_muxf7_I1_O)      0.369     2.129 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_mux/O
                         net (fo=1, routed)           0.000     2.129    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_mux_n_0
    SLICE_X11Y55         MUXF8 (Prop_muxf8_I0_O)      0.104     2.233 r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][15]_mux__1/O
                         net (fo=3, routed)           0.708     2.942    lab2_i/FIR/FIR_0/U0/douta[15]
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      7.975     7.975 r  
    L16                                               0.000     7.975 r  Clk125 (IN)
                         net (fo=0)                   0.000     7.975    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.396 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.558    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.105     3.453 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.599     5.052    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     5.143 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         1.584     6.727    lab2_i/FIR/FIR_0/U0/clk_in
    DSP48_X0Y20          DSP48E1                                      r  lab2_i/FIR/FIR_0/U0/accum_reg_reg/CLK
                         clock pessimism              0.622     7.349    
                         clock uncertainty           -0.110     7.239    
    DSP48_X0Y20          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -3.728     3.511    lab2_i/FIR/FIR_0/U0/accum_reg_reg
  -------------------------------------------------------------------
                         required time                          3.511    
                         arrival time                          -2.942    
  -------------------------------------------------------------------
                         slack                                  0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 lab2_i/FIR/FIR_0/U0/input_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.096%)  route 0.211ns (59.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.563    -0.498    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X13Y52         FDRE                                         r  lab2_i/FIR/FIR_0/U0/input_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  lab2_i/FIR/FIR_0/U0/input_reg_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.146    lab2_i/FIR/FIR_0/U0/x_in_block/Q[7]
    SLICE_X8Y51          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.832    -0.731    lab2_i/FIR/FIR_0/U0/x_in_block/clk_in
    SLICE_X8Y51          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32/CLK
                         clock pessimism              0.268    -0.463    
                         clock uncertainty            0.110    -0.353    
    SLICE_X8Y51          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.170    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][7]_srl32
  -------------------------------------------------------------------
                         required time                          0.170    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.351ns (68.092%)  route 0.164ns (31.908%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/Q
                         net (fo=3, routed)           0.164    -0.190    lab2_i/CIC/CIC_0/U0/comb_filter_3/D[6]
    SLICE_X15Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.073 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.073    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.034 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.033    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.021 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.021    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2_n_7
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_3/clk125mhz
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.110    -0.122    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105    -0.017    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.021    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.414ns (79.054%)  route 0.110ns (20.946%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_1/clk125mhz
    SLICE_X19Y48         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/Q
                         net (fo=3, routed)           0.109    -0.245    lab2_i/CIC/CIC_0/U0/comb_filter_2/D[8]
    SLICE_X18Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.180    -0.065 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.026 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.025    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.029 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.029    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3_n_7
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.110    -0.122    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105    -0.017    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.362ns (68.759%)  route 0.164ns (31.241%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[6]/Q
                         net (fo=3, routed)           0.164    -0.190    lab2_i/CIC/CIC_0/U0/comb_filter_3/D[6]
    SLICE_X15Y48         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117    -0.073 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.073    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__0_n_0
    SLICE_X15Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.034 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.033    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__1_n_0
    SLICE_X15Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.032 r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.032    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg0_carry__2_n_5
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_3/clk125mhz
    SLICE_X15Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.110    -0.122    
    SLICE_X15Y50         FDRE (Hold_fdre_C_D)         0.105    -0.017    lab2_i/CIC/CIC_0/U0/comb_filter_3/output_reg_reg[14]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 lab2_i/FIR/FIR_0/U0/input_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.277%)  route 0.237ns (62.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.732ns
    Source Clock Delay      (SCD):    -0.498ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.563    -0.498    lab2_i/FIR/FIR_0/U0/clk_in
    SLICE_X13Y52         FDRE                                         r  lab2_i/FIR/FIR_0/U0/input_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.357 r  lab2_i/FIR/FIR_0/U0/input_reg_reg[8]/Q
                         net (fo=1, routed)           0.237    -0.120    lab2_i/FIR/FIR_0/U0/x_in_block/Q[8]
    SLICE_X8Y53          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.831    -0.732    lab2_i/FIR/FIR_0/U0/x_in_block/clk_in
    SLICE_X8Y53          SRLC32E                                      r  lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32/CLK
                         clock pessimism              0.268    -0.464    
                         clock uncertainty            0.110    -0.354    
    SLICE_X8Y53          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183    -0.171    lab2_i/FIR/FIR_0/U0/x_in_block/delay_line_reg[70][8]_srl32
  -------------------------------------------------------------------
                         required time                          0.171    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/down_sampler_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.885%)  route 0.116ns (45.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/clk125mhz
    SLICE_X17Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/down_sampler_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/down_sampler_reg_reg[5]/Q
                         net (fo=3, routed)           0.116    -0.238    lab2_i/CIC/CIC_0/U0/comb_filter_1/Q[5]
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.834    -0.729    lab2_i/CIC/CIC_0/U0/comb_filter_1/clk125mhz
    SLICE_X18Y47         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]/C
                         clock pessimism              0.250    -0.479    
                         clock uncertainty            0.110    -0.369    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.075    -0.294    lab2_i/CIC/CIC_0/U0/comb_filter_1/comb_filter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.425ns (79.485%)  route 0.110ns (20.515%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.566    -0.495    lab2_i/CIC/CIC_0/U0/comb_filter_1/clk125mhz
    SLICE_X19Y48         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.354 r  lab2_i/CIC/CIC_0/U0/comb_filter_1/output_reg_reg[8]/Q
                         net (fo=3, routed)           0.109    -0.245    lab2_i/CIC/CIC_0/U0/comb_filter_2/D[8]
    SLICE_X18Y48         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.180    -0.065 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.065    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__1_n_0
    SLICE_X18Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.026 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2/CO[3]
                         net (fo=1, routed)           0.001    -0.025    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__2_n_0
    SLICE_X18Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.040 r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.040    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg0_carry__3_n_5
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.829    -0.734    lab2_i/CIC/CIC_0/U0/comb_filter_2/clk125mhz
    SLICE_X18Y50         FDRE                                         r  lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]/C
                         clock pessimism              0.503    -0.231    
                         clock uncertainty            0.110    -0.122    
    SLICE_X18Y50         FDRE (Hold_fdre_C_D)         0.105    -0.017    lab2_i/CIC/CIC_0/U0/comb_filter_2/output_reg_reg[18]
  -------------------------------------------------------------------
                         required time                          0.017    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.775%)  route 0.131ns (48.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.580    -0.481    lab2_i/CIC/CIC_1/U0/comb_filter_1/clk125mhz
    SLICE_X2Y59          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[27]/Q
                         net (fo=2, routed)           0.131    -0.208    lab2_i/CIC/CIC_1/U0/comb_filter_2/D[27]
    SLICE_X1Y59          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.847    -0.716    lab2_i/CIC/CIC_1/U0/comb_filter_2/clk125mhz
    SLICE_X1Y59          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]/C
                         clock pessimism              0.268    -0.448    
                         clock uncertainty            0.110    -0.338    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.072    -0.266    lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.182%)  route 0.129ns (47.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.581    -0.480    lab2_i/CIC/CIC_1/U0/comb_filter_1/clk125mhz
    SLICE_X2Y53          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y53          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[2]/Q
                         net (fo=3, routed)           0.129    -0.210    lab2_i/CIC/CIC_1/U0/comb_filter_2/D[2]
    SLICE_X0Y53          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.848    -0.715    lab2_i/CIC/CIC_1/U0/comb_filter_2/clk125mhz
    SLICE_X0Y53          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]/C
                         clock pessimism              0.268    -0.447    
                         clock uncertainty            0.110    -0.337    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.064    -0.273    lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0  {rise@0.000ns fall@3.988ns period=7.975ns})
  Destination:            lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125mhz_clk_wiz_0_1  {rise@0.000ns fall@3.988ns period=7.975ns})
  Path Group:             clk125mhz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125mhz_clk_wiz_0_1 rise@0.000ns - clk125mhz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.182%)  route 0.129ns (47.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.480ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.110ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.207ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125mhz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.581    -0.480    lab2_i/CIC/CIC_1/U0/comb_filter_1/clk125mhz
    SLICE_X2Y54          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.141    -0.339 r  lab2_i/CIC/CIC_1/U0/comb_filter_1/output_reg_reg[6]/Q
                         net (fo=3, routed)           0.129    -0.210    lab2_i/CIC/CIC_1/U0/comb_filter_2/D[6]
    SLICE_X0Y54          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125mhz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk125mhz_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout3_buf/O
                         net (fo=596, routed)         0.848    -0.715    lab2_i/CIC/CIC_1/U0/comb_filter_2/clk125mhz
    SLICE_X0Y54          FDRE                                         r  lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]/C
                         clock pessimism              0.268    -0.447    
                         clock uncertainty            0.110    -0.337    
    SLICE_X0Y54          FDRE (Hold_fdre_C_D)         0.064    -0.273    lab2_i/CIC/CIC_1/U0/comb_filter_2/comb_filter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.273    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.064    





---------------------------------------------------------------------------------------------------
From Clock:  spiclk_clk_wiz_0
  To Clock:  spiclk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       46.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             46.980ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.394%)  route 3.674ns (81.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.948     3.819    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[29]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 46.980    

Slack (MET) :             46.980ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.394%)  route 3.674ns (81.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.948     3.819    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[30]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 46.980    

Slack (MET) :             46.980ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.502ns  (logic 0.828ns (18.394%)  route 3.674ns (81.606%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.948     3.819    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y48         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y48         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[31]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                 46.980    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.211ns  (logic 0.828ns (19.662%)  route 3.383ns (80.338%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 50.758 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.658     3.528    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.503    50.758    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y47         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]/C
                         clock pessimism              0.622    51.381    
                         clock uncertainty           -0.153    51.227    
    SLICE_X21Y47         FDRE (Setup_fdre_C_R)       -0.429    50.798    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[28]
  -------------------------------------------------------------------
                         required time                         50.798    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.273ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.687%)  route 3.378ns (80.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 50.756 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.653     3.523    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.501    50.756    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]/C
                         clock pessimism              0.622    51.379    
                         clock uncertainty           -0.153    51.225    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.429    50.796    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         50.796    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 47.273    

Slack (MET) :             47.273ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.687%)  route 3.378ns (80.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 50.756 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.653     3.523    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.501    50.756    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]/C
                         clock pessimism              0.622    51.379    
                         clock uncertainty           -0.153    51.225    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.429    50.796    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         50.796    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 47.273    

Slack (MET) :             47.273ns  (required time - arrival time)
  Source:                 lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            52.087ns  (spiclk_clk_wiz_0_1 rise@52.087ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.206ns  (logic 0.828ns (19.687%)  route 3.378ns (80.313%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 50.756 - 52.087 ) 
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.776    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.220 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.460    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.359 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.676    -0.683    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y44         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.227 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[13]/Q
                         net (fo=2, routed)           0.701     0.475    lab2_i/DDS/DDSclocking_0/U0/clkdiv[13]
    SLICE_X20Y44         LUT4 (Prop_lut4_I0_O)        0.124     0.599 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13/O
                         net (fo=1, routed)           0.821     1.420    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_13_n_0
    SLICE_X20Y43         LUT5 (Prop_lut5_I4_O)        0.124     1.544 f  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6/O
                         net (fo=2, routed)           1.203     2.747    lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_6_n_0
    SLICE_X20Y44         LUT4 (Prop_lut4_I3_O)        0.124     2.871 r  lab2_i/DDS/DDSclocking_0/U0/clkdiv[31]_i_1/O
                         net (fo=32, routed)          0.653     3.523    lab2_i/DDS/DDSclocking_0/U0/clk_en
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                     52.087    52.087 r  
    L16                                               0.000    52.087 r  Clk125 (IN)
                         net (fo=0)                   0.000    52.087    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421    53.508 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    54.670    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    47.565 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    49.164    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    49.255 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.501    50.756    lab2_i/DDS/DDSclocking_0/U0/spi_sclk
    SLICE_X21Y41         FDRE                                         r  lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]/C
                         clock pessimism              0.622    51.379    
                         clock uncertainty           -0.153    51.225    
    SLICE_X21Y41         FDRE (Setup_fdre_C_R)       -0.429    50.796    lab2_i/DDS/DDSclocking_0/U0/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         50.796    
                         arrival time                          -3.523    
  -------------------------------------------------------------------
                         slack                                 47.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.503%)  route 0.113ns (44.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[0]/Q
                         net (fo=2, routed)           0.113    -0.239    lab2_i/pmod_ad1_0/U0/ser_data_reg1[0]
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.153    -0.340    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.047    -0.293    lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.272%)  route 0.114ns (44.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.569    -0.492    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.351 r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[2]/Q
                         net (fo=2, routed)           0.114    -0.237    lab2_i/pmod_ad1_0/U0/ser_data_reg1[2]
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.837    -0.726    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]/C
                         clock pessimism              0.234    -0.492    
                         clock uncertainty            0.153    -0.339    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.047    -0.292    lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg2_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.247ns (72.697%)  route 0.093ns (27.303%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.506    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.148    -0.358 r  lab2_i/pmod_da2_0/U0/reg2_reg[13]/Q
                         net (fo=1, routed)           0.093    -0.265    lab2_i/pmod_da2_0/U0/reg2[13]
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.099    -0.166 r  lab2_i/pmod_da2_0/U0/reg2[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    lab2_i/pmod_da2_0/U0/reg2[14]_i_1_n_0
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.824    -0.739    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[14]/C
                         clock pessimism              0.233    -0.506    
                         clock uncertainty            0.153    -0.353    
    SLICE_X24Y58         FDRE (Hold_fdre_C_D)         0.121    -0.232    lab2_i/pmod_da2_0/U0/reg2_reg[14]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.262%)  route 0.157ns (52.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[1]/Q
                         net (fo=2, routed)           0.157    -0.195    lab2_i/pmod_ad1_0/U0/ser_data_reg2[1]
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.153    -0.340    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.075    -0.265    lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.740ns
    Source Clock Delay      (SCD):    -0.508ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.553    -0.508    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X20Y62         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y62         FDRE (Prop_fdre_C_Q)         0.164    -0.344 r  lab2_i/pmod_da2_0/U0/reg2_reg[4]/Q
                         net (fo=1, routed)           0.143    -0.201    lab2_i/pmod_da2_0/U0/reg2[4]
    SLICE_X20Y62         LUT5 (Prop_lut5_I0_O)        0.045    -0.156 r  lab2_i/pmod_da2_0/U0/reg2[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.156    lab2_i/pmod_da2_0/U0/reg2[5]_i_1_n_0
    SLICE_X20Y62         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.823    -0.740    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X20Y62         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg2_reg[5]/C
                         clock pessimism              0.232    -0.508    
                         clock uncertainty            0.153    -0.355    
    SLICE_X20Y62         FDRE (Hold_fdre_C_D)         0.121    -0.234    lab2_i/pmod_da2_0/U0/reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.506    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X23Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  lab2_i/pmod_da2_0/U0/reg1_reg[12]/Q
                         net (fo=1, routed)           0.156    -0.209    lab2_i/pmod_da2_0/U0/reg1__0[12]
    SLICE_X23Y58         LUT2 (Prop_lut2_I1_O)        0.042    -0.167 r  lab2_i/pmod_da2_0/U0/reg1[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    lab2_i/pmod_da2_0/U0/reg1[13]_i_1_n_0
    SLICE_X23Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.824    -0.739    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X23Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[13]/C
                         clock pessimism              0.233    -0.506    
                         clock uncertainty            0.153    -0.353    
    SLICE_X23Y58         FDRE (Hold_fdre_C_D)         0.107    -0.246    lab2_i/pmod_da2_0/U0/reg1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.458%)  route 0.131ns (50.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.365 r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[3]/Q
                         net (fo=2, routed)           0.131    -0.234    lab2_i/pmod_ad1_0/U0/ser_data_reg2[3]
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]/C
                         clock pessimism              0.234    -0.493    
                         clock uncertainty            0.153    -0.340    
    SLICE_X13Y46         FDRE (Hold_fdre_C_D)         0.023    -0.317    lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.379%)  route 0.163ns (53.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.568    -0.493    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X13Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  lab2_i/pmod_ad1_0/U0/ser_data_reg1_reg[1]/Q
                         net (fo=2, routed)           0.163    -0.189    lab2_i/pmod_ad1_0/U0/ser_data_reg1[1]
    SLICE_X10Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.836    -0.727    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X10Y46         FDRE                                         r  lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]/C
                         clock pessimism              0.250    -0.477    
                         clock uncertainty            0.153    -0.324    
    SLICE_X10Y46         FDRE (Hold_fdre_C_D)         0.052    -0.272    lab2_i/pmod_ad1_0/U0/m_axis_ad1_tdata_reg[1]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.189    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 lab2_i/pmod_da2_0/U0/reg1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_da2_0/U0/reg1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.739ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.555    -0.506    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_fdre_C_Q)         0.164    -0.342 r  lab2_i/pmod_da2_0/U0/reg1_reg[14]/Q
                         net (fo=1, routed)           0.163    -0.179    lab2_i/pmod_da2_0/U0/reg1__0[14]
    SLICE_X24Y58         LUT2 (Prop_lut2_I1_O)        0.043    -0.136 r  lab2_i/pmod_da2_0/U0/reg1[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.136    lab2_i/pmod_da2_0/U0/reg1[15]_i_2_n_0
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.824    -0.739    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X24Y58         FDRE                                         r  lab2_i/pmod_da2_0/U0/reg1_reg[15]/C
                         clock pessimism              0.233    -0.506    
                         clock uncertainty            0.153    -0.353    
    SLICE_X24Y58         FDRE (Hold_fdre_C_D)         0.131    -0.222    lab2_i/pmod_da2_0/U0/reg1_reg[15]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0  {rise@0.000ns fall@26.044ns period=52.087ns})
  Destination:            lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - spiclk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.576%)  route 0.136ns (51.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.153ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.298ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock spiclk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.699    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.569    -0.492    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y47         FDRE (Prop_fdre_C_Q)         0.128    -0.364 r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[5]/Q
                         net (fo=2, routed)           0.136    -0.228    lab2_i/pmod_ad1_0/U0/ser_data_reg2[5]
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.837    -0.726    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X11Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]/C
                         clock pessimism              0.234    -0.492    
                         clock uncertainty            0.153    -0.339    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.023    -0.316    lab2_i/pmod_ad1_0/U0/ser_data_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.087    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  spiclk_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -5.631ns,  Total Violation      -11.239ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.631ns  (required time - arrival time)
  Source:                 lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/pmod_ad1_0/U0/sresetn_reg/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.031ns  (spiclk_clk_wiz_0_1 rise@5990.031ns - clk_fpga_0 rise@5990.000ns)
  Data Path Delay:        0.856ns  (logic 0.518ns (60.546%)  route 0.338ns (39.454%))
  Logic Levels:           0  
  Clock Path Skew:        -4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 5988.710 - 5990.031 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 5992.990 - 5990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.237ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5990.000  5990.000 r  
    PS7_X0Y0             PS7                          0.000  5990.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  5991.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  5991.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.682  5992.990    lab2_i/Processor/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y47         FDRE                                         r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518  5993.508 r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.338  5993.846    lab2_i/pmod_ad1_0/U0/resetn
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/sresetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                   5990.031  5990.031 r  
    L16                                               0.000  5990.031 r  Clk125 (IN)
                         net (fo=0)                   0.000  5990.031    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  5991.452 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  5992.614    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  5985.509 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  5987.108    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5987.199 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.511  5988.710    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/sresetn_reg/C
                         clock pessimism              0.000  5988.710    
                         clock uncertainty           -0.443  5988.267    
    SLICE_X12Y47         FDRE (Setup_fdre_C_D)       -0.053  5988.214    lab2_i/pmod_ad1_0/U0/sresetn_reg
  -------------------------------------------------------------------
                         required time                       5988.214    
                         arrival time                       -5993.845    
  -------------------------------------------------------------------
                         slack                                 -5.631    

Slack (VIOLATED) :        -5.608ns  (required time - arrival time)
  Source:                 lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/pmod_da2_0/U0/sresetn_reg/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.031ns  (spiclk_clk_wiz_0_1 rise@5990.031ns - clk_fpga_0 rise@5990.000ns)
  Data Path Delay:        0.856ns  (logic 0.518ns (60.546%)  route 0.338ns (39.454%))
  Logic Levels:           0  
  Clock Path Skew:        -4.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 5988.710 - 5990.031 ) 
    Source Clock Delay      (SCD):    2.990ns = ( 5992.990 - 5990.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.237ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                   5990.000  5990.000 r  
    PS7_X0Y0             PS7                          0.000  5990.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207  5991.207    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  5991.308 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        1.682  5992.990    lab2_i/Processor/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y47         FDRE                                         r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.518  5993.508 r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.338  5993.846    lab2_i/pmod_da2_0/U0/resetn
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_da2_0/U0/sresetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                   5990.031  5990.031 r  
    L16                                               0.000  5990.031 r  Clk125 (IN)
                         net (fo=0)                   0.000  5990.031    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         1.421  5991.452 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162  5992.614    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105  5985.509 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599  5987.108    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091  5987.199 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         1.511  5988.710    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_da2_0/U0/sresetn_reg/C
                         clock pessimism              0.000  5988.710    
                         clock uncertainty           -0.443  5988.267    
    SLICE_X12Y47         FDRE (Setup_fdre_C_D)       -0.030  5988.237    lab2_i/pmod_da2_0/U0/sresetn_reg
  -------------------------------------------------------------------
                         required time                       5988.237    
                         arrival time                       -5993.845    
  -------------------------------------------------------------------
                         slack                                 -5.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.417ns  (arrival time - required time)
  Source:                 lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/pmod_da2_0/U0/sresetn_reg/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.667%)  route 0.116ns (41.333%))
  Logic Levels:           0  
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.237ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.567     0.908    lab2_i/Processor/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y47         FDRE                                         r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.116     1.187    lab2_i/pmod_da2_0/U0/resetn
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_da2_0/U0/sresetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.837    -0.726    lab2_i/pmod_da2_0/U0/aclk
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_da2_0/U0/sresetn_reg/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.443    -0.283    
    SLICE_X12Y47         FDRE (Hold_fdre_C_D)         0.053    -0.230    lab2_i/pmod_da2_0/U0/sresetn_reg
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.417    

Slack (MET) :             1.420ns  (arrival time - required time)
  Source:                 lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lab2_i/pmod_ad1_0/U0/sresetn_reg/D
                            (rising edge-triggered cell FDRE clocked by spiclk_clk_wiz_0_1  {rise@0.000ns fall@26.044ns period=52.087ns})
  Path Group:             spiclk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (spiclk_clk_wiz_0_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.667%)  route 0.116ns (41.333%))
  Logic Levels:           0  
  Clock Path Skew:        -1.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.274ns
    Phase Error              (PE):    0.237ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lab2_i/Processor/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    lab2_i/Processor/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  lab2_i/Processor/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1210, routed)        0.567     0.908    lab2_i/Processor/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X10Y47         FDRE                                         r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y47         FDRE (Prop_fdre_C_Q)         0.164     1.072 r  lab2_i/Processor/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=10, routed)          0.116     1.187    lab2_i/pmod_ad1_0/U0/resetn
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/sresetn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock spiclk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  Clk125 (IN)
                         net (fo=0)                   0.000     0.000    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/spiclk_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  lab2_i/DDS/DDSclocking_0/U0/clock_wiz/inst/clkout1_buf/O
                         net (fo=111, routed)         0.837    -0.726    lab2_i/pmod_ad1_0/U0/spi_aclk
    SLICE_X12Y47         FDRE                                         r  lab2_i/pmod_ad1_0/U0/sresetn_reg/C
                         clock pessimism              0.000    -0.726    
                         clock uncertainty            0.443    -0.283    
    SLICE_X12Y47         FDRE (Hold_fdre_C_D)         0.050    -0.233    lab2_i/pmod_ad1_0/U0/sresetn_reg
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                           1.187    
  -------------------------------------------------------------------
                         slack                                  1.420    





