#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2018.03
# platform  : Linux 2.6.32-431.el6.x86_64
# version   : 2018.03p001 64 bits
# build date: 2018.04.24 18:13:05 PDT
#----------------------------------------
# started Tue Oct 19 21:17:14 CST 2021
# hostname  : ideal125
# pid       : 9308
# arguments : '-label' 'session_0' '-console' 'ideal125:45456' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/home/fred2/RISCV/build/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/fred2/RISCV/build/jgproject/.tmp/.initCmds.tcl' '../script/superlint.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2018 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/fred2/RISCV/build/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_pint" and "jasper_dao".
INFO: reading configuration file "/home/fred2/.config/jasper/jaspergold.conf".
% check_superlint -init
% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
% 
% # Config rules
% config_rtlds -rule -enable -domain { LINT AUTO_FORMAL }
% config_rtlds -rule -disable -tag { CAS_IS_DFRC SIG_IS_DLCK SIG_NO_TGFL SIG_NO_TGRS SIG_NO_TGST FSM_NO_MTRN FSM_NO_TRRN }
% # vsd2018_constrain //
% config_rtlds -rule  -disable -category { NAMING AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_SIGNALS AUTO_FORMAL_ARITHMETIC_OVERFLOW }
% config_rtlds -rule  -disable -tag { IDN_NR_SVKY ARY_MS_DRNG IDN_NR_AMKY IDN_NR_CKYW IDN_NR_SVKW ARY_NR_LBND VAR_NR_INDL INS_NR_PTEX INP_NO_USED OTP_NR_ASYA FLP_NR_MXCS OTP_UC_INST OTP_NR_UDRV REG_NR_TRRC INS_NR_INPR MOD_NS_GLGC } 
% config_rtlds -rule  -disable -tag { REG_NR_RWRC }
% # vsd2018_constrain //
% 
% analyze -sv +incdir+../include+../mdl -f ../sim/designlist.f
WARNING (WNL066): Ignoring entry "+nc64bit" in "-f" file as it is unsupported or contains errors.
WARNING (WNL066): Ignoring entry "+access+r" in "-f" file as it is unsupported or contains errors.
[-- (VERI-1482)] Analyzing Verilog file '/home/nfs_cad/cadence/JASPER/jasper_2018.03p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../sim/test.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/cpu_wrap.sv'
[INFO (VERI-1328)] ../src/cpu/cpu_wrap.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/marb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/cpu_top.sv'
[INFO (VERI-1328)] ../src/cpu/cpu_top.sv(1): analyzing included file '../include/cpu_define.h'
[INFO (VERI-1328)] ../src/cpu/cpu_top.sv(221): analyzing included file '../include/csr_op.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/hzu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/ifu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/idu.sv'
[INFO (VERI-1328)] ../src/cpu/idu.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/dec.sv'
[INFO (VERI-1328)] ../src/cpu/dec.sv(1): analyzing included file '../include/cpu_define.h'
[INFO (VERI-1328)] ../src/cpu/dec.sv(39): analyzing included file '../include/alu_op.sv'
[INFO (VERI-1328)] ../src/cpu/dec.sv(40): analyzing included file '../include/csr_op.sv'
[INFO (VERI-1328)] ../src/cpu/dec.sv(41): analyzing included file '../include/opcode.sv'
[INFO (VERI-1328)] ../src/cpu/dec.sv(42): analyzing included file '../include/funct.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/rfu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/csr.sv'
[INFO (VERI-1328)] ../src/cpu/csr.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/alu.sv'
[INFO (VERI-1328)] ../src/cpu/alu.sv(1): analyzing included file '../include/cpu_define.h'
[INFO (VERI-1328)] ../src/cpu/alu.sv(11): analyzing included file '../include/alu_op.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/dpu.sv'
[INFO (VERI-1328)] ../src/cpu/dpu.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/pmu.sv'
[INFO (VERI-1328)] ../src/cpu/pmu.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/util.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/axi2mem_bridge.sv'
[INFO (VERI-1328)] ../src/bus/axi2mem_bridge.sv(1): analyzing included file '../include/axi_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/mem2axi_bridge.sv'
[INFO (VERI-1328)] ../src/bus/mem2axi_bridge.sv(1): analyzing included file '../include/axi_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/axi_2to2_biu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/axi_2to1_mux.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/axi_1to2_dec.sv'
[-- (VERI-1482)] Analyzing Verilog file '../mdl/sram.sv'
[-- (VERI-1482)] Analyzing Verilog file '../mdl/cpu_tracer.sv'
[INFO (VERI-1328)] ../mdl/cpu_tracer.sv(13): analyzing included file '../include/cpu_tracer_task.sv'
[INFO (VERI-1328)] ../include/cpu_tracer_task.sv(1): analyzing included file '../include/cpu_define.h'
[INFO (VERI-1328)] ../include/cpu_tracer_task.sv(71): analyzing included file '../include/opcode.sv'
[INFO (VERI-1328)] ../include/cpu_tracer_task.sv(72): analyzing included file '../include/funct.sv'
% elaborate -bbox true -top cpu_wrap
INFO (ISW003): Top module name is "cpu_wrap".
[INFO (VERI-1018)] ../src/cpu/cpu_wrap.sv(3): compiling module 'cpu_wrap'
[INFO (VERI-1018)] ../src/cpu/cpu_top.sv(3): compiling module 'cpu_top'
[INFO (VERI-1018)] ../src/cpu/util.sv(17): compiling module 'resetn_synchronizer'
[INFO (VERI-1018)] ../src/cpu/hzu.sv(1): compiling module 'hzu'
[INFO (VERI-1018)] ../src/cpu/ifu.sv(1): compiling module 'ifu'
[INFO (VERI-1018)] ../src/cpu/idu.sv(3): compiling module 'idu'
[INFO (VERI-1018)] ../src/cpu/rfu.sv(1): compiling module 'rfu'
[INFO (VERI-1018)] ../src/cpu/dec.sv(3): compiling module 'dec'
[INFO (VERI-1018)] ../src/cpu/csr.sv(3): compiling module 'csr'
[INFO (VERI-1018)] ../src/cpu/alu.sv(3): compiling module 'alu'
[INFO (VERI-1018)] ../src/cpu/dpu.sv(3): compiling module 'dpu'
[INFO (VERI-1018)] ../src/cpu/pmu.sv(3): compiling module 'pmu'
[WARN (VERI-1330)] ../src/cpu/cpu_top.sv(632): actual bit length 1 differs from formal bit length 32 for port 'cpu_id'
[INFO (VERI-1018)] ../mdl/cpu_tracer.sv(1): compiling module 'cpu_tracer'
[WARN (VERI-1060)] ../mdl/cpu_tracer.sv(17): 'initial' construct ignored
[WARN (VERI-1142)] ../mdl/cpu_tracer.sv(21): system task 'fdisplay' ignored for synthesis
[WARN (VERI-1142)] ../mdl/cpu_tracer.sv(23): system task 'fdisplay' ignored for synthesis
[WARN (VERI-1330)] ../src/cpu/cpu_wrap.sv(43): actual bit length 32 differs from formal bit length 1 for port 'cpu_id'
[INFO (VERI-1018)] ../src/cpu/marb.sv(1): compiling module 'marb'
[INFO (VERI-1018)] ../src/bus/mem2axi_bridge.sv(3): compiling module 'mem2axi_bridge'
[INFO (VERI-1018)] ../src/bus/axi_2to2_biu.sv(8): compiling module 'axi_2to2_biu'
[INFO (VERI-1018)] ../src/bus/axi_2to1_mux.sv(8): compiling module 'axi_2to1_mux'
[INFO (VERI-1018)] ../src/bus/axi_2to1_mux.sv(287): compiling module 'axi_arbitrator_2s'
[WARN (VERI-1209)] ../src/bus/axi_2to1_mux.sv(228): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ../src/bus/axi_2to1_mux.sv(240): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ../src/bus/axi_2to1_mux.sv(254): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] ../src/bus/axi_1to2_dec.sv(8): compiling module 'axi_1to2_dec'
[INFO (VERI-1018)] ../src/bus/axi_1to2_dec.sv(359): compiling module 'axi_dec_fifo'
[INFO (VERI-1018)] ../src/bus/axi_1to2_dec.sv(404): compiling module 'axi_dfslv'
[INFO (VERI-1018)] ../src/bus/axi2mem_bridge.sv(3): compiling module 'axi2mem_bridge'
[WARN (VERI-1209)] ../src/bus/axi2mem_bridge.sv(224): expression size 192 truncated to fit in target size 32
[INFO (VERI-1018)] ../src/cpu/util.sv(1): compiling module 'CG'
[INFO (VERI-1018)] ../mdl/sram.sv(1): compiling module 'sram'
[WARN (VERI-9033)] ../mdl/sram.sv(12): array memory (size 524288) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
cpu_wrap
[<embedded>] % # analyze -sv +incdir+../include+../mdl ../script/axi_1to2_dec.sv
[<embedded>] % # elaborate -bbox true -top axi_1to2_dec
[<embedded>] % 
[<embedded>] % # Setup clock and reset
[<embedded>] % clock aclk -both_edges -factor 1 -phase 1
ERROR (ENL002): Unable to find signal "aclk".

ERROR: problem encountered at line 18 in file ../script/superlint.tcl

[<embedded>] % include {../script/superlint.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # Config rules
%% config_rtlds -rule -enable -domain { LINT AUTO_FORMAL }
%% config_rtlds -rule -disable -tag { CAS_IS_DFRC SIG_IS_DLCK SIG_NO_TGFL SIG_NO_TGRS SIG_NO_TGST FSM_NO_MTRN FSM_NO_TRRN }
%% # vsd2018_constrain //
%% config_rtlds -rule  -disable -category { NAMING AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_SIGNALS AUTO_FORMAL_ARITHMETIC_OVERFLOW }
%% config_rtlds -rule  -disable -tag { IDN_NR_SVKY ARY_MS_DRNG IDN_NR_AMKY IDN_NR_CKYW IDN_NR_SVKW ARY_NR_LBND VAR_NR_INDL INS_NR_PTEX INP_NO_USED OTP_NR_ASYA FLP_NR_MXCS OTP_UC_INST OTP_NR_UDRV REG_NR_TRRC INS_NR_INPR MOD_NS_GLGC } 
%% config_rtlds -rule  -disable -tag { REG_NR_RWRC }
%% # vsd2018_constrain //
%% 
%% analyze -sv +incdir+../include+../mdl -f ../sim/designlist.f
WARNING (WNL066): Ignoring entry "+nc64bit" in "-f" file as it is unsupported or contains errors.
WARNING (WNL066): Ignoring entry "+access+r" in "-f" file as it is unsupported or contains errors.
[-- (VERI-1482)] Analyzing Verilog file '/home/nfs_cad/cadence/JASPER/jasper_2018.03p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../sim/test.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/cpu_wrap.sv'
[INFO (VERI-1328)] ../src/cpu/cpu_wrap.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/marb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/cpu_top.sv'
[INFO (VERI-1328)] ../src/cpu/cpu_top.sv(1): analyzing included file '../include/cpu_define.h'
[INFO (VERI-1328)] ../src/cpu/cpu_top.sv(221): analyzing included file '../include/csr_op.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/hzu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/ifu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/idu.sv'
[INFO (VERI-1328)] ../src/cpu/idu.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/dec.sv'
[INFO (VERI-1328)] ../src/cpu/dec.sv(1): analyzing included file '../include/cpu_define.h'
[INFO (VERI-1328)] ../src/cpu/dec.sv(39): analyzing included file '../include/alu_op.sv'
[INFO (VERI-1328)] ../src/cpu/dec.sv(40): analyzing included file '../include/csr_op.sv'
[INFO (VERI-1328)] ../src/cpu/dec.sv(41): analyzing included file '../include/opcode.sv'
[INFO (VERI-1328)] ../src/cpu/dec.sv(42): analyzing included file '../include/funct.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/rfu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/csr.sv'
[INFO (VERI-1328)] ../src/cpu/csr.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/alu.sv'
[INFO (VERI-1328)] ../src/cpu/alu.sv(1): analyzing included file '../include/cpu_define.h'
[INFO (VERI-1328)] ../src/cpu/alu.sv(11): analyzing included file '../include/alu_op.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/dpu.sv'
[INFO (VERI-1328)] ../src/cpu/dpu.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/pmu.sv'
[INFO (VERI-1328)] ../src/cpu/pmu.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/util.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/axi2mem_bridge.sv'
[INFO (VERI-1328)] ../src/bus/axi2mem_bridge.sv(1): analyzing included file '../include/axi_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/mem2axi_bridge.sv'
[INFO (VERI-1328)] ../src/bus/mem2axi_bridge.sv(1): analyzing included file '../include/axi_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/axi_2to2_biu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/axi_2to1_mux.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/axi_1to2_dec.sv'
[-- (VERI-1482)] Analyzing Verilog file '../mdl/sram.sv'
[-- (VERI-1482)] Analyzing Verilog file '../mdl/cpu_tracer.sv'
[INFO (VERI-1328)] ../mdl/cpu_tracer.sv(13): analyzing included file '../include/cpu_tracer_task.sv'
[INFO (VERI-1328)] ../include/cpu_tracer_task.sv(1): analyzing included file '../include/cpu_define.h'
[INFO (VERI-1328)] ../include/cpu_tracer_task.sv(71): analyzing included file '../include/opcode.sv'
[INFO (VERI-1328)] ../include/cpu_tracer_task.sv(72): analyzing included file '../include/funct.sv'
%% elaborate -bbox true -top cpu_wrap
INFO (ISW003): Top module name is "cpu_wrap".
[INFO (VERI-1018)] ../src/cpu/cpu_wrap.sv(3): compiling module 'cpu_wrap'
[INFO (VERI-1018)] ../src/cpu/cpu_top.sv(3): compiling module 'cpu_top'
[INFO (VERI-1018)] ../src/cpu/util.sv(17): compiling module 'resetn_synchronizer'
[INFO (VERI-1018)] ../src/cpu/hzu.sv(1): compiling module 'hzu'
[INFO (VERI-1018)] ../src/cpu/ifu.sv(1): compiling module 'ifu'
[INFO (VERI-1018)] ../src/cpu/idu.sv(3): compiling module 'idu'
[INFO (VERI-1018)] ../src/cpu/rfu.sv(1): compiling module 'rfu'
[INFO (VERI-1018)] ../src/cpu/dec.sv(3): compiling module 'dec'
[INFO (VERI-1018)] ../src/cpu/csr.sv(3): compiling module 'csr'
[INFO (VERI-1018)] ../src/cpu/alu.sv(3): compiling module 'alu'
[INFO (VERI-1018)] ../src/cpu/dpu.sv(3): compiling module 'dpu'
[INFO (VERI-1018)] ../src/cpu/pmu.sv(3): compiling module 'pmu'
[WARN (VERI-1330)] ../src/cpu/cpu_top.sv(632): actual bit length 1 differs from formal bit length 32 for port 'cpu_id'
[INFO (VERI-1018)] ../mdl/cpu_tracer.sv(1): compiling module 'cpu_tracer'
[WARN (VERI-1060)] ../mdl/cpu_tracer.sv(17): 'initial' construct ignored
[WARN (VERI-1142)] ../mdl/cpu_tracer.sv(21): system task 'fdisplay' ignored for synthesis
[WARN (VERI-1142)] ../mdl/cpu_tracer.sv(23): system task 'fdisplay' ignored for synthesis
[WARN (VERI-1330)] ../src/cpu/cpu_wrap.sv(43): actual bit length 32 differs from formal bit length 1 for port 'cpu_id'
[INFO (VERI-1018)] ../src/cpu/marb.sv(1): compiling module 'marb'
[INFO (VERI-1018)] ../src/bus/mem2axi_bridge.sv(3): compiling module 'mem2axi_bridge'
[INFO (VERI-1018)] ../src/bus/axi_2to2_biu.sv(8): compiling module 'axi_2to2_biu'
[INFO (VERI-1018)] ../src/bus/axi_2to1_mux.sv(8): compiling module 'axi_2to1_mux'
[INFO (VERI-1018)] ../src/bus/axi_2to1_mux.sv(287): compiling module 'axi_arbitrator_2s'
[WARN (VERI-1209)] ../src/bus/axi_2to1_mux.sv(228): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ../src/bus/axi_2to1_mux.sv(240): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ../src/bus/axi_2to1_mux.sv(254): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] ../src/bus/axi_1to2_dec.sv(8): compiling module 'axi_1to2_dec'
[INFO (VERI-1018)] ../src/bus/axi_1to2_dec.sv(359): compiling module 'axi_dec_fifo'
[INFO (VERI-1018)] ../src/bus/axi_1to2_dec.sv(404): compiling module 'axi_dfslv'
[INFO (VERI-1018)] ../src/bus/axi2mem_bridge.sv(3): compiling module 'axi2mem_bridge'
[WARN (VERI-1209)] ../src/bus/axi2mem_bridge.sv(224): expression size 192 truncated to fit in target size 32
[INFO (VERI-1018)] ../src/cpu/util.sv(1): compiling module 'CG'
[INFO (VERI-1018)] ../mdl/sram.sv(1): compiling module 'sram'
[WARN (VERI-9033)] ../mdl/sram.sv(12): array memory (size 524288) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
cpu_wrap
%% # analyze -sv +incdir+../include+../mdl ../script/axi_1to2_dec.sv
%% # elaborate -bbox true -top axi_1to2_dec
%% 
%% # Setup clock and reset
%% clock clk -both_edges -factor 1 -phase 1
%% # clock clk
%% reset rstn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstn".
%% 
%% # Setup for CTL check
%% set_superlint_fsm_ctl_livelock true
WARNING (WG002): "superlint_fsm_ctl_livelock" is included as an initial release to gather feedback from early adopters and finalize implementation for an upcoming release.
%% set_superlint_fsm_ctl_deadlock true
WARNING (WG002): "superlint_fsm_ctl_deadlock" is included as an initial release to gather feedback from early adopters and finalize implementation for an upcoming release.
%% 
%% # Setup for LTL check
%% #set_superlint_fsm_ctl_livelock false
%% #set_superlint_fsm_ctl_deadlock false
%% #set_superlint_add_automatic_task_assumption true
%% 
%% # Extract checks
%% check_superlint -extract
INFO (ISL009): Started detection of ASG_IS_XRCH, ARY_IS_OOBI, CAS_NO_PRIO checks
INFO (ISL009): Started detection of FSM_IS_DLCK,FSM_IS_LLCK,FSM_NO_RCHB checks
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 9 analyzed.
INFO (IRS024): Reset iterations 10 to 11 analyzed.
INFO (IRS018): Reset analysis simulation executed for 10 iterations. Assigned values for 36 of 2611 design flops, 0 of 2 design latches, 0 of 0 internal elements.
WARNING (WRS031): 2511 of 2611 design flop(s) with asynchronous reset condition, but not reset. Run "get_reset_info -x_value -with_reset_pin" to get a list of such flops.
INFO (ISL009): Started detection of BUS_IS_CONT,BUS_IS_FLOT checks
INFO (ISL014): Started extracting properties for ASG_IS_XRCH,ARY_IS_OOBI,CAS_NO_PRIO checks
INFO (ISL015): Extracted 0 properties of ASG_IS_XRCH,ARY_IS_OOBI,CAS_NO_PRIO
INFO (ISL014): Started extracting properties for FSM_IS_DLCK,FSM_IS_LLCK,FSM_NO_RCHB checks
INFO (ISL015): Extracted 18 properties of FSM_IS_DLCK,FSM_IS_LLCK,FSM_NO_RCHB
INFO (ISL014): Started extracting properties for BUS_IS_CONT,BUS_IS_FLOT checks
INFO (ISL015): Extracted 2 properties of BUS_IS_CONT,BUS_IS_FLOT
INFO (ISL018): Started extraction of structural checks
INFO (ISL016): Extracted 40 STRUCTURAL checks.
INFO (ISL016): Extracted 1 SYNTH checks.
INFO (ISL016): Extracted 56 BASIC LINT checks.
117
%% 
%% # Prove
%% set_superlint_prove_parallel_tasks on
%% set_prove_no_traces true
%% check_superlint -prove -time_limit 10m -bg
INFO (ISL008): Running multiple proof threads in parallel, one per task.
    Expect high resource allocation.
WARNING (WG002): "superlint_prove_parallel_tasks" is included as an initial release to gather feedback from early adopters and finalize implementation for an upcoming release.
WARNING (WSL054): "superlint_prove_parallel_tasks" is enabled, overriding the following settings: proofgrid_per_engine_max_jobs, proofgrid_max_jobs.
    For message help, type "help -message WSL054"
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Suppressing
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule superlint_chunking_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_BUS>", 2 properties to prove with 0 already proven/unreachable
ERROR (ENL024): Combinational loop found within the cone of influence for "u_marb.u_axi_2to2_biu.u_mux.u_axi_arbitrator.m_awready".
    Do one of the following to learn more about the problematic combinational loops:
    - Use "check_loop <signal>" to show loops in the COI of the specified signal.
    - Open the Combo Loop Viewer to see all loops in the design: "check_loop -viewer".
    - Use "help check_loop -gui" and/or the "Combo Loop Viewer" chapter in the user guide for guidance.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Action result: failed.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 2
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 2 (100%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Suppressing
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule superlint_chunking_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_FSM>", 8 properties to prove with 0 already proven/unreachable
ERROR (ENL024): Combinational loop found within the cone of influence for "u_marb.u_axi_2to2_biu.u_mux.u_axi_arbitrator.m_awready".
    Do one of the following to learn more about the problematic combinational loops:
    - Use "check_loop <signal>" to show loops in the COI of the specified signal.
    - Open the Combo Loop Viewer to see all loops in the design: "check_loop -viewer".
    - Use "help check_loop -gui" and/or the "Combo Loop Viewer" chapter in the user guide for guidance.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Action result: failed.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 8 (100%)
                  - error                     : 0 (0%)
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Suppressing
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule superlint_chunking_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>", 8 properties to prove with 0 already proven/unreachable
ERROR (ENL024): Combinational loop found within the cone of influence for "u_marb.u_axi_2to2_biu.u_mux.u_axi_arbitrator.m_awready".
    Do one of the following to learn more about the problematic combinational loops:
    - Use "check_loop <signal>" to show loops in the COI of the specified signal.
    - Open the Combo Loop Viewer to see all loops in the design: "check_loop -viewer".
    - Use "help check_loop -gui" and/or the "Combo Loop Viewer" chapter in the user guide for guidance.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Action result: failed.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 8
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 8 (100%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Suppressing
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule superlint_chunking_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>", 2 properties to prove with 0 already proven/unreachable
background (thread 3)
background (thread 3)
ERROR (ENL024): Combinational loop found within the cone of influence for "u_marb.u_axi_2to2_biu.u_mux.u_axi_arbitrator.m_awready".
    Do one of the following to learn more about the problematic combinational loops:
    - Use "check_loop <signal>" to show loops in the COI of the specified signal.
    - Open the Combo Loop Viewer to see all loops in the design: "check_loop -viewer".
    - Use "help check_loop -gui" and/or the "Combo Loop Viewer" chapter in the user guide for guidance.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Action result: failed.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 2
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 2 (100%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
[<embedded>] % include {../script/superlint.tcl}
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% # Config rules
%% config_rtlds -rule -enable -domain { LINT AUTO_FORMAL }
%% config_rtlds -rule -disable -tag { CAS_IS_DFRC SIG_IS_DLCK SIG_NO_TGFL SIG_NO_TGRS SIG_NO_TGST FSM_NO_MTRN FSM_NO_TRRN }
%% # vsd2018_constrain //
%% config_rtlds -rule  -disable -category { NAMING AUTO_FORMAL_DEAD_CODE AUTO_FORMAL_SIGNALS AUTO_FORMAL_ARITHMETIC_OVERFLOW }
%% config_rtlds -rule  -disable -tag { IDN_NR_SVKY ARY_MS_DRNG IDN_NR_AMKY IDN_NR_CKYW IDN_NR_SVKW ARY_NR_LBND VAR_NR_INDL INS_NR_PTEX INP_NO_USED OTP_NR_ASYA FLP_NR_MXCS OTP_UC_INST OTP_NR_UDRV REG_NR_TRRC INS_NR_INPR MOD_NS_GLGC } 
%% config_rtlds -rule  -disable -tag { REG_NR_RWRC }
%% # vsd2018_constrain //
%% 
%% analyze -sv +incdir+../include+../mdl -f ../sim/designlist.f
WARNING (WNL066): Ignoring entry "+nc64bit" in "-f" file as it is unsupported or contains errors.
WARNING (WNL066): Ignoring entry "+access+r" in "-f" file as it is unsupported or contains errors.
[-- (VERI-1482)] Analyzing Verilog file '/home/nfs_cad/cadence/JASPER/jasper_2018.03p001/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file '../sim/test.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/cpu_wrap.sv'
[INFO (VERI-1328)] ../src/cpu/cpu_wrap.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/marb.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/cpu_top.sv'
[INFO (VERI-1328)] ../src/cpu/cpu_top.sv(1): analyzing included file '../include/cpu_define.h'
[INFO (VERI-1328)] ../src/cpu/cpu_top.sv(221): analyzing included file '../include/csr_op.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/hzu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/ifu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/idu.sv'
[INFO (VERI-1328)] ../src/cpu/idu.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/dec.sv'
[INFO (VERI-1328)] ../src/cpu/dec.sv(1): analyzing included file '../include/cpu_define.h'
[INFO (VERI-1328)] ../src/cpu/dec.sv(39): analyzing included file '../include/alu_op.sv'
[INFO (VERI-1328)] ../src/cpu/dec.sv(40): analyzing included file '../include/csr_op.sv'
[INFO (VERI-1328)] ../src/cpu/dec.sv(41): analyzing included file '../include/opcode.sv'
[INFO (VERI-1328)] ../src/cpu/dec.sv(42): analyzing included file '../include/funct.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/rfu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/csr.sv'
[INFO (VERI-1328)] ../src/cpu/csr.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/alu.sv'
[INFO (VERI-1328)] ../src/cpu/alu.sv(1): analyzing included file '../include/cpu_define.h'
[INFO (VERI-1328)] ../src/cpu/alu.sv(11): analyzing included file '../include/alu_op.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/dpu.sv'
[INFO (VERI-1328)] ../src/cpu/dpu.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/pmu.sv'
[INFO (VERI-1328)] ../src/cpu/pmu.sv(1): analyzing included file '../include/cpu_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/cpu/util.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/axi2mem_bridge.sv'
[INFO (VERI-1328)] ../src/bus/axi2mem_bridge.sv(1): analyzing included file '../include/axi_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/mem2axi_bridge.sv'
[INFO (VERI-1328)] ../src/bus/mem2axi_bridge.sv(1): analyzing included file '../include/axi_define.h'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/axi_2to2_biu.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/axi_2to1_mux.sv'
[-- (VERI-1482)] Analyzing Verilog file '../src/bus/axi_1to2_dec.sv'
[-- (VERI-1482)] Analyzing Verilog file '../mdl/sram.sv'
[-- (VERI-1482)] Analyzing Verilog file '../mdl/cpu_tracer.sv'
[INFO (VERI-1328)] ../mdl/cpu_tracer.sv(13): analyzing included file '../include/cpu_tracer_task.sv'
[INFO (VERI-1328)] ../include/cpu_tracer_task.sv(1): analyzing included file '../include/cpu_define.h'
[INFO (VERI-1328)] ../include/cpu_tracer_task.sv(71): analyzing included file '../include/opcode.sv'
[INFO (VERI-1328)] ../include/cpu_tracer_task.sv(72): analyzing included file '../include/funct.sv'
%% elaborate -bbox true -top cpu_wrap
INFO (ISW003): Top module name is "cpu_wrap".
[INFO (VERI-1018)] ../src/cpu/cpu_wrap.sv(3): compiling module 'cpu_wrap'
[INFO (VERI-1018)] ../src/cpu/cpu_top.sv(3): compiling module 'cpu_top'
[INFO (VERI-1018)] ../src/cpu/util.sv(17): compiling module 'resetn_synchronizer'
[INFO (VERI-1018)] ../src/cpu/hzu.sv(1): compiling module 'hzu'
[INFO (VERI-1018)] ../src/cpu/ifu.sv(1): compiling module 'ifu'
[INFO (VERI-1018)] ../src/cpu/idu.sv(3): compiling module 'idu'
[INFO (VERI-1018)] ../src/cpu/rfu.sv(1): compiling module 'rfu'
[INFO (VERI-1018)] ../src/cpu/dec.sv(3): compiling module 'dec'
[INFO (VERI-1018)] ../src/cpu/csr.sv(3): compiling module 'csr'
[INFO (VERI-1018)] ../src/cpu/alu.sv(3): compiling module 'alu'
[INFO (VERI-1018)] ../src/cpu/dpu.sv(3): compiling module 'dpu'
[INFO (VERI-1018)] ../src/cpu/pmu.sv(3): compiling module 'pmu'
[INFO (VERI-1018)] ../mdl/cpu_tracer.sv(1): compiling module 'cpu_tracer'
[WARN (VERI-1060)] ../mdl/cpu_tracer.sv(17): 'initial' construct ignored
[WARN (VERI-1142)] ../mdl/cpu_tracer.sv(21): system task 'fdisplay' ignored for synthesis
[WARN (VERI-1142)] ../mdl/cpu_tracer.sv(23): system task 'fdisplay' ignored for synthesis
[INFO (VERI-1018)] ../src/cpu/marb.sv(1): compiling module 'marb'
[INFO (VERI-1018)] ../src/bus/mem2axi_bridge.sv(3): compiling module 'mem2axi_bridge'
[INFO (VERI-1018)] ../src/bus/axi_2to2_biu.sv(8): compiling module 'axi_2to2_biu'
[INFO (VERI-1018)] ../src/bus/axi_2to1_mux.sv(8): compiling module 'axi_2to1_mux'
[INFO (VERI-1018)] ../src/bus/axi_2to1_mux.sv(287): compiling module 'axi_arbitrator_2s'
[WARN (VERI-1209)] ../src/bus/axi_2to1_mux.sv(228): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ../src/bus/axi_2to1_mux.sv(240): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] ../src/bus/axi_2to1_mux.sv(254): expression size 32 truncated to fit in target size 1
[INFO (VERI-1018)] ../src/bus/axi_1to2_dec.sv(8): compiling module 'axi_1to2_dec'
[INFO (VERI-1018)] ../src/bus/axi_1to2_dec.sv(359): compiling module 'axi_dec_fifo'
[INFO (VERI-1018)] ../src/bus/axi_1to2_dec.sv(404): compiling module 'axi_dfslv'
[INFO (VERI-1018)] ../src/bus/axi2mem_bridge.sv(3): compiling module 'axi2mem_bridge'
[INFO (VERI-1018)] ../src/cpu/util.sv(1): compiling module 'CG'
[INFO (VERI-1018)] ../mdl/sram.sv(1): compiling module 'sram'
[WARN (VERI-9033)] ../mdl/sram.sv(12): array memory (size 524288) automatically BLACK-BOXED. Use the "elaborate -bbox_a" command to prevent automatic black-boxing.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
cpu_wrap
%% # analyze -sv +incdir+../include+../mdl ../script/axi_1to2_dec.sv
%% # elaborate -bbox true -top axi_1to2_dec
%% 
%% # Setup clock and reset
%% clock clk -both_edges -factor 1 -phase 1
%% # clock clk
%% reset rstn
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rstn".
%% 
%% # Setup for CTL check
%% set_superlint_fsm_ctl_livelock true
WARNING (WG002): "superlint_fsm_ctl_livelock" is included as an initial release to gather feedback from early adopters and finalize implementation for an upcoming release.
%% set_superlint_fsm_ctl_deadlock true
WARNING (WG002): "superlint_fsm_ctl_deadlock" is included as an initial release to gather feedback from early adopters and finalize implementation for an upcoming release.
%% 
%% # Setup for LTL check
%% #set_superlint_fsm_ctl_livelock false
%% #set_superlint_fsm_ctl_deadlock false
%% #set_superlint_add_automatic_task_assumption true
%% 
%% # Extract checks
%% check_superlint -extract
INFO (ISL009): Started detection of ASG_IS_XRCH, ARY_IS_OOBI, CAS_NO_PRIO checks
INFO (ISL009): Started detection of FSM_IS_DLCK,FSM_IS_LLCK,FSM_NO_RCHB checks
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 9 analyzed.
INFO (IRS024): Reset iterations 10 to 11 analyzed.
INFO (IRS018): Reset analysis simulation executed for 10 iterations. Assigned values for 36 of 2611 design flops, 0 of 2 design latches, 0 of 0 internal elements.
WARNING (WRS031): 2511 of 2611 design flop(s) with asynchronous reset condition, but not reset. Run "get_reset_info -x_value -with_reset_pin" to get a list of such flops.
INFO (ISL009): Started detection of BUS_IS_CONT,BUS_IS_FLOT checks
INFO (ISL014): Started extracting properties for ASG_IS_XRCH,ARY_IS_OOBI,CAS_NO_PRIO checks
INFO (ISL015): Extracted 0 properties of ASG_IS_XRCH,ARY_IS_OOBI,CAS_NO_PRIO
INFO (ISL014): Started extracting properties for FSM_IS_DLCK,FSM_IS_LLCK,FSM_NO_RCHB checks
INFO (ISL015): Extracted 18 properties of FSM_IS_DLCK,FSM_IS_LLCK,FSM_NO_RCHB
INFO (ISL014): Started extracting properties for BUS_IS_CONT,BUS_IS_FLOT checks
INFO (ISL015): Extracted 2 properties of BUS_IS_CONT,BUS_IS_FLOT
INFO (ISL018): Started extraction of structural checks
INFO (ISL016): Extracted 40 STRUCTURAL checks.
INFO (ISL016): Extracted 1 SYNTH checks.
INFO (ISL016): Extracted 48 BASIC LINT checks.
109
%% 
%% # Prove
%% set_superlint_prove_parallel_tasks on
%% set_prove_no_traces true
%% check_superlint -prove -time_limit 10m -bg
INFO (ISL008): Running multiple proof threads in parallel, one per task.
    Expect high resource allocation.
WARNING (WG002): "superlint_prove_parallel_tasks" is included as an initial release to gather feedback from early adopters and finalize implementation for an upcoming release.
WARNING (WSL054): "superlint_prove_parallel_tasks" is enabled, overriding the following settings: proofgrid_per_engine_max_jobs, proofgrid_max_jobs.
    For message help, type "help -message WSL054"
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Suppressing
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule superlint_chunking_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_BUS>", 2 properties to prove with 0 already proven/unreachable
ERROR (ENL024): Combinational loop found within the cone of influence for "u_marb.u_axi_2to2_biu.u_mux.u_axi_arbitrator.m_awready".
    Do one of the following to learn more about the problematic combinational loops:
    - Use "check_loop <signal>" to show loops in the COI of the specified signal.
    - Open the Combo Loop Viewer to see all loops in the design: "check_loop -viewer".
    - Use "help check_loop -gui" and/or the "Combo Loop Viewer" chapter in the user guide for guidance.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Action result: failed.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 2
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 2 (100%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Suppressing
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule superlint_chunking_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_FSM>", 8 properties to prove with 0 already proven/unreachable
ERROR (ENL024): Combinational loop found within the cone of influence for "u_marb.u_axi_2to2_biu.u_mux.u_axi_arbitrator.m_awready".
    Do one of the following to learn more about the problematic combinational loops:
    - Use "check_loop <signal>" to show loops in the COI of the specified signal.
    - Open the Combo Loop Viewer to see all loops in the design: "check_loop -viewer".
    - Use "help check_loop -gui" and/or the "Combo Loop Viewer" chapter in the user guide for guidance.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Action result: failed.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 0
                  - proven                    : 0
                  - bounded_proven (user)     : 0
                  - bounded_proven (auto)     : 0
                  - marked_proven             : 0
                  - cex                       : 0
                  - ar_cex                    : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
                 covers                       : 8
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 0 (0%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 8 (100%)
                  - error                     : 0 (0%)
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Suppressing
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule superlint_chunking_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_FSM_CTL_DEADLOCK>", 8 properties to prove with 0 already proven/unreachable
ERROR (ENL024): Combinational loop found within the cone of influence for "u_marb.u_axi_2to2_biu.u_mux.u_axi_arbitrator.m_awready".
    Do one of the following to learn more about the problematic combinational loops:
    - Use "check_loop <signal>" to show loops in the COI of the specified signal.
    - Open the Combo Loop Viewer to see all loops in the design: "check_loop -viewer".
    - Use "help check_loop -gui" and/or the "Combo Loop Viewer" chapter in the user guide for guidance.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Action result: failed.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 8
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 8 (100%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Suppressing
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule superlint_chunking_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF036): Starting proof on task: "<SL_AUTO_FORMAL_FSM_CTL_LIVELOCK>", 2 properties to prove with 0 already proven/unreachable
background (thread 3)
background (thread 3)
ERROR (ENL024): Combinational loop found within the cone of influence for "u_marb.u_axi_2to2_biu.u_mux.u_axi_arbitrator.m_awready".
    Do one of the following to learn more about the problematic combinational loops:
    - Use "check_loop <signal>" to show loops in the COI of the specified signal.
    - Open the Combo Loop Viewer to see all loops in the design: "check_loop -viewer".
    - Use "help check_loop -gui" and/or the "Combo Loop Viewer" chapter in the user guide for guidance.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Action result: failed.

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 2
                 assertions                   : 2
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 2 (100%)
                  - error                     : 0 (0%)
                 covers                       : 0
                  - unreachable               : 0
                  - bounded_unreachable (user): 0
                  - covered                   : 0
                  - ar_covered                : 0
                  - undetermined              : 0
                  - unknown                   : 0
                  - error                     : 0
