$comment
	File created using the following command:
		vcd file module_design.msim.vcd -direction
$end
$date
	Fri Apr 01 13:27:22 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module datapath_design_vhd_vec_tst $end
$var wire 1 ! alu_control [2] $end
$var wire 1 " alu_control [1] $end
$var wire 1 # alu_control [0] $end
$var wire 1 $ clock $end
$var wire 1 % CO $end
$var wire 1 & Input_Data [3] $end
$var wire 1 ' Input_Data [2] $end
$var wire 1 ( Input_Data [1] $end
$var wire 1 ) Input_Data [0] $end
$var wire 1 * mux_select $end
$var wire 1 + mux_select_alu $end
$var wire 1 , mux_select_r1 $end
$var wire 1 - N $end
$var wire 1 . output_acc [3] $end
$var wire 1 / output_acc [2] $end
$var wire 1 0 output_acc [1] $end
$var wire 1 1 output_acc [0] $end
$var wire 1 2 output_Q [3] $end
$var wire 1 3 output_Q [2] $end
$var wire 1 4 output_Q [1] $end
$var wire 1 5 output_Q [0] $end
$var wire 1 6 OVF $end
$var wire 1 7 PS_Acc $end
$var wire 1 8 R1 [3] $end
$var wire 1 9 R1 [2] $end
$var wire 1 : R1 [1] $end
$var wire 1 ; R1 [0] $end
$var wire 1 < reset $end
$var wire 1 = RL_Q $end
$var wire 1 > Z $end

$scope module i1 $end
$var wire 1 ? gnd $end
$var wire 1 @ vcc $end
$var wire 1 A unknown $end
$var wire 1 B devoe $end
$var wire 1 C devclrn $end
$var wire 1 D devpor $end
$var wire 1 E ww_devoe $end
$var wire 1 F ww_devclrn $end
$var wire 1 G ww_devpor $end
$var wire 1 H ww_CO $end
$var wire 1 I ww_mux_select_alu $end
$var wire 1 J ww_reset $end
$var wire 1 K ww_clock $end
$var wire 1 L ww_Input_Data [3] $end
$var wire 1 M ww_Input_Data [2] $end
$var wire 1 N ww_Input_Data [1] $end
$var wire 1 O ww_Input_Data [0] $end
$var wire 1 P ww_alu_control [2] $end
$var wire 1 Q ww_alu_control [1] $end
$var wire 1 R ww_alu_control [0] $end
$var wire 1 S ww_OVF $end
$var wire 1 T ww_N $end
$var wire 1 U ww_Z $end
$var wire 1 V ww_output_acc [3] $end
$var wire 1 W ww_output_acc [2] $end
$var wire 1 X ww_output_acc [1] $end
$var wire 1 Y ww_output_acc [0] $end
$var wire 1 Z ww_PS_Acc $end
$var wire 1 [ ww_mux_select $end
$var wire 1 \ ww_RL_Q $end
$var wire 1 ] ww_output_Q [3] $end
$var wire 1 ^ ww_output_Q [2] $end
$var wire 1 _ ww_output_Q [1] $end
$var wire 1 ` ww_output_Q [0] $end
$var wire 1 a ww_R1 [3] $end
$var wire 1 b ww_R1 [2] $end
$var wire 1 c ww_R1 [1] $end
$var wire 1 d ww_R1 [0] $end
$var wire 1 e ww_mux_select_r1 $end
$var wire 1 f \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 g \clock~input_o\ $end
$var wire 1 h \clock~inputCLKENA0_outclk\ $end
$var wire 1 i \Input_Data[3]~input_o\ $end
$var wire 1 j \reset~input_o\ $end
$var wire 1 k \inst4|out~0_combout\ $end
$var wire 1 l \alu_control[1]~input_o\ $end
$var wire 1 m \alu_control[2]~input_o\ $end
$var wire 1 n \inst6|Equal0~0_combout\ $end
$var wire 1 o \Input_Data[1]~input_o\ $end
$var wire 1 p \inst4|out~2_combout\ $end
$var wire 1 q \alu_control[0]~input_o\ $end
$var wire 1 r \inst6|CO~0_combout\ $end
$var wire 1 s \Input_Data[2]~input_o\ $end
$var wire 1 t \inst4|out~1_combout\ $end
$var wire 1 u \Input_Data[0]~input_o\ $end
$var wire 1 v \inst4|out~3_combout\ $end
$var wire 1 w \mux_select_alu~input_o\ $end
$var wire 1 x \inst6|CO~2_combout\ $end
$var wire 1 y \inst6|CO~1_combout\ $end
$var wire 1 z \inst6|CO~3_combout\ $end
$var wire 1 { \inst6|Add0~0_combout\ $end
$var wire 1 | \inst6|Add3~0_combout\ $end
$var wire 1 } \inst6|Add1~0_combout\ $end
$var wire 1 ~ \inst6|OVF~0_combout\ $end
$var wire 1 !! \inst6|Equal11~0_combout\ $end
$var wire 1 "! \inst6|out[3]~0_combout\ $end
$var wire 1 #! \inst6|out[3]~1_combout\ $end
$var wire 1 $! \inst6|out[3]~2_combout\ $end
$var wire 1 %! \inst6|Equal15~0_combout\ $end
$var wire 1 &! \inst6|Equal13~0_combout\ $end
$var wire 1 '! \inst6|Add1~1_combout\ $end
$var wire 1 (! \inst6|Equal1~0_combout\ $end
$var wire 1 )! \inst6|Z~4_combout\ $end
$var wire 1 *! \inst6|Equal11~1_combout\ $end
$var wire 1 +! \inst6|Add0~1_combout\ $end
$var wire 1 ,! \inst6|Z~0_combout\ $end
$var wire 1 -! \PS_Acc~input_o\ $end
$var wire 1 .! \mux_select~input_o\ $end
$var wire 1 /! \inst7|out[3]~0_combout\ $end
$var wire 1 0! \RL_Q~input_o\ $end
$var wire 1 1! \inst8|out~1_combout\ $end
$var wire 1 2! \inst8|out~3_combout\ $end
$var wire 1 3! \inst8|out~2_combout\ $end
$var wire 1 4! \inst7|out[3]~1_combout\ $end
$var wire 1 5! \inst6|out[2]~10_combout\ $end
$var wire 1 6! \inst6|out[2]~5_combout\ $end
$var wire 1 7! \inst6|out[2]~9_combout\ $end
$var wire 1 8! \inst6|out[2]~4_combout\ $end
$var wire 1 9! \inst7|out~3_combout\ $end
$var wire 1 :! \inst6|out[1]~6_combout\ $end
$var wire 1 ;! \inst7|out~4_combout\ $end
$var wire 1 <! \inst7|out~5_combout\ $end
$var wire 1 =! \inst6|out[0]~8_combout\ $end
$var wire 1 >! \inst6|out[0]~7_combout\ $end
$var wire 1 ?! \inst7|out~6_combout\ $end
$var wire 1 @! \inst8|out~0_combout\ $end
$var wire 1 A! \inst6|out[3]~3_combout\ $end
$var wire 1 B! \inst7|out~2_combout\ $end
$var wire 1 C! \mux_select_r1~input_o\ $end
$var wire 1 D! \inst31|out~0_combout\ $end
$var wire 1 E! \inst31|out~1_combout\ $end
$var wire 1 F! \inst31|out~2_combout\ $end
$var wire 1 G! \inst31|out~3_combout\ $end
$var wire 1 H! \inst4|out\ [3] $end
$var wire 1 I! \inst4|out\ [2] $end
$var wire 1 J! \inst4|out\ [1] $end
$var wire 1 K! \inst4|out\ [0] $end
$var wire 1 L! \inst7|out\ [3] $end
$var wire 1 M! \inst7|out\ [2] $end
$var wire 1 N! \inst7|out\ [1] $end
$var wire 1 O! \inst7|out\ [0] $end
$var wire 1 P! \inst8|out\ [3] $end
$var wire 1 Q! \inst8|out\ [2] $end
$var wire 1 R! \inst8|out\ [1] $end
$var wire 1 S! \inst8|out\ [0] $end
$var wire 1 T! \inst31|out\ [3] $end
$var wire 1 U! \inst31|out\ [2] $end
$var wire 1 V! \inst31|out\ [1] $end
$var wire 1 W! \inst31|out\ [0] $end
$var wire 1 X! \ALT_INV_mux_select_r1~input_o\ $end
$var wire 1 Y! \ALT_INV_RL_Q~input_o\ $end
$var wire 1 Z! \ALT_INV_mux_select~input_o\ $end
$var wire 1 [! \ALT_INV_PS_Acc~input_o\ $end
$var wire 1 \! \ALT_INV_Input_Data[0]~input_o\ $end
$var wire 1 ]! \ALT_INV_Input_Data[1]~input_o\ $end
$var wire 1 ^! \ALT_INV_Input_Data[2]~input_o\ $end
$var wire 1 _! \ALT_INV_Input_Data[3]~input_o\ $end
$var wire 1 `! \ALT_INV_reset~input_o\ $end
$var wire 1 a! \ALT_INV_alu_control[1]~input_o\ $end
$var wire 1 b! \ALT_INV_mux_select_alu~input_o\ $end
$var wire 1 c! \ALT_INV_alu_control[0]~input_o\ $end
$var wire 1 d! \ALT_INV_alu_control[2]~input_o\ $end
$var wire 1 e! \inst6|ALT_INV_CO~2_combout\ $end
$var wire 1 f! \inst6|ALT_INV_CO~1_combout\ $end
$var wire 1 g! \inst6|ALT_INV_out[2]~10_combout\ $end
$var wire 1 h! \inst6|ALT_INV_out[2]~9_combout\ $end
$var wire 1 i! \inst6|ALT_INV_Equal1~0_combout\ $end
$var wire 1 j! \inst6|ALT_INV_Add1~1_combout\ $end
$var wire 1 k! \inst7|ALT_INV_out~5_combout\ $end
$var wire 1 l! \inst6|ALT_INV_out[0]~8_combout\ $end
$var wire 1 m! \inst6|ALT_INV_out[0]~7_combout\ $end
$var wire 1 n! \inst6|ALT_INV_out[1]~6_combout\ $end
$var wire 1 o! \inst6|ALT_INV_out[2]~5_combout\ $end
$var wire 1 p! \inst6|ALT_INV_out[2]~4_combout\ $end
$var wire 1 q! \inst6|ALT_INV_out[3]~3_combout\ $end
$var wire 1 r! \inst7|ALT_INV_out[3]~1_combout\ $end
$var wire 1 s! \inst7|ALT_INV_out[3]~0_combout\ $end
$var wire 1 t! \inst6|ALT_INV_Equal13~0_combout\ $end
$var wire 1 u! \inst6|ALT_INV_Add0~1_combout\ $end
$var wire 1 v! \inst6|ALT_INV_Equal15~0_combout\ $end
$var wire 1 w! \inst6|ALT_INV_Equal11~1_combout\ $end
$var wire 1 x! \inst8|ALT_INV_out\ [3] $end
$var wire 1 y! \inst8|ALT_INV_out\ [2] $end
$var wire 1 z! \inst8|ALT_INV_out\ [1] $end
$var wire 1 {! \inst8|ALT_INV_out\ [0] $end
$var wire 1 |! \inst7|ALT_INV_out\ [3] $end
$var wire 1 }! \inst7|ALT_INV_out\ [2] $end
$var wire 1 ~! \inst7|ALT_INV_out\ [1] $end
$var wire 1 !" \inst7|ALT_INV_out\ [0] $end
$var wire 1 "" \inst6|ALT_INV_out[3]~1_combout\ $end
$var wire 1 #" \inst6|ALT_INV_out[3]~0_combout\ $end
$var wire 1 $" \inst6|ALT_INV_Equal11~0_combout\ $end
$var wire 1 %" \inst6|ALT_INV_Add3~0_combout\ $end
$var wire 1 &" \inst6|ALT_INV_Add1~0_combout\ $end
$var wire 1 '" \inst6|ALT_INV_Add0~0_combout\ $end
$var wire 1 (" \inst6|ALT_INV_Equal0~0_combout\ $end
$var wire 1 )" \inst4|ALT_INV_out\ [3] $end
$var wire 1 *" \inst4|ALT_INV_out\ [2] $end
$var wire 1 +" \inst4|ALT_INV_out\ [1] $end
$var wire 1 ," \inst4|ALT_INV_out\ [0] $end
$var wire 1 -" \inst6|ALT_INV_CO~0_combout\ $end
$var wire 1 ." \inst6|ALT_INV_Z~4_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0%
0*
0+
1,
0-
06
07
0<
0=
1>
0?
1@
xA
1B
1C
1D
1E
1F
1G
0H
0I
0J
0K
0S
0T
1U
0Z
0[
0\
1e
xf
0g
0h
1i
0j
1k
0l
0m
1n
0o
0p
0q
1r
1s
1t
0u
0v
0w
0x
0y
0z
0{
0|
1}
0~
1!!
0"!
0#!
0$!
0%!
1&!
0'!
1(!
1)!
1*!
1+!
1,!
0-!
0.!
1/!
00!
01!
02!
03!
14!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
1A!
0B!
1C!
0D!
0E!
0F!
0G!
0X!
1Y!
1Z!
1[!
1\!
1]!
0^!
0_!
1`!
1a!
1b!
1c!
1d!
1e!
1f!
1g!
1h!
0i!
1j!
1k!
1l!
1m!
1n!
1o!
1p!
0q!
0r!
0s!
0t!
0u!
1v!
0w!
1""
1#"
0$"
1%"
0&"
1'"
0("
0-"
0."
0!
0"
0#
1&
1'
0(
0)
1L
1M
0N
0O
0P
0Q
0R
0V
0W
0X
0Y
0]
0^
0_
0`
0a
0b
0c
0d
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
1x!
1y!
1z!
1{!
1|!
1}!
1~!
1!"
1)"
1*"
1+"
1,"
0.
0/
00
01
02
03
04
05
08
09
0:
0;
$end
#40000
1$
1K
1g
1h
1H!
1I!
0*"
0)"
1{
1|
0!!
0&!
0(!
0*!
16!
0o!
1w!
1i!
1t!
1$"
0%"
0'"
1$!
0A!
0)!
1."
1q!
0,!
1T
1-
0U
0>
#80000
0$
1*
17
0K
1[
1Z
1-!
1.!
0g
0h
0Z!
0[!
0/!
1s!
19!
1B!
#120000
1$
1K
1g
1h
1M!
1L!
0|!
0}!
1E!
1D!
1V
1W
1/
1.
#160000
0$
0*
07
0K
0[
0Z
0-!
0.!
0g
0h
1Z!
1[!
1/!
0s!
1;!
0B!
#200000
1$
1K
1g
1h
1N!
0L!
1T!
1U!
1|!
0~!
1<!
1F!
09!
0D!
0k!
1b
1a
0V
1X
1?!
19
18
10
0.
#240000
0$
0K
0g
0h
#280000
1$
1K
1g
1h
0M!
1O!
0T!
1V!
0!"
1}!
0;!
0E!
12!
1B!
1G!
1c
0a
1Y
0W
1:
08
11
0/
#320000
0$
0K
0g
0h
#360000
1$
1K
1g
1h
1S!
0N!
1L!
0U!
1W!
0|!
1~!
0{!
13!
0<!
0F!
19!
1D!
1k!
1d
0b
1V
0X
1`
0?!
1;
09
00
1.
15
#400000
0$
0K
0g
0h
#440000
1$
1K
1g
1h
1R!
1M!
0O!
1T!
0V!
1!"
0}!
0z!
11!
1;!
1E!
02!
0B!
0G!
0c
1a
0Y
1W
1_
0:
18
01
1/
14
#480000
0$
0K
0g
0h
#520000
1$
1K
1g
1h
1Q!
0S!
1N!
0L!
1U!
0W!
1|!
0~!
1{!
0y!
1@!
03!
1<!
1F!
09!
0D!
0k!
0d
1b
0V
1X
0`
1^
1?!
0;
19
10
0.
05
13
#560000
0$
0K
0g
0h
#600000
1$
1K
1g
1h
0R!
0M!
1O!
1P!
0T!
1V!
0x!
0!"
1}!
1z!
0;!
0E!
12!
1G!
01!
1B!
1c
0a
1]
1Y
0W
0_
1:
08
04
12
11
0/
#640000
0$
1=
0K
1\
10!
0g
0h
0Y!
11!
02!
13!
#680000
1$
1K
1g
1h
1R!
0N!
1L!
0U!
1W!
0|!
1~!
0z!
12!
0<!
0F!
19!
1D!
1k!
1d
0b
1V
0X
1_
0?!
1;
09
00
1.
14
#720000
0$
0K
0g
0h
#760000
1$
1K
1g
1h
1S!
1M!
0O!
1T!
0V!
1!"
0}!
0{!
1;!
1E!
0@!
0B!
0G!
0c
1a
0Y
1W
1`
0:
18
01
1/
15
#800000
0$
0=
17
0K
0\
1Z
1-!
00!
0g
0h
1Y!
0[!
04!
1<!
02!
1@!
0k!
1r!
1B!
1?!
#840000
1$
1K
1g
1h
0S!
1N!
1O!
1U!
0W!
0!"
0~!
1{!
03!
0<!
1F!
12!
1G!
1k!
0d
1b
1Y
1X
0`
0?!
0;
19
11
10
05
#880000
0$
07
0K
0Z
0-!
0g
0h
1[!
14!
1<!
0k!
0r!
1?!
#920000
1$
1K
1g
1h
1S!
0R!
1V!
1W!
1z!
0{!
13!
01!
1d
1c
0_
1`
1;
1:
15
04
#960000
0$
0K
0g
0h
#1000000
