# FLOATING-POINT-MULTIPLIER-USING-FPGA
That is a design a floating point multiplier based in the ieee standard 764 using vhdl and it has been implemented in the FPGA Cyclone II
