MODULE main
VAR 
	Q : seq();
	DEFINE
			a := (Q.State = 0| Q.State = 1 | Q.State = 2 | Q.State = 3 | Q.State = 4 );
			
LTLSPEC	G a

MODULE seq() 
VAR
		State: 0..4;
ASSIGN
		init(State):= 0;
		next(State):= case
			(State != 4) : {State + 1};
			(State = 4)  : {4};
			esac;