vendor_name = ModelSim
source_file = 1, /home/pedro/odilon/mips/RegisterFile/registerfile_TB.v
source_file = 1, /home/pedro/odilon/mips/RegisterFile/registerfile.v
source_file = 1, /home/pedro/odilon/mips/PC/pc_TB.v
source_file = 1, /home/pedro/odilon/mips/PC/pc.v
source_file = 1, /home/pedro/odilon/mips/MUX/mux_TB.v
source_file = 1, /home/pedro/odilon/mips/MUX/mux.v
source_file = 1, /home/pedro/odilon/mips/InstructionMemory/instructionmemory_TB.v
source_file = 1, /home/pedro/odilon/mips/InstructionMemory/instructionmemory.v
source_file = 1, /home/pedro/odilon/mips/Extend/extend_TB.v
source_file = 1, /home/pedro/odilon/mips/Extend/extend.v
source_file = 1, /home/pedro/odilon/mips/DataMemory/datamemory_TB.v
source_file = 1, /home/pedro/odilon/mips/DataMemory/datamemory.v
source_file = 1, /home/pedro/odilon/mips/Control/control_TB.v
source_file = 1, /home/pedro/odilon/mips/Control/control.v
source_file = 1, /home/pedro/odilon/mips/ALU/alu_TB.v
source_file = 1, /home/pedro/odilon/mips/ALU/alu.v
source_file = 1, /home/pedro/odilon/mips/32bitsRegister/32bitsRegister_TB.v
source_file = 1, /home/pedro/odilon/mips/32bitsRegister/32bitsRegister.v
source_file = 1, /home/pedro/odilon/mips/cpu.v
source_file = 1, /home/pedro/odilon/mips/db/CPU.cbx.xml
design_name = cpu
instance = comp, \a~I , a, cpu, 1
instance = comp, \b~I , b, cpu, 1
