
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036986                       # Number of seconds simulated
sim_ticks                                 36985806243                       # Number of ticks simulated
final_tick                               563952169428                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 249727                       # Simulator instruction rate (inst/s)
host_op_rate                                   314886                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2790833                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908760                       # Number of bytes of host memory used
host_seconds                                 13252.61                       # Real time elapsed on the host
sim_insts                                  3309532061                       # Number of instructions simulated
sim_ops                                    4173056601                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2407424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       603520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       480512                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3497344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5888                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1203584                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1203584                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18808                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4715                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3754                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 27323                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9403                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9403                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        48451                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     65090483                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51912                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16317611                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        58833                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     12991795                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                94559085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        48451                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51912                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        58833                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             159196                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          32541781                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               32541781                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          32541781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        48451                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     65090483                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51912                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16317611                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        58833                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     12991795                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              127100866                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                88694980                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31094559                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25272272                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2115287                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12829199                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12134506                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3277638                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        89355                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31162678                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             172381597                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31094559                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15412144                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37917719                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11388973                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7217784                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         15262944                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       911083                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     85524519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.490723                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.299409                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        47606800     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3325762      3.89%     59.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2691901      3.15%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         6549544      7.66%     70.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1782893      2.08%     72.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2269194      2.65%     75.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1640562      1.92%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          924149      1.08%     78.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18733714     21.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     85524519                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350579                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943533                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32603296                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7025263                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36462764                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       248738                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       9184456                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5308607                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42190                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     206157653                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        79207                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       9184456                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34992270                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1485499                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2002535                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34265317                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3594440                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     198908360                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        34329                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1492047                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1114582                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         3087                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    278408475                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    928602240                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    928602240                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107712926                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        41014                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        23210                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9853880                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18569447                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9452352                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       147369                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2497892                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         188095196                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        39534                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        149426420                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       292970                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     64987802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    198416366                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         6466                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     85524519                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.747176                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.888861                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30202121     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18388049     21.50%     56.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11689931     13.67%     70.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8859259     10.36%     80.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7685525      8.99%     89.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3944515      4.61%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3395958      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       632979      0.74%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       726182      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85524519                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         873650     70.80%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             5      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.80% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        180978     14.67%     85.46% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       179416     14.54%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124479894     83.31%     83.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2127332      1.42%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14814370      9.91%     94.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7988290      5.35%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     149426420                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.684722                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1234049                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008259                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    385904377                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    253123140                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145622013                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     150660469                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       560310                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7335479                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2796                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          610                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2426576                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       9184456                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         619610                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        82035                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    188134730                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       399137                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18569447                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9452352                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        23000                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         73498                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          610                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1259406                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1198061                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2457467                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    147046071                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13907060                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2380348                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21672219                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20745715                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7765159                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.657885                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145717729                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145622013                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         94923544                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        268023170                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.641829                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354162                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     65326200                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2120367                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76340063                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.608715                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137819                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30125681     39.46%     39.46% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20963466     27.46%     66.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8534931     11.18%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4791923      6.28%     84.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3903198      5.11%     89.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1567324      2.05%     91.55% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1864805      2.44%     93.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       947784      1.24%     95.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3640951      4.77%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76340063                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3640951                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           260834747                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          385461551                       # The number of ROB writes
system.switch_cpus0.timesIdled                  45486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3170461                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.886950                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.886950                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.127460                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.127460                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       661493228                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201203921                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      190200529                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                88694980                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32608154                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26583604                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2175635                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13833634                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12747571                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3518015                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96630                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32614674                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             179085786                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32608154                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16265586                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             39785776                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11560700                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5408864                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16102486                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1056008                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     87167521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.545999                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.294680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47381745     54.36%     54.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2631986      3.02%     57.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4920056      5.64%     63.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4903861      5.63%     68.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3041895      3.49%     72.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2424368      2.78%     74.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1515836      1.74%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1421929      1.63%     78.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18925845     21.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     87167521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367644                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.019120                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34009851                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5346835                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         38218031                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       234836                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9357964                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5518022                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          268                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     214860360                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1376                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9357964                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36480500                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1037967                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       922707                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35934669                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3433710                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     207171430                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1429601                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1049718                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    290938031                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    966450535                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    966450535                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    180042337                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       110895694                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36901                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17729                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9549639                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     19158380                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9779455                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       122759                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3379725                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         195339604                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35457                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        155660133                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       307578                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     65981215                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    201769780                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     87167521                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.785758                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897507                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29704878     34.08%     34.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18992843     21.79%     55.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12565460     14.42%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8224493      9.44%     79.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8662339      9.94%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4184023      4.80%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3310779      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       752902      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       769804      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     87167521                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         970482     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        183696     13.74%     86.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       182915     13.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    130196394     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2091558      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17728      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15065452      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8289001      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     155660133                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.755005                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1337093                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008590                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    400132458                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    261356628                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    152101015                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     156997226                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       486477                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7421148                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2075                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2343935                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9357964                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         530506                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        92701                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    195375061                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       393263                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     19158380                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9779455                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17729                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         72547                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1361151                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1207934                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2569085                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    153603769                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14375941                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2056364                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22469230                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21781305                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8093289                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.731820                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             152148506                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            152101015                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96949555                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        278160596                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.714877                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348538                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    104856496                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    129109652                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     66265883                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35456                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2201986                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77809557                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659303                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150615                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29353075     37.72%     37.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21877684     28.12%     65.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9089282     11.68%     77.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4532787      5.83%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4516470      5.80%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1828485      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1832659      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       982136      1.26%     95.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3796979      4.88%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77809557                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    104856496                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     129109652                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19172752                       # Number of memory references committed
system.switch_cpus1.commit.loads             11737232                       # Number of loads committed
system.switch_cpus1.commit.membars              17728                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18635691                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        116317925                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2662976                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3796979                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           269388113                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          400115181                       # The number of ROB writes
system.switch_cpus1.timesIdled                  32960                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1527459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          104856496                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            129109652                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    104856496                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845870                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845870                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182215                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182215                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       690020176                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      211290715                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      197392052                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35456                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                88694980                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        33280459                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     27154612                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2222084                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14069682                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        13107309                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3444394                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        97622                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34484567                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             180777791                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           33280459                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16551703                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39187566                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11590195                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5378676                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16791038                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       858995                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     88400610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528796                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.336331                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49213044     55.67%     55.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         3223895      3.65%     59.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4797195      5.43%     64.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3340319      3.78%     68.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2336418      2.64%     71.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2277729      2.58%     73.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1384643      1.57%     75.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2953260      3.34%     78.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18874107     21.35%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     88400610                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375224                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038196                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35459678                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5621961                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37424342                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       545156                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9349472                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5603532                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          449                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     216540631                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1694                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9349472                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37445300                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         516325                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2235274                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35943490                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2910745                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     210112378                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents       1215291                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       989888                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    294749546                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    978052814                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    978052814                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    181439389                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       113310054                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37847                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        18084                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8632526                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19266982                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9859022                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       116902                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3200146                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         195803660                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        36109                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        156422672                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       311464                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65267650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    199734245                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     88400610                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.769475                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.915270                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     31752634     35.92%     35.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17552635     19.86%     55.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12888996     14.58%     70.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8470136      9.58%     79.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8488039      9.60%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4098345      4.64%     94.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3639610      4.12%     98.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       681624      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       828591      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     88400610                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         852765     71.21%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     71.21% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        169562     14.16%     85.37% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       175265     14.63%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    130854643     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1975229      1.26%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        18024      0.01%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     15370677      9.83%     94.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8204099      5.24%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     156422672                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.763602                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1197592                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007656                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    402755003                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    261107823                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    152096765                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     157620264                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       489275                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7477045                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         6596                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          405                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2361554                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9349472                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         266498                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        51188                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    195839774                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       677800                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19266982                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9859022                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        18083                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43391                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          405                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1352914                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1209955                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2562869                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    153546811                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14361490                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2875854                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22368682                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21820784                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8007192                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731178                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             152162376                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            152096765                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         98552462                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        280035723                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.714829                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.351928                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    105494267                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    130036889                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65803033                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        36052                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2239884                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     79051138                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.644972                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.173254                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     30383739     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     22569142     28.55%     66.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8523899     10.78%     77.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4773580      6.04%     83.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4054688      5.13%     88.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1811104      2.29%     91.23% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1736927      2.20%     93.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1181097      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      4016962      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     79051138                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    105494267                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     130036889                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19287390                       # Number of memory references committed
system.switch_cpus2.commit.loads             11789931                       # Number of loads committed
system.switch_cpus2.commit.membars              18026                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18866944                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        117066771                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2689588                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      4016962                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           270874098                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          401035426                       # The number of ROB writes
system.switch_cpus2.timesIdled                  17793                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 294370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          105494267                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            130036889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    105494267                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840756                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840756                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.189405                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.189405                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       689602309                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      211602613                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      199000105                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         36052                       # number of misc regfile writes
system.l20.replacements                         18823                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727284                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29063                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.024395                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          245.382510                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     9.337306                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3659.743995                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6325.536189                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.023963                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000912                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357397                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617728                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        53907                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  53907                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19871                       # number of Writeback hits
system.l20.Writeback_hits::total                19871                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        53907                       # number of demand (read+write) hits
system.l20.demand_hits::total                   53907                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        53907                       # number of overall hits
system.l20.overall_hits::total                  53907                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18808                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18822                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18808                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18822                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18808                       # number of overall misses
system.l20.overall_misses::total                18822                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1606459                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2549652649                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2551259108                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1606459                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2549652649                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2551259108                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1606459                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2549652649                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2551259108                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72715                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72729                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19871                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19871                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72715                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72729                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72715                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72729                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258654                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258796                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258654                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258796                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258654                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258796                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 114747.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 135562.135740                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 135546.653278                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 114747.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 135562.135740                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 135546.653278                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 114747.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 135562.135740                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 135546.653278                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3536                       # number of writebacks
system.l20.writebacks::total                     3536                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18808                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18822                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18808                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18822                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18808                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18822                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1474918                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2372501111                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2373976029                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1474918                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2372501111                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2373976029                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1474918                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2372501111                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2373976029                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258654                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258796                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258654                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258796                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258654                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258796                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 105351.285714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126143.189653                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 126127.724418                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 105351.285714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 126143.189653                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 126127.724418                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 105351.285714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 126143.189653                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 126127.724418                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4731                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          372519                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14971                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.882707                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          315.649602                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.647525                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2193.879996                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7716.822877                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.030825                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001333                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.214246                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.753596                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        35954                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  35954                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10830                       # number of Writeback hits
system.l21.Writeback_hits::total                10830                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        35954                       # number of demand (read+write) hits
system.l21.demand_hits::total                   35954                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        35954                       # number of overall hits
system.l21.overall_hits::total                  35954                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4715                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4730                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4715                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4730                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4715                       # number of overall misses
system.l21.overall_misses::total                 4730                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2470101                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    611106465                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      613576566                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2470101                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    611106465                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       613576566                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2470101                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    611106465                       # number of overall miss cycles
system.l21.overall_miss_latency::total      613576566                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        40669                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              40684                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10830                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10830                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        40669                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               40684                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        40669                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              40684                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.115936                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.116262                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.115936                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.116262                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.115936                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.116262                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 164673.400000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 129609.006363                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 129720.204228                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 164673.400000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 129609.006363                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 129720.204228                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 164673.400000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 129609.006363                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 129720.204228                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3385                       # number of writebacks
system.l21.writebacks::total                     3385                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4715                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4730                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4715                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4730                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4715                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4730                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2330151                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    566655381                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    568985532                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2330151                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    566655381                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    568985532                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2330151                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    566655381                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    568985532                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.115936                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.116262                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.115936                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.116262                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.115936                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.116262                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 155343.400000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 120181.416967                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 120292.924313                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 155343.400000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 120181.416967                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 120292.924313                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 155343.400000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 120181.416967                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 120292.924313                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3771                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          335605                       # Total number of references to valid blocks.
system.l22.sampled_refs                         16059                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.898250                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          693.150952                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.999895                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1790.356507                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.552854                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9783.939792                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056409                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001302                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.145700                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000371                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.796219                       # Average percentage of cache occupancy
system.l22.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31074                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31074                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10187                       # number of Writeback hits
system.l22.Writeback_hits::total                10187                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31074                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31074                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31074                       # number of overall hits
system.l22.overall_hits::total                  31074                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3754                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3771                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3754                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3771                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3754                       # number of overall misses
system.l22.overall_misses::total                 3771                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2349177                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    485297127                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      487646304                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2349177                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    485297127                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       487646304                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2349177                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    485297127                       # number of overall miss cycles
system.l22.overall_miss_latency::total      487646304                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           17                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        34828                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              34845                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10187                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10187                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           17                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        34828                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               34845                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           17                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        34828                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              34845                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.107787                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108222                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.107787                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108222                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.107787                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108222                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 138186.882353                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 129274.674214                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 129314.851233                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 138186.882353                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 129274.674214                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 129314.851233                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 138186.882353                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 129274.674214                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 129314.851233                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2482                       # number of writebacks
system.l22.writebacks::total                     2482                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3754                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3771                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3754                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3771                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3754                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3771                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2189546                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    449931111                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    452120657                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2189546                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    449931111                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    452120657                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2189546                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    449931111                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    452120657                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.107787                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108222                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.107787                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108222                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.107787                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108222                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 128796.823529                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 119853.785562                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 119894.101565                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 128796.823529                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 119853.785562                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 119894.101565                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 128796.823529                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 119853.785562                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 119894.101565                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.995954                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015270545                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2042797.877264                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.995954                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022429                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15262928                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15262928                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15262928                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15262928                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15262928                       # number of overall hits
system.cpu0.icache.overall_hits::total       15262928                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1940997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1940997                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1940997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1940997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1940997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1940997                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15262944                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15262944                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15262944                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15262944                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15262944                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15262944                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121312.312500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121312.312500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121312.312500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121312.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121312.312500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121312.312500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1638129                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1638129                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1638129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1638129                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1638129                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1638129                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 117009.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 117009.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 117009.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72715                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               180554171                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72971                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2474.327760                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.518346                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.481654                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900462                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099538                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10561791                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10561791                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        22657                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        22657                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17554496                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17554496                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17554496                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17554496                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       155198                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       155198                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       155198                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        155198                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       155198                       # number of overall misses
system.cpu0.dcache.overall_misses::total       155198                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   8738175709                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   8738175709                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   8738175709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   8738175709                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   8738175709                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   8738175709                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10716989                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10716989                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        22657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        22657                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17709694                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17709694                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17709694                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17709694                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014481                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014481                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008763                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008763                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008763                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008763                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56303.404097                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56303.404097                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56303.404097                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56303.404097                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56303.404097                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56303.404097                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19871                       # number of writebacks
system.cpu0.dcache.writebacks::total            19871                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        82483                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        82483                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        82483                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        82483                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        82483                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        82483                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72715                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72715                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72715                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72715                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72715                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72715                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2981194770                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2981194770                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2981194770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2981194770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2981194770                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2981194770                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006785                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004106                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004106                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004106                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004106                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40998.346558                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40998.346558                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 40998.346558                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 40998.346558                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 40998.346558                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 40998.346558                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.997264                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1014002776                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   464                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2185350.810345                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.997264                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024034                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743585                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16102467                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16102467                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16102467                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16102467                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16102467                       # number of overall hits
system.cpu1.icache.overall_hits::total       16102467                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2994608                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2994608                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2994608                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2994608                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2994608                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2994608                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16102486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16102486                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16102486                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16102486                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16102486                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16102486                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 157610.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 157610.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 157610.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 157610.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 157610.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 157610.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2485101                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2485101                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2485101                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2485101                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2485101                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2485101                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165673.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165673.400000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165673.400000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165673.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165673.400000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165673.400000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 40669                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169734631                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 40925                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4147.455858                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.816081                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.183919                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.905532                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.094468                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10970840                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10970840                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7400636                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7400636                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17729                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17729                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17728                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17728                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18371476                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18371476                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18371476                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18371476                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       105114                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       105114                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       105114                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        105114                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       105114                       # number of overall misses
system.cpu1.dcache.overall_misses::total       105114                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4729896337                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4729896337                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4729896337                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4729896337                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4729896337                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4729896337                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11075954                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11075954                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7400636                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7400636                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17729                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17728                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17728                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18476590                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18476590                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18476590                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18476590                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009490                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009490                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005689                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005689                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005689                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005689                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44997.777052                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44997.777052                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44997.777052                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44997.777052                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44997.777052                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44997.777052                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10830                       # number of writebacks
system.cpu1.dcache.writebacks::total            10830                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        64445                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        64445                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        64445                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        64445                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        64445                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        64445                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        40669                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        40669                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        40669                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        40669                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        40669                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        40669                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    847839483                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    847839483                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    847839483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    847839483                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    847839483                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    847839483                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002201                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002201                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20847.315720                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20847.315720                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20847.315720                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20847.315720                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20847.315720                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20847.315720                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               461.999890                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018087304                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198892.665227                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    15.999890                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.025641                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.740384                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16791018                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16791018                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16791018                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16791018                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16791018                       # number of overall hits
system.cpu2.icache.overall_hits::total       16791018                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           20                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           20                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           20                       # number of overall misses
system.cpu2.icache.overall_misses::total           20                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2817675                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2817675                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2817675                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2817675                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2817675                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2817675                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16791038                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16791038                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16791038                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16791038                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16791038                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16791038                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 140883.750000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 140883.750000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 140883.750000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 140883.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 140883.750000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 140883.750000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           17                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           17                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2367455                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2367455                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2367455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2367455                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2367455                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2367455                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 139262.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 139262.058824                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 139262.058824                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 139262.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 139262.058824                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 139262.058824                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 34828                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               164799044                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 35084                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4697.270665                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.123028                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.876972                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902824                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097176                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10932037                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10932037                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7461409                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7461409                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18049                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18049                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        18026                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        18026                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18393446                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18393446                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18393446                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18393446                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        70060                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        70060                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        70060                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         70060                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        70060                       # number of overall misses
system.cpu2.dcache.overall_misses::total        70060                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2285938827                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2285938827                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2285938827                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2285938827                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2285938827                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2285938827                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11002097                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11002097                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7461409                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7461409                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18049                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        18026                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18026                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18463506                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18463506                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18463506                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18463506                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006368                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006368                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003795                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003795                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003795                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003795                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 32628.301841                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 32628.301841                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 32628.301841                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 32628.301841                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 32628.301841                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 32628.301841                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10187                       # number of writebacks
system.cpu2.dcache.writebacks::total            10187                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        35232                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        35232                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        35232                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        35232                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        35232                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        35232                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        34828                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        34828                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        34828                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        34828                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        34828                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        34828                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    730088582                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    730088582                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    730088582                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    730088582                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    730088582                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    730088582                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003166                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 20962.690421                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 20962.690421                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 20962.690421                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 20962.690421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 20962.690421                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 20962.690421                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
