
ResetHalt

; Set VBR to the beginning of what will be SDRAM
; VBR is an absolute CPU register
writecontrolreg 0x0801 0x40000000

;Turn on RAMBAR1 at address 80000000 
writecontrolreg 0x0C05 0x80000021

;Disable watchdog timer
writemem.w	0xFC08C000 0x0000

;Init CS0
writemem.l 0xFC008000 0x00000000;
writemem.l 0xFC008008 0x00001FA0;
writemem.l 0xFC008004 0x001F0001;

;SDRAM Initialization
delay 100
writemem.l 0xFC0A8110	0x40000018  ; SDCS0 
writemem.l 0xFC0A8008	0x73622630  ; SDCFG1
writemem.l 0xFC0A800C	0x56770000  ; SDCFG2

; Issue PALL
writemem.l 0xFC0A8004	0xE10F2002  ; SDCR

; Issue LEMR
writemem.l 0xFC0A8000	0x40010000  ; SDMR

; Write mode register
writemem.l 0xFC0A8000	0x058D0000  ; SDMR

; Wait a bit
delay 1000

; Issue PALL
writemem.l 0xFC0A8004	0xE10f2002  ; SDCR

; Perform two refresh cycles
writemem.l 0xFC0A8004	0xE10F2004  ; SDCR
writemem.l 0xFC0A8004	0xE10F2004  ; SDCR
writemem.l 0xFC0A8000	0x018D0000  ; SDMR
writemem.l 0xFC0A8004	0x710f2C00  ; SDCR

; Wait a bit
delay 100

