<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>MatchLib: AxiSlaveToReg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="extra_stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MatchLib
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Components</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7eec54d22bb13621029165f81f763f45.html">cmod</a></li><li class="navelem"><a class="el" href="dir_103d58f36c43af84350a6071a4ebd021.html">include</a></li><li class="navelem"><a class="el" href="dir_def97842f4894ab33fef325f8d243ba0.html">axi</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AxiSlaveToReg.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2017-2019, NVIDIA CORPORATION.  All rights reserved.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Licensed under the Apache License, Version 2.0 (the &quot;License&quot;)</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * you may not use this file except in compliance with the License.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * You may obtain a copy of the License at</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *     http://www.apache.org/licenses/LICENSE-2.0</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * </span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * Unless required by applicable law or agreed to in writing, software</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * See the License for the specific language governing permissions and</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * limitations under the License.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef __AXISLAVETOREG_H__</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define __AXISLAVETOREG_H__</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;systemc.h&gt;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;ac_int.h&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &lt;hls_globals.h&gt;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;axi/axi4.h&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;mem_array.h&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;fifo.h&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;Arbiter.h&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">typename</span> axiCfg, <span class="keywordtype">int</span> numReg, <span class="keywordtype">int</span> numAddrBitsToInspect = axiCfg::addrW<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="class_axi_slave_to_reg.html">   55</a></span>&#160;<span class="keyword">class </span><a class="code" href="class_axi_slave_to_reg.html">AxiSlaveToReg</a> : <span class="keyword">public</span> sc_module {</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; <span class="keyword">public</span>:</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> kDebugLevel = 5;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  </div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">typedef</span> <span class="keyword">typename</span> <a class="code" href="classaxi_1_1axi4.html">axi::axi4&lt;axiCfg&gt;</a> <a class="code" href="classaxi_1_1axi4.html">axi4_</a>;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  </div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  sc_in&lt;bool&gt; clk;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  sc_in&lt;bool&gt; reset_bar;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="keyword">typename</span> axi4_::read::template slave&lt;&gt; if_axi_rd;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="keyword">typename</span> axi4_::write::template slave&lt;&gt; if_axi_wr;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> regAddrWidth = <a class="code" href="structnvhls_1_1log2__ceil.html">nvhls::log2_ceil&lt;numReg&gt;::val</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> bytesPerReg = axi4_::DATA_WIDTH &gt;&gt; 3;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">int</span> axiAddrBitsPerReg = <a class="code" href="structnvhls_1_1log2__ceil.html">nvhls::log2_ceil&lt;bytesPerReg&gt;::val</a>;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  sc_in&lt;NVUINTW(numAddrBitsToInspect)&gt; baseAddr;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">// Each reg is one AXI data word</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  sc_out&lt;NVUINTW(axi4_::DATA_WIDTH)&gt; regOut[numReg];</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; <span class="keyword">public</span>:</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  SC_CTOR(<a class="code" href="class_axi_slave_to_reg.html">AxiSlaveToReg</a>)</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;      : clk(<span class="stringliteral">&quot;clk&quot;</span>),</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;        reset_bar(<span class="stringliteral">&quot;reset_bar&quot;</span>),</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;        if_axi_rd(<span class="stringliteral">&quot;if_axi_rd&quot;</span>),</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;        if_axi_wr(<span class="stringliteral">&quot;if_axi_wr&quot;</span>)</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  {</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    SC_THREAD(run);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    sensitive &lt;&lt; clk.pos();</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    async_reset_signal_is(reset_bar, <span class="keyword">false</span>);</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  }</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; <span class="keyword">protected</span>:</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordtype">void</span> run() {</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    if_axi_rd.reset();</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    if_axi_wr.reset();</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    </div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(axi4_::DATA_WIDTH) reg[numReg];</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(numAddrBitsToInspect) maxValidAddr = baseAddr.read() + bytesPerReg*numReg - 1;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#pragma hls_unroll yes</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i=0; i&lt;numReg; i++) {</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      reg[i] = 0;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      regOut[i].write(reg[i]);</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    }</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="keyword">typename</span> <a class="code" href="structaxi_1_1axi4_1_1_addr_payload.html">axi4_::AddrPayload</a> axi_rd_req;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keyword">typename</span> <a class="code" href="structaxi_1_1axi4_1_1_read_payload.html">axi4_::ReadPayload</a> axi_rd_resp;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keyword">typename</span> <a class="code" href="structaxi_1_1axi4_1_1_addr_payload.html">axi4_::AddrPayload</a> axi_wr_req_addr;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keyword">typename</span> <a class="code" href="structaxi_1_1axi4_1_1_write_payload.html">axi4_::WritePayload</a> axi_wr_req_data;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keyword">typename</span> <a class="code" href="structaxi_1_1axi4_1_1_w_resp_payload.html">axi4_::WRespPayload</a> axi_wr_resp;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(numAddrBitsToInspect) axiRdAddr;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(axi4_::ALEN_WIDTH) axiRdLen;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordtype">bool</span> valid_rd_addr;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(numAddrBitsToInspect) axiWrAddr;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keywordtype">bool</span> valid_wr_addr;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    <span class="keywordtype">bool</span> read_arb_req = 0;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordtype">bool</span> write_arb_req = 0;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <span class="keywordtype">bool</span> arb_needs_update = 1;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(2) valid_mask = 0;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(2) select_mask = 0;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    <a class="code" href="class_arbiter.html">Arbiter&lt;2&gt;</a> arb;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">    #pragma hls_pipeline_init_interval 1</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">    #pragma pipeline_stall_mode flush</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">while</span> (1) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      wait();</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      valid_mask = write_arb_req &lt;&lt; 1 | read_arb_req;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      <span class="keywordflow">if</span> (arb_needs_update) {</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;        select_mask = arb.pick(valid_mask);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        <span class="keywordflow">if</span> (select_mask != 0) arb_needs_update = 0;</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      }</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <span class="keywordflow">if</span> (!read_arb_req) {</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        <span class="keywordflow">if</span> (if_axi_rd.nb_aread(axi_rd_req)) { </div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;          read_arb_req = 1;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;          <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(numAddrBitsToInspect) addr_temp(<span class="keyword">static_cast&lt;</span>sc_uint&lt;numAddrBitsToInspect&gt; <span class="keyword">&gt;</span>(axi_rd_req.addr));</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;          <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(axi4_::ALEN_WIDTH) len_temp(<span class="keyword">static_cast&lt;</span> sc_uint&lt;axi4_::ALEN_WIDTH&gt; <span class="keyword">&gt;</span>(axi_rd_req.len));</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;          axiRdAddr = addr_temp;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;          axiRdLen = len_temp;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;        }</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      }</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <span class="keywordflow">if</span> (!write_arb_req) { </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        <span class="keywordflow">if</span> (if_axi_wr.aw.PopNB(axi_wr_req_addr)) {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;          write_arb_req = 1;</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;          <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(numAddrBitsToInspect) addr_temp(<span class="keyword">static_cast&lt;</span> sc_uint&lt;numAddrBitsToInspect&gt; <span class="keyword">&gt;</span>(axi_wr_req_addr.addr));</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;          axiWrAddr = addr_temp;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        }</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      <span class="keywordflow">if</span> (select_mask == 1) {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        valid_rd_addr = (axiRdAddr &gt;= baseAddr.read() &amp;&amp; axiRdAddr &lt;= maxValidAddr);</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <a class="code" href="group___assertions.html#ga29ec0054cd3fa052e8b820f013b9ec29">NVHLS_ASSERT_MSG</a>(valid_rd_addr, <span class="stringliteral">&quot;Read_address_is_out_of_bounds&quot;</span>);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(regAddrWidth) regAddr = (axiRdAddr - baseAddr.read()) &gt;&gt; axiAddrBitsPerReg;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        axi_rd_resp.id = axi_rd_req.id;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;        <span class="keywordflow">if</span> (valid_rd_addr) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;          axi_rd_resp.resp = axi4_::Enc::XRESP::OKAY;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;          <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(axi4_::DATA_WIDTH) read_data;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;          axi_rd_resp.data = reg[regAddr];</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        } </div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <span class="keywordflow">else</span> {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;          axi_rd_resp.resp = axi4_::Enc::XRESP::SLVERR;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        <span class="keywordflow">if</span> (axiRdLen == 0) {</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;          axi_rd_resp.last = 1;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;          read_arb_req = 0;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;          arb_needs_update = 1;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;          axi_rd_resp.last = 0;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;          axiRdLen--;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;          axiRdAddr += bytesPerReg;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        if_axi_rd.rwrite(axi_rd_resp);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <a class="code" href="group___debug_print.html#ga0481551d83c63a47e9b1913535a1e96e">CDCOUT</a>(sc_time_stamp() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; name() &lt;&lt; <span class="stringliteral">&quot; Read from local reg:&quot;</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot; axi_addr=&quot;</span> &lt;&lt; hex &lt;&lt; axiRdAddr.to_int64()</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot; reg_addr=&quot;</span> &lt;&lt; regAddr.to_int64()</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot; data=&quot;</span> &lt;&lt; hex &lt;&lt; axi_rd_resp.data.to_uint64()</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                      &lt;&lt; endl, kDebugLevel);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (select_mask == 2) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;        <span class="keywordflow">if</span> (if_axi_wr.w.PopNB(axi_wr_req_data)) {</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;          valid_wr_addr = (axiWrAddr &gt;= baseAddr.read() &amp;&amp; axiWrAddr &lt;= maxValidAddr);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;          <a class="code" href="group___assertions.html#ga29ec0054cd3fa052e8b820f013b9ec29">NVHLS_ASSERT_MSG</a>(valid_wr_addr, <span class="stringliteral">&quot;Write_address_is_out_of_bounds&quot;</span>);</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;          <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(axi4_::DATA_WIDTH) axiData(<span class="keyword">static_cast&lt;</span>sc_uint&lt;axi4_::DATA_WIDTH&gt; <span class="keyword">&gt;</span>(axi_wr_req_data.data));</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;          <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(regAddrWidth) regAddr = (axiWrAddr - baseAddr.read()) &gt;&gt; axiAddrBitsPerReg;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;          <span class="keywordflow">if</span> (!axi_wr_req_data.wstrb.and_reduce()) { <span class="comment">// Non-uniform write strobe - need to do read-modify-write</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;            <a class="code" href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a>(axi4_::DATA_WIDTH) old_data = reg[regAddr];</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="preprocessor">#pragma hls_unroll yes</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;            <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i=0; i&lt;axi4_::WSTRB_WIDTH; i++) {</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;              <span class="keywordflow">if</span> (axi_wr_req_data.wstrb[i] == 0) {</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                axiData = <a class="code" href="group__nvhls__int.html#gac4fca054fc0f4a08946b6aeab7adc6f2">nvhls::set_slc</a>(axiData, nvhls::get_slc&lt;8&gt;(old_data,8*i), 8*i);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;              }</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;            }</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;          }</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="preprocessor">#pragma hls_unroll yes</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;          <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i=0; i&lt;numReg; i++) { <span class="comment">// More verbose, but this is the preferred coding style for HLS</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;            <span class="keywordflow">if</span> (i == regAddr) {</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;              reg[i] = axiData;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;            }</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;          }</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;          <a class="code" href="group___debug_print.html#ga0481551d83c63a47e9b1913535a1e96e">CDCOUT</a>(sc_time_stamp() &lt;&lt; <span class="stringliteral">&quot; &quot;</span> &lt;&lt; name() &lt;&lt; <span class="stringliteral">&quot; Wrote to local reg:&quot;</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot; axi_addr=&quot;</span> &lt;&lt; hex &lt;&lt; axiWrAddr.to_int64()</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot; reg_addr=&quot;</span> &lt;&lt; regAddr.to_int64()</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot; data=&quot;</span> &lt;&lt; hex &lt;&lt; axi_wr_req_data.data.to_uint64()</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot; wstrb=&quot;</span> &lt;&lt; hex &lt;&lt; axi_wr_req_data.wstrb.to_uint64()</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                        &lt;&lt; endl, kDebugLevel);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;          <span class="keywordflow">if</span> (axi_wr_req_data.last == 1) {</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;            write_arb_req = 0;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;            arb_needs_update = 1;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;            <span class="keywordflow">if</span> (axiCfg::useWriteResponses) {</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;              axi_wr_resp.id = axi_wr_req_addr.id;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;              <span class="keywordflow">if</span> (valid_wr_addr) {</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;                axi_wr_resp.resp = axi4_::Enc::XRESP::OKAY;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;              } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;                axi_wr_resp.resp = axi4_::Enc::XRESP::SLVERR;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;              }</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;              if_axi_wr.bwrite(axi_wr_resp);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;            }</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;          } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;            axiWrAddr += bytesPerReg;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;          }</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;        }</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      }</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#pragma hls_unroll yes</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">int</span> i=0; i&lt;numReg; i++) {</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        regOut[i].write(reg[i]);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      }</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    }</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  }</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;};</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="class_axi_slave_to_reg_html"><div class="ttname"><a href="class_axi_slave_to_reg.html">AxiSlaveToReg</a></div><div class="ttdoc">An AXI slave containing memory-mapped registers. </div><div class="ttdef"><b>Definition:</b> <a href="_axi_slave_to_reg_8h_source.html#l00055">AxiSlaveToReg.h:55</a></div></div>
<div class="ttc" id="group__nvhls__int_html_gac4fca054fc0f4a08946b6aeab7adc6f2"><div class="ttname"><a href="group__nvhls__int.html#gac4fca054fc0f4a08946b6aeab7adc6f2">nvhls::set_slc</a></div><div class="ttdeci">type1 set_slc(type1 X, type2 Y, const unsigned int i)</div><div class="ttdoc">Function that replaces slice of bits. </div><div class="ttdef"><b>Definition:</b> <a href="nvhls__int_8h_source.html#l00461">nvhls_int.h:461</a></div></div>
<div class="ttc" id="structaxi_1_1axi4_1_1_w_resp_payload_html"><div class="ttname"><a href="structaxi_1_1axi4_1_1_w_resp_payload.html">axi::axi4::WRespPayload</a></div><div class="ttdoc">A struct composed of the signals associated with an AXI write response. </div><div class="ttdef"><b>Definition:</b> <a href="axi4_8h_source.html#l00236">axi4.h:236</a></div></div>
<div class="ttc" id="group___type_to_bits_html_ga85d9fb37d540c94ebbe3141af9caa5d6"><div class="ttname"><a href="group___type_to_bits.html#ga85d9fb37d540c94ebbe3141af9caa5d6">NVUINTW</a></div><div class="ttdeci">NVUINTW(Wrapped&lt; T &gt;::width) TypeToNVUINT(T in)</div><div class="ttdoc">Convert Type to NVUINT. </div><div class="ttdef"><b>Definition:</b> <a href="_type_to_bits_8h_source.html#l00115">TypeToBits.h:115</a></div></div>
<div class="ttc" id="structaxi_1_1axi4_1_1_write_payload_html"><div class="ttname"><a href="structaxi_1_1axi4_1_1_write_payload.html">axi::axi4::WritePayload</a></div><div class="ttdoc">A struct composed of the signals associated with AXI write data. </div><div class="ttdef"><b>Definition:</b> <a href="axi4_8h_source.html#l00279">axi4.h:279</a></div></div>
<div class="ttc" id="structaxi_1_1axi4_1_1_addr_payload_html"><div class="ttname"><a href="structaxi_1_1axi4_1_1_addr_payload.html">axi::axi4::AddrPayload</a></div><div class="ttdoc">A struct composed of the signals associated with AXI read and write requests. </div><div class="ttdef"><b>Definition:</b> <a href="axi4_8h_source.html#l00108">axi4.h:108</a></div></div>
<div class="ttc" id="structaxi_1_1axi4_1_1_read_payload_html"><div class="ttname"><a href="structaxi_1_1axi4_1_1_read_payload.html">axi::axi4::ReadPayload</a></div><div class="ttdoc">A struct composed of the signals associated with an AXI read response. </div><div class="ttdef"><b>Definition:</b> <a href="axi4_8h_source.html#l00180">axi4.h:180</a></div></div>
<div class="ttc" id="group___debug_print_html_ga0481551d83c63a47e9b1913535a1e96e"><div class="ttname"><a href="group___debug_print.html#ga0481551d83c63a47e9b1913535a1e96e">CDCOUT</a></div><div class="ttdeci">#define CDCOUT(x, y)</div><div class="ttdef"><b>Definition:</b> <a href="hls__globals_8h_source.html#l00073">hls_globals.h:73</a></div></div>
<div class="ttc" id="classaxi_1_1axi4_html"><div class="ttname"><a href="classaxi_1_1axi4.html">axi::axi4</a></div><div class="ttdoc">The base axi4 class parameterized according a valid config. </div><div class="ttdef"><b>Definition:</b> <a href="axi4_8h_source.html#l00058">axi4.h:58</a></div></div>
<div class="ttc" id="structnvhls_1_1log2__ceil_html"><div class="ttname"><a href="structnvhls_1_1log2__ceil.html">nvhls::log2_ceil</a></div><div class="ttdoc">Compute Celing of log2 of a constant. </div><div class="ttdef"><b>Definition:</b> <a href="nvhls__int_8h_source.html#l00174">nvhls_int.h:174</a></div></div>
<div class="ttc" id="group___assertions_html_ga29ec0054cd3fa052e8b820f013b9ec29"><div class="ttname"><a href="group___assertions.html#ga29ec0054cd3fa052e8b820f013b9ec29">NVHLS_ASSERT_MSG</a></div><div class="ttdeci">#define NVHLS_ASSERT_MSG(X, MSG)</div><div class="ttdef"><b>Definition:</b> <a href="nvhls__assert_8h_source.html#l00116">nvhls_assert.h:116</a></div></div>
<div class="ttc" id="class_arbiter_html"><div class="ttname"><a href="class_arbiter.html">Arbiter</a></div><div class="ttdoc">A generalized implementation of generic n-way roundrobin arbiter. </div><div class="ttdef"><b>Definition:</b> <a href="_arbiter_8h_source.html#l00061">Arbiter.h:61</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Fri Dec 13 2019 19:49:28 for MatchLib by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
