# ring-counter-vhdl
VHDL implementation and simulation of a ring counter with testbench. Designed for FPGA-based digital systems using standard synchronous logic.
