\hypertarget{struct_d_b_g_m_c_u___type_def}{\section{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_b_g_m_c_u___type_def}\index{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}}
}


Debug M\-C\-U.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}{I\-D\-C\-O\-D\-E}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}{C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_b_g_m_c_u___type_def_aac341c7e09cd5224327eeb7d9f122bed}{A\-P\-B1\-F\-Z}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}{A\-P\-B2\-F\-Z}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Debug M\-C\-U. 

\subsection{Member Data Documentation}
\hypertarget{struct_d_b_g_m_c_u___type_def_aac341c7e09cd5224327eeb7d9f122bed}{\index{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}!A\-P\-B1\-F\-Z@{A\-P\-B1\-F\-Z}}
\index{A\-P\-B1\-F\-Z@{A\-P\-B1\-F\-Z}!DBGMCU_TypeDef@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B1\-F\-Z}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def\-::\-A\-P\-B1\-F\-Z}}\label{struct_d_b_g_m_c_u___type_def_aac341c7e09cd5224327eeb7d9f122bed}
Debug M\-C\-U A\-P\-B1 freeze register, Address offset\-: 0x08 \hypertarget{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}{\index{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}!A\-P\-B2\-F\-Z@{A\-P\-B2\-F\-Z}}
\index{A\-P\-B2\-F\-Z@{A\-P\-B2\-F\-Z}!DBGMCU_TypeDef@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}}
\subsubsection[{A\-P\-B2\-F\-Z}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def\-::\-A\-P\-B2\-F\-Z}}\label{struct_d_b_g_m_c_u___type_def_a011f892d86367dbe786964b14bc515a6}
Debug M\-C\-U A\-P\-B2 freeze register, Address offset\-: 0x0\-C \hypertarget{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}{\index{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!DBGMCU_TypeDef@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def\-::\-C\-R}}\label{struct_d_b_g_m_c_u___type_def_a15981828f2b915d38570cf6684e99a53}
Debug M\-C\-U configuration register, Address offset\-: 0x04 \hypertarget{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}{\index{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}!I\-D\-C\-O\-D\-E@{I\-D\-C\-O\-D\-E}}
\index{I\-D\-C\-O\-D\-E@{I\-D\-C\-O\-D\-E}!DBGMCU_TypeDef@{D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def}}
\subsubsection[{I\-D\-C\-O\-D\-E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t D\-B\-G\-M\-C\-U\-\_\-\-Type\-Def\-::\-I\-D\-C\-O\-D\-E}}\label{struct_d_b_g_m_c_u___type_def_a0cc3561c124d06bb57dfa855e43ed99f}
M\-C\-U device I\-D code, Address offset\-: 0x00 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32l1/common/\-C\-M\-S\-I\-S/\hyperlink{stm32l1xx_8h}{stm32l1xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
