Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Top_PartiallyParallel_FIR
Version: J-2014.09
Date   : Mon Nov 11 18:52:52 2019
****************************************

Operating Conditions: NCCOM   Library: tcbn90gtc
Wire Load Model Mode: top

  Startpoint: F1/present_state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: A1/tmp_result2_reg[23]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Top_PartiallyParallel_FIR
                     TSMC8K_Lowk_Conservative
                                           tcbn90gtc

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  F1/present_state_reg[0]/CP (DFCNQD1)                    0.00       0.00 r
  F1/present_state_reg[0]/Q (DFCNQD1)                     0.16       0.16 r
  F1/U21/ZN (INVD1)                                       0.05       0.20 f
  F1/U20/ZN (NR2D1)                                       0.09       0.29 r
  F1/U22/ZN (ND2D1)                                       0.04       0.33 f
  F1/U6/ZN (AOI21D0)                                      0.13       0.47 r
  F1/U4/ZN (INVD1)                                        0.05       0.52 f
  F1/U19/ZN (NR2D1)                                       0.16       0.67 r
  F1/coeffAdr[0] (FSM)                                    0.00       0.67 r
  C1/coeff_addr[0] (Coef_ROM)                             0.00       0.67 r
  C1/U16/ZN (NR2D1)                                       0.04       0.71 f
  C1/U14/Z (AN2D0)                                        0.12       0.83 f
  C1/U10/ZN (AOI21D0)                                     0.14       0.97 r
  C1/U8/ZN (OAI31D1)                                      0.08       1.05 f
  C1/U5/ZN (INVD1)                                        0.05       1.10 r
  C1/U11/ZN (OAI211D0)                                    0.12       1.22 f
  C1/U3/Z (OR2D1)                                         0.08       1.30 f
  C1/coeff[2] (Coef_ROM)                                  0.00       1.30 f
  A1/coeff[2] (Arith_Unit)                                0.00       1.30 f
  A1/MAC2/coeff[2] (MAC_1)                                0.00       1.30 f
  A1/MAC2/mult_16/b[2] (MAC_1_DW_mult_tc_0)               0.00       1.30 f
  A1/MAC2/mult_16/U210/ZN (INVD1)                         0.06       1.36 r
  A1/MAC2/mult_16/U285/ZN (XNR2D0)                        0.12       1.48 f
  A1/MAC2/mult_16/U284/ZN (OAI22D0)                       0.13       1.61 r
  A1/MAC2/mult_16/U47/S (CMPE22D1)                        0.11       1.72 r
  A1/MAC2/mult_16/U17/CO (CMPE32D1)                       0.11       1.82 r
  A1/MAC2/mult_16/U16/S (CMPE32D1)                        0.08       1.90 f
  A1/MAC2/mult_16/product[4] (MAC_1_DW_mult_tc_0)         0.00       1.90 f
  A1/MAC2/add_16/A[4] (MAC_1_DW01_add_0)                  0.00       1.90 f
  A1/MAC2/add_16/U1_4/CO (CMPE32D1)                       0.12       2.02 f
  A1/MAC2/add_16/U1_5/CO (CMPE32D1)                       0.06       2.08 f
  A1/MAC2/add_16/U1_6/CO (CMPE32D1)                       0.06       2.14 f
  A1/MAC2/add_16/U1_7/CO (CMPE32D1)                       0.06       2.20 f
  A1/MAC2/add_16/U1_8/CO (CMPE32D1)                       0.06       2.26 f
  A1/MAC2/add_16/U1_9/CO (CMPE32D1)                       0.06       2.32 f
  A1/MAC2/add_16/U1_10/CO (CMPE32D1)                      0.06       2.39 f
  A1/MAC2/add_16/U1_11/CO (CMPE32D1)                      0.06       2.45 f
  A1/MAC2/add_16/U1_12/CO (CMPE32D1)                      0.06       2.51 f
  A1/MAC2/add_16/U1_13/CO (CMPE32D1)                      0.06       2.57 f
  A1/MAC2/add_16/U1_14/CO (CMPE32D1)                      0.06       2.63 f
  A1/MAC2/add_16/U1_15/CO (CMPE32D1)                      0.06       2.69 f
  A1/MAC2/add_16/U1_16/CO (CMPE32D1)                      0.06       2.75 f
  A1/MAC2/add_16/U1_17/CO (CMPE32D1)                      0.06       2.81 f
  A1/MAC2/add_16/U1_18/CO (CMPE32D1)                      0.06       2.87 f
  A1/MAC2/add_16/U1_19/CO (CMPE32D1)                      0.06       2.93 f
  A1/MAC2/add_16/U1_20/CO (CMPE32D1)                      0.06       3.00 f
  A1/MAC2/add_16/U1_21/CO (CMPE32D1)                      0.06       3.06 f
  A1/MAC2/add_16/U1_22/CO (CMPE32D1)                      0.06       3.11 f
  A1/MAC2/add_16/U1_23/Z (XOR3D1)                         0.10       3.21 f
  A1/MAC2/add_16/SUM[23] (MAC_1_DW01_add_0)               0.00       3.21 f
  A1/MAC2/result[23] (MAC_1)                              0.00       3.21 f
  A1/U43/Z (AN2D0)                                        0.07       3.28 f
  A1/tmp_result2_reg[23]/D (DFCNQD1)                      0.00       3.28 f
  data arrival time                                                  3.28

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  A1/tmp_result2_reg[23]/CP (DFCNQD1)                     0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -3.28
  --------------------------------------------------------------------------
  slack (MET)                                                        1.70


1
