// Seed: 3090749787
module module_0 (
    output wire id_0
    , id_11,
    input tri1 id_1,
    input tri id_2,
    input wire id_3,
    input tri id_4,
    output tri1 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri id_9
);
  logic id_12;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output wire id_1,
    input tri1 id_2,
    output wor id_3,
    input wor id_4,
    output supply1 id_5,
    output tri0 id_6,
    input wor id_7,
    input uwire id_8,
    input supply1 id_9,
    input wor id_10,
    output tri id_11,
    output tri0 id_12,
    output uwire id_13,
    input wor id_14,
    output uwire id_15,
    output wire id_16,
    output tri id_17
);
  assign (weak0, pull1) id_1 = id_9;
  module_0 modCall_1 (
      id_15,
      id_2,
      id_4,
      id_2,
      id_2,
      id_13,
      id_4,
      id_10,
      id_2,
      id_10
  );
  assign id_3 = id_4;
  xor primCall (id_17, id_10, id_2, id_0, id_7, id_8, id_9, id_14, id_4);
endmodule
