module SgdLR_sw_SgdLR_sw_Pipeline_label_27 (ap_clk,ap_rst,ap_start,ap_done,ap_idle,ap_ready,v2_0_address0,v2_0_ce0,v2_0_q0,v2_0_address1,v2_0_ce1,v2_0_q1,v2_1_address0,v2_1_ce0,v2_1_q0,v2_1_address1,v2_1_ce1,v2_1_q1,v2_2_address0,v2_2_ce0,v2_2_q0,v2_2_address1,v2_2_ce1,v2_2_q1,v2_3_address0,v2_3_ce0,v2_3_q0,v2_3_address1,v2_3_ce1,v2_3_q1,v2_4_address0,v2_4_ce0,v2_4_q0,v2_4_address1,v2_4_ce1,v2_4_q1,v2_5_address0,v2_5_ce0,v2_5_q0,v2_5_address1,v2_5_ce1,v2_5_q1,v2_6_address0,v2_6_ce0,v2_6_q0,v2_6_address1,v2_6_ce1,v2_6_q1,v2_7_address0,v2_7_ce0,v2_7_q0,v2_7_address1,v2_7_ce1,v2_7_q1,tmp_24,v0_0_address0,v0_0_ce0,v0_0_q0,v0_1_address0,v0_1_ce0,v0_1_q0,v0_2_address0,v0_2_ce0,v0_2_q0,v0_3_address0,v0_3_ce0,v0_3_q0,v0_4_address0,v0_4_ce0,v0_4_q0,v0_5_address0,v0_5_ce0,v0_5_q0,v0_6_address0,v0_6_ce0,v0_6_q0,v0_7_address0,v0_7_ce0,v0_7_q0,v5_3,v6_18_out,v6_18_out_ap_vld,grp_fu_654_p_din0,grp_fu_654_p_din1,grp_fu_654_p_opcode,grp_fu_654_p_dout0,grp_fu_654_p_ce,grp_fu_1385_p_din0,grp_fu_1385_p_din1,grp_fu_1385_p_dout0,grp_fu_1385_p_ce); 
parameter    ap_ST_fsm_pp0_stage0 = 29'd1;
parameter    ap_ST_fsm_pp0_stage1 = 29'd2;
parameter    ap_ST_fsm_pp0_stage2 = 29'd4;
parameter    ap_ST_fsm_pp0_stage3 = 29'd8;
parameter    ap_ST_fsm_pp0_stage4 = 29'd16;
parameter    ap_ST_fsm_pp0_stage5 = 29'd32;
parameter    ap_ST_fsm_pp0_stage6 = 29'd64;
parameter    ap_ST_fsm_pp0_stage7 = 29'd128;
parameter    ap_ST_fsm_pp0_stage8 = 29'd256;
parameter    ap_ST_fsm_pp0_stage9 = 29'd512;
parameter    ap_ST_fsm_pp0_stage10 = 29'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 29'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 29'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 29'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 29'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 29'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 29'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 29'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 29'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 29'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 29'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 29'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 29'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 29'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 29'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 29'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 29'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 29'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 29'd268435456;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] v2_0_address0;
output   v2_0_ce0;
input  [31:0] v2_0_q0;
output  [6:0] v2_0_address1;
output   v2_0_ce1;
input  [31:0] v2_0_q1;
output  [6:0] v2_1_address0;
output   v2_1_ce0;
input  [31:0] v2_1_q0;
output  [6:0] v2_1_address1;
output   v2_1_ce1;
input  [31:0] v2_1_q1;
output  [6:0] v2_2_address0;
output   v2_2_ce0;
input  [31:0] v2_2_q0;
output  [6:0] v2_2_address1;
output   v2_2_ce1;
input  [31:0] v2_2_q1;
output  [6:0] v2_3_address0;
output   v2_3_ce0;
input  [31:0] v2_3_q0;
output  [6:0] v2_3_address1;
output   v2_3_ce1;
input  [31:0] v2_3_q1;
output  [6:0] v2_4_address0;
output   v2_4_ce0;
input  [31:0] v2_4_q0;
output  [6:0] v2_4_address1;
output   v2_4_ce1;
input  [31:0] v2_4_q1;
output  [6:0] v2_5_address0;
output   v2_5_ce0;
input  [31:0] v2_5_q0;
output  [6:0] v2_5_address1;
output   v2_5_ce1;
input  [31:0] v2_5_q1;
output  [6:0] v2_6_address0;
output   v2_6_ce0;
input  [31:0] v2_6_q0;
output  [6:0] v2_6_address1;
output   v2_6_ce1;
input  [31:0] v2_6_q1;
output  [6:0] v2_7_address0;
output   v2_7_ce0;
input  [31:0] v2_7_q0;
output  [6:0] v2_7_address1;
output   v2_7_ce1;
input  [31:0] v2_7_q1;
input  [22:0] tmp_24;
output  [19:0] v0_0_address0;
output   v0_0_ce0;
input  [31:0] v0_0_q0;
output  [19:0] v0_1_address0;
output   v0_1_ce0;
input  [31:0] v0_1_q0;
output  [19:0] v0_2_address0;
output   v0_2_ce0;
input  [31:0] v0_2_q0;
output  [19:0] v0_3_address0;
output   v0_3_ce0;
input  [31:0] v0_3_q0;
output  [19:0] v0_4_address0;
output   v0_4_ce0;
input  [31:0] v0_4_q0;
output  [19:0] v0_5_address0;
output   v0_5_ce0;
input  [31:0] v0_5_q0;
output  [19:0] v0_6_address0;
output   v0_6_ce0;
input  [31:0] v0_6_q0;
output  [19:0] v0_7_address0;
output   v0_7_ce0;
input  [31:0] v0_7_q0;
input  [12:0] v5_3;
output  [31:0] v6_18_out;
output   v6_18_out_ap_vld;
output  [31:0] grp_fu_654_p_din0;
output  [31:0] grp_fu_654_p_din1;
output  [0:0] grp_fu_654_p_opcode;
input  [31:0] grp_fu_654_p_dout0;
output   grp_fu_654_p_ce;
output  [31:0] grp_fu_1385_p_din0;
output  [31:0] grp_fu_1385_p_din1;
input  [31:0] grp_fu_1385_p_dout0;
output   grp_fu_1385_p_ce;
reg ap_idle;
reg v6_18_out_ap_vld;
(* fsm_encoding = "none" *) reg   [28:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage28;
wire    ap_block_pp0_stage28_subdone;
reg   [0:0] tmp_reg_1709;
reg    ap_condition_exit_pp0_iter0_stage28;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg   [31:0] reg_814;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17_11001;
wire    ap_CS_fsm_pp0_stage24;
wire    ap_block_pp0_stage24_11001;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
wire    ap_block_pp0_stage0_11001;
reg   [10:0] v8_1_reg_1701;
reg   [0:0] tmp_reg_1709_pp0_iter1_reg;
wire   [22:0] add_ln35_fu_860_p2;
reg   [22:0] add_ln35_reg_1753;
wire   [22:0] add_ln35_s_fu_906_p4;
reg   [22:0] add_ln35_s_reg_1799;
reg   [2:0] trunc_ln29_3_reg_1805;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
wire   [31:0] v9_fu_963_p19;
reg   [31:0] v9_reg_1811;
reg   [2:0] trunc_ln35_s_reg_1816;
wire   [31:0] v9_1_fu_1044_p19;
reg   [31:0] v9_1_reg_1821;
reg   [2:0] trunc_ln35_1_reg_1906;
wire   [31:0] v9_2_fu_1169_p19;
reg   [31:0] v9_2_reg_1911;
wire   [7:0] tmp_3_fu_1208_p4;
reg   [7:0] tmp_3_reg_1916;
wire   [22:0] add_ln35_1_fu_1217_p4;
reg   [22:0] add_ln35_1_reg_1921;
wire   [31:0] v9_3_fu_1264_p19;
reg   [31:0] v9_3_reg_1927;
reg   [2:0] trunc_ln35_2_reg_1932;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3_11001;
wire   [22:0] add_ln35_2_fu_1307_p4;
reg   [22:0] add_ln35_2_reg_1937;
reg   [2:0] trunc_ln35_3_reg_1943;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage26;
wire    ap_block_pp0_stage26_11001;
wire    ap_CS_fsm_pp0_stage27;
wire    ap_block_pp0_stage27_11001;
wire   [31:0] v10_1_fu_1381_p19;
reg   [31:0] v10_1_reg_2028;
wire   [31:0] v10_fu_1452_p19;
reg   [31:0] v10_reg_2033;
wire    ap_block_pp0_stage28_11001;
wire   [31:0] v10_2_fu_1545_p19;
reg   [31:0] v10_2_reg_2078;
wire   [31:0] v10_3_fu_1628_p19;
reg   [31:0] v10_3_reg_2123;
reg   [31:0] v11_1_reg_2128;
reg   [31:0] v11_reg_2133;
reg   [31:0] v11_2_reg_2143;
reg   [31:0] v11_3_reg_2148;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_11001;
reg    ap_enable_reg_pp0_iter0_reg;
wire    ap_block_pp0_stage3_subdone;
wire   [63:0] zext_ln29_fu_848_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln31_fu_884_p1;
wire   [63:0] zext_ln31_1_fu_1101_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln31_2_fu_1121_p1;
wire   [63:0] zext_ln35_2_fu_1325_p1;
wire    ap_block_pp0_stage26;
wire   [63:0] zext_ln35_fu_1337_p1;
wire    ap_block_pp0_stage27;
wire   [63:0] zext_ln35_4_fu_1491_p1;
wire    ap_block_pp0_stage28;
wire   [63:0] zext_ln35_6_fu_1584_p1;
reg   [31:0] v12_fu_140;
wire    ap_block_pp0_stage3;
wire    ap_loop_init;
wire    ap_block_pp0_stage4;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_condition_exit_pp0_iter1_stage3;
reg    ap_idle_pp0_0to0;
reg   [10:0] v8_fu_144;
wire   [10:0] add_ln33_fu_1503_p2;
reg   [10:0] ap_sig_allocacmp_v8_1;
wire    ap_block_pp0_stage3_01001;
reg    v2_0_ce1_local;
reg   [6:0] v2_0_address1_local;
reg    v2_0_ce0_local;
reg   [6:0] v2_0_address0_local;
reg    v2_1_ce1_local;
reg   [6:0] v2_1_address1_local;
reg    v2_1_ce0_local;
reg   [6:0] v2_1_address0_local;
reg    v2_2_ce1_local;
reg   [6:0] v2_2_address1_local;
reg    v2_2_ce0_local;
reg   [6:0] v2_2_address0_local;
reg    v2_3_ce1_local;
reg   [6:0] v2_3_address1_local;
reg    v2_3_ce0_local;
reg   [6:0] v2_3_address0_local;
reg    v2_4_ce1_local;
reg   [6:0] v2_4_address1_local;
reg    v2_4_ce0_local;
reg   [6:0] v2_4_address0_local;
reg    v2_5_ce1_local;
reg   [6:0] v2_5_address1_local;
reg    v2_5_ce0_local;
reg   [6:0] v2_5_address0_local;
reg    v2_6_ce1_local;
reg   [6:0] v2_6_address1_local;
reg    v2_6_ce0_local;
reg   [6:0] v2_6_address0_local;
reg    v2_7_ce1_local;
reg   [6:0] v2_7_address1_local;
reg    v2_7_ce0_local;
reg   [6:0] v2_7_address0_local;
reg    v0_0_ce0_local;
reg   [19:0] v0_0_address0_local;
reg    v0_1_ce0_local;
reg   [19:0] v0_1_address0_local;
reg    v0_2_ce0_local;
reg   [19:0] v0_2_address0_local;
reg    v0_3_ce0_local;
reg   [19:0] v0_3_address0_local;
reg    v0_4_ce0_local;
reg   [19:0] v0_4_address0_local;
reg    v0_5_ce0_local;
reg   [19:0] v0_5_address0_local;
reg    v0_6_ce0_local;
reg   [19:0] v0_6_address0_local;
reg    v0_7_ce0_local;
reg   [19:0] v0_7_address0_local;
reg   [31:0] grp_fu_791_p0;
reg   [31:0] grp_fu_791_p1;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_pp0_stage11;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_pp0_stage18;
wire    ap_CS_fsm_pp0_stage25;
wire    ap_block_pp0_stage25;
reg   [31:0] grp_fu_795_p0;
reg   [31:0] grp_fu_795_p1;
wire    ap_block_pp0_stage2;
reg   [22:0] grp_fu_799_p0;
wire   [46:0] zext_ln35_1_fu_1008_p1;
wire   [46:0] zext_ln35_3_fu_1133_p1;
wire   [46:0] zext_ln35_5_fu_1303_p1;
wire   [46:0] zext_ln35_7_fu_1321_p1;
wire   [24:0] grp_fu_799_p1;
wire   [46:0] grp_fu_799_p2;
wire   [6:0] trunc_ln33_fu_844_p1;
wire   [22:0] zext_ln33_fu_840_p1;
wire   [5:0] tmp_s_fu_866_p4;
wire   [6:0] or_ln31_9_fu_876_p3;
wire   [8:0] tmp_1_fu_896_p4;
wire   [22:0] grp_fu_916_p0;
wire   [20:0] grp_fu_916_p1;
wire   [31:0] v9_fu_963_p2;
wire   [31:0] v9_fu_963_p4;
wire   [31:0] v9_fu_963_p6;
wire   [31:0] v9_fu_963_p8;
wire   [31:0] v9_fu_963_p10;
wire   [31:0] v9_fu_963_p12;
wire   [31:0] v9_fu_963_p14;
wire   [31:0] v9_fu_963_p16;
wire   [31:0] v9_fu_963_p17;
wire   [2:0] v9_fu_963_p18;
wire   [20:0] grp_fu_1003_p1;
wire   [31:0] v9_1_fu_1044_p2;
wire   [31:0] v9_1_fu_1044_p4;
wire   [31:0] v9_1_fu_1044_p6;
wire   [31:0] v9_1_fu_1044_p8;
wire   [31:0] v9_1_fu_1044_p10;
wire   [31:0] v9_1_fu_1044_p12;
wire   [31:0] v9_1_fu_1044_p14;
wire   [31:0] v9_1_fu_1044_p16;
wire   [31:0] v9_1_fu_1044_p17;
wire   [2:0] v9_1_fu_1044_p18;
wire   [4:0] tmp_2_fu_1084_p4;
wire   [6:0] or_ln31_s_fu_1093_p3;
wire   [6:0] or_ln31_1_fu_1113_p3;
wire   [31:0] v9_2_fu_1169_p2;
wire   [31:0] v9_2_fu_1169_p4;
wire   [31:0] v9_2_fu_1169_p6;
wire   [31:0] v9_2_fu_1169_p8;
wire   [31:0] v9_2_fu_1169_p10;
wire   [31:0] v9_2_fu_1169_p12;
wire   [31:0] v9_2_fu_1169_p14;
wire   [31:0] v9_2_fu_1169_p16;
wire   [31:0] v9_2_fu_1169_p17;
wire   [22:0] grp_fu_1226_p0;
wire   [20:0] grp_fu_1226_p1;
wire   [31:0] v9_3_fu_1264_p2;
wire   [31:0] v9_3_fu_1264_p4;
wire   [31:0] v9_3_fu_1264_p6;
wire   [31:0] v9_3_fu_1264_p8;
wire   [31:0] v9_3_fu_1264_p10;
wire   [31:0] v9_3_fu_1264_p12;
wire   [31:0] v9_3_fu_1264_p14;
wire   [31:0] v9_3_fu_1264_p16;
wire   [31:0] v9_3_fu_1264_p17;
wire   [22:0] grp_fu_1315_p0;
wire   [20:0] grp_fu_1315_p1;
wire   [22:0] grp_fu_916_p2;
wire   [22:0] grp_fu_1003_p2;
wire   [31:0] v10_1_fu_1381_p2;
wire   [31:0] v10_1_fu_1381_p4;
wire   [31:0] v10_1_fu_1381_p6;
wire   [31:0] v10_1_fu_1381_p8;
wire   [31:0] v10_1_fu_1381_p10;
wire   [31:0] v10_1_fu_1381_p12;
wire   [31:0] v10_1_fu_1381_p14;
wire   [31:0] v10_1_fu_1381_p16;
wire   [31:0] v10_1_fu_1381_p17;
wire   [31:0] v10_fu_1452_p2;
wire   [31:0] v10_fu_1452_p4;
wire   [31:0] v10_fu_1452_p6;
wire   [31:0] v10_fu_1452_p8;
wire   [31:0] v10_fu_1452_p10;
wire   [31:0] v10_fu_1452_p12;
wire   [31:0] v10_fu_1452_p14;
wire   [31:0] v10_fu_1452_p16;
wire   [31:0] v10_fu_1452_p17;
wire   [22:0] grp_fu_1226_p2;
wire   [31:0] v10_2_fu_1545_p2;
wire   [31:0] v10_2_fu_1545_p4;
wire   [31:0] v10_2_fu_1545_p6;
wire   [31:0] v10_2_fu_1545_p8;
wire   [31:0] v10_2_fu_1545_p10;
wire   [31:0] v10_2_fu_1545_p12;
wire   [31:0] v10_2_fu_1545_p14;
wire   [31:0] v10_2_fu_1545_p16;
wire   [31:0] v10_2_fu_1545_p17;
wire   [22:0] grp_fu_1315_p2;
wire   [31:0] v10_3_fu_1628_p2;
wire   [31:0] v10_3_fu_1628_p4;
wire   [31:0] v10_3_fu_1628_p6;
wire   [31:0] v10_3_fu_1628_p8;
wire   [31:0] v10_3_fu_1628_p10;
wire   [31:0] v10_3_fu_1628_p12;
wire   [31:0] v10_3_fu_1628_p14;
wire   [31:0] v10_3_fu_1628_p16;
wire   [31:0] v10_3_fu_1628_p17;
wire    ap_block_pp0_stage4_00001;
wire    ap_block_pp0_stage11_00001;
wire    ap_block_pp0_stage18_00001;
wire    ap_block_pp0_stage25_00001;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [28:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [2:0] v9_fu_963_p1;
wire   [2:0] v9_fu_963_p3;
wire   [2:0] v9_fu_963_p5;
wire   [2:0] v9_fu_963_p7;
wire  signed [2:0] v9_fu_963_p9;
wire  signed [2:0] v9_fu_963_p11;
wire  signed [2:0] v9_fu_963_p13;
wire  signed [2:0] v9_fu_963_p15;
wire   [2:0] v9_1_fu_1044_p1;
wire   [2:0] v9_1_fu_1044_p3;
wire   [2:0] v9_1_fu_1044_p5;
wire   [2:0] v9_1_fu_1044_p7;
wire  signed [2:0] v9_1_fu_1044_p9;
wire  signed [2:0] v9_1_fu_1044_p11;
wire  signed [2:0] v9_1_fu_1044_p13;
wire  signed [2:0] v9_1_fu_1044_p15;
wire   [2:0] v9_2_fu_1169_p1;
wire   [2:0] v9_2_fu_1169_p3;
wire   [2:0] v9_2_fu_1169_p5;
wire   [2:0] v9_2_fu_1169_p7;
wire  signed [2:0] v9_2_fu_1169_p9;
wire  signed [2:0] v9_2_fu_1169_p11;
wire  signed [2:0] v9_2_fu_1169_p13;
wire  signed [2:0] v9_2_fu_1169_p15;
wire   [2:0] v9_3_fu_1264_p1;
wire   [2:0] v9_3_fu_1264_p3;
wire   [2:0] v9_3_fu_1264_p5;
wire   [2:0] v9_3_fu_1264_p7;
wire  signed [2:0] v9_3_fu_1264_p9;
wire  signed [2:0] v9_3_fu_1264_p11;
wire  signed [2:0] v9_3_fu_1264_p13;
wire  signed [2:0] v9_3_fu_1264_p15;
wire   [2:0] v10_1_fu_1381_p1;
wire   [2:0] v10_1_fu_1381_p3;
wire   [2:0] v10_1_fu_1381_p5;
wire   [2:0] v10_1_fu_1381_p7;
wire  signed [2:0] v10_1_fu_1381_p9;
wire  signed [2:0] v10_1_fu_1381_p11;
wire  signed [2:0] v10_1_fu_1381_p13;
wire  signed [2:0] v10_1_fu_1381_p15;
wire   [2:0] v10_fu_1452_p1;
wire   [2:0] v10_fu_1452_p3;
wire   [2:0] v10_fu_1452_p5;
wire   [2:0] v10_fu_1452_p7;
wire  signed [2:0] v10_fu_1452_p9;
wire  signed [2:0] v10_fu_1452_p11;
wire  signed [2:0] v10_fu_1452_p13;
wire  signed [2:0] v10_fu_1452_p15;
wire   [2:0] v10_2_fu_1545_p1;
wire   [2:0] v10_2_fu_1545_p3;
wire   [2:0] v10_2_fu_1545_p5;
wire   [2:0] v10_2_fu_1545_p7;
wire  signed [2:0] v10_2_fu_1545_p9;
wire  signed [2:0] v10_2_fu_1545_p11;
wire  signed [2:0] v10_2_fu_1545_p13;
wire  signed [2:0] v10_2_fu_1545_p15;
wire   [2:0] v10_3_fu_1628_p1;
wire   [2:0] v10_3_fu_1628_p3;
wire   [2:0] v10_3_fu_1628_p5;
wire   [2:0] v10_3_fu_1628_p7;
wire  signed [2:0] v10_3_fu_1628_p9;
wire  signed [2:0] v10_3_fu_1628_p11;
wire  signed [2:0] v10_3_fu_1628_p13;
wire  signed [2:0] v10_3_fu_1628_p15;
wire    ap_ce_reg;
initial begin
#0 ap_CS_fsm = 29'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 v12_fu_140 = 32'd0;
#0 v8_fu_144 = 11'd0;
#0 ap_done_reg = 1'b0;
end
SgdLR_sw_mul_23ns_25ns_47_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.din0_WIDTH( 23 ),.din1_WIDTH( 25 ),.dout_WIDTH( 47 ))
mul_23ns_25ns_47_1_1_U238(.din0(grp_fu_799_p0),.din1(grp_fu_799_p1),.dout(grp_fu_799_p2));
SgdLR_sw_urem_23ns_21ns_23_27_1 #(.ID( 1 ),.NUM_STAGE( 27 ),.din0_WIDTH( 23 ),.din1_WIDTH( 21 ),.dout_WIDTH( 23 ))
urem_23ns_21ns_23_27_1_U239(.clk(ap_clk),.reset(ap_rst),.din0(grp_fu_916_p0),.din1(grp_fu_916_p1),.ce(1'b1),.dout(grp_fu_916_p2));
(* dissolve_hierarchy = "yes" *) SgdLR_sw_sparsemux_17_3_32_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.CASE0( 3'h0 ),.din0_WIDTH( 32 ),.CASE1( 3'h1 ),.din1_WIDTH( 32 ),.CASE2( 3'h2 ),.din2_WIDTH( 32 ),.CASE3( 3'h3 ),.din3_WIDTH( 32 ),.CASE4( 3'h4 ),.din4_WIDTH( 32 ),.CASE5( 3'h5 ),.din5_WIDTH( 32 ),.CASE6( 3'h6 ),.din6_WIDTH( 32 ),.CASE7( 3'h7 ),.din7_WIDTH( 32 ),.def_WIDTH( 32 ),.sel_WIDTH( 3 ),.dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U240(.din0(v9_fu_963_p2),.din1(v9_fu_963_p4),.din2(v9_fu_963_p6),.din3(v9_fu_963_p8),.din4(v9_fu_963_p10),.din5(v9_fu_963_p12),.din6(v9_fu_963_p14),.din7(v9_fu_963_p16),.def(v9_fu_963_p17),.sel(v9_fu_963_p18),.dout(v9_fu_963_p19));
SgdLR_sw_urem_23ns_21ns_23_27_1 #(.ID( 1 ),.NUM_STAGE( 27 ),.din0_WIDTH( 23 ),.din1_WIDTH( 21 ),.dout_WIDTH( 23 ))
urem_23ns_21ns_23_27_1_U241(.clk(ap_clk),.reset(ap_rst),.din0(add_ln35_reg_1753),.din1(grp_fu_1003_p1),.ce(1'b1),.dout(grp_fu_1003_p2));
(* dissolve_hierarchy = "yes" *) SgdLR_sw_sparsemux_17_3_32_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.CASE0( 3'h0 ),.din0_WIDTH( 32 ),.CASE1( 3'h1 ),.din1_WIDTH( 32 ),.CASE2( 3'h2 ),.din2_WIDTH( 32 ),.CASE3( 3'h3 ),.din3_WIDTH( 32 ),.CASE4( 3'h4 ),.din4_WIDTH( 32 ),.CASE5( 3'h5 ),.din5_WIDTH( 32 ),.CASE6( 3'h6 ),.din6_WIDTH( 32 ),.CASE7( 3'h7 ),.din7_WIDTH( 32 ),.def_WIDTH( 32 ),.sel_WIDTH( 3 ),.dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U242(.din0(v9_1_fu_1044_p2),.din1(v9_1_fu_1044_p4),.din2(v9_1_fu_1044_p6),.din3(v9_1_fu_1044_p8),.din4(v9_1_fu_1044_p10),.din5(v9_1_fu_1044_p12),.din6(v9_1_fu_1044_p14),.din7(v9_1_fu_1044_p16),.def(v9_1_fu_1044_p17),.sel(v9_1_fu_1044_p18),.dout(v9_1_fu_1044_p19));
(* dissolve_hierarchy = "yes" *) SgdLR_sw_sparsemux_17_3_32_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.CASE0( 3'h0 ),.din0_WIDTH( 32 ),.CASE1( 3'h1 ),.din1_WIDTH( 32 ),.CASE2( 3'h2 ),.din2_WIDTH( 32 ),.CASE3( 3'h3 ),.din3_WIDTH( 32 ),.CASE4( 3'h4 ),.din4_WIDTH( 32 ),.CASE5( 3'h5 ),.din5_WIDTH( 32 ),.CASE6( 3'h6 ),.din6_WIDTH( 32 ),.CASE7( 3'h7 ),.din7_WIDTH( 32 ),.def_WIDTH( 32 ),.sel_WIDTH( 3 ),.dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U243(.din0(v9_2_fu_1169_p2),.din1(v9_2_fu_1169_p4),.din2(v9_2_fu_1169_p6),.din3(v9_2_fu_1169_p8),.din4(v9_2_fu_1169_p10),.din5(v9_2_fu_1169_p12),.din6(v9_2_fu_1169_p14),.din7(v9_2_fu_1169_p16),.def(v9_2_fu_1169_p17),.sel(trunc_ln29_3_reg_1805),.dout(v9_2_fu_1169_p19));
SgdLR_sw_urem_23ns_21ns_23_27_1 #(.ID( 1 ),.NUM_STAGE( 27 ),.din0_WIDTH( 23 ),.din1_WIDTH( 21 ),.dout_WIDTH( 23 ))
urem_23ns_21ns_23_27_1_U244(.clk(ap_clk),.reset(ap_rst),.din0(grp_fu_1226_p0),.din1(grp_fu_1226_p1),.ce(1'b1),.dout(grp_fu_1226_p2));
(* dissolve_hierarchy = "yes" *) SgdLR_sw_sparsemux_17_3_32_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.CASE0( 3'h0 ),.din0_WIDTH( 32 ),.CASE1( 3'h1 ),.din1_WIDTH( 32 ),.CASE2( 3'h2 ),.din2_WIDTH( 32 ),.CASE3( 3'h3 ),.din3_WIDTH( 32 ),.CASE4( 3'h4 ),.din4_WIDTH( 32 ),.CASE5( 3'h5 ),.din5_WIDTH( 32 ),.CASE6( 3'h6 ),.din6_WIDTH( 32 ),.CASE7( 3'h7 ),.din7_WIDTH( 32 ),.def_WIDTH( 32 ),.sel_WIDTH( 3 ),.dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U245(.din0(v9_3_fu_1264_p2),.din1(v9_3_fu_1264_p4),.din2(v9_3_fu_1264_p6),.din3(v9_3_fu_1264_p8),.din4(v9_3_fu_1264_p10),.din5(v9_3_fu_1264_p12),.din6(v9_3_fu_1264_p14),.din7(v9_3_fu_1264_p16),.def(v9_3_fu_1264_p17),.sel(trunc_ln29_3_reg_1805),.dout(v9_3_fu_1264_p19));
SgdLR_sw_urem_23ns_21ns_23_27_1 #(.ID( 1 ),.NUM_STAGE( 27 ),.din0_WIDTH( 23 ),.din1_WIDTH( 21 ),.dout_WIDTH( 23 ))
urem_23ns_21ns_23_27_1_U246(.clk(ap_clk),.reset(ap_rst),.din0(grp_fu_1315_p0),.din1(grp_fu_1315_p1),.ce(1'b1),.dout(grp_fu_1315_p2));
(* dissolve_hierarchy = "yes" *) SgdLR_sw_sparsemux_17_3_32_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.CASE0( 3'h0 ),.din0_WIDTH( 32 ),.CASE1( 3'h1 ),.din1_WIDTH( 32 ),.CASE2( 3'h2 ),.din2_WIDTH( 32 ),.CASE3( 3'h3 ),.din3_WIDTH( 32 ),.CASE4( 3'h4 ),.din4_WIDTH( 32 ),.CASE5( 3'h5 ),.din5_WIDTH( 32 ),.CASE6( 3'h6 ),.din6_WIDTH( 32 ),.CASE7( 3'h7 ),.din7_WIDTH( 32 ),.def_WIDTH( 32 ),.sel_WIDTH( 3 ),.dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U247(.din0(v10_1_fu_1381_p2),.din1(v10_1_fu_1381_p4),.din2(v10_1_fu_1381_p6),.din3(v10_1_fu_1381_p8),.din4(v10_1_fu_1381_p10),.din5(v10_1_fu_1381_p12),.din6(v10_1_fu_1381_p14),.din7(v10_1_fu_1381_p16),.def(v10_1_fu_1381_p17),.sel(trunc_ln35_1_reg_1906),.dout(v10_1_fu_1381_p19));
(* dissolve_hierarchy = "yes" *) SgdLR_sw_sparsemux_17_3_32_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.CASE0( 3'h0 ),.din0_WIDTH( 32 ),.CASE1( 3'h1 ),.din1_WIDTH( 32 ),.CASE2( 3'h2 ),.din2_WIDTH( 32 ),.CASE3( 3'h3 ),.din3_WIDTH( 32 ),.CASE4( 3'h4 ),.din4_WIDTH( 32 ),.CASE5( 3'h5 ),.din5_WIDTH( 32 ),.CASE6( 3'h6 ),.din6_WIDTH( 32 ),.CASE7( 3'h7 ),.din7_WIDTH( 32 ),.def_WIDTH( 32 ),.sel_WIDTH( 3 ),.dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U248(.din0(v10_fu_1452_p2),.din1(v10_fu_1452_p4),.din2(v10_fu_1452_p6),.din3(v10_fu_1452_p8),.din4(v10_fu_1452_p10),.din5(v10_fu_1452_p12),.din6(v10_fu_1452_p14),.din7(v10_fu_1452_p16),.def(v10_fu_1452_p17),.sel(trunc_ln35_s_reg_1816),.dout(v10_fu_1452_p19));
(* dissolve_hierarchy = "yes" *) SgdLR_sw_sparsemux_17_3_32_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.CASE0( 3'h0 ),.din0_WIDTH( 32 ),.CASE1( 3'h1 ),.din1_WIDTH( 32 ),.CASE2( 3'h2 ),.din2_WIDTH( 32 ),.CASE3( 3'h3 ),.din3_WIDTH( 32 ),.CASE4( 3'h4 ),.din4_WIDTH( 32 ),.CASE5( 3'h5 ),.din5_WIDTH( 32 ),.CASE6( 3'h6 ),.din6_WIDTH( 32 ),.CASE7( 3'h7 ),.din7_WIDTH( 32 ),.def_WIDTH( 32 ),.sel_WIDTH( 3 ),.dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U249(.din0(v10_2_fu_1545_p2),.din1(v10_2_fu_1545_p4),.din2(v10_2_fu_1545_p6),.din3(v10_2_fu_1545_p8),.din4(v10_2_fu_1545_p10),.din5(v10_2_fu_1545_p12),.din6(v10_2_fu_1545_p14),.din7(v10_2_fu_1545_p16),.def(v10_2_fu_1545_p17),.sel(trunc_ln35_2_reg_1932),.dout(v10_2_fu_1545_p19));
(* dissolve_hierarchy = "yes" *) SgdLR_sw_sparsemux_17_3_32_1_1 #(.ID( 1 ),.NUM_STAGE( 1 ),.CASE0( 3'h0 ),.din0_WIDTH( 32 ),.CASE1( 3'h1 ),.din1_WIDTH( 32 ),.CASE2( 3'h2 ),.din2_WIDTH( 32 ),.CASE3( 3'h3 ),.din3_WIDTH( 32 ),.CASE4( 3'h4 ),.din4_WIDTH( 32 ),.CASE5( 3'h5 ),.din5_WIDTH( 32 ),.CASE6( 3'h6 ),.din6_WIDTH( 32 ),.CASE7( 3'h7 ),.din7_WIDTH( 32 ),.def_WIDTH( 32 ),.sel_WIDTH( 3 ),.dout_WIDTH( 32 ))
sparsemux_17_3_32_1_1_U250(.din0(v10_3_fu_1628_p2),.din1(v10_3_fu_1628_p4),.din2(v10_3_fu_1628_p6),.din3(v10_3_fu_1628_p8),.din4(v10_3_fu_1628_p10),.din5(v10_3_fu_1628_p12),.din6(v10_3_fu_1628_p14),.din7(v10_3_fu_1628_p16),.def(v10_3_fu_1628_p17),.sel(trunc_ln35_3_reg_1943),.dout(v10_3_fu_1628_p19));
SgdLR_sw_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(.ap_clk(ap_clk),.ap_rst(ap_rst),.ap_start(ap_start),.ap_ready(ap_ready_sig),.ap_done(ap_done_sig),.ap_start_int(ap_start_int),.ap_loop_init(ap_loop_init),.ap_ready_int(ap_ready_int),.ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage28),.ap_loop_exit_done(ap_done_int),.ap_continue_int(ap_continue_int),.ap_done_int(ap_done_int));
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_done_reg <= 1'b1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage28)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage28_subdone) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end
always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage28_subdone) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end
always @ (posedge ap_clk) begin
    if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage3))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v12_fu_140 <= 32'd0;
    end else if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v12_fu_140 <= reg_814;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v8_fu_144 <= 11'd0;
    end else if (((tmp_reg_1709 == 1'd0) & (1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        v8_fu_144 <= add_ln33_fu_1503_p2;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        add_ln35_1_reg_1921[22 : 2] <= add_ln35_1_fu_1217_p4[22 : 2];
        tmp_3_reg_1916 <= {{v8_1_reg_1701[9:2]}};
        v9_2_reg_1911 <= v9_2_fu_1169_p19;
        v9_3_reg_1927 <= v9_3_fu_1264_p19;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln35_2_reg_1937[22 : 2] <= add_ln35_2_fu_1307_p4[22 : 2];
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln35_reg_1753 <= add_ln35_fu_860_p2;
        add_ln35_s_reg_1799[22 : 1] <= add_ln35_s_fu_906_p4[22 : 1];
        tmp_reg_1709 <= ap_sig_allocacmp_v8_1[32'd10];
        tmp_reg_1709_pp0_iter1_reg <= tmp_reg_1709;
        v10_2_reg_2078 <= v10_2_fu_1545_p19;
        v8_1_reg_1701 <= ap_sig_allocacmp_v8_1;
    end
end
always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage24_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)))) begin
        reg_814 <= grp_fu_654_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln29_3_reg_1805 <= {{v8_1_reg_1701[9:7]}};
        v10_3_reg_2123 <= v10_3_fu_1628_p19;
        v9_1_reg_1821 <= v9_1_fu_1044_p19;
        v9_reg_1811 <= v9_fu_963_p19;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        trunc_ln35_1_reg_1906 <= {{grp_fu_799_p2[45:43]}};
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        trunc_ln35_2_reg_1932 <= {{grp_fu_799_p2[45:43]}};
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln35_3_reg_1943 <= {{grp_fu_799_p2[45:43]}};
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        trunc_ln35_s_reg_1816 <= {{grp_fu_799_p2[45:43]}};
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage27_11001) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        v10_1_reg_2028 <= v10_1_fu_1381_p19;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage28_11001) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        v10_reg_2033 <= v10_fu_1452_p19;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        v11_1_reg_2128 <= grp_fu_1385_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        v11_2_reg_2143 <= grp_fu_1385_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v11_3_reg_2148 <= grp_fu_1385_p_dout0;
    end
end
always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v11_reg_2133 <= grp_fu_1385_p_dout0;
    end
end
always @ (*) begin
    if (((tmp_reg_1709 == 1'd1) & (1'b0 == ap_block_pp0_stage28_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        ap_condition_exit_pp0_iter0_stage28 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage28 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (tmp_reg_1709_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_condition_exit_pp0_iter1_stage3 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage3 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end
always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end
always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end
always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage28_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_v8_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_v8_1 = v8_fu_144;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage25) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)))) begin
        grp_fu_791_p0 = reg_814;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        grp_fu_791_p0 = v12_fu_140;
    end else begin
        grp_fu_791_p0 = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage25) & (1'b1 == ap_CS_fsm_pp0_stage25))) begin
            grp_fu_791_p1 = v11_3_reg_2148;
        end else if (((1'b0 == ap_block_pp0_stage18) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            grp_fu_791_p1 = v11_2_reg_2143;
        end else if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            grp_fu_791_p1 = v11_1_reg_2128;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_791_p1 = v11_reg_2133;
        end else begin
            grp_fu_791_p1 = 'bx;
        end
    end else begin
        grp_fu_791_p1 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_795_p0 = v9_3_reg_1927;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_795_p0 = v9_2_reg_1911;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_795_p0 = v9_reg_1811;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_795_p0 = v9_1_reg_1821;
    end else begin
        grp_fu_795_p0 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_795_p1 = v10_3_reg_2123;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_795_p1 = v10_2_reg_2078;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_795_p1 = v10_reg_2033;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        grp_fu_795_p1 = v10_1_reg_2028;
    end else begin
        grp_fu_795_p1 = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            grp_fu_799_p0 = zext_ln35_7_fu_1321_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            grp_fu_799_p0 = zext_ln35_5_fu_1303_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            grp_fu_799_p0 = zext_ln35_3_fu_1133_p1;
        end else if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            grp_fu_799_p0 = zext_ln35_1_fu_1008_p1;
        end else begin
            grp_fu_799_p0 = 'bx;
        end
    end else begin
        grp_fu_799_p0 = 'bx;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v0_0_address0_local = zext_ln35_6_fu_1584_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        v0_0_address0_local = zext_ln35_4_fu_1491_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        v0_0_address0_local = zext_ln35_fu_1337_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        v0_0_address0_local = zext_ln35_2_fu_1325_p1;
    end else begin
        v0_0_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v0_0_ce0_local = 1'b1;
    end else begin
        v0_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v0_1_address0_local = zext_ln35_6_fu_1584_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        v0_1_address0_local = zext_ln35_4_fu_1491_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        v0_1_address0_local = zext_ln35_fu_1337_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        v0_1_address0_local = zext_ln35_2_fu_1325_p1;
    end else begin
        v0_1_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v0_1_ce0_local = 1'b1;
    end else begin
        v0_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v0_2_address0_local = zext_ln35_6_fu_1584_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        v0_2_address0_local = zext_ln35_4_fu_1491_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        v0_2_address0_local = zext_ln35_fu_1337_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        v0_2_address0_local = zext_ln35_2_fu_1325_p1;
    end else begin
        v0_2_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v0_2_ce0_local = 1'b1;
    end else begin
        v0_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v0_3_address0_local = zext_ln35_6_fu_1584_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        v0_3_address0_local = zext_ln35_4_fu_1491_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        v0_3_address0_local = zext_ln35_fu_1337_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        v0_3_address0_local = zext_ln35_2_fu_1325_p1;
    end else begin
        v0_3_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v0_3_ce0_local = 1'b1;
    end else begin
        v0_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v0_4_address0_local = zext_ln35_6_fu_1584_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        v0_4_address0_local = zext_ln35_4_fu_1491_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        v0_4_address0_local = zext_ln35_fu_1337_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        v0_4_address0_local = zext_ln35_2_fu_1325_p1;
    end else begin
        v0_4_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v0_4_ce0_local = 1'b1;
    end else begin
        v0_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v0_5_address0_local = zext_ln35_6_fu_1584_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        v0_5_address0_local = zext_ln35_4_fu_1491_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        v0_5_address0_local = zext_ln35_fu_1337_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        v0_5_address0_local = zext_ln35_2_fu_1325_p1;
    end else begin
        v0_5_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v0_5_ce0_local = 1'b1;
    end else begin
        v0_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v0_6_address0_local = zext_ln35_6_fu_1584_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        v0_6_address0_local = zext_ln35_4_fu_1491_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        v0_6_address0_local = zext_ln35_fu_1337_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        v0_6_address0_local = zext_ln35_2_fu_1325_p1;
    end else begin
        v0_6_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v0_6_ce0_local = 1'b1;
    end else begin
        v0_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v0_7_address0_local = zext_ln35_6_fu_1584_p1;
    end else if (((1'b0 == ap_block_pp0_stage28) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28))) begin
        v0_7_address0_local = zext_ln35_4_fu_1491_p1;
    end else if (((1'b0 == ap_block_pp0_stage27) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27))) begin
        v0_7_address0_local = zext_ln35_fu_1337_p1;
    end else if (((1'b0 == ap_block_pp0_stage26) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26))) begin
        v0_7_address0_local = zext_ln35_2_fu_1325_p1;
    end else begin
        v0_7_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage28_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v0_7_ce0_local = 1'b1;
    end else begin
        v0_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_0_address0_local = zext_ln31_2_fu_1121_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_0_address0_local = zext_ln31_fu_884_p1;
        end else begin
            v2_0_address0_local = 'bx;
        end
    end else begin
        v2_0_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_0_address1_local = zext_ln31_1_fu_1101_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_0_address1_local = zext_ln29_fu_848_p1;
        end else begin
            v2_0_address1_local = 'bx;
        end
    end else begin
        v2_0_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_0_ce0_local = 1'b1;
    end else begin
        v2_0_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_0_ce1_local = 1'b1;
    end else begin
        v2_0_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_1_address0_local = zext_ln31_2_fu_1121_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_1_address0_local = zext_ln31_fu_884_p1;
        end else begin
            v2_1_address0_local = 'bx;
        end
    end else begin
        v2_1_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_1_address1_local = zext_ln31_1_fu_1101_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_1_address1_local = zext_ln29_fu_848_p1;
        end else begin
            v2_1_address1_local = 'bx;
        end
    end else begin
        v2_1_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_1_ce0_local = 1'b1;
    end else begin
        v2_1_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_1_ce1_local = 1'b1;
    end else begin
        v2_1_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_2_address0_local = zext_ln31_2_fu_1121_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_2_address0_local = zext_ln31_fu_884_p1;
        end else begin
            v2_2_address0_local = 'bx;
        end
    end else begin
        v2_2_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_2_address1_local = zext_ln31_1_fu_1101_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_2_address1_local = zext_ln29_fu_848_p1;
        end else begin
            v2_2_address1_local = 'bx;
        end
    end else begin
        v2_2_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_2_ce0_local = 1'b1;
    end else begin
        v2_2_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_2_ce1_local = 1'b1;
    end else begin
        v2_2_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_3_address0_local = zext_ln31_2_fu_1121_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_3_address0_local = zext_ln31_fu_884_p1;
        end else begin
            v2_3_address0_local = 'bx;
        end
    end else begin
        v2_3_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_3_address1_local = zext_ln31_1_fu_1101_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_3_address1_local = zext_ln29_fu_848_p1;
        end else begin
            v2_3_address1_local = 'bx;
        end
    end else begin
        v2_3_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_3_ce0_local = 1'b1;
    end else begin
        v2_3_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_3_ce1_local = 1'b1;
    end else begin
        v2_3_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_4_address0_local = zext_ln31_2_fu_1121_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_4_address0_local = zext_ln31_fu_884_p1;
        end else begin
            v2_4_address0_local = 'bx;
        end
    end else begin
        v2_4_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_4_address1_local = zext_ln31_1_fu_1101_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_4_address1_local = zext_ln29_fu_848_p1;
        end else begin
            v2_4_address1_local = 'bx;
        end
    end else begin
        v2_4_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_4_ce0_local = 1'b1;
    end else begin
        v2_4_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_4_ce1_local = 1'b1;
    end else begin
        v2_4_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_5_address0_local = zext_ln31_2_fu_1121_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_5_address0_local = zext_ln31_fu_884_p1;
        end else begin
            v2_5_address0_local = 'bx;
        end
    end else begin
        v2_5_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_5_address1_local = zext_ln31_1_fu_1101_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_5_address1_local = zext_ln29_fu_848_p1;
        end else begin
            v2_5_address1_local = 'bx;
        end
    end else begin
        v2_5_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_5_ce0_local = 1'b1;
    end else begin
        v2_5_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_5_ce1_local = 1'b1;
    end else begin
        v2_5_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_6_address0_local = zext_ln31_2_fu_1121_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_6_address0_local = zext_ln31_fu_884_p1;
        end else begin
            v2_6_address0_local = 'bx;
        end
    end else begin
        v2_6_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_6_address1_local = zext_ln31_1_fu_1101_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_6_address1_local = zext_ln29_fu_848_p1;
        end else begin
            v2_6_address1_local = 'bx;
        end
    end else begin
        v2_6_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_6_ce0_local = 1'b1;
    end else begin
        v2_6_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_6_ce1_local = 1'b1;
    end else begin
        v2_6_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_7_address0_local = zext_ln31_2_fu_1121_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_7_address0_local = zext_ln31_fu_884_p1;
        end else begin
            v2_7_address0_local = 'bx;
        end
    end else begin
        v2_7_address0_local = 'bx;
    end
end
always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
            v2_7_address1_local = zext_ln31_1_fu_1101_p1;
        end else if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            v2_7_address1_local = zext_ln29_fu_848_p1;
        end else begin
            v2_7_address1_local = 'bx;
        end
    end else begin
        v2_7_address1_local = 'bx;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_7_ce0_local = 1'b1;
    end else begin
        v2_7_ce0_local = 1'b0;
    end
end
always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v2_7_ce1_local = 1'b1;
    end else begin
        v2_7_ce1_local = 1'b0;
    end
end
always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (tmp_reg_1709_pp0_iter1_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        v6_18_out_ap_vld = 1'b1;
    end else begin
        v6_18_out_ap_vld = 1'b0;
    end
end
always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if (((ap_idle_pp0_0to0 == 1'b1) & (1'b1 == ap_condition_exit_pp0_iter1_stage3))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end
assign add_ln33_fu_1503_p2 = (v8_1_reg_1701 + 11'd4);
assign add_ln35_1_fu_1217_p4 = {{{v5_3}, {tmp_3_fu_1208_p4}}, {2'd2}};
assign add_ln35_2_fu_1307_p4 = {{{v5_3}, {tmp_3_reg_1916}}, {2'd3}};
assign add_ln35_fu_860_p2 = (zext_ln33_fu_840_p1 + tmp_24);
assign add_ln35_s_fu_906_p4 = {{{v5_3}, {tmp_1_fu_896_p4}}, {1'd1}};
assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];
assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];
assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];
assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];
assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];
assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];
assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];
assign ap_CS_fsm_pp0_stage24 = ap_CS_fsm[32'd24];
assign ap_CS_fsm_pp0_stage25 = ap_CS_fsm[32'd25];
assign ap_CS_fsm_pp0_stage26 = ap_CS_fsm[32'd26];
assign ap_CS_fsm_pp0_stage27 = ap_CS_fsm[32'd27];
assign ap_CS_fsm_pp0_stage28 = ap_CS_fsm[32'd28];
assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];
assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];
assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];
assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage11_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage18_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage24_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage25 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage25_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage26 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage26_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage27 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage27_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage28 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage28_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3_01001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4_00001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);
assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);
assign ap_done = ap_done_sig;
assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);
assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage28;
assign ap_ready = ap_ready_sig;
assign grp_fu_1003_p1 = 23'd576000;
assign grp_fu_1226_p0 = {{{v5_3}, {tmp_3_fu_1208_p4}}, {2'd2}};
assign grp_fu_1226_p1 = 23'd576000;
assign grp_fu_1315_p0 = {{{v5_3}, {tmp_3_reg_1916}}, {2'd3}};
assign grp_fu_1315_p1 = 23'd576000;
assign grp_fu_1385_p_ce = 1'b1;
assign grp_fu_1385_p_din0 = grp_fu_795_p0;
assign grp_fu_1385_p_din1 = grp_fu_795_p1;
assign grp_fu_654_p_ce = 1'b1;
assign grp_fu_654_p_din0 = grp_fu_791_p0;
assign grp_fu_654_p_din1 = grp_fu_791_p1;
assign grp_fu_654_p_opcode = 2'd0;
assign grp_fu_799_p1 = 47'd15270995;
assign grp_fu_916_p0 = {{{v5_3}, {tmp_1_fu_896_p4}}, {1'd1}};
assign grp_fu_916_p1 = 23'd576000;
assign or_ln31_1_fu_1113_p3 = {{tmp_2_fu_1084_p4}, {2'd3}};
assign or_ln31_9_fu_876_p3 = {{tmp_s_fu_866_p4}, {1'd1}};
assign or_ln31_s_fu_1093_p3 = {{tmp_2_fu_1084_p4}, {2'd2}};
assign tmp_1_fu_896_p4 = {{ap_sig_allocacmp_v8_1[9:1]}};
assign tmp_2_fu_1084_p4 = {{v8_1_reg_1701[6:2]}};
assign tmp_3_fu_1208_p4 = {{v8_1_reg_1701[9:2]}};
assign tmp_s_fu_866_p4 = {{ap_sig_allocacmp_v8_1[6:1]}};
assign trunc_ln33_fu_844_p1 = ap_sig_allocacmp_v8_1[6:0];
assign v0_0_address0 = v0_0_address0_local;
assign v0_0_ce0 = v0_0_ce0_local;
assign v0_1_address0 = v0_1_address0_local;
assign v0_1_ce0 = v0_1_ce0_local;
assign v0_2_address0 = v0_2_address0_local;
assign v0_2_ce0 = v0_2_ce0_local;
assign v0_3_address0 = v0_3_address0_local;
assign v0_3_ce0 = v0_3_ce0_local;
assign v0_4_address0 = v0_4_address0_local;
assign v0_4_ce0 = v0_4_ce0_local;
assign v0_5_address0 = v0_5_address0_local;
assign v0_5_ce0 = v0_5_ce0_local;
assign v0_6_address0 = v0_6_address0_local;
assign v0_6_ce0 = v0_6_ce0_local;
assign v0_7_address0 = v0_7_address0_local;
assign v0_7_ce0 = v0_7_ce0_local;
assign v10_1_fu_1381_p10 = v0_4_q0;
assign v10_1_fu_1381_p12 = v0_5_q0;
assign v10_1_fu_1381_p14 = v0_6_q0;
assign v10_1_fu_1381_p16 = v0_7_q0;
assign v10_1_fu_1381_p17 = 'bx;
assign v10_1_fu_1381_p2 = v0_0_q0;
assign v10_1_fu_1381_p4 = v0_1_q0;
assign v10_1_fu_1381_p6 = v0_2_q0;
assign v10_1_fu_1381_p8 = v0_3_q0;
assign v10_2_fu_1545_p10 = v0_4_q0;
assign v10_2_fu_1545_p12 = v0_5_q0;
assign v10_2_fu_1545_p14 = v0_6_q0;
assign v10_2_fu_1545_p16 = v0_7_q0;
assign v10_2_fu_1545_p17 = 'bx;
assign v10_2_fu_1545_p2 = v0_0_q0;
assign v10_2_fu_1545_p4 = v0_1_q0;
assign v10_2_fu_1545_p6 = v0_2_q0;
assign v10_2_fu_1545_p8 = v0_3_q0;
assign v10_3_fu_1628_p10 = v0_4_q0;
assign v10_3_fu_1628_p12 = v0_5_q0;
assign v10_3_fu_1628_p14 = v0_6_q0;
assign v10_3_fu_1628_p16 = v0_7_q0;
assign v10_3_fu_1628_p17 = 'bx;
assign v10_3_fu_1628_p2 = v0_0_q0;
assign v10_3_fu_1628_p4 = v0_1_q0;
assign v10_3_fu_1628_p6 = v0_2_q0;
assign v10_3_fu_1628_p8 = v0_3_q0;
assign v10_fu_1452_p10 = v0_4_q0;
assign v10_fu_1452_p12 = v0_5_q0;
assign v10_fu_1452_p14 = v0_6_q0;
assign v10_fu_1452_p16 = v0_7_q0;
assign v10_fu_1452_p17 = 'bx;
assign v10_fu_1452_p2 = v0_0_q0;
assign v10_fu_1452_p4 = v0_1_q0;
assign v10_fu_1452_p6 = v0_2_q0;
assign v10_fu_1452_p8 = v0_3_q0;
assign v2_0_address0 = v2_0_address0_local;
assign v2_0_address1 = v2_0_address1_local;
assign v2_0_ce0 = v2_0_ce0_local;
assign v2_0_ce1 = v2_0_ce1_local;
assign v2_1_address0 = v2_1_address0_local;
assign v2_1_address1 = v2_1_address1_local;
assign v2_1_ce0 = v2_1_ce0_local;
assign v2_1_ce1 = v2_1_ce1_local;
assign v2_2_address0 = v2_2_address0_local;
assign v2_2_address1 = v2_2_address1_local;
assign v2_2_ce0 = v2_2_ce0_local;
assign v2_2_ce1 = v2_2_ce1_local;
assign v2_3_address0 = v2_3_address0_local;
assign v2_3_address1 = v2_3_address1_local;
assign v2_3_ce0 = v2_3_ce0_local;
assign v2_3_ce1 = v2_3_ce1_local;
assign v2_4_address0 = v2_4_address0_local;
assign v2_4_address1 = v2_4_address1_local;
assign v2_4_ce0 = v2_4_ce0_local;
assign v2_4_ce1 = v2_4_ce1_local;
assign v2_5_address0 = v2_5_address0_local;
assign v2_5_address1 = v2_5_address1_local;
assign v2_5_ce0 = v2_5_ce0_local;
assign v2_5_ce1 = v2_5_ce1_local;
assign v2_6_address0 = v2_6_address0_local;
assign v2_6_address1 = v2_6_address1_local;
assign v2_6_ce0 = v2_6_ce0_local;
assign v2_6_ce1 = v2_6_ce1_local;
assign v2_7_address0 = v2_7_address0_local;
assign v2_7_address1 = v2_7_address1_local;
assign v2_7_ce0 = v2_7_ce0_local;
assign v2_7_ce1 = v2_7_ce1_local;
assign v6_18_out = v12_fu_140;
assign v9_1_fu_1044_p10 = v2_4_q0;
assign v9_1_fu_1044_p12 = v2_5_q0;
assign v9_1_fu_1044_p14 = v2_6_q0;
assign v9_1_fu_1044_p16 = v2_7_q0;
assign v9_1_fu_1044_p17 = 'bx;
assign v9_1_fu_1044_p18 = {{v8_1_reg_1701[9:7]}};
assign v9_1_fu_1044_p2 = v2_0_q0;
assign v9_1_fu_1044_p4 = v2_1_q0;
assign v9_1_fu_1044_p6 = v2_2_q0;
assign v9_1_fu_1044_p8 = v2_3_q0;
assign v9_2_fu_1169_p10 = v2_4_q1;
assign v9_2_fu_1169_p12 = v2_5_q1;
assign v9_2_fu_1169_p14 = v2_6_q1;
assign v9_2_fu_1169_p16 = v2_7_q1;
assign v9_2_fu_1169_p17 = 'bx;
assign v9_2_fu_1169_p2 = v2_0_q1;
assign v9_2_fu_1169_p4 = v2_1_q1;
assign v9_2_fu_1169_p6 = v2_2_q1;
assign v9_2_fu_1169_p8 = v2_3_q1;
assign v9_3_fu_1264_p10 = v2_4_q0;
assign v9_3_fu_1264_p12 = v2_5_q0;
assign v9_3_fu_1264_p14 = v2_6_q0;
assign v9_3_fu_1264_p16 = v2_7_q0;
assign v9_3_fu_1264_p17 = 'bx;
assign v9_3_fu_1264_p2 = v2_0_q0;
assign v9_3_fu_1264_p4 = v2_1_q0;
assign v9_3_fu_1264_p6 = v2_2_q0;
assign v9_3_fu_1264_p8 = v2_3_q0;
assign v9_fu_963_p10 = v2_4_q1;
assign v9_fu_963_p12 = v2_5_q1;
assign v9_fu_963_p14 = v2_6_q1;
assign v9_fu_963_p16 = v2_7_q1;
assign v9_fu_963_p17 = 'bx;
assign v9_fu_963_p18 = {{v8_1_reg_1701[9:7]}};
assign v9_fu_963_p2 = v2_0_q1;
assign v9_fu_963_p4 = v2_1_q1;
assign v9_fu_963_p6 = v2_2_q1;
assign v9_fu_963_p8 = v2_3_q1;
assign zext_ln29_fu_848_p1 = trunc_ln33_fu_844_p1;
assign zext_ln31_1_fu_1101_p1 = or_ln31_s_fu_1093_p3;
assign zext_ln31_2_fu_1121_p1 = or_ln31_1_fu_1113_p3;
assign zext_ln31_fu_884_p1 = or_ln31_9_fu_876_p3;
assign zext_ln33_fu_840_p1 = ap_sig_allocacmp_v8_1;
assign zext_ln35_1_fu_1008_p1 = add_ln35_reg_1753;
assign zext_ln35_2_fu_1325_p1 = grp_fu_916_p2;
assign zext_ln35_3_fu_1133_p1 = add_ln35_s_reg_1799;
assign zext_ln35_4_fu_1491_p1 = grp_fu_1226_p2;
assign zext_ln35_5_fu_1303_p1 = add_ln35_1_reg_1921;
assign zext_ln35_6_fu_1584_p1 = grp_fu_1315_p2;
assign zext_ln35_7_fu_1321_p1 = add_ln35_2_reg_1937;
assign zext_ln35_fu_1337_p1 = grp_fu_1003_p2;
always @ (posedge ap_clk) begin
    add_ln35_s_reg_1799[0] <= 1'b1;
    add_ln35_1_reg_1921[1:0] <= 2'b10;
    add_ln35_2_reg_1937[1:0] <= 2'b11;
end
endmodule 