/* *************************
 * configuration for CKS C01
 * by wangpeng
*/
#ifndef __FPGA_CKS_C01_H
#define __FPGA_CKS_C01_H

#include <linux/sizes.h>

//C01 common settings

//ENV
#define CONFIG_ENV_SIZE 0x10000   //64KB env
#define CONFIG_SYS_MMC_ENV_DEV  1  //emmc env
#define CONFIG_ENV_OFFSET 0x7FF0  //locate before u-boot

//SYS
#define CONFIG_SYS_SRAM_BASE 0x30000000
#define CONFIG_SYS_SRAM_SIZE (SZ_1M + SZ_2M)
#define CONFIG_SYS_SDRAM_BASE 0x80000000
#define CONFIG_SYS_SDRAM_SIZE SZ_2G
#define CONFIG_SYS_MALLOC_LEN (SZ_256K)
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SRAM_BASE + CONFIG_SYS_SRAM_SIZE - SZ_512K) //0x30280000,u-boot load and run,  CONFIG_SYS_TEXT_BASE in menuconfig
#define CONFIG_SYS_INIT_SP_ADDR (CONFIG_SYS_LOAD_ADDR - SZ_256K - SZ_64K - 4) //0x3023FFFF
#define CONFIG_SYS_MEMTEST_START CONFIG_SYS_SDRAM_BASE
#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + SZ_1M)

#define CONFIG_SYS_HZ_CLOCK 40000000

#define CONFIG_SYS_MMCSD_FS_BOOT_PARTITION 1
#define CONFIG_SPL_FS_LOAD_PAYLOAD_NAME	CONFIG_SPL_PAYLOAD
//SPL
#define CONFIG_SPL_STACK                CONFIG_SYS_INIT_SP_ADDR  //use the same stack position with u-boot
#define CONFIG_SPL_MAX_SIZE             SZ_64K	
#define CONFIG_SPL_BSS_START_ADDR       (CONFIG_SYS_LOAD_ADDR - SZ_256K - SZ_64K)
#define CONFIG_SPL_BSS_MAX_SIZE         (SZ_256K + SZ_64K)

//MMC
#define CKS_SDMMC0_BASE 0x10700100
#define CKS_SDMMC1_BASE 0x10900100
#define CONFIG_C01_FPGA_SDCLK 1000000


//SERIAL
#define CONFIG_PL011_CLOCK 40000000
#define CONFIG_CONS_INDEX 0
#define CONFIG_PL01x_PORTS {(void *)0x20000000}
#define CONFIG_SYS_BAUDRATE_TABLE	{ 115200, 230400, 460800, 921600}


//TIMER
#define CONFIG_SYS_TIMER_COUNTER 0x14030004
#define CONFIG_SYS_TIMER_CTL 0x14030008
#define CONFIG_SYS_TIMER_COUNTS_DOWN
#define CONFIG_SYS_TIMER_RATE 40000000

//FPGA specified settings


#endif



