{"Source Block": ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@146:156@HdlIdDef", "wire last_sdi_bit = (sdi_counter == word_length-1);\n\nwire trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nwire trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nwire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx :\n                    (SDI_DELAY == 2'b01) ? trigger_rx_d1 :\n"], "Clone Blocks": [["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@143:153", "wire sdo_enabled = cmd_d1[8];\nwire sdi_enabled = cmd_d1[9];\n\nwire last_sdi_bit = (sdi_counter == word_length-1);\n\nwire trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nwire trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@147:157", "\nwire trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nwire trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nwire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx :\n                    (SDI_DELAY == 2'b01) ? trigger_rx_d1 :\n                    (SDI_DELAY == 2'b10) ? trigger_rx_d2 :\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@144:154", "wire sdi_enabled = cmd_d1[9];\n\nwire last_sdi_bit = (sdi_counter == word_length-1);\n\nwire trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nwire trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@148:158", "wire trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nwire trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nreg trigger_rx_d1 = 1'b0;\nreg trigger_rx_d2 = 1'b0;\nreg trigger_rx_d3 = 1'b0;\n\nwire trigger_rx_s = (SDI_DELAY == 2'b00) ? trigger_rx :\n                    (SDI_DELAY == 2'b01) ? trigger_rx_d1 :\n                    (SDI_DELAY == 2'b10) ? trigger_rx_d2 :\n                    (SDI_DELAY == 2'b11) ? trigger_rx_d3 : trigger_rx;\n"], ["hdl/library/spi_engine/spi_engine_execution/spi_engine_execution.v@141:151", "reg [7:0] clk_div = DEFAULT_CLK_DIV;\n\nwire sdo_enabled = cmd_d1[8];\nwire sdi_enabled = cmd_d1[9];\n\nwire last_sdi_bit = (sdi_counter == word_length-1);\n\nwire trigger_tx = trigger == 1'b1 && ntx_rx == 1'b0;\nwire trigger_rx = trigger == 1'b1 && ntx_rx == 1'b1;\n\nreg trigger_rx_d1 = 1'b0;\n"]], "Diff Content": {"Delete": [[151, "reg trigger_rx_d1 = 1'b0;\n"]], "Add": []}}