
^
#Design is defaulting to srcset: %s
437*	planAhead2
	sources_12default:defaultZ12-437
a
&Design is defaulting to constrset: %s
434*	planAhead2
	constrs_12default:defaultZ12-434
]
-Analyzing %s Unisim elements for replacement
17*netlist2
102default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
o
Netlist was created with %s %s291*project2
Vivado2default:default2
2013.42default:defaultZ1-479
•
Loading clock regions from %s
13*device2^
JD:/tools/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml2default:defaultZ21-13
–
Loading clock buffers from %s
11*device2_
KD:/tools/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml2default:defaultZ21-11
–
&Loading clock placement rules from %s
318*place2V
BD:/tools/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
”
)Loading package pin functions from %s...
17*device2R
>D:/tools/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
’
Loading package from %s
16*device2a
MD:/tools/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml2default:defaultZ21-16
‰
Loading io standards from %s
15*device2S
?D:/tools/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
 
$Parsing XDC File [%s] for cell '%s'
848*designutils2¥
c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default24
 system_i/processing_system7_0/U02default:defaultZ20-848
©
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2¥
c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc2default:default24
 system_i/processing_system7_0/U02default:defaultZ20-847
þ
$Parsing XDC File [%s] for cell '%s'
848*designutils2
|c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc2default:default2'
system_i/sw_4bit/U02default:defaultZ20-848
‡
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
|c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0.xdc2default:default2'
system_i/sw_4bit/U02default:defaultZ20-847
…
$Parsing XDC File [%s] for cell '%s'
848*designutils2—
‚c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc2default:default2'
system_i/sw_4bit/U02default:defaultZ20-848
Ž
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2—
‚c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0_board.xdc2default:default2'
system_i/sw_4bit/U02default:defaultZ20-847
»
$Parsing XDC File [%s] for cell '%s'
848*designutils2·
¢c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc2default:default2=
)system_i/rst_processing_system7_0_100M/U02default:defaultZ20-848
Ä
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2·
¢c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0.xdc2default:default2=
)system_i/rst_processing_system7_0_100M/U02default:defaultZ20-847
Á
$Parsing XDC File [%s] for cell '%s'
848*designutils2½
¨c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc2default:default2=
)system_i/rst_processing_system7_0_100M/U02default:defaultZ20-848
Ê
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2½
¨c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_rst_processing_system7_0_100M_0/system_rst_processing_system7_0_100M_0_board.xdc2default:default2=
)system_i/rst_processing_system7_0_100M/U02default:defaultZ20-847
€
$Parsing XDC File [%s] for cell '%s'
848*designutils2
|c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc2default:default2)
system_i/btns_4bit/U02default:defaultZ20-848
‰
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
|c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1.xdc2default:default2)
system_i/btns_4bit/U02default:defaultZ20-847
‡
$Parsing XDC File [%s] for cell '%s'
848*designutils2—
‚c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc2default:default2)
system_i/btns_4bit/U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2—
‚c:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/sources_1/bd/system/ip/system_axi_gpio_0_1/system_axi_gpio_0_1_board.xdc2default:default2)
system_i/btns_4bit/U02default:defaultZ20-847
£
Parsing XDC File [%s]
179*designutils2m
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:defaultZ20-179
ê
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[3]2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
152default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
152default:default8@Z17-55
ê
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[3]2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
162default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
162default:default8@Z17-55
ê
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[2]2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
172default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
172default:default8@Z17-55
ê
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[2]2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
182default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
182default:default8@Z17-55
ê
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[1]2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
192default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
192default:default8@Z17-55
ê
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[0]2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
202default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
202default:default8@Z17-55
ê
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[1]2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
212default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
212default:default8@Z17-55
ê
No ports matched '%s'.
584*	planAhead2&
btns_4bit_tri_i[0]2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
222default:default8@Z12-584
ê
"'%s' expects at least one object.
55*common2 
set_property2default:default2o
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:default2
222default:default8@Z17-55
¬
Finished Parsing XDC File [%s]
178*designutils2m
YC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab2/lab2.xdc2default:defaultZ20-178
ª
Parsing XDC File [%s]
179*designutils2t
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:defaultZ20-179
ä
No ports matched '%s'.
584*	planAhead2
LED[0]2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
42default:default8@Z12-584
ð
"'%s' expects at least one object.
55*common2 
set_property2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
42default:default8@Z17-55
ä
No ports matched '%s'.
584*	planAhead2
LED[0]2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
52default:default8@Z12-584
ð
"'%s' expects at least one object.
55*common2 
set_property2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
52default:default8@Z17-55
ä
No ports matched '%s'.
584*	planAhead2
LED[1]2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
62default:default8@Z12-584
ð
"'%s' expects at least one object.
55*common2 
set_property2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
62default:default8@Z17-55
ä
No ports matched '%s'.
584*	planAhead2
LED[1]2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
72default:default8@Z12-584
ð
"'%s' expects at least one object.
55*common2 
set_property2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
72default:default8@Z17-55
ä
No ports matched '%s'.
584*	planAhead2
LED[2]2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
82default:default8@Z12-584
ð
"'%s' expects at least one object.
55*common2 
set_property2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
82default:default8@Z17-55
ä
No ports matched '%s'.
584*	planAhead2
LED[2]2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
92default:default8@Z12-584
ð
"'%s' expects at least one object.
55*common2 
set_property2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
92default:default8@Z17-55
å
No ports matched '%s'.
584*	planAhead2
LED[3]2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
102default:default8@Z12-584
ñ
"'%s' expects at least one object.
55*common2 
set_property2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
102default:default8@Z17-55
å
No ports matched '%s'.
584*	planAhead2
LED[3]2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
112default:default8@Z12-584
ñ
"'%s' expects at least one object.
55*common2 
set_property2default:default2v
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:default2
112default:default8@Z17-55
³
Finished Parsing XDC File [%s]
178*designutils2t
`C:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.srcs/constrs_1/imports/lab3/lab4_system.xdc2default:defaultZ20-178
³
Parsing XDC File [%s]
179*designutils2}
iC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.runs/impl_1/.Xil/Vivado-6944-/dcp/system_wrapper.xdc2default:defaultZ20-179
¼
Finished Parsing XDC File [%s]
178*designutils2}
iC:/Users/Fengxiyuan/Desktop/lab4/project_2/project_2.runs/impl_1/.Xil/Vivado-6944-/dcp/system_wrapper.xdc2default:defaultZ20-178
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-144
§
!Unisim Transformation Summary:
%s111*project2k
W  A total of 4 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 4 instances
2default:defaultZ1-111
û
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2!
link_design: 2default:default2
00:00:312default:default2
00:00:442default:default2
701.4652default:default2
380.6642default:defaultZ17-268


End Record