Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Feb 23 16:20:18 2022
| Host         : DESKTOP-D2CUC0G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file StopWatch_control_sets_placed.rpt
| Design       : StopWatch
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            7 |
| Yes          | Yes                   | No                     |              16 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+-------------------------------------+-------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |            Enable Signal            |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+-------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_BUFG               |                                     |                                     |                2 |              3 |         1.50 |
|  clk_BUFG               | contrl_st/st_contrl[1]/Q_reg_9      | contrl_st/st_contrl[0]/CounterReset |                1 |              4 |         4.00 |
|  clk_BUFG               | st_count/digit0/countBCD[0]/carry0  | contrl_st/st_contrl[0]/CounterReset |                2 |              4 |         2.00 |
|  clk_BUFG               | st_count/digit1/countBCD[1]/p_0_in  | contrl_st/st_contrl[0]/CounterReset |                2 |              4 |         2.00 |
|  clk_BUFG               | st_count/digit2/countBCD[1]/enable0 | contrl_st/st_contrl[0]/CounterReset |                2 |              4 |         2.00 |
|  clk_BUFG               | contrl_st/st_contrl[2]/RegisterEN   | contrl_st/st_contrl[0]/Q_reg_0      |                7 |             16 |         2.29 |
|  clock_100Mhz_IBUF_BUFG |                                     |                                     |                6 |             23 |         3.83 |
+-------------------------+-------------------------------------+-------------------------------------+------------------+----------------+--------------+


