Timestamp,CPUs,Area,Value,Unit,Description,Sample,Stddev,Multiplex,Bottleneck
1.006751566,S0-C0,Backend_Bound,73.37,% Slots,,,0.00,6.35,
1.006751566,S0-C0,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,6.2,
1.006751566,S0-C0,Backend_Bound.Memory_Bound,22.75,% Slots,This metric represents fraction of slots the Memory subsystem within the Backend was a bottleneck...,,0.00,5.51,
1.006751566,S0-C0,Backend_Bound.Core_Bound,50.62,% Slots,This metric represents fraction of slots where Core non- memory issues were of a bottleneck...,,0.00,5.51,
1.006751566,S0-C0,Retiring.Microcode_Sequencer,9.89,% Slots,This metric represents fraction of slots the CPU was retiring uops fetched by the Microcode Sequencer (MS) unit...,idq.ms_uops,0.00,6.15,
1.006751566,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.64,% Clocks,This metric estimates the fraction of cycles when the CPU was stalled due to switches of uop delivery to the Microcode Sequencer (MS)...,idq.ms_switches,0.00,5.54,
1.006751566,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.09,% Stalls,This metric estimates how often the CPU was stalled without loads missing the L1 data cache...,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.71,
1.006751566,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.99,% Stalls,This metric estimates how often the CPU was stalled due to loads accesses to L3 cache or contended with a sibling Core...,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006751566,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.89,% Clocks,This metric estimates fraction of cycles the CPU performance was potentially limited due to Core computation issues (non divider-related)...,,0.00,5.1,<==
1.006751566,S0-C0-T0,MUX,4.99,%,PerfMon Event Multiplexing accuracy indicator,,0.00,100.0,
1.006751566,S0-C1,Frontend_Bound,24.19,% Slots,,,0.00,6.74,
1.006751566,S0-C1,Bad_Speculation,22.03,% Slots,,,0.00,6.35,
1.006751566,S0-C1,Backend_Bound,17.97,% Slots,,,0.00,6.35,
1.006751566,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.62,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend bandwidth issues...,,0.00,6.16,
1.006751566,S0-C1,Bad_Speculation.Branch_Mispredicts,21.62,% Slots,This metric represents fraction of slots the CPU has wasted due to Branch Misprediction...,br_misp_retired.all_branches,0.00,6.15,
1.006751566,S0-C1,Backend_Bound.Memory_Bound,21.81,% Slots,,,0.00,5.5,
1.006751566,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.03,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to the MITE pipeline (Legacy Decode Pipeline)...,,0.00,5.23,
1.006751566,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.79,% Core_Clocks,This metric represents Core fraction of cycles in which CPU was likely limited due to DSB (decoded uop cache) fetch pipeline...,,0.00,5.26,<==
1.006751566,S0-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.006751566,S0-C2,Frontend_Bound,38.53,% Slots,,,0.00,6.74,
1.006751566,S0-C2,Bad_Speculation,15.35,% Slots,,,0.00,6.35,
1.006751566,S0-C2,Backend_Bound,16.05,% Slots,,,0.00,6.35,
1.006751566,S0-C2,Retiring,16.74,% Slots,,uops_retired.retire_slots:pp,0.00,6.19,
1.006751566,S0-C2,Frontend_Bound.Frontend_Bandwidth,82.41,% Slots,,,0.00,6.16,
1.006751566,S0-C2,Bad_Speculation.Branch_Mispredicts,14.95,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.006751566,S0-C2,Backend_Bound.Core_Bound,11.50,% Slots,,,0.00,5.49,
1.006751566,S0-C2,Retiring.Microcode_Sequencer,7.35,% Slots,,idq.ms_uops,0.00,6.14,
1.006751566,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.78,% Clocks,,idq.ms_switches,0.00,5.54,
1.006751566,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.31,% Core_Clocks,,,0.00,5.22,<==
1.006751566,S0-C2-T0,MUX,4.98,%,,,0.00,100.0,
1.006751566,S0-C3,Frontend_Bound,38.39,% Slots,,,0.00,6.74,
1.006751566,S0-C3,Bad_Speculation,14.20,% Slots,,,0.00,6.35,
1.006751566,S0-C3,Backend_Bound,19.79,% Slots,,,0.00,6.35,
1.006751566,S0-C3,Frontend_Bound.Frontend_Latency,27.67,% Slots,This metric represents fraction of slots the CPU was stalled due to Frontend latency issues...,rs_events.empty_end,0.00,5.5,<==
1.006751566,S0-C3,Frontend_Bound.Frontend_Bandwidth,21.49,% Slots,,,0.00,6.16,
1.006751566,S0-C3,Bad_Speculation.Branch_Mispredicts,14.04,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006751566,S0-C3,Backend_Bound.Memory_Bound,16.73,% Slots,,,0.00,5.5,
1.006751566,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.56,% Clocks,This metric represents fraction of cycles the CPU was stalled due to instruction cache misses...,,0.00,5.54,
1.006751566,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.96,% Clocks_est,This metric represents fraction of cycles the CPU was stalled due to Branch Resteers...,br_misp_retired.all_branches,0.00,5.3,
1.006751566,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.06,% Core_Clocks,,,0.00,5.22,
1.006751566,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.05,% Core_Clocks,,,0.00,5.26,
1.006751566,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006751566,S0-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.006751566,S0-C4,Frontend_Bound,21.76,% Slots,,,0.00,6.73,
1.006751566,S0-C4,Bad_Speculation,23.14,% Slots,,,0.00,6.34,
1.006751566,S0-C4,Backend_Bound,20.75,% Slots,,,0.00,6.34,
1.006751566,S0-C4,Frontend_Bound.Frontend_Latency,34.95,% Slots,,rs_events.empty_end,0.00,5.5,
1.006751566,S0-C4,Bad_Speculation.Branch_Mispredicts,22.66,% Slots,,br_misp_retired.all_branches,0.00,6.15,<==
1.006751566,S0-C4,Backend_Bound.Memory_Bound,47.77,% Slots,,,0.00,5.49,
1.006751566,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.006751566,S0-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.006751566,S0-C5,Frontend_Bound,24.13,% Slots,,,0.00,6.73,
1.006751566,S0-C5,Bad_Speculation,17.76,% Slots,,,0.00,6.33,
1.006751566,S0-C5,Backend_Bound,34.09,% Slots,,,0.00,6.33,
1.006751566,S0-C5,Frontend_Bound.Frontend_Latency,20.11,% Slots,,rs_events.empty_end,0.00,5.5,
1.006751566,S0-C5,Frontend_Bound.Frontend_Bandwidth,21.58,% Slots,,,0.00,6.17,
1.006751566,S0-C5,Bad_Speculation.Branch_Mispredicts,17.32,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.006751566,S0-C5,Backend_Bound.Core_Bound,55.12,% Slots,,,0.00,5.5,<==
1.006751566,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.53,% Clocks,,,0.00,5.54,
1.006751566,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006751566,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.67,% Core_Clocks,,,0.00,5.22,
1.006751566,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.75,% Core_Clocks,,,0.00,5.26,
1.006751566,S0-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.006751566,S0-C6,Frontend_Bound,34.92,% Slots,,,0.00,6.73,
1.006751566,S0-C6,Bad_Speculation,12.77,% Slots,,,0.00,6.33,
1.006751566,S0-C6,Backend_Bound,18.41,% Slots,,,0.00,6.33,
1.006751566,S0-C6,Retiring,19.27,% Slots,,uops_retired.retire_slots:pp,0.00,6.17,
1.006751566,S0-C6,Frontend_Bound.Frontend_Latency,16.46,% Slots,,rs_events.empty_end,0.00,5.5,
1.006751566,S0-C6,Frontend_Bound.Frontend_Bandwidth,91.57,% Slots,,,0.00,6.17,
1.006751566,S0-C6,Bad_Speculation.Branch_Mispredicts,12.54,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.006751566,S0-C6,Backend_Bound.Memory_Bound,17.91,% Slots,,,0.00,5.5,
1.006751566,S0-C6,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,6.14,
1.006751566,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.75,% Clocks,,,0.00,5.55,
1.006751566,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
1.006751566,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.51,% Clocks,,idq.ms_switches,0.00,5.54,
1.006751566,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.27,% Core_Clocks,,,0.00,5.22,<==
1.006751566,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.006751566,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006751566,S0-C6-T0,MUX,4.99,%,,,0.00,100.0,
1.006751566,S0-C7,Frontend_Bound,39.28,% Slots,,,0.00,6.73,
1.006751566,S0-C7,Bad_Speculation,15.31,% Slots,,,0.00,6.33,
1.006751566,S0-C7,Backend_Bound,21.78,% Slots,,,0.00,6.33,
1.006751566,S0-C7,Retiring,19.74,% Slots,,uops_retired.retire_slots:pp,0.00,6.17,
1.006751566,S0-C7,Frontend_Bound.Frontend_Latency,35.10,% Slots,,rs_events.empty_end,0.00,5.5,
1.006751566,S0-C7,Bad_Speculation.Branch_Mispredicts,15.14,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006751566,S0-C7,Backend_Bound.Memory_Bound,27.52,% Slots,,,0.00,5.49,
1.006751566,S0-C7,Retiring.Microcode_Sequencer,6.67,% Slots,,idq.ms_uops,0.00,6.15,
1.006751566,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.55,
1.006751566,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.006751566,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.97,% Clocks,,idq.ms_switches,0.00,5.54,
1.006751566,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006751566,S0-C7-T0,MUX,4.99,%,,,0.00,100.0,
1.006751566,S1-C0,Frontend_Bound,29.22,% Slots,,,0.00,6.73,
1.006751566,S1-C0,Bad_Speculation,22.13,% Slots,,,0.00,6.34,
1.006751566,S1-C0,Backend_Bound,13.55,% Slots,,,0.00,6.34,
1.006751566,S1-C0,Frontend_Bound.Frontend_Bandwidth,53.32,% Slots,,,0.00,6.17,<==
1.006751566,S1-C0,Bad_Speculation.Branch_Mispredicts,21.87,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006751566,S1-C0,Backend_Bound.Core_Bound,10.39,% Slots,,,0.00,5.52,
1.006751566,S1-C0-T0,MUX,5.00,%,,,0.00,100.0,
1.006751566,S1-C1,Frontend_Bound,27.92,% Slots,,,0.00,6.72,
1.006751566,S1-C1,Bad_Speculation,20.54,% Slots,,,0.00,6.32,
1.006751566,S1-C1,Backend_Bound,22.83,% Slots,,,0.00,6.32,
1.006751566,S1-C1,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,6.16,
1.006751566,S1-C1,Frontend_Bound.Frontend_Bandwidth,44.88,% Slots,,,0.00,6.17,<==
1.006751566,S1-C1,Bad_Speculation.Branch_Mispredicts,20.14,% Slots,,br_misp_retired.all_branches,0.00,6.15,
1.006751566,S1-C1,Backend_Bound.Core_Bound,14.20,% Slots,,,0.00,5.51,
1.006751566,S1-C1,Retiring.Microcode_Sequencer,5.29,% Slots,,idq.ms_uops,0.00,6.14,
1.006751566,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.09,% Clocks,,idq.ms_switches,0.00,5.54,
1.006751566,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.61,% Clocks,,,0.00,5.09,
1.006751566,S1-C1-T0,MUX,4.99,%,,,0.00,100.0,
1.006751566,S1-C2,Frontend_Bound,38.15,% Slots,,,0.00,6.71,
1.006751566,S1-C2,Bad_Speculation,13.68,% Slots,,,0.00,6.31,
1.006751566,S1-C2,Backend_Bound,18.93,% Slots,,,0.00,6.31,
1.006751566,S1-C2,Frontend_Bound.Frontend_Latency,31.58,% Slots,,rs_events.empty_end,0.00,5.5,
1.006751566,S1-C2,Bad_Speculation.Branch_Mispredicts,13.51,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.006751566,S1-C2,Backend_Bound.Memory_Bound,11.42,% Slots,,,0.00,5.5,
1.006751566,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.93,% Clocks,,,0.00,5.54,
1.006751566,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006751566,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006751566,S1-C2-T0,MUX,4.99,%,,,0.00,100.0,
1.006751566,S1-C3,Frontend_Bound,23.02,% Slots,,,0.00,6.71,
1.006751566,S1-C3,Bad_Speculation,24.13,% Slots,,,0.00,6.31,
1.006751566,S1-C3,Backend_Bound,16.57,% Slots,This category represents fraction of slots where no uops are being delivered due to a lack of required resources for accepting new uops in the Backend...,,0.00,6.31,
1.006751566,S1-C3,Retiring,15.46,% Slots,,uops_retired.retire_slots:pp,0.00,6.15,
1.006751566,S1-C3,Frontend_Bound.Frontend_Bandwidth,100.16,% Slots,,,0.00,6.16,
1.006751566,S1-C3,Bad_Speculation.Branch_Mispredicts,23.83,% Slots,,br_misp_retired.all_branches,0.00,6.16,<==
1.006751566,S1-C3,Retiring.Microcode_Sequencer,9.38,% Slots,,idq.ms_uops,0.00,6.15,
1.006751566,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.68,% Clocks,,idq.ms_switches,0.00,5.54,
1.006751566,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.52,% Core_Clocks,,,0.00,5.23,
1.006751566,S1-C3-T0,MUX,4.99,%,,,0.00,100.0,
1.006751566,S1-C4,Frontend_Bound,35.42,% Slots,,,0.00,6.7,
1.006751566,S1-C4,Bad_Speculation,17.91,% Slots,,,0.00,6.3,
1.006751566,S1-C4,Backend_Bound,22.01,% Slots,,,0.00,6.3,
1.006751566,S1-C4,Frontend_Bound.Frontend_Latency,20.19,% Slots,,rs_events.empty_end,0.00,5.51,
1.006751566,S1-C4,Frontend_Bound.Frontend_Bandwidth,27.22,% Slots,,,0.00,6.16,
1.006751566,S1-C4,Bad_Speculation.Branch_Mispredicts,17.62,% Slots,,br_misp_retired.all_branches,0.00,6.16,
1.006751566,S1-C4,Backend_Bound.Core_Bound,16.48,% Slots,,,0.00,5.48,
1.006751566,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.14,% Clocks,,,0.00,5.55,
1.006751566,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.006751566,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.17,% Core_Clocks,,,0.00,5.23,<==
1.006751566,S1-C4-T0,MUX,4.99,%,,,0.00,100.0,
1.006751566,S1-C5,Frontend_Bound,29.22,% Slots,,,0.00,6.7,
1.006751566,S1-C5,Bad_Speculation,18.18,% Slots,,,0.00,6.3,
1.006751566,S1-C5,Backend_Bound,24.90,% Slots,,,0.00,6.3,
1.006751566,S1-C5,Frontend_Bound.Frontend_Latency,37.74,% Slots,,rs_events.empty_end,0.00,5.5,
1.006751566,S1-C5,Bad_Speculation.Branch_Mispredicts,18.03,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006751566,S1-C5,Backend_Bound.Memory_Bound,13.86,% Slots,,,0.00,5.47,
1.006751566,S1-C5,Backend_Bound.Core_Bound,11.04,% Slots,,,0.00,5.47,
1.006751566,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.49,% Clocks,,,0.00,5.55,
1.006751566,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
1.006751566,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
1.006751566,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,4.99,
1.006751566,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.16,% Clocks,,,0.00,5.09,
1.006751566,S1-C5-T0,MUX,4.99,%,,,0.00,100.0,
1.006751566,S1-C6,Frontend_Bound,36.00,% Slots,,,0.00,6.69,
1.006751566,S1-C6,Bad_Speculation,16.70,% Slots,,,0.00,6.3,
1.006751566,S1-C6,Backend_Bound,18.86,% Slots,,,0.00,6.3,
1.006751566,S1-C6,Frontend_Bound.Frontend_Latency,17.82,% Slots,,rs_events.empty_end,0.00,5.51,
1.006751566,S1-C6,Frontend_Bound.Frontend_Bandwidth,33.94,% Slots,,,0.00,6.16,
1.006751566,S1-C6,Bad_Speculation.Branch_Mispredicts,16.50,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006751566,S1-C6,Backend_Bound.Core_Bound,11.23,% Slots,,,0.00,5.46,
1.006751566,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.80,% Clocks,,,0.00,5.55,
1.006751566,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
1.006751566,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.72,% Core_Clocks,,,0.00,5.24,
1.006751566,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.26,% Core_Clocks,,,0.00,5.26,<==
1.006751566,S1-C6-T0,MUX,5.00,%,,,0.00,100.0,
1.006751566,S1-C7,Frontend_Bound,42.28,% Slots,,,0.00,6.69,
1.006751566,S1-C7,Bad_Speculation,15.04,% Slots,,,0.00,6.29,
1.006751566,S1-C7,Backend_Bound,18.23,% Slots,,,0.00,6.29,
1.006751566,S1-C7,Frontend_Bound.Frontend_Latency,32.26,% Slots,,rs_events.empty_end,0.00,5.51,
1.006751566,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.97,% Slots,,,0.00,6.16,
1.006751566,S1-C7,Bad_Speculation.Branch_Mispredicts,14.35,% Slots,,br_misp_retired.all_branches,0.00,6.14,
1.006751566,S1-C7,Backend_Bound.Core_Bound,12.76,% Slots,,,0.00,5.47,
1.006751566,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
1.006751566,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.94,% Core_Clocks,,,0.00,5.23,
1.006751566,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.37,% Core_Clocks,,,0.00,5.26,
1.006751566,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
1.006751566,S0-C0-T1,MUX,4.99,%,,,0.00,100.0,
1.006751566,S0-C1-T1,MUX,4.99,%,,,0.00,100.0,
1.006751566,S0-C2-T1,MUX,4.99,%,,,0.00,100.0,
1.006751566,S0-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.006751566,S0-C4-T1,MUX,4.99,%,,,0.00,100.0,
1.006751566,S0-C5-T1,MUX,4.99,%,,,0.00,100.0,
1.006751566,S0-C6-T1,MUX,4.99,%,,,0.00,100.0,
1.006751566,S0-C7-T1,MUX,4.99,%,,,0.00,100.0,
1.006751566,S1-C0-T1,MUX,5.00,%,,,0.00,100.0,
1.006751566,S1-C1-T1,MUX,5.00,%,,,0.00,100.0,
1.006751566,S1-C2-T1,MUX,5.00,%,,,0.00,100.0,
1.006751566,S1-C3-T1,MUX,4.99,%,,,0.00,100.0,
1.006751566,S1-C4-T1,MUX,5.00,%,,,0.00,100.0,
1.006751566,S1-C5-T1,MUX,5.00,%,,,0.00,100.0,
1.006751566,S1-C6-T1,MUX,5.00,%,,,0.00,100.0,
1.006751566,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
2.075159321,S0-C0,Frontend_Bound,23.39,% Slots,,,0.00,5.24,
2.075159321,S0-C0,Backend_Bound,42.96,% Slots,,,0.00,5.24,
2.075159321,S0-C0,Retiring,27.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.075159321,S0-C0,Frontend_Bound.Frontend_Bandwidth,45.43,% Slots,,,0.00,5.24,
2.075159321,S0-C0,Backend_Bound.Memory_Bound,48.48,% Slots,,,0.00,5.23,<==
2.075159321,S0-C0,Retiring.Microcode_Sequencer,8.10,% Slots,,idq.ms_uops,0.00,5.23,
2.075159321,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.76,% Clocks,,idq.ms_switches,0.00,5.24,
2.075159321,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.84,% Core_Clocks,,,0.00,5.25,
2.075159321,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
2.075159321,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.59,% Stalls,This metric estimates how often the CPU was stalled on accesses to external memory (DRAM) by loads...,mem_load_uops_retired.l3_miss:pp,0.00,5.56,
2.075159321,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
2.075159321,S0-C1,Frontend_Bound,23.84,% Slots,,,0.00,5.23,
2.075159321,S0-C1,Backend_Bound,32.46,% Slots,,,0.00,5.23,<==
2.075159321,S0-C1,Frontend_Bound.Frontend_Bandwidth,28.89,% Slots,,,0.00,5.23,
2.075159321,S0-C1,Backend_Bound.Memory_Bound,17.40,% Slots,,,0.00,5.23,
2.075159321,S0-C1,Backend_Bound.Core_Bound,15.06,% Slots,,,0.00,5.23,
2.075159321,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.10,% Core_Clocks,,,0.00,5.25,
2.075159321,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.56,
2.075159321,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.75,% Clocks,,,0.00,5.24,
2.075159321,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
2.075159321,S0-C2,Frontend_Bound.Frontend_Bandwidth,27.57,% Slots,,,0.00,5.23,
2.075159321,S0-C2,Backend_Bound.Memory_Bound,29.46,% Slots,,,0.00,5.23,
2.075159321,S0-C2,Backend_Bound.Core_Bound,40.16,% Slots,,,0.00,5.23,<==
2.075159321,S0-C2,Retiring.Microcode_Sequencer,8.46,% Slots,,idq.ms_uops,0.00,5.23,
2.075159321,S0-C2,Backend_Bound,69.61,% Slots,,,0.00,5.24,
2.075159321,S0-C2,Retiring,14.95,% Slots,This category represents fraction of slots utilized by useful work i...,uops_retired.retire_slots:pp,0.00,5.23,
2.075159321,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.70,% Clocks,,idq.ms_switches,0.00,5.24,
2.075159321,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.08,% Core_Clocks,,,0.00,5.24,
2.075159321,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
2.075159321,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.59,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.57,
2.075159321,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
2.075159321,S0-C3,Frontend_Bound,27.78,% Slots,,,0.00,5.24,
2.075159321,S0-C3,Backend_Bound,35.69,% Slots,,,0.00,5.24,
2.075159321,S0-C3,Retiring,22.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.075159321,S0-C3,Frontend_Bound.Frontend_Latency,15.27,% Slots,,rs_events.empty_end,0.00,5.23,
2.075159321,S0-C3,Frontend_Bound.Frontend_Bandwidth,24.45,% Slots,,,0.00,5.23,
2.075159321,S0-C3,Backend_Bound.Memory_Bound,82.79,% Slots,,,0.00,5.23,
2.075159321,S0-C3,Retiring.Microcode_Sequencer,2.11,% Slots,,idq.ms_uops,0.00,5.22,
2.075159321,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.07,% Clocks,,,0.00,5.25,
2.075159321,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,
2.075159321,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.04,% Clocks,,idq.ms_switches,0.00,5.25,
2.075159321,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.95,% Core_Clocks,,,0.00,5.25,
2.075159321,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.65,% Core_Clocks,,,0.00,5.25,
2.075159321,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,<==
2.075159321,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.57,
2.075159321,S0-C3-T0,MUX,5.22,%,,,0.00,100.0,
2.075159321,S0-C4,Frontend_Bound,24.84,% Slots,,,0.00,5.23,
2.075159321,S0-C4,Backend_Bound,44.91,% Slots,,,0.00,5.23,
2.075159321,S0-C4,Retiring,19.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.075159321,S0-C4,Frontend_Bound.Frontend_Bandwidth,64.57,% Slots,,,0.00,5.23,
2.075159321,S0-C4,Backend_Bound.Core_Bound,57.57,% Slots,,,0.00,5.23,<==
2.075159321,S0-C4,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.23,
2.075159321,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.21,% Clocks,,idq.ms_switches,0.00,5.24,
2.075159321,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.42,% Core_Clocks,,,0.00,5.25,
2.075159321,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
2.075159321,S0-C5,Frontend_Bound,22.74,% Slots,This category represents fraction of slots where the processor's Frontend undersupplies its Backend...,,0.00,5.24,
2.075159321,S0-C5,Backend_Bound,45.42,% Slots,,,0.00,5.24,
2.075159321,S0-C5,Retiring,14.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.075159321,S0-C5,Backend_Bound.Memory_Bound,63.03,% Slots,,,0.00,5.23,<==
2.075159321,S0-C5,Retiring.Microcode_Sequencer,8.92,% Slots,,idq.ms_uops,0.00,5.23,
2.075159321,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.05,% Clocks,,idq.ms_switches,0.00,5.24,
2.075159321,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
2.075159321,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.93,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.58,
2.075159321,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
2.075159321,S0-C6,Frontend_Bound,29.16,% Slots,,,0.00,5.24,
2.075159321,S0-C6,Backend_Bound,36.40,% Slots,,,0.00,5.24,
2.075159321,S0-C6,Frontend_Bound.Frontend_Latency,17.30,% Slots,,rs_events.empty_end,0.00,5.24,
2.075159321,S0-C6,Frontend_Bound.Frontend_Bandwidth,20.93,% Slots,,,0.00,5.23,
2.075159321,S0-C6,Backend_Bound.Memory_Bound,32.34,% Slots,,,0.00,5.23,
2.075159321,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.24,
2.075159321,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.075159321,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.19,% Core_Clocks,,,0.00,5.25,
2.075159321,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.00,% Core_Clocks,,,0.00,5.25,
2.075159321,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.58,<==
2.075159321,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
2.075159321,S0-C7,Frontend_Bound,21.81,% Slots,,,0.00,5.24,
2.075159321,S0-C7,Backend_Bound,46.06,% Slots,,,0.00,5.24,
2.075159321,S0-C7,Retiring,18.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
2.075159321,S0-C7,Backend_Bound.Memory_Bound,19.23,% Slots,,,0.00,5.23,
2.075159321,S0-C7,Backend_Bound.Core_Bound,26.82,% Slots,,,0.00,5.23,<==
2.075159321,S0-C7,Retiring.Microcode_Sequencer,15.08,% Slots,,idq.ms_uops,0.00,5.23,
2.075159321,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.01,% Clocks,,idq.ms_switches,0.00,5.24,
2.075159321,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.48,
2.075159321,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.58,
2.075159321,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
2.075159321,S1-C0,Frontend_Bound,32.55,% Slots,,,0.00,5.24,
2.075159321,S1-C0,Backend_Bound,32.33,% Slots,,,0.00,5.24,
2.075159321,S1-C0,Frontend_Bound.Frontend_Latency,24.64,% Slots,,rs_events.empty_end,0.00,5.24,
2.075159321,S1-C0,Backend_Bound.Memory_Bound,18.00,% Slots,,,0.00,5.24,
2.075159321,S1-C0,Backend_Bound.Core_Bound,14.33,% Slots,,,0.00,5.24,
2.075159321,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.20,% Clocks,,,0.00,5.24,
2.075159321,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.25,<==
2.075159321,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.49,
2.075159321,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.58,
2.075159321,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
2.075159321,S1-C1,Backend_Bound,65.45,% Slots,,,0.00,5.22,
2.075159321,S1-C1,Backend_Bound.Memory_Bound,53.56,% Slots,,,0.00,5.22,
2.075159321,S1-C1,Backend_Bound.Core_Bound,11.88,% Slots,,,0.00,5.22,
2.075159321,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.59,<==
2.075159321,S1-C1-T0,MUX,5.22,%,,,0.00,100.0,
2.075159321,S1-C2,Frontend_Bound,31.19,% Slots,,,0.00,5.24,
2.075159321,S1-C2,Bad_Speculation,15.05,% Slots,,,0.00,5.24,
2.075159321,S1-C2,Backend_Bound,24.72,% Slots,,,0.00,5.24,
2.075159321,S1-C2,Retiring,26.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
2.075159321,S1-C2,Frontend_Bound.Frontend_Latency,17.92,% Slots,,rs_events.empty_end,0.00,5.23,
2.075159321,S1-C2,Frontend_Bound.Frontend_Bandwidth,27.88,% Slots,,,0.00,5.24,
2.075159321,S1-C2,Bad_Speculation.Branch_Mispredicts,14.76,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.075159321,S1-C2,Backend_Bound.Core_Bound,26.81,% Slots,,,0.00,5.23,
2.075159321,S1-C2,Retiring.Microcode_Sequencer,2.15,% Slots,,idq.ms_uops,0.00,5.22,
2.075159321,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.40,% Clocks,,,0.00,5.25,
2.075159321,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.075159321,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.78,% Clocks,,idq.ms_switches,0.00,5.25,
2.075159321,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.24,% Core_Clocks,,,0.00,5.25,<==
2.075159321,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.76,% Core_Clocks,,,0.00,5.25,
2.075159321,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.58,% Clocks,,,0.00,5.24,
2.075159321,S1-C2-T0,MUX,5.22,%,,,0.00,100.0,
2.075159321,S1-C3,Frontend_Bound,27.35,% Slots,,,0.00,5.24,
2.075159321,S1-C3,Bad_Speculation,11.74,% Slots,,,0.00,5.24,
2.075159321,S1-C3,Backend_Bound,33.46,% Slots,,,0.00,5.24,
2.075159321,S1-C3,Frontend_Bound.Frontend_Latency,38.77,% Slots,,rs_events.empty_end,0.00,5.23,
2.075159321,S1-C3,Bad_Speculation.Branch_Mispredicts,11.59,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.075159321,S1-C3,Backend_Bound.Core_Bound,25.70,% Slots,,,0.00,5.23,<==
2.075159321,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
2.075159321,S1-C3-T0,MUX,5.23,%,,,0.00,100.0,
2.075159321,S1-C4,Frontend_Bound.Frontend_Bandwidth,22.02,% Slots,,,0.00,5.23,
2.075159321,S1-C4,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.075159321,S1-C4,Backend_Bound.Memory_Bound,10.13,% Slots,,,0.00,5.23,
2.075159321,S1-C4,Backend_Bound.Core_Bound,31.89,% Slots,,,0.00,5.23,<==
2.075159321,S1-C4,Bad_Speculation,14.76,% Slots,This category represents fraction of slots wasted due to incorrect speculations...,,0.00,5.24,
2.075159321,S1-C4,Backend_Bound,42.02,% Slots,,,0.00,5.24,
2.075159321,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.44,% Core_Clocks,,,0.00,5.25,
2.075159321,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.71,% Core_Clocks,,,0.00,5.24,
2.075159321,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.6,
2.075159321,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
2.075159321,S1-C5,Frontend_Bound,23.66,% Slots,,,0.00,5.23,
2.075159321,S1-C5,Bad_Speculation,14.08,% Slots,,,0.00,5.23,
2.075159321,S1-C5,Backend_Bound,37.66,% Slots,,,0.00,5.23,
2.075159321,S1-C5,Frontend_Bound.Frontend_Bandwidth,29.74,% Slots,,,0.00,5.23,
2.075159321,S1-C5,Bad_Speculation.Branch_Mispredicts,13.88,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.075159321,S1-C5,Backend_Bound.Core_Bound,91.60,% Slots,,,0.00,5.23,<==
2.075159321,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.29,% Core_Clocks,,,0.00,5.25,
2.075159321,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.96,% Core_Clocks,,,0.00,5.25,
2.075159321,S1-C5-T0,MUX,5.22,%,,,0.00,100.0,
2.075159321,S1-C6,Frontend_Bound.Frontend_Bandwidth,44.16,% Slots,,,0.00,5.24,
2.075159321,S1-C6,Bad_Speculation.Branch_Mispredicts,18.40,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.075159321,S1-C6,Bad_Speculation,18.59,% Slots,,,0.00,5.24,
2.075159321,S1-C6,Backend_Bound,30.30,% Slots,,,0.00,5.24,<==
2.075159321,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.92,% Core_Clocks,,,0.00,5.25,
2.075159321,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
2.075159321,S1-C7,Bad_Speculation,18.07,% Slots,,,0.00,5.24,
2.075159321,S1-C7,Bad_Speculation.Branch_Mispredicts,17.91,% Slots,,br_misp_retired.all_branches,0.00,5.23,
2.075159321,S1-C7,Backend_Bound,25.58,% Slots,,,0.00,5.24,
2.075159321,S1-C7,Backend_Bound.Core_Bound,51.60,% Slots,,,0.00,5.23,<==
2.075159321,S1-C7-T0,MUX,5.23,%,,,0.00,100.0,
2.075159321,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
2.075159321,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
2.075159321,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
2.075159321,S0-C3-T1,MUX,5.22,%,,,0.00,100.0,
2.075159321,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
2.075159321,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
2.075159321,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
2.075159321,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
2.075159321,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
2.075159321,S1-C1-T1,MUX,5.22,%,,,0.00,100.0,
2.075159321,S1-C2-T1,MUX,5.22,%,,,0.00,100.0,
2.075159321,S1-C3-T1,MUX,5.23,%,,,0.00,100.0,
2.075159321,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
2.075159321,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
2.075159321,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
2.075159321,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
3.578736093,S0-C0,Frontend_Bound,22.65,% Slots,,,0.00,5.33,
3.578736093,S0-C0,Bad_Speculation,18.90,% Slots,,,0.00,5.33,
3.578736093,S0-C0,Backend_Bound,18.71,% Slots,,,0.00,5.33,
3.578736093,S0-C0,Frontend_Bound.Frontend_Bandwidth,22.28,% Slots,,,0.00,5.33,
3.578736093,S0-C0,Bad_Speculation.Branch_Mispredicts,18.50,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.578736093,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.15,% Core_Clocks,,,0.00,5.33,<==
3.578736093,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.16,% Core_Clocks,,,0.00,5.32,
3.578736093,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
3.578736093,S0-C1,Frontend_Bound,34.16,% Slots,,,0.00,5.33,
3.578736093,S0-C1,Backend_Bound,14.90,% Slots,,,0.00,5.33,
3.578736093,S0-C1,Frontend_Bound.Frontend_Latency,18.52,% Slots,,rs_events.empty_end,0.00,5.32,<==
3.578736093,S0-C1,Frontend_Bound.Frontend_Bandwidth,12.60,% Slots,,,0.00,5.33,
3.578736093,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.33,
3.578736093,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
3.578736093,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.09,% Core_Clocks,,,0.00,5.33,
3.578736093,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
3.578736093,S0-C2,Frontend_Bound,34.22,% Slots,,,0.00,5.33,
3.578736093,S0-C2,Bad_Speculation,13.70,% Slots,,,0.00,5.33,
3.578736093,S0-C2,Backend_Bound,20.53,% Slots,,,0.00,5.33,
3.578736093,S0-C2,Frontend_Bound.Frontend_Latency,29.23,% Slots,,rs_events.empty_end,0.00,5.32,
3.578736093,S0-C2,Frontend_Bound.Frontend_Bandwidth,13.41,% Slots,,,0.00,5.33,
3.578736093,S0-C2,Bad_Speculation.Branch_Mispredicts,13.53,% Slots,,br_misp_retired.all_branches,0.00,5.33,
3.578736093,S0-C2,Backend_Bound.Memory_Bound,14.81,% Slots,,,0.00,5.06,
3.578736093,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.66,% Clocks,,,0.00,5.33,
3.578736093,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.578736093,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.99,% Core_Clocks,,,0.00,5.32,
3.578736093,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.37,% Core_Clocks,,,0.00,5.33,
3.578736093,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
3.578736093,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
3.578736093,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
3.578736093,S0-C3,Frontend_Bound,32.86,% Slots,,,0.00,5.33,
3.578736093,S0-C3,Bad_Speculation,13.33,% Slots,,,0.00,5.33,
3.578736093,S0-C3,Backend_Bound,19.69,% Slots,,,0.00,5.33,
3.578736093,S0-C3,Frontend_Bound.Frontend_Latency,23.17,% Slots,,rs_events.empty_end,0.00,5.32,
3.578736093,S0-C3,Bad_Speculation.Branch_Mispredicts,13.22,% Slots,,br_misp_retired.all_branches,0.00,5.33,
3.578736093,S0-C3,Backend_Bound.Memory_Bound,11.13,% Slots,,,0.00,5.06,
3.578736093,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.47,% Clocks,,,0.00,5.33,
3.578736093,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.578736093,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,
3.578736093,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
3.578736093,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
3.578736093,S0-C4,Frontend_Bound,24.09,% Slots,,,0.00,5.33,
3.578736093,S0-C4,Bad_Speculation,17.80,% Slots,,,0.00,5.33,
3.578736093,S0-C4,Backend_Bound,22.65,% Slots,,,0.00,5.33,
3.578736093,S0-C4,Frontend_Bound.Frontend_Latency,22.28,% Slots,,rs_events.empty_end,0.00,5.32,
3.578736093,S0-C4,Bad_Speculation.Branch_Mispredicts,17.58,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.578736093,S0-C4,Backend_Bound.Memory_Bound,23.94,% Slots,,,0.00,5.06,
3.578736093,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
3.578736093,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
3.578736093,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
3.578736093,S0-C5,Frontend_Bound,37.76,% Slots,,,0.00,5.33,
3.578736093,S0-C5,Bad_Speculation,13.77,% Slots,,,0.00,5.33,
3.578736093,S0-C5,Backend_Bound,23.16,% Slots,,,0.00,5.33,
3.578736093,S0-C5,Frontend_Bound.Frontend_Latency,36.32,% Slots,,rs_events.empty_end,0.00,5.32,
3.578736093,S0-C5,Bad_Speculation.Branch_Mispredicts,13.39,% Slots,,br_misp_retired.all_branches,0.00,5.33,
3.578736093,S0-C5,Backend_Bound.Core_Bound,64.98,% Slots,,,0.00,5.06,
3.578736093,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.02,% Clocks,,,0.00,5.33,
3.578736093,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
3.578736093,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
3.578736093,S0-C6,Frontend_Bound,22.80,% Slots,,,0.00,5.33,
3.578736093,S0-C6,Bad_Speculation,22.84,% Slots,,,0.00,5.33,
3.578736093,S0-C6,Backend_Bound,19.80,% Slots,,,0.00,5.33,
3.578736093,S0-C6,Retiring,18.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
3.578736093,S0-C6,Frontend_Bound.Frontend_Latency,22.95,% Slots,,rs_events.empty_end,0.00,5.32,
3.578736093,S0-C6,Frontend_Bound.Frontend_Bandwidth,37.53,% Slots,,,0.00,5.33,
3.578736093,S0-C6,Bad_Speculation.Branch_Mispredicts,22.54,% Slots,,br_misp_retired.all_branches,0.00,5.33,<==
3.578736093,S0-C6,Backend_Bound.Memory_Bound,22.20,% Slots,,,0.00,5.06,
3.578736093,S0-C6,Retiring.Microcode_Sequencer,5.59,% Slots,,idq.ms_uops,0.00,5.32,
3.578736093,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.73,% Clocks,,,0.00,5.33,
3.578736093,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
3.578736093,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.71,% Clocks,,idq.ms_switches,0.00,5.33,
3.578736093,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.47,% Core_Clocks,,,0.00,5.32,
3.578736093,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.26,% Core_Clocks,,,0.00,5.33,
3.578736093,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.26,
3.578736093,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
3.578736093,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
3.578736093,S0-C7,Frontend_Bound,24.46,% Slots,,,0.00,5.32,
3.578736093,S0-C7,Bad_Speculation,18.55,% Slots,,,0.00,5.32,
3.578736093,S0-C7,Backend_Bound,24.71,% Slots,,,0.00,5.32,
3.578736093,S0-C7,Frontend_Bound.Frontend_Latency,17.99,% Slots,,rs_events.empty_end,0.00,5.32,
3.578736093,S0-C7,Bad_Speculation.Branch_Mispredicts,18.26,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.578736093,S0-C7,Backend_Bound.Memory_Bound,21.52,% Slots,,,0.00,5.06,
3.578736093,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
3.578736093,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,<==
3.578736093,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
3.578736093,S1-C0,Frontend_Bound,45.18,% Slots,,,0.00,5.33,
3.578736093,S1-C0,Bad_Speculation,16.44,% Slots,,,0.00,5.33,
3.578736093,S1-C0,Frontend_Bound.Frontend_Latency,55.70,% Slots,,rs_events.empty_end,0.00,5.32,
3.578736093,S1-C0,Frontend_Bound.Frontend_Bandwidth,10.40,% Slots,,,0.00,5.33,
3.578736093,S1-C0,Bad_Speculation.Branch_Mispredicts,16.26,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.578736093,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.61,% Clocks,,,0.00,5.32,
3.578736093,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
3.578736093,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.26,% Core_Clocks,,,0.00,5.33,
3.578736093,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.51,% Core_Clocks,,,0.00,5.32,
3.578736093,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
3.578736093,S1-C1,Frontend_Bound,35.83,% Slots,,,0.00,5.32,
3.578736093,S1-C1,Bad_Speculation,12.52,% Slots,,,0.00,5.32,
3.578736093,S1-C1,Backend_Bound,14.78,% Slots,,,0.00,5.32,
3.578736093,S1-C1,Frontend_Bound.Frontend_Latency,29.80,% Slots,,rs_events.empty_end,0.00,5.32,
3.578736093,S1-C1,Bad_Speculation.Branch_Mispredicts,12.41,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.578736093,S1-C1,Backend_Bound.Core_Bound,24.32,% Slots,,,0.00,5.06,
3.578736093,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.97,% Clocks,,,0.00,5.33,
3.578736093,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.578736093,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.19,% Clocks,,,0.00,5.32,
3.578736093,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
3.578736093,S1-C2,Frontend_Bound,35.31,% Slots,,,0.00,5.33,
3.578736093,S1-C2,Bad_Speculation,22.15,% Slots,,,0.00,5.33,
3.578736093,S1-C2,Backend_Bound,14.14,% Slots,,,0.00,5.33,
3.578736093,S1-C2,Frontend_Bound.Frontend_Latency,28.04,% Slots,,rs_events.empty_end,0.00,5.32,
3.578736093,S1-C2,Bad_Speculation.Branch_Mispredicts,21.90,% Slots,,br_misp_retired.all_branches,0.00,5.33,
3.578736093,S1-C2,Backend_Bound.Core_Bound,47.89,% Slots,,,0.00,5.05,
3.578736093,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.95,% Clocks,,,0.00,5.32,
3.578736093,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
3.578736093,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.72,% Clocks,,,0.00,5.32,
3.578736093,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
3.578736093,S1-C3,Frontend_Bound,29.95,% Slots,,,0.00,5.33,
3.578736093,S1-C3,Bad_Speculation,18.49,% Slots,,,0.00,5.33,
3.578736093,S1-C3,Backend_Bound,20.27,% Slots,,,0.00,5.33,
3.578736093,S1-C3,Frontend_Bound.Frontend_Latency,34.82,% Slots,,rs_events.empty_end,0.00,5.32,
3.578736093,S1-C3,Bad_Speculation.Branch_Mispredicts,18.26,% Slots,,br_misp_retired.all_branches,0.00,5.32,
3.578736093,S1-C3,Backend_Bound.Core_Bound,10.34,% Slots,,,0.00,5.06,
3.578736093,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.55,% Clocks,,,0.00,5.32,
3.578736093,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
3.578736093,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
3.578736093,S1-C4,Frontend_Bound,33.73,% Slots,,,0.00,5.33,
3.578736093,S1-C4,Bad_Speculation,12.83,% Slots,,,0.00,5.33,
3.578736093,S1-C4,Backend_Bound,26.77,% Slots,,,0.00,5.33,
3.578736093,S1-C4,Frontend_Bound.Frontend_Latency,28.78,% Slots,,rs_events.empty_end,0.00,5.32,
3.578736093,S1-C4,Bad_Speculation.Branch_Mispredicts,12.65,% Slots,,br_misp_retired.all_branches,0.00,5.33,
3.578736093,S1-C4,Backend_Bound.Memory_Bound,20.58,% Slots,,,0.00,5.05,
3.578736093,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.32,
3.578736093,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.578736093,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
3.578736093,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,10.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
3.578736093,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
3.578736093,S1-C5,Frontend_Bound,30.24,% Slots,,,0.00,5.32,<==
3.578736093,S1-C5,Bad_Speculation,21.32,% Slots,,,0.00,5.32,
3.578736093,S1-C5,Backend_Bound,17.63,% Slots,,,0.00,5.32,
3.578736093,S1-C5,Frontend_Bound.Frontend_Latency,15.07,% Slots,,rs_events.empty_end,0.00,5.32,
3.578736093,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.58,% Slots,,,0.00,5.32,
3.578736093,S1-C5,Bad_Speculation.Branch_Mispredicts,21.10,% Slots,,br_misp_retired.all_branches,0.00,5.06,
3.578736093,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.32,
3.578736093,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
3.578736093,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.29,% Core_Clocks,,,0.00,5.33,
3.578736093,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.28,
3.578736093,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
3.578736093,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
3.578736093,S1-C6,Frontend_Bound,41.18,% Slots,,,0.00,5.33,
3.578736093,S1-C6,Bad_Speculation,13.86,% Slots,,,0.00,5.33,
3.578736093,S1-C6,Backend_Bound,14.68,% Slots,,,0.00,5.33,
3.578736093,S1-C6,Frontend_Bound.Frontend_Latency,30.15,% Slots,,rs_events.empty_end,0.00,5.32,
3.578736093,S1-C6,Bad_Speculation.Branch_Mispredicts,13.72,% Slots,,br_misp_retired.all_branches,0.00,5.06,
3.578736093,S1-C6,Backend_Bound.Memory_Bound,19.89,% Slots,,,0.00,5.06,
3.578736093,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,0.00,5.32,
3.578736093,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
3.578736093,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
3.578736093,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
3.578736093,S1-C7,Frontend_Bound,32.66,% Slots,,,0.00,5.33,
3.578736093,S1-C7,Bad_Speculation,12.89,% Slots,,,0.00,5.33,
3.578736093,S1-C7,Backend_Bound,24.39,% Slots,,,0.00,5.33,
3.578736093,S1-C7,Retiring,25.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
3.578736093,S1-C7,Frontend_Bound.Frontend_Latency,19.00,% Slots,,rs_events.empty_end,0.00,5.32,<==
3.578736093,S1-C7,Bad_Speculation.Branch_Mispredicts,12.70,% Slots,,br_misp_retired.all_branches,0.00,5.07,
3.578736093,S1-C7,Backend_Bound.Memory_Bound,11.11,% Slots,,,0.00,5.32,
3.578736093,S1-C7,Backend_Bound.Core_Bound,13.29,% Slots,,,0.00,5.32,
3.578736093,S1-C7,Retiring.Microcode_Sequencer,2.54,% Slots,,idq.ms_uops,0.00,5.33,
3.578736093,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
3.578736093,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.67,% Clocks,,idq.ms_switches,0.00,5.32,
3.578736093,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.70,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.05,
3.578736093,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
3.578736093,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
3.578736093,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
5.126667669,S0-C0,Bad_Speculation,16.71,% Slots,,,0.00,5.18,
5.126667669,S0-C0,Bad_Speculation.Branch_Mispredicts,16.40,% Slots,,br_misp_retired.all_branches,0.00,5.18,
5.126667669,S0-C0,Backend_Bound,26.29,% Slots,,,0.00,5.18,
5.126667669,S0-C0,Backend_Bound.Core_Bound,18.48,% Slots,,,0.00,5.18,<==
5.126667669,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S0-C1,Frontend_Bound,34.51,% Slots,,,0.00,5.18,
5.126667669,S0-C1,Bad_Speculation,11.71,% Slots,,,0.00,5.18,
5.126667669,S0-C1,Backend_Bound,14.19,% Slots,,,0.00,5.18,
5.126667669,S0-C1,Frontend_Bound.Frontend_Latency,20.59,% Slots,,rs_events.empty_end,0.00,5.18,<==
5.126667669,S0-C1,Bad_Speculation.Branch_Mispredicts,11.42,% Slots,,br_misp_retired.all_branches,0.00,5.18,
5.126667669,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.23,% Clocks,,,0.00,5.18,
5.126667669,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
5.126667669,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S0-C2,Frontend_Bound,30.49,% Slots,,,0.00,5.18,
5.126667669,S0-C2,Bad_Speculation,11.74,% Slots,,,0.00,5.18,
5.126667669,S0-C2,Backend_Bound,25.50,% Slots,,,0.00,5.18,
5.126667669,S0-C2,Frontend_Bound.Frontend_Latency,22.07,% Slots,,rs_events.empty_end,0.00,5.18,
5.126667669,S0-C2,Frontend_Bound.Frontend_Bandwidth,10.43,% Slots,,,0.00,5.18,
5.126667669,S0-C2,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.18,
5.126667669,S0-C2,Backend_Bound.Memory_Bound,18.83,% Slots,,,0.00,5.18,
5.126667669,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.18,
5.126667669,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
5.126667669,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.94,% Core_Clocks,,,0.00,5.29,
5.126667669,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.88,% Core_Clocks,,,0.00,5.17,
5.126667669,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.27,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
5.126667669,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
5.126667669,S0-C2-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S0-C3,Bad_Speculation,24.06,% Slots,,,0.00,5.18,
5.126667669,S0-C3,Bad_Speculation.Branch_Mispredicts,23.87,% Slots,,br_misp_retired.all_branches,0.00,5.18,<==
5.126667669,S0-C3,Backend_Bound,22.30,% Slots,,,0.00,5.18,
5.126667669,S0-C3,Backend_Bound.Memory_Bound,23.24,% Slots,,,0.00,5.18,
5.126667669,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
5.126667669,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
5.126667669,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.31,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.44,
5.126667669,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S0-C4,Bad_Speculation,16.60,% Slots,,,0.00,5.19,
5.126667669,S0-C4,Bad_Speculation.Branch_Mispredicts,16.41,% Slots,,br_misp_retired.all_branches,0.00,5.19,
5.126667669,S0-C4,Backend_Bound,28.18,% Slots,,,0.00,5.19,
5.126667669,S0-C4,Backend_Bound.Core_Bound,18.66,% Slots,,,0.00,5.18,<==
5.126667669,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S0-C5,Frontend_Bound,20.52,% Slots,,,0.00,5.18,
5.126667669,S0-C5,Bad_Speculation,11.86,% Slots,,,0.00,5.18,
5.126667669,S0-C5,Backend_Bound,43.38,% Slots,,,0.00,5.18,
5.126667669,S0-C5,Bad_Speculation.Branch_Mispredicts,11.71,% Slots,,br_misp_retired.all_branches,0.00,5.18,
5.126667669,S0-C5,Backend_Bound.Memory_Bound,36.92,% Slots,,,0.00,5.18,
5.126667669,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
5.126667669,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S0-C6,Frontend_Bound,23.74,% Slots,,,0.00,5.18,
5.126667669,S0-C6,Bad_Speculation,11.84,% Slots,,,0.00,5.18,
5.126667669,S0-C6,Backend_Bound,34.55,% Slots,,,0.00,5.18,
5.126667669,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.18,
5.126667669,S0-C6,Bad_Speculation.Branch_Mispredicts,11.71,% Slots,,br_misp_retired.all_branches,0.00,5.18,
5.126667669,S0-C6,Backend_Bound.Memory_Bound,11.72,% Slots,,,0.00,5.18,
5.126667669,S0-C6,Backend_Bound.Core_Bound,22.84,% Slots,,,0.00,5.18,<==
5.126667669,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.54,% Core_Clocks,,,0.00,5.31,
5.126667669,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.16,% Core_Clocks,,,0.00,5.17,
5.126667669,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.43,
5.126667669,S0-C6-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S0-C7,Frontend_Bound,22.32,% Slots,,,0.00,5.18,<==
5.126667669,S0-C7,Bad_Speculation,19.42,% Slots,,,0.00,5.18,
5.126667669,S0-C7,Backend_Bound,20.79,% Slots,,,0.00,5.18,
5.126667669,S0-C7,Retiring,15.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
5.126667669,S0-C7,Bad_Speculation.Branch_Mispredicts,19.16,% Slots,,br_misp_retired.all_branches,0.00,5.18,
5.126667669,S0-C7,Backend_Bound.Core_Bound,12.27,% Slots,,,0.00,5.18,
5.126667669,S0-C7,Retiring.Microcode_Sequencer,7.42,% Slots,,idq.ms_uops,0.00,5.18,
5.126667669,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.29,% Clocks,,idq.ms_switches,0.00,5.18,
5.126667669,S0-C7-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S1-C0,Frontend_Bound,39.41,% Slots,,,0.00,5.18,
5.126667669,S1-C0,Backend_Bound,13.17,% Slots,,,0.00,5.18,
5.126667669,S1-C0,Frontend_Bound.Frontend_Latency,27.83,% Slots,,rs_events.empty_end,0.00,5.18,<==
5.126667669,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.25,% Slots,,,0.00,5.18,
5.126667669,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.17,
5.126667669,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
5.126667669,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.03,% Core_Clocks,,,0.00,5.31,
5.126667669,S1-C0-T0,MUX,5.17,%,,,0.00,100.0,
5.126667669,S1-C1,Frontend_Bound,26.02,% Slots,,,0.00,5.18,
5.126667669,S1-C1,Backend_Bound,26.68,% Slots,,,0.00,5.18,
5.126667669,S1-C1,Retiring,27.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
5.126667669,S1-C1,Frontend_Bound.Frontend_Latency,16.68,% Slots,,rs_events.empty_end,0.00,5.18,
5.126667669,S1-C1,Frontend_Bound.Frontend_Bandwidth,12.16,% Slots,,,0.00,5.18,
5.126667669,S1-C1,Backend_Bound.Memory_Bound,14.47,% Slots,,,0.00,5.18,
5.126667669,S1-C1,Backend_Bound.Core_Bound,12.21,% Slots,,,0.00,5.18,
5.126667669,S1-C1,Retiring.Microcode_Sequencer,1.81,% Slots,,idq.ms_uops,0.00,5.18,<==
5.126667669,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.17,
5.126667669,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
5.126667669,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.83,% Clocks,,idq.ms_switches,0.00,5.17,
5.126667669,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.72,% Core_Clocks,,,0.00,5.31,
5.126667669,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.88,% Core_Clocks,,,0.00,5.17,
5.126667669,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
5.126667669,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.18,% Clocks,,,0.00,5.16,
5.126667669,S1-C1-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S1-C2,Frontend_Bound,25.92,% Slots,,,0.00,5.18,
5.126667669,S1-C2,Bad_Speculation,10.15,% Slots,,,0.00,5.18,
5.126667669,S1-C2,Backend_Bound,36.27,% Slots,,,0.00,5.18,<==
5.126667669,S1-C2,Retiring,34.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.17,
5.126667669,S1-C2,Frontend_Bound.Frontend_Latency,15.86,% Slots,,rs_events.empty_end,0.00,5.18,
5.126667669,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.19,% Slots,,,0.00,5.18,
5.126667669,S1-C2,Bad_Speculation.Branch_Mispredicts,10.02,% Slots,,br_misp_retired.all_branches,0.00,5.18,
5.126667669,S1-C2,Retiring.Microcode_Sequencer,2.61,% Slots,,idq.ms_uops,0.00,5.17,
5.126667669,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.28,% Clocks,,idq.ms_switches,0.00,5.18,
5.126667669,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.01,% Core_Clocks,,,0.00,5.32,
5.126667669,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S1-C3,Frontend_Bound,26.49,% Slots,,,0.00,5.18,
5.126667669,S1-C3,Bad_Speculation,12.13,% Slots,,,0.00,5.18,
5.126667669,S1-C3,Backend_Bound,34.29,% Slots,,,0.00,5.18,<==
5.126667669,S1-C3,Frontend_Bound.Frontend_Bandwidth,22.27,% Slots,,,0.00,5.18,
5.126667669,S1-C3,Bad_Speculation.Branch_Mispredicts,12.00,% Slots,,br_misp_retired.all_branches,0.00,5.18,
5.126667669,S1-C3,Backend_Bound.Memory_Bound,15.59,% Slots,,,0.00,5.18,
5.126667669,S1-C3,Backend_Bound.Core_Bound,18.70,% Slots,,,0.00,5.18,
5.126667669,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.93,% Core_Clocks,,,0.00,5.32,
5.126667669,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
5.126667669,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
5.126667669,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,93.98,% Clocks,,,0.00,5.16,
5.126667669,S1-C3-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S1-C4,Frontend_Bound,28.05,% Slots,,,0.00,5.18,
5.126667669,S1-C4,Bad_Speculation,13.70,% Slots,,,0.00,5.18,
5.126667669,S1-C4,Backend_Bound,27.50,% Slots,,,0.00,5.18,
5.126667669,S1-C4,Frontend_Bound.Frontend_Latency,18.23,% Slots,,rs_events.empty_end,0.00,5.18,
5.126667669,S1-C4,Frontend_Bound.Frontend_Bandwidth,28.44,% Slots,,,0.00,5.18,<==
5.126667669,S1-C4,Bad_Speculation.Branch_Mispredicts,13.38,% Slots,,br_misp_retired.all_branches,0.00,5.18,
5.126667669,S1-C4,Backend_Bound.Memory_Bound,44.01,% Slots,,,0.00,5.18,
5.126667669,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
5.126667669,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
5.126667669,S1-C4-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S1-C5,Frontend_Bound,29.72,% Slots,,,0.00,5.18,
5.126667669,S1-C5,Backend_Bound,36.50,% Slots,,,0.00,5.18,
5.126667669,S1-C5,Frontend_Bound.Frontend_Latency,18.41,% Slots,,rs_events.empty_end,0.00,5.18,
5.126667669,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.18,% Slots,,,0.00,5.17,
5.126667669,S1-C5,Backend_Bound.Memory_Bound,14.31,% Slots,,,0.00,5.18,
5.126667669,S1-C5,Backend_Bound.Core_Bound,22.18,% Slots,,,0.00,5.18,
5.126667669,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
5.126667669,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.95,% Core_Clocks,,,0.00,5.18,
5.126667669,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
5.126667669,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.76,% Clocks,,,0.00,5.16,<==
5.126667669,S1-C5-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S1-C6,Frontend_Bound,21.68,% Slots,,,0.00,5.18,
5.126667669,S1-C6,Bad_Speculation,17.57,% Slots,,,0.00,5.18,
5.126667669,S1-C6,Backend_Bound,27.67,% Slots,,,0.00,5.18,
5.126667669,S1-C6,Frontend_Bound.Frontend_Bandwidth,13.97,% Slots,,,0.00,5.18,
5.126667669,S1-C6,Bad_Speculation.Branch_Mispredicts,17.38,% Slots,,br_misp_retired.all_branches,0.00,5.18,
5.126667669,S1-C6,Backend_Bound.Memory_Bound,58.85,% Slots,,,0.00,5.18,
5.126667669,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.20,% Core_Clocks,,,0.00,5.32,
5.126667669,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.88,% Core_Clocks,,,0.00,5.17,
5.126667669,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,<==
5.126667669,S1-C6-T0,MUX,5.17,%,,,0.00,100.0,
5.126667669,S1-C7,Frontend_Bound,30.38,% Slots,,,0.00,5.18,
5.126667669,S1-C7,Backend_Bound,37.15,% Slots,,,0.00,5.18,
5.126667669,S1-C7,Retiring,34.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.18,
5.126667669,S1-C7,Frontend_Bound.Frontend_Latency,20.51,% Slots,,rs_events.empty_end,0.00,5.18,
5.126667669,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.67,% Slots,,,0.00,5.18,
5.126667669,S1-C7,Backend_Bound.Memory_Bound,27.13,% Slots,,,0.00,5.18,
5.126667669,S1-C7,Backend_Bound.Core_Bound,10.02,% Slots,,,0.00,5.18,
5.126667669,S1-C7,Retiring.Microcode_Sequencer,1.58,% Slots,,idq.ms_uops,0.00,5.18,
5.126667669,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.95,% Clocks,,idq.ms_switches,0.00,5.18,
5.126667669,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.29,% Core_Clocks,,,0.00,5.32,
5.126667669,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.43,<==
5.126667669,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.39,% Clocks,,,0.00,5.16,
5.126667669,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
5.126667669,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
5.126667669,S0-C1-T1,MUX,5.17,%,,,0.00,100.0,
5.126667669,S0-C2-T1,MUX,5.17,%,,,0.00,100.0,
5.126667669,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
5.126667669,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
5.126667669,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
5.126667669,S0-C6-T1,MUX,5.17,%,,,0.00,100.0,
5.126667669,S0-C7-T1,MUX,5.16,%,,,0.00,100.0,
5.126667669,S1-C0-T1,MUX,5.17,%,,,0.00,100.0,
5.126667669,S1-C1-T1,MUX,5.17,%,,,0.00,100.0,
5.126667669,S1-C2-T1,MUX,5.17,%,,,0.00,100.0,
5.126667669,S1-C3-T1,MUX,5.17,%,,,0.00,100.0,
5.126667669,S1-C4-T1,MUX,5.17,%,,,0.00,100.0,
5.126667669,S1-C5-T1,MUX,5.16,%,,,0.00,100.0,
5.126667669,S1-C6-T1,MUX,5.17,%,,,0.00,100.0,
5.126667669,S1-C7-T1,MUX,5.17,%,,,0.00,100.0,
6.636412501,S0-C0,Frontend_Bound,25.41,% Slots,,,0.00,5.28,
6.636412501,S0-C0,Bad_Speculation,21.06,% Slots,,,0.00,5.28,
6.636412501,S0-C0,Backend_Bound,20.39,% Slots,,,0.00,5.28,
6.636412501,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.08,% Slots,,,0.00,5.28,<==
6.636412501,S0-C0,Bad_Speculation.Branch_Mispredicts,20.81,% Slots,,br_misp_retired.all_branches,0.00,5.02,
6.636412501,S0-C0,Backend_Bound.Memory_Bound,11.65,% Slots,,,0.00,5.28,
6.636412501,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.54,% Core_Clocks,,,0.00,5.05,
6.636412501,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.88,% Core_Clocks,,,0.00,5.29,
6.636412501,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
6.636412501,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C1,Frontend_Bound,38.12,% Slots,,,0.00,5.28,
6.636412501,S0-C1,Bad_Speculation,19.30,% Slots,,,0.00,5.28,
6.636412501,S0-C1,Backend_Bound,21.71,% Slots,,,0.00,5.28,
6.636412501,S0-C1,Retiring,19.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
6.636412501,S0-C1,Frontend_Bound.Frontend_Latency,24.29,% Slots,,rs_events.empty_end,0.00,5.28,
6.636412501,S0-C1,Frontend_Bound.Frontend_Bandwidth,39.54,% Slots,,,0.00,5.28,
6.636412501,S0-C1,Bad_Speculation.Branch_Mispredicts,18.79,% Slots,,br_misp_retired.all_branches,0.00,5.02,
6.636412501,S0-C1,Backend_Bound.Core_Bound,46.18,% Slots,,,0.00,5.28,
6.636412501,S0-C1,Retiring.Microcode_Sequencer,8.33,% Slots,,idq.ms_uops,0.00,5.28,
6.636412501,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.42,% Clocks,,,0.00,5.28,
6.636412501,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
6.636412501,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.05,% Clocks,,idq.ms_switches,0.00,5.28,
6.636412501,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.04,% Core_Clocks,,,0.00,5.05,<==
6.636412501,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.56,% Core_Clocks,,,0.00,5.29,
6.636412501,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.60,% Clocks,,,0.00,5.3,
6.636412501,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C2,Frontend_Bound,34.61,% Slots,,,0.00,5.28,
6.636412501,S0-C2,Bad_Speculation,11.52,% Slots,,,0.00,5.28,
6.636412501,S0-C2,Backend_Bound,18.34,% Slots,,,0.00,5.28,
6.636412501,S0-C2,Frontend_Bound.Frontend_Latency,16.62,% Slots,,rs_events.empty_end,0.00,5.28,
6.636412501,S0-C2,Frontend_Bound.Frontend_Bandwidth,24.17,% Slots,,,0.00,5.28,
6.636412501,S0-C2,Bad_Speculation.Branch_Mispredicts,11.11,% Slots,,br_misp_retired.all_branches,0.00,5.02,
6.636412501,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.75,% Clocks,,,0.00,5.28,
6.636412501,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
6.636412501,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.95,% Core_Clocks,,,0.00,5.05,<==
6.636412501,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C3,Frontend_Bound,39.95,% Slots,,,0.00,5.28,
6.636412501,S0-C3,Bad_Speculation,13.24,% Slots,,,0.00,5.28,
6.636412501,S0-C3,Backend_Bound,25.29,% Slots,,,0.00,5.28,
6.636412501,S0-C3,Frontend_Bound.Frontend_Latency,26.32,% Slots,,rs_events.empty_end,0.00,5.28,
6.636412501,S0-C3,Frontend_Bound.Frontend_Bandwidth,18.69,% Slots,,,0.00,5.28,
6.636412501,S0-C3,Bad_Speculation.Branch_Mispredicts,13.05,% Slots,,br_misp_retired.all_branches,0.00,5.02,
6.636412501,S0-C3,Backend_Bound.Core_Bound,36.88,% Slots,,,0.00,5.28,
6.636412501,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.42,% Clocks,,,0.00,5.29,
6.636412501,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
6.636412501,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.96,% Core_Clocks,,,0.00,5.05,
6.636412501,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.81,% Core_Clocks,,,0.00,5.29,
6.636412501,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.55,% Clocks,,,0.00,5.3,
6.636412501,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C4,Frontend_Bound,34.89,% Slots,,,0.00,5.28,
6.636412501,S0-C4,Bad_Speculation,14.84,% Slots,,,0.00,5.28,
6.636412501,S0-C4,Backend_Bound,19.93,% Slots,,,0.00,5.28,
6.636412501,S0-C4,Frontend_Bound.Frontend_Latency,17.76,% Slots,,rs_events.empty_end,0.00,5.28,
6.636412501,S0-C4,Frontend_Bound.Frontend_Bandwidth,40.35,% Slots,,,0.00,5.28,
6.636412501,S0-C4,Bad_Speculation.Branch_Mispredicts,14.68,% Slots,,br_misp_retired.all_branches,0.00,5.02,
6.636412501,S0-C4,Backend_Bound.Memory_Bound,38.11,% Slots,,,0.00,5.28,
6.636412501,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.92,% Clocks,,,0.00,5.28,
6.636412501,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
6.636412501,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.24,% Core_Clocks,,,0.00,5.05,<==
6.636412501,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.05,% Core_Clocks,,,0.00,5.29,
6.636412501,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
6.636412501,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C5,Bad_Speculation,13.17,% Slots,,,0.00,5.28,
6.636412501,S0-C5,Bad_Speculation.Branch_Mispredicts,13.07,% Slots,,br_misp_retired.all_branches,0.00,5.02,
6.636412501,S0-C5,Backend_Bound,32.53,% Slots,,,0.00,5.28,
6.636412501,S0-C5,Backend_Bound.Memory_Bound,22.04,% Slots,,,0.00,5.28,
6.636412501,S0-C5,Backend_Bound.Core_Bound,10.49,% Slots,,,0.00,5.28,
6.636412501,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
6.636412501,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.94,% Clocks,,,0.00,5.3,
6.636412501,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C6,Frontend_Bound,25.74,% Slots,,,0.00,5.28,
6.636412501,S0-C6,Backend_Bound,33.00,% Slots,,,0.00,5.28,
6.636412501,S0-C6,Frontend_Bound.Frontend_Latency,15.55,% Slots,,rs_events.empty_end,0.00,5.28,
6.636412501,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.04,% Slots,,,0.00,5.28,
6.636412501,S0-C6,Backend_Bound.Memory_Bound,20.75,% Slots,,,0.00,5.28,
6.636412501,S0-C6,Backend_Bound.Core_Bound,12.25,% Slots,,,0.00,5.28,
6.636412501,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.29,
6.636412501,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
6.636412501,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.78,% Core_Clocks,,,0.00,5.05,
6.636412501,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
6.636412501,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C7,Backend_Bound,75.10,% Slots,,,0.00,5.28,
6.636412501,S0-C7,Backend_Bound.Memory_Bound,17.06,% Slots,,,0.00,5.28,
6.636412501,S0-C7,Backend_Bound.Core_Bound,58.04,% Slots,,,0.00,5.28,
6.636412501,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
6.636412501,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.01,% Clocks,,,0.00,5.3,<==
6.636412501,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C0,Frontend_Bound,40.37,% Slots,,,0.00,5.28,
6.636412501,S1-C0,Bad_Speculation,10.78,% Slots,,,0.00,5.28,
6.636412501,S1-C0,Backend_Bound,24.88,% Slots,,,0.00,5.28,
6.636412501,S1-C0,Frontend_Bound.Frontend_Latency,25.30,% Slots,,rs_events.empty_end,0.00,5.28,
6.636412501,S1-C0,Bad_Speculation.Branch_Mispredicts,10.67,% Slots,,br_misp_retired.all_branches,0.00,5.02,
6.636412501,S1-C0,Backend_Bound.Memory_Bound,10.20,% Slots,,,0.00,5.28,
6.636412501,S1-C0,Backend_Bound.Core_Bound,14.68,% Slots,,,0.00,5.28,
6.636412501,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.02,% Clocks,,,0.00,5.28,
6.636412501,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
6.636412501,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
6.636412501,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
6.636412501,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,48.10,% Clocks,,,0.00,5.3,
6.636412501,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C1,Frontend_Bound,28.87,% Slots,,,0.00,5.28,
6.636412501,S1-C1,Bad_Speculation,21.57,% Slots,,,0.00,5.28,
6.636412501,S1-C1,Backend_Bound,17.65,% Slots,,,0.00,5.28,
6.636412501,S1-C1,Frontend_Bound.Frontend_Latency,22.04,% Slots,,rs_events.empty_end,0.00,5.28,
6.636412501,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.69,% Slots,,,0.00,5.28,
6.636412501,S1-C1,Bad_Speculation.Branch_Mispredicts,21.25,% Slots,,br_misp_retired.all_branches,0.00,5.02,
6.636412501,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.28,
6.636412501,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
6.636412501,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.10,% Core_Clocks,,,0.00,5.05,
6.636412501,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C2,Frontend_Bound,36.80,% Slots,,,0.00,5.29,
6.636412501,S1-C2,Bad_Speculation,21.92,% Slots,,,0.00,5.28,
6.636412501,S1-C2,Backend_Bound,17.46,% Slots,,,0.00,5.28,
6.636412501,S1-C2,Frontend_Bound.Frontend_Latency,19.77,% Slots,,rs_events.empty_end,0.00,5.28,
6.636412501,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.98,% Slots,,,0.00,5.28,
6.636412501,S1-C2,Bad_Speculation.Branch_Mispredicts,21.65,% Slots,,br_misp_retired.all_branches,0.00,5.02,
6.636412501,S1-C2,Backend_Bound.Memory_Bound,16.20,% Slots,,,0.00,5.28,
6.636412501,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
6.636412501,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.32,% Core_Clocks,,,0.00,5.04,
6.636412501,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.87,% Core_Clocks,,,0.00,5.29,
6.636412501,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C3,Frontend_Bound,36.57,% Slots,,,0.00,5.29,
6.636412501,S1-C3,Bad_Speculation,14.44,% Slots,,,0.00,5.29,
6.636412501,S1-C3,Backend_Bound,19.76,% Slots,,,0.00,5.29,
6.636412501,S1-C3,Frontend_Bound.Frontend_Latency,27.62,% Slots,,rs_events.empty_end,0.00,5.28,
6.636412501,S1-C3,Bad_Speculation.Branch_Mispredicts,14.23,% Slots,,br_misp_retired.all_branches,0.00,5.02,
6.636412501,S1-C3,Backend_Bound.Memory_Bound,12.52,% Slots,,,0.00,5.02,
6.636412501,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.29,
6.636412501,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
6.636412501,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
6.636412501,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
6.636412501,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C4,Frontend_Bound,41.68,% Slots,,,0.00,5.28,
6.636412501,S1-C4,Bad_Speculation,18.38,% Slots,,,0.00,5.28,
6.636412501,S1-C4,Backend_Bound,18.32,% Slots,,,0.00,5.28,
6.636412501,S1-C4,Frontend_Bound.Frontend_Latency,30.08,% Slots,,rs_events.empty_end,0.00,5.28,
6.636412501,S1-C4,Bad_Speculation.Branch_Mispredicts,18.12,% Slots,,br_misp_retired.all_branches,0.00,5.02,
6.636412501,S1-C4,Backend_Bound.Memory_Bound,23.49,% Slots,,,0.00,5.02,
6.636412501,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.85,% Clocks,,,0.00,5.28,
6.636412501,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
6.636412501,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C5,Frontend_Bound,37.64,% Slots,,,0.00,5.29,
6.636412501,S1-C5,Bad_Speculation,14.34,% Slots,,,0.00,5.29,
6.636412501,S1-C5,Backend_Bound,19.72,% Slots,,,0.00,5.29,
6.636412501,S1-C5,Frontend_Bound.Frontend_Latency,29.16,% Slots,,rs_events.empty_end,0.00,5.28,
6.636412501,S1-C5,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.02,
6.636412501,S1-C5,Backend_Bound.Memory_Bound,15.27,% Slots,,,0.00,5.02,
6.636412501,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.33,% Clocks,,,0.00,5.29,
6.636412501,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
6.636412501,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
6.636412501,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
6.636412501,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C6,Frontend_Bound,31.60,% Slots,,,0.00,5.29,
6.636412501,S1-C6,Bad_Speculation,16.90,% Slots,,,0.00,5.29,
6.636412501,S1-C6,Backend_Bound,20.36,% Slots,,,0.00,5.29,
6.636412501,S1-C6,Frontend_Bound.Frontend_Latency,23.38,% Slots,,rs_events.empty_end,0.00,5.29,
6.636412501,S1-C6,Bad_Speculation.Branch_Mispredicts,16.79,% Slots,,br_misp_retired.all_branches,0.00,5.01,
6.636412501,S1-C6,Backend_Bound.Memory_Bound,23.65,% Slots,,,0.00,5.01,
6.636412501,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.28,
6.636412501,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
6.636412501,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
6.636412501,S1-C6-T0,MUX,5.01,%,,,0.00,100.0,
6.636412501,S1-C7,Frontend_Bound,34.49,% Slots,,,0.00,5.29,
6.636412501,S1-C7,Bad_Speculation,18.61,% Slots,,,0.00,5.29,
6.636412501,S1-C7,Backend_Bound,17.04,% Slots,,,0.00,5.29,
6.636412501,S1-C7,Frontend_Bound.Frontend_Latency,28.08,% Slots,,rs_events.empty_end,0.00,5.28,
6.636412501,S1-C7,Bad_Speculation.Branch_Mispredicts,18.27,% Slots,,br_misp_retired.all_branches,0.00,5.01,
6.636412501,S1-C7,Backend_Bound.Core_Bound,11.14,% Slots,,,0.00,5.01,
6.636412501,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,<==
6.636412501,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.52,% Clocks,,,0.00,5.3,
6.636412501,S1-C7-T0,MUX,5.01,%,,,0.00,100.0,
6.636412501,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
6.636412501,S1-C6-T1,MUX,5.01,%,,,0.00,100.0,
6.636412501,S1-C7-T1,MUX,5.01,%,,,0.00,100.0,
8.12419511,S0-C0,Frontend_Bound,34.75,% Slots,,,0.00,5.37,<==
8.12419511,S0-C0,Bad_Speculation,10.29,% Slots,,,0.00,5.37,
8.12419511,S0-C0,Backend_Bound,30.86,% Slots,,,0.00,5.37,
8.12419511,S0-C0,Retiring,23.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
8.12419511,S0-C0,Bad_Speculation.Branch_Mispredicts,9.91,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.12419511,S0-C0,Backend_Bound.Core_Bound,69.01,% Slots,,,0.00,5.1,
8.12419511,S0-C0,Retiring.Microcode_Sequencer,7.90,% Slots,,idq.ms_uops,0.00,5.1,
8.12419511,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.30,% Clocks,,idq.ms_switches,0.00,5.11,
8.12419511,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.97,% Clocks,,,0.00,5.37,
8.12419511,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C1,Frontend_Bound,23.36,% Slots,,,0.00,5.38,
8.12419511,S0-C1,Bad_Speculation,13.16,% Slots,,,0.00,5.38,
8.12419511,S0-C1,Backend_Bound,30.84,% Slots,,,0.00,5.38,
8.12419511,S0-C1,Frontend_Bound.Frontend_Bandwidth,40.82,% Slots,,,0.00,5.38,
8.12419511,S0-C1,Bad_Speculation.Branch_Mispredicts,12.74,% Slots,,br_misp_retired.all_branches,0.00,5.38,
8.12419511,S0-C1,Backend_Bound.Memory_Bound,35.11,% Slots,,,0.00,5.11,
8.12419511,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,54.17,% Core_Clocks,,,0.00,5.38,
8.12419511,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,<==
8.12419511,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C2,Frontend_Bound,37.70,% Slots,,,0.00,5.37,
8.12419511,S0-C2,Backend_Bound,37.62,% Slots,,,0.00,5.37,
8.12419511,S0-C2,Frontend_Bound.Frontend_Latency,42.86,% Slots,,rs_events.empty_end,0.00,5.37,
8.12419511,S0-C2,Backend_Bound.Memory_Bound,14.25,% Slots,,,0.00,5.11,
8.12419511,S0-C2,Backend_Bound.Core_Bound,23.36,% Slots,,,0.00,5.11,
8.12419511,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.11,
8.12419511,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,<==
8.12419511,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
8.12419511,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C3,Frontend_Bound,33.30,% Slots,,,0.00,5.37,
8.12419511,S0-C3,Backend_Bound,15.89,% Slots,,,0.00,5.37,
8.12419511,S0-C3,Frontend_Bound.Frontend_Latency,19.07,% Slots,,rs_events.empty_end,0.00,5.37,<==
8.12419511,S0-C3,Frontend_Bound.Frontend_Bandwidth,12.45,% Slots,,,0.00,5.37,
8.12419511,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.11,
8.12419511,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
8.12419511,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.05,% Core_Clocks,,,0.00,5.38,
8.12419511,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C4,Frontend_Bound,27.17,% Slots,,,0.00,5.37,
8.12419511,S0-C4,Bad_Speculation,13.94,% Slots,,,0.00,5.37,
8.12419511,S0-C4,Backend_Bound,31.21,% Slots,,,0.00,5.37,
8.12419511,S0-C4,Frontend_Bound.Frontend_Latency,21.19,% Slots,,rs_events.empty_end,0.00,5.37,
8.12419511,S0-C4,Bad_Speculation.Branch_Mispredicts,13.70,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.12419511,S0-C4,Backend_Bound.Memory_Bound,81.42,% Slots,,,0.00,5.11,
8.12419511,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
8.12419511,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,<==
8.12419511,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
8.12419511,S0-C5,Frontend_Bound,35.80,% Slots,,,0.00,5.37,
8.12419511,S0-C5,Bad_Speculation,20.73,% Slots,,,0.00,5.37,
8.12419511,S0-C5,Backend_Bound,18.11,% Slots,,,0.00,5.37,
8.12419511,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.37,
8.12419511,S0-C5,Bad_Speculation.Branch_Mispredicts,19.99,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.12419511,S0-C5,Backend_Bound.Core_Bound,12.64,% Slots,,,0.00,5.11,
8.12419511,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.73,% Core_Clocks,,,0.00,5.38,<==
8.12419511,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C6,Bad_Speculation,12.38,% Slots,,,0.00,5.37,
8.12419511,S0-C6,Bad_Speculation.Branch_Mispredicts,12.29,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.12419511,S0-C6,Backend_Bound,36.32,% Slots,,,0.00,5.37,
8.12419511,S0-C6,Backend_Bound.Memory_Bound,14.56,% Slots,,,0.00,5.11,
8.12419511,S0-C6,Backend_Bound.Core_Bound,21.75,% Slots,,,0.00,5.11,<==
8.12419511,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
8.12419511,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C7,Frontend_Bound,22.79,% Slots,,,0.00,5.37,
8.12419511,S0-C7,Bad_Speculation,11.90,% Slots,,,0.00,5.37,
8.12419511,S0-C7,Backend_Bound,28.78,% Slots,,,0.00,5.37,<==
8.12419511,S0-C7,Frontend_Bound.Frontend_Latency,15.30,% Slots,,rs_events.empty_end,0.00,5.37,
8.12419511,S0-C7,Bad_Speculation.Branch_Mispredicts,11.72,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.12419511,S0-C7,Backend_Bound.Memory_Bound,13.06,% Slots,,,0.00,5.11,
8.12419511,S0-C7,Backend_Bound.Core_Bound,15.72,% Slots,,,0.00,5.11,
8.12419511,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
8.12419511,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
8.12419511,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.76,% Clocks,,,0.00,5.37,
8.12419511,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C0,Frontend_Bound,32.37,% Slots,,,0.00,5.37,
8.12419511,S1-C0,Bad_Speculation,12.60,% Slots,,,0.00,5.37,
8.12419511,S1-C0,Backend_Bound,22.87,% Slots,,,0.00,5.37,
8.12419511,S1-C0,Frontend_Bound.Frontend_Latency,22.71,% Slots,,rs_events.empty_end,0.00,5.37,
8.12419511,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.86,% Slots,,,0.00,5.37,
8.12419511,S1-C0,Bad_Speculation.Branch_Mispredicts,12.40,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.12419511,S1-C0,Backend_Bound.Memory_Bound,10.89,% Slots,,,0.00,5.11,
8.12419511,S1-C0,Backend_Bound.Core_Bound,11.98,% Slots,,,0.00,5.11,
8.12419511,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.30,% Clocks,,,0.00,5.11,
8.12419511,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
8.12419511,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.57,% Core_Clocks,,,0.00,5.38,
8.12419511,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.91,% Core_Clocks,,,0.00,5.38,
8.12419511,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
8.12419511,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C1,Frontend_Bound,30.00,% Slots,,,0.00,5.37,
8.12419511,S1-C1,Bad_Speculation,19.85,% Slots,,,0.00,5.37,
8.12419511,S1-C1,Backend_Bound,14.71,% Slots,,,0.00,5.37,
8.12419511,S1-C1,Frontend_Bound.Frontend_Latency,20.68,% Slots,,rs_events.empty_end,0.00,5.37,
8.12419511,S1-C1,Frontend_Bound.Frontend_Bandwidth,25.85,% Slots,,,0.00,5.37,<==
8.12419511,S1-C1,Bad_Speculation.Branch_Mispredicts,19.50,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.12419511,S1-C1,Backend_Bound.Memory_Bound,10.28,% Slots,,,0.00,5.11,
8.12419511,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.11,
8.12419511,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
8.12419511,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.32,% Core_Clocks,,,0.00,5.38,
8.12419511,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.11,% Core_Clocks,,,0.00,5.38,
8.12419511,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.22,
8.12419511,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
8.12419511,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C2,Frontend_Bound,27.43,% Slots,,,0.00,5.37,<==
8.12419511,S1-C2,Bad_Speculation,17.99,% Slots,,,0.00,5.37,
8.12419511,S1-C2,Backend_Bound,18.74,% Slots,,,0.00,5.37,
8.12419511,S1-C2,Frontend_Bound.Frontend_Latency,17.87,% Slots,,rs_events.empty_end,0.00,5.37,
8.12419511,S1-C2,Frontend_Bound.Frontend_Bandwidth,14.17,% Slots,,,0.00,5.37,
8.12419511,S1-C2,Bad_Speculation.Branch_Mispredicts,17.82,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.12419511,S1-C2,Backend_Bound.Core_Bound,10.10,% Slots,,,0.00,5.1,
8.12419511,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
8.12419511,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.61,% Core_Clocks,,,0.00,5.38,
8.12419511,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.57,% Core_Clocks,,,0.00,5.38,
8.12419511,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.50,% Clocks,,,0.00,5.37,
8.12419511,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C3,Frontend_Bound,24.01,% Slots,,,0.00,5.37,
8.12419511,S1-C3,Bad_Speculation,19.37,% Slots,,,0.00,5.37,
8.12419511,S1-C3,Backend_Bound,21.37,% Slots,,,0.00,5.37,
8.12419511,S1-C3,Frontend_Bound.Frontend_Latency,28.70,% Slots,,rs_events.empty_end,0.00,5.37,
8.12419511,S1-C3,Bad_Speculation.Branch_Mispredicts,19.17,% Slots,,br_misp_retired.all_branches,0.00,5.37,
8.12419511,S1-C3,Backend_Bound.Memory_Bound,15.02,% Slots,,,0.00,5.11,
8.12419511,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
8.12419511,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C4,Frontend_Bound,23.33,% Slots,,,0.00,5.38,
8.12419511,S1-C4,Bad_Speculation,17.48,% Slots,,,0.00,5.38,
8.12419511,S1-C4,Backend_Bound,19.01,% Slots,,,0.00,5.38,
8.12419511,S1-C4,Frontend_Bound.Frontend_Latency,27.28,% Slots,,rs_events.empty_end,0.00,5.36,
8.12419511,S1-C4,Bad_Speculation.Branch_Mispredicts,17.27,% Slots,,br_misp_retired.all_branches,0.00,5.38,
8.12419511,S1-C4,Backend_Bound.Core_Bound,42.57,% Slots,,,0.00,5.11,
8.12419511,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
8.12419511,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C5,Frontend_Bound,33.20,% Slots,,,0.00,5.36,<==
8.12419511,S1-C5,Bad_Speculation,14.53,% Slots,,,0.00,5.36,
8.12419511,S1-C5,Backend_Bound,20.44,% Slots,,,0.00,5.36,
8.12419511,S1-C5,Frontend_Bound.Frontend_Latency,23.75,% Slots,,rs_events.empty_end,0.00,5.36,
8.12419511,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.43,% Slots,,,0.00,5.36,
8.12419511,S1-C5,Bad_Speculation.Branch_Mispredicts,14.32,% Slots,,br_misp_retired.all_branches,0.00,5.1,
8.12419511,S1-C5,Backend_Bound.Memory_Bound,24.79,% Slots,,,0.00,5.11,
8.12419511,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.66,% Clocks,,,0.00,5.11,
8.12419511,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
8.12419511,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.82,% Core_Clocks,,,0.00,5.38,
8.12419511,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.59,% Core_Clocks,,,0.00,5.38,
8.12419511,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
8.12419511,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
8.12419511,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C6,Frontend_Bound.Frontend_Bandwidth,22.96,% Slots,,,0.00,5.37,
8.12419511,S1-C6,Bad_Speculation.Branch_Mispredicts,20.96,% Slots,,br_misp_retired.all_branches,0.00,5.11,
8.12419511,S1-C6,Backend_Bound.Core_Bound,14.85,% Slots,,,0.00,5.1,
8.12419511,S1-C6,Retiring.Microcode_Sequencer,8.97,% Slots,,idq.ms_uops,0.00,5.1,<==
8.12419511,S1-C6,Bad_Speculation,21.12,% Slots,,,0.00,5.38,
8.12419511,S1-C6,Backend_Bound,21.81,% Slots,,,0.00,5.38,
8.12419511,S1-C6,Retiring,23.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
8.12419511,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.97,% Clocks,,idq.ms_switches,0.00,5.1,
8.12419511,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.71,% Core_Clocks,,,0.00,5.38,
8.12419511,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.74,% Core_Clocks,,,0.00,5.38,
8.12419511,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,70.89,% Clocks,,,0.00,5.38,
8.12419511,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C7,Frontend_Bound,21.47,% Slots,,,0.00,5.37,
8.12419511,S1-C7,Bad_Speculation,16.61,% Slots,,,0.00,5.37,
8.12419511,S1-C7,Backend_Bound,34.68,% Slots,,,0.00,5.37,
8.12419511,S1-C7,Frontend_Bound.Frontend_Bandwidth,13.02,% Slots,,,0.00,5.37,
8.12419511,S1-C7,Bad_Speculation.Branch_Mispredicts,16.45,% Slots,,br_misp_retired.all_branches,0.00,5.11,
8.12419511,S1-C7,Backend_Bound.Core_Bound,25.19,% Slots,,,0.00,5.37,<==
8.12419511,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.19,% Core_Clocks,,,0.00,5.37,
8.12419511,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,42.72,% Core_Clocks,,,0.00,5.38,
8.12419511,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
8.12419511,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
9.625843959,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.65,% Slots,,,0.00,5.07,
9.625843959,S0-C0,Bad_Speculation.Branch_Mispredicts,15.52,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S0-C0,Backend_Bound.Memory_Bound,15.45,% Slots,,,0.00,5.33,
9.625843959,S0-C0,Backend_Bound.Core_Bound,13.44,% Slots,,,0.00,5.33,
9.625843959,S0-C0,Bad_Speculation,15.88,% Slots,,,0.00,5.33,
9.625843959,S0-C0,Backend_Bound,28.89,% Slots,,,0.00,5.33,<==
9.625843959,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.35,% Core_Clocks,,,0.00,5.33,
9.625843959,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.06,% Core_Clocks,,,0.00,5.09,
9.625843959,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
9.625843959,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C1,Frontend_Bound,33.05,% Slots,,,0.00,5.33,
9.625843959,S0-C1,Bad_Speculation,15.33,% Slots,,,0.00,5.33,
9.625843959,S0-C1,Backend_Bound,26.33,% Slots,,,0.00,5.33,
9.625843959,S0-C1,Retiring,25.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
9.625843959,S0-C1,Frontend_Bound.Frontend_Bandwidth,39.98,% Slots,,,0.00,5.07,
9.625843959,S0-C1,Bad_Speculation.Branch_Mispredicts,15.20,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S0-C1,Backend_Bound.Core_Bound,19.06,% Slots,,,0.00,5.33,
9.625843959,S0-C1,Retiring.Microcode_Sequencer,5.77,% Slots,,idq.ms_uops,0.00,5.32,
9.625843959,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.54,% Clocks,,idq.ms_switches,0.00,5.34,
9.625843959,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.25,% Core_Clocks,,,0.00,5.33,<==
9.625843959,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C2,Frontend_Bound,31.61,% Slots,,,0.00,5.33,
9.625843959,S0-C2,Bad_Speculation,13.77,% Slots,,,0.00,5.33,
9.625843959,S0-C2,Backend_Bound,23.42,% Slots,,,0.00,5.33,
9.625843959,S0-C2,Frontend_Bound.Frontend_Latency,17.20,% Slots,,rs_events.empty_end,0.00,5.33,
9.625843959,S0-C2,Frontend_Bound.Frontend_Bandwidth,33.49,% Slots,,,0.00,5.07,
9.625843959,S0-C2,Bad_Speculation.Branch_Mispredicts,13.39,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S0-C2,Backend_Bound.Core_Bound,70.81,% Slots,,,0.00,5.33,
9.625843959,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.35,% Clocks,,,0.00,5.33,
9.625843959,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
9.625843959,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.61,% Core_Clocks,,,0.00,5.34,<==
9.625843959,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.25,% Core_Clocks,,,0.00,5.08,
9.625843959,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.26,% Clocks,,,0.00,5.06,
9.625843959,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C3,Frontend_Bound,34.28,% Slots,,,0.00,5.34,<==
9.625843959,S0-C3,Backend_Bound,14.49,% Slots,,,0.00,5.34,
9.625843959,S0-C3,Frontend_Bound.Frontend_Latency,17.13,% Slots,,rs_events.empty_end,0.00,5.33,
9.625843959,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.80,% Slots,,,0.00,5.07,
9.625843959,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.33,
9.625843959,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
9.625843959,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.29,% Core_Clocks,,,0.00,5.33,
9.625843959,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C4,Frontend_Bound,38.57,% Slots,,,0.00,5.34,
9.625843959,S0-C4,Bad_Speculation,11.26,% Slots,,,0.00,5.34,
9.625843959,S0-C4,Backend_Bound,25.11,% Slots,,,0.00,5.34,
9.625843959,S0-C4,Frontend_Bound.Frontend_Latency,25.57,% Slots,,rs_events.empty_end,0.00,5.33,
9.625843959,S0-C4,Frontend_Bound.Frontend_Bandwidth,42.60,% Slots,,,0.00,5.07,
9.625843959,S0-C4,Bad_Speculation.Branch_Mispredicts,10.94,% Slots,,br_misp_retired.all_branches,0.00,5.34,
9.625843959,S0-C4,Backend_Bound.Memory_Bound,21.23,% Slots,,,0.00,5.33,
9.625843959,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.92,% Clocks,,,0.00,5.33,
9.625843959,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.71,% Core_Clocks,,,0.00,5.33,<==
9.625843959,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,9.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.625843959,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C5,Frontend_Bound,26.23,% Slots,,,0.00,5.34,
9.625843959,S0-C5,Bad_Speculation,20.78,% Slots,,,0.00,5.34,
9.625843959,S0-C5,Backend_Bound,22.96,% Slots,,,0.00,5.34,
9.625843959,S0-C5,Retiring,17.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
9.625843959,S0-C5,Frontend_Bound.Frontend_Bandwidth,32.72,% Slots,,,0.00,5.07,
9.625843959,S0-C5,Bad_Speculation.Branch_Mispredicts,20.22,% Slots,,br_misp_retired.all_branches,0.00,5.34,
9.625843959,S0-C5,Backend_Bound.Memory_Bound,18.90,% Slots,,,0.00,5.33,
9.625843959,S0-C5,Retiring.Microcode_Sequencer,12.74,% Slots,,idq.ms_uops,0.00,5.33,
9.625843959,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.04,% Clocks,,idq.ms_switches,0.00,5.33,
9.625843959,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.93,% Core_Clocks,,,0.00,5.33,<==
9.625843959,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.09,% Core_Clocks,,,0.00,5.09,
9.625843959,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C6,Frontend_Bound,30.71,% Slots,,,0.00,5.34,
9.625843959,S0-C6,Backend_Bound,33.15,% Slots,,,0.00,5.34,<==
9.625843959,S0-C6,Frontend_Bound.Frontend_Latency,22.53,% Slots,,rs_events.empty_end,0.00,5.33,
9.625843959,S0-C6,Backend_Bound.Memory_Bound,16.53,% Slots,,,0.00,5.33,
9.625843959,S0-C6,Backend_Bound.Core_Bound,16.62,% Slots,,,0.00,5.33,
9.625843959,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.33,
9.625843959,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
9.625843959,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.625843959,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.09,% Clocks,,,0.00,5.06,
9.625843959,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C7,Frontend_Bound,29.12,% Slots,,,0.00,5.33,
9.625843959,S0-C7,Bad_Speculation,11.98,% Slots,,,0.00,5.33,
9.625843959,S0-C7,Backend_Bound,24.69,% Slots,,,0.00,5.33,
9.625843959,S0-C7,Frontend_Bound.Frontend_Latency,16.78,% Slots,,rs_events.empty_end,0.00,5.33,
9.625843959,S0-C7,Bad_Speculation.Branch_Mispredicts,11.82,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S0-C7,Backend_Bound.Memory_Bound,11.50,% Slots,,,0.00,5.33,
9.625843959,S0-C7,Backend_Bound.Core_Bound,13.19,% Slots,,,0.00,5.33,
9.625843959,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
9.625843959,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,10.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.625843959,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,74.47,% Clocks,,,0.00,5.06,
9.625843959,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C0,Frontend_Bound,45.48,% Slots,,,0.00,5.34,<==
9.625843959,S1-C0,Bad_Speculation,12.53,% Slots,,,0.00,5.34,
9.625843959,S1-C0,Backend_Bound,20.39,% Slots,,,0.00,5.34,
9.625843959,S1-C0,Bad_Speculation.Branch_Mispredicts,12.09,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S1-C0,Backend_Bound.Core_Bound,15.51,% Slots,,,0.00,5.33,
9.625843959,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C1,Frontend_Bound,31.54,% Slots,,,0.00,5.33,<==
9.625843959,S1-C1,Bad_Speculation,20.62,% Slots,,,0.00,5.33,
9.625843959,S1-C1,Backend_Bound,19.85,% Slots,,,0.00,5.33,
9.625843959,S1-C1,Frontend_Bound.Frontend_Latency,20.50,% Slots,,rs_events.empty_end,0.00,5.33,
9.625843959,S1-C1,Frontend_Bound.Frontend_Bandwidth,16.56,% Slots,,,0.00,5.07,
9.625843959,S1-C1,Bad_Speculation.Branch_Mispredicts,20.13,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S1-C1,Backend_Bound.Core_Bound,11.11,% Slots,,,0.00,5.33,
9.625843959,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.51,% Clocks,,,0.00,5.33,
9.625843959,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
9.625843959,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.93,% Core_Clocks,,,0.00,5.33,
9.625843959,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.18,% Core_Clocks,,,0.00,5.09,
9.625843959,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.24,% Clocks,,,0.00,5.06,
9.625843959,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C2,Bad_Speculation,13.63,% Slots,,,0.00,5.33,
9.625843959,S1-C2,Bad_Speculation.Branch_Mispredicts,13.46,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S1-C2,Backend_Bound,34.04,% Slots,,,0.00,5.33,<==
9.625843959,S1-C2,Backend_Bound.Memory_Bound,18.72,% Slots,,,0.00,5.33,
9.625843959,S1-C2,Backend_Bound.Core_Bound,15.32,% Slots,,,0.00,5.33,
9.625843959,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,11.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.625843959,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.43,% Clocks,,,0.00,5.06,
9.625843959,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C3,Frontend_Bound,38.28,% Slots,,,0.00,5.33,
9.625843959,S1-C3,Bad_Speculation,13.28,% Slots,,,0.00,5.33,
9.625843959,S1-C3,Backend_Bound,21.22,% Slots,,,0.00,5.33,
9.625843959,S1-C3,Frontend_Bound.Frontend_Latency,25.79,% Slots,,rs_events.empty_end,0.00,5.33,
9.625843959,S1-C3,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S1-C3,Backend_Bound.Memory_Bound,13.91,% Slots,,,0.00,5.33,
9.625843959,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.64,% Clocks,,,0.00,5.34,
9.625843959,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
9.625843959,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
9.625843959,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.625843959,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C4,Bad_Speculation,13.06,% Slots,,,0.00,5.33,
9.625843959,S1-C4,Bad_Speculation.Branch_Mispredicts,12.91,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S1-C4,Backend_Bound,40.30,% Slots,,,0.00,5.33,
9.625843959,S1-C4,Backend_Bound.Memory_Bound,17.59,% Slots,,,0.00,5.33,
9.625843959,S1-C4,Backend_Bound.Core_Bound,22.71,% Slots,,,0.00,5.33,<==
9.625843959,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C5,Frontend_Bound,31.38,% Slots,,,0.00,5.33,
9.625843959,S1-C5,Bad_Speculation,12.65,% Slots,,,0.00,5.33,
9.625843959,S1-C5,Backend_Bound,30.45,% Slots,,,0.00,5.33,
9.625843959,S1-C5,Frontend_Bound.Frontend_Latency,19.71,% Slots,,rs_events.empty_end,0.00,5.33,
9.625843959,S1-C5,Bad_Speculation.Branch_Mispredicts,12.36,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S1-C5,Backend_Bound.Memory_Bound,14.98,% Slots,,,0.00,5.33,
9.625843959,S1-C5,Backend_Bound.Core_Bound,15.46,% Slots,,,0.00,5.33,
9.625843959,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.58,% Clocks,,,0.00,5.33,
9.625843959,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
9.625843959,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
9.625843959,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C6,Frontend_Bound,33.71,% Slots,,,0.00,5.33,
9.625843959,S1-C6,Bad_Speculation,19.08,% Slots,,,0.00,5.33,
9.625843959,S1-C6,Backend_Bound,17.96,% Slots,,,0.00,5.33,
9.625843959,S1-C6,Frontend_Bound.Frontend_Latency,16.76,% Slots,,rs_events.empty_end,0.00,5.33,
9.625843959,S1-C6,Frontend_Bound.Frontend_Bandwidth,25.86,% Slots,,,0.00,5.07,
9.625843959,S1-C6,Bad_Speculation.Branch_Mispredicts,18.67,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S1-C6,Backend_Bound.Core_Bound,10.56,% Slots,,,0.00,5.33,
9.625843959,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.33,
9.625843959,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,26.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
9.625843959,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.25,% Core_Clocks,,,0.00,5.34,<==
9.625843959,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C7,Frontend_Bound,27.46,% Slots,,,0.00,5.33,
9.625843959,S1-C7,Bad_Speculation,20.47,% Slots,,,0.00,5.33,
9.625843959,S1-C7,Backend_Bound,18.88,% Slots,,,0.00,5.33,
9.625843959,S1-C7,Frontend_Bound.Frontend_Latency,16.29,% Slots,,rs_events.empty_end,0.00,5.33,<==
9.625843959,S1-C7,Bad_Speculation.Branch_Mispredicts,20.27,% Slots,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S1-C7,Backend_Bound.Memory_Bound,11.72,% Slots,,,0.00,5.33,
9.625843959,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.83,% Clocks,,,0.00,5.33,
9.625843959,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
9.625843959,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,
9.625843959,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
9.625843959,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
11.130789245,S0-C0,Frontend_Bound,39.92,% Slots,,,0.00,5.05,
11.130789245,S0-C0,Bad_Speculation,13.72,% Slots,,,0.00,5.05,
11.130789245,S0-C0,Backend_Bound,25.11,% Slots,,,0.00,5.05,
11.130789245,S0-C0,Frontend_Bound.Frontend_Latency,42.73,% Slots,,rs_events.empty_end,0.00,5.05,
11.130789245,S0-C0,Bad_Speculation.Branch_Mispredicts,13.56,% Slots,,br_misp_retired.all_branches,0.00,5.05,
11.130789245,S0-C0,Backend_Bound.Core_Bound,16.10,% Slots,,,0.00,5.05,
11.130789245,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
11.130789245,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C1,Frontend_Bound,26.46,% Slots,,,0.00,5.06,
11.130789245,S0-C1,Bad_Speculation,18.46,% Slots,,,0.00,5.06,
11.130789245,S0-C1,Backend_Bound,21.04,% Slots,,,0.00,5.06,
11.130789245,S0-C1,Frontend_Bound.Frontend_Latency,24.24,% Slots,,rs_events.empty_end,0.00,5.05,
11.130789245,S0-C1,Bad_Speculation.Branch_Mispredicts,18.09,% Slots,,br_misp_retired.all_branches,0.00,5.06,
11.130789245,S0-C1,Backend_Bound.Core_Bound,12.01,% Slots,,,0.00,5.05,
11.130789245,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
11.130789245,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.98,% Clocks,,,0.00,5.32,
11.130789245,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C2,Backend_Bound,57.31,% Slots,,,0.00,5.06,
11.130789245,S0-C2,Backend_Bound.Memory_Bound,18.75,% Slots,,,0.00,5.05,
11.130789245,S0-C2,Backend_Bound.Core_Bound,38.55,% Slots,,,0.00,5.05,
11.130789245,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
11.130789245,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.04,% Clocks,,,0.00,5.31,<==
11.130789245,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C3,Frontend_Bound,26.09,% Slots,,,0.00,5.05,
11.130789245,S0-C3,Bad_Speculation,22.96,% Slots,,,0.00,5.05,
11.130789245,S0-C3,Backend_Bound,17.02,% Slots,,,0.00,5.05,
11.130789245,S0-C3,Frontend_Bound.Frontend_Latency,27.31,% Slots,,rs_events.empty_end,0.00,5.05,
11.130789245,S0-C3,Bad_Speculation.Branch_Mispredicts,22.50,% Slots,,br_misp_retired.all_branches,0.00,5.05,
11.130789245,S0-C3,Backend_Bound.Core_Bound,26.41,% Slots,,,0.00,5.05,
11.130789245,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
11.130789245,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C4,Frontend_Bound,34.05,% Slots,,,0.00,5.06,<==
11.130789245,S0-C4,Bad_Speculation,12.04,% Slots,,,0.00,5.06,
11.130789245,S0-C4,Backend_Bound,14.79,% Slots,,,0.00,5.06,
11.130789245,S0-C4,Frontend_Bound.Frontend_Latency,17.44,% Slots,,rs_events.empty_end,0.00,5.05,
11.130789245,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.70,% Slots,,,0.00,5.06,
11.130789245,S0-C4,Bad_Speculation.Branch_Mispredicts,11.62,% Slots,,br_misp_retired.all_branches,0.00,5.06,
11.130789245,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.01,% Clocks,,,0.00,5.32,
11.130789245,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
11.130789245,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.50,% Core_Clocks,,,0.00,5.32,
11.130789245,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C5,Frontend_Bound,37.63,% Slots,,,0.00,5.05,<==
11.130789245,S0-C5,Bad_Speculation,13.38,% Slots,,,0.00,5.05,
11.130789245,S0-C5,Backend_Bound,24.30,% Slots,,,0.00,5.05,
11.130789245,S0-C5,Bad_Speculation.Branch_Mispredicts,13.03,% Slots,,br_misp_retired.all_branches,0.00,5.05,
11.130789245,S0-C5,Backend_Bound.Memory_Bound,11.42,% Slots,,,0.00,5.05,
11.130789245,S0-C5,Backend_Bound.Core_Bound,12.89,% Slots,,,0.00,5.05,
11.130789245,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
11.130789245,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
11.130789245,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.17,% Clocks,,,0.00,5.31,
11.130789245,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C6,Bad_Speculation,11.38,% Slots,,,0.00,5.05,
11.130789245,S0-C6,Bad_Speculation.Branch_Mispredicts,11.29,% Slots,,br_misp_retired.all_branches,0.00,5.05,
11.130789245,S0-C6,Backend_Bound,45.76,% Slots,,,0.00,5.05,<==
11.130789245,S0-C6,Backend_Bound.Memory_Bound,22.36,% Slots,,,0.00,5.05,
11.130789245,S0-C6,Backend_Bound.Core_Bound,23.39,% Slots,,,0.00,5.05,
11.130789245,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
11.130789245,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.69,% Clocks,,,0.00,5.31,
11.130789245,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C7,Bad_Speculation,18.05,% Slots,,,0.00,5.06,
11.130789245,S0-C7,Bad_Speculation.Branch_Mispredicts,18.00,% Slots,,br_misp_retired.all_branches,0.00,5.06,
11.130789245,S0-C7,Backend_Bound,38.87,% Slots,,,0.00,5.06,
11.130789245,S0-C7,Backend_Bound.Memory_Bound,15.89,% Slots,,,0.00,5.05,
11.130789245,S0-C7,Backend_Bound.Core_Bound,22.98,% Slots,,,0.00,5.05,
11.130789245,S0-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,7.11,% Stalls,This metric estimates how often the CPU was stalled due to L2 cache accesses by loads...,mem_load_uops_retired.l2_hit:pp,0.00,10.64,
11.130789245,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.95,% Clocks,,,0.00,5.32,<==
11.130789245,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C0,Bad_Speculation,11.04,% Slots,,,0.00,5.05,
11.130789245,S1-C0,Bad_Speculation.Branch_Mispredicts,10.95,% Slots,,br_misp_retired.all_branches,0.00,5.05,
11.130789245,S1-C0,Backend_Bound,48.22,% Slots,,,0.00,5.05,
11.130789245,S1-C0,Backend_Bound.Memory_Bound,28.26,% Slots,,,0.00,5.05,<==
11.130789245,S1-C0,Backend_Bound.Core_Bound,19.96,% Slots,,,0.00,5.05,
11.130789245,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.64,
11.130789245,S1-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,6.43,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.64,
11.130789245,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,12.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
11.130789245,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.26,% Clocks,,,0.00,5.31,
11.130789245,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C1,Frontend_Bound,35.25,% Slots,,,0.00,5.05,
11.130789245,S1-C1,Bad_Speculation,13.98,% Slots,,,0.00,5.05,
11.130789245,S1-C1,Backend_Bound,22.42,% Slots,,,0.00,5.05,
11.130789245,S1-C1,Frontend_Bound.Frontend_Latency,28.93,% Slots,,rs_events.empty_end,0.00,5.05,
11.130789245,S1-C1,Frontend_Bound.Frontend_Bandwidth,18.72,% Slots,,,0.00,5.05,
11.130789245,S1-C1,Bad_Speculation.Branch_Mispredicts,13.85,% Slots,,br_misp_retired.all_branches,0.00,5.05,
11.130789245,S1-C1,Backend_Bound.Core_Bound,26.80,% Slots,,,0.00,5.05,
11.130789245,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.25,% Clocks,,,0.00,5.32,
11.130789245,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
11.130789245,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.06,% Core_Clocks,,,0.00,5.32,
11.130789245,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.18,% Core_Clocks,,,0.00,5.2,
11.130789245,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.36,% Clocks,,,0.00,5.32,
11.130789245,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C2,Frontend_Bound,35.40,% Slots,,,0.00,5.06,
11.130789245,S1-C2,Bad_Speculation,11.99,% Slots,,,0.00,5.06,
11.130789245,S1-C2,Backend_Bound,25.11,% Slots,,,0.00,5.06,
11.130789245,S1-C2,Frontend_Bound.Frontend_Latency,21.29,% Slots,,rs_events.empty_end,0.00,5.05,
11.130789245,S1-C2,Bad_Speculation.Branch_Mispredicts,11.83,% Slots,,br_misp_retired.all_branches,0.00,5.06,
11.130789245,S1-C2,Backend_Bound.Memory_Bound,20.38,% Slots,,,0.00,5.05,
11.130789245,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.06,% Clocks,,,0.00,5.32,
11.130789245,S1-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.23,% Clocks,This metric represents fraction of cycles the CPU was stalled due to Instruction TLB (ITLB) misses...,itlb_misses.walk_completed,0.00,5.33,
11.130789245,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
11.130789245,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
11.130789245,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C3,Frontend_Bound,35.84,% Slots,,,0.00,5.06,
11.130789245,S1-C3,Bad_Speculation,12.45,% Slots,,,0.00,5.06,
11.130789245,S1-C3,Backend_Bound,18.81,% Slots,,,0.00,5.06,
11.130789245,S1-C3,Frontend_Bound.Frontend_Bandwidth,56.03,% Slots,,,0.00,5.06,
11.130789245,S1-C3,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.06,
11.130789245,S1-C3,Backend_Bound.Memory_Bound,13.01,% Slots,,,0.00,5.05,
11.130789245,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.31,% Core_Clocks,,,0.00,5.33,<==
11.130789245,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.21,% Core_Clocks,,,0.00,5.2,
11.130789245,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C4,Frontend_Bound,37.69,% Slots,,,0.00,5.06,
11.130789245,S1-C4,Bad_Speculation,13.23,% Slots,,,0.00,5.06,
11.130789245,S1-C4,Backend_Bound,21.62,% Slots,,,0.00,5.06,
11.130789245,S1-C4,Frontend_Bound.Frontend_Latency,29.55,% Slots,,rs_events.empty_end,0.00,5.05,
11.130789245,S1-C4,Bad_Speculation.Branch_Mispredicts,12.81,% Slots,,br_misp_retired.all_branches,0.00,5.06,
11.130789245,S1-C4,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.05,
11.130789245,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
11.130789245,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.84,% Clocks,,,0.00,5.32,
11.130789245,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C5,Bad_Speculation,14.32,% Slots,,,0.00,5.06,
11.130789245,S1-C5,Bad_Speculation.Branch_Mispredicts,14.24,% Slots,,br_misp_retired.all_branches,0.00,5.06,
11.130789245,S1-C5,Backend_Bound,43.59,% Slots,,,0.00,5.06,
11.130789245,S1-C5,Backend_Bound.Memory_Bound,27.90,% Slots,,,0.00,5.05,
11.130789245,S1-C5,Backend_Bound.Core_Bound,15.69,% Slots,,,0.00,5.05,
11.130789245,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,<==
11.130789245,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,6.27,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.65,
11.130789245,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
11.130789245,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.50,% Clocks,,,0.00,5.31,
11.130789245,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C6,Frontend_Bound,39.58,% Slots,,,0.00,5.06,
11.130789245,S1-C6,Bad_Speculation,15.33,% Slots,,,0.00,5.06,
11.130789245,S1-C6,Backend_Bound,19.44,% Slots,,,0.00,5.06,
11.130789245,S1-C6,Frontend_Bound.Frontend_Latency,25.57,% Slots,,rs_events.empty_end,0.00,5.05,
11.130789245,S1-C6,Bad_Speculation.Branch_Mispredicts,15.17,% Slots,,br_misp_retired.all_branches,0.00,5.06,
11.130789245,S1-C6,Backend_Bound.Core_Bound,10.30,% Slots,,,0.00,5.05,
11.130789245,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.70,% Clocks,,,0.00,5.32,
11.130789245,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
11.130789245,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.01,% Clocks,,,0.00,5.32,
11.130789245,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C7,Bad_Speculation,12.96,% Slots,,,0.00,5.06,
11.130789245,S1-C7,Bad_Speculation.Branch_Mispredicts,12.85,% Slots,,br_misp_retired.all_branches,0.00,5.06,
11.130789245,S1-C7,Backend_Bound,39.68,% Slots,,,0.00,5.06,
11.130789245,S1-C7,Backend_Bound.Memory_Bound,23.31,% Slots,,,0.00,5.05,<==
11.130789245,S1-C7,Backend_Bound.Core_Bound,16.37,% Slots,,,0.00,5.05,
11.130789245,S1-C7-T0,Backend_Bound.Memory_Bound.L2_Bound,5.14,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,5.33,
11.130789245,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
11.130789245,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.04,% Clocks,,,0.00,5.31,
11.130789245,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
11.130789245,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
12.627300251,S0-C0,Frontend_Bound,28.84,% Slots,,,0.00,5.35,
12.627300251,S0-C0,Backend_Bound,36.94,% Slots,,,0.00,5.35,
12.627300251,S0-C0,Retiring,29.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.627300251,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.50,% Slots,,,0.00,5.34,
12.627300251,S0-C0,Backend_Bound.Core_Bound,89.29,% Slots,,,0.00,5.07,<==
12.627300251,S0-C0,Retiring.Microcode_Sequencer,8.54,% Slots,,idq.ms_uops,0.00,5.34,
12.627300251,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.83,% Clocks,,idq.ms_switches,0.00,5.33,
12.627300251,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.99,% Core_Clocks,,,0.00,5.07,
12.627300251,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C1,Frontend_Bound,26.84,% Slots,,,0.00,5.34,
12.627300251,S0-C1,Backend_Bound,46.71,% Slots,,,0.00,5.34,
12.627300251,S0-C1,Frontend_Bound.Frontend_Bandwidth,11.82,% Slots,,,0.00,5.34,
12.627300251,S0-C1,Backend_Bound.Core_Bound,37.49,% Slots,,,0.00,5.08,
12.627300251,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.86,% Core_Clocks,,,0.00,5.07,
12.627300251,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.48,% Core_Clocks,,,0.00,5.35,
12.627300251,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.26,% Clocks,,,0.00,5.34,<==
12.627300251,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C2,Frontend_Bound,43.57,% Slots,,,0.00,5.35,
12.627300251,S0-C2,Backend_Bound,32.84,% Slots,,,0.00,5.35,
12.627300251,S0-C2,Retiring,15.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.627300251,S0-C2,Frontend_Bound.Frontend_Latency,28.32,% Slots,,rs_events.empty_end,0.00,5.33,
12.627300251,S0-C2,Backend_Bound.Core_Bound,22.87,% Slots,,,0.00,5.07,
12.627300251,S0-C2,Retiring.Microcode_Sequencer,6.19,% Slots,,idq.ms_uops,0.00,5.34,
12.627300251,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.88,% Clocks,,,0.00,5.34,
12.627300251,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
12.627300251,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.86,% Clocks,,idq.ms_switches,0.00,5.34,
12.627300251,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,101.42,% Clocks,,,0.00,5.34,
12.627300251,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C3,Frontend_Bound,34.83,% Slots,,,0.00,5.35,
12.627300251,S0-C3,Bad_Speculation,15.45,% Slots,,,0.00,5.35,
12.627300251,S0-C3,Backend_Bound,24.26,% Slots,,,0.00,5.35,
12.627300251,S0-C3,Frontend_Bound.Frontend_Latency,15.16,% Slots,,rs_events.empty_end,0.00,5.33,
12.627300251,S0-C3,Frontend_Bound.Frontend_Bandwidth,28.46,% Slots,,,0.00,5.33,
12.627300251,S0-C3,Bad_Speculation.Branch_Mispredicts,15.26,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.627300251,S0-C3,Backend_Bound.Memory_Bound,10.78,% Slots,,,0.00,5.07,
12.627300251,S0-C3,Backend_Bound.Core_Bound,13.48,% Slots,,,0.00,5.07,
12.627300251,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.78,% Clocks,,,0.00,5.33,
12.627300251,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
12.627300251,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.55,% Core_Clocks,,,0.00,5.08,<==
12.627300251,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
12.627300251,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C4,Frontend_Bound,33.67,% Slots,,,0.00,5.34,
12.627300251,S0-C4,Backend_Bound,15.11,% Slots,,,0.00,5.34,
12.627300251,S0-C4,Frontend_Bound.Frontend_Latency,19.80,% Slots,,rs_events.empty_end,0.00,5.33,<==
12.627300251,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.33,
12.627300251,S0-C4,Backend_Bound.Memory_Bound,11.39,% Slots,,,0.00,5.07,
12.627300251,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.34,
12.627300251,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
12.627300251,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.95,% Core_Clocks,,,0.00,5.07,
12.627300251,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C5,Frontend_Bound,25.40,% Slots,,,0.00,5.35,
12.627300251,S0-C5,Bad_Speculation,16.59,% Slots,,,0.00,5.35,
12.627300251,S0-C5,Backend_Bound,26.43,% Slots,,,0.00,5.35,<==
12.627300251,S0-C5,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.627300251,S0-C5,Frontend_Bound.Frontend_Bandwidth,52.47,% Slots,,,0.00,5.33,
12.627300251,S0-C5,Bad_Speculation.Branch_Mispredicts,15.98,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.627300251,S0-C5,Backend_Bound.Memory_Bound,11.40,% Slots,,,0.00,5.08,
12.627300251,S0-C5,Backend_Bound.Core_Bound,15.03,% Slots,,,0.00,5.08,
12.627300251,S0-C5,Retiring.Microcode_Sequencer,12.77,% Slots,,idq.ms_uops,0.00,5.34,
12.627300251,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.71,% Clocks,,idq.ms_switches,0.00,5.34,
12.627300251,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.627300251,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.627300251,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C6,Frontend_Bound,32.23,% Slots,,,0.00,5.34,
12.627300251,S0-C6,Bad_Speculation,25.36,% Slots,,,0.00,5.34,
12.627300251,S0-C6,Backend_Bound,17.83,% Slots,,,0.00,5.34,
12.627300251,S0-C6,Retiring,17.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.627300251,S0-C6,Frontend_Bound.Frontend_Bandwidth,72.92,% Slots,,,0.00,5.34,
12.627300251,S0-C6,Bad_Speculation.Branch_Mispredicts,23.29,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.627300251,S0-C6,Backend_Bound.Core_Bound,25.20,% Slots,,,0.00,5.07,
12.627300251,S0-C6,Retiring.Microcode_Sequencer,13.40,% Slots,,idq.ms_uops,0.00,5.34,
12.627300251,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.32,% Clocks,,idq.ms_switches,0.00,5.33,
12.627300251,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.49,% Core_Clocks,,,0.00,5.07,<==
12.627300251,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.19,% Clocks,,,0.00,5.34,
12.627300251,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C7,Frontend_Bound,32.53,% Slots,,,0.00,5.34,<==
12.627300251,S0-C7,Bad_Speculation,11.82,% Slots,,,0.00,5.34,
12.627300251,S0-C7,Backend_Bound,25.74,% Slots,,,0.00,5.34,
12.627300251,S0-C7,Frontend_Bound.Frontend_Latency,18.91,% Slots,,rs_events.empty_end,0.00,5.34,
12.627300251,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.34,% Slots,,,0.00,5.34,
12.627300251,S0-C7,Bad_Speculation.Branch_Mispredicts,11.64,% Slots,,br_misp_retired.all_branches,0.00,5.08,
12.627300251,S0-C7,Backend_Bound.Memory_Bound,12.74,% Slots,,,0.00,5.07,
12.627300251,S0-C7,Backend_Bound.Core_Bound,13.00,% Slots,,,0.00,5.07,
12.627300251,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
12.627300251,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.71,% Core_Clocks,,,0.00,5.07,
12.627300251,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.32,% Core_Clocks,,,0.00,5.35,
12.627300251,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.627300251,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C0,Frontend_Bound,31.78,% Slots,,,0.00,5.34,
12.627300251,S1-C0,Backend_Bound,41.77,% Slots,,,0.00,5.34,
12.627300251,S1-C0,Retiring,19.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.627300251,S1-C0,Frontend_Bound.Frontend_Latency,27.76,% Slots,,rs_events.empty_end,0.00,5.34,
12.627300251,S1-C0,Backend_Bound.Memory_Bound,11.32,% Slots,,,0.00,5.07,
12.627300251,S1-C0,Backend_Bound.Core_Bound,30.45,% Slots,,,0.00,5.07,
12.627300251,S1-C0,Retiring.Microcode_Sequencer,5.94,% Slots,,idq.ms_uops,0.00,5.34,
12.627300251,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.21,% Clocks,,,0.00,5.34,
12.627300251,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
12.627300251,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.79,% Clocks,,idq.ms_switches,0.00,5.34,
12.627300251,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.95,% Clocks,,,0.00,5.34,<==
12.627300251,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C1,Frontend_Bound,38.40,% Slots,,,0.00,5.34,
12.627300251,S1-C1,Backend_Bound,37.58,% Slots,,,0.00,5.34,
12.627300251,S1-C1,Retiring,16.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.627300251,S1-C1,Frontend_Bound.Frontend_Latency,31.13,% Slots,,rs_events.empty_end,0.00,5.34,
12.627300251,S1-C1,Backend_Bound.Memory_Bound,15.23,% Slots,,,0.00,5.07,
12.627300251,S1-C1,Backend_Bound.Core_Bound,22.34,% Slots,,,0.00,5.07,
12.627300251,S1-C1,Retiring.Microcode_Sequencer,8.60,% Slots,,idq.ms_uops,0.00,5.34,
12.627300251,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.42,% Clocks,,,0.00,5.34,
12.627300251,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
12.627300251,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.61,% Clocks,,idq.ms_switches,0.00,5.34,
12.627300251,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.627300251,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C2,Frontend_Bound,33.75,% Slots,,,0.00,5.34,
12.627300251,S1-C2,Backend_Bound,32.89,% Slots,,,0.00,5.34,
12.627300251,S1-C2,Retiring,34.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.627300251,S1-C2,Frontend_Bound.Frontend_Latency,20.85,% Slots,,rs_events.empty_end,0.00,5.34,
12.627300251,S1-C2,Backend_Bound.Memory_Bound,12.87,% Slots,,,0.00,5.07,
12.627300251,S1-C2,Backend_Bound.Core_Bound,20.02,% Slots,,,0.00,5.07,
12.627300251,S1-C2,Retiring.Microcode_Sequencer,1.64,% Slots,,idq.ms_uops,0.00,5.34,<==
12.627300251,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.10,% Clocks,,,0.00,5.34,
12.627300251,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
12.627300251,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.42,% Clocks,,idq.ms_switches,0.00,5.34,
12.627300251,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.627300251,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.627300251,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C3,Frontend_Bound,39.96,% Slots,,,0.00,5.34,<==
12.627300251,S1-C3,Bad_Speculation,15.33,% Slots,,,0.00,5.34,
12.627300251,S1-C3,Backend_Bound,23.48,% Slots,,,0.00,5.34,
12.627300251,S1-C3,Bad_Speculation.Branch_Mispredicts,15.05,% Slots,,br_misp_retired.all_branches,0.00,5.08,
12.627300251,S1-C3,Backend_Bound.Core_Bound,18.99,% Slots,,,0.00,5.07,
12.627300251,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C4,Frontend_Bound,31.61,% Slots,,,0.00,5.34,
12.627300251,S1-C4,Bad_Speculation,11.29,% Slots,,,0.00,5.34,
12.627300251,S1-C4,Backend_Bound,28.73,% Slots,,,0.00,5.34,
12.627300251,S1-C4,Retiring,25.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
12.627300251,S1-C4,Frontend_Bound.Frontend_Latency,20.19,% Slots,,rs_events.empty_end,0.00,5.34,<==
12.627300251,S1-C4,Bad_Speculation.Branch_Mispredicts,10.82,% Slots,,br_misp_retired.all_branches,0.00,5.07,
12.627300251,S1-C4,Backend_Bound.Memory_Bound,13.84,% Slots,,,0.00,5.07,
12.627300251,S1-C4,Backend_Bound.Core_Bound,14.88,% Slots,,,0.00,5.07,
12.627300251,S1-C4,Retiring.Microcode_Sequencer,2.81,% Slots,,idq.ms_uops,0.00,5.33,
12.627300251,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.85,% Clocks,,,0.00,5.34,
12.627300251,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
12.627300251,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.50,% Clocks,,idq.ms_switches,0.00,5.34,
12.627300251,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
12.627300251,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.627300251,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.99,% Clocks,,,0.00,5.34,
12.627300251,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C5,Bad_Speculation,19.66,% Slots,,,0.00,5.34,
12.627300251,S1-C5,Bad_Speculation.Branch_Mispredicts,19.42,% Slots,,br_misp_retired.all_branches,0.00,5.08,
12.627300251,S1-C5,Backend_Bound,24.81,% Slots,,,0.00,5.34,<==
12.627300251,S1-C5,Backend_Bound.Memory_Bound,12.85,% Slots,,,0.00,5.07,
12.627300251,S1-C5,Backend_Bound.Core_Bound,11.96,% Slots,,,0.00,5.07,
12.627300251,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
12.627300251,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C6,Frontend_Bound,25.12,% Slots,,,0.00,5.34,
12.627300251,S1-C6,Bad_Speculation,16.94,% Slots,,,0.00,5.34,
12.627300251,S1-C6,Backend_Bound,22.61,% Slots,,,0.00,5.34,
12.627300251,S1-C6,Retiring,17.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.627300251,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.39,% Slots,,,0.00,5.34,
12.627300251,S1-C6,Bad_Speculation.Branch_Mispredicts,16.77,% Slots,,br_misp_retired.all_branches,0.00,5.08,
12.627300251,S1-C6,Backend_Bound.Memory_Bound,11.88,% Slots,,,0.00,5.07,
12.627300251,S1-C6,Backend_Bound.Core_Bound,10.73,% Slots,,,0.00,5.07,
12.627300251,S1-C6,Retiring.Microcode_Sequencer,13.32,% Slots,,idq.ms_uops,0.00,5.34,
12.627300251,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.62,% Clocks,,idq.ms_switches,0.00,5.34,
12.627300251,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.62,% Core_Clocks,,,0.00,5.07,<==
12.627300251,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C7,Frontend_Bound,35.84,% Slots,,,0.00,5.34,
12.627300251,S1-C7,Backend_Bound,40.74,% Slots,,,0.00,5.34,
12.627300251,S1-C7,Retiring,26.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
12.627300251,S1-C7,Frontend_Bound.Frontend_Latency,64.88,% Slots,,rs_events.empty_end,0.00,5.34,
12.627300251,S1-C7,Backend_Bound.Memory_Bound,15.09,% Slots,,,0.00,5.07,
12.627300251,S1-C7,Backend_Bound.Core_Bound,25.65,% Slots,,,0.00,5.07,<==
12.627300251,S1-C7,Retiring.Microcode_Sequencer,6.19,% Slots,,idq.ms_uops,0.00,5.34,
12.627300251,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.97,% Clocks,,,0.00,5.34,
12.627300251,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
12.627300251,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.37,% Clocks,,idq.ms_switches,0.00,5.34,
12.627300251,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
12.627300251,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
12.627300251,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
12.627300251,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
14.13867393,S0-C0,Frontend_Bound,38.88,% Slots,,,0.00,5.31,
14.13867393,S0-C0,Bad_Speculation,14.05,% Slots,,,0.00,5.31,
14.13867393,S0-C0,Backend_Bound,19.00,% Slots,,,0.00,5.31,
14.13867393,S0-C0,Frontend_Bound.Frontend_Latency,30.34,% Slots,,rs_events.empty_end,0.00,5.31,
14.13867393,S0-C0,Bad_Speculation.Branch_Mispredicts,13.87,% Slots,,br_misp_retired.all_branches,0.00,5.31,
14.13867393,S0-C0,Backend_Bound.Core_Bound,11.35,% Slots,,,0.00,5.31,
14.13867393,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.31,% Clocks,,,0.00,5.15,
14.13867393,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
14.13867393,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
14.13867393,S0-C1,Frontend_Bound,33.12,% Slots,,,0.00,5.31,<==
14.13867393,S0-C1,Bad_Speculation,18.01,% Slots,,,0.00,5.31,
14.13867393,S0-C1,Backend_Bound,20.56,% Slots,,,0.00,5.31,
14.13867393,S0-C1,Retiring,28.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
14.13867393,S0-C1,Frontend_Bound.Frontend_Latency,21.39,% Slots,,rs_events.empty_end,0.00,5.31,
14.13867393,S0-C1,Frontend_Bound.Frontend_Bandwidth,19.84,% Slots,,,0.00,5.31,
14.13867393,S0-C1,Bad_Speculation.Branch_Mispredicts,17.81,% Slots,,br_misp_retired.all_branches,0.00,5.31,
14.13867393,S0-C1,Backend_Bound.Memory_Bound,15.72,% Slots,,,0.00,5.3,
14.13867393,S0-C1,Retiring.Microcode_Sequencer,1.95,% Slots,,idq.ms_uops,0.00,5.2,
14.13867393,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.24,% Clocks,,,0.00,5.15,
14.13867393,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
14.13867393,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.44,% Clocks,,idq.ms_switches,0.00,5.11,
14.13867393,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.46,% Core_Clocks,,,0.00,5.3,
14.13867393,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.07,% Core_Clocks,,,0.00,5.3,
14.13867393,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
14.13867393,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
14.13867393,S0-C2,Frontend_Bound,30.06,% Slots,,,0.00,5.31,
14.13867393,S0-C2,Bad_Speculation,16.44,% Slots,,,0.00,5.31,
14.13867393,S0-C2,Backend_Bound,22.41,% Slots,,,0.00,5.31,
14.13867393,S0-C2,Frontend_Bound.Frontend_Latency,22.66,% Slots,,rs_events.empty_end,0.00,5.31,
14.13867393,S0-C2,Bad_Speculation.Branch_Mispredicts,16.28,% Slots,,br_misp_retired.all_branches,0.00,5.31,
14.13867393,S0-C2,Backend_Bound.Memory_Bound,11.83,% Slots,,,0.00,5.31,
14.13867393,S0-C2,Backend_Bound.Core_Bound,10.57,% Slots,,,0.00,5.31,
14.13867393,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.73,% Clocks,,,0.00,5.15,
14.13867393,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
14.13867393,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.04,
14.13867393,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
14.13867393,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.03,% Clocks,,,0.00,5.29,
14.13867393,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
14.13867393,S0-C3,Frontend_Bound,28.28,% Slots,,,0.00,5.31,
14.13867393,S0-C3,Bad_Speculation,21.97,% Slots,,,0.00,5.31,
14.13867393,S0-C3,Backend_Bound,16.66,% Slots,,,0.00,5.31,
14.13867393,S0-C3,Frontend_Bound.Frontend_Bandwidth,40.56,% Slots,,,0.00,5.31,
14.13867393,S0-C3,Bad_Speculation.Branch_Mispredicts,21.78,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.13867393,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.08,% Core_Clocks,,,0.00,5.31,<==
14.13867393,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
14.13867393,S0-C4,Frontend_Bound,33.45,% Slots,,,0.00,5.31,
14.13867393,S0-C4,Backend_Bound,14.94,% Slots,,,0.00,5.31,
14.13867393,S0-C4,Frontend_Bound.Frontend_Latency,18.72,% Slots,,rs_events.empty_end,0.00,5.31,<==
14.13867393,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.49,% Slots,,,0.00,5.31,
14.13867393,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.16,
14.13867393,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
14.13867393,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.53,% Core_Clocks,,,0.00,5.3,
14.13867393,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
14.13867393,S0-C5,Frontend_Bound,39.14,% Slots,,,0.00,5.31,
14.13867393,S0-C5,Bad_Speculation,13.97,% Slots,,,0.00,5.31,
14.13867393,S0-C5,Backend_Bound,19.78,% Slots,,,0.00,5.31,
14.13867393,S0-C5,Frontend_Bound.Frontend_Latency,25.62,% Slots,,rs_events.empty_end,0.00,5.31,
14.13867393,S0-C5,Frontend_Bound.Frontend_Bandwidth,43.74,% Slots,,,0.00,5.31,
14.13867393,S0-C5,Bad_Speculation.Branch_Mispredicts,13.84,% Slots,,br_misp_retired.all_branches,0.00,5.31,
14.13867393,S0-C5,Backend_Bound.Core_Bound,11.59,% Slots,,,0.00,5.3,
14.13867393,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.85,% Clocks,,,0.00,5.16,
14.13867393,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
14.13867393,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.58,% Core_Clocks,,,0.00,5.3,<==
14.13867393,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
14.13867393,S0-C6,Frontend_Bound,27.11,% Slots,,,0.00,5.31,
14.13867393,S0-C6,Bad_Speculation,17.30,% Slots,,,0.00,5.31,
14.13867393,S0-C6,Backend_Bound,21.32,% Slots,,,0.00,5.31,
14.13867393,S0-C6,Frontend_Bound.Frontend_Latency,22.29,% Slots,,rs_events.empty_end,0.00,5.31,
14.13867393,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.79,% Slots,,,0.00,5.31,
14.13867393,S0-C6,Bad_Speculation.Branch_Mispredicts,17.10,% Slots,,br_misp_retired.all_branches,0.00,5.31,
14.13867393,S0-C6,Backend_Bound.Memory_Bound,13.70,% Slots,,,0.00,5.3,
14.13867393,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.51,% Clocks,,,0.00,5.16,
14.13867393,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
14.13867393,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.93,% Core_Clocks,,,0.00,5.3,
14.13867393,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.10,% Core_Clocks,,,0.00,5.31,
14.13867393,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.05,
14.13867393,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.13867393,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
14.13867393,S0-C7,Frontend_Bound,36.00,% Slots,,,0.00,5.31,
14.13867393,S0-C7,Bad_Speculation,17.97,% Slots,,,0.00,5.31,
14.13867393,S0-C7,Backend_Bound,17.70,% Slots,,,0.00,5.31,
14.13867393,S0-C7,Frontend_Bound.Frontend_Latency,25.78,% Slots,,rs_events.empty_end,0.00,5.31,
14.13867393,S0-C7,Bad_Speculation.Branch_Mispredicts,17.54,% Slots,,br_misp_retired.all_branches,0.00,5.31,
14.13867393,S0-C7,Backend_Bound.Core_Bound,11.38,% Slots,,,0.00,5.3,
14.13867393,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.67,% Clocks,,,0.00,5.16,
14.13867393,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
14.13867393,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
14.13867393,S1-C0,Frontend_Bound,39.79,% Slots,,,0.00,5.31,
14.13867393,S1-C0,Bad_Speculation,14.76,% Slots,,,0.00,5.31,
14.13867393,S1-C0,Backend_Bound,21.53,% Slots,,,0.00,5.31,
14.13867393,S1-C0,Frontend_Bound.Frontend_Latency,26.63,% Slots,,rs_events.empty_end,0.00,5.31,
14.13867393,S1-C0,Bad_Speculation.Branch_Mispredicts,14.58,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.13867393,S1-C0,Backend_Bound.Memory_Bound,29.97,% Slots,,,0.00,5.31,
14.13867393,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.17,
14.13867393,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
14.13867393,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.13867393,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
14.13867393,S1-C1,Frontend_Bound,36.96,% Slots,,,0.00,5.31,
14.13867393,S1-C1,Bad_Speculation,14.46,% Slots,,,0.00,5.31,
14.13867393,S1-C1,Backend_Bound,22.46,% Slots,,,0.00,5.31,
14.13867393,S1-C1,Frontend_Bound.Frontend_Latency,36.42,% Slots,,rs_events.empty_end,0.00,5.31,
14.13867393,S1-C1,Frontend_Bound.Frontend_Bandwidth,30.20,% Slots,,,0.00,5.3,
14.13867393,S1-C1,Bad_Speculation.Branch_Mispredicts,14.28,% Slots,,br_misp_retired.all_branches,0.00,5.31,
14.13867393,S1-C1,Backend_Bound.Memory_Bound,19.76,% Slots,,,0.00,5.31,
14.13867393,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.17,
14.13867393,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
14.13867393,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.82,% Core_Clocks,,,0.00,5.3,
14.13867393,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.45,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.04,
14.13867393,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
14.13867393,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
14.13867393,S1-C2,Bad_Speculation,15.75,% Slots,,,0.00,5.31,
14.13867393,S1-C2,Bad_Speculation.Branch_Mispredicts,15.52,% Slots,,br_misp_retired.all_branches,0.00,5.31,
14.13867393,S1-C2,Backend_Bound,29.53,% Slots,,,0.00,5.31,
14.13867393,S1-C2,Retiring,16.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.21,
14.13867393,S1-C2,Backend_Bound.Core_Bound,66.91,% Slots,,,0.00,5.31,
14.13867393,S1-C2,Retiring.Microcode_Sequencer,7.90,% Slots,,idq.ms_uops,0.00,5.21,
14.13867393,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.54,% Clocks,,idq.ms_switches,0.00,5.12,
14.13867393,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.75,% Clocks,,,0.00,5.29,<==
14.13867393,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
14.13867393,S1-C3,Frontend_Bound,38.44,% Slots,,,0.00,5.3,
14.13867393,S1-C3,Bad_Speculation,16.72,% Slots,,,0.00,5.3,
14.13867393,S1-C3,Backend_Bound,19.00,% Slots,,,0.00,5.3,
14.13867393,S1-C3,Frontend_Bound.Frontend_Latency,28.19,% Slots,,rs_events.empty_end,0.00,5.3,
14.13867393,S1-C3,Frontend_Bound.Frontend_Bandwidth,33.27,% Slots,,,0.00,5.3,
14.13867393,S1-C3,Bad_Speculation.Branch_Mispredicts,16.44,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.13867393,S1-C3,Backend_Bound.Memory_Bound,69.59,% Slots,,,0.00,5.3,
14.13867393,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.96,% Clocks,,,0.00,5.17,
14.13867393,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
14.13867393,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.31,% Core_Clocks,,,0.00,5.29,<==
14.13867393,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.84,% Core_Clocks,,,0.00,5.3,
14.13867393,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.13867393,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
14.13867393,S1-C4,Frontend_Bound,28.78,% Slots,,,0.00,5.3,
14.13867393,S1-C4,Bad_Speculation,16.27,% Slots,,,0.00,5.3,
14.13867393,S1-C4,Backend_Bound,26.64,% Slots,,,0.00,5.3,
14.13867393,S1-C4,Frontend_Bound.Frontend_Latency,39.20,% Slots,,rs_events.empty_end,0.00,5.3,
14.13867393,S1-C4,Bad_Speculation.Branch_Mispredicts,15.94,% Slots,,br_misp_retired.all_branches,0.00,5.3,
14.13867393,S1-C4,Backend_Bound.Memory_Bound,37.45,% Slots,,,0.00,5.3,
14.13867393,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.45,% Clocks,,,0.00,5.17,
14.13867393,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
14.13867393,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
14.13867393,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
14.13867393,S1-C5,Frontend_Bound,39.04,% Slots,,,0.00,5.31,
14.13867393,S1-C5,Bad_Speculation,13.06,% Slots,,,0.00,5.31,
14.13867393,S1-C5,Backend_Bound,24.09,% Slots,,,0.00,5.31,
14.13867393,S1-C5,Frontend_Bound.Frontend_Latency,35.95,% Slots,,rs_events.empty_end,0.00,5.31,
14.13867393,S1-C5,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.28,
14.13867393,S1-C5,Backend_Bound.Memory_Bound,36.83,% Slots,,,0.00,5.3,
14.13867393,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.95,% Clocks,,,0.00,5.17,
14.13867393,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
14.13867393,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.05,
14.13867393,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
14.13867393,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
14.13867393,S1-C6,Frontend_Bound,43.66,% Slots,,,0.00,5.3,
14.13867393,S1-C6,Bad_Speculation,14.78,% Slots,,,0.00,5.3,
14.13867393,S1-C6,Backend_Bound,22.23,% Slots,,,0.00,5.3,
14.13867393,S1-C6,Retiring,30.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.22,
14.13867393,S1-C6,Frontend_Bound.Frontend_Latency,43.17,% Slots,,rs_events.empty_end,0.00,5.3,
14.13867393,S1-C6,Bad_Speculation.Branch_Mispredicts,14.34,% Slots,,br_misp_retired.all_branches,0.00,5.27,
14.13867393,S1-C6,Retiring.Microcode_Sequencer,2.97,% Slots,,idq.ms_uops,0.00,5.22,
14.13867393,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.24,% Clocks,,,0.00,5.17,
14.13867393,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
14.13867393,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.44,% Clocks,,idq.ms_switches,0.00,5.13,
14.13867393,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
14.13867393,S1-C7,Frontend_Bound,34.81,% Slots,,,0.00,5.31,
14.13867393,S1-C7,Backend_Bound,26.61,% Slots,,,0.00,5.31,
14.13867393,S1-C7,Frontend_Bound.Frontend_Latency,37.43,% Slots,,rs_events.empty_end,0.00,5.31,
14.13867393,S1-C7,Backend_Bound.Memory_Bound,93.16,% Slots,,,0.00,5.31,
14.13867393,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.32,% Clocks,,,0.00,5.17,
14.13867393,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,<==
14.13867393,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
14.13867393,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
14.13867393,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
14.13867393,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
14.13867393,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
14.13867393,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
14.13867393,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
14.13867393,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
14.13867393,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
14.13867393,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
14.13867393,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
14.13867393,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
14.13867393,S1-C2-T1,MUX,5.12,%,,,0.00,100.0,
14.13867393,S1-C3-T1,MUX,5.12,%,,,0.00,100.0,
14.13867393,S1-C4-T1,MUX,5.12,%,,,0.00,100.0,
14.13867393,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
14.13867393,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
14.13867393,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
15.654927067,S0-C0,Frontend_Bound,27.17,% Slots,,,0.00,5.26,
15.654927067,S0-C0,Backend_Bound,30.89,% Slots,,,0.00,5.26,
15.654927067,S0-C0,Retiring,30.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.19,
15.654927067,S0-C0,Frontend_Bound.Frontend_Latency,21.71,% Slots,,rs_events.empty_end,0.00,5.26,
15.654927067,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.95,% Slots,,,0.00,5.26,
15.654927067,S0-C0,Backend_Bound.Memory_Bound,18.62,% Slots,,,0.00,5.26,
15.654927067,S0-C0,Backend_Bound.Core_Bound,12.27,% Slots,,,0.00,5.26,
15.654927067,S0-C0,Retiring.Microcode_Sequencer,5.80,% Slots,,idq.ms_uops,0.00,5.19,
15.654927067,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
15.654927067,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.18,% Clocks,,idq.ms_switches,0.00,5.18,
15.654927067,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.22,% Core_Clocks,,,0.00,5.27,
15.654927067,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.20,% Core_Clocks,,,0.00,5.27,
15.654927067,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,<==
15.654927067,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.03,% Clocks,,,0.00,5.28,
15.654927067,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
15.654927067,S0-C1,Frontend_Bound,33.49,% Slots,,,0.00,5.27,
15.654927067,S0-C1,Backend_Bound,34.46,% Slots,,,0.00,5.27,
15.654927067,S0-C1,Retiring,30.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
15.654927067,S0-C1,Frontend_Bound.Frontend_Latency,28.76,% Slots,,rs_events.empty_end,0.00,5.26,
15.654927067,S0-C1,Backend_Bound.Memory_Bound,20.87,% Slots,,,0.00,5.26,
15.654927067,S0-C1,Backend_Bound.Core_Bound,13.59,% Slots,,,0.00,5.26,
15.654927067,S0-C1,Retiring.Microcode_Sequencer,9.32,% Slots,,idq.ms_uops,0.00,5.2,
15.654927067,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
15.654927067,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.00,% Clocks,,idq.ms_switches,0.00,5.18,
15.654927067,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
15.654927067,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
15.654927067,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.19,% Clocks,,,0.00,5.28,
15.654927067,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
15.654927067,S0-C2,Frontend_Bound,30.27,% Slots,,,0.00,5.27,
15.654927067,S0-C2,Backend_Bound,34.41,% Slots,,,0.00,5.27,
15.654927067,S0-C2,Retiring,30.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
15.654927067,S0-C2,Frontend_Bound.Frontend_Latency,21.73,% Slots,,rs_events.empty_end,0.00,5.26,
15.654927067,S0-C2,Backend_Bound.Memory_Bound,14.49,% Slots,,,0.00,5.26,
15.654927067,S0-C2,Backend_Bound.Core_Bound,19.93,% Slots,,,0.00,5.26,
15.654927067,S0-C2,Retiring.Microcode_Sequencer,4.95,% Slots,,idq.ms_uops,0.00,5.2,
15.654927067,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.18,
15.654927067,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
15.654927067,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.66,% Clocks,,idq.ms_switches,0.00,5.18,
15.654927067,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.654927067,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.89,% Clocks,,,0.00,5.28,<==
15.654927067,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
15.654927067,S0-C3,Frontend_Bound,22.39,% Slots,,,0.00,5.26,
15.654927067,S0-C3,Bad_Speculation,18.39,% Slots,,,0.00,5.26,
15.654927067,S0-C3,Backend_Bound,26.25,% Slots,,,0.00,5.26,
15.654927067,S0-C3,Retiring,35.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
15.654927067,S0-C3,Frontend_Bound.Frontend_Latency,15.45,% Slots,,rs_events.empty_end,0.00,5.26,
15.654927067,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.32,% Slots,,,0.00,5.26,
15.654927067,S0-C3,Bad_Speculation.Branch_Mispredicts,18.04,% Slots,,br_misp_retired.all_branches,0.00,5.26,
15.654927067,S0-C3,Backend_Bound.Core_Bound,36.77,% Slots,,,0.00,5.26,
15.654927067,S0-C3,Retiring.Microcode_Sequencer,7.39,% Slots,,idq.ms_uops,0.00,5.2,<==
15.654927067,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.62,% Clocks,,,0.00,5.17,
15.654927067,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
15.654927067,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.86,% Clocks,,idq.ms_switches,0.00,5.17,
15.654927067,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.97,% Core_Clocks,,,0.00,5.27,
15.654927067,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.20,% Core_Clocks,,,0.00,5.27,
15.654927067,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.93,% Clocks,,,0.00,5.28,
15.654927067,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
15.654927067,S0-C4,Frontend_Bound,34.72,% Slots,,,0.00,5.26,
15.654927067,S0-C4,Backend_Bound,15.42,% Slots,,,0.00,5.26,
15.654927067,S0-C4,Frontend_Bound.Frontend_Latency,23.03,% Slots,,rs_events.empty_end,0.00,5.26,<==
15.654927067,S0-C4,Frontend_Bound.Frontend_Bandwidth,13.95,% Slots,,,0.00,5.26,
15.654927067,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.17,
15.654927067,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
15.654927067,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.51,% Core_Clocks,,,0.00,5.27,
15.654927067,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
15.654927067,S0-C5,Frontend_Bound,31.41,% Slots,,,0.00,5.27,
15.654927067,S0-C5,Backend_Bound,34.36,% Slots,,,0.00,5.27,
15.654927067,S0-C5,Retiring,29.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
15.654927067,S0-C5,Frontend_Bound.Frontend_Latency,29.91,% Slots,,rs_events.empty_end,0.00,5.26,
15.654927067,S0-C5,Backend_Bound.Core_Bound,50.28,% Slots,,,0.00,5.26,
15.654927067,S0-C5,Retiring.Microcode_Sequencer,5.91,% Slots,,idq.ms_uops,0.00,5.2,
15.654927067,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.17,
15.654927067,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
15.654927067,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.01,% Clocks,,idq.ms_switches,0.00,5.17,
15.654927067,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.42,% Clocks,,,0.00,5.28,<==
15.654927067,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
15.654927067,S0-C6,Frontend_Bound,24.73,% Slots,,,0.00,5.27,
15.654927067,S0-C6,Backend_Bound,34.23,% Slots,,,0.00,5.27,
15.654927067,S0-C6,Frontend_Bound.Frontend_Latency,20.27,% Slots,,rs_events.empty_end,0.00,5.26,
15.654927067,S0-C6,Backend_Bound.Memory_Bound,20.19,% Slots,,,0.00,5.26,
15.654927067,S0-C6,Backend_Bound.Core_Bound,14.03,% Slots,,,0.00,5.26,
15.654927067,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.49,% Clocks,,,0.00,5.17,
15.654927067,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
15.654927067,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,<==
15.654927067,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
15.654927067,S0-C7,Frontend_Bound,24.64,% Slots,,,0.00,5.26,
15.654927067,S0-C7,Bad_Speculation,14.05,% Slots,,,0.00,5.26,
15.654927067,S0-C7,Backend_Bound,35.28,% Slots,,,0.00,5.26,
15.654927067,S0-C7,Frontend_Bound.Frontend_Bandwidth,17.78,% Slots,,,0.00,5.26,
15.654927067,S0-C7,Bad_Speculation.Branch_Mispredicts,13.30,% Slots,,br_misp_retired.all_branches,0.00,5.26,
15.654927067,S0-C7,Backend_Bound.Core_Bound,52.44,% Slots,,,0.00,5.26,<==
15.654927067,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.35,% Core_Clocks,,,0.00,5.27,
15.654927067,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.28,% Core_Clocks,,,0.00,5.27,
15.654927067,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
15.654927067,S1-C0,Frontend_Bound,33.52,% Slots,,,0.00,5.27,
15.654927067,S1-C0,Bad_Speculation,15.78,% Slots,,,0.00,5.27,
15.654927067,S1-C0,Backend_Bound,19.29,% Slots,,,0.00,5.27,
15.654927067,S1-C0,Frontend_Bound.Frontend_Latency,25.98,% Slots,,rs_events.empty_end,0.00,5.26,
15.654927067,S1-C0,Bad_Speculation.Branch_Mispredicts,15.52,% Slots,,br_misp_retired.all_branches,0.00,5.27,
15.654927067,S1-C0,Backend_Bound.Core_Bound,10.08,% Slots,,,0.00,5.26,
15.654927067,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
15.654927067,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.63,% Clocks,,,0.00,5.28,
15.654927067,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
15.654927067,S1-C1,Bad_Speculation,10.11,% Slots,,,0.00,5.27,
15.654927067,S1-C1,Bad_Speculation.Branch_Mispredicts,9.99,% Slots,,br_misp_retired.all_branches,0.00,5.27,
15.654927067,S1-C1,Backend_Bound,36.98,% Slots,,,0.00,5.27,
15.654927067,S1-C1,Backend_Bound.Memory_Bound,15.37,% Slots,,,0.00,5.26,
15.654927067,S1-C1,Backend_Bound.Core_Bound,21.62,% Slots,,,0.00,5.26,<==
15.654927067,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,11.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.28,
15.654927067,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
15.654927067,S1-C2,Frontend_Bound,21.19,% Slots,,,0.00,5.27,
15.654927067,S1-C2,Bad_Speculation,18.65,% Slots,,,0.00,5.27,
15.654927067,S1-C2,Backend_Bound,25.02,% Slots,,,0.00,5.27,
15.654927067,S1-C2,Bad_Speculation.Branch_Mispredicts,18.38,% Slots,,br_misp_retired.all_branches,0.00,5.27,
15.654927067,S1-C2,Backend_Bound.Memory_Bound,15.33,% Slots,,,0.00,5.26,<==
15.654927067,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
15.654927067,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.654927067,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
15.654927067,S1-C3,Bad_Speculation,20.26,% Slots,,,0.00,5.27,
15.654927067,S1-C3,Bad_Speculation.Branch_Mispredicts,20.08,% Slots,,br_misp_retired.all_branches,0.00,5.26,
15.654927067,S1-C3,Backend_Bound,24.84,% Slots,,,0.00,5.27,<==
15.654927067,S1-C3,Backend_Bound.Memory_Bound,11.56,% Slots,,,0.00,5.26,
15.654927067,S1-C3,Backend_Bound.Core_Bound,13.29,% Slots,,,0.00,5.26,
15.654927067,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.654927067,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
15.654927067,S1-C4,Frontend_Bound,26.05,% Slots,,,0.00,5.27,
15.654927067,S1-C4,Bad_Speculation,15.22,% Slots,,,0.00,5.27,
15.654927067,S1-C4,Backend_Bound,30.72,% Slots,,,0.00,5.27,<==
15.654927067,S1-C4,Bad_Speculation.Branch_Mispredicts,15.08,% Slots,,br_misp_retired.all_branches,0.00,5.27,
15.654927067,S1-C4,Backend_Bound.Memory_Bound,15.51,% Slots,,,0.00,5.26,
15.654927067,S1-C4,Backend_Bound.Core_Bound,15.21,% Slots,,,0.00,5.26,
15.654927067,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
15.654927067,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
15.654927067,S1-C5,Frontend_Bound,22.28,% Slots,,,0.00,5.27,<==
15.654927067,S1-C5,Bad_Speculation,21.08,% Slots,,,0.00,5.27,
15.654927067,S1-C5,Backend_Bound,21.45,% Slots,,,0.00,5.27,
15.654927067,S1-C5,Bad_Speculation.Branch_Mispredicts,20.81,% Slots,,br_misp_retired.all_branches,0.00,5.26,
15.654927067,S1-C5,Backend_Bound.Core_Bound,15.72,% Slots,,,0.00,5.26,
15.654927067,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
15.654927067,S1-C6,Frontend_Bound,29.55,% Slots,,,0.00,5.27,
15.654927067,S1-C6,Bad_Speculation,14.81,% Slots,,,0.00,5.26,
15.654927067,S1-C6,Backend_Bound,22.08,% Slots,,,0.00,5.26,
15.654927067,S1-C6,Frontend_Bound.Frontend_Latency,18.74,% Slots,,rs_events.empty_end,0.00,5.26,
15.654927067,S1-C6,Bad_Speculation.Branch_Mispredicts,14.67,% Slots,,br_misp_retired.all_branches,0.00,5.26,
15.654927067,S1-C6,Backend_Bound.Memory_Bound,22.69,% Slots,,,0.00,5.26,
15.654927067,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.17,
15.654927067,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
15.654927067,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.654927067,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
15.654927067,S1-C7,Frontend_Bound,25.16,% Slots,,,0.00,5.26,<==
15.654927067,S1-C7,Bad_Speculation,22.47,% Slots,,,0.00,5.26,
15.654927067,S1-C7,Backend_Bound,17.90,% Slots,,,0.00,5.26,
15.654927067,S1-C7,Frontend_Bound.Frontend_Latency,18.75,% Slots,,rs_events.empty_end,0.00,5.26,
15.654927067,S1-C7,Frontend_Bound.Frontend_Bandwidth,21.59,% Slots,,,0.00,5.26,
15.654927067,S1-C7,Bad_Speculation.Branch_Mispredicts,22.13,% Slots,,br_misp_retired.all_branches,0.00,5.26,
15.654927067,S1-C7,Backend_Bound.Memory_Bound,11.95,% Slots,,,0.00,5.26,
15.654927067,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.17,
15.654927067,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
15.654927067,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.42,% Core_Clocks,,,0.00,5.27,
15.654927067,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.27,% Core_Clocks,,,0.00,5.27,
15.654927067,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,
15.654927067,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.27,
15.654927067,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
15.654927067,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
15.654927067,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
15.654927067,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
15.654927067,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
15.654927067,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
15.654927067,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
15.654927067,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
15.654927067,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
15.654927067,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
15.654927067,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
15.654927067,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
15.654927067,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
15.654927067,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
15.654927067,S1-C5-T1,MUX,5.22,%,,,0.00,100.0,
15.654927067,S1-C6-T1,MUX,5.22,%,,,0.00,100.0,
15.654927067,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
17.17969435,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.78,% Slots,,,0.00,5.26,
17.17969435,S0-C0,Bad_Speculation.Branch_Mispredicts,17.72,% Slots,,br_misp_retired.all_branches,0.00,5.26,
17.17969435,S0-C0,Backend_Bound.Core_Bound,16.19,% Slots,,,0.00,5.26,<==
17.17969435,S0-C0,Bad_Speculation,18.03,% Slots,,,0.00,5.26,
17.17969435,S0-C0,Backend_Bound,26.13,% Slots,,,0.00,5.26,
17.17969435,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.95,% Core_Clocks,,,0.00,5.26,
17.17969435,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.66,% Core_Clocks,,,0.00,5.26,
17.17969435,S0-C0-T0,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C1,Frontend_Bound,40.15,% Slots,,,0.00,5.26,<==
17.17969435,S0-C1,Backend_Bound,38.15,% Slots,,,0.00,5.26,
17.17969435,S0-C1,Retiring,20.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.17969435,S0-C1,Frontend_Bound.Frontend_Latency,16.46,% Slots,,rs_events.empty_end,0.00,5.26,
17.17969435,S0-C1,Frontend_Bound.Frontend_Bandwidth,13.82,% Slots,,,0.00,5.26,
17.17969435,S0-C1,Backend_Bound.Core_Bound,31.08,% Slots,,,0.00,5.26,
17.17969435,S0-C1,Retiring.Microcode_Sequencer,6.85,% Slots,,idq.ms_uops,0.00,5.26,
17.17969435,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.29,
17.17969435,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
17.17969435,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.37,% Clocks,,idq.ms_switches,0.00,5.28,
17.17969435,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.33,% Core_Clocks,,,0.00,5.26,
17.17969435,S0-C1-T0,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C2,Frontend_Bound,37.45,% Slots,,,0.00,5.26,
17.17969435,S0-C2,Backend_Bound,39.67,% Slots,,,0.00,5.26,
17.17969435,S0-C2,Retiring,28.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.17969435,S0-C2,Frontend_Bound.Frontend_Latency,23.84,% Slots,,rs_events.empty_end,0.00,5.26,
17.17969435,S0-C2,Backend_Bound.Core_Bound,31.88,% Slots,,,0.00,5.26,<==
17.17969435,S0-C2,Retiring.Microcode_Sequencer,7.93,% Slots,,idq.ms_uops,0.00,5.26,
17.17969435,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.25,% Clocks,,,0.00,5.3,
17.17969435,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
17.17969435,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.30,% Clocks,,idq.ms_switches,0.00,5.28,
17.17969435,S0-C2-T0,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C3,Frontend_Bound,35.61,% Slots,,,0.00,5.26,
17.17969435,S0-C3,Backend_Bound,39.93,% Slots,,,0.00,5.26,
17.17969435,S0-C3,Retiring,28.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.17969435,S0-C3,Backend_Bound.Core_Bound,31.71,% Slots,,,0.00,5.26,<==
17.17969435,S0-C3,Retiring.Microcode_Sequencer,6.64,% Slots,,idq.ms_uops,0.00,5.26,
17.17969435,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.55,% Clocks,,idq.ms_switches,0.00,5.28,
17.17969435,S0-C3-T0,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C4,Frontend_Bound,33.47,% Slots,,,0.00,5.26,
17.17969435,S0-C4,Backend_Bound,14.51,% Slots,,,0.00,5.26,
17.17969435,S0-C4,Frontend_Bound.Frontend_Latency,17.68,% Slots,,rs_events.empty_end,0.00,5.26,<==
17.17969435,S0-C4,Frontend_Bound.Frontend_Bandwidth,12.62,% Slots,,,0.00,5.26,
17.17969435,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.3,
17.17969435,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
17.17969435,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,78.05,% Core_Clocks,,,0.00,5.26,
17.17969435,S0-C4-T0,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C5,Frontend_Bound,31.53,% Slots,,,0.00,5.26,
17.17969435,S0-C5,Backend_Bound,44.84,% Slots,,,0.00,5.26,
17.17969435,S0-C5,Retiring,26.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.17969435,S0-C5,Frontend_Bound.Frontend_Latency,22.50,% Slots,,rs_events.empty_end,0.00,5.26,
17.17969435,S0-C5,Backend_Bound.Core_Bound,35.78,% Slots,,,0.00,5.26,<==
17.17969435,S0-C5,Retiring.Microcode_Sequencer,7.82,% Slots,,idq.ms_uops,0.00,5.26,
17.17969435,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
17.17969435,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.17,% Clocks,,idq.ms_switches,0.00,5.28,
17.17969435,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
17.17969435,S0-C6,Frontend_Bound,34.79,% Slots,,,0.00,5.26,
17.17969435,S0-C6,Bad_Speculation,10.63,% Slots,,,0.00,5.26,
17.17969435,S0-C6,Backend_Bound,35.43,% Slots,,,0.00,5.26,
17.17969435,S0-C6,Retiring,29.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.17969435,S0-C6,Bad_Speculation.Branch_Mispredicts,10.04,% Slots,,br_misp_retired.all_branches,0.00,5.26,
17.17969435,S0-C6,Backend_Bound.Core_Bound,28.49,% Slots,,,0.00,5.25,<==
17.17969435,S0-C6,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.26,
17.17969435,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.78,% Clocks,,idq.ms_switches,0.00,5.28,
17.17969435,S0-C6-T0,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C7,Frontend_Bound,42.81,% Slots,,,0.00,5.26,
17.17969435,S0-C7,Backend_Bound,28.21,% Slots,,,0.00,5.26,
17.17969435,S0-C7,Retiring,21.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.17969435,S0-C7,Frontend_Bound.Frontend_Latency,29.95,% Slots,,rs_events.empty_end,0.00,5.26,
17.17969435,S0-C7,Backend_Bound.Core_Bound,18.95,% Slots,,,0.00,5.26,
17.17969435,S0-C7,Retiring.Microcode_Sequencer,8.07,% Slots,,idq.ms_uops,0.00,5.26,
17.17969435,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.43,% Clocks,,idq.ms_switches,0.00,5.28,<==
17.17969435,S0-C7-T0,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C0,Frontend_Bound,36.17,% Slots,,,0.00,5.26,
17.17969435,S1-C0,Backend_Bound,37.88,% Slots,,,0.00,5.26,
17.17969435,S1-C0,Frontend_Bound.Frontend_Latency,33.85,% Slots,,rs_events.empty_end,0.00,5.26,
17.17969435,S1-C0,Frontend_Bound.Frontend_Bandwidth,60.96,% Slots,,,0.00,5.26,
17.17969435,S1-C0,Backend_Bound.Memory_Bound,13.99,% Slots,,,0.00,5.26,
17.17969435,S1-C0,Backend_Bound.Core_Bound,23.89,% Slots,,,0.00,5.26,<==
17.17969435,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
17.17969435,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.12,% Core_Clocks,,,0.00,5.26,
17.17969435,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
17.17969435,S1-C1,Frontend_Bound,26.77,% Slots,,,0.00,5.26,
17.17969435,S1-C1,Bad_Speculation,15.92,% Slots,,,0.00,5.26,
17.17969435,S1-C1,Backend_Bound,20.30,% Slots,,,0.00,5.26,
17.17969435,S1-C1,Retiring,20.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.17969435,S1-C1,Frontend_Bound.Frontend_Bandwidth,38.71,% Slots,,,0.00,5.26,
17.17969435,S1-C1,Bad_Speculation.Branch_Mispredicts,15.75,% Slots,,br_misp_retired.all_branches,0.00,5.26,
17.17969435,S1-C1,Backend_Bound.Memory_Bound,11.53,% Slots,,,0.00,5.25,
17.17969435,S1-C1,Retiring.Microcode_Sequencer,8.50,% Slots,,idq.ms_uops,0.00,5.26,
17.17969435,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.72,% Clocks,,idq.ms_switches,0.00,5.28,
17.17969435,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.75,% Core_Clocks,,,0.00,5.26,<==
17.17969435,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
17.17969435,S1-C1-T0,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C2,Frontend_Bound,38.59,% Slots,,,0.00,5.26,
17.17969435,S1-C2,Backend_Bound,39.31,% Slots,,,0.00,5.26,
17.17969435,S1-C2,Retiring,20.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.17969435,S1-C2,Frontend_Bound.Frontend_Latency,26.87,% Slots,,rs_events.empty_end,0.00,5.26,
17.17969435,S1-C2,Backend_Bound.Core_Bound,30.87,% Slots,,,0.00,5.26,
17.17969435,S1-C2,Retiring.Microcode_Sequencer,4.26,% Slots,,idq.ms_uops,0.00,5.26,
17.17969435,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.43,% Clocks,,,0.00,5.31,
17.17969435,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
17.17969435,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.08,% Clocks,,idq.ms_switches,0.00,5.28,
17.17969435,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,88.71,% Clocks,,,0.00,5.24,<==
17.17969435,S1-C2-T0,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C3,Frontend_Bound,34.80,% Slots,,,0.00,5.26,
17.17969435,S1-C3,Bad_Speculation,17.00,% Slots,,,0.00,5.26,
17.17969435,S1-C3,Backend_Bound,26.64,% Slots,,,0.00,5.26,
17.17969435,S1-C3,Frontend_Bound.Frontend_Bandwidth,22.24,% Slots,,,0.00,5.26,
17.17969435,S1-C3,Bad_Speculation.Branch_Mispredicts,15.69,% Slots,,br_misp_retired.all_branches,0.00,5.26,
17.17969435,S1-C3,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.26,
17.17969435,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.38,% Core_Clocks,,,0.00,5.26,<==
17.17969435,S1-C3-T0,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C4,Frontend_Bound,38.40,% Slots,,,0.00,5.26,<==
17.17969435,S1-C4,Backend_Bound,32.13,% Slots,,,0.00,5.26,
17.17969435,S1-C4,Backend_Bound.Memory_Bound,11.30,% Slots,,,0.00,5.26,
17.17969435,S1-C4,Backend_Bound.Core_Bound,20.83,% Slots,,,0.00,5.26,
17.17969435,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
17.17969435,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
17.17969435,S1-C5,Frontend_Bound,26.86,% Slots,,,0.00,5.26,
17.17969435,S1-C5,Bad_Speculation,16.78,% Slots,,,0.00,5.26,
17.17969435,S1-C5,Backend_Bound,25.08,% Slots,,,0.00,5.26,
17.17969435,S1-C5,Frontend_Bound.Frontend_Bandwidth,44.43,% Slots,,,0.00,5.26,
17.17969435,S1-C5,Bad_Speculation.Branch_Mispredicts,16.27,% Slots,,br_misp_retired.all_branches,0.00,5.26,
17.17969435,S1-C5,Backend_Bound.Core_Bound,16.20,% Slots,,,0.00,5.25,
17.17969435,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.59,% Core_Clocks,,,0.00,5.27,<==
17.17969435,S1-C5-T0,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C6,Frontend_Bound,40.63,% Slots,,,0.00,5.26,
17.17969435,S1-C6,Bad_Speculation,12.65,% Slots,,,0.00,5.26,
17.17969435,S1-C6,Backend_Bound,14.59,% Slots,,,0.00,5.26,
17.17969435,S1-C6,Retiring,21.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.17969435,S1-C6,Frontend_Bound.Frontend_Latency,23.10,% Slots,,rs_events.empty_end,0.00,5.26,
17.17969435,S1-C6,Frontend_Bound.Frontend_Bandwidth,67.36,% Slots,,,0.00,5.26,
17.17969435,S1-C6,Bad_Speculation.Branch_Mispredicts,12.21,% Slots,,br_misp_retired.all_branches,0.00,5.26,
17.17969435,S1-C6,Retiring.Microcode_Sequencer,8.81,% Slots,,idq.ms_uops,0.00,5.26,
17.17969435,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.64,% Clocks,,idq.ms_switches,0.00,5.28,
17.17969435,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.12,% Core_Clocks,,,0.00,5.26,<==
17.17969435,S1-C6-T0,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C7,Frontend_Bound,27.10,% Slots,,,0.00,5.26,
17.17969435,S1-C7,Bad_Speculation,10.05,% Slots,,,0.00,5.26,
17.17969435,S1-C7,Backend_Bound,35.17,% Slots,,,0.00,5.26,
17.17969435,S1-C7,Retiring,14.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.26,
17.17969435,S1-C7,Frontend_Bound.Frontend_Latency,20.45,% Slots,,rs_events.empty_end,0.00,5.26,
17.17969435,S1-C7,Frontend_Bound.Frontend_Bandwidth,15.13,% Slots,,,0.00,5.26,
17.17969435,S1-C7,Bad_Speculation.Branch_Mispredicts,9.54,% Slots,,br_misp_retired.all_branches,0.00,5.26,
17.17969435,S1-C7,Retiring.Microcode_Sequencer,10.78,% Slots,,idq.ms_uops,0.00,5.26,
17.17969435,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.50,% Clocks,,,0.00,5.31,
17.17969435,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
17.17969435,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.10,% Clocks,,idq.ms_switches,0.00,5.28,
17.17969435,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.52,% Core_Clocks,,,0.00,5.26,
17.17969435,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.24,<==
17.17969435,S1-C7-T0,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C0-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C1-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C2-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C3-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C4-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C5-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C6-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S0-C7-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C0-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C1-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C2-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C3-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C4-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C5-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C6-T1,MUX,5.24,%,,,0.00,100.0,
17.17969435,S1-C7-T1,MUX,5.24,%,,,0.00,100.0,
18.685961367,S0-C0,Frontend_Bound,29.87,% Slots,,,0.00,5.29,
18.685961367,S0-C0,Backend_Bound,35.69,% Slots,,,0.00,5.29,
18.685961367,S0-C0,Retiring,31.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
18.685961367,S0-C0,Frontend_Bound.Frontend_Latency,23.58,% Slots,,rs_events.empty_end,0.00,5.29,
18.685961367,S0-C0,Backend_Bound.Memory_Bound,13.19,% Slots,,,0.00,5.29,
18.685961367,S0-C0,Backend_Bound.Core_Bound,22.50,% Slots,,,0.00,5.29,<==
18.685961367,S0-C0,Retiring.Microcode_Sequencer,2.56,% Slots,,idq.ms_uops,0.00,5.02,
18.685961367,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
18.685961367,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.29,% Clocks,,idq.ms_switches,0.00,5.05,
18.685961367,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
18.685961367,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
18.685961367,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
18.685961367,S0-C1,Frontend_Bound,41.50,% Slots,,,0.00,5.3,
18.685961367,S0-C1,Backend_Bound,19.60,% Slots,,,0.00,5.3,
18.685961367,S0-C1,Frontend_Bound.Frontend_Latency,31.62,% Slots,,rs_events.empty_end,0.00,5.3,
18.685961367,S0-C1,Backend_Bound.Memory_Bound,12.05,% Slots,,,0.00,5.3,
18.685961367,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.34,% Clocks,,,0.00,5.05,
18.685961367,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
18.685961367,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
18.685961367,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
18.685961367,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
18.685961367,S0-C2,Frontend_Bound,33.16,% Slots,,,0.00,5.29,
18.685961367,S0-C2,Backend_Bound,39.72,% Slots,,,0.00,5.29,
18.685961367,S0-C2,Retiring,16.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
18.685961367,S0-C2,Frontend_Bound.Frontend_Latency,26.03,% Slots,,rs_events.empty_end,0.00,5.29,
18.685961367,S0-C2,Frontend_Bound.Frontend_Bandwidth,73.49,% Slots,,,0.00,5.29,
18.685961367,S0-C2,Backend_Bound.Memory_Bound,40.40,% Slots,,,0.00,5.29,<==
18.685961367,S0-C2,Retiring.Microcode_Sequencer,5.53,% Slots,,idq.ms_uops,0.00,5.02,
18.685961367,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.96,% Clocks,,,0.00,5.05,
18.685961367,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
18.685961367,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.99,% Clocks,,idq.ms_switches,0.00,5.05,
18.685961367,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.23,% Core_Clocks,,,0.00,5.31,
18.685961367,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
18.685961367,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
18.685961367,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
18.685961367,S0-C3,Frontend_Bound,39.92,% Slots,,,0.00,5.29,
18.685961367,S0-C3,Backend_Bound,38.21,% Slots,,,0.00,5.29,
18.685961367,S0-C3,Retiring,19.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
18.685961367,S0-C3,Frontend_Bound.Frontend_Latency,62.01,% Slots,,rs_events.empty_end,0.00,5.29,
18.685961367,S0-C3,Backend_Bound.Core_Bound,64.30,% Slots,,,0.00,5.29,
18.685961367,S0-C3,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,5.03,
18.685961367,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.41,% Clocks,,,0.00,5.05,
18.685961367,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
18.685961367,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.27,% Clocks,,idq.ms_switches,0.00,5.05,
18.685961367,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
18.685961367,S0-C4,Frontend_Bound,33.60,% Slots,,,0.00,5.29,<==
18.685961367,S0-C4,Backend_Bound,14.87,% Slots,,,0.00,5.29,
18.685961367,S0-C4,Frontend_Bound.Frontend_Latency,17.53,% Slots,,rs_events.empty_end,0.00,5.29,
18.685961367,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.18,% Slots,,,0.00,5.29,
18.685961367,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.58,% Clocks,,,0.00,5.05,
18.685961367,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
18.685961367,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.61,% Core_Clocks,,,0.00,5.31,
18.685961367,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
18.685961367,S0-C5,Frontend_Bound,37.55,% Slots,,,0.00,5.3,
18.685961367,S0-C5,Bad_Speculation,12.73,% Slots,,,0.00,5.3,
18.685961367,S0-C5,Backend_Bound,30.97,% Slots,,,0.00,5.3,
18.685961367,S0-C5,Retiring,22.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
18.685961367,S0-C5,Frontend_Bound.Frontend_Latency,28.84,% Slots,,rs_events.empty_end,0.00,5.3,
18.685961367,S0-C5,Bad_Speculation.Branch_Mispredicts,12.25,% Slots,,br_misp_retired.all_branches,0.00,5.3,
18.685961367,S0-C5,Backend_Bound.Memory_Bound,21.70,% Slots,,,0.00,5.3,
18.685961367,S0-C5,Retiring.Microcode_Sequencer,3.20,% Slots,,idq.ms_uops,0.00,5.03,
18.685961367,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.06,% Clocks,,,0.00,5.04,
18.685961367,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
18.685961367,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.18,% Clocks,,idq.ms_switches,0.00,5.04,
18.685961367,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
18.685961367,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
18.685961367,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.13,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
18.685961367,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
18.685961367,S0-C6,Frontend_Bound,26.84,% Slots,,,0.00,5.3,
18.685961367,S0-C6,Backend_Bound,48.76,% Slots,,,0.00,5.3,
18.685961367,S0-C6,Retiring,17.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
18.685961367,S0-C6,Frontend_Bound.Frontend_Latency,23.28,% Slots,,rs_events.empty_end,0.00,5.3,
18.685961367,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.02,% Slots,,,0.00,5.3,
18.685961367,S0-C6,Retiring.Microcode_Sequencer,5.52,% Slots,,idq.ms_uops,0.00,5.03,
18.685961367,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.03,% Clocks,,,0.00,5.05,
18.685961367,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
18.685961367,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.84,% Clocks,,idq.ms_switches,0.00,5.05,
18.685961367,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.09,% Core_Clocks,,,0.00,5.31,
18.685961367,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
18.685961367,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
18.685961367,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
18.685961367,S0-C7,Frontend_Bound,35.45,% Slots,,,0.00,5.29,
18.685961367,S0-C7,Backend_Bound,39.76,% Slots,,,0.00,5.29,<==
18.685961367,S0-C7,Retiring,18.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
18.685961367,S0-C7,Frontend_Bound.Frontend_Latency,52.53,% Slots,,rs_events.empty_end,0.00,5.29,
18.685961367,S0-C7,Frontend_Bound.Frontend_Bandwidth,17.51,% Slots,,,0.00,5.29,
18.685961367,S0-C7,Retiring.Microcode_Sequencer,4.81,% Slots,,idq.ms_uops,0.00,5.03,
18.685961367,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.66,% Clocks,,,0.00,5.04,
18.685961367,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
18.685961367,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.68,% Clocks,,idq.ms_switches,0.00,5.04,
18.685961367,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.75,% Core_Clocks,,,0.00,5.31,
18.685961367,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
18.685961367,S1-C0,Frontend_Bound,44.27,% Slots,,,0.00,5.3,
18.685961367,S1-C0,Backend_Bound,26.77,% Slots,,,0.00,5.3,
18.685961367,S1-C0,Retiring,21.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
18.685961367,S1-C0,Frontend_Bound.Frontend_Latency,36.92,% Slots,,rs_events.empty_end,0.00,5.3,
18.685961367,S1-C0,Frontend_Bound.Frontend_Bandwidth,25.10,% Slots,,,0.00,5.3,
18.685961367,S1-C0,Backend_Bound.Memory_Bound,36.31,% Slots,,,0.00,5.3,
18.685961367,S1-C0,Retiring.Microcode_Sequencer,4.71,% Slots,,idq.ms_uops,0.00,5.02,
18.685961367,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.62,% Clocks,,,0.00,5.05,
18.685961367,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,<==
18.685961367,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.14,% Clocks,,idq.ms_switches,0.00,5.05,
18.685961367,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.27,% Core_Clocks,,,0.00,5.31,
18.685961367,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.685961367,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
18.685961367,S1-C1,Frontend_Bound,42.71,% Slots,,,0.00,5.3,
18.685961367,S1-C1,Bad_Speculation,10.59,% Slots,,,0.00,5.3,
18.685961367,S1-C1,Backend_Bound,30.35,% Slots,,,0.00,5.3,
18.685961367,S1-C1,Retiring,19.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
18.685961367,S1-C1,Frontend_Bound.Frontend_Latency,54.55,% Slots,,rs_events.empty_end,0.00,5.3,
18.685961367,S1-C1,Bad_Speculation.Branch_Mispredicts,9.82,% Slots,,br_misp_retired.all_branches,0.00,5.3,
18.685961367,S1-C1,Retiring.Microcode_Sequencer,5.67,% Slots,,idq.ms_uops,0.00,5.03,
18.685961367,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.58,% Clocks,,,0.00,5.04,
18.685961367,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
18.685961367,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.00,% Clocks,,idq.ms_switches,0.00,5.04,
18.685961367,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
18.685961367,S1-C2,Frontend_Bound,34.78,% Slots,,,0.00,5.3,
18.685961367,S1-C2,Bad_Speculation,15.06,% Slots,,,0.00,5.3,
18.685961367,S1-C2,Backend_Bound,26.58,% Slots,,,0.00,5.3,
18.685961367,S1-C2,Frontend_Bound.Frontend_Latency,28.12,% Slots,,rs_events.empty_end,0.00,5.3,
18.685961367,S1-C2,Bad_Speculation.Branch_Mispredicts,14.74,% Slots,,br_misp_retired.all_branches,0.00,5.3,
18.685961367,S1-C2,Backend_Bound.Memory_Bound,18.93,% Slots,,,0.00,5.3,
18.685961367,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.94,% Clocks,,,0.00,5.05,
18.685961367,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
18.685961367,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
18.685961367,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
18.685961367,S1-C3,Frontend_Bound,39.50,% Slots,,,0.00,5.3,
18.685961367,S1-C3,Bad_Speculation,14.12,% Slots,,,0.00,5.3,
18.685961367,S1-C3,Backend_Bound,24.91,% Slots,,,0.00,5.3,
18.685961367,S1-C3,Retiring,18.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
18.685961367,S1-C3,Frontend_Bound.Frontend_Latency,50.36,% Slots,,rs_events.empty_end,0.00,5.3,
18.685961367,S1-C3,Frontend_Bound.Frontend_Bandwidth,62.11,% Slots,,,0.00,5.3,
18.685961367,S1-C3,Bad_Speculation.Branch_Mispredicts,13.37,% Slots,,br_misp_retired.all_branches,0.00,5.3,
18.685961367,S1-C3,Backend_Bound.Core_Bound,30.25,% Slots,,,0.00,5.3,
18.685961367,S1-C3,Retiring.Microcode_Sequencer,6.05,% Slots,,idq.ms_uops,0.00,5.04,
18.685961367,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.59,% Clocks,,,0.00,5.04,
18.685961367,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
18.685961367,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.01,% Clocks,,idq.ms_switches,0.00,5.04,
18.685961367,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.87,% Core_Clocks,,,0.00,5.31,<==
18.685961367,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
18.685961367,S1-C4,Frontend_Bound,40.19,% Slots,,,0.00,5.29,
18.685961367,S1-C4,Backend_Bound,30.79,% Slots,,,0.00,5.29,
18.685961367,S1-C4,Retiring,15.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
18.685961367,S1-C4,Frontend_Bound.Frontend_Latency,30.27,% Slots,,rs_events.empty_end,0.00,5.29,
18.685961367,S1-C4,Frontend_Bound.Frontend_Bandwidth,43.43,% Slots,,,0.00,5.3,
18.685961367,S1-C4,Backend_Bound.Memory_Bound,12.95,% Slots,,,0.00,5.29,
18.685961367,S1-C4,Backend_Bound.Core_Bound,17.84,% Slots,,,0.00,5.29,
18.685961367,S1-C4,Retiring.Microcode_Sequencer,10.33,% Slots,,idq.ms_uops,0.00,5.02,
18.685961367,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,17.66,% Clocks,,,0.00,5.05,
18.685961367,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
18.685961367,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.33,% Clocks,,idq.ms_switches,0.00,5.05,
18.685961367,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.54,% Core_Clocks,,,0.00,5.31,<==
18.685961367,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
18.685961367,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
18.685961367,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
18.685961367,S1-C5,Frontend_Bound,39.06,% Slots,,,0.00,5.3,
18.685961367,S1-C5,Bad_Speculation,14.31,% Slots,,,0.00,5.3,
18.685961367,S1-C5,Backend_Bound,22.94,% Slots,,,0.00,5.3,
18.685961367,S1-C5,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
18.685961367,S1-C5,Frontend_Bound.Frontend_Latency,19.22,% Slots,,rs_events.empty_end,0.00,5.3,<==
18.685961367,S1-C5,Bad_Speculation.Branch_Mispredicts,14.12,% Slots,,br_misp_retired.all_branches,0.00,5.3,
18.685961367,S1-C5,Backend_Bound.Core_Bound,15.57,% Slots,,,0.00,5.3,
18.685961367,S1-C5,Retiring.Microcode_Sequencer,6.50,% Slots,,idq.ms_uops,0.00,5.03,
18.685961367,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.61,% Clocks,,,0.00,5.03,
18.685961367,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
18.685961367,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.19,% Clocks,,idq.ms_switches,0.00,5.03,
18.685961367,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
18.685961367,S1-C6,Frontend_Bound,41.81,% Slots,,,0.00,5.3,
18.685961367,S1-C6,Bad_Speculation,13.33,% Slots,,,0.00,5.3,
18.685961367,S1-C6,Backend_Bound,23.14,% Slots,,,0.00,5.3,
18.685961367,S1-C6,Retiring,27.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
18.685961367,S1-C6,Frontend_Bound.Frontend_Latency,38.83,% Slots,,rs_events.empty_end,0.00,5.3,
18.685961367,S1-C6,Bad_Speculation.Branch_Mispredicts,12.80,% Slots,,br_misp_retired.all_branches,0.00,5.3,
18.685961367,S1-C6,Backend_Bound.Memory_Bound,32.41,% Slots,,,0.00,5.3,
18.685961367,S1-C6,Retiring.Microcode_Sequencer,2.43,% Slots,,idq.ms_uops,0.00,5.03,
18.685961367,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.63,% Clocks,,,0.00,5.05,
18.685961367,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
18.685961367,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.99,% Clocks,,idq.ms_switches,0.00,5.05,
18.685961367,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
18.685961367,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
18.685961367,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
18.685961367,S1-C7,Frontend_Bound,30.15,% Slots,,,0.00,5.3,
18.685961367,S1-C7,Backend_Bound,34.85,% Slots,,,0.00,5.3,<==
18.685961367,S1-C7,Frontend_Bound.Frontend_Latency,16.48,% Slots,,rs_events.empty_end,0.00,5.3,
18.685961367,S1-C7,Backend_Bound.Memory_Bound,16.21,% Slots,,,0.00,5.3,
18.685961367,S1-C7,Backend_Bound.Core_Bound,18.64,% Slots,,,0.00,5.3,
18.685961367,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.11,% Clocks,,,0.00,5.04,
18.685961367,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
18.685961367,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
18.685961367,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.29,% Clocks,,,0.00,5.18,
18.685961367,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
18.685961367,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
18.685961367,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
18.685961367,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
18.685961367,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
18.685961367,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
18.685961367,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
18.685961367,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
18.685961367,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
18.685961367,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
18.685961367,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
18.685961367,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
18.685961367,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
18.685961367,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
18.685961367,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
18.685961367,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
18.685961367,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
20.21614396,S0-C0,Frontend_Bound,31.97,% Slots,,,0.00,5.22,
20.21614396,S0-C0,Backend_Bound,17.95,% Slots,,,0.00,5.22,
20.21614396,S0-C0,Retiring,37.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
20.21614396,S0-C0,Frontend_Bound.Frontend_Latency,19.55,% Slots,,rs_events.empty_end,0.00,5.22,
20.21614396,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.52,% Slots,,,0.00,5.22,
20.21614396,S0-C0,Backend_Bound.Memory_Bound,13.09,% Slots,,,0.00,5.22,
20.21614396,S0-C0,Retiring.Microcode_Sequencer,2.59,% Slots,,idq.ms_uops,0.00,5.48,<==
20.21614396,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.31,% Clocks,,,0.00,5.46,
20.21614396,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
20.21614396,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.77,% Clocks,,idq.ms_switches,0.00,5.44,
20.21614396,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
20.21614396,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.21614396,S0-C0-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C1,Frontend_Bound,30.18,% Slots,,,0.00,5.22,
20.21614396,S0-C1,Bad_Speculation,12.63,% Slots,,,0.00,5.22,
20.21614396,S0-C1,Backend_Bound,28.94,% Slots,,,0.00,5.22,
20.21614396,S0-C1,Frontend_Bound.Frontend_Latency,19.63,% Slots,,rs_events.empty_end,0.00,5.22,
20.21614396,S0-C1,Bad_Speculation.Branch_Mispredicts,12.49,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.21614396,S0-C1,Backend_Bound.Memory_Bound,68.03,% Slots,,,0.00,5.22,
20.21614396,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.47,
20.21614396,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
20.21614396,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
20.21614396,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.21614396,S0-C1-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C2,Frontend_Bound,21.23,% Slots,,,0.00,5.22,
20.21614396,S0-C2,Bad_Speculation,16.95,% Slots,,,0.00,5.22,
20.21614396,S0-C2,Backend_Bound,24.73,% Slots,,,0.00,5.22,
20.21614396,S0-C2,Frontend_Bound.Frontend_Latency,15.76,% Slots,,rs_events.empty_end,0.00,5.21,
20.21614396,S0-C2,Bad_Speculation.Branch_Mispredicts,16.79,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.21614396,S0-C2,Backend_Bound.Memory_Bound,33.28,% Slots,,,0.00,5.21,
20.21614396,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
20.21614396,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,<==
20.21614396,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C3,Bad_Speculation,11.68,% Slots,,,0.00,5.22,
20.21614396,S0-C3,Bad_Speculation.Branch_Mispredicts,11.49,% Slots,,br_misp_retired.all_branches,0.00,5.21,
20.21614396,S0-C3,Backend_Bound,50.84,% Slots,,,0.00,5.22,
20.21614396,S0-C3,Backend_Bound.Memory_Bound,69.45,% Slots,,,0.00,5.21,<==
20.21614396,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
20.21614396,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.21614396,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C4,Frontend_Bound.Frontend_Bandwidth,14.33,% Slots,,,0.00,5.22,
20.21614396,S0-C4,Bad_Speculation.Branch_Mispredicts,16.95,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.21614396,S0-C4,Backend_Bound.Memory_Bound,22.96,% Slots,,,0.00,5.21,
20.21614396,S0-C4,Bad_Speculation,17.15,% Slots,,,0.00,5.22,
20.21614396,S0-C4,Backend_Bound,29.57,% Slots,,,0.00,5.22,
20.21614396,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,<==
20.21614396,S0-C4-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C5,Frontend_Bound,21.42,% Slots,,,0.00,5.22,
20.21614396,S0-C5,Bad_Speculation,11.86,% Slots,,,0.00,5.22,
20.21614396,S0-C5,Backend_Bound,32.11,% Slots,,,0.00,5.22,
20.21614396,S0-C5,Retiring,31.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
20.21614396,S0-C5,Frontend_Bound.Frontend_Latency,18.61,% Slots,,rs_events.empty_end,0.00,5.21,
20.21614396,S0-C5,Bad_Speculation.Branch_Mispredicts,11.66,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.21614396,S0-C5,Backend_Bound.Memory_Bound,20.66,% Slots,,,0.00,5.21,
20.21614396,S0-C5,Backend_Bound.Core_Bound,11.45,% Slots,,,0.00,5.21,
20.21614396,S0-C5,Retiring.Microcode_Sequencer,2.33,% Slots,,idq.ms_uops,0.00,5.48,
20.21614396,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.02,% Clocks,,,0.00,5.47,
20.21614396,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
20.21614396,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.32,% Clocks,,idq.ms_switches,0.00,5.44,
20.21614396,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,<==
20.21614396,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C6,Frontend_Bound,29.85,% Slots,,,0.00,5.21,
20.21614396,S0-C6,Bad_Speculation,14.28,% Slots,,,0.00,5.21,
20.21614396,S0-C6,Backend_Bound,29.77,% Slots,,,0.00,5.21,
20.21614396,S0-C6,Retiring,27.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
20.21614396,S0-C6,Frontend_Bound.Frontend_Latency,23.75,% Slots,,rs_events.empty_end,0.00,5.21,
20.21614396,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.08,% Slots,,,0.00,5.21,
20.21614396,S0-C6,Bad_Speculation.Branch_Mispredicts,14.10,% Slots,,br_misp_retired.all_branches,0.00,5.21,
20.21614396,S0-C6,Backend_Bound.Memory_Bound,14.79,% Slots,,,0.00,5.21,
20.21614396,S0-C6,Backend_Bound.Core_Bound,14.98,% Slots,,,0.00,5.21,
20.21614396,S0-C6,Retiring.Microcode_Sequencer,2.40,% Slots,,idq.ms_uops,0.00,5.48,
20.21614396,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.46,
20.21614396,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
20.21614396,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.90,% Clocks,,idq.ms_switches,0.00,5.44,
20.21614396,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.48,% Core_Clocks,,,0.00,5.21,
20.21614396,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.68,% Core_Clocks,,,0.00,5.22,
20.21614396,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.52,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
20.21614396,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.21614396,S0-C6-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C7,Frontend_Bound,22.65,% Slots,,,0.00,5.22,
20.21614396,S0-C7,Bad_Speculation,15.04,% Slots,,,0.00,5.22,
20.21614396,S0-C7,Backend_Bound,31.31,% Slots,,,0.00,5.22,<==
20.21614396,S0-C7,Frontend_Bound.Frontend_Latency,18.69,% Slots,,rs_events.empty_end,0.00,5.22,
20.21614396,S0-C7,Bad_Speculation.Branch_Mispredicts,14.85,% Slots,,br_misp_retired.all_branches,0.00,5.22,
20.21614396,S0-C7,Backend_Bound.Memory_Bound,14.61,% Slots,,,0.00,5.22,
20.21614396,S0-C7,Backend_Bound.Core_Bound,16.70,% Slots,,,0.00,5.22,
20.21614396,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.46,
20.21614396,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
20.21614396,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
20.21614396,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.21614396,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C0,Frontend_Bound,39.60,% Slots,,,0.00,5.21,
20.21614396,S1-C0,Bad_Speculation,12.11,% Slots,,,0.00,5.21,
20.21614396,S1-C0,Backend_Bound,20.22,% Slots,,,0.00,5.21,
20.21614396,S1-C0,Retiring,27.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
20.21614396,S1-C0,Frontend_Bound.Frontend_Latency,23.91,% Slots,,rs_events.empty_end,0.00,5.21,
20.21614396,S1-C0,Bad_Speculation.Branch_Mispredicts,11.96,% Slots,,br_misp_retired.all_branches,0.00,5.21,
20.21614396,S1-C0,Backend_Bound.Core_Bound,10.92,% Slots,,,0.00,5.21,
20.21614396,S1-C0,Retiring.Microcode_Sequencer,2.20,% Slots,,idq.ms_uops,0.00,5.48,
20.21614396,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.43,% Clocks,,,0.00,5.47,
20.21614396,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
20.21614396,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.03,% Clocks,,idq.ms_switches,0.00,5.45,
20.21614396,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.15,% Clocks,,,0.00,5.22,
20.21614396,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C1,Frontend_Bound,38.97,% Slots,,,0.00,5.21,
20.21614396,S1-C1,Bad_Speculation,15.00,% Slots,,,0.00,5.21,
20.21614396,S1-C1,Backend_Bound,22.51,% Slots,,,0.00,5.21,
20.21614396,S1-C1,Retiring,17.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
20.21614396,S1-C1,Frontend_Bound.Frontend_Latency,28.75,% Slots,,rs_events.empty_end,0.00,5.21,
20.21614396,S1-C1,Frontend_Bound.Frontend_Bandwidth,23.30,% Slots,,,0.00,5.21,
20.21614396,S1-C1,Bad_Speculation.Branch_Mispredicts,14.78,% Slots,,br_misp_retired.all_branches,0.00,5.21,
20.21614396,S1-C1,Backend_Bound.Core_Bound,13.54,% Slots,,,0.00,5.21,
20.21614396,S1-C1,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.48,
20.21614396,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.91,% Clocks,,,0.00,5.47,
20.21614396,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
20.21614396,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.73,% Clocks,,idq.ms_switches,0.00,5.45,
20.21614396,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.16,% Core_Clocks,,,0.00,5.22,
20.21614396,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.93,% Core_Clocks,,,0.00,5.22,
20.21614396,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.09,% Clocks,,,0.00,5.22,
20.21614396,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C2,Frontend_Bound,29.88,% Slots,,,0.00,5.21,
20.21614396,S1-C2,Bad_Speculation,11.30,% Slots,,,0.00,5.21,
20.21614396,S1-C2,Backend_Bound,35.15,% Slots,,,0.00,5.21,
20.21614396,S1-C2,Frontend_Bound.Frontend_Latency,16.62,% Slots,,rs_events.empty_end,0.00,5.21,
20.21614396,S1-C2,Frontend_Bound.Frontend_Bandwidth,55.17,% Slots,,,0.00,5.21,
20.21614396,S1-C2,Bad_Speculation.Branch_Mispredicts,11.07,% Slots,,br_misp_retired.all_branches,0.00,5.21,
20.21614396,S1-C2,Backend_Bound.Core_Bound,50.57,% Slots,,,0.00,5.21,
20.21614396,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.95,% Clocks,,,0.00,5.47,
20.21614396,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
20.21614396,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.23,% Core_Clocks,,,0.00,5.21,
20.21614396,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.74,% Core_Clocks,,,0.00,5.21,
20.21614396,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.10,% Clocks,,,0.00,5.22,<==
20.21614396,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C3,Frontend_Bound,24.90,% Slots,,,0.00,5.21,
20.21614396,S1-C3,Bad_Speculation,10.37,% Slots,,,0.00,5.21,
20.21614396,S1-C3,Backend_Bound,41.66,% Slots,,,0.00,5.21,<==
20.21614396,S1-C3,Retiring,34.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
20.21614396,S1-C3,Frontend_Bound.Frontend_Latency,16.05,% Slots,,rs_events.empty_end,0.00,5.21,
20.21614396,S1-C3,Frontend_Bound.Frontend_Bandwidth,14.80,% Slots,,,0.00,5.21,
20.21614396,S1-C3,Bad_Speculation.Branch_Mispredicts,10.23,% Slots,,br_misp_retired.all_branches,0.00,5.21,
20.21614396,S1-C3,Retiring.Microcode_Sequencer,6.36,% Slots,,idq.ms_uops,0.00,5.48,
20.21614396,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.47,
20.21614396,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
20.21614396,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.70,% Clocks,,idq.ms_switches,0.00,5.45,
20.21614396,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.93,% Core_Clocks,,,0.00,5.22,
20.21614396,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.50,% Core_Clocks,,,0.00,5.21,
20.21614396,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C4,Frontend_Bound,26.96,% Slots,,,0.00,5.2,
20.21614396,S1-C4,Bad_Speculation,18.81,% Slots,,,0.00,5.2,
20.21614396,S1-C4,Backend_Bound,28.01,% Slots,,,0.00,5.2,
20.21614396,S1-C4,Retiring,26.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
20.21614396,S1-C4,Frontend_Bound.Frontend_Bandwidth,45.08,% Slots,,,0.00,5.2,
20.21614396,S1-C4,Bad_Speculation.Branch_Mispredicts,18.55,% Slots,,br_misp_retired.all_branches,0.00,5.2,
20.21614396,S1-C4,Backend_Bound.Memory_Bound,59.27,% Slots,,,0.00,5.2,<==
20.21614396,S1-C4,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.48,
20.21614396,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.39,% Clocks,,idq.ms_switches,0.00,5.46,
20.21614396,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.27,% Core_Clocks,,,0.00,5.21,
20.21614396,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.25,% Core_Clocks,,,0.00,5.22,
20.21614396,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.56,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
20.21614396,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.92,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.22,
20.21614396,S1-C4-T0,MUX,5.20,%,,,0.00,100.0,
20.21614396,S1-C5,Frontend_Bound,26.07,% Slots,,,0.00,5.22,
20.21614396,S1-C5,Backend_Bound,44.25,% Slots,,,0.00,5.22,
20.21614396,S1-C5,Retiring,25.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.48,
20.21614396,S1-C5,Frontend_Bound.Frontend_Latency,19.26,% Slots,,rs_events.empty_end,0.00,5.22,
20.21614396,S1-C5,Frontend_Bound.Frontend_Bandwidth,35.43,% Slots,,,0.00,5.22,
20.21614396,S1-C5,Backend_Bound.Memory_Bound,33.82,% Slots,,,0.00,5.22,
20.21614396,S1-C5,Backend_Bound.Core_Bound,10.43,% Slots,,,0.00,5.22,
20.21614396,S1-C5,Retiring.Microcode_Sequencer,3.84,% Slots,,idq.ms_uops,0.00,5.48,
20.21614396,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
20.21614396,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.57,% Clocks,,idq.ms_switches,0.00,5.46,
20.21614396,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.60,% Core_Clocks,,,0.00,5.21,
20.21614396,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.42,<==
20.21614396,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C6,Frontend_Bound,24.97,% Slots,,,0.00,5.21,
20.21614396,S1-C6,Bad_Speculation,14.32,% Slots,,,0.00,5.21,
20.21614396,S1-C6,Backend_Bound,27.47,% Slots,,,0.00,5.21,
20.21614396,S1-C6,Bad_Speculation.Branch_Mispredicts,13.98,% Slots,,br_misp_retired.all_branches,0.00,5.21,
20.21614396,S1-C6,Backend_Bound.Core_Bound,19.60,% Slots,,,0.00,5.21,<==
20.21614396,S1-C6-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C7,Frontend_Bound,21.50,% Slots,,,0.00,5.21,
20.21614396,S1-C7,Bad_Speculation,16.43,% Slots,,,0.00,5.21,
20.21614396,S1-C7,Backend_Bound,37.44,% Slots,,,0.00,5.21,
20.21614396,S1-C7,Frontend_Bound.Frontend_Bandwidth,16.83,% Slots,,,0.00,5.21,
20.21614396,S1-C7,Bad_Speculation.Branch_Mispredicts,16.23,% Slots,,br_misp_retired.all_branches,0.00,5.21,
20.21614396,S1-C7,Backend_Bound.Memory_Bound,49.71,% Slots,,,0.00,5.21,<==
20.21614396,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.29,% Core_Clocks,,,0.00,5.22,
20.21614396,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C0-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C1-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C2-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C3-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C4-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C5-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C6-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C0-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C1-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C2-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C4-T1,MUX,5.20,%,,,0.00,100.0,
20.21614396,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C6-T1,MUX,5.21,%,,,0.00,100.0,
20.21614396,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
21.739404703,S0-C0,Bad_Speculation,13.89,% Slots,,,0.00,5.27,
21.739404703,S0-C0,Bad_Speculation.Branch_Mispredicts,13.70,% Slots,,br_misp_retired.all_branches,0.00,5.27,
21.739404703,S0-C0,Backend_Bound,40.78,% Slots,,,0.00,5.27,
21.739404703,S0-C0,Backend_Bound.Memory_Bound,14.19,% Slots,,,0.00,5.27,
21.739404703,S0-C0,Backend_Bound.Core_Bound,26.58,% Slots,,,0.00,5.27,<==
21.739404703,S0-C0-T0,MUX,5.12,%,,,0.00,100.0,
21.739404703,S0-C1,Frontend_Bound,25.41,% Slots,,,0.00,5.28,
21.739404703,S0-C1,Backend_Bound,24.20,% Slots,,,0.00,5.28,
21.739404703,S0-C1,Retiring,51.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
21.739404703,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.38,% Slots,,,0.00,5.27,
21.739404703,S0-C1,Backend_Bound.Core_Bound,15.76,% Slots,,,0.00,5.27,
21.739404703,S0-C1,Retiring.Microcode_Sequencer,5.78,% Slots,,idq.ms_uops,0.00,5.2,<==
21.739404703,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.53,% Clocks,,idq.ms_switches,0.00,5.11,
21.739404703,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.71,% Core_Clocks,,,0.00,5.26,
21.739404703,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.00,% Core_Clocks,,,0.00,5.27,
21.739404703,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
21.739404703,S0-C2,Backend_Bound,39.80,% Slots,,,0.00,5.27,
21.739404703,S0-C2,Backend_Bound.Memory_Bound,14.91,% Slots,,,0.00,5.27,
21.739404703,S0-C2,Backend_Bound.Core_Bound,24.90,% Slots,,,0.00,5.27,<==
21.739404703,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
21.739404703,S0-C3,Backend_Bound,51.10,% Slots,,,0.00,5.28,
21.739404703,S0-C3,Backend_Bound.Memory_Bound,21.15,% Slots,,,0.00,5.27,
21.739404703,S0-C3,Backend_Bound.Core_Bound,29.94,% Slots,,,0.00,5.27,<==
21.739404703,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
21.739404703,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
21.739404703,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
21.739404703,S0-C4,Frontend_Bound,23.70,% Slots,,,0.00,5.27,
21.739404703,S0-C4,Backend_Bound,43.65,% Slots,,,0.00,5.27,
21.739404703,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.12,% Slots,,,0.00,5.27,
21.739404703,S0-C4,Backend_Bound.Memory_Bound,17.04,% Slots,,,0.00,5.26,
21.739404703,S0-C4,Backend_Bound.Core_Bound,26.61,% Slots,,,0.00,5.26,<==
21.739404703,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
21.739404703,S0-C4-T0,MUX,5.12,%,,,0.00,100.0,
21.739404703,S0-C5,Frontend_Bound,22.96,% Slots,,,0.00,5.27,
21.739404703,S0-C5,Bad_Speculation,10.15,% Slots,,,0.00,5.27,
21.739404703,S0-C5,Backend_Bound,38.02,% Slots,,,0.00,5.27,<==
21.739404703,S0-C5,Retiring,17.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.2,
21.739404703,S0-C5,Bad_Speculation.Branch_Mispredicts,9.88,% Slots,,br_misp_retired.all_branches,0.00,5.27,
21.739404703,S0-C5,Backend_Bound.Memory_Bound,18.88,% Slots,,,0.00,5.26,
21.739404703,S0-C5,Backend_Bound.Core_Bound,19.14,% Slots,,,0.00,5.26,
21.739404703,S0-C5,Retiring.Microcode_Sequencer,6.76,% Slots,,idq.ms_uops,0.00,5.2,
21.739404703,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.25,% Clocks,,idq.ms_switches,0.00,5.12,
21.739404703,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
21.739404703,S0-C5-T0,MUX,5.12,%,,,0.00,100.0,
21.739404703,S0-C6,Frontend_Bound,29.80,% Slots,,,0.00,5.27,<==
21.739404703,S0-C6,Backend_Bound,22.48,% Slots,,,0.00,5.27,
21.739404703,S0-C6,Frontend_Bound.Frontend_Latency,16.03,% Slots,,rs_events.empty_end,0.00,5.27,
21.739404703,S0-C6,Frontend_Bound.Frontend_Bandwidth,14.98,% Slots,,,0.00,5.27,
21.739404703,S0-C6,Backend_Bound.Memory_Bound,13.04,% Slots,,,0.00,5.26,
21.739404703,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.14,
21.739404703,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
21.739404703,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.05,% Core_Clocks,,,0.00,5.27,
21.739404703,S0-C6-T0,MUX,5.12,%,,,0.00,100.0,
21.739404703,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.34,% Slots,,,0.00,5.27,
21.739404703,S0-C7,Backend_Bound.Memory_Bound,18.44,% Slots,,,0.00,5.27,
21.739404703,S0-C7,Backend_Bound.Core_Bound,31.69,% Slots,,,0.00,5.27,<==
21.739404703,S0-C7,Backend_Bound,50.13,% Slots,,,0.00,5.28,
21.739404703,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.34,% Core_Clocks,,,0.00,5.26,
21.739404703,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.71,% Core_Clocks,,,0.00,5.26,
21.739404703,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
21.739404703,S0-C7-T0,MUX,5.12,%,,,0.00,100.0,
21.739404703,S1-C0,Backend_Bound,63.53,% Slots,,,0.00,5.28,
21.739404703,S1-C0,Backend_Bound.Memory_Bound,34.99,% Slots,,,0.00,5.27,
21.739404703,S1-C0,Backend_Bound.Core_Bound,28.54,% Slots,,,0.00,5.27,
21.739404703,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,<==
21.739404703,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.07,% Clocks,,,0.00,5.25,
21.739404703,S1-C0-T0,MUX,5.11,%,,,0.00,100.0,
21.739404703,S1-C1,Bad_Speculation,15.56,% Slots,,,0.00,5.28,
21.739404703,S1-C1,Bad_Speculation.Branch_Mispredicts,15.37,% Slots,,br_misp_retired.all_branches,0.00,5.27,
21.739404703,S1-C1,Backend_Bound,38.18,% Slots,,,0.00,5.28,<==
21.739404703,S1-C1,Backend_Bound.Memory_Bound,19.31,% Slots,,,0.00,5.27,
21.739404703,S1-C1,Backend_Bound.Core_Bound,18.87,% Slots,,,0.00,5.27,
21.739404703,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
21.739404703,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
21.739404703,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,87.53,% Clocks,,,0.00,5.25,
21.739404703,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
21.739404703,S1-C2,Bad_Speculation,13.76,% Slots,,,0.00,5.28,
21.739404703,S1-C2,Bad_Speculation.Branch_Mispredicts,13.56,% Slots,,br_misp_retired.all_branches,0.00,5.27,
21.739404703,S1-C2,Backend_Bound,37.22,% Slots,,,0.00,5.28,<==
21.739404703,S1-C2,Backend_Bound.Memory_Bound,16.13,% Slots,,,0.00,5.27,
21.739404703,S1-C2,Backend_Bound.Core_Bound,21.09,% Slots,,,0.00,5.27,
21.739404703,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.51,
21.739404703,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,7.07,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.51,
21.739404703,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,12.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
21.739404703,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.31,% Clocks,,,0.00,5.25,
21.739404703,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
21.739404703,S1-C3,Bad_Speculation,16.28,% Slots,,,0.00,5.27,
21.739404703,S1-C3,Bad_Speculation.Branch_Mispredicts,16.15,% Slots,,br_misp_retired.all_branches,0.00,5.27,
21.739404703,S1-C3,Backend_Bound,35.74,% Slots,,,0.00,5.27,<==
21.739404703,S1-C3,Backend_Bound.Memory_Bound,15.82,% Slots,,,0.00,5.27,
21.739404703,S1-C3,Backend_Bound.Core_Bound,19.92,% Slots,,,0.00,5.27,
21.739404703,S1-C3-T0,MUX,5.12,%,,,0.00,100.0,
21.739404703,S1-C4,Frontend_Bound,35.78,% Slots,,,0.00,5.27,
21.739404703,S1-C4,Bad_Speculation,11.54,% Slots,,,0.00,5.27,
21.739404703,S1-C4,Backend_Bound,20.63,% Slots,,,0.00,5.27,
21.739404703,S1-C4,Frontend_Bound.Frontend_Latency,22.00,% Slots,,rs_events.empty_end,0.00,5.27,
21.739404703,S1-C4,Bad_Speculation.Branch_Mispredicts,11.41,% Slots,,br_misp_retired.all_branches,0.00,5.27,
21.739404703,S1-C4,Backend_Bound.Core_Bound,11.05,% Slots,,,0.00,5.27,
21.739404703,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,0.00,5.15,
21.739404703,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,<==
21.739404703,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.57,% Clocks,,,0.00,5.25,
21.739404703,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
21.739404703,S1-C5,Frontend_Bound,23.94,% Slots,,,0.00,5.27,
21.739404703,S1-C5,Bad_Speculation,17.78,% Slots,,,0.00,5.27,
21.739404703,S1-C5,Backend_Bound,27.40,% Slots,,,0.00,5.27,<==
21.739404703,S1-C5,Frontend_Bound.Frontend_Latency,17.64,% Slots,,rs_events.empty_end,0.00,5.27,
21.739404703,S1-C5,Frontend_Bound.Frontend_Bandwidth,11.53,% Slots,,,0.00,5.26,
21.739404703,S1-C5,Bad_Speculation.Branch_Mispredicts,17.63,% Slots,,br_misp_retired.all_branches,0.00,5.27,
21.739404703,S1-C5,Backend_Bound.Memory_Bound,13.06,% Slots,,,0.00,5.27,
21.739404703,S1-C5,Backend_Bound.Core_Bound,14.34,% Slots,,,0.00,5.27,
21.739404703,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.51,% Clocks,,,0.00,5.16,
21.739404703,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.27,
21.739404703,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
21.739404703,S1-C5-T0,MUX,5.12,%,,,0.00,100.0,
21.739404703,S1-C6,Bad_Speculation,13.43,% Slots,,,0.00,5.27,
21.739404703,S1-C6,Bad_Speculation.Branch_Mispredicts,13.29,% Slots,,br_misp_retired.all_branches,0.00,5.26,
21.739404703,S1-C6,Backend_Bound,41.10,% Slots,,,0.00,5.27,
21.739404703,S1-C6,Backend_Bound.Memory_Bound,26.03,% Slots,,,0.00,5.26,
21.739404703,S1-C6,Backend_Bound.Core_Bound,15.07,% Slots,,,0.00,5.26,
21.739404703,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,<==
21.739404703,S1-C6-T0,MUX,5.12,%,,,0.00,100.0,
21.739404703,S1-C7,Frontend_Bound,22.38,% Slots,,,0.00,5.27,
21.739404703,S1-C7,Bad_Speculation,11.17,% Slots,,,0.00,5.27,
21.739404703,S1-C7,Backend_Bound,35.50,% Slots,,,0.00,5.27,
21.739404703,S1-C7,Frontend_Bound.Frontend_Latency,18.30,% Slots,,rs_events.empty_end,0.00,5.27,
21.739404703,S1-C7,Frontend_Bound.Frontend_Bandwidth,17.65,% Slots,,,0.00,5.27,
21.739404703,S1-C7,Bad_Speculation.Branch_Mispredicts,11.05,% Slots,,br_misp_retired.all_branches,0.00,5.27,
21.739404703,S1-C7,Backend_Bound.Memory_Bound,33.37,% Slots,,,0.00,5.27,
21.739404703,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.16,
21.739404703,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
21.739404703,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.82,% Core_Clocks,,,0.00,5.26,
21.739404703,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.36,% Core_Clocks,,,0.00,5.26,
21.739404703,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,<==
21.739404703,S1-C7-T0,MUX,5.12,%,,,0.00,100.0,
21.739404703,S0-C0-T1,MUX,5.12,%,,,0.00,100.0,
21.739404703,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
21.739404703,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
21.739404703,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
21.739404703,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
21.739404703,S0-C5-T1,MUX,5.12,%,,,0.00,100.0,
21.739404703,S0-C6-T1,MUX,5.12,%,,,0.00,100.0,
21.739404703,S0-C7-T1,MUX,5.12,%,,,0.00,100.0,
21.739404703,S1-C0-T1,MUX,5.12,%,,,0.00,100.0,
21.739404703,S1-C1-T1,MUX,5.12,%,,,0.00,100.0,
21.739404703,S1-C2-T1,MUX,5.13,%,,,0.00,100.0,
21.739404703,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
21.739404703,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
21.739404703,S1-C5-T1,MUX,5.12,%,,,0.00,100.0,
21.739404703,S1-C6-T1,MUX,5.12,%,,,0.00,100.0,
21.739404703,S1-C7-T1,MUX,5.12,%,,,0.00,100.0,
23.246029648,S0-C0,Frontend_Bound,22.17,% Slots,,,0.00,5.31,
23.246029648,S0-C0,Backend_Bound,30.81,% Slots,,,0.00,5.31,
23.246029648,S0-C0,Retiring,40.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
23.246029648,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.44,% Slots,,,0.00,5.21,
23.246029648,S0-C0,Backend_Bound.Memory_Bound,16.04,% Slots,,,0.00,5.31,
23.246029648,S0-C0,Backend_Bound.Core_Bound,14.77,% Slots,,,0.00,5.31,
23.246029648,S0-C0,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.05,<==
23.246029648,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.54,% Clocks,,idq.ms_switches,0.00,5.06,
23.246029648,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,60.45,% Core_Clocks,,,0.00,5.32,
23.246029648,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
23.246029648,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
23.246029648,S0-C1,Backend_Bound,36.46,% Slots,,,0.00,5.31,
23.246029648,S0-C1,Retiring,45.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
23.246029648,S0-C1,Backend_Bound.Memory_Bound,17.77,% Slots,,,0.00,5.31,
23.246029648,S0-C1,Backend_Bound.Core_Bound,18.69,% Slots,,,0.00,5.31,
23.246029648,S0-C1,Retiring.Microcode_Sequencer,6.24,% Slots,,idq.ms_uops,0.00,5.05,<==
23.246029648,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.98,% Clocks,,idq.ms_switches,0.00,5.06,
23.246029648,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
23.246029648,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.91,% Clocks,,,0.00,5.14,
23.246029648,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
23.246029648,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.76,% Slots,,,0.00,5.2,
23.246029648,S0-C2,Bad_Speculation.Branch_Mispredicts,12.22,% Slots,,br_misp_retired.all_branches,0.00,5.31,
23.246029648,S0-C2,Backend_Bound.Memory_Bound,14.13,% Slots,,,0.00,5.31,
23.246029648,S0-C2,Backend_Bound.Core_Bound,29.47,% Slots,,,0.00,5.31,<==
23.246029648,S0-C2,Retiring.Microcode_Sequencer,5.87,% Slots,,idq.ms_uops,0.00,5.05,
23.246029648,S0-C2,Bad_Speculation,12.48,% Slots,,,0.00,5.31,
23.246029648,S0-C2,Backend_Bound,43.60,% Slots,,,0.00,5.31,
23.246029648,S0-C2,Retiring,19.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
23.246029648,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.73,% Clocks,,idq.ms_switches,0.00,5.05,
23.246029648,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.41,% Core_Clocks,,,0.00,5.32,
23.246029648,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.15,% Core_Clocks,,,0.00,5.32,
23.246029648,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
23.246029648,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
23.246029648,S0-C3,Frontend_Bound,24.90,% Slots,,,0.00,5.31,
23.246029648,S0-C3,Backend_Bound,22.36,% Slots,,,0.00,5.31,
23.246029648,S0-C3,Retiring,53.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
23.246029648,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.98,% Slots,,,0.00,5.2,
23.246029648,S0-C3,Backend_Bound.Core_Bound,16.17,% Slots,,,0.00,5.31,
23.246029648,S0-C3,Retiring.Microcode_Sequencer,7.20,% Slots,,idq.ms_uops,0.00,5.05,<==
23.246029648,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.22,% Clocks,,idq.ms_switches,0.00,5.06,
23.246029648,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.95,% Core_Clocks,,,0.00,5.32,
23.246029648,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.64,% Core_Clocks,,,0.00,5.33,
23.246029648,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.47,% Clocks,,,0.00,5.14,
23.246029648,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
23.246029648,S0-C4,Frontend_Bound,30.65,% Slots,,,0.00,5.31,
23.246029648,S0-C4,Backend_Bound,38.21,% Slots,,,0.00,5.31,
23.246029648,S0-C4,Retiring,11.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
23.246029648,S0-C4,Frontend_Bound.Frontend_Latency,18.08,% Slots,,rs_events.empty_end,0.00,5.31,
23.246029648,S0-C4,Frontend_Bound.Frontend_Bandwidth,19.19,% Slots,,,0.00,5.21,
23.246029648,S0-C4,Backend_Bound.Memory_Bound,24.44,% Slots,,,0.00,5.31,
23.246029648,S0-C4,Backend_Bound.Core_Bound,13.78,% Slots,,,0.00,5.31,
23.246029648,S0-C4,Retiring.Microcode_Sequencer,4.08,% Slots,,idq.ms_uops,0.00,5.04,
23.246029648,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.42,% Clocks,,,0.00,5.06,
23.246029648,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
23.246029648,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.75,% Clocks,,idq.ms_switches,0.00,5.06,
23.246029648,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.33,% Core_Clocks,,,0.00,5.32,
23.246029648,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,39.85,% Core_Clocks,,,0.00,5.32,
23.246029648,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
23.246029648,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
23.246029648,S0-C5,Frontend_Bound,32.15,% Slots,,,0.00,5.31,
23.246029648,S0-C5,Backend_Bound,41.28,% Slots,,,0.00,5.31,
23.246029648,S0-C5,Retiring,11.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
23.246029648,S0-C5,Frontend_Bound.Frontend_Latency,20.29,% Slots,,rs_events.empty_end,0.00,5.31,
23.246029648,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.51,% Slots,,,0.00,5.21,
23.246029648,S0-C5,Backend_Bound.Memory_Bound,49.84,% Slots,,,0.00,5.31,
23.246029648,S0-C5,Retiring.Microcode_Sequencer,5.04,% Slots,,idq.ms_uops,0.00,5.05,
23.246029648,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
23.246029648,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.03,% Clocks,,idq.ms_switches,0.00,5.05,
23.246029648,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.33,% Core_Clocks,,,0.00,5.32,
23.246029648,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.39,% Core_Clocks,,,0.00,5.32,
23.246029648,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
23.246029648,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
23.246029648,S0-C6,Frontend_Bound,34.68,% Slots,,,0.00,5.31,<==
23.246029648,S0-C6,Backend_Bound,15.08,% Slots,,,0.00,5.31,
23.246029648,S0-C6,Frontend_Bound.Frontend_Latency,20.21,% Slots,,rs_events.empty_end,0.00,5.31,
23.246029648,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.01,% Slots,,,0.00,5.21,
23.246029648,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.05,
23.246029648,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
23.246029648,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.84,% Core_Clocks,,,0.00,5.33,
23.246029648,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
23.246029648,S0-C7,Frontend_Bound,28.27,% Slots,,,0.00,5.31,
23.246029648,S0-C7,Backend_Bound,48.45,% Slots,,,0.00,5.31,
23.246029648,S0-C7,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
23.246029648,S0-C7,Frontend_Bound.Frontend_Latency,23.84,% Slots,,rs_events.empty_end,0.00,5.31,
23.246029648,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.34,% Slots,,,0.00,5.21,
23.246029648,S0-C7,Backend_Bound.Memory_Bound,35.16,% Slots,,,0.00,5.31,
23.246029648,S0-C7,Backend_Bound.Core_Bound,13.29,% Slots,,,0.00,5.31,
23.246029648,S0-C7,Retiring.Microcode_Sequencer,7.24,% Slots,,idq.ms_uops,0.00,5.04,
23.246029648,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.05,
23.246029648,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
23.246029648,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.40,% Clocks,,idq.ms_switches,0.00,5.05,
23.246029648,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.63,% Core_Clocks,,,0.00,5.32,
23.246029648,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.72,% Core_Clocks,,,0.00,5.32,
23.246029648,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
23.246029648,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.29,% Clocks,,,0.00,5.15,
23.246029648,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
23.246029648,S1-C0,Backend_Bound,39.32,% Slots,,,0.00,5.31,<==
23.246029648,S1-C0,Backend_Bound.Memory_Bound,21.78,% Slots,,,0.00,5.3,
23.246029648,S1-C0,Backend_Bound.Core_Bound,17.54,% Slots,,,0.00,5.3,
23.246029648,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
23.246029648,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,100.69,% Clocks,,,0.00,5.21,
23.246029648,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
23.246029648,S1-C1,Frontend_Bound,20.39,% Slots,,,0.00,5.31,
23.246029648,S1-C1,Backend_Bound,33.00,% Slots,,,0.00,5.31,
23.246029648,S1-C1,Retiring,52.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
23.246029648,S1-C1,Backend_Bound.Memory_Bound,12.49,% Slots,,,0.00,5.3,
23.246029648,S1-C1,Backend_Bound.Core_Bound,20.51,% Slots,,,0.00,5.3,
23.246029648,S1-C1,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.05,<==
23.246029648,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.29,% Clocks,,idq.ms_switches,0.00,5.05,
23.246029648,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
23.246029648,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
23.246029648,S1-C2,Backend_Bound,40.89,% Slots,,,0.00,5.31,
23.246029648,S1-C2,Backend_Bound.Memory_Bound,37.70,% Slots,,,0.00,5.3,
23.246029648,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
23.246029648,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
23.246029648,S1-C3,Frontend_Bound,27.07,% Slots,,,0.00,5.3,
23.246029648,S1-C3,Backend_Bound,41.32,% Slots,,,0.00,5.3,
23.246029648,S1-C3,Retiring,19.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
23.246029648,S1-C3,Frontend_Bound.Frontend_Latency,17.03,% Slots,,rs_events.empty_end,0.00,5.3,
23.246029648,S1-C3,Backend_Bound.Core_Bound,61.50,% Slots,,,0.00,5.3,
23.246029648,S1-C3,Retiring.Microcode_Sequencer,6.28,% Slots,,idq.ms_uops,0.00,5.05,
23.246029648,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.05,
23.246029648,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
23.246029648,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.54,% Clocks,,idq.ms_switches,0.00,5.05,
23.246029648,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.47,% Clocks,,,0.00,5.15,<==
23.246029648,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
23.246029648,S1-C4,Frontend_Bound,23.44,% Slots,,,0.00,5.3,
23.246029648,S1-C4,Backend_Bound,28.54,% Slots,,,0.00,5.3,
23.246029648,S1-C4,Retiring,51.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
23.246029648,S1-C4,Frontend_Bound.Frontend_Latency,16.19,% Slots,,rs_events.empty_end,0.00,5.3,
23.246029648,S1-C4,Backend_Bound.Memory_Bound,61.58,% Slots,,,0.00,5.3,
23.246029648,S1-C4,Retiring.Microcode_Sequencer,7.11,% Slots,,idq.ms_uops,0.00,5.05,<==
23.246029648,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.92,% Clocks,,idq.ms_switches,0.00,5.05,
23.246029648,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
23.246029648,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
23.246029648,S1-C5,Backend_Bound,56.00,% Slots,,,0.00,5.31,
23.246029648,S1-C5,Retiring,17.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
23.246029648,S1-C5,Backend_Bound.Memory_Bound,60.95,% Slots,,,0.00,5.3,
23.246029648,S1-C5,Retiring.Microcode_Sequencer,6.49,% Slots,,idq.ms_uops,0.00,5.05,
23.246029648,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.61,% Clocks,,idq.ms_switches,0.00,5.05,
23.246029648,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
23.246029648,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
23.246029648,S1-C6,Backend_Bound,58.33,% Slots,,,0.00,5.31,<==
23.246029648,S1-C6,Retiring,15.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
23.246029648,S1-C6,Retiring.Microcode_Sequencer,11.72,% Slots,,idq.ms_uops,0.00,5.05,
23.246029648,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.60,% Clocks,,idq.ms_switches,0.00,5.05,
23.246029648,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
23.246029648,S1-C7,Frontend_Bound,20.00,% Slots,,,0.00,5.31,
23.246029648,S1-C7,Backend_Bound,51.73,% Slots,,,0.00,5.31,<==
23.246029648,S1-C7,Retiring,18.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
23.246029648,S1-C7,Frontend_Bound.Frontend_Latency,21.35,% Slots,,rs_events.empty_end,0.00,5.3,
23.246029648,S1-C7,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.04,
23.246029648,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.82,% Clocks,,,0.00,5.06,
23.246029648,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
23.246029648,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.17,% Clocks,,idq.ms_switches,0.00,5.06,
23.246029648,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
23.246029648,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
23.246029648,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
23.246029648,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
23.246029648,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
23.246029648,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
23.246029648,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
23.246029648,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
23.246029648,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
23.246029648,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
23.246029648,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
23.246029648,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
23.246029648,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
23.246029648,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
23.246029648,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
23.246029648,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
23.246029648,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
24.714806489,S0-C0,Frontend_Bound,22.68,% Slots,,,0.00,5.16,
24.714806489,S0-C0,Backend_Bound,26.28,% Slots,,,0.00,5.16,
24.714806489,S0-C0,Retiring,52.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
24.714806489,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.30,% Slots,,,0.00,5.16,
24.714806489,S0-C0,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.16,
24.714806489,S0-C0,Backend_Bound.Core_Bound,14.67,% Slots,,,0.00,5.16,
24.714806489,S0-C0,Retiring.Microcode_Sequencer,7.25,% Slots,,idq.ms_uops,0.00,5.43,<==
24.714806489,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.70,% Clocks,,idq.ms_switches,0.00,5.44,
24.714806489,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.77,% Core_Clocks,,,0.00,5.16,
24.714806489,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.26,% Core_Clocks,,,0.00,5.16,
24.714806489,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
24.714806489,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.45,% Clocks,,,0.00,5.16,
24.714806489,S0-C0-T0,MUX,5.16,%,,,0.00,100.0,
24.714806489,S0-C1,Backend_Bound,63.32,% Slots,,,0.00,5.16,
24.714806489,S0-C1,Retiring,20.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
24.714806489,S0-C1,Backend_Bound.Memory_Bound,89.96,% Slots,,,0.00,5.16,
24.714806489,S0-C1,Retiring.Microcode_Sequencer,7.58,% Slots,,idq.ms_uops,0.00,5.44,
24.714806489,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.37,% Clocks,,idq.ms_switches,0.00,5.43,
24.714806489,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,<==
24.714806489,S0-C1-T0,MUX,5.16,%,,,0.00,100.0,
24.714806489,S0-C2,Frontend_Bound,20.63,% Slots,,,0.00,5.16,
24.714806489,S0-C2,Backend_Bound,51.59,% Slots,,,0.00,5.16,
24.714806489,S0-C2,Retiring,24.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
24.714806489,S0-C2,Frontend_Bound.Frontend_Latency,23.03,% Slots,,rs_events.empty_end,0.00,5.16,
24.714806489,S0-C2,Frontend_Bound.Frontend_Bandwidth,18.10,% Slots,,,0.00,5.16,
24.714806489,S0-C2,Backend_Bound.Core_Bound,61.42,% Slots,,,0.00,5.16,<==
24.714806489,S0-C2,Retiring.Microcode_Sequencer,6.98,% Slots,,idq.ms_uops,0.00,5.44,
24.714806489,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.04,% Clocks,,,0.00,5.44,
24.714806489,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
24.714806489,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.65,% Clocks,,idq.ms_switches,0.00,5.44,
24.714806489,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.11,% Core_Clocks,,,0.00,5.17,
24.714806489,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.56,% Core_Clocks,,,0.00,5.17,
24.714806489,S0-C2-T0,MUX,5.15,%,,,0.00,100.0,
24.714806489,S0-C3,Frontend_Bound.Frontend_Bandwidth,41.69,% Slots,,,0.00,5.16,
24.714806489,S0-C3,Backend_Bound.Core_Bound,60.64,% Slots,,,0.00,5.16,<==
24.714806489,S0-C3,Retiring.Microcode_Sequencer,8.89,% Slots,,idq.ms_uops,0.00,5.44,
24.714806489,S0-C3,Backend_Bound,56.73,% Slots,,,0.00,5.16,
24.714806489,S0-C3,Retiring,21.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
24.714806489,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.11,% Clocks,,idq.ms_switches,0.00,5.43,
24.714806489,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.23,% Core_Clocks,,,0.00,5.16,
24.714806489,S0-C3-T0,MUX,5.16,%,,,0.00,100.0,
24.714806489,S0-C4,Frontend_Bound,30.17,% Slots,,,0.00,5.17,<==
24.714806489,S0-C4,Backend_Bound,21.57,% Slots,,,0.00,5.17,
24.714806489,S0-C4,Frontend_Bound.Frontend_Latency,16.32,% Slots,,rs_events.empty_end,0.00,5.16,
24.714806489,S0-C4,Frontend_Bound.Frontend_Bandwidth,15.02,% Slots,,,0.00,5.17,
24.714806489,S0-C4,Backend_Bound.Memory_Bound,15.00,% Slots,,,0.00,5.16,
24.714806489,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.38,% Clocks,,,0.00,5.43,
24.714806489,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.44,
24.714806489,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,68.67,% Core_Clocks,,,0.00,5.16,
24.714806489,S0-C4-T0,MUX,5.16,%,,,0.00,100.0,
24.714806489,S0-C5,Frontend_Bound,21.01,% Slots,,,0.00,5.16,
24.714806489,S0-C5,Backend_Bound,33.47,% Slots,,,0.00,5.16,
24.714806489,S0-C5,Retiring,47.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
24.714806489,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.60,% Slots,,,0.00,5.16,
24.714806489,S0-C5,Retiring.Microcode_Sequencer,7.40,% Slots,,idq.ms_uops,0.00,5.44,<==
24.714806489,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.32,% Clocks,,idq.ms_switches,0.00,5.43,
24.714806489,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.17,% Core_Clocks,,,0.00,5.16,
24.714806489,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.84,% Core_Clocks,,,0.00,5.17,
24.714806489,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.88,
24.714806489,S0-C5-T0,MUX,5.16,%,,,0.00,100.0,
24.714806489,S0-C6,Frontend_Bound,20.29,% Slots,,,0.00,5.17,
24.714806489,S0-C6,Backend_Bound,49.80,% Slots,,,0.00,5.17,
24.714806489,S0-C6,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
24.714806489,S0-C6,Frontend_Bound.Frontend_Latency,16.32,% Slots,,rs_events.empty_end,0.00,5.16,
24.714806489,S0-C6,Frontend_Bound.Frontend_Bandwidth,22.51,% Slots,,,0.00,5.17,
24.714806489,S0-C6,Backend_Bound.Core_Bound,75.80,% Slots,,,0.00,5.16,<==
24.714806489,S0-C6,Retiring.Microcode_Sequencer,5.98,% Slots,,idq.ms_uops,0.00,5.43,
24.714806489,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.89,% Clocks,,,0.00,5.43,
24.714806489,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
24.714806489,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.73,% Clocks,,idq.ms_switches,0.00,5.43,
24.714806489,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.23,% Core_Clocks,,,0.00,5.16,
24.714806489,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.67,% Core_Clocks,,,0.00,5.16,
24.714806489,S0-C6-T0,MUX,5.15,%,,,0.00,100.0,
24.714806489,S0-C7,Frontend_Bound.Frontend_Bandwidth,23.67,% Slots,,,0.00,5.17,
24.714806489,S0-C7,Backend_Bound.Core_Bound,79.03,% Slots,,,0.00,5.16,<==
24.714806489,S0-C7,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.44,
24.714806489,S0-C7,Backend_Bound,59.77,% Slots,,,0.00,5.17,
24.714806489,S0-C7,Retiring,21.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
24.714806489,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.93,% Clocks,,idq.ms_switches,0.00,5.43,
24.714806489,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.80,% Core_Clocks,,,0.00,5.17,
24.714806489,S0-C7-T0,MUX,5.15,%,,,0.00,100.0,
24.714806489,S1-C0,Backend_Bound,59.18,% Slots,,,0.00,5.16,<==
24.714806489,S1-C0,Retiring,44.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
24.714806489,S1-C0,Retiring.Microcode_Sequencer,8.98,% Slots,,idq.ms_uops,0.00,5.43,
24.714806489,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.23,% Clocks,,idq.ms_switches,0.00,5.43,
24.714806489,S1-C0-T0,MUX,5.16,%,,,0.00,100.0,
24.714806489,S1-C1,Backend_Bound,60.76,% Slots,,,0.00,5.17,
24.714806489,S1-C1,Retiring,29.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
24.714806489,S1-C1,Backend_Bound.Memory_Bound,38.32,% Slots,,,0.00,5.16,
24.714806489,S1-C1,Backend_Bound.Core_Bound,22.44,% Slots,,,0.00,5.16,
24.714806489,S1-C1,Retiring.Microcode_Sequencer,10.33,% Slots,,idq.ms_uops,0.00,5.43,
24.714806489,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.21,% Clocks,,idq.ms_switches,0.00,5.43,
24.714806489,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,<==
24.714806489,S1-C1-T0,MUX,5.15,%,,,0.00,100.0,
24.714806489,S1-C2,Frontend_Bound.Frontend_Bandwidth,12.35,% Slots,,,0.00,5.16,
24.714806489,S1-C2,Backend_Bound.Memory_Bound,71.02,% Slots,,,0.00,5.16,<==
24.714806489,S1-C2,Backend_Bound,38.00,% Slots,,,0.00,5.16,
24.714806489,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.38,% Core_Clocks,,,0.00,5.17,
24.714806489,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.62,% Core_Clocks,,,0.00,5.16,
24.714806489,S1-C2-T0,MUX,5.16,%,,,0.00,100.0,
24.714806489,S1-C3,Backend_Bound,65.97,% Slots,,,0.00,5.17,<==
24.714806489,S1-C3,Retiring,30.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
24.714806489,S1-C3,Retiring.Microcode_Sequencer,11.00,% Slots,,idq.ms_uops,0.00,5.44,
24.714806489,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.23,% Clocks,,idq.ms_switches,0.00,5.43,
24.714806489,S1-C3-T0,MUX,5.15,%,,,0.00,100.0,
24.714806489,S1-C4,Backend_Bound,63.20,% Slots,,,0.00,5.16,<==
24.714806489,S1-C4,Retiring,22.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
24.714806489,S1-C4,Backend_Bound.Memory_Bound,29.13,% Slots,,,0.00,5.16,
24.714806489,S1-C4,Backend_Bound.Core_Bound,34.07,% Slots,,,0.00,5.16,
24.714806489,S1-C4,Retiring.Microcode_Sequencer,8.14,% Slots,,idq.ms_uops,0.00,5.43,
24.714806489,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.44,% Clocks,,idq.ms_switches,0.00,5.43,
24.714806489,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
24.714806489,S1-C4-T0,MUX,5.15,%,,,0.00,100.0,
24.714806489,S1-C5,Backend_Bound,68.69,% Slots,,,0.00,5.17,
24.714806489,S1-C5,Retiring,23.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
24.714806489,S1-C5,Backend_Bound.Memory_Bound,51.70,% Slots,,,0.00,5.15,
24.714806489,S1-C5,Backend_Bound.Core_Bound,16.99,% Slots,,,0.00,5.15,
24.714806489,S1-C5,Retiring.Microcode_Sequencer,8.56,% Slots,,idq.ms_uops,0.00,5.44,
24.714806489,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.88,% Clocks,,idq.ms_switches,0.00,5.42,
24.714806489,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,<==
24.714806489,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.06,% Clocks,,,0.00,5.16,
24.714806489,S1-C5-T0,MUX,5.15,%,,,0.00,100.0,
24.714806489,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.11,% Slots,,,0.00,5.16,
24.714806489,S1-C6,Backend_Bound.Memory_Bound,24.04,% Slots,,,0.00,5.16,
24.714806489,S1-C6,Backend_Bound.Core_Bound,40.03,% Slots,,,0.00,5.16,
24.714806489,S1-C6,Retiring.Microcode_Sequencer,8.11,% Slots,,idq.ms_uops,0.00,5.43,
24.714806489,S1-C6,Backend_Bound,64.07,% Slots,,,0.00,5.16,
24.714806489,S1-C6,Retiring,22.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
24.714806489,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.21,% Clocks,,idq.ms_switches,0.00,5.43,
24.714806489,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.76,% Core_Clocks,,,0.00,5.17,
24.714806489,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.87,
24.714806489,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.19,% Clocks,,,0.00,5.16,<==
24.714806489,S1-C6-T0,MUX,5.15,%,,,0.00,100.0,
24.714806489,S1-C7,Frontend_Bound,22.45,% Slots,,,0.00,5.16,
24.714806489,S1-C7,Backend_Bound,46.07,% Slots,,,0.00,5.16,
24.714806489,S1-C7,Retiring,32.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
24.714806489,S1-C7,Frontend_Bound.Frontend_Latency,16.09,% Slots,,rs_events.empty_end,0.00,5.16,
24.714806489,S1-C7,Frontend_Bound.Frontend_Bandwidth,23.68,% Slots,,,0.00,5.16,
24.714806489,S1-C7,Retiring.Microcode_Sequencer,7.98,% Slots,,idq.ms_uops,0.00,5.43,
24.714806489,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.32,% Clocks,,,0.00,5.43,
24.714806489,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.45,
24.714806489,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.32,% Clocks,,idq.ms_switches,0.00,5.43,
24.714806489,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.18,% Core_Clocks,,,0.00,5.17,
24.714806489,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.64,% Core_Clocks,,,0.00,5.17,
24.714806489,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.32,<==
24.714806489,S1-C7-T0,MUX,5.16,%,,,0.00,100.0,
24.714806489,S0-C0-T1,MUX,5.16,%,,,0.00,100.0,
24.714806489,S0-C1-T1,MUX,5.16,%,,,0.00,100.0,
24.714806489,S0-C2-T1,MUX,5.15,%,,,0.00,100.0,
24.714806489,S0-C3-T1,MUX,5.16,%,,,0.00,100.0,
24.714806489,S0-C4-T1,MUX,5.16,%,,,0.00,100.0,
24.714806489,S0-C5-T1,MUX,5.16,%,,,0.00,100.0,
24.714806489,S0-C6-T1,MUX,5.15,%,,,0.00,100.0,
24.714806489,S0-C7-T1,MUX,5.15,%,,,0.00,100.0,
24.714806489,S1-C0-T1,MUX,5.16,%,,,0.00,100.0,
24.714806489,S1-C1-T1,MUX,5.15,%,,,0.00,100.0,
24.714806489,S1-C2-T1,MUX,5.16,%,,,0.00,100.0,
24.714806489,S1-C3-T1,MUX,5.15,%,,,0.00,100.0,
24.714806489,S1-C4-T1,MUX,5.16,%,,,0.00,100.0,
24.714806489,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
24.714806489,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
24.714806489,S1-C7-T1,MUX,5.16,%,,,0.00,100.0,
26.21008168,S0-C0,Frontend_Bound,26.13,% Slots,,,0.00,5.37,
26.21008168,S0-C0,Backend_Bound,48.84,% Slots,,,0.00,5.37,<==
26.21008168,S0-C0,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
26.21008168,S0-C0,Frontend_Bound.Frontend_Latency,23.74,% Slots,,rs_events.empty_end,0.00,5.36,
26.21008168,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.95,% Slots,,,0.00,5.26,
26.21008168,S0-C0,Backend_Bound.Memory_Bound,22.21,% Slots,,,0.00,5.36,
26.21008168,S0-C0,Backend_Bound.Core_Bound,26.63,% Slots,,,0.00,5.36,
26.21008168,S0-C0,Retiring.Microcode_Sequencer,6.45,% Slots,,idq.ms_uops,0.00,5.09,
26.21008168,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
26.21008168,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.20,% Clocks,,idq.ms_switches,0.00,5.09,
26.21008168,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.14,% Core_Clocks,,,0.00,5.36,
26.21008168,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.07,% Core_Clocks,,,0.00,5.36,
26.21008168,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
26.21008168,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
26.21008168,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
26.21008168,S0-C1,Frontend_Bound,33.71,% Slots,,,0.00,5.37,
26.21008168,S0-C1,Backend_Bound,43.47,% Slots,,,0.00,5.37,<==
26.21008168,S0-C1,Retiring,14.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
26.21008168,S0-C1,Frontend_Bound.Frontend_Latency,36.58,% Slots,,rs_events.empty_end,0.00,5.36,
26.21008168,S0-C1,Backend_Bound.Memory_Bound,21.70,% Slots,,,0.00,5.36,
26.21008168,S0-C1,Backend_Bound.Core_Bound,21.77,% Slots,,,0.00,5.36,
26.21008168,S0-C1,Retiring.Microcode_Sequencer,6.94,% Slots,,idq.ms_uops,0.00,5.09,
26.21008168,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.69,% Clocks,,,0.00,5.09,
26.21008168,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
26.21008168,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.85,% Clocks,,idq.ms_switches,0.00,5.09,
26.21008168,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
26.21008168,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
26.21008168,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
26.21008168,S0-C2,Frontend_Bound,31.75,% Slots,,,0.00,5.37,
26.21008168,S0-C2,Backend_Bound,40.64,% Slots,,,0.00,5.37,<==
26.21008168,S0-C2,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
26.21008168,S0-C2,Frontend_Bound.Frontend_Latency,29.14,% Slots,,rs_events.empty_end,0.00,5.35,
26.21008168,S0-C2,Backend_Bound.Memory_Bound,22.62,% Slots,,,0.00,5.35,
26.21008168,S0-C2,Backend_Bound.Core_Bound,18.03,% Slots,,,0.00,5.35,
26.21008168,S0-C2,Retiring.Microcode_Sequencer,6.84,% Slots,,idq.ms_uops,0.00,5.09,
26.21008168,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.23,% Clocks,,,0.00,5.09,
26.21008168,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
26.21008168,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.81,% Clocks,,idq.ms_switches,0.00,5.09,
26.21008168,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
26.21008168,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
26.21008168,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
26.21008168,S0-C3,Frontend_Bound,39.72,% Slots,,,0.00,5.37,
26.21008168,S0-C3,Backend_Bound,37.32,% Slots,,,0.00,5.37,
26.21008168,S0-C3,Retiring,15.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
26.21008168,S0-C3,Frontend_Bound.Frontend_Latency,34.11,% Slots,,rs_events.empty_end,0.00,5.35,
26.21008168,S0-C3,Backend_Bound.Memory_Bound,35.48,% Slots,,,0.00,5.35,
26.21008168,S0-C3,Retiring.Microcode_Sequencer,8.36,% Slots,,idq.ms_uops,0.00,5.1,
26.21008168,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.74,% Clocks,,,0.00,5.08,
26.21008168,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,24.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
26.21008168,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.84,% Clocks,,idq.ms_switches,0.00,5.08,
26.21008168,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.94,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
26.21008168,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.37,
26.21008168,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
26.21008168,S0-C4,Frontend_Bound,34.19,% Slots,,,0.00,5.37,<==
26.21008168,S0-C4,Backend_Bound,14.62,% Slots,,,0.00,5.37,
26.21008168,S0-C4,Frontend_Bound.Frontend_Latency,18.64,% Slots,,rs_events.empty_end,0.00,5.36,
26.21008168,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.60,% Slots,,,0.00,5.26,
26.21008168,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.08,% Clocks,,,0.00,5.09,
26.21008168,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
26.21008168,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.48,% Core_Clocks,,,0.00,5.36,
26.21008168,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
26.21008168,S0-C5,Frontend_Bound,25.70,% Slots,,,0.00,5.36,
26.21008168,S0-C5,Backend_Bound,17.92,% Slots,,,0.00,5.36,
26.21008168,S0-C5,Retiring,55.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
26.21008168,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.75,% Slots,,,0.00,5.27,
26.21008168,S0-C5,Backend_Bound.Core_Bound,12.91,% Slots,,,0.00,5.36,
26.21008168,S0-C5,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.1,<==
26.21008168,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.50,% Clocks,,idq.ms_switches,0.00,5.09,
26.21008168,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.38,% Core_Clocks,,,0.00,5.36,
26.21008168,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.41,% Core_Clocks,,,0.00,5.36,
26.21008168,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.65,% Clocks,,,0.00,5.19,
26.21008168,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
26.21008168,S0-C6,Frontend_Bound,43.33,% Slots,,,0.00,5.36,
26.21008168,S0-C6,Backend_Bound,32.62,% Slots,,,0.00,5.36,
26.21008168,S0-C6,Retiring,13.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.1,
26.21008168,S0-C6,Frontend_Bound.Frontend_Latency,33.66,% Slots,,rs_events.empty_end,0.00,5.36,
26.21008168,S0-C6,Backend_Bound.Memory_Bound,21.25,% Slots,,,0.00,5.36,
26.21008168,S0-C6,Backend_Bound.Core_Bound,11.37,% Slots,,,0.00,5.36,
26.21008168,S0-C6,Retiring.Microcode_Sequencer,6.38,% Slots,,idq.ms_uops,0.00,5.1,
26.21008168,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.16,% Clocks,,,0.00,5.09,
26.21008168,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,25.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
26.21008168,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.34,% Clocks,,idq.ms_switches,0.00,5.09,
26.21008168,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
26.21008168,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
26.21008168,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.12,% Clocks,,,0.00,5.19,
26.21008168,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
26.21008168,S0-C7,Frontend_Bound,32.55,% Slots,,,0.00,5.36,
26.21008168,S0-C7,Backend_Bound,44.29,% Slots,,,0.00,5.36,
26.21008168,S0-C7,Retiring,12.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
26.21008168,S0-C7,Frontend_Bound.Frontend_Latency,33.67,% Slots,,rs_events.empty_end,0.00,5.36,
26.21008168,S0-C7,Backend_Bound.Memory_Bound,26.59,% Slots,,,0.00,5.36,<==
26.21008168,S0-C7,Backend_Bound.Core_Bound,17.70,% Slots,,,0.00,5.36,
26.21008168,S0-C7,Retiring.Microcode_Sequencer,4.31,% Slots,,idq.ms_uops,0.00,5.09,
26.21008168,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.09,
26.21008168,S0-C7-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.87,% Clocks,,itlb_misses.walk_completed,0.00,5.2,
26.21008168,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
26.21008168,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.99,% Clocks,,idq.ms_switches,0.00,5.09,
26.21008168,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
26.21008168,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,14.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
26.21008168,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C0,Frontend_Bound,22.42,% Slots,,,0.00,5.36,
26.21008168,S1-C0,Backend_Bound,30.84,% Slots,,,0.00,5.36,
26.21008168,S1-C0,Retiring,48.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
26.21008168,S1-C0,Frontend_Bound.Frontend_Latency,20.10,% Slots,,rs_events.empty_end,0.00,5.36,
26.21008168,S1-C0,Frontend_Bound.Frontend_Bandwidth,12.94,% Slots,,,0.00,5.27,
26.21008168,S1-C0,Backend_Bound.Memory_Bound,17.21,% Slots,,,0.00,5.36,
26.21008168,S1-C0,Backend_Bound.Core_Bound,13.63,% Slots,,,0.00,5.36,
26.21008168,S1-C0,Retiring.Microcode_Sequencer,8.34,% Slots,,idq.ms_uops,0.00,5.09,<==
26.21008168,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
26.21008168,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.76,% Clocks,,idq.ms_switches,0.00,5.1,
26.21008168,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.21,% Core_Clocks,,,0.00,5.36,
26.21008168,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.57,% Core_Clocks,,,0.00,5.36,
26.21008168,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
26.21008168,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.40,% Clocks,,,0.00,5.21,
26.21008168,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C1,Frontend_Bound.Frontend_Bandwidth,21.27,% Slots,,,0.00,5.27,
26.21008168,S1-C1,Backend_Bound.Memory_Bound,58.08,% Slots,,,0.00,5.36,
26.21008168,S1-C1,Retiring.Microcode_Sequencer,7.70,% Slots,,idq.ms_uops,0.00,5.08,
26.21008168,S1-C1,Backend_Bound,51.42,% Slots,,,0.00,5.36,
26.21008168,S1-C1,Retiring,22.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
26.21008168,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.58,% Clocks,,idq.ms_switches,0.00,5.1,
26.21008168,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.07,% Core_Clocks,,,0.00,5.36,
26.21008168,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,<==
26.21008168,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.07,% Slots,,,0.00,5.28,
26.21008168,S1-C2,Backend_Bound.Memory_Bound,34.71,% Slots,,,0.00,5.36,
26.21008168,S1-C2,Backend_Bound.Core_Bound,19.01,% Slots,,,0.00,5.36,
26.21008168,S1-C2,Retiring.Microcode_Sequencer,9.83,% Slots,,idq.ms_uops,0.00,5.08,
26.21008168,S1-C2,Backend_Bound,53.72,% Slots,,,0.00,5.37,
26.21008168,S1-C2,Retiring,29.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
26.21008168,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.94,% Clocks,,idq.ms_switches,0.00,5.1,
26.21008168,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,43.96,% Core_Clocks,,,0.00,5.36,
26.21008168,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
26.21008168,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C3,Backend_Bound,69.48,% Slots,,,0.00,5.36,
26.21008168,S1-C3,Retiring,22.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
26.21008168,S1-C3,Backend_Bound.Memory_Bound,23.70,% Slots,,,0.00,5.36,
26.21008168,S1-C3,Backend_Bound.Core_Bound,45.78,% Slots,,,0.00,5.36,<==
26.21008168,S1-C3,Retiring.Microcode_Sequencer,9.00,% Slots,,idq.ms_uops,0.00,5.09,
26.21008168,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.22,% Clocks,,idq.ms_switches,0.00,5.09,
26.21008168,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
26.21008168,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C4,Frontend_Bound.Frontend_Bandwidth,24.43,% Slots,,,0.00,5.28,
26.21008168,S1-C4,Bad_Speculation.Branch_Mispredicts,10.70,% Slots,,br_misp_retired.all_branches,0.00,5.36,
26.21008168,S1-C4,Backend_Bound.Memory_Bound,36.07,% Slots,,,0.00,5.36,
26.21008168,S1-C4,Backend_Bound.Core_Bound,11.81,% Slots,,,0.00,5.36,
26.21008168,S1-C4,Retiring.Microcode_Sequencer,9.17,% Slots,,idq.ms_uops,0.00,5.09,
26.21008168,S1-C4,Bad_Speculation,11.40,% Slots,,,0.00,5.36,
26.21008168,S1-C4,Backend_Bound,47.88,% Slots,,,0.00,5.36,
26.21008168,S1-C4,Retiring,25.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
26.21008168,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.17,% Clocks,,idq.ms_switches,0.00,5.09,
26.21008168,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.53,% Core_Clocks,,,0.00,5.36,
26.21008168,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
26.21008168,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
26.21008168,S1-C5,Frontend_Bound,22.01,% Slots,,,0.00,5.37,
26.21008168,S1-C5,Bad_Speculation,11.76,% Slots,,,0.00,5.37,
26.21008168,S1-C5,Backend_Bound,34.91,% Slots,,,0.00,5.37,
26.21008168,S1-C5,Retiring,21.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
26.21008168,S1-C5,Frontend_Bound.Frontend_Latency,18.76,% Slots,,rs_events.empty_end,0.00,5.36,
26.21008168,S1-C5,Frontend_Bound.Frontend_Bandwidth,53.40,% Slots,,,0.00,5.29,
26.21008168,S1-C5,Bad_Speculation.Branch_Mispredicts,11.17,% Slots,,br_misp_retired.all_branches,0.00,5.17,
26.21008168,S1-C5,Backend_Bound.Memory_Bound,55.45,% Slots,,,0.00,5.36,
26.21008168,S1-C5,Retiring.Microcode_Sequencer,7.28,% Slots,,idq.ms_uops,0.00,5.08,
26.21008168,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.53,% Clocks,,,0.00,5.1,
26.21008168,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
26.21008168,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.97,% Clocks,,idq.ms_switches,0.00,5.1,
26.21008168,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,40.43,% Core_Clocks,,,0.00,5.36,
26.21008168,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
26.21008168,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C6,Frontend_Bound.Frontend_Bandwidth,36.18,% Slots,,,0.00,5.29,
26.21008168,S1-C6,Backend_Bound.Memory_Bound,23.79,% Slots,,,0.00,5.36,
26.21008168,S1-C6,Backend_Bound.Core_Bound,25.16,% Slots,,,0.00,5.36,
26.21008168,S1-C6,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.08,
26.21008168,S1-C6,Backend_Bound,48.95,% Slots,,,0.00,5.37,<==
26.21008168,S1-C6,Retiring,21.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
26.21008168,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.74,% Clocks,,idq.ms_switches,0.00,5.09,
26.21008168,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
26.21008168,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C7,Backend_Bound,67.74,% Slots,,,0.00,5.36,
26.21008168,S1-C7,Retiring,28.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.09,
26.21008168,S1-C7,Backend_Bound.Memory_Bound,39.41,% Slots,,,0.00,5.36,
26.21008168,S1-C7,Backend_Bound.Core_Bound,28.33,% Slots,,,0.00,5.36,
26.21008168,S1-C7,Retiring.Microcode_Sequencer,10.36,% Slots,,idq.ms_uops,0.00,5.09,
26.21008168,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.02,% Clocks,,idq.ms_switches,0.00,5.09,
26.21008168,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.15,<==
26.21008168,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
26.21008168,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
26.21008168,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
26.21008168,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
26.21008168,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
26.21008168,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
26.21008168,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
26.21008168,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
26.21008168,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
26.21008168,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
26.21008168,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
27.698737201,S0-C0,Frontend_Bound,34.35,% Slots,,,0.00,5.1,<==
27.698737201,S0-C0,Backend_Bound,26.14,% Slots,,,0.00,5.1,
27.698737201,S0-C0,Retiring,25.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
27.698737201,S0-C0,Frontend_Bound.Frontend_Latency,24.34,% Slots,,rs_events.empty_end,0.00,5.1,
27.698737201,S0-C0,Frontend_Bound.Frontend_Bandwidth,26.26,% Slots,,,0.00,5.1,
27.698737201,S0-C0,Backend_Bound.Core_Bound,17.29,% Slots,,,0.00,5.1,
27.698737201,S0-C0,Retiring.Microcode_Sequencer,8.87,% Slots,,idq.ms_uops,0.00,5.38,
27.698737201,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.38,
27.698737201,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
27.698737201,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.84,% Clocks,,idq.ms_switches,0.00,5.38,
27.698737201,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.97,% Core_Clocks,,,0.00,5.27,
27.698737201,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S0-C1,Frontend_Bound,43.66,% Slots,,,0.00,5.1,
27.698737201,S0-C1,Backend_Bound,33.50,% Slots,,,0.00,5.1,
27.698737201,S0-C1,Retiring,22.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
27.698737201,S0-C1,Frontend_Bound.Frontend_Latency,33.88,% Slots,,rs_events.empty_end,0.00,5.1,
27.698737201,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.54,% Slots,,,0.00,5.1,
27.698737201,S0-C1,Backend_Bound.Memory_Bound,10.48,% Slots,,,0.00,5.1,
27.698737201,S0-C1,Backend_Bound.Core_Bound,23.02,% Slots,,,0.00,5.1,
27.698737201,S0-C1,Retiring.Microcode_Sequencer,7.73,% Slots,,idq.ms_uops,0.00,5.37,
27.698737201,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
27.698737201,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.57,% Clocks,,idq.ms_switches,0.00,5.38,<==
27.698737201,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.11,% Core_Clocks,,,0.00,5.26,
27.698737201,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
27.698737201,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.42,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
27.698737201,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.38,% Clocks,,,0.00,5.09,
27.698737201,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S0-C2,Frontend_Bound,25.60,% Slots,,,0.00,5.1,
27.698737201,S0-C2,Backend_Bound,17.72,% Slots,,,0.00,5.1,
27.698737201,S0-C2,Retiring,51.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
27.698737201,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.98,% Slots,,,0.00,5.1,
27.698737201,S0-C2,Backend_Bound.Core_Bound,12.23,% Slots,,,0.00,5.1,
27.698737201,S0-C2,Retiring.Microcode_Sequencer,7.18,% Slots,,idq.ms_uops,0.00,5.38,<==
27.698737201,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.52,% Clocks,,idq.ms_switches,0.00,5.37,
27.698737201,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,66.92,% Core_Clocks,,,0.00,5.26,
27.698737201,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.67,% Core_Clocks,,,0.00,5.09,
27.698737201,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.00,% Clocks,,,0.00,5.1,
27.698737201,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S0-C3,Frontend_Bound,39.04,% Slots,,,0.00,5.11,
27.698737201,S0-C3,Backend_Bound,37.37,% Slots,,,0.00,5.11,
27.698737201,S0-C3,Retiring,23.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
27.698737201,S0-C3,Frontend_Bound.Frontend_Latency,52.73,% Slots,,rs_events.empty_end,0.00,5.1,
27.698737201,S0-C3,Backend_Bound.Memory_Bound,25.59,% Slots,,,0.00,5.1,
27.698737201,S0-C3,Backend_Bound.Core_Bound,11.79,% Slots,,,0.00,5.1,
27.698737201,S0-C3,Retiring.Microcode_Sequencer,7.31,% Slots,,idq.ms_uops,0.00,5.37,
27.698737201,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.38,
27.698737201,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
27.698737201,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.29,% Clocks,,idq.ms_switches,0.00,5.38,
27.698737201,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
27.698737201,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,9.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
27.698737201,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S0-C4,Frontend_Bound,37.61,% Slots,,,0.00,5.1,
27.698737201,S0-C4,Bad_Speculation,10.31,% Slots,,,0.00,5.1,
27.698737201,S0-C4,Backend_Bound,15.53,% Slots,,,0.00,5.1,
27.698737201,S0-C4,Frontend_Bound.Frontend_Latency,20.63,% Slots,,rs_events.empty_end,0.00,5.1,
27.698737201,S0-C4,Frontend_Bound.Frontend_Bandwidth,41.12,% Slots,,,0.00,5.1,
27.698737201,S0-C4,Bad_Speculation.Branch_Mispredicts,9.98,% Slots,,br_misp_retired.all_branches,0.00,5.1,
27.698737201,S0-C4,Backend_Bound.Memory_Bound,11.61,% Slots,,,0.00,5.1,
27.698737201,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.72,% Clocks,,,0.00,5.38,
27.698737201,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
27.698737201,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,55.34,% Core_Clocks,,,0.00,5.27,<==
27.698737201,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
27.698737201,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S0-C5,Frontend_Bound,29.51,% Slots,,,0.00,5.1,
27.698737201,S0-C5,Backend_Bound,18.16,% Slots,,,0.00,5.1,
27.698737201,S0-C5,Retiring,49.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
27.698737201,S0-C5,Frontend_Bound.Frontend_Bandwidth,23.73,% Slots,,,0.00,5.1,
27.698737201,S0-C5,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.1,
27.698737201,S0-C5,Retiring.Microcode_Sequencer,5.08,% Slots,,idq.ms_uops,0.00,5.37,<==
27.698737201,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.08,% Clocks,,idq.ms_switches,0.00,5.37,
27.698737201,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.82,% Core_Clocks,,,0.00,5.27,
27.698737201,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.23,% Clocks,,,0.00,5.1,
27.698737201,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
27.698737201,S0-C6,Frontend_Bound,47.30,% Slots,,,0.00,5.1,
27.698737201,S0-C6,Backend_Bound,30.11,% Slots,,,0.00,5.1,
27.698737201,S0-C6,Retiring,14.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
27.698737201,S0-C6,Frontend_Bound.Frontend_Latency,53.23,% Slots,,rs_events.empty_end,0.00,5.1,
27.698737201,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.23,% Slots,,,0.00,5.1,
27.698737201,S0-C6,Backend_Bound.Memory_Bound,17.95,% Slots,,,0.00,5.1,
27.698737201,S0-C6,Backend_Bound.Core_Bound,12.17,% Slots,,,0.00,5.1,
27.698737201,S0-C6,Retiring.Microcode_Sequencer,7.30,% Slots,,idq.ms_uops,0.00,5.37,
27.698737201,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.88,% Clocks,,,0.00,5.37,
27.698737201,S0-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.71,% Clocks,,itlb_misses.walk_completed,0.00,5.1,
27.698737201,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,<==
27.698737201,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.01,% Clocks,,idq.ms_switches,0.00,5.37,
27.698737201,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.95,% Core_Clocks,,,0.00,5.27,
27.698737201,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.74,
27.698737201,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
27.698737201,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.82,% Clocks,,,0.00,5.09,
27.698737201,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S0-C7,Frontend_Bound,43.40,% Slots,,,0.00,5.1,
27.698737201,S0-C7,Backend_Bound,33.45,% Slots,,,0.00,5.1,
27.698737201,S0-C7,Retiring,20.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
27.698737201,S0-C7,Frontend_Bound.Frontend_Latency,43.32,% Slots,,rs_events.empty_end,0.00,5.1,
27.698737201,S0-C7,Backend_Bound.Memory_Bound,26.75,% Slots,,,0.00,5.1,
27.698737201,S0-C7,Retiring.Microcode_Sequencer,7.85,% Slots,,idq.ms_uops,0.00,5.37,
27.698737201,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.36,% Clocks,,,0.00,5.38,
27.698737201,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,<==
27.698737201,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.48,% Clocks,,idq.ms_switches,0.00,5.38,
27.698737201,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.73,
27.698737201,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,11.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.38,
27.698737201,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C0,Frontend_Bound,28.30,% Slots,,,0.00,5.11,<==
27.698737201,S1-C0,Bad_Speculation,12.10,% Slots,,,0.00,5.11,
27.698737201,S1-C0,Backend_Bound,18.24,% Slots,,,0.00,5.11,
27.698737201,S1-C0,Bad_Speculation.Branch_Mispredicts,11.90,% Slots,,br_misp_retired.all_branches,0.00,5.11,
27.698737201,S1-C0,Backend_Bound.Core_Bound,12.25,% Slots,,,0.00,5.11,
27.698737201,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C1,Frontend_Bound,43.67,% Slots,,,0.00,5.11,
27.698737201,S1-C1,Bad_Speculation,10.30,% Slots,,,0.00,5.11,
27.698737201,S1-C1,Backend_Bound,30.97,% Slots,,,0.00,5.11,
27.698737201,S1-C1,Retiring,29.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
27.698737201,S1-C1,Frontend_Bound.Frontend_Latency,23.04,% Slots,,rs_events.empty_end,0.00,5.1,
27.698737201,S1-C1,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.11,
27.698737201,S1-C1,Backend_Bound.Core_Bound,24.46,% Slots,,,0.00,5.1,
27.698737201,S1-C1,Retiring.Microcode_Sequencer,9.95,% Slots,,idq.ms_uops,0.00,5.37,
27.698737201,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
27.698737201,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.28,% Clocks,,idq.ms_switches,0.00,5.38,<==
27.698737201,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.30,% Clocks,,,0.00,5.1,
27.698737201,S1-C1-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C2,Frontend_Bound,43.15,% Slots,,,0.00,5.1,
27.698737201,S1-C2,Bad_Speculation,10.33,% Slots,,,0.00,5.1,
27.698737201,S1-C2,Backend_Bound,30.36,% Slots,,,0.00,5.1,
27.698737201,S1-C2,Retiring,27.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
27.698737201,S1-C2,Frontend_Bound.Frontend_Latency,27.61,% Slots,,rs_events.empty_end,0.00,5.1,
27.698737201,S1-C2,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.1,
27.698737201,S1-C2,Backend_Bound.Core_Bound,24.08,% Slots,,,0.00,5.1,
27.698737201,S1-C2,Retiring.Microcode_Sequencer,9.41,% Slots,,idq.ms_uops,0.00,5.37,
27.698737201,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.77,% Clocks,,idq.ms_switches,0.00,5.38,<==
27.698737201,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.21,% Clocks,,,0.00,5.1,
27.698737201,S1-C2-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C3,Frontend_Bound,41.15,% Slots,,,0.00,5.1,
27.698737201,S1-C3,Bad_Speculation,10.48,% Slots,,,0.00,5.1,
27.698737201,S1-C3,Backend_Bound,29.60,% Slots,,,0.00,5.1,
27.698737201,S1-C3,Retiring,32.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
27.698737201,S1-C3,Frontend_Bound.Frontend_Latency,18.34,% Slots,,rs_events.empty_end,0.00,5.1,
27.698737201,S1-C3,Bad_Speculation.Branch_Mispredicts,9.98,% Slots,,br_misp_retired.all_branches,0.00,5.1,
27.698737201,S1-C3,Backend_Bound.Core_Bound,21.38,% Slots,,,0.00,5.1,
27.698737201,S1-C3,Retiring.Microcode_Sequencer,11.04,% Slots,,idq.ms_uops,0.00,5.37,
27.698737201,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.65,% Clocks,,idq.ms_switches,0.00,5.38,<==
27.698737201,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.25,% Clocks,,,0.00,5.09,
27.698737201,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C4,Frontend_Bound,40.18,% Slots,,,0.00,5.11,
27.698737201,S1-C4,Backend_Bound,34.66,% Slots,,,0.00,5.11,
27.698737201,S1-C4,Retiring,29.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
27.698737201,S1-C4,Frontend_Bound.Frontend_Latency,22.85,% Slots,,rs_events.empty_end,0.00,5.11,
27.698737201,S1-C4,Backend_Bound.Core_Bound,26.96,% Slots,,,0.00,5.11,
27.698737201,S1-C4,Retiring.Microcode_Sequencer,10.32,% Slots,,idq.ms_uops,0.00,5.37,
27.698737201,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
27.698737201,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.37,% Clocks,,idq.ms_switches,0.00,5.38,<==
27.698737201,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.04,% Clocks,,,0.00,5.09,
27.698737201,S1-C4-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C5,Frontend_Bound,35.77,% Slots,,,0.00,5.1,
27.698737201,S1-C5,Backend_Bound,40.83,% Slots,,,0.00,5.1,
27.698737201,S1-C5,Retiring,32.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
27.698737201,S1-C5,Frontend_Bound.Frontend_Latency,102.29,% Slots,,rs_events.empty_end,0.00,5.1,
27.698737201,S1-C5,Backend_Bound.Memory_Bound,13.33,% Slots,,,0.00,5.1,
27.698737201,S1-C5,Backend_Bound.Core_Bound,27.50,% Slots,,,0.00,5.1,
27.698737201,S1-C5,Retiring.Microcode_Sequencer,10.99,% Slots,,idq.ms_uops,0.00,5.37,
27.698737201,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
27.698737201,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.80,% Clocks,,idq.ms_switches,0.00,5.38,
27.698737201,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
27.698737201,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
27.698737201,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.31,% Clocks,,,0.00,5.1,<==
27.698737201,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C6,Frontend_Bound,32.37,% Slots,,,0.00,5.1,
27.698737201,S1-C6,Bad_Speculation,16.77,% Slots,,,0.00,5.1,
27.698737201,S1-C6,Backend_Bound,23.49,% Slots,,,0.00,5.1,
27.698737201,S1-C6,Retiring,28.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
27.698737201,S1-C6,Frontend_Bound.Frontend_Latency,17.52,% Slots,,rs_events.empty_end,0.00,5.1,
27.698737201,S1-C6,Bad_Speculation.Branch_Mispredicts,16.43,% Slots,,br_misp_retired.all_branches,0.00,5.1,
27.698737201,S1-C6,Backend_Bound.Memory_Bound,14.21,% Slots,,,0.00,5.1,
27.698737201,S1-C6,Retiring.Microcode_Sequencer,9.17,% Slots,,idq.ms_uops,0.00,5.37,
27.698737201,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
27.698737201,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.52,% Clocks,,idq.ms_switches,0.00,5.38,<==
27.698737201,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.75,
27.698737201,S1-C6-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C7,Frontend_Bound,40.52,% Slots,,,0.00,5.1,
27.698737201,S1-C7,Bad_Speculation,13.55,% Slots,,,0.00,5.1,
27.698737201,S1-C7,Backend_Bound,24.33,% Slots,,,0.00,5.1,
27.698737201,S1-C7,Retiring,32.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
27.698737201,S1-C7,Frontend_Bound.Frontend_Latency,20.62,% Slots,,rs_events.empty_end,0.00,5.1,
27.698737201,S1-C7,Bad_Speculation.Branch_Mispredicts,12.93,% Slots,,br_misp_retired.all_branches,0.00,5.1,
27.698737201,S1-C7,Backend_Bound.Memory_Bound,12.02,% Slots,,,0.00,5.1,
27.698737201,S1-C7,Backend_Bound.Core_Bound,12.30,% Slots,,,0.00,5.1,
27.698737201,S1-C7,Retiring.Microcode_Sequencer,9.10,% Slots,,idq.ms_uops,0.00,5.37,
27.698737201,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.13,% Clocks,,,0.00,5.38,
27.698737201,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
27.698737201,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.87,% Clocks,,idq.ms_switches,0.00,5.38,<==
27.698737201,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.38,
27.698737201,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.37,
27.698737201,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.68,% Clocks,,,0.00,5.1,
27.698737201,S1-C7-T0,MUX,5.09,%,,,0.00,100.0,
27.698737201,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
27.698737201,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
27.698737201,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
27.698737201,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
27.698737201,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
27.698737201,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
27.698737201,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
27.698737201,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C0-T1,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C1-T1,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C2-T1,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C3-T1,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C4-T1,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C5-T1,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C6-T1,MUX,5.09,%,,,0.00,100.0,
27.698737201,S1-C7-T1,MUX,5.09,%,,,0.00,100.0,
29.20252517,S0-C0,Frontend_Bound,29.69,% Slots,,,0.00,5.31,
29.20252517,S0-C0,Backend_Bound,45.05,% Slots,,,0.00,5.31,
29.20252517,S0-C0,Retiring,21.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
29.20252517,S0-C0,Frontend_Bound.Frontend_Latency,17.33,% Slots,,rs_events.empty_end,0.00,5.31,
29.20252517,S0-C0,Backend_Bound.Memory_Bound,27.79,% Slots,,,0.00,5.15,
29.20252517,S0-C0,Backend_Bound.Core_Bound,17.27,% Slots,,,0.00,5.15,
29.20252517,S0-C0,Retiring.Microcode_Sequencer,6.73,% Slots,,idq.ms_uops,0.00,5.32,
29.20252517,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.24,% Clocks,,,0.00,5.31,
29.20252517,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
29.20252517,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.89,% Clocks,,idq.ms_switches,0.00,5.31,
29.20252517,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
29.20252517,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
29.20252517,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,61.78,% Clocks,,,0.00,5.31,
29.20252517,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C1,Frontend_Bound,39.31,% Slots,,,0.00,5.31,<==
29.20252517,S0-C1,Bad_Speculation,16.04,% Slots,,,0.00,5.31,
29.20252517,S0-C1,Backend_Bound,21.58,% Slots,,,0.00,5.31,
29.20252517,S0-C1,Retiring,26.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
29.20252517,S0-C1,Frontend_Bound.Frontend_Latency,16.06,% Slots,,rs_events.empty_end,0.00,5.31,
29.20252517,S0-C1,Frontend_Bound.Frontend_Bandwidth,18.59,% Slots,,,0.00,5.31,
29.20252517,S0-C1,Bad_Speculation.Branch_Mispredicts,14.97,% Slots,,br_misp_retired.all_branches,0.00,5.05,
29.20252517,S0-C1,Backend_Bound.Core_Bound,32.34,% Slots,,,0.00,5.15,
29.20252517,S0-C1,Retiring.Microcode_Sequencer,8.42,% Slots,,idq.ms_uops,0.00,5.32,
29.20252517,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.03,% Clocks,,,0.00,5.31,
29.20252517,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
29.20252517,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.81,% Clocks,,idq.ms_switches,0.00,5.31,
29.20252517,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.97,% Core_Clocks,,,0.00,5.05,
29.20252517,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.45,% Core_Clocks,,,0.00,5.31,
29.20252517,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.89,% Clocks,,,0.00,5.32,
29.20252517,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C2,Frontend_Bound,29.97,% Slots,,,0.00,5.31,
29.20252517,S0-C2,Backend_Bound,41.10,% Slots,,,0.00,5.31,<==
29.20252517,S0-C2,Retiring,21.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
29.20252517,S0-C2,Frontend_Bound.Frontend_Latency,23.84,% Slots,,rs_events.empty_end,0.00,5.31,
29.20252517,S0-C2,Frontend_Bound.Frontend_Bandwidth,86.93,% Slots,,,0.00,5.31,
29.20252517,S0-C2,Retiring.Microcode_Sequencer,7.16,% Slots,,idq.ms_uops,0.00,5.32,
29.20252517,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
29.20252517,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.35,% Clocks,,idq.ms_switches,0.00,5.31,
29.20252517,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.46,% Core_Clocks,,,0.00,5.05,
29.20252517,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C3,Backend_Bound,67.71,% Slots,,,0.00,5.31,<==
29.20252517,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C4,Backend_Bound,47.46,% Slots,,,0.00,5.31,
29.20252517,S0-C4,Retiring,28.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
29.20252517,S0-C4,Backend_Bound.Core_Bound,80.12,% Slots,,,0.00,5.15,<==
29.20252517,S0-C4,Retiring.Microcode_Sequencer,10.31,% Slots,,idq.ms_uops,0.00,5.31,
29.20252517,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.88,% Clocks,,idq.ms_switches,0.00,5.31,
29.20252517,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C5,Frontend_Bound,33.37,% Slots,,,0.00,5.31,<==
29.20252517,S0-C5,Backend_Bound,14.69,% Slots,,,0.00,5.31,
29.20252517,S0-C5,Frontend_Bound.Frontend_Latency,17.97,% Slots,,rs_events.empty_end,0.00,5.31,
29.20252517,S0-C5,Frontend_Bound.Frontend_Bandwidth,14.63,% Slots,,,0.00,5.31,
29.20252517,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.31,
29.20252517,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.47,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
29.20252517,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.69,% Core_Clocks,,,0.00,5.05,
29.20252517,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C6,Frontend_Bound,29.05,% Slots,,,0.00,5.31,
29.20252517,S0-C6,Backend_Bound,37.95,% Slots,,,0.00,5.31,
29.20252517,S0-C6,Retiring,23.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
29.20252517,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.52,% Slots,,,0.00,5.31,
29.20252517,S0-C6,Backend_Bound.Memory_Bound,23.93,% Slots,,,0.00,5.15,
29.20252517,S0-C6,Backend_Bound.Core_Bound,14.02,% Slots,,,0.00,5.15,
29.20252517,S0-C6,Retiring.Microcode_Sequencer,7.15,% Slots,,idq.ms_uops,0.00,5.32,
29.20252517,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.05,% Clocks,,idq.ms_switches,0.00,5.31,
29.20252517,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.07,% Core_Clocks,,,0.00,5.04,
29.20252517,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,<==
29.20252517,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.31,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
29.20252517,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C7,Frontend_Bound,40.79,% Slots,,,0.00,5.31,
29.20252517,S0-C7,Bad_Speculation,15.32,% Slots,,,0.00,5.31,
29.20252517,S0-C7,Backend_Bound,26.81,% Slots,,,0.00,5.31,
29.20252517,S0-C7,Retiring,19.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
29.20252517,S0-C7,Frontend_Bound.Frontend_Bandwidth,18.62,% Slots,,,0.00,5.31,
29.20252517,S0-C7,Bad_Speculation.Branch_Mispredicts,14.69,% Slots,,br_misp_retired.all_branches,0.00,5.05,
29.20252517,S0-C7,Backend_Bound.Memory_Bound,10.84,% Slots,,,0.00,5.16,
29.20252517,S0-C7,Backend_Bound.Core_Bound,15.97,% Slots,,,0.00,5.16,
29.20252517,S0-C7,Retiring.Microcode_Sequencer,7.38,% Slots,,idq.ms_uops,0.00,5.32,
29.20252517,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.66,% Clocks,,idq.ms_switches,0.00,5.31,
29.20252517,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.49,% Core_Clocks,,,0.00,5.05,<==
29.20252517,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.13,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
29.20252517,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
29.20252517,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C0,Frontend_Bound,45.97,% Slots,,,0.00,5.31,
29.20252517,S1-C0,Bad_Speculation,11.52,% Slots,,,0.00,5.31,
29.20252517,S1-C0,Backend_Bound,20.32,% Slots,,,0.00,5.31,
29.20252517,S1-C0,Retiring,21.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
29.20252517,S1-C0,Frontend_Bound.Frontend_Latency,38.02,% Slots,,rs_events.empty_end,0.00,5.31,<==
29.20252517,S1-C0,Frontend_Bound.Frontend_Bandwidth,11.19,% Slots,,,0.00,5.31,
29.20252517,S1-C0,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.05,
29.20252517,S1-C0,Backend_Bound.Memory_Bound,22.34,% Slots,,,0.00,5.15,
29.20252517,S1-C0,Retiring.Microcode_Sequencer,8.56,% Slots,,idq.ms_uops,0.00,5.31,
29.20252517,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.28,% Clocks,,,0.00,5.31,
29.20252517,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
29.20252517,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.18,% Clocks,,idq.ms_switches,0.00,5.31,
29.20252517,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.37,% Core_Clocks,,,0.00,5.3,
29.20252517,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
29.20252517,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
29.20252517,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
29.20252517,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C1,Frontend_Bound,29.58,% Slots,,,0.00,5.31,
29.20252517,S1-C1,Bad_Speculation,15.64,% Slots,,,0.00,5.31,
29.20252517,S1-C1,Backend_Bound,29.31,% Slots,,,0.00,5.31,
29.20252517,S1-C1,Retiring,27.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
29.20252517,S1-C1,Frontend_Bound.Frontend_Latency,27.53,% Slots,,rs_events.empty_end,0.00,5.3,
29.20252517,S1-C1,Frontend_Bound.Frontend_Bandwidth,37.90,% Slots,,,0.00,5.31,
29.20252517,S1-C1,Bad_Speculation.Branch_Mispredicts,15.32,% Slots,,br_misp_retired.all_branches,0.00,5.05,
29.20252517,S1-C1,Backend_Bound.Core_Bound,61.75,% Slots,,,0.00,5.16,
29.20252517,S1-C1,Retiring.Microcode_Sequencer,4.38,% Slots,,idq.ms_uops,0.00,5.32,
29.20252517,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.87,% Clocks,,,0.00,5.31,
29.20252517,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
29.20252517,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.26,% Clocks,,idq.ms_switches,0.00,5.31,
29.20252517,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.13,% Core_Clocks,,,0.00,5.04,<==
29.20252517,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.81,% Core_Clocks,,,0.00,5.31,
29.20252517,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C2,Frontend_Bound,41.93,% Slots,,,0.00,5.31,
29.20252517,S1-C2,Backend_Bound,35.12,% Slots,,,0.00,5.31,
29.20252517,S1-C2,Frontend_Bound.Frontend_Latency,29.00,% Slots,,rs_events.empty_end,0.00,5.3,
29.20252517,S1-C2,Backend_Bound.Memory_Bound,12.01,% Slots,,,0.00,5.16,
29.20252517,S1-C2,Backend_Bound.Core_Bound,23.11,% Slots,,,0.00,5.16,
29.20252517,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
29.20252517,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
29.20252517,S1-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.24,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
29.20252517,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.43,% Clocks,,,0.00,5.32,
29.20252517,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C3,Frontend_Bound,37.08,% Slots,,,0.00,5.32,
29.20252517,S1-C3,Backend_Bound,36.79,% Slots,,,0.00,5.32,
29.20252517,S1-C3,Retiring,30.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
29.20252517,S1-C3,Frontend_Bound.Frontend_Latency,38.25,% Slots,,rs_events.empty_end,0.00,5.3,
29.20252517,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.39,% Slots,,,0.00,5.32,
29.20252517,S1-C3,Backend_Bound.Memory_Bound,37.91,% Slots,,,0.00,5.04,
29.20252517,S1-C3,Retiring.Microcode_Sequencer,11.42,% Slots,,idq.ms_uops,0.00,5.31,
29.20252517,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.3,
29.20252517,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.13,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
29.20252517,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
29.20252517,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.45,% Clocks,,idq.ms_switches,0.00,5.3,
29.20252517,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.35,% Core_Clocks,,,0.00,5.04,
29.20252517,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
29.20252517,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
29.20252517,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C4,Frontend_Bound,29.81,% Slots,,,0.00,5.31,
29.20252517,S1-C4,Backend_Bound,41.10,% Slots,,,0.00,5.31,
29.20252517,S1-C4,Frontend_Bound.Frontend_Latency,36.59,% Slots,,rs_events.empty_end,0.00,5.3,
29.20252517,S1-C4,Backend_Bound.Memory_Bound,16.91,% Slots,,,0.00,5.04,
29.20252517,S1-C4,Backend_Bound.Core_Bound,24.19,% Slots,,,0.00,5.04,<==
29.20252517,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.71,% Clocks,,,0.00,5.3,
29.20252517,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
29.20252517,S1-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,18.68,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
29.20252517,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C5,Frontend_Bound,45.37,% Slots,,,0.00,5.31,
29.20252517,S1-C5,Backend_Bound,32.23,% Slots,,,0.00,5.31,
29.20252517,S1-C5,Retiring,33.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
29.20252517,S1-C5,Frontend_Bound.Frontend_Latency,37.91,% Slots,,rs_events.empty_end,0.00,5.31,
29.20252517,S1-C5,Backend_Bound.Memory_Bound,36.19,% Slots,,,0.00,5.04,
29.20252517,S1-C5,Retiring.Microcode_Sequencer,4.96,% Slots,,idq.ms_uops,0.00,5.31,
29.20252517,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.52,% Clocks,,,0.00,5.31,
29.20252517,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
29.20252517,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.41,% Clocks,,idq.ms_switches,0.00,5.31,
29.20252517,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.63,
29.20252517,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
29.20252517,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C6,Frontend_Bound,37.17,% Slots,,,0.00,5.31,
29.20252517,S1-C6,Backend_Bound,40.96,% Slots,,,0.00,5.31,<==
29.20252517,S1-C6,Retiring,29.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
29.20252517,S1-C6,Backend_Bound.Memory_Bound,22.10,% Slots,,,0.00,5.05,
29.20252517,S1-C6,Backend_Bound.Core_Bound,18.86,% Slots,,,0.00,5.05,
29.20252517,S1-C6,Retiring.Microcode_Sequencer,5.31,% Slots,,idq.ms_uops,0.00,5.31,
29.20252517,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.28,% Clocks,,,0.00,5.3,
29.20252517,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
29.20252517,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.70,% Clocks,,idq.ms_switches,0.00,5.3,
29.20252517,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
29.20252517,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
29.20252517,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C7,Frontend_Bound,44.52,% Slots,,,0.00,5.32,
29.20252517,S1-C7,Backend_Bound,34.10,% Slots,,,0.00,5.32,
29.20252517,S1-C7,Retiring,21.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
29.20252517,S1-C7,Frontend_Bound.Frontend_Latency,54.80,% Slots,,rs_events.empty_end,0.00,5.31,
29.20252517,S1-C7,Backend_Bound.Memory_Bound,25.36,% Slots,,,0.00,5.04,
29.20252517,S1-C7,Retiring.Microcode_Sequencer,8.65,% Slots,,idq.ms_uops,0.00,5.32,
29.20252517,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.80,% Clocks,,,0.00,5.3,
29.20252517,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
29.20252517,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.21,% Clocks,,idq.ms_switches,0.00,5.3,
29.20252517,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
29.20252517,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
29.20252517,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.75,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.04,
29.20252517,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
29.20252517,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
30.695839328,S0-C0,Frontend_Bound,27.57,% Slots,,,0.00,5.34,
30.695839328,S0-C0,Bad_Speculation,10.01,% Slots,,,0.00,5.34,
30.695839328,S0-C0,Backend_Bound,29.97,% Slots,,,0.00,5.34,
30.695839328,S0-C0,Frontend_Bound.Frontend_Latency,17.63,% Slots,,rs_events.empty_end,0.00,5.34,
30.695839328,S0-C0,Frontend_Bound.Frontend_Bandwidth,32.67,% Slots,,,0.00,5.34,
30.695839328,S0-C0,Bad_Speculation.Branch_Mispredicts,9.81,% Slots,,br_misp_retired.all_branches,0.00,5.34,
30.695839328,S0-C0,Backend_Bound.Memory_Bound,28.81,% Slots,,,0.00,5.13,
30.695839328,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.74,% Clocks,,,0.00,5.08,
30.695839328,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.1,
30.695839328,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.07,% Core_Clocks,,,0.00,5.36,
30.695839328,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.58,% Core_Clocks,,,0.00,5.35,
30.695839328,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,32.78,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
30.695839328,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
30.695839328,S0-C1,Frontend_Bound,27.16,% Slots,,,0.00,5.34,
30.695839328,S0-C1,Bad_Speculation,24.80,% Slots,,,0.00,5.34,
30.695839328,S0-C1,Backend_Bound,16.93,% Slots,,,0.00,5.34,
30.695839328,S0-C1,Retiring,21.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
30.695839328,S0-C1,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.34,
30.695839328,S0-C1,Bad_Speculation.Branch_Mispredicts,24.05,% Slots,,br_misp_retired.all_branches,0.00,5.34,
30.695839328,S0-C1,Backend_Bound.Memory_Bound,17.86,% Slots,,,0.00,5.13,
30.695839328,S0-C1,Retiring.Microcode_Sequencer,2.67,% Slots,,idq.ms_uops,0.00,5.08,
30.695839328,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,<==
30.695839328,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.76,% Clocks,,idq.ms_switches,0.00,5.07,
30.695839328,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
30.695839328,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
30.695839328,S0-C2,Frontend_Bound,34.80,% Slots,,,0.00,5.34,
30.695839328,S0-C2,Backend_Bound,40.73,% Slots,,,0.00,5.34,
30.695839328,S0-C2,Frontend_Bound.Frontend_Latency,39.76,% Slots,,rs_events.empty_end,0.00,5.34,
30.695839328,S0-C2,Frontend_Bound.Frontend_Bandwidth,19.08,% Slots,,,0.00,5.34,
30.695839328,S0-C2,Backend_Bound.Memory_Bound,15.24,% Slots,,,0.00,5.13,
30.695839328,S0-C2,Backend_Bound.Core_Bound,25.50,% Slots,,,0.00,5.13,<==
30.695839328,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.42,% Clocks,,,0.00,5.08,
30.695839328,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
30.695839328,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.92,% Core_Clocks,,,0.00,5.36,
30.695839328,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
30.695839328,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
30.695839328,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
30.695839328,S0-C3,Frontend_Bound,25.39,% Slots,,,0.00,5.35,
30.695839328,S0-C3,Bad_Speculation,14.46,% Slots,,,0.00,5.35,
30.695839328,S0-C3,Backend_Bound,31.52,% Slots,,,0.00,5.35,
30.695839328,S0-C3,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
30.695839328,S0-C3,Frontend_Bound.Frontend_Latency,25.05,% Slots,,rs_events.empty_end,0.00,5.34,
30.695839328,S0-C3,Bad_Speculation.Branch_Mispredicts,14.19,% Slots,,br_misp_retired.all_branches,0.00,5.35,
30.695839328,S0-C3,Backend_Bound.Memory_Bound,11.78,% Slots,,,0.00,5.13,
30.695839328,S0-C3,Backend_Bound.Core_Bound,19.74,% Slots,,,0.00,5.13,
30.695839328,S0-C3,Retiring.Microcode_Sequencer,3.32,% Slots,,idq.ms_uops,0.00,5.08,
30.695839328,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.38,% Clocks,,,0.00,5.08,
30.695839328,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
30.695839328,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.18,% Clocks,,idq.ms_switches,0.00,5.08,
30.695839328,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.72,% Clocks,,,0.00,5.35,<==
30.695839328,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
30.695839328,S0-C4,Frontend_Bound,23.01,% Slots,,,0.00,5.34,
30.695839328,S0-C4,Bad_Speculation,17.42,% Slots,,,0.00,5.34,
30.695839328,S0-C4,Backend_Bound,25.05,% Slots,,,0.00,5.34,<==
30.695839328,S0-C4,Bad_Speculation.Branch_Mispredicts,17.19,% Slots,,br_misp_retired.all_branches,0.00,5.34,
30.695839328,S0-C4,Backend_Bound.Memory_Bound,14.31,% Slots,,,0.00,5.13,
30.695839328,S0-C4,Backend_Bound.Core_Bound,10.74,% Slots,,,0.00,5.13,
30.695839328,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
30.695839328,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
30.695839328,S0-C5,Frontend_Bound,33.32,% Slots,,,0.00,5.34,<==
30.695839328,S0-C5,Backend_Bound,14.50,% Slots,,,0.00,5.34,
30.695839328,S0-C5,Frontend_Bound.Frontend_Latency,18.53,% Slots,,rs_events.empty_end,0.00,5.34,
30.695839328,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.69,% Slots,,,0.00,5.34,
30.695839328,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.08,
30.695839328,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
30.695839328,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,73.75,% Core_Clocks,,,0.00,5.36,
30.695839328,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
30.695839328,S0-C6,Bad_Speculation,19.62,% Slots,,,0.00,5.34,
30.695839328,S0-C6,Bad_Speculation.Branch_Mispredicts,19.46,% Slots,,br_misp_retired.all_branches,0.00,5.34,
30.695839328,S0-C6,Backend_Bound,23.91,% Slots,,,0.00,5.34,
30.695839328,S0-C6,Backend_Bound.Memory_Bound,27.92,% Slots,,,0.00,5.13,
30.695839328,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,<==
30.695839328,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
30.695839328,S0-C7,Frontend_Bound,20.26,% Slots,,,0.00,5.34,
30.695839328,S0-C7,Bad_Speculation,11.44,% Slots,,,0.00,5.34,
30.695839328,S0-C7,Backend_Bound,38.31,% Slots,,,0.00,5.34,<==
30.695839328,S0-C7,Bad_Speculation.Branch_Mispredicts,11.28,% Slots,,br_misp_retired.all_branches,0.00,5.34,
30.695839328,S0-C7,Backend_Bound.Memory_Bound,21.24,% Slots,,,0.00,5.13,
30.695839328,S0-C7,Backend_Bound.Core_Bound,17.07,% Slots,,,0.00,5.13,
30.695839328,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
30.695839328,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
30.695839328,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.12,% Clocks,,,0.00,5.36,
30.695839328,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C0,Bad_Speculation,22.42,% Slots,,,0.00,5.34,
30.695839328,S1-C0,Bad_Speculation.Branch_Mispredicts,22.06,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
30.695839328,S1-C0,Backend_Bound,22.22,% Slots,,,0.00,5.34,
30.695839328,S1-C0,Backend_Bound.Memory_Bound,15.87,% Slots,,,0.00,5.13,
30.695839328,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
30.695839328,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.40,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
30.695839328,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C1,Frontend_Bound,24.71,% Slots,,,0.00,5.34,
30.695839328,S1-C1,Bad_Speculation,23.08,% Slots,,,0.00,5.34,
30.695839328,S1-C1,Backend_Bound,24.75,% Slots,,,0.00,5.34,
30.695839328,S1-C1,Retiring,14.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
30.695839328,S1-C1,Frontend_Bound.Frontend_Latency,27.39,% Slots,,rs_events.empty_end,0.00,5.34,
30.695839328,S1-C1,Frontend_Bound.Frontend_Bandwidth,17.67,% Slots,,,0.00,5.34,
30.695839328,S1-C1,Bad_Speculation.Branch_Mispredicts,22.62,% Slots,,br_misp_retired.all_branches,0.00,5.34,
30.695839328,S1-C1,Backend_Bound.Memory_Bound,19.74,% Slots,,,0.00,5.12,<==
30.695839328,S1-C1,Retiring.Microcode_Sequencer,6.32,% Slots,,idq.ms_uops,0.00,5.07,
30.695839328,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
30.695839328,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.67,% Clocks,,idq.ms_switches,0.00,5.08,
30.695839328,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.14,% Core_Clocks,,,0.00,5.36,
30.695839328,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
30.695839328,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
30.695839328,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C2,Frontend_Bound,31.41,% Slots,,,0.00,5.34,
30.695839328,S1-C2,Bad_Speculation,21.00,% Slots,,,0.00,5.34,
30.695839328,S1-C2,Backend_Bound,11.67,% Slots,,,0.00,5.34,
30.695839328,S1-C2,Retiring,17.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
30.695839328,S1-C2,Frontend_Bound.Frontend_Latency,37.57,% Slots,,rs_events.empty_end,0.00,5.34,<==
30.695839328,S1-C2,Bad_Speculation.Branch_Mispredicts,20.78,% Slots,,br_misp_retired.all_branches,0.00,5.34,
30.695839328,S1-C2,Backend_Bound.Core_Bound,24.64,% Slots,,,0.00,5.13,
30.695839328,S1-C2,Retiring.Microcode_Sequencer,4.59,% Slots,,idq.ms_uops,0.00,5.08,
30.695839328,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
30.695839328,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.21,% Clocks,,idq.ms_switches,0.00,5.08,
30.695839328,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
30.695839328,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.83,% Slots,,,0.00,5.34,
30.695839328,S1-C3,Bad_Speculation.Branch_Mispredicts,22.52,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
30.695839328,S1-C3,Backend_Bound.Memory_Bound,60.91,% Slots,,,0.00,5.12,
30.695839328,S1-C3,Bad_Speculation,22.90,% Slots,,,0.00,5.34,
30.695839328,S1-C3,Backend_Bound,22.14,% Slots,,,0.00,5.34,
30.695839328,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.42,% Core_Clocks,,,0.00,5.37,
30.695839328,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
30.695839328,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C4,Frontend_Bound.Frontend_Bandwidth,57.31,% Slots,,,0.00,5.34,
30.695839328,S1-C4,Bad_Speculation.Branch_Mispredicts,25.30,% Slots,,br_misp_retired.all_branches,0.00,5.34,<==
30.695839328,S1-C4,Backend_Bound.Memory_Bound,14.94,% Slots,,,0.00,5.11,
30.695839328,S1-C4,Bad_Speculation,25.75,% Slots,,,0.00,5.34,
30.695839328,S1-C4,Backend_Bound,20.80,% Slots,,,0.00,5.34,
30.695839328,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.01,% Core_Clocks,,,0.00,5.36,
30.695839328,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
30.695839328,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
30.695839328,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C5,Frontend_Bound,44.68,% Slots,,,0.00,5.34,
30.695839328,S1-C5,Bad_Speculation,13.53,% Slots,,,0.00,5.34,
30.695839328,S1-C5,Backend_Bound,16.88,% Slots,,,0.00,5.34,
30.695839328,S1-C5,Retiring,17.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
30.695839328,S1-C5,Frontend_Bound.Frontend_Latency,44.29,% Slots,,rs_events.empty_end,0.00,5.34,<==
30.695839328,S1-C5,Frontend_Bound.Frontend_Bandwidth,36.79,% Slots,,,0.00,5.34,
30.695839328,S1-C5,Bad_Speculation.Branch_Mispredicts,13.37,% Slots,,br_misp_retired.all_branches,0.00,5.08,
30.695839328,S1-C5,Backend_Bound.Core_Bound,30.37,% Slots,,,0.00,5.11,
30.695839328,S1-C5,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.07,
30.695839328,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
30.695839328,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.37,% Clocks,,idq.ms_switches,0.00,5.08,
30.695839328,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.91,% Core_Clocks,,,0.00,5.37,
30.695839328,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C6,Frontend_Bound,33.59,% Slots,,,0.00,5.35,<==
30.695839328,S1-C6,Bad_Speculation,19.10,% Slots,,,0.00,5.35,
30.695839328,S1-C6,Backend_Bound,12.67,% Slots,,,0.00,5.35,
30.695839328,S1-C6,Retiring,22.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
30.695839328,S1-C6,Frontend_Bound.Frontend_Latency,21.46,% Slots,,rs_events.empty_end,0.00,5.35,
30.695839328,S1-C6,Frontend_Bound.Frontend_Bandwidth,16.72,% Slots,,,0.00,5.34,
30.695839328,S1-C6,Bad_Speculation.Branch_Mispredicts,18.94,% Slots,,br_misp_retired.all_branches,0.00,5.08,
30.695839328,S1-C6,Backend_Bound.Memory_Bound,11.55,% Slots,,,0.00,5.11,
30.695839328,S1-C6,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.07,
30.695839328,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
30.695839328,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.20,% Clocks,,idq.ms_switches,0.00,5.07,
30.695839328,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.46,% Core_Clocks,,,0.00,5.36,
30.695839328,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
30.695839328,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C7,Frontend_Bound,27.56,% Slots,,,0.00,5.34,
30.695839328,S1-C7,Bad_Speculation,19.77,% Slots,,,0.00,5.34,
30.695839328,S1-C7,Backend_Bound,19.87,% Slots,,,0.00,5.34,
30.695839328,S1-C7,Frontend_Bound.Frontend_Latency,37.84,% Slots,,rs_events.empty_end,0.00,5.34,
30.695839328,S1-C7,Frontend_Bound.Frontend_Bandwidth,85.85,% Slots,,,0.00,5.34,
30.695839328,S1-C7,Bad_Speculation.Branch_Mispredicts,19.48,% Slots,,br_misp_retired.all_branches,0.00,5.08,
30.695839328,S1-C7,Backend_Bound.Memory_Bound,14.86,% Slots,,,0.00,5.34,
30.695839328,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.08,
30.695839328,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.09,
30.695839328,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.00,% Core_Clocks,,,0.00,5.37,<==
30.695839328,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
30.695839328,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.04,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
30.695839328,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
30.695839328,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
30.695839328,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
30.695839328,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
30.695839328,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
30.695839328,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
30.695839328,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
30.695839328,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
30.695839328,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
30.695839328,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
30.695839328,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
32.106814073,S0-C0,Frontend_Bound,31.23,% Slots,,,0.00,5.12,
32.106814073,S0-C0,Backend_Bound,45.37,% Slots,,,0.00,5.12,
32.106814073,S0-C0,Retiring,21.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
32.106814073,S0-C0,Frontend_Bound.Frontend_Latency,47.26,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S0-C0,Backend_Bound.Memory_Bound,19.10,% Slots,,,0.00,5.12,
32.106814073,S0-C0,Backend_Bound.Core_Bound,26.27,% Slots,,,0.00,5.12,<==
32.106814073,S0-C0,Retiring.Microcode_Sequencer,6.70,% Slots,,idq.ms_uops,0.00,5.39,
32.106814073,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.71,% Clocks,,,0.00,5.41,
32.106814073,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
32.106814073,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.25,% Clocks,,idq.ms_switches,0.00,5.41,
32.106814073,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
32.106814073,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
32.106814073,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C1,Frontend_Bound,35.65,% Slots,,,0.00,5.12,
32.106814073,S0-C1,Backend_Bound,40.30,% Slots,,,0.00,5.12,
32.106814073,S0-C1,Retiring,16.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
32.106814073,S0-C1,Frontend_Bound.Frontend_Latency,66.84,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S0-C1,Backend_Bound.Memory_Bound,33.50,% Slots,,,0.00,5.12,
32.106814073,S0-C1,Retiring.Microcode_Sequencer,12.25,% Slots,,idq.ms_uops,0.00,5.4,
32.106814073,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.77,% Clocks,,,0.00,5.4,
32.106814073,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
32.106814073,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.77,% Clocks,,idq.ms_switches,0.00,5.4,
32.106814073,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,12.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
32.106814073,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.88,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
32.106814073,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C2,Frontend_Bound,34.06,% Slots,,,0.00,5.12,
32.106814073,S0-C2,Backend_Bound,42.79,% Slots,,,0.00,5.12,
32.106814073,S0-C2,Retiring,17.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
32.106814073,S0-C2,Frontend_Bound.Frontend_Latency,98.19,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S0-C2,Retiring.Microcode_Sequencer,14.34,% Slots,,idq.ms_uops,0.00,5.4,
32.106814073,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.4,
32.106814073,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
32.106814073,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.03,% Clocks,,idq.ms_switches,0.00,5.4,
32.106814073,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
32.106814073,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.106814073,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C3,Frontend_Bound,25.06,% Slots,,,0.00,5.12,
32.106814073,S0-C3,Backend_Bound,50.14,% Slots,,,0.00,5.12,
32.106814073,S0-C3,Retiring,16.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
32.106814073,S0-C3,Frontend_Bound.Frontend_Latency,72.09,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S0-C3,Backend_Bound.Memory_Bound,90.95,% Slots,,,0.00,5.12,
32.106814073,S0-C3,Retiring.Microcode_Sequencer,12.87,% Slots,,idq.ms_uops,0.00,5.4,
32.106814073,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.71,% Clocks,,,0.00,5.4,
32.106814073,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
32.106814073,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.00,% Clocks,,idq.ms_switches,0.00,5.4,
32.106814073,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
32.106814073,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.44,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.106814073,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C4,Frontend_Bound,31.77,% Slots,,,0.00,5.12,
32.106814073,S0-C4,Backend_Bound,43.66,% Slots,,,0.00,5.12,
32.106814073,S0-C4,Retiring,40.97,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
32.106814073,S0-C4,Frontend_Bound.Frontend_Latency,17.51,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S0-C4,Frontend_Bound.Frontend_Bandwidth,16.90,% Slots,,,0.00,5.12,
32.106814073,S0-C4,Backend_Bound.Memory_Bound,29.93,% Slots,,,0.00,5.12,
32.106814073,S0-C4,Backend_Bound.Core_Bound,13.73,% Slots,,,0.00,5.12,
32.106814073,S0-C4,Retiring.Microcode_Sequencer,1.93,% Slots,,idq.ms_uops,0.00,5.4,
32.106814073,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.41,
32.106814073,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
32.106814073,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.45,% Clocks,,idq.ms_switches,0.00,5.41,
32.106814073,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.94,% Core_Clocks,,,0.00,5.33,
32.106814073,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
32.106814073,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.106814073,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C5,Frontend_Bound,34.99,% Slots,,,0.00,5.12,<==
32.106814073,S0-C5,Bad_Speculation,10.22,% Slots,,,0.00,5.12,
32.106814073,S0-C5,Backend_Bound,14.36,% Slots,,,0.00,5.12,
32.106814073,S0-C5,Frontend_Bound.Frontend_Latency,18.68,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.93,% Slots,,,0.00,5.12,
32.106814073,S0-C5,Bad_Speculation.Branch_Mispredicts,9.90,% Slots,,br_misp_retired.all_branches,0.00,5.12,
32.106814073,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.65,% Clocks,,,0.00,5.41,
32.106814073,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
32.106814073,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.41,% Core_Clocks,,,0.00,5.33,
32.106814073,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C6,Frontend_Bound,32.40,% Slots,,,0.00,5.12,
32.106814073,S0-C6,Backend_Bound,44.01,% Slots,,,0.00,5.12,
32.106814073,S0-C6,Retiring,28.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
32.106814073,S0-C6,Frontend_Bound.Frontend_Latency,26.24,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S0-C6,Backend_Bound.Memory_Bound,14.71,% Slots,,,0.00,5.12,
32.106814073,S0-C6,Backend_Bound.Core_Bound,29.30,% Slots,,,0.00,5.12,<==
32.106814073,S0-C6,Retiring.Microcode_Sequencer,7.22,% Slots,,idq.ms_uops,0.00,5.4,
32.106814073,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
32.106814073,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.14,% Clocks,,idq.ms_switches,0.00,5.41,
32.106814073,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
32.106814073,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.106814073,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C7,Frontend_Bound,33.27,% Slots,,,0.00,5.12,
32.106814073,S0-C7,Backend_Bound,44.14,% Slots,,,0.00,5.12,
32.106814073,S0-C7,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
32.106814073,S0-C7,Frontend_Bound.Frontend_Latency,52.39,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S0-C7,Backend_Bound.Memory_Bound,35.65,% Slots,,,0.00,5.12,
32.106814073,S0-C7,Retiring.Microcode_Sequencer,13.65,% Slots,,idq.ms_uops,0.00,5.4,
32.106814073,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.41,
32.106814073,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
32.106814073,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.99,% Clocks,,idq.ms_switches,0.00,5.41,
32.106814073,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
32.106814073,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.72,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.106814073,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C0,Frontend_Bound,34.36,% Slots,,,0.00,5.12,
32.106814073,S1-C0,Backend_Bound,42.86,% Slots,,,0.00,5.12,
32.106814073,S1-C0,Retiring,17.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
32.106814073,S1-C0,Frontend_Bound.Frontend_Latency,31.04,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S1-C0,Backend_Bound.Memory_Bound,28.98,% Slots,,,0.00,5.12,
32.106814073,S1-C0,Backend_Bound.Core_Bound,13.88,% Slots,,,0.00,5.12,
32.106814073,S1-C0,Retiring.Microcode_Sequencer,13.83,% Slots,,idq.ms_uops,0.00,5.4,
32.106814073,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.51,% Clocks,,,0.00,5.41,
32.106814073,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
32.106814073,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.43,% Clocks,,idq.ms_switches,0.00,5.41,
32.106814073,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
32.106814073,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.58,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.106814073,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.28,% Clocks,,,0.00,5.1,
32.106814073,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C1,Frontend_Bound,33.08,% Slots,,,0.00,5.12,
32.106814073,S1-C1,Backend_Bound,42.73,% Slots,,,0.00,5.12,
32.106814073,S1-C1,Retiring,16.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
32.106814073,S1-C1,Frontend_Bound.Frontend_Latency,45.38,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S1-C1,Backend_Bound.Memory_Bound,28.26,% Slots,,,0.00,5.12,<==
32.106814073,S1-C1,Backend_Bound.Core_Bound,14.47,% Slots,,,0.00,5.12,
32.106814073,S1-C1,Retiring.Microcode_Sequencer,12.75,% Slots,,idq.ms_uops,0.00,5.4,
32.106814073,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.44,% Clocks,,,0.00,5.41,
32.106814073,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
32.106814073,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.98,% Clocks,,idq.ms_switches,0.00,5.41,
32.106814073,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
32.106814073,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.106814073,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.57,% Clocks,,,0.00,5.11,
32.106814073,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C2,Frontend_Bound,34.17,% Slots,,,0.00,5.12,
32.106814073,S1-C2,Backend_Bound,42.91,% Slots,,,0.00,5.12,
32.106814073,S1-C2,Retiring,17.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
32.106814073,S1-C2,Frontend_Bound.Frontend_Latency,26.94,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S1-C2,Backend_Bound.Memory_Bound,29.14,% Slots,,,0.00,5.12,
32.106814073,S1-C2,Backend_Bound.Core_Bound,13.77,% Slots,,,0.00,5.12,
32.106814073,S1-C2,Retiring.Microcode_Sequencer,13.35,% Slots,,idq.ms_uops,0.00,5.4,
32.106814073,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.41,
32.106814073,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
32.106814073,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.72,% Clocks,,idq.ms_switches,0.00,5.41,
32.106814073,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
32.106814073,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.106814073,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,25.63,% Clocks,,,0.00,5.1,
32.106814073,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C3,Frontend_Bound,32.31,% Slots,,,0.00,5.12,
32.106814073,S1-C3,Backend_Bound,45.49,% Slots,,,0.00,5.12,
32.106814073,S1-C3,Retiring,17.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
32.106814073,S1-C3,Frontend_Bound.Frontend_Latency,26.52,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S1-C3,Backend_Bound.Memory_Bound,30.70,% Slots,,,0.00,5.12,
32.106814073,S1-C3,Backend_Bound.Core_Bound,14.79,% Slots,,,0.00,5.12,
32.106814073,S1-C3,Retiring.Microcode_Sequencer,13.56,% Slots,,idq.ms_uops,0.00,5.4,
32.106814073,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.41,
32.106814073,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
32.106814073,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.64,% Clocks,,idq.ms_switches,0.00,5.41,
32.106814073,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
32.106814073,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.01,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.106814073,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C4,Frontend_Bound,35.10,% Slots,,,0.00,5.12,
32.106814073,S1-C4,Backend_Bound,41.90,% Slots,,,0.00,5.12,
32.106814073,S1-C4,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
32.106814073,S1-C4,Frontend_Bound.Frontend_Latency,33.68,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S1-C4,Backend_Bound.Memory_Bound,26.24,% Slots,,,0.00,5.12,<==
32.106814073,S1-C4,Backend_Bound.Core_Bound,15.67,% Slots,,,0.00,5.12,
32.106814073,S1-C4,Retiring.Microcode_Sequencer,12.78,% Slots,,idq.ms_uops,0.00,5.39,
32.106814073,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.04,% Clocks,,,0.00,5.41,
32.106814073,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
32.106814073,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.32,% Clocks,,idq.ms_switches,0.00,5.41,
32.106814073,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,
32.106814073,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.106814073,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C5,Frontend_Bound,32.99,% Slots,,,0.00,5.12,
32.106814073,S1-C5,Backend_Bound,44.48,% Slots,,,0.00,5.12,
32.106814073,S1-C5,Retiring,18.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
32.106814073,S1-C5,Frontend_Bound.Frontend_Latency,42.64,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S1-C5,Backend_Bound.Memory_Bound,33.73,% Slots,,,0.00,5.12,
32.106814073,S1-C5,Backend_Bound.Core_Bound,10.75,% Slots,,,0.00,5.12,
32.106814073,S1-C5,Retiring.Microcode_Sequencer,14.80,% Slots,,idq.ms_uops,0.00,5.4,
32.106814073,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.68,% Clocks,,,0.00,5.41,
32.106814073,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
32.106814073,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.18,% Clocks,,idq.ms_switches,0.00,5.41,
32.106814073,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.24,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
32.106814073,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.4,
32.106814073,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C6,Frontend_Bound,32.67,% Slots,,,0.00,5.12,
32.106814073,S1-C6,Backend_Bound,43.88,% Slots,,,0.00,5.12,
32.106814073,S1-C6,Retiring,18.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
32.106814073,S1-C6,Frontend_Bound.Frontend_Latency,33.68,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S1-C6,Backend_Bound.Memory_Bound,30.88,% Slots,,,0.00,5.12,
32.106814073,S1-C6,Backend_Bound.Core_Bound,13.00,% Slots,,,0.00,5.12,
32.106814073,S1-C6,Retiring.Microcode_Sequencer,15.00,% Slots,,idq.ms_uops,0.00,5.4,
32.106814073,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.57,% Clocks,,,0.00,5.41,
32.106814073,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
32.106814073,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.90,% Clocks,,idq.ms_switches,0.00,5.41,
32.106814073,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.79,<==
32.106814073,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.106814073,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C7,Frontend_Bound,33.09,% Slots,,,0.00,5.12,
32.106814073,S1-C7,Backend_Bound,44.10,% Slots,,,0.00,5.12,
32.106814073,S1-C7,Retiring,18.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.4,
32.106814073,S1-C7,Frontend_Bound.Frontend_Latency,30.57,% Slots,,rs_events.empty_end,0.00,5.12,
32.106814073,S1-C7,Backend_Bound.Memory_Bound,32.01,% Slots,,,0.00,5.12,
32.106814073,S1-C7,Backend_Bound.Core_Bound,12.09,% Slots,,,0.00,5.12,
32.106814073,S1-C7,Retiring.Microcode_Sequencer,14.72,% Slots,,idq.ms_uops,0.00,5.4,
32.106814073,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.28,% Clocks,,,0.00,5.41,
32.106814073,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.4,
32.106814073,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.16,% Clocks,,idq.ms_switches,0.00,5.41,
32.106814073,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.4,<==
32.106814073,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.39,
32.106814073,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
32.106814073,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
33.463690693,S0-C0,Frontend_Bound,26.50,% Slots,,,0.00,5.29,
33.463690693,S0-C0,Backend_Bound,50.37,% Slots,,,0.00,5.29,<==
33.463690693,S0-C0,Retiring,21.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.463690693,S0-C0,Frontend_Bound.Frontend_Bandwidth,10.79,% Slots,,,0.00,5.29,
33.463690693,S0-C0,Backend_Bound.Memory_Bound,22.89,% Slots,,,0.00,5.29,
33.463690693,S0-C0,Backend_Bound.Core_Bound,27.49,% Slots,,,0.00,5.29,
33.463690693,S0-C0,Retiring.Microcode_Sequencer,8.24,% Slots,,idq.ms_uops,0.00,5.29,
33.463690693,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.65,% Clocks,,idq.ms_switches,0.00,5.29,
33.463690693,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.98,% Core_Clocks,,,0.00,5.0,
33.463690693,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
33.463690693,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S0-C0-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C1,Frontend_Bound,34.44,% Slots,,,0.00,5.29,
33.463690693,S0-C1,Backend_Bound,42.20,% Slots,,,0.00,5.29,
33.463690693,S0-C1,Retiring,16.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.463690693,S0-C1,Frontend_Bound.Frontend_Latency,37.30,% Slots,,rs_events.empty_end,0.00,5.29,
33.463690693,S0-C1,Backend_Bound.Memory_Bound,32.46,% Slots,,,0.00,5.29,
33.463690693,S0-C1,Retiring.Microcode_Sequencer,12.87,% Slots,,idq.ms_uops,0.00,5.29,
33.463690693,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,16.84,% Clocks,,,0.00,5.28,
33.463690693,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
33.463690693,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.88,% Clocks,,idq.ms_switches,0.00,5.28,
33.463690693,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
33.463690693,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S0-C1-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C2,Frontend_Bound,34.89,% Slots,,,0.00,5.29,
33.463690693,S0-C2,Backend_Bound,42.51,% Slots,,,0.00,5.29,
33.463690693,S0-C2,Retiring,17.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.463690693,S0-C2,Frontend_Bound.Frontend_Latency,27.55,% Slots,,rs_events.empty_end,0.00,5.28,
33.463690693,S0-C2,Frontend_Bound.Frontend_Bandwidth,11.93,% Slots,,,0.00,5.29,
33.463690693,S0-C2,Backend_Bound.Memory_Bound,28.94,% Slots,,,0.00,5.28,
33.463690693,S0-C2,Backend_Bound.Core_Bound,13.56,% Slots,,,0.00,5.28,
33.463690693,S0-C2,Retiring.Microcode_Sequencer,13.84,% Slots,,idq.ms_uops,0.00,5.29,
33.463690693,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.85,% Clocks,,,0.00,5.29,
33.463690693,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.463690693,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.01,% Clocks,,idq.ms_switches,0.00,5.29,
33.463690693,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.22,% Core_Clocks,,,0.00,5.0,
33.463690693,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
33.463690693,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.65,% Clocks,,,0.00,5.3,
33.463690693,S0-C2-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C3,Frontend_Bound,35.34,% Slots,,,0.00,5.3,
33.463690693,S0-C3,Backend_Bound,41.82,% Slots,,,0.00,5.3,
33.463690693,S0-C3,Retiring,16.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.463690693,S0-C3,Frontend_Bound.Frontend_Latency,29.07,% Slots,,rs_events.empty_end,0.00,5.28,
33.463690693,S0-C3,Backend_Bound.Memory_Bound,24.74,% Slots,,,0.00,5.28,
33.463690693,S0-C3,Backend_Bound.Core_Bound,17.08,% Slots,,,0.00,5.28,
33.463690693,S0-C3,Retiring.Microcode_Sequencer,12.37,% Slots,,idq.ms_uops,0.00,5.29,
33.463690693,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.15,% Clocks,,,0.00,5.29,
33.463690693,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.463690693,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.12,% Clocks,,idq.ms_switches,0.00,5.29,
33.463690693,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
33.463690693,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S0-C3-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C4,Frontend_Bound,31.94,% Slots,,,0.00,5.29,
33.463690693,S0-C4,Backend_Bound,45.07,% Slots,,,0.00,5.29,
33.463690693,S0-C4,Retiring,17.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.463690693,S0-C4,Frontend_Bound.Frontend_Latency,29.21,% Slots,,rs_events.empty_end,0.00,5.29,
33.463690693,S0-C4,Backend_Bound.Memory_Bound,30.87,% Slots,,,0.00,5.29,
33.463690693,S0-C4,Backend_Bound.Core_Bound,14.20,% Slots,,,0.00,5.29,
33.463690693,S0-C4,Retiring.Microcode_Sequencer,13.93,% Slots,,idq.ms_uops,0.00,5.29,
33.463690693,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.99,% Clocks,,,0.00,5.29,
33.463690693,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.463690693,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.31,% Clocks,,idq.ms_switches,0.00,5.29,
33.463690693,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
33.463690693,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.73,% Clocks,,,0.00,5.3,
33.463690693,S0-C4-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C5,Frontend_Bound,35.11,% Slots,,,0.00,5.29,
33.463690693,S0-C5,Bad_Speculation,10.60,% Slots,,,0.00,5.29,
33.463690693,S0-C5,Backend_Bound,14.28,% Slots,,,0.00,5.29,
33.463690693,S0-C5,Frontend_Bound.Frontend_Latency,22.95,% Slots,,rs_events.empty_end,0.00,5.28,<==
33.463690693,S0-C5,Frontend_Bound.Frontend_Bandwidth,12.53,% Slots,,,0.00,5.29,
33.463690693,S0-C5,Bad_Speculation.Branch_Mispredicts,10.25,% Slots,,br_misp_retired.all_branches,0.00,4.99,
33.463690693,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.11,% Clocks,,,0.00,5.28,
33.463690693,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.463690693,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.85,% Core_Clocks,,,0.00,5.0,
33.463690693,S0-C5-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C6,Frontend_Bound,25.69,% Slots,,,0.00,5.3,
33.463690693,S0-C6,Backend_Bound,41.97,% Slots,,,0.00,5.3,
33.463690693,S0-C6,Retiring,28.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.463690693,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.63,% Slots,,,0.00,5.29,
33.463690693,S0-C6,Backend_Bound.Memory_Bound,10.51,% Slots,,,0.00,5.28,
33.463690693,S0-C6,Backend_Bound.Core_Bound,31.46,% Slots,,,0.00,5.28,<==
33.463690693,S0-C6,Retiring.Microcode_Sequencer,8.47,% Slots,,idq.ms_uops,0.00,5.29,
33.463690693,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.10,% Clocks,,idq.ms_switches,0.00,5.28,
33.463690693,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.20,% Core_Clocks,,,0.00,5.01,
33.463690693,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
33.463690693,S0-C6-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C7,Frontend_Bound,36.73,% Slots,,,0.00,5.3,
33.463690693,S0-C7,Backend_Bound,40.55,% Slots,,,0.00,5.3,
33.463690693,S0-C7,Retiring,17.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.463690693,S0-C7,Frontend_Bound.Frontend_Latency,24.78,% Slots,,rs_events.empty_end,0.00,5.28,
33.463690693,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.82,% Slots,,,0.00,5.3,
33.463690693,S0-C7,Backend_Bound.Memory_Bound,28.61,% Slots,,,0.00,5.28,
33.463690693,S0-C7,Backend_Bound.Core_Bound,11.94,% Slots,,,0.00,5.28,
33.463690693,S0-C7,Retiring.Microcode_Sequencer,14.18,% Slots,,idq.ms_uops,0.00,5.29,
33.463690693,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.75,% Clocks,,,0.00,5.28,
33.463690693,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
33.463690693,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.11,% Clocks,,idq.ms_switches,0.00,5.28,
33.463690693,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.13,% Core_Clocks,,,0.00,5.0,
33.463690693,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
33.463690693,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.33,% Clocks,,,0.00,5.3,
33.463690693,S0-C7-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C0,Frontend_Bound,35.96,% Slots,,,0.00,5.29,
33.463690693,S1-C0,Backend_Bound,40.89,% Slots,,,0.00,5.29,
33.463690693,S1-C0,Retiring,17.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.463690693,S1-C0,Frontend_Bound.Frontend_Latency,87.94,% Slots,,rs_events.empty_end,0.00,5.28,
33.463690693,S1-C0,Backend_Bound.Memory_Bound,54.75,% Slots,,,0.00,5.28,
33.463690693,S1-C0,Retiring.Microcode_Sequencer,13.25,% Slots,,idq.ms_uops,0.00,5.29,
33.463690693,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.50,% Clocks,,,0.00,5.29,
33.463690693,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.463690693,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.69,% Clocks,,idq.ms_switches,0.00,5.29,
33.463690693,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
33.463690693,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S1-C0-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C1,Frontend_Bound,37.82,% Slots,,,0.00,5.3,
33.463690693,S1-C1,Backend_Bound,39.51,% Slots,,,0.00,5.3,
33.463690693,S1-C1,Retiring,17.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.463690693,S1-C1,Frontend_Bound.Frontend_Latency,33.46,% Slots,,rs_events.empty_end,0.00,5.28,
33.463690693,S1-C1,Frontend_Bound.Frontend_Bandwidth,24.36,% Slots,,,0.00,5.29,
33.463690693,S1-C1,Backend_Bound.Memory_Bound,27.99,% Slots,,,0.00,5.28,
33.463690693,S1-C1,Backend_Bound.Core_Bound,11.52,% Slots,,,0.00,5.28,
33.463690693,S1-C1,Retiring.Microcode_Sequencer,13.39,% Slots,,idq.ms_uops,0.00,5.29,
33.463690693,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.15,% Clocks,,,0.00,5.29,
33.463690693,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.463690693,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.68,% Clocks,,idq.ms_switches,0.00,5.29,
33.463690693,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.65,% Core_Clocks,,,0.00,5.01,
33.463690693,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
33.463690693,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S1-C1-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C2,Frontend_Bound,34.03,% Slots,,,0.00,5.29,
33.463690693,S1-C2,Backend_Bound,43.00,% Slots,,,0.00,5.29,
33.463690693,S1-C2,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.463690693,S1-C2,Frontend_Bound.Frontend_Latency,42.76,% Slots,,rs_events.empty_end,0.00,5.28,
33.463690693,S1-C2,Backend_Bound.Memory_Bound,35.05,% Slots,,,0.00,5.28,
33.463690693,S1-C2,Retiring.Microcode_Sequencer,13.57,% Slots,,idq.ms_uops,0.00,5.29,
33.463690693,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.29,
33.463690693,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.463690693,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.24,% Clocks,,idq.ms_switches,0.00,5.29,
33.463690693,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,15.67,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
33.463690693,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.98,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S1-C2-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C3,Frontend_Bound,36.17,% Slots,,,0.00,5.29,
33.463690693,S1-C3,Backend_Bound,41.31,% Slots,,,0.00,5.29,
33.463690693,S1-C3,Retiring,17.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.463690693,S1-C3,Frontend_Bound.Frontend_Latency,40.69,% Slots,,rs_events.empty_end,0.00,5.29,
33.463690693,S1-C3,Frontend_Bound.Frontend_Bandwidth,11.77,% Slots,,,0.00,5.29,
33.463690693,S1-C3,Backend_Bound.Memory_Bound,34.09,% Slots,,,0.00,4.99,
33.463690693,S1-C3,Retiring.Microcode_Sequencer,13.84,% Slots,,idq.ms_uops,0.00,5.29,
33.463690693,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.28,
33.463690693,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.463690693,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.62,% Clocks,,idq.ms_switches,0.00,5.28,
33.463690693,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.52,% Core_Clocks,,,0.00,5.01,
33.463690693,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
33.463690693,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.40,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S1-C3-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C4,Frontend_Bound,36.39,% Slots,,,0.00,5.29,
33.463690693,S1-C4,Backend_Bound,41.30,% Slots,,,0.00,5.29,
33.463690693,S1-C4,Retiring,16.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.463690693,S1-C4,Frontend_Bound.Frontend_Latency,53.95,% Slots,,rs_events.empty_end,0.00,5.29,
33.463690693,S1-C4,Frontend_Bound.Frontend_Bandwidth,12.74,% Slots,,,0.00,5.29,
33.463690693,S1-C4,Backend_Bound.Memory_Bound,38.15,% Slots,,,0.00,4.99,
33.463690693,S1-C4,Retiring.Microcode_Sequencer,12.61,% Slots,,idq.ms_uops,0.00,5.29,
33.463690693,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.21,% Clocks,,,0.00,5.29,
33.463690693,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.463690693,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.80,% Clocks,,idq.ms_switches,0.00,5.29,
33.463690693,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.56,% Core_Clocks,,,0.00,5.01,
33.463690693,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
33.463690693,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S1-C4-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C5,Frontend_Bound,37.18,% Slots,,,0.00,5.29,
33.463690693,S1-C5,Backend_Bound,38.50,% Slots,,,0.00,5.29,
33.463690693,S1-C5,Retiring,17.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
33.463690693,S1-C5,Frontend_Bound.Frontend_Latency,28.62,% Slots,,rs_events.empty_end,0.00,5.29,
33.463690693,S1-C5,Frontend_Bound.Frontend_Bandwidth,20.73,% Slots,,,0.00,5.29,
33.463690693,S1-C5,Backend_Bound.Memory_Bound,27.36,% Slots,,,0.00,4.99,
33.463690693,S1-C5,Backend_Bound.Core_Bound,11.14,% Slots,,,0.00,4.99,
33.463690693,S1-C5,Retiring.Microcode_Sequencer,13.46,% Slots,,idq.ms_uops,0.00,5.28,
33.463690693,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.58,% Clocks,,,0.00,5.28,
33.463690693,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.463690693,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.89,% Clocks,,idq.ms_switches,0.00,5.28,
33.463690693,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.81,% Core_Clocks,,,0.00,5.0,
33.463690693,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.88,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
33.463690693,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.25,% Clocks,,,0.00,5.3,
33.463690693,S1-C5-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C6,Frontend_Bound,33.92,% Slots,,,0.00,5.29,
33.463690693,S1-C6,Backend_Bound,30.78,% Slots,,,0.00,5.29,
33.463690693,S1-C6,Retiring,17.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
33.463690693,S1-C6,Frontend_Bound.Frontend_Latency,17.90,% Slots,,rs_events.empty_end,0.00,5.29,
33.463690693,S1-C6,Frontend_Bound.Frontend_Bandwidth,41.99,% Slots,,,0.00,5.29,
33.463690693,S1-C6,Backend_Bound.Memory_Bound,21.68,% Slots,,,0.00,4.99,
33.463690693,S1-C6,Retiring.Microcode_Sequencer,13.76,% Slots,,idq.ms_uops,0.00,5.29,
33.463690693,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.27,% Clocks,,,0.00,5.29,
33.463690693,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.463690693,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.59,% Clocks,,idq.ms_switches,0.00,5.29,
33.463690693,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.48,% Core_Clocks,,,0.00,5.01,<==
33.463690693,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
33.463690693,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S1-C6-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C7,Frontend_Bound,32.95,% Slots,,,0.00,5.29,
33.463690693,S1-C7,Backend_Bound,44.00,% Slots,,,0.00,5.29,
33.463690693,S1-C7,Frontend_Bound.Frontend_Latency,35.51,% Slots,,rs_events.empty_end,0.00,5.29,
33.463690693,S1-C7,Backend_Bound.Memory_Bound,17.23,% Slots,,,0.00,4.99,
33.463690693,S1-C7,Backend_Bound.Core_Bound,26.77,% Slots,,,0.00,4.99,<==
33.463690693,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.79,% Clocks,,,0.00,5.29,
33.463690693,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
33.463690693,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
33.463690693,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
33.463690693,S1-C7-T0,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C0-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C1-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C2-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C3-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C4-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C5-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C6-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S0-C7-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C0-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C1-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C2-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C3-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C4-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C5-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C6-T1,MUX,4.99,%,,,0.00,100.0,
33.463690693,S1-C7-T1,MUX,4.99,%,,,0.00,100.0,
34.831006671,S0-C0,Frontend_Bound,35.07,% Slots,,,0.00,5.28,
34.831006671,S0-C0,Backend_Bound,40.92,% Slots,,,0.00,5.28,
34.831006671,S0-C0,Retiring,21.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
34.831006671,S0-C0,Frontend_Bound.Frontend_Latency,59.13,% Slots,,rs_events.empty_end,0.00,5.28,
34.831006671,S0-C0,Backend_Bound.Memory_Bound,27.01,% Slots,,,0.00,5.28,
34.831006671,S0-C0,Backend_Bound.Core_Bound,13.90,% Slots,,,0.00,5.28,
34.831006671,S0-C0,Retiring.Microcode_Sequencer,8.21,% Slots,,idq.ms_uops,0.00,5.28,
34.831006671,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.18,% Clocks,,,0.00,5.28,
34.831006671,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.98,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,16.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
34.831006671,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
34.831006671,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,102.73,% Clocks,,,0.00,5.26,
34.831006671,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
34.831006671,S0-C1,Frontend_Bound,28.25,% Slots,,,0.00,5.28,
34.831006671,S0-C1,Bad_Speculation,14.19,% Slots,,,0.00,5.28,
34.831006671,S0-C1,Backend_Bound,28.84,% Slots,,,0.00,5.28,
34.831006671,S0-C1,Retiring,18.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
34.831006671,S0-C1,Frontend_Bound.Frontend_Latency,22.51,% Slots,,rs_events.empty_end,0.00,5.28,
34.831006671,S0-C1,Bad_Speculation.Branch_Mispredicts,13.04,% Slots,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S0-C1,Backend_Bound.Core_Bound,70.52,% Slots,,,0.00,5.28,<==
34.831006671,S0-C1,Retiring.Microcode_Sequencer,14.10,% Slots,,idq.ms_uops,0.00,5.29,
34.831006671,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.28,
34.831006671,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.98,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
34.831006671,S0-C2,Frontend_Bound,26.94,% Slots,,,0.00,5.28,
34.831006671,S0-C2,Bad_Speculation,17.37,% Slots,,,0.00,5.28,
34.831006671,S0-C2,Backend_Bound,18.89,% Slots,,,0.00,5.28,
34.831006671,S0-C2,Retiring,18.46,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
34.831006671,S0-C2,Frontend_Bound.Frontend_Bandwidth,66.45,% Slots,,,0.00,5.28,
34.831006671,S0-C2,Bad_Speculation.Branch_Mispredicts,17.15,% Slots,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S0-C2,Backend_Bound.Core_Bound,11.36,% Slots,,,0.00,5.28,
34.831006671,S0-C2,Retiring.Microcode_Sequencer,14.45,% Slots,,idq.ms_uops,0.00,5.28,
34.831006671,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.53,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.62,% Core_Clocks,,,0.00,5.27,<==
34.831006671,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.37,% Clocks,,,0.00,5.26,
34.831006671,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
34.831006671,S0-C3,Frontend_Bound,37.59,% Slots,,,0.00,5.28,
34.831006671,S0-C3,Backend_Bound,39.03,% Slots,,,0.00,5.28,<==
34.831006671,S0-C3,Frontend_Bound.Frontend_Latency,23.37,% Slots,,rs_events.empty_end,0.00,5.28,
34.831006671,S0-C3,Backend_Bound.Memory_Bound,19.69,% Slots,,,0.00,5.28,
34.831006671,S0-C3,Backend_Bound.Core_Bound,19.34,% Slots,,,0.00,5.28,
34.831006671,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
34.831006671,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.11,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.08,
34.831006671,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
34.831006671,S0-C4,Frontend_Bound,34.50,% Slots,,,0.00,5.28,
34.831006671,S0-C4,Backend_Bound,39.95,% Slots,,,0.00,5.28,
34.831006671,S0-C4,Retiring,17.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
34.831006671,S0-C4,Frontend_Bound.Frontend_Latency,29.68,% Slots,,rs_events.empty_end,0.00,5.28,
34.831006671,S0-C4,Backend_Bound.Memory_Bound,23.15,% Slots,,,0.00,5.28,
34.831006671,S0-C4,Backend_Bound.Core_Bound,16.81,% Slots,,,0.00,5.28,
34.831006671,S0-C4,Retiring.Microcode_Sequencer,14.01,% Slots,,idq.ms_uops,0.00,5.28,
34.831006671,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.28,
34.831006671,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.39,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
34.831006671,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
34.831006671,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
34.831006671,S0-C5,Frontend_Bound,35.51,% Slots,,,0.00,5.28,<==
34.831006671,S0-C5,Bad_Speculation,10.14,% Slots,,,0.00,5.28,
34.831006671,S0-C5,Backend_Bound,15.24,% Slots,,,0.00,5.28,
34.831006671,S0-C5,Frontend_Bound.Frontend_Latency,19.54,% Slots,,rs_events.empty_end,0.00,5.28,
34.831006671,S0-C5,Frontend_Bound.Frontend_Bandwidth,17.04,% Slots,,,0.00,5.28,
34.831006671,S0-C5,Bad_Speculation.Branch_Mispredicts,9.84,% Slots,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S0-C5,Backend_Bound.Memory_Bound,14.28,% Slots,,,0.00,5.28,
34.831006671,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.28,
34.831006671,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.40,% Core_Clocks,,,0.00,5.27,
34.831006671,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
34.831006671,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
34.831006671,S0-C6,Frontend_Bound,35.56,% Slots,,,0.00,5.28,
34.831006671,S0-C6,Backend_Bound,39.84,% Slots,,,0.00,5.28,<==
34.831006671,S0-C6,Retiring,30.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
34.831006671,S0-C6,Frontend_Bound.Frontend_Latency,29.13,% Slots,,rs_events.empty_end,0.00,5.28,
34.831006671,S0-C6,Backend_Bound.Memory_Bound,19.08,% Slots,,,0.00,5.28,
34.831006671,S0-C6,Backend_Bound.Core_Bound,20.75,% Slots,,,0.00,5.28,
34.831006671,S0-C6,Retiring.Microcode_Sequencer,8.60,% Slots,,idq.ms_uops,0.00,5.28,
34.831006671,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.01,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
34.831006671,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
34.831006671,S0-C7,Frontend_Bound,37.36,% Slots,,,0.00,5.27,
34.831006671,S0-C7,Backend_Bound,39.37,% Slots,,,0.00,5.27,
34.831006671,S0-C7,Retiring,19.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
34.831006671,S0-C7,Frontend_Bound.Frontend_Latency,29.78,% Slots,,rs_events.empty_end,0.00,5.27,
34.831006671,S0-C7,Backend_Bound.Memory_Bound,11.11,% Slots,,,0.00,5.27,
34.831006671,S0-C7,Backend_Bound.Core_Bound,28.26,% Slots,,,0.00,5.27,<==
34.831006671,S0-C7,Retiring.Microcode_Sequencer,10.66,% Slots,,idq.ms_uops,0.00,5.28,
34.831006671,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.51,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
34.831006671,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
34.831006671,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
34.831006671,S1-C0,Frontend_Bound,35.72,% Slots,,,0.00,5.28,
34.831006671,S1-C0,Backend_Bound,40.16,% Slots,,,0.00,5.28,
34.831006671,S1-C0,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
34.831006671,S1-C0,Frontend_Bound.Frontend_Latency,51.52,% Slots,,rs_events.empty_end,0.00,5.28,
34.831006671,S1-C0,Backend_Bound.Memory_Bound,37.68,% Slots,,,0.00,5.28,
34.831006671,S1-C0,Retiring.Microcode_Sequencer,13.14,% Slots,,idq.ms_uops,0.00,5.28,
34.831006671,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.03,% Clocks,,,0.00,5.28,
34.831006671,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
34.831006671,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
34.831006671,S1-C0-T0,MUX,5.09,%,,,0.00,100.0,
34.831006671,S1-C1,Backend_Bound,74.47,% Slots,,,0.00,5.28,<==
34.831006671,S1-C1,Retiring,18.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
34.831006671,S1-C1,Backend_Bound.Memory_Bound,36.14,% Slots,,,0.00,5.28,
34.831006671,S1-C1,Backend_Bound.Core_Bound,38.34,% Slots,,,0.00,5.28,
34.831006671,S1-C1,Retiring.Microcode_Sequencer,10.01,% Slots,,idq.ms_uops,0.00,5.28,
34.831006671,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,33.39,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,18.09,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
34.831006671,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,71.54,% Clocks,,,0.00,5.26,
34.831006671,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
34.831006671,S1-C2,Frontend_Bound,33.32,% Slots,,,0.00,5.28,
34.831006671,S1-C2,Backend_Bound,40.06,% Slots,,,0.00,5.28,
34.831006671,S1-C2,Retiring,17.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
34.831006671,S1-C2,Frontend_Bound.Frontend_Latency,34.23,% Slots,,rs_events.empty_end,0.00,5.28,
34.831006671,S1-C2,Backend_Bound.Memory_Bound,32.73,% Slots,,,0.00,5.28,
34.831006671,S1-C2,Retiring.Microcode_Sequencer,13.13,% Slots,,idq.ms_uops,0.00,5.28,
34.831006671,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.87,% Clocks,,,0.00,5.28,
34.831006671,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.90,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.83,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
34.831006671,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.25,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
34.831006671,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
34.831006671,S1-C3,Frontend_Bound,35.91,% Slots,,,0.00,5.28,
34.831006671,S1-C3,Backend_Bound,41.21,% Slots,,,0.00,5.28,
34.831006671,S1-C3,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
34.831006671,S1-C3,Frontend_Bound.Frontend_Latency,32.08,% Slots,,rs_events.empty_end,0.00,5.28,
34.831006671,S1-C3,Backend_Bound.Memory_Bound,24.03,% Slots,,,0.00,5.28,
34.831006671,S1-C3,Backend_Bound.Core_Bound,17.17,% Slots,,,0.00,5.28,
34.831006671,S1-C3,Retiring.Microcode_Sequencer,13.84,% Slots,,idq.ms_uops,0.00,5.28,
34.831006671,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.28,
34.831006671,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.76,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
34.831006671,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.09,
34.831006671,S1-C3-T0,MUX,5.09,%,,,0.00,100.0,
34.831006671,S1-C4,Frontend_Bound,35.09,% Slots,,,0.00,5.28,
34.831006671,S1-C4,Backend_Bound,41.97,% Slots,,,0.00,5.28,<==
34.831006671,S1-C4,Retiring,25.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
34.831006671,S1-C4,Frontend_Bound.Frontend_Latency,65.43,% Slots,,rs_events.empty_end,0.00,5.28,
34.831006671,S1-C4,Backend_Bound.Memory_Bound,22.89,% Slots,,,0.00,5.28,
34.831006671,S1-C4,Backend_Bound.Core_Bound,19.08,% Slots,,,0.00,5.28,
34.831006671,S1-C4,Retiring.Microcode_Sequencer,6.64,% Slots,,idq.ms_uops,0.00,5.29,
34.831006671,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.34,% Clocks,,,0.00,5.28,
34.831006671,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.04,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
34.831006671,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.1,
34.831006671,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
34.831006671,S1-C5,Frontend_Bound,37.14,% Slots,,,0.00,5.28,
34.831006671,S1-C5,Backend_Bound,39.71,% Slots,,,0.00,5.28,
34.831006671,S1-C5,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
34.831006671,S1-C5,Frontend_Bound.Frontend_Latency,29.29,% Slots,,rs_events.empty_end,0.00,5.28,
34.831006671,S1-C5,Backend_Bound.Memory_Bound,28.86,% Slots,,,0.00,5.28,
34.831006671,S1-C5,Backend_Bound.Core_Bound,10.85,% Slots,,,0.00,5.28,
34.831006671,S1-C5,Retiring.Microcode_Sequencer,13.36,% Slots,,idq.ms_uops,0.00,5.28,
34.831006671,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.09,% Clocks,,,0.00,5.28,
34.831006671,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.20,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
34.831006671,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.15,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
34.831006671,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.76,% Clocks,,,0.00,5.26,
34.831006671,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
34.831006671,S1-C6,Frontend_Bound,26.43,% Slots,,,0.00,5.28,
34.831006671,S1-C6,Backend_Bound,50.30,% Slots,,,0.00,5.28,
34.831006671,S1-C6,Retiring,17.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
34.831006671,S1-C6,Frontend_Bound.Frontend_Latency,17.26,% Slots,,rs_events.empty_end,0.00,5.28,
34.831006671,S1-C6,Backend_Bound.Memory_Bound,35.55,% Slots,,,0.00,5.28,
34.831006671,S1-C6,Backend_Bound.Core_Bound,14.75,% Slots,,,0.00,5.28,
34.831006671,S1-C6,Retiring.Microcode_Sequencer,13.95,% Slots,,idq.ms_uops,0.00,5.28,
34.831006671,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.68,% Clocks,,,0.00,5.28,
34.831006671,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.23,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,<==
34.831006671,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
34.831006671,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
34.831006671,S1-C7,Frontend_Bound,37.90,% Slots,,,0.00,5.28,
34.831006671,S1-C7,Backend_Bound,39.39,% Slots,,,0.00,5.28,
34.831006671,S1-C7,Retiring,17.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
34.831006671,S1-C7,Frontend_Bound.Frontend_Latency,32.38,% Slots,,rs_events.empty_end,0.00,5.28,
34.831006671,S1-C7,Backend_Bound.Memory_Bound,29.28,% Slots,,,0.00,5.28,
34.831006671,S1-C7,Backend_Bound.Core_Bound,10.12,% Slots,,,0.00,5.28,
34.831006671,S1-C7,Retiring.Microcode_Sequencer,13.90,% Slots,,idq.ms_uops,0.00,5.29,
34.831006671,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.41,% Clocks,,,0.00,5.28,
34.831006671,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.28,
34.831006671,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.65,% Clocks,,idq.ms_switches,0.00,5.28,
34.831006671,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,18.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.28,<==
34.831006671,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
34.831006671,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.20,% Clocks,,,0.00,5.26,
34.831006671,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
34.831006671,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
34.831006671,S0-C1-T1,MUX,5.12,%,,,0.00,100.0,
34.831006671,S0-C2-T1,MUX,5.12,%,,,0.00,100.0,
34.831006671,S0-C3-T1,MUX,5.12,%,,,0.00,100.0,
34.831006671,S0-C4-T1,MUX,5.12,%,,,0.00,100.0,
34.831006671,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
34.831006671,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
34.831006671,S0-C7-T1,MUX,5.13,%,,,0.00,100.0,
34.831006671,S1-C0-T1,MUX,5.13,%,,,0.00,100.0,
34.831006671,S1-C1-T1,MUX,5.14,%,,,0.00,100.0,
34.831006671,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
34.831006671,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
34.831006671,S1-C4-T1,MUX,5.14,%,,,0.00,100.0,
34.831006671,S1-C5-T1,MUX,5.15,%,,,0.00,100.0,
34.831006671,S1-C6-T1,MUX,5.15,%,,,0.00,100.0,
34.831006671,S1-C7-T1,MUX,5.15,%,,,0.00,100.0,
36.305382078,S0-C0,Frontend_Bound,40.71,% Slots,,,0.00,5.42,
36.305382078,S0-C0,Bad_Speculation,12.32,% Slots,,,0.00,5.42,
36.305382078,S0-C0,Backend_Bound,26.05,% Slots,,,0.00,5.42,
36.305382078,S0-C0,Retiring,19.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
36.305382078,S0-C0,Frontend_Bound.Frontend_Latency,34.92,% Slots,,rs_events.empty_end,0.00,5.4,<==
36.305382078,S0-C0,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.41,
36.305382078,S0-C0,Backend_Bound.Core_Bound,43.41,% Slots,,,0.00,5.14,
36.305382078,S0-C0,Retiring.Microcode_Sequencer,9.98,% Slots,,idq.ms_uops,0.00,5.15,
36.305382078,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.78,% Clocks,,,0.00,5.13,
36.305382078,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
36.305382078,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.14,% Clocks,,idq.ms_switches,0.00,5.13,
36.305382078,S0-C0-T0,MUX,5.13,%,,,0.00,100.0,
36.305382078,S0-C1,Frontend_Bound,39.71,% Slots,,,0.00,5.42,
36.305382078,S0-C1,Backend_Bound,35.76,% Slots,,,0.00,5.42,
36.305382078,S0-C1,Frontend_Bound.Frontend_Latency,31.24,% Slots,,rs_events.empty_end,0.00,5.4,
36.305382078,S0-C1,Frontend_Bound.Frontend_Bandwidth,20.32,% Slots,,,0.00,5.14,
36.305382078,S0-C1,Backend_Bound.Memory_Bound,11.87,% Slots,,,0.00,5.14,
36.305382078,S0-C1,Backend_Bound.Core_Bound,23.88,% Slots,,,0.00,5.14,
36.305382078,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.16,% Clocks,,,0.00,5.14,
36.305382078,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
36.305382078,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.20,% Core_Clocks,,,0.00,5.42,
36.305382078,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
36.305382078,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
36.305382078,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
36.305382078,S0-C2,Frontend_Bound,31.96,% Slots,,,0.00,5.42,
36.305382078,S0-C2,Backend_Bound,35.97,% Slots,,,0.00,5.42,
36.305382078,S0-C2,Retiring,26.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
36.305382078,S0-C2,Frontend_Bound.Frontend_Latency,31.55,% Slots,,rs_events.empty_end,0.00,5.4,
36.305382078,S0-C2,Frontend_Bound.Frontend_Bandwidth,72.71,% Slots,,,0.00,5.14,
36.305382078,S0-C2,Backend_Bound.Memory_Bound,41.87,% Slots,,,0.00,5.14,
36.305382078,S0-C2,Retiring.Microcode_Sequencer,1.66,% Slots,,idq.ms_uops,0.00,5.15,
36.305382078,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.56,% Clocks,,,0.00,5.14,
36.305382078,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
36.305382078,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.01,% Clocks,,idq.ms_switches,0.00,5.14,
36.305382078,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,39.68,% Core_Clocks,,,0.00,5.42,
36.305382078,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.91,% Core_Clocks,,,0.00,5.42,
36.305382078,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
36.305382078,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
36.305382078,S0-C3,Frontend_Bound,40.52,% Slots,,,0.00,5.42,
36.305382078,S0-C3,Bad_Speculation,13.05,% Slots,,,0.00,5.42,
36.305382078,S0-C3,Backend_Bound,28.33,% Slots,,,0.00,5.42,
36.305382078,S0-C3,Retiring,15.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
36.305382078,S0-C3,Frontend_Bound.Frontend_Latency,23.17,% Slots,,rs_events.empty_end,0.00,5.4,
36.305382078,S0-C3,Frontend_Bound.Frontend_Bandwidth,36.96,% Slots,,,0.00,5.14,
36.305382078,S0-C3,Bad_Speculation.Branch_Mispredicts,12.04,% Slots,,br_misp_retired.all_branches,0.00,5.41,
36.305382078,S0-C3,Backend_Bound.Memory_Bound,26.80,% Slots,,,0.00,5.14,
36.305382078,S0-C3,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.14,
36.305382078,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.63,% Clocks,,,0.00,5.14,
36.305382078,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
36.305382078,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.30,% Clocks,,idq.ms_switches,0.00,5.14,
36.305382078,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.91,% Core_Clocks,,,0.00,5.42,<==
36.305382078,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.54,% Core_Clocks,,,0.00,5.42,
36.305382078,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
36.305382078,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
36.305382078,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
36.305382078,S0-C4,Frontend_Bound,45.52,% Slots,,,0.00,5.42,
36.305382078,S0-C4,Backend_Bound,29.71,% Slots,,,0.00,5.42,
36.305382078,S0-C4,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
36.305382078,S0-C4,Frontend_Bound.Frontend_Latency,36.41,% Slots,,rs_events.empty_end,0.00,5.41,<==
36.305382078,S0-C4,Backend_Bound.Memory_Bound,21.54,% Slots,,,0.00,5.14,
36.305382078,S0-C4,Retiring.Microcode_Sequencer,12.93,% Slots,,idq.ms_uops,0.00,5.14,
36.305382078,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.64,% Clocks,,,0.00,5.14,
36.305382078,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
36.305382078,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.63,% Clocks,,idq.ms_switches,0.00,5.14,
36.305382078,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,17.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
36.305382078,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.91,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
36.305382078,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
36.305382078,S0-C5,Frontend_Bound,33.65,% Slots,,,0.00,5.42,<==
36.305382078,S0-C5,Backend_Bound,16.94,% Slots,,,0.00,5.42,
36.305382078,S0-C5,Frontend_Bound.Frontend_Latency,18.18,% Slots,,rs_events.empty_end,0.00,5.41,
36.305382078,S0-C5,Frontend_Bound.Frontend_Bandwidth,19.97,% Slots,,,0.00,5.15,
36.305382078,S0-C5,Backend_Bound.Memory_Bound,13.13,% Slots,,,0.00,5.15,
36.305382078,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.19,% Clocks,,,0.00,5.13,
36.305382078,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
36.305382078,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.15,% Core_Clocks,,,0.00,5.42,
36.305382078,S0-C5-T0,MUX,5.13,%,,,0.00,100.0,
36.305382078,S0-C6,Frontend_Bound,29.59,% Slots,,,0.00,5.42,
36.305382078,S0-C6,Bad_Speculation,16.82,% Slots,,,0.00,5.42,
36.305382078,S0-C6,Backend_Bound,26.32,% Slots,,,0.00,5.42,
36.305382078,S0-C6,Retiring,17.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
36.305382078,S0-C6,Frontend_Bound.Frontend_Bandwidth,36.59,% Slots,,,0.00,5.14,
36.305382078,S0-C6,Bad_Speculation.Branch_Mispredicts,16.42,% Slots,,br_misp_retired.all_branches,0.00,5.41,
36.305382078,S0-C6,Backend_Bound.Core_Bound,42.90,% Slots,,,0.00,5.14,
36.305382078,S0-C6,Retiring.Microcode_Sequencer,12.37,% Slots,,idq.ms_uops,0.00,5.14,
36.305382078,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.45,% Clocks,,idq.ms_switches,0.00,5.13,
36.305382078,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,51.33,% Core_Clocks,,,0.00,5.42,<==
36.305382078,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,84.71,% Clocks,,,0.00,5.15,
36.305382078,S0-C6-T0,MUX,5.13,%,,,0.00,100.0,
36.305382078,S0-C7,Frontend_Bound,32.70,% Slots,,,0.00,5.41,
36.305382078,S0-C7,Backend_Bound,43.38,% Slots,,,0.00,5.41,<==
36.305382078,S0-C7,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.41,
36.305382078,S0-C7,Frontend_Bound.Frontend_Bandwidth,41.97,% Slots,,,0.00,5.14,
36.305382078,S0-C7,Backend_Bound.Memory_Bound,22.02,% Slots,,,0.00,5.14,
36.305382078,S0-C7,Backend_Bound.Core_Bound,21.35,% Slots,,,0.00,5.14,
36.305382078,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.48,% Clocks,,,0.00,5.14,
36.305382078,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
36.305382078,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.26,% Core_Clocks,,,0.00,5.42,
36.305382078,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
36.305382078,S0-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.86,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.16,
36.305382078,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
36.305382078,S1-C0,Frontend_Bound,32.52,% Slots,,,0.00,5.42,
36.305382078,S1-C0,Bad_Speculation,18.84,% Slots,,,0.00,5.42,
36.305382078,S1-C0,Backend_Bound,20.59,% Slots,,,0.00,5.42,
36.305382078,S1-C0,Frontend_Bound.Frontend_Latency,21.16,% Slots,,rs_events.empty_end,0.00,5.4,
36.305382078,S1-C0,Bad_Speculation.Branch_Mispredicts,18.62,% Slots,,br_misp_retired.all_branches,0.00,5.41,
36.305382078,S1-C0,Backend_Bound.Memory_Bound,17.63,% Slots,,,0.00,5.14,
36.305382078,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.60,% Clocks,,,0.00,5.14,
36.305382078,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.68,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
36.305382078,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
36.305382078,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
36.305382078,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
36.305382078,S1-C1,Frontend_Bound,38.11,% Slots,,,0.00,5.42,
36.305382078,S1-C1,Backend_Bound,30.27,% Slots,,,0.00,5.42,
36.305382078,S1-C1,Retiring,20.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
36.305382078,S1-C1,Frontend_Bound.Frontend_Latency,15.34,% Slots,,rs_events.empty_end,0.00,5.41,
36.305382078,S1-C1,Frontend_Bound.Frontend_Bandwidth,25.59,% Slots,,,0.00,5.14,
36.305382078,S1-C1,Backend_Bound.Memory_Bound,11.42,% Slots,,,0.00,5.14,
36.305382078,S1-C1,Backend_Bound.Core_Bound,18.84,% Slots,,,0.00,5.14,
36.305382078,S1-C1,Retiring.Microcode_Sequencer,3.96,% Slots,,idq.ms_uops,0.00,5.15,
36.305382078,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.84,% Clocks,,,0.00,5.13,
36.305382078,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
36.305382078,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.19,% Clocks,,idq.ms_switches,0.00,5.13,
36.305382078,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.24,% Core_Clocks,,,0.00,5.42,<==
36.305382078,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.3,
36.305382078,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.16,
36.305382078,S1-C1-T0,MUX,5.13,%,,,0.00,100.0,
36.305382078,S1-C2,Frontend_Bound,34.25,% Slots,,,0.00,5.41,
36.305382078,S1-C2,Bad_Speculation,13.16,% Slots,,,0.00,5.41,
36.305382078,S1-C2,Backend_Bound,26.74,% Slots,,,0.00,5.41,
36.305382078,S1-C2,Frontend_Bound.Frontend_Latency,16.99,% Slots,,rs_events.empty_end,0.00,5.41,
36.305382078,S1-C2,Bad_Speculation.Branch_Mispredicts,12.95,% Slots,,br_misp_retired.all_branches,0.00,5.41,
36.305382078,S1-C2,Backend_Bound.Memory_Bound,11.43,% Slots,,,0.00,5.14,
36.305382078,S1-C2,Backend_Bound.Core_Bound,15.32,% Slots,,,0.00,5.14,
36.305382078,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.64,% Clocks,,,0.00,5.13,
36.305382078,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,<==
36.305382078,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
36.305382078,S1-C2-T0,MUX,5.13,%,,,0.00,100.0,
36.305382078,S1-C3,Frontend_Bound,29.40,% Slots,,,0.00,5.41,
36.305382078,S1-C3,Bad_Speculation,21.91,% Slots,,,0.00,5.41,
36.305382078,S1-C3,Backend_Bound,18.99,% Slots,,,0.00,5.41,
36.305382078,S1-C3,Retiring,19.71,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
36.305382078,S1-C3,Frontend_Bound.Frontend_Latency,15.01,% Slots,,rs_events.empty_end,0.00,5.41,
36.305382078,S1-C3,Frontend_Bound.Frontend_Bandwidth,53.99,% Slots,,,0.00,5.14,
36.305382078,S1-C3,Bad_Speculation.Branch_Mispredicts,20.28,% Slots,,br_misp_retired.all_branches,0.00,5.41,
36.305382078,S1-C3,Backend_Bound.Memory_Bound,45.19,% Slots,,,0.00,5.14,
36.305382078,S1-C3,Retiring.Microcode_Sequencer,5.05,% Slots,,idq.ms_uops,0.00,5.14,
36.305382078,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.07,% Clocks,,,0.00,5.13,
36.305382078,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
36.305382078,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.80,% Clocks,,idq.ms_switches,0.00,5.13,
36.305382078,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.52,% Core_Clocks,,,0.00,5.42,<==
36.305382078,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
36.305382078,S1-C3-T0,MUX,5.13,%,,,0.00,100.0,
36.305382078,S1-C4,Frontend_Bound,36.69,% Slots,,,0.00,5.42,
36.305382078,S1-C4,Bad_Speculation,11.42,% Slots,,,0.00,5.42,
36.305382078,S1-C4,Backend_Bound,26.12,% Slots,,,0.00,5.42,
36.305382078,S1-C4,Retiring,22.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
36.305382078,S1-C4,Frontend_Bound.Frontend_Latency,27.59,% Slots,,rs_events.empty_end,0.00,5.4,<==
36.305382078,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.43,% Slots,,,0.00,5.14,
36.305382078,S1-C4,Bad_Speculation.Branch_Mispredicts,11.25,% Slots,,br_misp_retired.all_branches,0.00,5.41,
36.305382078,S1-C4,Backend_Bound.Memory_Bound,14.71,% Slots,,,0.00,5.15,
36.305382078,S1-C4,Backend_Bound.Core_Bound,11.41,% Slots,,,0.00,5.15,
36.305382078,S1-C4,Retiring.Microcode_Sequencer,5.94,% Slots,,idq.ms_uops,0.00,5.15,
36.305382078,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.57,% Clocks,,,0.00,5.13,
36.305382078,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
36.305382078,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.56,% Clocks,,idq.ms_switches,0.00,5.13,
36.305382078,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.98,% Core_Clocks,,,0.00,5.41,
36.305382078,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.83,% Core_Clocks,,,0.00,5.42,
36.305382078,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.17,
36.305382078,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
36.305382078,S1-C5,Frontend_Bound,41.11,% Slots,,,0.00,5.41,
36.305382078,S1-C5,Backend_Bound,35.68,% Slots,,,0.00,5.41,
36.305382078,S1-C5,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.15,
36.305382078,S1-C5,Frontend_Bound.Frontend_Latency,41.09,% Slots,,rs_events.empty_end,0.00,5.4,
36.305382078,S1-C5,Backend_Bound.Core_Bound,26.18,% Slots,,,0.00,5.15,
36.305382078,S1-C5,Retiring.Microcode_Sequencer,6.75,% Slots,,idq.ms_uops,0.00,5.15,
36.305382078,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.31,% Clocks,,,0.00,5.13,
36.305382078,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
36.305382078,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.47,% Clocks,,idq.ms_switches,0.00,5.13,
36.305382078,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.30,% Clocks,,,0.00,5.16,
36.305382078,S1-C5-T0,MUX,5.13,%,,,0.00,100.0,
36.305382078,S1-C6,Frontend_Bound,33.32,% Slots,,,0.00,5.42,
36.305382078,S1-C6,Backend_Bound,44.33,% Slots,,,0.00,5.42,
36.305382078,S1-C6,Frontend_Bound.Frontend_Latency,48.63,% Slots,,rs_events.empty_end,0.00,5.4,
36.305382078,S1-C6,Backend_Bound.Memory_Bound,14.92,% Slots,,,0.00,5.14,
36.305382078,S1-C6,Backend_Bound.Core_Bound,29.42,% Slots,,,0.00,5.14,<==
36.305382078,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.29,% Clocks,,,0.00,5.13,
36.305382078,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
36.305382078,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
36.305382078,S1-C6-T0,MUX,5.13,%,,,0.00,100.0,
36.305382078,S1-C7,Frontend_Bound,22.57,% Slots,,,0.00,5.42,
36.305382078,S1-C7,Backend_Bound,56.20,% Slots,,,0.00,5.42,
36.305382078,S1-C7,Backend_Bound.Memory_Bound,15.91,% Slots,,,0.00,5.4,
36.305382078,S1-C7,Backend_Bound.Core_Bound,40.29,% Slots,,,0.00,5.4,
36.305382078,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.95,% Clocks,,,0.00,5.16,<==
36.305382078,S1-C7-T0,MUX,5.13,%,,,0.00,100.0,
36.305382078,S0-C0-T1,MUX,5.13,%,,,0.00,100.0,
36.305382078,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
36.305382078,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
36.305382078,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
36.305382078,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
36.305382078,S0-C5-T1,MUX,5.13,%,,,0.00,100.0,
36.305382078,S0-C6-T1,MUX,5.13,%,,,0.00,100.0,
36.305382078,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
36.305382078,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
36.305382078,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
36.305382078,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
36.305382078,S1-C3-T1,MUX,5.13,%,,,0.00,100.0,
36.305382078,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
36.305382078,S1-C5-T1,MUX,5.13,%,,,0.00,100.0,
36.305382078,S1-C6-T1,MUX,5.13,%,,,0.00,100.0,
36.305382078,S1-C7-T1,MUX,5.13,%,,,0.00,100.0,
37.806817657,S0-C0,Frontend_Bound,24.18,% Slots,,,0.00,5.08,
37.806817657,S0-C0,Bad_Speculation,25.85,% Slots,,,0.00,5.08,
37.806817657,S0-C0,Backend_Bound,20.31,% Slots,,,0.00,5.08,
37.806817657,S0-C0,Frontend_Bound.Frontend_Latency,19.19,% Slots,,rs_events.empty_end,0.00,5.07,
37.806817657,S0-C0,Bad_Speculation.Branch_Mispredicts,25.50,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
37.806817657,S0-C0,Backend_Bound.Core_Bound,44.51,% Slots,,,0.00,5.07,
37.806817657,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
37.806817657,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
37.806817657,S0-C1,Frontend_Bound,21.35,% Slots,,,0.00,5.08,
37.806817657,S0-C1,Bad_Speculation,14.82,% Slots,,,0.00,5.08,
37.806817657,S0-C1,Backend_Bound,27.80,% Slots,,,0.00,5.08,
37.806817657,S0-C1,Bad_Speculation.Branch_Mispredicts,14.57,% Slots,,br_misp_retired.all_branches,0.00,5.08,
37.806817657,S0-C1,Backend_Bound.Core_Bound,22.01,% Slots,,,0.00,5.08,<==
37.806817657,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
37.806817657,S0-C2,Frontend_Bound,33.56,% Slots,,,0.00,5.08,
37.806817657,S0-C2,Bad_Speculation,12.71,% Slots,,,0.00,5.08,
37.806817657,S0-C2,Backend_Bound,24.61,% Slots,,,0.00,5.08,
37.806817657,S0-C2,Frontend_Bound.Frontend_Latency,26.70,% Slots,,rs_events.empty_end,0.00,5.07,
37.806817657,S0-C2,Bad_Speculation.Branch_Mispredicts,12.50,% Slots,,br_misp_retired.all_branches,0.00,5.08,
37.806817657,S0-C2,Backend_Bound.Memory_Bound,13.82,% Slots,,,0.00,5.07,
37.806817657,S0-C2,Backend_Bound.Core_Bound,10.79,% Slots,,,0.00,5.07,
37.806817657,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.95,% Clocks,,,0.00,5.35,
37.806817657,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
37.806817657,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
37.806817657,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
37.806817657,S0-C3,Frontend_Bound,28.51,% Slots,,,0.00,5.08,
37.806817657,S0-C3,Bad_Speculation,23.17,% Slots,,,0.00,5.08,
37.806817657,S0-C3,Backend_Bound,22.29,% Slots,,,0.00,5.08,
37.806817657,S0-C3,Retiring,23.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
37.806817657,S0-C3,Frontend_Bound.Frontend_Latency,29.30,% Slots,,rs_events.empty_end,0.00,5.07,
37.806817657,S0-C3,Bad_Speculation.Branch_Mispredicts,22.73,% Slots,,br_misp_retired.all_branches,0.00,5.08,
37.806817657,S0-C3,Backend_Bound.Memory_Bound,18.54,% Slots,,,0.00,5.07,
37.806817657,S0-C3,Retiring.Microcode_Sequencer,3.13,% Slots,,idq.ms_uops,0.00,5.35,
37.806817657,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.52,% Clocks,,,0.00,5.34,
37.806817657,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
37.806817657,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.06,% Clocks,,idq.ms_switches,0.00,5.34,
37.806817657,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
37.806817657,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
37.806817657,S0-C4,Frontend_Bound,41.21,% Slots,,,0.00,5.09,
37.806817657,S0-C4,Bad_Speculation,14.00,% Slots,,,0.00,5.09,
37.806817657,S0-C4,Backend_Bound,22.93,% Slots,,,0.00,5.09,
37.806817657,S0-C4,Frontend_Bound.Frontend_Latency,39.23,% Slots,,rs_events.empty_end,0.00,5.07,
37.806817657,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.64,% Slots,,,0.00,5.09,
37.806817657,S0-C4,Bad_Speculation.Branch_Mispredicts,13.84,% Slots,,br_misp_retired.all_branches,0.00,5.09,
37.806817657,S0-C4,Backend_Bound.Memory_Bound,15.01,% Slots,,,0.00,5.07,
37.806817657,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.77,% Clocks,,,0.00,5.34,
37.806817657,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
37.806817657,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.00,% Core_Clocks,,,0.00,5.23,
37.806817657,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
37.806817657,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.49,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
37.806817657,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
37.806817657,S0-C5,Frontend_Bound,34.76,% Slots,,,0.00,5.08,
37.806817657,S0-C5,Bad_Speculation,10.29,% Slots,,,0.00,5.08,
37.806817657,S0-C5,Backend_Bound,13.66,% Slots,,,0.00,5.08,
37.806817657,S0-C5,Frontend_Bound.Frontend_Latency,19.39,% Slots,,rs_events.empty_end,0.00,5.07,<==
37.806817657,S0-C5,Frontend_Bound.Frontend_Bandwidth,13.73,% Slots,,,0.00,5.08,
37.806817657,S0-C5,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.08,
37.806817657,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.05,% Clocks,,,0.00,5.35,
37.806817657,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
37.806817657,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,69.44,% Core_Clocks,,,0.00,5.24,
37.806817657,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
37.806817657,S0-C6,Frontend_Bound,22.37,% Slots,,,0.00,5.08,
37.806817657,S0-C6,Bad_Speculation,22.63,% Slots,,,0.00,5.08,
37.806817657,S0-C6,Backend_Bound,16.65,% Slots,,,0.00,5.08,
37.806817657,S0-C6,Frontend_Bound.Frontend_Latency,15.60,% Slots,,rs_events.empty_end,0.00,5.07,
37.806817657,S0-C6,Bad_Speculation.Branch_Mispredicts,22.37,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
37.806817657,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.54,% Clocks,,,0.00,5.34,
37.806817657,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
37.806817657,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
37.806817657,S0-C7,Bad_Speculation,12.15,% Slots,,,0.00,5.08,
37.806817657,S0-C7,Bad_Speculation.Branch_Mispredicts,12.05,% Slots,,br_misp_retired.all_branches,0.00,5.08,
37.806817657,S0-C7,Backend_Bound,40.68,% Slots,,,0.00,5.08,
37.806817657,S0-C7,Backend_Bound.Memory_Bound,11.20,% Slots,,,0.00,5.08,
37.806817657,S0-C7,Backend_Bound.Core_Bound,29.48,% Slots,,,0.00,5.08,<==
37.806817657,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
37.806817657,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C0,Frontend_Bound,31.70,% Slots,,,0.00,5.08,
37.806817657,S1-C0,Bad_Speculation,16.95,% Slots,,,0.00,5.08,
37.806817657,S1-C0,Backend_Bound,24.97,% Slots,,,0.00,5.08,
37.806817657,S1-C0,Frontend_Bound.Frontend_Latency,21.69,% Slots,,rs_events.empty_end,0.00,5.07,
37.806817657,S1-C0,Bad_Speculation.Branch_Mispredicts,16.65,% Slots,,br_misp_retired.all_branches,0.00,5.08,
37.806817657,S1-C0,Backend_Bound.Memory_Bound,17.34,% Slots,,,0.00,5.07,
37.806817657,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.29,% Clocks,,,0.00,5.35,
37.806817657,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
37.806817657,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
37.806817657,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C1,Frontend_Bound,33.29,% Slots,,,0.00,5.08,
37.806817657,S1-C1,Bad_Speculation,12.64,% Slots,,,0.00,5.08,
37.806817657,S1-C1,Backend_Bound,23.55,% Slots,,,0.00,5.08,
37.806817657,S1-C1,Frontend_Bound.Frontend_Latency,33.51,% Slots,,rs_events.empty_end,0.00,5.07,
37.806817657,S1-C1,Bad_Speculation.Branch_Mispredicts,12.19,% Slots,,br_misp_retired.all_branches,0.00,5.08,
37.806817657,S1-C1,Backend_Bound.Memory_Bound,12.68,% Slots,,,0.00,5.07,
37.806817657,S1-C1,Backend_Bound.Core_Bound,10.88,% Slots,,,0.00,5.07,
37.806817657,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.64,% Clocks,,,0.00,5.35,
37.806817657,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
37.806817657,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
37.806817657,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.41,% Clocks,,,0.00,5.12,
37.806817657,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C2,Frontend_Bound,36.88,% Slots,,,0.00,5.08,
37.806817657,S1-C2,Bad_Speculation,12.33,% Slots,,,0.00,5.08,
37.806817657,S1-C2,Backend_Bound,23.38,% Slots,,,0.00,5.08,
37.806817657,S1-C2,Retiring,22.40,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
37.806817657,S1-C2,Frontend_Bound.Frontend_Latency,24.28,% Slots,,rs_events.empty_end,0.00,5.08,
37.806817657,S1-C2,Bad_Speculation.Branch_Mispredicts,12.02,% Slots,,br_misp_retired.all_branches,0.00,5.08,
37.806817657,S1-C2,Backend_Bound.Memory_Bound,18.03,% Slots,,,0.00,5.08,
37.806817657,S1-C2,Retiring.Microcode_Sequencer,3.40,% Slots,,idq.ms_uops,0.00,5.34,
37.806817657,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.91,% Clocks,,,0.00,5.35,
37.806817657,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
37.806817657,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.61,% Clocks,,idq.ms_switches,0.00,5.35,
37.806817657,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
37.806817657,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
37.806817657,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C3,Frontend_Bound,29.76,% Slots,,,0.00,5.08,
37.806817657,S1-C3,Bad_Speculation,15.80,% Slots,,,0.00,5.08,
37.806817657,S1-C3,Backend_Bound,21.19,% Slots,,,0.00,5.08,
37.806817657,S1-C3,Frontend_Bound.Frontend_Latency,16.32,% Slots,,rs_events.empty_end,0.00,5.08,
37.806817657,S1-C3,Bad_Speculation.Branch_Mispredicts,15.52,% Slots,,br_misp_retired.all_branches,0.00,5.08,
37.806817657,S1-C3,Backend_Bound.Memory_Bound,26.25,% Slots,,,0.00,5.08,
37.806817657,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.39,% Clocks,,,0.00,5.34,
37.806817657,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
37.806817657,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
37.806817657,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C4,Frontend_Bound,32.16,% Slots,,,0.00,5.08,
37.806817657,S1-C4,Bad_Speculation,25.31,% Slots,,,0.00,5.08,
37.806817657,S1-C4,Backend_Bound,17.13,% Slots,,,0.00,5.08,
37.806817657,S1-C4,Frontend_Bound.Frontend_Latency,15.50,% Slots,,rs_events.empty_end,0.00,5.07,
37.806817657,S1-C4,Bad_Speculation.Branch_Mispredicts,25.08,% Slots,,br_misp_retired.all_branches,0.00,5.08,
37.806817657,S1-C4,Backend_Bound.Core_Bound,12.50,% Slots,,,0.00,5.07,
37.806817657,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.19,% Clocks,,,0.00,5.35,
37.806817657,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
37.806817657,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C5,Frontend_Bound,39.56,% Slots,,,0.00,5.08,
37.806817657,S1-C5,Bad_Speculation,11.66,% Slots,,,0.00,5.08,
37.806817657,S1-C5,Backend_Bound,22.82,% Slots,,,0.00,5.08,
37.806817657,S1-C5,Frontend_Bound.Frontend_Latency,31.88,% Slots,,rs_events.empty_end,0.00,5.07,
37.806817657,S1-C5,Frontend_Bound.Frontend_Bandwidth,15.38,% Slots,,,0.00,5.08,
37.806817657,S1-C5,Bad_Speculation.Branch_Mispredicts,11.49,% Slots,,br_misp_retired.all_branches,0.00,5.08,
37.806817657,S1-C5,Backend_Bound.Memory_Bound,12.52,% Slots,,,0.00,5.07,
37.806817657,S1-C5,Backend_Bound.Core_Bound,10.30,% Slots,,,0.00,5.07,
37.806817657,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.35,
37.806817657,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,<==
37.806817657,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.70,% Core_Clocks,,,0.00,5.24,
37.806817657,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
37.806817657,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
37.806817657,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C6,Frontend_Bound,39.02,% Slots,,,0.00,5.08,
37.806817657,S1-C6,Backend_Bound,37.55,% Slots,,,0.00,5.08,
37.806817657,S1-C6,Retiring,17.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
37.806817657,S1-C6,Frontend_Bound.Frontend_Latency,32.69,% Slots,,rs_events.empty_end,0.00,5.08,
37.806817657,S1-C6,Backend_Bound.Core_Bound,28.62,% Slots,,,0.00,5.08,
37.806817657,S1-C6,Retiring.Microcode_Sequencer,9.43,% Slots,,idq.ms_uops,0.00,5.34,
37.806817657,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.80,% Clocks,,,0.00,5.35,
37.806817657,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
37.806817657,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.85,% Clocks,,idq.ms_switches,0.00,5.35,
37.806817657,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
37.806817657,S1-C7,Frontend_Bound,22.21,% Slots,,,0.00,5.08,
37.806817657,S1-C7,Bad_Speculation,23.84,% Slots,,,0.00,5.08,
37.806817657,S1-C7,Backend_Bound,18.54,% Slots,,,0.00,5.08,
37.806817657,S1-C7,Frontend_Bound.Frontend_Bandwidth,11.56,% Slots,,,0.00,5.08,
37.806817657,S1-C7,Bad_Speculation.Branch_Mispredicts,23.59,% Slots,,br_misp_retired.all_branches,0.00,5.08,<==
37.806817657,S1-C7,Backend_Bound.Core_Bound,13.98,% Slots,,,0.00,5.08,
37.806817657,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.14,% Core_Clocks,,,0.00,5.25,
37.806817657,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
37.806817657,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
37.806817657,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
37.806817657,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
37.806817657,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
37.806817657,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
37.806817657,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
37.806817657,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
37.806817657,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
37.806817657,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
37.806817657,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
39.314991822,S0-C0,Frontend_Bound,30.95,% Slots,,,0.00,5.28,
39.314991822,S0-C0,Bad_Speculation,19.49,% Slots,,,0.00,5.28,
39.314991822,S0-C0,Backend_Bound,17.02,% Slots,,,0.00,5.28,
39.314991822,S0-C0,Frontend_Bound.Frontend_Latency,21.30,% Slots,,rs_events.empty_end,0.00,5.28,
39.314991822,S0-C0,Bad_Speculation.Branch_Mispredicts,19.23,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S0-C0,Backend_Bound.Memory_Bound,17.35,% Slots,,,0.00,5.28,
39.314991822,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.81,% Clocks,,,0.00,5.29,
39.314991822,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
39.314991822,S0-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
39.314991822,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
39.314991822,S0-C1,Frontend_Bound,33.87,% Slots,,,0.00,5.28,
39.314991822,S0-C1,Bad_Speculation,10.59,% Slots,,,0.00,5.28,
39.314991822,S0-C1,Backend_Bound,14.01,% Slots,,,0.00,5.28,
39.314991822,S0-C1,Frontend_Bound.Frontend_Latency,21.40,% Slots,,rs_events.empty_end,0.00,5.28,<==
39.314991822,S0-C1,Bad_Speculation.Branch_Mispredicts,10.27,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.28,
39.314991822,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
39.314991822,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
39.314991822,S0-C2,Bad_Speculation,13.79,% Slots,,,0.00,5.28,
39.314991822,S0-C2,Bad_Speculation.Branch_Mispredicts,13.64,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S0-C2,Backend_Bound,39.44,% Slots,,,0.00,5.28,<==
39.314991822,S0-C2,Backend_Bound.Memory_Bound,17.23,% Slots,,,0.00,5.28,
39.314991822,S0-C2,Backend_Bound.Core_Bound,22.21,% Slots,,,0.00,5.28,
39.314991822,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
39.314991822,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.20,% Clocks,,,0.00,5.3,
39.314991822,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
39.314991822,S0-C3,Frontend_Bound,39.75,% Slots,,,0.00,5.29,
39.314991822,S0-C3,Bad_Speculation,12.72,% Slots,,,0.00,5.29,
39.314991822,S0-C3,Backend_Bound,23.57,% Slots,,,0.00,5.29,
39.314991822,S0-C3,Frontend_Bound.Frontend_Latency,31.50,% Slots,,rs_events.empty_end,0.00,5.28,
39.314991822,S0-C3,Bad_Speculation.Branch_Mispredicts,12.50,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S0-C3,Backend_Bound.Memory_Bound,11.31,% Slots,,,0.00,5.28,
39.314991822,S0-C3,Backend_Bound.Core_Bound,12.26,% Slots,,,0.00,5.28,
39.314991822,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.92,% Clocks,,,0.00,5.29,
39.314991822,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.72,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
39.314991822,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
39.314991822,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.51,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
39.314991822,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.25,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
39.314991822,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.05,% Clocks,,,0.00,5.3,
39.314991822,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
39.314991822,S0-C4,Frontend_Bound,26.37,% Slots,,,0.00,5.28,<==
39.314991822,S0-C4,Bad_Speculation,18.72,% Slots,,,0.00,5.28,
39.314991822,S0-C4,Backend_Bound,21.41,% Slots,,,0.00,5.28,
39.314991822,S0-C4,Bad_Speculation.Branch_Mispredicts,18.33,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S0-C4,Backend_Bound.Core_Bound,12.78,% Slots,,,0.00,5.28,
39.314991822,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
39.314991822,S0-C5,Frontend_Bound,30.81,% Slots,,,0.00,5.28,
39.314991822,S0-C5,Bad_Speculation,15.35,% Slots,,,0.00,5.28,
39.314991822,S0-C5,Backend_Bound,26.09,% Slots,,,0.00,5.28,
39.314991822,S0-C5,Frontend_Bound.Frontend_Latency,25.83,% Slots,,rs_events.empty_end,0.00,5.28,
39.314991822,S0-C5,Bad_Speculation.Branch_Mispredicts,15.07,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S0-C5,Backend_Bound.Memory_Bound,15.44,% Slots,,,0.00,5.28,
39.314991822,S0-C5,Backend_Bound.Core_Bound,10.65,% Slots,,,0.00,5.28,
39.314991822,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.07,% Clocks,,,0.00,5.28,
39.314991822,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
39.314991822,S0-C5-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.12,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
39.314991822,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
39.314991822,S0-C6,Frontend_Bound,33.20,% Slots,,,0.00,5.28,
39.314991822,S0-C6,Bad_Speculation,14.45,% Slots,,,0.00,5.28,
39.314991822,S0-C6,Backend_Bound,15.21,% Slots,,,0.00,5.28,
39.314991822,S0-C6,Frontend_Bound.Frontend_Latency,21.53,% Slots,,rs_events.empty_end,0.00,5.28,
39.314991822,S0-C6,Frontend_Bound.Frontend_Bandwidth,11.64,% Slots,,,0.00,5.28,
39.314991822,S0-C6,Bad_Speculation.Branch_Mispredicts,14.16,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.48,% Clocks,,,0.00,5.29,
39.314991822,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
39.314991822,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.17,% Core_Clocks,,,0.00,5.3,
39.314991822,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
39.314991822,S0-C7,Bad_Speculation,16.65,% Slots,,,0.00,5.28,
39.314991822,S0-C7,Bad_Speculation.Branch_Mispredicts,16.41,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S0-C7,Backend_Bound,38.59,% Slots,,,0.00,5.28,
39.314991822,S0-C7,Backend_Bound.Memory_Bound,29.20,% Slots,,,0.00,5.28,
39.314991822,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
39.314991822,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
39.314991822,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C0,Bad_Speculation,12.34,% Slots,,,0.00,5.28,
39.314991822,S1-C0,Bad_Speculation.Branch_Mispredicts,12.05,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S1-C0,Backend_Bound,44.89,% Slots,,,0.00,5.28,<==
39.314991822,S1-C0,Backend_Bound.Memory_Bound,22.99,% Slots,,,0.00,5.28,
39.314991822,S1-C0,Backend_Bound.Core_Bound,21.90,% Slots,,,0.00,5.28,
39.314991822,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
39.314991822,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,22.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
39.314991822,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.66,% Clocks,,,0.00,5.3,
39.314991822,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C1,Frontend_Bound,27.52,% Slots,,,0.00,5.28,
39.314991822,S1-C1,Bad_Speculation,15.98,% Slots,,,0.00,5.28,
39.314991822,S1-C1,Backend_Bound,27.71,% Slots,,,0.00,5.28,
39.314991822,S1-C1,Frontend_Bound.Frontend_Latency,20.66,% Slots,,rs_events.empty_end,0.00,5.28,
39.314991822,S1-C1,Bad_Speculation.Branch_Mispredicts,15.64,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S1-C1,Backend_Bound.Memory_Bound,19.00,% Slots,,,0.00,5.28,
39.314991822,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
39.314991822,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,<==
39.314991822,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C2,Frontend_Bound,38.26,% Slots,,,0.00,5.28,
39.314991822,S1-C2,Bad_Speculation,11.98,% Slots,,,0.00,5.28,
39.314991822,S1-C2,Backend_Bound,23.78,% Slots,,,0.00,5.28,
39.314991822,S1-C2,Frontend_Bound.Frontend_Latency,25.73,% Slots,,rs_events.empty_end,0.00,5.28,
39.314991822,S1-C2,Frontend_Bound.Frontend_Bandwidth,15.37,% Slots,,,0.00,5.28,
39.314991822,S1-C2,Bad_Speculation.Branch_Mispredicts,11.82,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S1-C2,Backend_Bound.Memory_Bound,21.47,% Slots,,,0.00,5.28,
39.314991822,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.29,
39.314991822,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
39.314991822,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.10,% Core_Clocks,,,0.00,5.04,
39.314991822,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.26,% Core_Clocks,,,0.00,5.29,
39.314991822,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,20.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
39.314991822,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
39.314991822,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C3,Frontend_Bound,35.21,% Slots,,,0.00,5.28,
39.314991822,S1-C3,Bad_Speculation,19.08,% Slots,,,0.00,5.28,
39.314991822,S1-C3,Backend_Bound,22.39,% Slots,,,0.00,5.28,
39.314991822,S1-C3,Frontend_Bound.Frontend_Latency,45.32,% Slots,,rs_events.empty_end,0.00,5.28,
39.314991822,S1-C3,Bad_Speculation.Branch_Mispredicts,18.55,% Slots,,br_misp_retired.all_branches,0.00,5.03,
39.314991822,S1-C3,Backend_Bound.Memory_Bound,22.83,% Slots,,,0.00,5.02,
39.314991822,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
39.314991822,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,48.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
39.314991822,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.62,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
39.314991822,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.41,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
39.314991822,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
39.314991822,S1-C4,Frontend_Bound,23.56,% Slots,,,0.00,5.28,
39.314991822,S1-C4,Backend_Bound,43.51,% Slots,,,0.00,5.28,<==
39.314991822,S1-C4,Frontend_Bound.Frontend_Latency,17.42,% Slots,,rs_events.empty_end,0.00,5.28,
39.314991822,S1-C4,Backend_Bound.Memory_Bound,19.33,% Slots,,,0.00,5.02,
39.314991822,S1-C4,Backend_Bound.Core_Bound,24.18,% Slots,,,0.00,5.02,
39.314991822,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.64,% Clocks,,,0.00,5.28,
39.314991822,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
39.314991822,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,16.87,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
39.314991822,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
39.314991822,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.85,% Clocks,,,0.00,5.31,
39.314991822,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C5,Frontend_Bound,41.35,% Slots,,,0.00,5.28,
39.314991822,S1-C5,Bad_Speculation,14.25,% Slots,,,0.00,5.28,
39.314991822,S1-C5,Backend_Bound,20.48,% Slots,,,0.00,5.28,
39.314991822,S1-C5,Frontend_Bound.Frontend_Latency,38.61,% Slots,,rs_events.empty_end,0.00,5.28,
39.314991822,S1-C5,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S1-C5,Backend_Bound.Memory_Bound,72.62,% Slots,,,0.00,5.02,
39.314991822,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.17,% Clocks,,,0.00,5.28,
39.314991822,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
39.314991822,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,24.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
39.314991822,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C6,Frontend_Bound,37.21,% Slots,,,0.00,5.28,
39.314991822,S1-C6,Bad_Speculation,11.68,% Slots,,,0.00,5.28,
39.314991822,S1-C6,Backend_Bound,21.97,% Slots,,,0.00,5.28,
39.314991822,S1-C6,Frontend_Bound.Frontend_Latency,22.06,% Slots,,rs_events.empty_end,0.00,5.28,
39.314991822,S1-C6,Bad_Speculation.Branch_Mispredicts,11.56,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S1-C6,Backend_Bound.Memory_Bound,11.62,% Slots,,,0.00,5.02,
39.314991822,S1-C6,Backend_Bound.Core_Bound,10.35,% Slots,,,0.00,5.02,
39.314991822,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.00,% Clocks,,,0.00,5.28,
39.314991822,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.97,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
39.314991822,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
39.314991822,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.77,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
39.314991822,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.87,% Clocks,,,0.00,5.3,
39.314991822,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C7,Bad_Speculation,11.51,% Slots,,,0.00,5.28,
39.314991822,S1-C7,Bad_Speculation.Branch_Mispredicts,11.37,% Slots,,br_misp_retired.all_branches,0.00,5.02,
39.314991822,S1-C7,Backend_Bound,35.93,% Slots,,,0.00,5.28,<==
39.314991822,S1-C7,Backend_Bound.Memory_Bound,15.78,% Slots,,,0.00,5.02,
39.314991822,S1-C7,Backend_Bound.Core_Bound,20.15,% Slots,,,0.00,5.02,
39.314991822,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,9.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
39.314991822,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.10,% Clocks,,,0.00,5.3,
39.314991822,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
39.314991822,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
39.314991822,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
40.825475767,S0-C0,Bad_Speculation,14.65,% Slots,,,0.00,5.31,
40.825475767,S0-C0,Bad_Speculation.Branch_Mispredicts,14.38,% Slots,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S0-C0,Backend_Bound,41.41,% Slots,,,0.00,5.31,
40.825475767,S0-C0,Backend_Bound.Memory_Bound,27.64,% Slots,,,0.00,5.03,<==
40.825475767,S0-C0,Backend_Bound.Core_Bound,13.77,% Slots,,,0.00,5.03,
40.825475767,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.89,% Clocks,,,0.00,5.29,
40.825475767,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S0-C1,Frontend_Bound,32.07,% Slots,,,0.00,5.31,<==
40.825475767,S0-C1,Bad_Speculation,12.54,% Slots,,,0.00,5.31,
40.825475767,S0-C1,Backend_Bound,18.03,% Slots,,,0.00,5.31,
40.825475767,S0-C1,Frontend_Bound.Frontend_Latency,17.15,% Slots,,rs_events.empty_end,0.00,5.3,
40.825475767,S0-C1,Frontend_Bound.Frontend_Bandwidth,16.49,% Slots,,,0.00,5.31,
40.825475767,S0-C1,Bad_Speculation.Branch_Mispredicts,12.23,% Slots,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.45,% Clocks,,,0.00,5.3,
40.825475767,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.53,% Core_Clocks,,,0.00,5.3,
40.825475767,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
40.825475767,S0-C2,Frontend_Bound,22.62,% Slots,,,0.00,5.3,
40.825475767,S0-C2,Bad_Speculation,20.83,% Slots,,,0.00,5.3,
40.825475767,S0-C2,Backend_Bound,23.83,% Slots,,,0.00,5.3,
40.825475767,S0-C2,Frontend_Bound.Frontend_Latency,20.37,% Slots,,rs_events.empty_end,0.00,5.3,
40.825475767,S0-C2,Bad_Speculation.Branch_Mispredicts,20.29,% Slots,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.26,% Clocks,,,0.00,5.3,
40.825475767,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
40.825475767,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S0-C3,Bad_Speculation,14.61,% Slots,,,0.00,5.31,
40.825475767,S0-C3,Bad_Speculation.Branch_Mispredicts,14.47,% Slots,,br_misp_retired.all_branches,0.00,5.31,
40.825475767,S0-C3,Backend_Bound,38.06,% Slots,,,0.00,5.31,<==
40.825475767,S0-C3,Backend_Bound.Memory_Bound,18.97,% Slots,,,0.00,5.03,
40.825475767,S0-C3,Backend_Bound.Core_Bound,19.09,% Slots,,,0.00,5.03,
40.825475767,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
40.825475767,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.19,% Clocks,,,0.00,5.3,
40.825475767,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S0-C4,Bad_Speculation,12.66,% Slots,,,0.00,5.3,
40.825475767,S0-C4,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S0-C4,Backend_Bound,35.26,% Slots,,,0.00,5.3,
40.825475767,S0-C4,Backend_Bound.Memory_Bound,22.43,% Slots,,,0.00,5.03,<==
40.825475767,S0-C4,Backend_Bound.Core_Bound,12.83,% Slots,,,0.00,5.03,
40.825475767,S0-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,6.30,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.59,
40.825475767,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
40.825475767,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.81,% Clocks,,,0.00,5.3,
40.825475767,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S0-C5,Bad_Speculation,11.25,% Slots,,,0.00,5.31,
40.825475767,S0-C5,Bad_Speculation.Branch_Mispredicts,11.06,% Slots,,br_misp_retired.all_branches,0.00,5.31,
40.825475767,S0-C5,Backend_Bound,43.40,% Slots,,,0.00,5.31,<==
40.825475767,S0-C5,Backend_Bound.Memory_Bound,23.32,% Slots,,,0.00,5.04,
40.825475767,S0-C5,Backend_Bound.Core_Bound,20.07,% Slots,,,0.00,5.04,
40.825475767,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
40.825475767,S0-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,6.00,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.59,
40.825475767,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
40.825475767,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.94,% Clocks,,,0.00,5.3,
40.825475767,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.20,% Slots,,,0.00,5.3,
40.825475767,S0-C6,Bad_Speculation.Branch_Mispredicts,14.81,% Slots,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S0-C6,Backend_Bound.Memory_Bound,14.61,% Slots,,,0.00,5.03,
40.825475767,S0-C6,Backend_Bound.Core_Bound,21.02,% Slots,,,0.00,5.03,
40.825475767,S0-C6,Bad_Speculation,15.01,% Slots,,,0.00,5.3,
40.825475767,S0-C6,Backend_Bound,35.63,% Slots,,,0.00,5.3,
40.825475767,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.60,% Core_Clocks,,,0.00,5.3,
40.825475767,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
40.825475767,S0-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,6.23,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.59,
40.825475767,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
40.825475767,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.47,% Clocks,,,0.00,5.3,<==
40.825475767,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S0-C7,Frontend_Bound,20.43,% Slots,,,0.00,5.3,
40.825475767,S0-C7,Bad_Speculation,20.16,% Slots,,,0.00,5.3,
40.825475767,S0-C7,Backend_Bound,24.73,% Slots,,,0.00,5.3,
40.825475767,S0-C7,Frontend_Bound.Frontend_Bandwidth,14.48,% Slots,,,0.00,5.3,
40.825475767,S0-C7,Bad_Speculation.Branch_Mispredicts,19.86,% Slots,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S0-C7,Backend_Bound.Core_Bound,91.89,% Slots,,,0.00,5.03,<==
40.825475767,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.39,% Core_Clocks,,,0.00,5.3,
40.825475767,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.25,% Core_Clocks,,,0.00,5.3,
40.825475767,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C0,Frontend_Bound,42.46,% Slots,,,0.00,5.3,
40.825475767,S1-C0,Bad_Speculation,10.31,% Slots,,,0.00,5.3,
40.825475767,S1-C0,Backend_Bound,22.21,% Slots,,,0.00,5.3,
40.825475767,S1-C0,Frontend_Bound.Frontend_Latency,29.94,% Slots,,rs_events.empty_end,0.00,5.3,
40.825475767,S1-C0,Frontend_Bound.Frontend_Bandwidth,17.56,% Slots,,,0.00,5.3,
40.825475767,S1-C0,Bad_Speculation.Branch_Mispredicts,10.12,% Slots,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S1-C0,Backend_Bound.Memory_Bound,12.59,% Slots,,,0.00,5.03,
40.825475767,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.49,% Clocks,,,0.00,5.3,
40.825475767,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
40.825475767,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.89,% Core_Clocks,,,0.00,5.31,
40.825475767,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.55,% Core_Clocks,,,0.00,5.3,
40.825475767,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
40.825475767,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
40.825475767,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C1,Bad_Speculation,18.72,% Slots,,,0.00,5.3,
40.825475767,S1-C1,Bad_Speculation.Branch_Mispredicts,18.62,% Slots,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S1-C1,Backend_Bound,35.48,% Slots,,,0.00,5.3,
40.825475767,S1-C1,Backend_Bound.Memory_Bound,12.48,% Slots,,,0.00,5.03,
40.825475767,S1-C1,Backend_Bound.Core_Bound,23.00,% Slots,,,0.00,5.03,
40.825475767,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,6.86,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.59,
40.825475767,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.02,% Clocks,,,0.00,5.3,<==
40.825475767,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C2,Frontend_Bound,27.60,% Slots,,,0.00,5.3,
40.825475767,S1-C2,Bad_Speculation,10.67,% Slots,,,0.00,5.3,
40.825475767,S1-C2,Backend_Bound,34.14,% Slots,,,0.00,5.3,
40.825475767,S1-C2,Frontend_Bound.Frontend_Latency,21.78,% Slots,,rs_events.empty_end,0.00,5.3,
40.825475767,S1-C2,Bad_Speculation.Branch_Mispredicts,10.50,% Slots,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S1-C2,Backend_Bound.Memory_Bound,21.23,% Slots,,,0.00,5.03,
40.825475767,S1-C2,Backend_Bound.Core_Bound,12.90,% Slots,,,0.00,5.03,
40.825475767,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.56,% Clocks,,,0.00,5.3,
40.825475767,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
40.825475767,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
40.825475767,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.46,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
40.825475767,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C3,Frontend_Bound,26.23,% Slots,,,0.00,5.3,
40.825475767,S1-C3,Bad_Speculation,18.95,% Slots,,,0.00,5.3,
40.825475767,S1-C3,Backend_Bound,21.51,% Slots,,,0.00,5.3,
40.825475767,S1-C3,Frontend_Bound.Frontend_Bandwidth,47.25,% Slots,,,0.00,5.3,
40.825475767,S1-C3,Bad_Speculation.Branch_Mispredicts,18.78,% Slots,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S1-C3,Backend_Bound.Core_Bound,12.71,% Slots,,,0.00,5.03,
40.825475767,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.63,% Core_Clocks,,,0.00,5.3,
40.825475767,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.88,% Core_Clocks,,,0.00,5.3,<==
40.825475767,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.42,% Clocks,,,0.00,5.3,
40.825475767,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C4,Frontend_Bound,27.68,% Slots,,,0.00,5.3,
40.825475767,S1-C4,Bad_Speculation,17.03,% Slots,,,0.00,5.3,
40.825475767,S1-C4,Backend_Bound,24.31,% Slots,,,0.00,5.3,
40.825475767,S1-C4,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.3,
40.825475767,S1-C4,Frontend_Bound.Frontend_Bandwidth,24.44,% Slots,,,0.00,5.3,
40.825475767,S1-C4,Bad_Speculation.Branch_Mispredicts,16.76,% Slots,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S1-C4,Backend_Bound.Memory_Bound,14.36,% Slots,,,0.00,5.03,
40.825475767,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.13,% Clocks,,,0.00,5.3,
40.825475767,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,20.98,% Core_Clocks,,,0.00,5.31,<==
40.825475767,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
40.825475767,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C5,Frontend_Bound,33.01,% Slots,,,0.00,5.3,<==
40.825475767,S1-C5,Bad_Speculation,16.69,% Slots,,,0.00,5.3,
40.825475767,S1-C5,Backend_Bound,24.04,% Slots,,,0.00,5.3,
40.825475767,S1-C5,Frontend_Bound.Frontend_Latency,15.26,% Slots,,rs_events.empty_end,0.00,5.29,
40.825475767,S1-C5,Frontend_Bound.Frontend_Bandwidth,16.18,% Slots,,,0.00,5.3,
40.825475767,S1-C5,Bad_Speculation.Branch_Mispredicts,16.47,% Slots,,br_misp_retired.all_branches,0.00,5.14,
40.825475767,S1-C5,Backend_Bound.Core_Bound,15.91,% Slots,,,0.00,5.04,
40.825475767,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
40.825475767,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.64,% Core_Clocks,,,0.00,5.31,
40.825475767,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.58,% Core_Clocks,,,0.00,5.3,
40.825475767,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C6,Frontend_Bound,36.50,% Slots,,,0.00,5.3,
40.825475767,S1-C6,Bad_Speculation,18.96,% Slots,,,0.00,5.3,
40.825475767,S1-C6,Backend_Bound,15.81,% Slots,,,0.00,5.3,
40.825475767,S1-C6,Frontend_Bound.Frontend_Latency,24.56,% Slots,,rs_events.empty_end,0.00,5.3,
40.825475767,S1-C6,Frontend_Bound.Frontend_Bandwidth,17.77,% Slots,,,0.00,5.3,
40.825475767,S1-C6,Bad_Speculation.Branch_Mispredicts,18.80,% Slots,,br_misp_retired.all_branches,0.00,5.13,
40.825475767,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.37,% Clocks,,,0.00,5.31,
40.825475767,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
40.825475767,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.13,% Core_Clocks,,,0.00,5.31,
40.825475767,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.81,% Core_Clocks,,,0.00,5.3,
40.825475767,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C7,Frontend_Bound,36.38,% Slots,,,0.00,5.3,
40.825475767,S1-C7,Bad_Speculation,18.87,% Slots,,,0.00,5.3,
40.825475767,S1-C7,Backend_Bound,19.02,% Slots,,,0.00,5.3,
40.825475767,S1-C7,Frontend_Bound.Frontend_Bandwidth,40.18,% Slots,,,0.00,5.3,
40.825475767,S1-C7,Bad_Speculation.Branch_Mispredicts,18.65,% Slots,,br_misp_retired.all_branches,0.00,5.14,
40.825475767,S1-C7,Backend_Bound.Core_Bound,13.47,% Slots,,,0.00,5.3,
40.825475767,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.55,% Core_Clocks,,,0.00,5.31,<==
40.825475767,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.29,% Clocks,,,0.00,5.29,
40.825475767,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
40.825475767,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
40.825475767,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
40.825475767,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
40.825475767,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
40.825475767,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
40.825475767,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
40.825475767,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
40.825475767,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
40.825475767,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
40.825475767,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
42.302655668,S0-C0,Bad_Speculation,20.27,% Slots,,,0.00,5.4,
42.302655668,S0-C0,Bad_Speculation.Branch_Mispredicts,20.02,% Slots,,br_misp_retired.all_branches,0.00,5.4,<==
42.302655668,S0-C0,Backend_Bound,19.12,% Slots,,,0.00,5.4,
42.302655668,S0-C0,Backend_Bound.Core_Bound,11.18,% Slots,,,0.00,5.4,
42.302655668,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.14,% Clocks,,,0.00,5.14,
42.302655668,S0-C0-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C1,Frontend_Bound,34.33,% Slots,,,0.00,5.41,<==
42.302655668,S0-C1,Bad_Speculation,10.01,% Slots,,,0.00,5.41,
42.302655668,S0-C1,Backend_Bound,14.25,% Slots,,,0.00,5.41,
42.302655668,S0-C1,Frontend_Bound.Frontend_Latency,18.18,% Slots,,rs_events.empty_end,0.00,5.41,
42.302655668,S0-C1,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.14,
42.302655668,S0-C1,Bad_Speculation.Branch_Mispredicts,9.63,% Slots,,br_misp_retired.all_branches,0.00,5.41,
42.302655668,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.14,
42.302655668,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
42.302655668,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.99,% Core_Clocks,,,0.00,5.41,
42.302655668,S0-C1-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C2,Frontend_Bound,35.68,% Slots,,,0.00,5.41,
42.302655668,S0-C2,Backend_Bound,38.50,% Slots,,,0.00,5.41,
42.302655668,S0-C2,Retiring,15.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.302655668,S0-C2,Frontend_Bound.Frontend_Latency,29.65,% Slots,,rs_events.empty_end,0.00,5.41,
42.302655668,S0-C2,Backend_Bound.Core_Bound,28.51,% Slots,,,0.00,5.41,<==
42.302655668,S0-C2,Retiring.Microcode_Sequencer,7.42,% Slots,,idq.ms_uops,0.00,5.14,
42.302655668,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.94,% Clocks,,,0.00,5.14,
42.302655668,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
42.302655668,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.14,
42.302655668,S0-C2-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C3,Frontend_Bound,36.91,% Slots,,,0.00,5.4,<==
42.302655668,S0-C3,Bad_Speculation,11.95,% Slots,,,0.00,5.4,
42.302655668,S0-C3,Backend_Bound,35.45,% Slots,,,0.00,5.4,
42.302655668,S0-C3,Bad_Speculation.Branch_Mispredicts,11.01,% Slots,,br_misp_retired.all_branches,0.00,5.4,
42.302655668,S0-C3,Backend_Bound.Core_Bound,26.23,% Slots,,,0.00,5.4,
42.302655668,S0-C3-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C4,Frontend_Bound,39.94,% Slots,,,0.00,5.4,
42.302655668,S0-C4,Backend_Bound,36.70,% Slots,,,0.00,5.4,
42.302655668,S0-C4,Retiring,14.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.302655668,S0-C4,Frontend_Bound.Frontend_Latency,16.88,% Slots,,rs_events.empty_end,0.00,5.4,<==
42.302655668,S0-C4,Backend_Bound.Memory_Bound,14.26,% Slots,,,0.00,5.4,
42.302655668,S0-C4,Backend_Bound.Core_Bound,22.44,% Slots,,,0.00,5.4,
42.302655668,S0-C4,Retiring.Microcode_Sequencer,8.46,% Slots,,idq.ms_uops,0.00,5.14,
42.302655668,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.97,% Clocks,,,0.00,5.14,
42.302655668,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
42.302655668,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.13,% Clocks,,idq.ms_switches,0.00,5.14,
42.302655668,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
42.302655668,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
42.302655668,S0-C4-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C5,Frontend_Bound,35.57,% Slots,,,0.00,5.4,
42.302655668,S0-C5,Backend_Bound,40.73,% Slots,,,0.00,5.4,
42.302655668,S0-C5,Retiring,20.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.302655668,S0-C5,Frontend_Bound.Frontend_Latency,28.68,% Slots,,rs_events.empty_end,0.00,5.4,
42.302655668,S0-C5,Backend_Bound.Memory_Bound,23.20,% Slots,,,0.00,5.4,
42.302655668,S0-C5,Backend_Bound.Core_Bound,17.53,% Slots,,,0.00,5.4,
42.302655668,S0-C5,Retiring.Microcode_Sequencer,8.71,% Slots,,idq.ms_uops,0.00,5.14,
42.302655668,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
42.302655668,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.74,% Clocks,,idq.ms_switches,0.00,5.14,
42.302655668,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,15.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,<==
42.302655668,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
42.302655668,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,76.53,% Clocks,,,0.00,5.14,
42.302655668,S0-C5-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C6,Frontend_Bound,37.03,% Slots,,,0.00,5.4,
42.302655668,S0-C6,Backend_Bound,38.98,% Slots,,,0.00,5.4,
42.302655668,S0-C6,Retiring,18.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.302655668,S0-C6,Frontend_Bound.Frontend_Latency,19.06,% Slots,,rs_events.empty_end,0.00,5.4,
42.302655668,S0-C6,Backend_Bound.Memory_Bound,10.55,% Slots,,,0.00,5.4,
42.302655668,S0-C6,Backend_Bound.Core_Bound,28.43,% Slots,,,0.00,5.4,<==
42.302655668,S0-C6,Retiring.Microcode_Sequencer,10.01,% Slots,,idq.ms_uops,0.00,5.14,
42.302655668,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.15,
42.302655668,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
42.302655668,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.17,% Clocks,,idq.ms_switches,0.00,5.15,
42.302655668,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,15.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
42.302655668,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
42.302655668,S0-C6-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C7,Bad_Speculation,18.64,% Slots,,,0.00,5.41,
42.302655668,S0-C7,Bad_Speculation.Branch_Mispredicts,18.44,% Slots,,br_misp_retired.all_branches,0.00,5.41,
42.302655668,S0-C7,Backend_Bound,26.96,% Slots,,,0.00,5.41,
42.302655668,S0-C7,Retiring,18.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.302655668,S0-C7,Backend_Bound.Memory_Bound,16.06,% Slots,,,0.00,5.41,<==
42.302655668,S0-C7,Backend_Bound.Core_Bound,10.90,% Slots,,,0.00,5.41,
42.302655668,S0-C7,Retiring.Microcode_Sequencer,14.05,% Slots,,idq.ms_uops,0.00,5.14,
42.302655668,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.15,
42.302655668,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
42.302655668,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.54,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
42.302655668,S0-C7-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S1-C0,Frontend_Bound,43.70,% Slots,,,0.00,5.41,
42.302655668,S1-C0,Backend_Bound,30.81,% Slots,,,0.00,5.41,
42.302655668,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.47,% Slots,,,0.00,5.14,
42.302655668,S1-C0,Backend_Bound.Memory_Bound,12.16,% Slots,,,0.00,5.4,
42.302655668,S1-C0,Backend_Bound.Core_Bound,18.65,% Slots,,,0.00,5.4,
42.302655668,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.11,% Core_Clocks,,,0.00,5.41,<==
42.302655668,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
42.302655668,S1-C0-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S1-C1,Bad_Speculation,13.15,% Slots,,,0.00,5.41,
42.302655668,S1-C1,Bad_Speculation.Branch_Mispredicts,12.98,% Slots,,br_misp_retired.all_branches,0.00,5.41,
42.302655668,S1-C1,Backend_Bound,43.79,% Slots,,,0.00,5.41,
42.302655668,S1-C1,Backend_Bound.Memory_Bound,17.97,% Slots,,,0.00,5.41,
42.302655668,S1-C1,Backend_Bound.Core_Bound,25.82,% Slots,,,0.00,5.41,
42.302655668,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,5.97,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.29,
42.302655668,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.56,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
42.302655668,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.97,% Clocks,,,0.00,5.14,<==
42.302655668,S1-C1-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S1-C2,Frontend_Bound,31.01,% Slots,,,0.00,5.4,
42.302655668,S1-C2,Bad_Speculation,11.04,% Slots,,,0.00,5.4,
42.302655668,S1-C2,Backend_Bound,28.07,% Slots,,,0.00,5.4,
42.302655668,S1-C2,Retiring,18.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.302655668,S1-C2,Frontend_Bound.Frontend_Latency,19.12,% Slots,,rs_events.empty_end,0.00,5.4,
42.302655668,S1-C2,Bad_Speculation.Branch_Mispredicts,10.27,% Slots,,br_misp_retired.all_branches,0.00,5.4,
42.302655668,S1-C2,Backend_Bound.Memory_Bound,18.50,% Slots,,,0.00,5.4,
42.302655668,S1-C2,Retiring.Microcode_Sequencer,14.10,% Slots,,idq.ms_uops,0.00,5.14,
42.302655668,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.03,% Clocks,,,0.00,5.14,
42.302655668,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
42.302655668,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.65,% Clocks,,idq.ms_switches,0.00,5.14,
42.302655668,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
42.302655668,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
42.302655668,S1-C2-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S1-C3,Frontend_Bound,29.67,% Slots,,,0.00,5.41,
42.302655668,S1-C3,Backend_Bound,44.75,% Slots,,,0.00,5.41,<==
42.302655668,S1-C3,Retiring,18.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.302655668,S1-C3,Frontend_Bound.Frontend_Latency,39.38,% Slots,,rs_events.empty_end,0.00,5.41,
42.302655668,S1-C3,Backend_Bound.Memory_Bound,21.84,% Slots,,,0.00,5.41,
42.302655668,S1-C3,Backend_Bound.Core_Bound,22.91,% Slots,,,0.00,5.41,
42.302655668,S1-C3,Retiring.Microcode_Sequencer,14.11,% Slots,,idq.ms_uops,0.00,5.14,
42.302655668,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.14,
42.302655668,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
42.302655668,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.00,% Clocks,,idq.ms_switches,0.00,5.14,
42.302655668,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
42.302655668,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
42.302655668,S1-C3-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S1-C4,Frontend_Bound,33.11,% Slots,,,0.00,5.4,
42.302655668,S1-C4,Backend_Bound,43.20,% Slots,,,0.00,5.4,<==
42.302655668,S1-C4,Retiring,17.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.13,
42.302655668,S1-C4,Frontend_Bound.Frontend_Latency,86.93,% Slots,,rs_events.empty_end,0.00,5.4,
42.302655668,S1-C4,Backend_Bound.Memory_Bound,23.69,% Slots,,,0.00,5.4,
42.302655668,S1-C4,Backend_Bound.Core_Bound,19.51,% Slots,,,0.00,5.4,
42.302655668,S1-C4,Retiring.Microcode_Sequencer,13.91,% Slots,,idq.ms_uops,0.00,5.13,
42.302655668,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.14,
42.302655668,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
42.302655668,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.00,% Clocks,,idq.ms_switches,0.00,5.14,
42.302655668,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
42.302655668,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.83,% Clocks,,,0.00,5.14,
42.302655668,S1-C4-T0,MUX,5.13,%,,,0.00,100.0,
42.302655668,S1-C5,Frontend_Bound,35.49,% Slots,,,0.00,5.4,
42.302655668,S1-C5,Backend_Bound,41.38,% Slots,,,0.00,5.4,
42.302655668,S1-C5,Retiring,18.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.302655668,S1-C5,Frontend_Bound.Frontend_Latency,35.87,% Slots,,rs_events.empty_end,0.00,5.4,
42.302655668,S1-C5,Backend_Bound.Core_Bound,33.12,% Slots,,,0.00,5.4,
42.302655668,S1-C5,Retiring.Microcode_Sequencer,14.65,% Slots,,idq.ms_uops,0.00,5.14,
42.302655668,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.34,% Clocks,,,0.00,5.14,
42.302655668,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
42.302655668,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.02,% Clocks,,idq.ms_switches,0.00,5.14,
42.302655668,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.84,% Clocks,,,0.00,5.14,<==
42.302655668,S1-C5-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S1-C6,Frontend_Bound,33.55,% Slots,,,0.00,5.41,
42.302655668,S1-C6,Backend_Bound,43.22,% Slots,,,0.00,5.41,<==
42.302655668,S1-C6,Retiring,17.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.302655668,S1-C6,Frontend_Bound.Frontend_Latency,41.12,% Slots,,rs_events.empty_end,0.00,5.41,
42.302655668,S1-C6,Backend_Bound.Memory_Bound,19.60,% Slots,,,0.00,5.41,
42.302655668,S1-C6,Backend_Bound.Core_Bound,23.62,% Slots,,,0.00,5.41,
42.302655668,S1-C6,Retiring.Microcode_Sequencer,13.26,% Slots,,idq.ms_uops,0.00,5.14,
42.302655668,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.14,
42.302655668,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
42.302655668,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.14,
42.302655668,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.29,
42.302655668,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
42.302655668,S1-C6-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S1-C7,Frontend_Bound,22.93,% Slots,,,0.00,5.4,
42.302655668,S1-C7,Backend_Bound,47.23,% Slots,,,0.00,5.4,
42.302655668,S1-C7,Retiring,18.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.14,
42.302655668,S1-C7,Frontend_Bound.Frontend_Latency,20.33,% Slots,,rs_events.empty_end,0.00,5.4,
42.302655668,S1-C7,Backend_Bound.Memory_Bound,49.41,% Slots,,,0.00,5.4,
42.302655668,S1-C7,Retiring.Microcode_Sequencer,14.59,% Slots,,idq.ms_uops,0.00,5.14,
42.302655668,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.26,% Clocks,,,0.00,5.14,
42.302655668,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.15,
42.302655668,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.43,% Clocks,,idq.ms_switches,0.00,5.14,
42.302655668,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,<==
42.302655668,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.42,
42.302655668,S1-C7-T0,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C0-T1,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C1-T1,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C2-T1,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C3-T1,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C4-T1,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C5-T1,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C6-T1,MUX,5.14,%,,,0.00,100.0,
42.302655668,S0-C7-T1,MUX,5.14,%,,,0.00,100.0,
42.302655668,S1-C0-T1,MUX,5.14,%,,,0.00,100.0,
42.302655668,S1-C1-T1,MUX,5.13,%,,,0.00,100.0,
42.302655668,S1-C2-T1,MUX,5.14,%,,,0.00,100.0,
42.302655668,S1-C3-T1,MUX,5.14,%,,,0.00,100.0,
42.302655668,S1-C4-T1,MUX,5.13,%,,,0.00,100.0,
42.302655668,S1-C5-T1,MUX,5.14,%,,,0.00,100.0,
42.302655668,S1-C6-T1,MUX,5.14,%,,,0.00,100.0,
42.302655668,S1-C7-T1,MUX,5.14,%,,,0.00,100.0,
43.803625042,S0-C0,Frontend_Bound,33.01,% Slots,,,0.00,5.06,
43.803625042,S0-C0,Bad_Speculation,11.36,% Slots,,,0.00,5.06,
43.803625042,S0-C0,Backend_Bound,29.44,% Slots,,,0.00,5.06,
43.803625042,S0-C0,Frontend_Bound.Frontend_Latency,37.98,% Slots,,rs_events.empty_end,0.00,5.06,
43.803625042,S0-C0,Bad_Speculation.Branch_Mispredicts,11.24,% Slots,,br_misp_retired.all_branches,0.00,5.06,
43.803625042,S0-C0,Backend_Bound.Memory_Bound,23.58,% Slots,,,0.00,5.06,
43.803625042,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
43.803625042,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
43.803625042,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S0-C1,Frontend_Bound,31.35,% Slots,,,0.00,5.06,
43.803625042,S0-C1,Bad_Speculation,14.56,% Slots,,,0.00,5.06,
43.803625042,S0-C1,Backend_Bound,23.44,% Slots,,,0.00,5.06,
43.803625042,S0-C1,Frontend_Bound.Frontend_Latency,29.11,% Slots,,rs_events.empty_end,0.00,5.06,
43.803625042,S0-C1,Bad_Speculation.Branch_Mispredicts,14.40,% Slots,,br_misp_retired.all_branches,0.00,5.06,
43.803625042,S0-C1,Backend_Bound.Core_Bound,13.85,% Slots,,,0.00,5.06,
43.803625042,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.33,
43.803625042,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
43.803625042,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S0-C2,Frontend_Bound,34.29,% Slots,,,0.00,5.06,<==
43.803625042,S0-C2,Bad_Speculation,12.31,% Slots,,,0.00,5.06,
43.803625042,S0-C2,Backend_Bound,14.10,% Slots,,,0.00,5.06,
43.803625042,S0-C2,Frontend_Bound.Frontend_Latency,21.04,% Slots,,rs_events.empty_end,0.00,5.06,
43.803625042,S0-C2,Frontend_Bound.Frontend_Bandwidth,20.97,% Slots,,,0.00,5.06,
43.803625042,S0-C2,Bad_Speculation.Branch_Mispredicts,12.02,% Slots,,br_misp_retired.all_branches,0.00,5.06,
43.803625042,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.26,% Clocks,,,0.00,5.33,
43.803625042,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
43.803625042,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.44,% Core_Clocks,,,0.00,5.07,
43.803625042,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S0-C3,Frontend_Bound,39.92,% Slots,,,0.00,5.06,
43.803625042,S0-C3,Bad_Speculation,13.13,% Slots,,,0.00,5.06,
43.803625042,S0-C3,Backend_Bound,22.27,% Slots,,,0.00,5.06,
43.803625042,S0-C3,Frontend_Bound.Frontend_Latency,27.46,% Slots,,rs_events.empty_end,0.00,5.06,
43.803625042,S0-C3,Frontend_Bound.Frontend_Bandwidth,15.97,% Slots,,,0.00,5.06,
43.803625042,S0-C3,Bad_Speculation.Branch_Mispredicts,12.97,% Slots,,br_misp_retired.all_branches,0.00,5.06,
43.803625042,S0-C3,Backend_Bound.Memory_Bound,20.31,% Slots,,,0.00,5.06,
43.803625042,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.33,
43.803625042,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
43.803625042,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.42,% Core_Clocks,,,0.00,5.07,
43.803625042,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.65,% Core_Clocks,,,0.00,5.33,
43.803625042,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.87,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
43.803625042,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S0-C4,Frontend_Bound,36.75,% Slots,,,0.00,5.06,<==
43.803625042,S0-C4,Bad_Speculation,13.31,% Slots,,,0.00,5.06,
43.803625042,S0-C4,Backend_Bound,23.91,% Slots,,,0.00,5.06,
43.803625042,S0-C4,Frontend_Bound.Frontend_Latency,26.91,% Slots,,rs_events.empty_end,0.00,5.06,
43.803625042,S0-C4,Frontend_Bound.Frontend_Bandwidth,24.54,% Slots,,,0.00,5.06,
43.803625042,S0-C4,Bad_Speculation.Branch_Mispredicts,13.12,% Slots,,br_misp_retired.all_branches,0.00,5.06,
43.803625042,S0-C4,Backend_Bound.Memory_Bound,32.60,% Slots,,,0.00,5.06,
43.803625042,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.14,% Clocks,,,0.00,5.33,
43.803625042,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
43.803625042,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.31,% Core_Clocks,,,0.00,5.06,
43.803625042,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.33,% Core_Clocks,,,0.00,5.33,
43.803625042,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
43.803625042,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S0-C5,Frontend_Bound,32.37,% Slots,,,0.00,5.06,
43.803625042,S0-C5,Bad_Speculation,16.31,% Slots,,,0.00,5.06,
43.803625042,S0-C5,Backend_Bound,26.00,% Slots,,,0.00,5.06,
43.803625042,S0-C5,Frontend_Bound.Frontend_Latency,35.43,% Slots,,rs_events.empty_end,0.00,5.05,
43.803625042,S0-C5,Frontend_Bound.Frontend_Bandwidth,16.76,% Slots,,,0.00,5.06,
43.803625042,S0-C5,Bad_Speculation.Branch_Mispredicts,16.05,% Slots,,br_misp_retired.all_branches,0.00,5.06,
43.803625042,S0-C5,Backend_Bound.Memory_Bound,36.42,% Slots,,,0.00,5.05,
43.803625042,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.26,% Clocks,,,0.00,5.33,
43.803625042,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
43.803625042,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.86,% Core_Clocks,,,0.00,5.07,
43.803625042,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.00,% Core_Clocks,,,0.00,5.33,
43.803625042,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
43.803625042,S0-C6,Frontend_Bound,37.14,% Slots,,,0.00,5.05,
43.803625042,S0-C6,Bad_Speculation,13.64,% Slots,,,0.00,5.05,
43.803625042,S0-C6,Backend_Bound,23.17,% Slots,,,0.00,5.05,
43.803625042,S0-C6,Frontend_Bound.Frontend_Latency,35.79,% Slots,,rs_events.empty_end,0.00,5.05,
43.803625042,S0-C6,Frontend_Bound.Frontend_Bandwidth,20.65,% Slots,,,0.00,5.05,
43.803625042,S0-C6,Bad_Speculation.Branch_Mispredicts,13.52,% Slots,,br_misp_retired.all_branches,0.00,5.05,
43.803625042,S0-C6,Backend_Bound.Memory_Bound,15.02,% Slots,,,0.00,5.05,
43.803625042,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.33,
43.803625042,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
43.803625042,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.32,% Core_Clocks,,,0.00,5.07,
43.803625042,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.71,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
43.803625042,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
43.803625042,S0-C7,Frontend_Bound,47.47,% Slots,,,0.00,5.06,
43.803625042,S0-C7,Bad_Speculation,14.10,% Slots,,,0.00,5.06,
43.803625042,S0-C7,Backend_Bound,17.50,% Slots,,,0.00,5.06,
43.803625042,S0-C7,Frontend_Bound.Frontend_Latency,38.22,% Slots,,rs_events.empty_end,0.00,5.06,
43.803625042,S0-C7,Frontend_Bound.Frontend_Bandwidth,52.04,% Slots,,,0.00,5.06,<==
43.803625042,S0-C7,Bad_Speculation.Branch_Mispredicts,13.86,% Slots,,br_misp_retired.all_branches,0.00,5.06,
43.803625042,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.65,% Clocks,,,0.00,5.33,
43.803625042,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.87,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
43.803625042,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C0,Frontend_Bound,28.43,% Slots,,,0.00,5.07,
43.803625042,S1-C0,Bad_Speculation,16.60,% Slots,,,0.00,5.07,
43.803625042,S1-C0,Backend_Bound,29.24,% Slots,,,0.00,5.07,
43.803625042,S1-C0,Bad_Speculation.Branch_Mispredicts,16.34,% Slots,,br_misp_retired.all_branches,0.00,5.07,
43.803625042,S1-C0,Backend_Bound.Memory_Bound,10.87,% Slots,,,0.00,5.06,
43.803625042,S1-C0,Backend_Bound.Core_Bound,18.37,% Slots,,,0.00,5.06,<==
43.803625042,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.65,
43.803625042,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.26,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
43.803625042,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.69,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.33,
43.803625042,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C1,Frontend_Bound,28.91,% Slots,,,0.00,5.06,
43.803625042,S1-C1,Bad_Speculation,15.27,% Slots,,,0.00,5.06,
43.803625042,S1-C1,Backend_Bound,24.18,% Slots,,,0.00,5.06,
43.803625042,S1-C1,Frontend_Bound.Frontend_Latency,17.98,% Slots,,rs_events.empty_end,0.00,5.06,
43.803625042,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.12,% Slots,,,0.00,5.06,
43.803625042,S1-C1,Bad_Speculation.Branch_Mispredicts,15.07,% Slots,,br_misp_retired.all_branches,0.00,5.06,
43.803625042,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.36,% Clocks,,,0.00,5.33,
43.803625042,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
43.803625042,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,21.28,% Core_Clocks,,,0.00,5.07,
43.803625042,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.90,% Core_Clocks,,,0.00,5.33,
43.803625042,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
43.803625042,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C2,Frontend_Bound,39.27,% Slots,,,0.00,5.06,
43.803625042,S1-C2,Bad_Speculation,12.29,% Slots,,,0.00,5.06,
43.803625042,S1-C2,Backend_Bound,27.93,% Slots,,,0.00,5.06,
43.803625042,S1-C2,Frontend_Bound.Frontend_Latency,29.15,% Slots,,rs_events.empty_end,0.00,5.06,
43.803625042,S1-C2,Bad_Speculation.Branch_Mispredicts,12.08,% Slots,,br_misp_retired.all_branches,0.00,5.06,
43.803625042,S1-C2,Backend_Bound.Core_Bound,19.12,% Slots,,,0.00,5.06,
43.803625042,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.67,% Clocks,,,0.00,5.33,
43.803625042,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
43.803625042,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,100.74,% Clocks,,,0.00,5.33,
43.803625042,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C3,Frontend_Bound,28.36,% Slots,,,0.00,5.07,<==
43.803625042,S1-C3,Bad_Speculation,18.19,% Slots,,,0.00,5.07,
43.803625042,S1-C3,Backend_Bound,19.25,% Slots,,,0.00,5.07,
43.803625042,S1-C3,Frontend_Bound.Frontend_Latency,16.15,% Slots,,rs_events.empty_end,0.00,5.06,
43.803625042,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.21,% Slots,,,0.00,5.07,
43.803625042,S1-C3,Bad_Speculation.Branch_Mispredicts,17.96,% Slots,,br_misp_retired.all_branches,0.00,5.07,
43.803625042,S1-C3,Backend_Bound.Memory_Bound,13.51,% Slots,,,0.00,5.06,
43.803625042,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.67,% Clocks,,,0.00,5.33,
43.803625042,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
43.803625042,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.42,% Core_Clocks,,,0.00,5.07,
43.803625042,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.13,% Core_Clocks,,,0.00,5.33,
43.803625042,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.02,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
43.803625042,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C4,Frontend_Bound,30.22,% Slots,,,0.00,5.06,
43.803625042,S1-C4,Bad_Speculation,19.87,% Slots,,,0.00,5.06,
43.803625042,S1-C4,Backend_Bound,21.76,% Slots,,,0.00,5.06,
43.803625042,S1-C4,Frontend_Bound.Frontend_Bandwidth,11.52,% Slots,,,0.00,5.06,
43.803625042,S1-C4,Bad_Speculation.Branch_Mispredicts,19.64,% Slots,,br_misp_retired.all_branches,0.00,5.06,
43.803625042,S1-C4,Backend_Bound.Core_Bound,12.05,% Slots,,,0.00,5.06,
43.803625042,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,23.15,% Core_Clocks,,,0.00,5.06,<==
43.803625042,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.76,% Core_Clocks,,,0.00,5.33,
43.803625042,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C5,Frontend_Bound,43.28,% Slots,,,0.00,5.06,<==
43.803625042,S1-C5,Bad_Speculation,11.51,% Slots,,,0.00,5.06,
43.803625042,S1-C5,Backend_Bound,25.37,% Slots,,,0.00,5.06,
43.803625042,S1-C5,Retiring,17.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
43.803625042,S1-C5,Frontend_Bound.Frontend_Latency,27.99,% Slots,,rs_events.empty_end,0.00,5.06,
43.803625042,S1-C5,Frontend_Bound.Frontend_Bandwidth,23.81,% Slots,,,0.00,5.06,
43.803625042,S1-C5,Bad_Speculation.Branch_Mispredicts,11.33,% Slots,,br_misp_retired.all_branches,0.00,5.06,
43.803625042,S1-C5,Backend_Bound.Memory_Bound,12.15,% Slots,,,0.00,5.06,
43.803625042,S1-C5,Backend_Bound.Core_Bound,13.22,% Slots,,,0.00,5.06,
43.803625042,S1-C5,Retiring.Microcode_Sequencer,7.59,% Slots,,idq.ms_uops,0.00,5.34,
43.803625042,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.03,% Clocks,,,0.00,5.32,
43.803625042,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
43.803625042,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,2.79,% Clocks,,idq.ms_switches,0.00,5.32,
43.803625042,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.88,% Core_Clocks,,,0.00,5.07,
43.803625042,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
43.803625042,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.37,% Clocks,,,0.00,5.32,
43.803625042,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C6,Frontend_Bound,39.85,% Slots,,,0.00,5.06,
43.803625042,S1-C6,Bad_Speculation,15.34,% Slots,,,0.00,5.06,
43.803625042,S1-C6,Backend_Bound,18.49,% Slots,,,0.00,5.06,
43.803625042,S1-C6,Frontend_Bound.Frontend_Bandwidth,23.16,% Slots,,,0.00,5.06,
43.803625042,S1-C6,Bad_Speculation.Branch_Mispredicts,15.13,% Slots,,br_misp_retired.all_branches,0.00,5.06,
43.803625042,S1-C6,Backend_Bound.Core_Bound,10.37,% Slots,,,0.00,5.06,
43.803625042,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.57,% Core_Clocks,,,0.00,5.07,<==
43.803625042,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.67,% Core_Clocks,,,0.00,5.33,
43.803625042,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.39,% Clocks,,,0.00,5.32,
43.803625042,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C7,Frontend_Bound,38.27,% Slots,,,0.00,5.06,
43.803625042,S1-C7,Backend_Bound,39.27,% Slots,,,0.00,5.06,
43.803625042,S1-C7,Frontend_Bound.Frontend_Latency,38.94,% Slots,,rs_events.empty_end,0.00,5.06,
43.803625042,S1-C7,Backend_Bound.Memory_Bound,10.15,% Slots,,,0.00,5.06,
43.803625042,S1-C7,Backend_Bound.Core_Bound,29.12,% Slots,,,0.00,5.06,<==
43.803625042,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
43.803625042,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
43.803625042,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
43.803625042,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
43.803625042,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
45.300833875,S0-C0,Bad_Speculation,12.81,% Slots,,,0.00,5.35,
45.300833875,S0-C0,Bad_Speculation.Branch_Mispredicts,12.65,% Slots,,br_misp_retired.all_branches,0.00,5.24,
45.300833875,S0-C0,Backend_Bound,31.46,% Slots,,,0.00,5.35,<==
45.300833875,S0-C0,Backend_Bound.Memory_Bound,13.63,% Slots,,,0.00,5.09,
45.300833875,S0-C0,Backend_Bound.Core_Bound,17.83,% Slots,,,0.00,5.09,
45.300833875,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
45.300833875,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.58,% Clocks,,,0.00,5.34,
45.300833875,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
45.300833875,S0-C1,Frontend_Bound,26.58,% Slots,,,0.00,5.35,
45.300833875,S0-C1,Bad_Speculation,15.13,% Slots,,,0.00,5.35,
45.300833875,S0-C1,Backend_Bound,28.79,% Slots,,,0.00,5.35,
45.300833875,S0-C1,Frontend_Bound.Frontend_Latency,17.72,% Slots,,rs_events.empty_end,0.00,5.35,
45.300833875,S0-C1,Bad_Speculation.Branch_Mispredicts,14.93,% Slots,,br_misp_retired.all_branches,0.00,5.24,
45.300833875,S0-C1,Backend_Bound.Memory_Bound,21.34,% Slots,,,0.00,5.09,
45.300833875,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
45.300833875,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.43,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
45.300833875,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
45.300833875,S0-C2,Frontend_Bound,30.96,% Slots,,,0.00,5.36,<==
45.300833875,S0-C2,Backend_Bound,19.92,% Slots,,,0.00,5.36,
45.300833875,S0-C2,Frontend_Bound.Frontend_Latency,18.36,% Slots,,rs_events.empty_end,0.00,5.35,
45.300833875,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.46,% Slots,,,0.00,5.36,
45.300833875,S0-C2,Backend_Bound.Memory_Bound,22.19,% Slots,,,0.00,5.09,
45.300833875,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.98,% Clocks,,,0.00,5.36,
45.300833875,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
45.300833875,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.66,% Core_Clocks,,,0.00,5.36,
45.300833875,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.43,% Core_Clocks,,,0.00,5.36,
45.300833875,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
45.300833875,S0-C3,Frontend_Bound,23.77,% Slots,,,0.00,5.36,
45.300833875,S0-C3,Bad_Speculation,13.49,% Slots,,,0.00,5.36,
45.300833875,S0-C3,Backend_Bound,27.70,% Slots,,,0.00,5.36,
45.300833875,S0-C3,Bad_Speculation.Branch_Mispredicts,13.24,% Slots,,br_misp_retired.all_branches,0.00,5.23,
45.300833875,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,8.64,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,<==
45.300833875,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
45.300833875,S0-C4,Frontend_Bound,25.59,% Slots,,,0.00,5.35,
45.300833875,S0-C4,Bad_Speculation,17.41,% Slots,,,0.00,5.35,
45.300833875,S0-C4,Backend_Bound,25.01,% Slots,,,0.00,5.35,
45.300833875,S0-C4,Frontend_Bound.Frontend_Latency,18.98,% Slots,,rs_events.empty_end,0.00,5.35,
45.300833875,S0-C4,Frontend_Bound.Frontend_Bandwidth,27.21,% Slots,,,0.00,5.35,
45.300833875,S0-C4,Bad_Speculation.Branch_Mispredicts,17.28,% Slots,,br_misp_retired.all_branches,0.00,5.23,
45.300833875,S0-C4,Backend_Bound.Memory_Bound,16.46,% Slots,,,0.00,5.09,
45.300833875,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.07,% Clocks,,,0.00,5.35,
45.300833875,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,
45.300833875,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.50,% Core_Clocks,,,0.00,5.36,
45.300833875,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,46.93,% Core_Clocks,,,0.00,5.35,<==
45.300833875,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,5.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
45.300833875,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
45.300833875,S0-C5,Frontend_Bound,32.32,% Slots,,,0.00,5.35,
45.300833875,S0-C5,Bad_Speculation,18.11,% Slots,,,0.00,5.35,
45.300833875,S0-C5,Backend_Bound,26.03,% Slots,,,0.00,5.35,
45.300833875,S0-C5,Retiring,26.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
45.300833875,S0-C5,Frontend_Bound.Frontend_Latency,20.42,% Slots,,rs_events.empty_end,0.00,5.35,
45.300833875,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.95,% Slots,,,0.00,5.35,
45.300833875,S0-C5,Bad_Speculation.Branch_Mispredicts,17.24,% Slots,,br_misp_retired.all_branches,0.00,5.23,
45.300833875,S0-C5,Backend_Bound.Core_Bound,74.65,% Slots,,,0.00,5.09,
45.300833875,S0-C5,Retiring.Microcode_Sequencer,2.80,% Slots,,idq.ms_uops,0.00,5.35,
45.300833875,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.17,<==
45.300833875,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.52,% Clocks,,idq.ms_switches,0.00,5.36,
45.300833875,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.55,% Core_Clocks,,,0.00,5.36,
45.300833875,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,50.46,% Core_Clocks,,,0.00,5.36,
45.300833875,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
45.300833875,S0-C6,Frontend_Bound,34.40,% Slots,,,0.00,5.35,
45.300833875,S0-C6,Bad_Speculation,18.70,% Slots,,,0.00,5.35,
45.300833875,S0-C6,Backend_Bound,22.64,% Slots,,,0.00,5.35,
45.300833875,S0-C6,Frontend_Bound.Frontend_Latency,20.50,% Slots,,rs_events.empty_end,0.00,5.35,
45.300833875,S0-C6,Bad_Speculation.Branch_Mispredicts,18.47,% Slots,,br_misp_retired.all_branches,0.00,5.23,
45.300833875,S0-C6,Backend_Bound.Memory_Bound,18.55,% Slots,,,0.00,5.09,
45.300833875,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
45.300833875,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.19,
45.300833875,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
45.300833875,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
45.300833875,S0-C7,Frontend_Bound,31.04,% Slots,,,0.00,5.35,
45.300833875,S0-C7,Bad_Speculation,14.88,% Slots,,,0.00,5.35,
45.300833875,S0-C7,Backend_Bound,21.48,% Slots,,,0.00,5.35,
45.300833875,S0-C7,Frontend_Bound.Frontend_Latency,16.75,% Slots,,rs_events.empty_end,0.00,5.35,
45.300833875,S0-C7,Bad_Speculation.Branch_Mispredicts,14.71,% Slots,,br_misp_retired.all_branches,0.00,5.23,
45.300833875,S0-C7,Backend_Bound.Memory_Bound,12.84,% Slots,,,0.00,5.09,
45.300833875,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.45,% Clocks,,,0.00,5.35,
45.300833875,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.33,% Clocks_est,,br_misp_retired.all_branches,0.00,5.18,<==
45.300833875,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,15.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
45.300833875,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,8.63,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.08,
45.300833875,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
45.300833875,S1-C0,Frontend_Bound,28.53,% Slots,,,0.00,5.35,
45.300833875,S1-C0,Bad_Speculation,17.92,% Slots,,,0.00,5.35,
45.300833875,S1-C0,Backend_Bound,18.76,% Slots,,,0.00,5.35,
45.300833875,S1-C0,Frontend_Bound.Frontend_Latency,16.85,% Slots,,rs_events.empty_end,0.00,5.35,
45.300833875,S1-C0,Bad_Speculation.Branch_Mispredicts,17.68,% Slots,,br_misp_retired.all_branches,0.00,5.23,
45.300833875,S1-C0,Backend_Bound.Memory_Bound,19.46,% Slots,,,0.00,5.09,
45.300833875,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.54,% Clocks,,,0.00,5.35,
45.300833875,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.08,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,<==
45.300833875,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,24.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
45.300833875,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.07,
45.300833875,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
45.300833875,S1-C1,Frontend_Bound,31.54,% Slots,,,0.00,5.36,<==
45.300833875,S1-C1,Bad_Speculation,18.05,% Slots,,,0.00,5.36,
45.300833875,S1-C1,Backend_Bound,18.82,% Slots,,,0.00,5.36,
45.300833875,S1-C1,Bad_Speculation.Branch_Mispredicts,17.90,% Slots,,br_misp_retired.all_branches,0.00,5.23,
45.300833875,S1-C1,Backend_Bound.Core_Bound,10.15,% Slots,,,0.00,5.1,
45.300833875,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.40,% Clocks,,,0.00,5.33,
45.300833875,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
45.300833875,S1-C2,Frontend_Bound,31.39,% Slots,,,0.00,5.35,<==
45.300833875,S1-C2,Bad_Speculation,18.74,% Slots,,,0.00,5.35,
45.300833875,S1-C2,Backend_Bound,14.07,% Slots,,,0.00,5.35,
45.300833875,S1-C2,Frontend_Bound.Frontend_Latency,23.94,% Slots,,rs_events.empty_end,0.00,5.35,
45.300833875,S1-C2,Frontend_Bound.Frontend_Bandwidth,25.92,% Slots,,,0.00,5.35,
45.300833875,S1-C2,Bad_Speculation.Branch_Mispredicts,18.48,% Slots,,br_misp_retired.all_branches,0.00,5.22,
45.300833875,S1-C2,Backend_Bound.Core_Bound,21.98,% Slots,,,0.00,5.1,
45.300833875,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
45.300833875,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.09,% Core_Clocks,,,0.00,5.36,
45.300833875,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.70,% Core_Clocks,,,0.00,5.36,
45.300833875,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.00,% Clocks,,,0.00,5.34,
45.300833875,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
45.300833875,S1-C3,Frontend_Bound,31.45,% Slots,,,0.00,5.35,
45.300833875,S1-C3,Bad_Speculation,15.03,% Slots,,,0.00,5.35,
45.300833875,S1-C3,Backend_Bound,10.94,% Slots,,,0.00,5.35,
45.300833875,S1-C3,Retiring,33.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
45.300833875,S1-C3,Frontend_Bound.Frontend_Latency,18.84,% Slots,,rs_events.empty_end,0.00,5.35,
45.300833875,S1-C3,Bad_Speculation.Branch_Mispredicts,14.88,% Slots,,br_misp_retired.all_branches,0.00,5.25,
45.300833875,S1-C3,Backend_Bound.Core_Bound,67.56,% Slots,,,0.00,5.09,
45.300833875,S1-C3,Retiring.Microcode_Sequencer,1.14,% Slots,,idq.ms_uops,0.00,5.36,<==
45.300833875,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
45.300833875,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.44,% Clocks,,idq.ms_switches,0.00,5.36,
45.300833875,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.36,% Clocks,,,0.00,5.34,
45.300833875,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
45.300833875,S1-C4,Frontend_Bound,35.58,% Slots,,,0.00,5.36,<==
45.300833875,S1-C4,Bad_Speculation,13.79,% Slots,,,0.00,5.36,
45.300833875,S1-C4,Backend_Bound,19.60,% Slots,,,0.00,5.36,
45.300833875,S1-C4,Frontend_Bound.Frontend_Latency,22.24,% Slots,,rs_events.empty_end,0.00,5.35,
45.300833875,S1-C4,Frontend_Bound.Frontend_Bandwidth,17.34,% Slots,,,0.00,5.36,
45.300833875,S1-C4,Bad_Speculation.Branch_Mispredicts,13.61,% Slots,,br_misp_retired.all_branches,0.00,5.25,
45.300833875,S1-C4,Backend_Bound.Memory_Bound,30.61,% Slots,,,0.00,5.09,
45.300833875,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.25,% Clocks,,,0.00,5.36,
45.300833875,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.19,
45.300833875,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.55,% Core_Clocks,,,0.00,5.36,
45.300833875,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.60,% Core_Clocks,,,0.00,5.36,
45.300833875,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
45.300833875,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.89,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
45.300833875,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
45.300833875,S1-C5,Frontend_Bound,32.62,% Slots,,,0.00,5.36,<==
45.300833875,S1-C5,Bad_Speculation,20.21,% Slots,,,0.00,5.36,
45.300833875,S1-C5,Backend_Bound,16.15,% Slots,,,0.00,5.36,
45.300833875,S1-C5,Bad_Speculation.Branch_Mispredicts,19.91,% Slots,,br_misp_retired.all_branches,0.00,5.08,
45.300833875,S1-C5,Backend_Bound.Memory_Bound,25.24,% Slots,,,0.00,5.1,
45.300833875,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,28.28,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.21,
45.300833875,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
45.300833875,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
45.300833875,S1-C6,Frontend_Bound.Frontend_Bandwidth,11.99,% Slots,,,0.00,5.35,
45.300833875,S1-C6,Bad_Speculation.Branch_Mispredicts,16.53,% Slots,,br_misp_retired.all_branches,0.00,5.08,
45.300833875,S1-C6,Backend_Bound.Memory_Bound,17.47,% Slots,,,0.00,5.09,
45.300833875,S1-C6,Backend_Bound.Core_Bound,21.18,% Slots,,,0.00,5.09,
45.300833875,S1-C6,Bad_Speculation,16.73,% Slots,,,0.00,5.35,
45.300833875,S1-C6,Backend_Bound,38.66,% Slots,,,0.00,5.35,<==
45.300833875,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.51,% Core_Clocks,,,0.00,5.36,
45.300833875,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,29.38,% Core_Clocks,,,0.00,5.36,
45.300833875,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.05,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.2,
45.300833875,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
45.300833875,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.15,% Clocks,,,0.00,5.34,
45.300833875,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
45.300833875,S1-C7,Frontend_Bound,27.56,% Slots,,,0.00,5.35,
45.300833875,S1-C7,Bad_Speculation,12.89,% Slots,,,0.00,5.35,
45.300833875,S1-C7,Backend_Bound,21.62,% Slots,,,0.00,5.35,
45.300833875,S1-C7,Retiring,27.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
45.300833875,S1-C7,Frontend_Bound.Frontend_Latency,26.23,% Slots,,rs_events.empty_end,0.00,5.35,
45.300833875,S1-C7,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.08,
45.300833875,S1-C7,Backend_Bound.Core_Bound,46.77,% Slots,,,0.00,5.18,
45.300833875,S1-C7,Retiring.Microcode_Sequencer,2.36,% Slots,,idq.ms_uops,0.00,5.35,<==
45.300833875,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.36,% Clocks,,,0.00,5.35,
45.300833875,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.2,
45.300833875,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.84,% Clocks,,idq.ms_switches,0.00,5.35,
45.300833875,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.94,% Clocks,,,0.00,5.34,
45.300833875,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
45.300833875,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
45.300833875,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
45.300833875,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
45.300833875,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
45.300833875,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
45.300833875,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
45.300833875,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
45.300833875,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
45.300833875,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
45.300833875,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
45.300833875,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
45.300833875,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
45.300833875,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
45.300833875,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
45.300833875,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
45.300833875,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
46.798338665,S0-C0,Frontend_Bound.Frontend_Bandwidth,21.69,% Slots,,,0.00,5.07,
46.798338665,S0-C0,Bad_Speculation.Branch_Mispredicts,12.67,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.798338665,S0-C0,Backend_Bound.Memory_Bound,21.40,% Slots,,,0.00,5.33,
46.798338665,S0-C0,Backend_Bound.Core_Bound,20.27,% Slots,,,0.00,5.33,
46.798338665,S0-C0,Bad_Speculation,12.86,% Slots,,,0.00,5.33,
46.798338665,S0-C0,Backend_Bound,41.68,% Slots,,,0.00,5.33,<==
46.798338665,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.23,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
46.798338665,S0-C0-T0,Backend_Bound.Memory_Bound.L2_Bound,7.33,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.59,
46.798338665,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
46.798338665,S0-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.68,% Clocks,,,0.00,5.07,
46.798338665,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S0-C1,Frontend_Bound,31.69,% Slots,,,0.00,5.33,
46.798338665,S0-C1,Bad_Speculation,16.07,% Slots,,,0.00,5.33,
46.798338665,S0-C1,Backend_Bound,21.88,% Slots,,,0.00,5.33,
46.798338665,S0-C1,Retiring,20.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
46.798338665,S0-C1,Frontend_Bound.Frontend_Latency,26.12,% Slots,,rs_events.empty_end,0.00,5.33,
46.798338665,S0-C1,Frontend_Bound.Frontend_Bandwidth,38.56,% Slots,,,0.00,5.07,
46.798338665,S0-C1,Bad_Speculation.Branch_Mispredicts,15.90,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.798338665,S0-C1,Backend_Bound.Memory_Bound,13.56,% Slots,,,0.00,5.32,
46.798338665,S0-C1,Retiring.Microcode_Sequencer,7.03,% Slots,,idq.ms_uops,0.00,5.06,
46.798338665,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.06,
46.798338665,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
46.798338665,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.82,% Clocks,,idq.ms_switches,0.00,5.06,
46.798338665,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.55,% Core_Clocks,,,0.00,5.33,<==
46.798338665,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
46.798338665,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S0-C2,Frontend_Bound,25.82,% Slots,,,0.00,5.33,
46.798338665,S0-C2,Backend_Bound,22.37,% Slots,,,0.00,5.33,
46.798338665,S0-C2,Retiring,44.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
46.798338665,S0-C2,Frontend_Bound.Frontend_Latency,16.92,% Slots,,rs_events.empty_end,0.00,5.33,
46.798338665,S0-C2,Frontend_Bound.Frontend_Bandwidth,17.29,% Slots,,,0.00,5.07,
46.798338665,S0-C2,Backend_Bound.Memory_Bound,20.05,% Slots,,,0.00,5.32,
46.798338665,S0-C2,Retiring.Microcode_Sequencer,6.00,% Slots,,idq.ms_uops,0.00,5.07,<==
46.798338665,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
46.798338665,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.21,% Clocks,,idq.ms_switches,0.00,5.07,
46.798338665,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.60,% Core_Clocks,,,0.00,5.33,
46.798338665,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.76,% Core_Clocks,,,0.00,5.32,
46.798338665,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
46.798338665,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S0-C3,Frontend_Bound,32.21,% Slots,,,0.00,5.33,
46.798338665,S0-C3,Bad_Speculation,10.12,% Slots,,,0.00,5.33,
46.798338665,S0-C3,Backend_Bound,21.31,% Slots,,,0.00,5.33,
46.798338665,S0-C3,Retiring,27.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
46.798338665,S0-C3,Frontend_Bound.Frontend_Bandwidth,78.07,% Slots,,,0.00,5.06,
46.798338665,S0-C3,Bad_Speculation.Branch_Mispredicts,9.98,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.798338665,S0-C3,Backend_Bound.Memory_Bound,12.84,% Slots,,,0.00,5.32,
46.798338665,S0-C3,Retiring.Microcode_Sequencer,6.93,% Slots,,idq.ms_uops,0.00,5.06,
46.798338665,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.78,% Clocks,,idq.ms_switches,0.00,5.06,
46.798338665,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.26,% Core_Clocks,,,0.00,5.32,<==
46.798338665,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.36,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
46.798338665,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S0-C4,Frontend_Bound,32.88,% Slots,,,0.00,5.33,
46.798338665,S0-C4,Backend_Bound,15.91,% Slots,,,0.00,5.33,
46.798338665,S0-C4,Retiring,38.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
46.798338665,S0-C4,Frontend_Bound.Frontend_Latency,18.16,% Slots,,rs_events.empty_end,0.00,5.33,
46.798338665,S0-C4,Frontend_Bound.Frontend_Bandwidth,18.34,% Slots,,,0.00,5.06,
46.798338665,S0-C4,Retiring.Microcode_Sequencer,2.61,% Slots,,idq.ms_uops,0.00,5.06,<==
46.798338665,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.56,% Clocks,,,0.00,5.06,
46.798338665,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.10,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
46.798338665,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.26,% Clocks,,idq.ms_switches,0.00,5.06,
46.798338665,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.25,% Core_Clocks,,,0.00,5.33,
46.798338665,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S0-C5,Frontend_Bound,34.22,% Slots,,,0.00,5.33,
46.798338665,S0-C5,Backend_Bound,15.73,% Slots,,,0.00,5.33,
46.798338665,S0-C5,Retiring,47.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
46.798338665,S0-C5,Frontend_Bound.Frontend_Latency,15.36,% Slots,,rs_events.empty_end,0.00,5.33,
46.798338665,S0-C5,Frontend_Bound.Frontend_Bandwidth,29.16,% Slots,,,0.00,5.06,
46.798338665,S0-C5,Backend_Bound.Memory_Bound,12.56,% Slots,,,0.00,5.33,
46.798338665,S0-C5,Retiring.Microcode_Sequencer,3.93,% Slots,,idq.ms_uops,0.00,5.07,<==
46.798338665,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.37,% Clocks,,idq.ms_switches,0.00,5.05,
46.798338665,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,48.34,% Core_Clocks,,,0.00,5.32,
46.798338665,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
46.798338665,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
46.798338665,S0-C6,Frontend_Bound,28.44,% Slots,,,0.00,5.33,
46.798338665,S0-C6,Bad_Speculation,15.47,% Slots,,,0.00,5.33,
46.798338665,S0-C6,Backend_Bound,30.75,% Slots,,,0.00,5.33,
46.798338665,S0-C6,Frontend_Bound.Frontend_Bandwidth,22.74,% Slots,,,0.00,5.07,
46.798338665,S0-C6,Bad_Speculation.Branch_Mispredicts,15.29,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.798338665,S0-C6,Backend_Bound.Memory_Bound,18.07,% Slots,,,0.00,5.32,<==
46.798338665,S0-C6,Backend_Bound.Core_Bound,12.68,% Slots,,,0.00,5.32,
46.798338665,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.94,% Core_Clocks,,,0.00,5.33,
46.798338665,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.35,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
46.798338665,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,11.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
46.798338665,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.31,% Clocks,,,0.00,5.07,
46.798338665,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S0-C7,Frontend_Bound,37.83,% Slots,,,0.00,5.33,
46.798338665,S0-C7,Bad_Speculation,11.02,% Slots,,,0.00,5.33,
46.798338665,S0-C7,Backend_Bound,27.22,% Slots,,,0.00,5.33,
46.798338665,S0-C7,Retiring,21.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
46.798338665,S0-C7,Frontend_Bound.Frontend_Bandwidth,37.53,% Slots,,,0.00,5.07,<==
46.798338665,S0-C7,Bad_Speculation.Branch_Mispredicts,10.52,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.798338665,S0-C7,Backend_Bound.Memory_Bound,16.77,% Slots,,,0.00,5.32,
46.798338665,S0-C7,Backend_Bound.Core_Bound,10.45,% Slots,,,0.00,5.32,
46.798338665,S0-C7,Retiring.Microcode_Sequencer,5.93,% Slots,,idq.ms_uops,0.00,5.06,
46.798338665,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.24,% Clocks,,idq.ms_switches,0.00,5.06,
46.798338665,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
46.798338665,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C0,Frontend_Bound,21.18,% Slots,,,0.00,5.33,
46.798338665,S1-C0,Bad_Speculation,12.08,% Slots,,,0.00,5.33,
46.798338665,S1-C0,Backend_Bound,38.42,% Slots,,,0.00,5.33,
46.798338665,S1-C0,Frontend_Bound.Frontend_Latency,23.18,% Slots,,rs_events.empty_end,0.00,5.32,
46.798338665,S1-C0,Bad_Speculation.Branch_Mispredicts,10.93,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.798338665,S1-C0,Backend_Bound.Memory_Bound,28.67,% Slots,,,0.00,5.32,
46.798338665,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.29,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
46.798338665,S1-C0-T0,Backend_Bound.Memory_Bound.Store_Bound,20.22,% Stalls,This metric estimates how often CPU was stalled due to store memory accesses...,mem_uops_retired.all_stores:pp,0.00,5.34,<==
46.798338665,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C1,Bad_Speculation,17.84,% Slots,,,0.00,5.33,
46.798338665,S1-C1,Bad_Speculation.Branch_Mispredicts,17.60,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.798338665,S1-C1,Backend_Bound,34.13,% Slots,,,0.00,5.33,
46.798338665,S1-C1,Backend_Bound.Memory_Bound,13.55,% Slots,,,0.00,5.32,
46.798338665,S1-C1,Backend_Bound.Core_Bound,20.58,% Slots,,,0.00,5.32,
46.798338665,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.34,% Clocks,,,0.00,5.07,<==
46.798338665,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C2,Bad_Speculation,21.34,% Slots,,,0.00,5.33,
46.798338665,S1-C2,Bad_Speculation.Branch_Mispredicts,21.07,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.798338665,S1-C2,Backend_Bound,27.97,% Slots,,,0.00,5.33,
46.798338665,S1-C2,Backend_Bound.Memory_Bound,35.88,% Slots,,,0.00,5.32,<==
46.798338665,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
46.798338665,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
46.798338665,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.26,% Slots,,,0.00,5.06,
46.798338665,S1-C3,Bad_Speculation.Branch_Mispredicts,12.43,% Slots,,br_misp_retired.all_branches,0.00,5.33,
46.798338665,S1-C3,Backend_Bound.Memory_Bound,24.76,% Slots,,,0.00,5.33,
46.798338665,S1-C3,Backend_Bound.Core_Bound,10.93,% Slots,,,0.00,5.33,
46.798338665,S1-C3,Bad_Speculation,12.61,% Slots,,,0.00,5.33,
46.798338665,S1-C3,Backend_Bound,35.68,% Slots,,,0.00,5.33,
46.798338665,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.43,% Core_Clocks,,,0.00,5.33,
46.798338665,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,<==
46.798338665,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C4,Frontend_Bound,25.81,% Slots,,,0.00,5.33,
46.798338665,S1-C4,Backend_Bound,21.68,% Slots,,,0.00,5.33,
46.798338665,S1-C4,Retiring,50.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
46.798338665,S1-C4,Frontend_Bound.Frontend_Bandwidth,15.95,% Slots,,,0.00,5.07,
46.798338665,S1-C4,Backend_Bound.Core_Bound,14.69,% Slots,,,0.00,5.32,
46.798338665,S1-C4,Retiring.Microcode_Sequencer,5.35,% Slots,,idq.ms_uops,0.00,5.06,<==
46.798338665,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.06,
46.798338665,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.86,% Clocks,,,0.00,5.07,
46.798338665,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C5,Frontend_Bound,29.74,% Slots,,,0.00,5.33,
46.798338665,S1-C5,Bad_Speculation,16.25,% Slots,,,0.00,5.33,
46.798338665,S1-C5,Backend_Bound,29.77,% Slots,,,0.00,5.33,
46.798338665,S1-C5,Retiring,35.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
46.798338665,S1-C5,Frontend_Bound.Frontend_Latency,18.04,% Slots,,rs_events.empty_end,0.00,5.33,
46.798338665,S1-C5,Frontend_Bound.Frontend_Bandwidth,12.28,% Slots,,,0.00,5.07,
46.798338665,S1-C5,Bad_Speculation.Branch_Mispredicts,16.07,% Slots,,br_misp_retired.all_branches,0.00,5.32,
46.798338665,S1-C5,Backend_Bound.Memory_Bound,29.56,% Slots,,,0.00,5.32,
46.798338665,S1-C5,Retiring.Microcode_Sequencer,4.02,% Slots,,idq.ms_uops,0.00,5.07,<==
46.798338665,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
46.798338665,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.45,% Clocks,,idq.ms_switches,0.00,5.06,
46.798338665,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.20,% Core_Clocks,,,0.00,5.33,
46.798338665,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.25,% Core_Clocks,,,0.00,5.33,
46.798338665,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
46.798338665,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
46.798338665,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C6,Frontend_Bound,27.38,% Slots,,,0.00,5.33,
46.798338665,S1-C6,Bad_Speculation,16.56,% Slots,,,0.00,5.33,
46.798338665,S1-C6,Backend_Bound,24.16,% Slots,,,0.00,5.33,
46.798338665,S1-C6,Retiring,22.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
46.798338665,S1-C6,Frontend_Bound.Frontend_Latency,15.63,% Slots,,rs_events.empty_end,0.00,5.33,
46.798338665,S1-C6,Frontend_Bound.Frontend_Bandwidth,51.68,% Slots,,,0.00,5.07,<==
46.798338665,S1-C6,Bad_Speculation.Branch_Mispredicts,16.37,% Slots,,br_misp_retired.all_branches,0.00,5.32,
46.798338665,S1-C6,Backend_Bound.Memory_Bound,15.51,% Slots,,,0.00,5.32,
46.798338665,S1-C6,Retiring.Microcode_Sequencer,4.95,% Slots,,idq.ms_uops,0.00,5.07,
46.798338665,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
46.798338665,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.66,% Clocks,,idq.ms_switches,0.00,5.06,
46.798338665,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.61,% Core_Clocks,,,0.00,5.33,
46.798338665,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.36,% Core_Clocks,,,0.00,5.32,
46.798338665,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C7,Frontend_Bound,27.46,% Slots,,,0.00,5.33,
46.798338665,S1-C7,Bad_Speculation,17.15,% Slots,,,0.00,5.33,
46.798338665,S1-C7,Backend_Bound,31.48,% Slots,,,0.00,5.33,
46.798338665,S1-C7,Retiring,28.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
46.798338665,S1-C7,Frontend_Bound.Frontend_Latency,21.19,% Slots,,rs_events.empty_end,0.00,5.33,
46.798338665,S1-C7,Bad_Speculation.Branch_Mispredicts,16.95,% Slots,,br_misp_retired.all_branches,0.00,5.32,
46.798338665,S1-C7,Backend_Bound.Memory_Bound,11.25,% Slots,,,0.00,5.32,
46.798338665,S1-C7,Backend_Bound.Core_Bound,20.23,% Slots,,,0.00,5.32,<==
46.798338665,S1-C7,Retiring.Microcode_Sequencer,10.04,% Slots,,idq.ms_uops,0.00,5.07,
46.798338665,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.56,% Clocks,,idq.ms_switches,0.00,5.06,
46.798338665,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
46.798338665,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
46.798338665,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
46.798338665,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
46.798338665,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
46.798338665,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
48.382578863,S0-C0,Bad_Speculation,11.94,% Slots,,,0.00,5.2,
48.382578863,S0-C0,Bad_Speculation.Branch_Mispredicts,11.60,% Slots,,br_misp_retired.all_branches,0.00,5.2,
48.382578863,S0-C0,Backend_Bound,34.44,% Slots,,,0.00,5.2,
48.382578863,S0-C0,Backend_Bound.Memory_Bound,48.73,% Slots,,,0.00,5.12,<==
48.382578863,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C1,Frontend_Bound,20.22,% Slots,,,0.00,5.2,
48.382578863,S0-C1,Backend_Bound,50.10,% Slots,,,0.00,5.2,
48.382578863,S0-C1,Retiring,33.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
48.382578863,S0-C1,Frontend_Bound.Frontend_Latency,31.78,% Slots,,rs_events.empty_end,0.00,5.18,
48.382578863,S0-C1,Frontend_Bound.Frontend_Bandwidth,32.19,% Slots,,,0.00,5.26,
48.382578863,S0-C1,Backend_Bound.Core_Bound,60.10,% Slots,,,0.00,5.12,<==
48.382578863,S0-C1,Retiring.Microcode_Sequencer,6.90,% Slots,,idq.ms_uops,0.00,5.31,
48.382578863,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.72,% Clocks,,idq.ms_switches,0.00,5.3,
48.382578863,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.19,% Core_Clocks,,,0.00,5.3,
48.382578863,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C2,Frontend_Bound,20.14,% Slots,,,0.00,5.2,
48.382578863,S0-C2,Backend_Bound,50.53,% Slots,,,0.00,5.2,
48.382578863,S0-C2,Retiring,28.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
48.382578863,S0-C2,Frontend_Bound.Frontend_Latency,29.04,% Slots,,rs_events.empty_end,0.00,5.19,
48.382578863,S0-C2,Frontend_Bound.Frontend_Bandwidth,35.62,% Slots,,,0.00,5.26,
48.382578863,S0-C2,Backend_Bound.Core_Bound,56.12,% Slots,,,0.00,5.12,
48.382578863,S0-C2,Retiring.Microcode_Sequencer,6.97,% Slots,,idq.ms_uops,0.00,5.31,
48.382578863,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.62,% Clocks,,idq.ms_switches,0.00,5.3,
48.382578863,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.76,% Core_Clocks,,,0.00,5.05,
48.382578863,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.93,% Clocks,,,0.00,5.05,<==
48.382578863,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C3,Frontend_Bound,23.12,% Slots,,,0.00,5.21,
48.382578863,S0-C3,Backend_Bound,32.87,% Slots,,,0.00,5.21,
48.382578863,S0-C3,Retiring,43.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
48.382578863,S0-C3,Frontend_Bound.Frontend_Latency,17.87,% Slots,,rs_events.empty_end,0.00,5.18,
48.382578863,S0-C3,Backend_Bound.Core_Bound,59.75,% Slots,,,0.00,5.12,
48.382578863,S0-C3,Retiring.Microcode_Sequencer,6.25,% Slots,,idq.ms_uops,0.00,5.32,<==
48.382578863,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.85,% Clocks,,idq.ms_switches,0.00,5.3,
48.382578863,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C4,Frontend_Bound,28.25,% Slots,,,0.00,5.2,
48.382578863,S0-C4,Backend_Bound,30.52,% Slots,,,0.00,5.2,
48.382578863,S0-C4,Retiring,39.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
48.382578863,S0-C4,Frontend_Bound.Frontend_Latency,26.55,% Slots,,rs_events.empty_end,0.00,5.19,
48.382578863,S0-C4,Frontend_Bound.Frontend_Bandwidth,17.71,% Slots,,,0.00,5.27,
48.382578863,S0-C4,Backend_Bound.Memory_Bound,103.01,% Slots,,,0.00,5.13,
48.382578863,S0-C4,Retiring.Microcode_Sequencer,4.11,% Slots,,idq.ms_uops,0.00,5.31,<==
48.382578863,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.60,% Clocks,,,0.00,5.31,
48.382578863,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.42,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
48.382578863,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.69,% Clocks,,idq.ms_switches,0.00,5.31,
48.382578863,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.98,% Core_Clocks,,,0.00,5.3,
48.382578863,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.71,% Core_Clocks,,,0.00,5.05,
48.382578863,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C5,Frontend_Bound,23.73,% Slots,,,0.00,5.21,
48.382578863,S0-C5,Backend_Bound,41.50,% Slots,,,0.00,5.21,
48.382578863,S0-C5,Retiring,19.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
48.382578863,S0-C5,Frontend_Bound.Frontend_Latency,41.74,% Slots,,rs_events.empty_end,0.00,5.19,
48.382578863,S0-C5,Frontend_Bound.Frontend_Bandwidth,25.86,% Slots,,,0.00,5.28,
48.382578863,S0-C5,Backend_Bound.Core_Bound,57.09,% Slots,,,0.00,5.13,
48.382578863,S0-C5,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.32,
48.382578863,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
48.382578863,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.63,% Clocks,,idq.ms_switches,0.00,5.3,
48.382578863,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.68,% Core_Clocks,,,0.00,5.31,
48.382578863,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.37,% Core_Clocks,,,0.00,5.05,
48.382578863,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.11,% Clocks,,,0.00,5.05,<==
48.382578863,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C6,Frontend_Bound,25.12,% Slots,,,0.00,5.21,
48.382578863,S0-C6,Backend_Bound,38.05,% Slots,,,0.00,5.21,
48.382578863,S0-C6,Retiring,20.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
48.382578863,S0-C6,Frontend_Bound.Frontend_Latency,31.09,% Slots,,rs_events.empty_end,0.00,5.19,
48.382578863,S0-C6,Frontend_Bound.Frontend_Bandwidth,25.18,% Slots,,,0.00,5.27,
48.382578863,S0-C6,Backend_Bound.Core_Bound,51.50,% Slots,,,0.00,5.13,<==
48.382578863,S0-C6,Retiring.Microcode_Sequencer,8.44,% Slots,,idq.ms_uops,0.00,5.32,
48.382578863,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
48.382578863,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.05,% Clocks,,idq.ms_switches,0.00,5.3,
48.382578863,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.06,% Core_Clocks,,,0.00,5.3,
48.382578863,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.30,% Core_Clocks,,,0.00,5.05,
48.382578863,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C7,Frontend_Bound,21.14,% Slots,,,0.00,5.21,
48.382578863,S0-C7,Backend_Bound,47.82,% Slots,,,0.00,5.21,
48.382578863,S0-C7,Retiring,15.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
48.382578863,S0-C7,Frontend_Bound.Frontend_Latency,37.90,% Slots,,rs_events.empty_end,0.00,5.19,
48.382578863,S0-C7,Frontend_Bound.Frontend_Bandwidth,19.92,% Slots,,,0.00,5.28,
48.382578863,S0-C7,Backend_Bound.Core_Bound,54.94,% Slots,,,0.00,5.13,
48.382578863,S0-C7,Retiring.Microcode_Sequencer,7.57,% Slots,,idq.ms_uops,0.00,5.31,
48.382578863,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.88,% Clocks,,idq.ms_switches,0.00,5.3,
48.382578863,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.35,% Core_Clocks,,,0.00,5.3,
48.382578863,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.39,% Core_Clocks,,,0.00,5.05,
48.382578863,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,59.32,% Clocks,,,0.00,5.05,<==
48.382578863,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C0,Frontend_Bound,36.50,% Slots,,,0.00,5.21,
48.382578863,S1-C0,Backend_Bound,17.82,% Slots,,,0.00,5.21,
48.382578863,S1-C0,Frontend_Bound.Frontend_Latency,22.08,% Slots,,rs_events.empty_end,0.00,5.21,<==
48.382578863,S1-C0,Frontend_Bound.Frontend_Bandwidth,16.05,% Slots,,,0.00,5.27,
48.382578863,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.19,% Clocks,,,0.00,5.3,
48.382578863,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
48.382578863,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.98,% Core_Clocks,,,0.00,5.31,
48.382578863,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C1,Frontend_Bound,25.12,% Slots,,,0.00,5.22,
48.382578863,S1-C1,Backend_Bound,21.23,% Slots,,,0.00,5.22,
48.382578863,S1-C1,Retiring,53.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
48.382578863,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.24,% Slots,,,0.00,5.28,
48.382578863,S1-C1,Backend_Bound.Core_Bound,16.51,% Slots,,,0.00,5.22,
48.382578863,S1-C1,Retiring.Microcode_Sequencer,5.24,% Slots,,idq.ms_uops,0.00,5.31,<==
48.382578863,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.34,% Clocks,,idq.ms_switches,0.00,5.31,
48.382578863,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,92.87,% Core_Clocks,,,0.00,5.31,
48.382578863,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.31,% Clocks,,,0.00,5.05,
48.382578863,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C2,Bad_Speculation,11.85,% Slots,,,0.00,5.21,
48.382578863,S1-C2,Bad_Speculation.Branch_Mispredicts,11.71,% Slots,,br_misp_retired.all_branches,0.00,5.21,
48.382578863,S1-C2,Backend_Bound,38.50,% Slots,,,0.00,5.21,
48.382578863,S1-C2,Backend_Bound.Core_Bound,73.01,% Slots,,,0.00,5.15,
48.382578863,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.82,% Clocks,,,0.00,5.05,<==
48.382578863,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C3,Frontend_Bound,32.32,% Slots,,,0.00,5.22,
48.382578863,S1-C3,Backend_Bound,15.58,% Slots,,,0.00,5.22,
48.382578863,S1-C3,Frontend_Bound.Frontend_Bandwidth,89.52,% Slots,,,0.00,5.28,
48.382578863,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.25,% Core_Clocks,,,0.00,5.31,<==
48.382578863,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,32.70,% Core_Clocks,,,0.00,5.05,
48.382578863,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C4,Frontend_Bound,21.59,% Slots,,,0.00,5.22,
48.382578863,S1-C4,Bad_Speculation,11.78,% Slots,,,0.00,5.22,
48.382578863,S1-C4,Backend_Bound,27.92,% Slots,,,0.00,5.22,
48.382578863,S1-C4,Retiring,37.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
48.382578863,S1-C4,Frontend_Bound.Frontend_Latency,16.58,% Slots,,rs_events.empty_end,0.00,5.21,
48.382578863,S1-C4,Frontend_Bound.Frontend_Bandwidth,26.99,% Slots,,,0.00,5.28,
48.382578863,S1-C4,Bad_Speculation.Branch_Mispredicts,11.62,% Slots,,br_misp_retired.all_branches,0.00,5.22,
48.382578863,S1-C4,Retiring.Microcode_Sequencer,1.71,% Slots,,idq.ms_uops,0.00,5.31,<==
48.382578863,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.39,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
48.382578863,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.68,% Clocks,,idq.ms_switches,0.00,5.31,
48.382578863,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C5,Bad_Speculation,14.32,% Slots,,,0.00,5.22,
48.382578863,S1-C5,Bad_Speculation.Branch_Mispredicts,14.17,% Slots,,br_misp_retired.all_branches,0.00,5.22,
48.382578863,S1-C5,Backend_Bound,36.94,% Slots,,,0.00,5.22,
48.382578863,S1-C5,Backend_Bound.Memory_Bound,34.88,% Slots,,,0.00,5.22,<==
48.382578863,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C6,Frontend_Bound,30.52,% Slots,,,0.00,5.22,
48.382578863,S1-C6,Backend_Bound,28.22,% Slots,,,0.00,5.22,
48.382578863,S1-C6,Retiring,44.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
48.382578863,S1-C6,Frontend_Bound.Frontend_Latency,20.42,% Slots,,rs_events.empty_end,0.00,5.21,
48.382578863,S1-C6,Frontend_Bound.Frontend_Bandwidth,12.33,% Slots,,,0.00,5.28,
48.382578863,S1-C6,Backend_Bound.Memory_Bound,46.76,% Slots,,,0.00,5.15,
48.382578863,S1-C6,Retiring.Microcode_Sequencer,3.68,% Slots,,idq.ms_uops,0.00,5.31,<==
48.382578863,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.99,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
48.382578863,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.73,% Clocks,,idq.ms_switches,0.00,5.3,
48.382578863,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.87,% Core_Clocks,,,0.00,5.31,
48.382578863,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.58,% Core_Clocks,,,0.00,5.06,
48.382578863,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
48.382578863,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C7,Frontend_Bound,36.21,% Slots,,,0.00,5.22,
48.382578863,S1-C7,Backend_Bound,27.33,% Slots,,,0.00,5.22,
48.382578863,S1-C7,Retiring,35.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
48.382578863,S1-C7,Frontend_Bound.Frontend_Latency,43.42,% Slots,,rs_events.empty_end,0.00,5.22,<==
48.382578863,S1-C7,Backend_Bound.Memory_Bound,10.18,% Slots,,,0.00,5.16,
48.382578863,S1-C7,Backend_Bound.Core_Bound,17.15,% Slots,,,0.00,5.16,
48.382578863,S1-C7,Retiring.Microcode_Sequencer,3.02,% Slots,,idq.ms_uops,0.00,5.31,
48.382578863,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
48.382578863,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.07,% Clocks,,idq.ms_switches,0.00,5.31,
48.382578863,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.26,% Clocks,,,0.00,5.05,
48.382578863,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
48.382578863,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
49.891663576,S0-C0,Frontend_Bound,35.73,% Slots,,,0.00,5.04,
49.891663576,S0-C0,Bad_Speculation,10.06,% Slots,,,0.00,5.02,
49.891663576,S0-C0,Backend_Bound,12.00,% Slots,,,0.00,5.02,
49.891663576,S0-C0,Frontend_Bound.Frontend_Latency,20.88,% Slots,,rs_events.empty_end,0.00,5.11,<==
49.891663576,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.40,% Slots,,,0.00,5.04,
49.891663576,S0-C0,Bad_Speculation.Branch_Mispredicts,9.70,% Slots,,br_misp_retired.all_branches,0.00,5.02,
49.891663576,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.14,% Clocks,,,0.00,5.3,
49.891663576,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
49.891663576,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.35,% Core_Clocks,,,0.00,5.3,
49.891663576,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C1,Frontend_Bound,24.76,% Slots,,,0.00,5.04,
49.891663576,S0-C1,Bad_Speculation,10.24,% Slots,,,0.00,5.02,
49.891663576,S0-C1,Backend_Bound,39.20,% Slots,,,0.00,5.02,
49.891663576,S0-C1,Frontend_Bound.Frontend_Latency,18.28,% Slots,,rs_events.empty_end,0.00,5.1,
49.891663576,S0-C1,Bad_Speculation.Branch_Mispredicts,9.75,% Slots,,br_misp_retired.all_branches,0.00,5.02,
49.891663576,S0-C1,Backend_Bound.Core_Bound,84.35,% Slots,,,0.00,5.02,
49.891663576,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
49.891663576,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,67.39,% Clocks,,,0.00,5.3,<==
49.891663576,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C2,Backend_Bound,62.98,% Slots,,,0.00,5.02,
49.891663576,S0-C2,Retiring,22.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.891663576,S0-C2,Backend_Bound.Core_Bound,70.12,% Slots,,,0.00,5.02,<==
49.891663576,S0-C2,Retiring.Microcode_Sequencer,8.04,% Slots,,idq.ms_uops,0.00,5.28,
49.891663576,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.24,% Clocks,,idq.ms_switches,0.00,5.3,
49.891663576,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C3,Backend_Bound,64.41,% Slots,,,0.00,5.02,
49.891663576,S0-C3,Retiring,27.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.891663576,S0-C3,Backend_Bound.Core_Bound,90.17,% Slots,,,0.00,5.02,<==
49.891663576,S0-C3,Retiring.Microcode_Sequencer,9.14,% Slots,,idq.ms_uops,0.00,5.28,
49.891663576,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.11,% Clocks,,idq.ms_switches,0.00,5.29,
49.891663576,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C4,Backend_Bound,38.47,% Slots,,,0.00,5.02,
49.891663576,S0-C4,Backend_Bound.Memory_Bound,23.21,% Slots,,,0.00,5.02,
49.891663576,S0-C4,Backend_Bound.Core_Bound,15.26,% Slots,,,0.00,5.02,
49.891663576,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,26.45,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
49.891663576,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,30.68,% Clocks,,,0.00,5.3,
49.891663576,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C5,Backend_Bound,64.01,% Slots,,,0.00,5.02,
49.891663576,S0-C5,Retiring,34.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.891663576,S0-C5,Backend_Bound.Memory_Bound,64.54,% Slots,,,0.00,5.02,
49.891663576,S0-C5,Retiring.Microcode_Sequencer,5.62,% Slots,,idq.ms_uops,0.00,5.28,
49.891663576,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.75,% Clocks,,idq.ms_switches,0.00,5.29,
49.891663576,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,23.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
49.891663576,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C6,Frontend_Bound,26.91,% Slots,,,0.00,5.03,
49.891663576,S0-C6,Backend_Bound,43.32,% Slots,,,0.00,5.02,
49.891663576,S0-C6,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.891663576,S0-C6,Backend_Bound.Core_Bound,61.55,% Slots,,,0.00,5.02,
49.891663576,S0-C6,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.28,
49.891663576,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.61,% Clocks,,idq.ms_switches,0.00,5.3,
49.891663576,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.08,% Clocks,,,0.00,5.3,<==
49.891663576,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C7,Backend_Bound,62.58,% Slots,,,0.00,5.02,
49.891663576,S0-C7,Retiring,23.59,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.891663576,S0-C7,Backend_Bound.Core_Bound,76.47,% Slots,,,0.00,5.02,<==
49.891663576,S0-C7,Retiring.Microcode_Sequencer,11.23,% Slots,,idq.ms_uops,0.00,5.28,
49.891663576,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.63,% Clocks,,idq.ms_switches,0.00,5.29,
49.891663576,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C0,Backend_Bound,37.27,% Slots,,,0.00,5.01,
49.891663576,S1-C0,Backend_Bound.Memory_Bound,72.75,% Slots,,,0.00,5.01,
49.891663576,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.54,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,<==
49.891663576,S1-C0-T0,MUX,5.01,%,,,0.00,100.0,
49.891663576,S1-C1,Backend_Bound,28.32,% Slots,,,0.00,5.02,<==
49.891663576,S1-C1,Backend_Bound.Memory_Bound,12.11,% Slots,,,0.00,5.02,
49.891663576,S1-C1,Backend_Bound.Core_Bound,16.21,% Slots,,,0.00,5.02,
49.891663576,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.50,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
49.891663576,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C2,Frontend_Bound,23.07,% Slots,,,0.00,5.02,
49.891663576,S1-C2,Bad_Speculation,15.28,% Slots,,,0.00,5.02,
49.891663576,S1-C2,Backend_Bound,30.30,% Slots,,,0.00,5.02,<==
49.891663576,S1-C2,Frontend_Bound.Frontend_Bandwidth,20.90,% Slots,,,0.00,5.02,
49.891663576,S1-C2,Bad_Speculation.Branch_Mispredicts,14.95,% Slots,,br_misp_retired.all_branches,0.00,5.02,
49.891663576,S1-C2,Backend_Bound.Memory_Bound,13.92,% Slots,,,0.00,5.02,
49.891663576,S1-C2,Backend_Bound.Core_Bound,16.37,% Slots,,,0.00,5.02,
49.891663576,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.62,% Core_Clocks,,,0.00,5.29,
49.891663576,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,5.28,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
49.891663576,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.80,% Clocks,,,0.00,5.3,
49.891663576,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C3,Frontend_Bound,25.93,% Slots,,,0.00,5.03,
49.891663576,S1-C3,Backend_Bound,27.84,% Slots,,,0.00,5.02,
49.891663576,S1-C3,Frontend_Bound.Frontend_Bandwidth,13.68,% Slots,,,0.00,5.03,
49.891663576,S1-C3,Backend_Bound.Memory_Bound,19.49,% Slots,,,0.00,5.02,
49.891663576,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,81.18,% Core_Clocks,,,0.00,5.3,
49.891663576,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.30,% Core_Clocks,,,0.00,5.29,
49.891663576,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,18.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
49.891663576,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C4,Backend_Bound,37.54,% Slots,,,0.00,5.02,
49.891663576,S1-C4,Backend_Bound.Memory_Bound,24.04,% Slots,,,0.00,5.02,
49.891663576,S1-C4,Backend_Bound.Core_Bound,13.49,% Slots,,,0.00,5.02,
49.891663576,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,30.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
49.891663576,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C5,Frontend_Bound,28.75,% Slots,,,0.00,5.02,
49.891663576,S1-C5,Bad_Speculation,19.93,% Slots,,,0.00,5.02,
49.891663576,S1-C5,Backend_Bound,22.70,% Slots,,,0.00,5.02,
49.891663576,S1-C5,Retiring,16.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
49.891663576,S1-C5,Frontend_Bound.Frontend_Bandwidth,69.46,% Slots,,,0.00,5.02,
49.891663576,S1-C5,Bad_Speculation.Branch_Mispredicts,19.45,% Slots,,br_misp_retired.all_branches,0.00,5.02,
49.891663576,S1-C5,Backend_Bound.Core_Bound,24.87,% Slots,,,0.00,5.02,
49.891663576,S1-C5,Retiring.Microcode_Sequencer,9.28,% Slots,,idq.ms_uops,0.00,5.28,
49.891663576,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.39,% Clocks,,idq.ms_switches,0.00,5.3,
49.891663576,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.37,% Core_Clocks,,,0.00,5.3,
49.891663576,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,52.34,% Core_Clocks,,,0.00,5.29,<==
49.891663576,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C6,Backend_Bound,65.87,% Slots,,,0.00,5.02,
49.891663576,S1-C6,Backend_Bound.Memory_Bound,55.60,% Slots,,,0.00,5.02,
49.891663576,S1-C6,Backend_Bound.Core_Bound,10.27,% Slots,,,0.00,5.02,
49.891663576,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,36.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,<==
49.891663576,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,25.56,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
49.891663576,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C7,Frontend_Bound,24.19,% Slots,,,0.00,5.02,
49.891663576,S1-C7,Bad_Speculation,18.75,% Slots,,,0.00,5.02,
49.891663576,S1-C7,Backend_Bound,29.90,% Slots,,,0.00,5.02,
49.891663576,S1-C7,Frontend_Bound.Frontend_Bandwidth,38.45,% Slots,,,0.00,5.02,
49.891663576,S1-C7,Bad_Speculation.Branch_Mispredicts,17.31,% Slots,,br_misp_retired.all_branches,0.00,5.02,
49.891663576,S1-C7,Backend_Bound.Core_Bound,37.24,% Slots,,,0.00,5.02,
49.891663576,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,44.92,% Core_Clocks,,,0.00,5.3,
49.891663576,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.05,% Clocks,,,0.00,5.3,<==
49.891663576,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C0-T1,MUX,5.01,%,,,0.00,100.0,
49.891663576,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
49.891663576,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
51.380927372,S0-C0,Frontend_Bound,32.07,% Slots,,,0.00,5.38,
51.380927372,S0-C0,Backend_Bound,17.22,% Slots,,,0.00,5.38,
51.380927372,S0-C0,Frontend_Bound.Frontend_Latency,19.67,% Slots,,rs_events.empty_end,0.00,5.38,<==
51.380927372,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.84,% Slots,,,0.00,5.38,
51.380927372,S0-C0,Backend_Bound.Memory_Bound,30.02,% Slots,,,0.00,5.11,
51.380927372,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.47,% Clocks,,,0.00,5.38,
51.380927372,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
51.380927372,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.64,% Core_Clocks,,,0.00,5.12,
51.380927372,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.22,% Core_Clocks,,,0.00,5.38,
51.380927372,S0-C0-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C1,Frontend_Bound,21.07,% Slots,,,0.00,5.38,
51.380927372,S0-C1,Backend_Bound,47.50,% Slots,,,0.00,5.38,
51.380927372,S0-C1,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
51.380927372,S0-C1,Frontend_Bound.Frontend_Latency,15.91,% Slots,,rs_events.empty_end,0.00,5.38,
51.380927372,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.37,% Slots,,,0.00,5.38,
51.380927372,S0-C1,Backend_Bound.Core_Bound,58.30,% Slots,,,0.00,5.11,
51.380927372,S0-C1,Retiring.Microcode_Sequencer,8.58,% Slots,,idq.ms_uops,0.00,5.38,
51.380927372,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.07,% Clocks,,,0.00,5.38,
51.380927372,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.63,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
51.380927372,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.74,% Clocks,,idq.ms_switches,0.00,5.38,
51.380927372,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,57.71,% Core_Clocks,,,0.00,5.38,
51.380927372,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.30,% Clocks,,,0.00,5.37,<==
51.380927372,S0-C1-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C2,Backend_Bound,68.22,% Slots,,,0.00,5.38,
51.380927372,S0-C2,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
51.380927372,S0-C2,Retiring.Microcode_Sequencer,13.18,% Slots,,idq.ms_uops,0.00,5.38,
51.380927372,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.36,% Clocks,,idq.ms_switches,0.00,5.37,
51.380927372,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
51.380927372,S0-C2-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C3,Frontend_Bound,21.49,% Slots,,,0.00,5.38,
51.380927372,S0-C3,Backend_Bound,44.26,% Slots,,,0.00,5.38,
51.380927372,S0-C3,Retiring,17.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
51.380927372,S0-C3,Frontend_Bound.Frontend_Bandwidth,16.77,% Slots,,,0.00,5.38,
51.380927372,S0-C3,Backend_Bound.Core_Bound,52.57,% Slots,,,0.00,5.1,
51.380927372,S0-C3,Retiring.Microcode_Sequencer,13.42,% Slots,,idq.ms_uops,0.00,5.38,
51.380927372,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.60,% Clocks,,idq.ms_switches,0.00,5.38,
51.380927372,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,49.92,% Core_Clocks,,,0.00,5.38,
51.380927372,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.29,% Clocks,,,0.00,5.37,<==
51.380927372,S0-C3-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C4,Backend_Bound,36.60,% Slots,,,0.00,5.38,
51.380927372,S0-C4,Backend_Bound.Core_Bound,41.93,% Slots,,,0.00,5.11,
51.380927372,S0-C4-T0,Backend_Bound.Core_Bound.Divider,21.10,% Clocks,This metric represents fraction of cycles where the Divider unit was active...,arith.fpu_div_active,0.00,5.12,
51.380927372,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.09,% Clocks,,,0.00,5.37,<==
51.380927372,S0-C4-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C5,Backend_Bound,67.74,% Slots,,,0.00,5.37,<==
51.380927372,S0-C5,Retiring,18.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
51.380927372,S0-C5,Retiring.Microcode_Sequencer,7.87,% Slots,,idq.ms_uops,0.00,5.38,
51.380927372,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.92,% Clocks,,idq.ms_switches,0.00,5.38,
51.380927372,S0-C5-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C6,Frontend_Bound,21.58,% Slots,,,0.00,5.38,
51.380927372,S0-C6,Backend_Bound,36.63,% Slots,,,0.00,5.38,
51.380927372,S0-C6,Retiring,51.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
51.380927372,S0-C6,Frontend_Bound.Frontend_Latency,20.71,% Slots,,rs_events.empty_end,0.00,5.38,
51.380927372,S0-C6,Backend_Bound.Core_Bound,77.88,% Slots,,,0.00,5.11,
51.380927372,S0-C6,Retiring.Microcode_Sequencer,3.10,% Slots,,idq.ms_uops,0.00,5.38,<==
51.380927372,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.35,% Clocks,,,0.00,5.38,
51.380927372,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.54,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
51.380927372,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.10,% Clocks,,idq.ms_switches,0.00,5.38,
51.380927372,S0-C6-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C7,Backend_Bound,69.60,% Slots,,,0.00,5.38,
51.380927372,S0-C7,Retiring,23.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
51.380927372,S0-C7,Backend_Bound.Memory_Bound,43.71,% Slots,,,0.00,5.11,
51.380927372,S0-C7,Backend_Bound.Core_Bound,25.90,% Slots,,,0.00,5.11,
51.380927372,S0-C7,Retiring.Microcode_Sequencer,6.16,% Slots,,idq.ms_uops,0.00,5.38,
51.380927372,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.95,% Clocks,,idq.ms_switches,0.00,5.38,
51.380927372,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.25,<==
51.380927372,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.57,% Clocks,,,0.00,5.37,
51.380927372,S0-C7-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C0,Backend_Bound,31.99,% Slots,,,0.00,5.38,
51.380927372,S1-C0,Backend_Bound.Core_Bound,25.08,% Slots,,,0.00,5.11,
51.380927372,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.40,% Clocks,,,0.00,5.37,<==
51.380927372,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C1,Frontend_Bound,26.36,% Slots,,,0.00,5.38,<==
51.380927372,S1-C1,Backend_Bound,19.74,% Slots,,,0.00,5.38,
51.380927372,S1-C1,Backend_Bound.Core_Bound,11.02,% Slots,,,0.00,5.11,
51.380927372,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.45,% Clocks,,,0.00,5.37,
51.380927372,S1-C1-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C2,Frontend_Bound,26.82,% Slots,,,0.00,5.38,
51.380927372,S1-C2,Backend_Bound,18.13,% Slots,,,0.00,5.38,
51.380927372,S1-C2,Frontend_Bound.Frontend_Bandwidth,26.91,% Slots,,,0.00,5.38,
51.380927372,S1-C2,Backend_Bound.Core_Bound,14.93,% Slots,,,0.00,5.11,
51.380927372,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.21,% Core_Clocks,,,0.00,5.12,<==
51.380927372,S1-C2-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C3,Frontend_Bound,29.58,% Slots,,,0.00,5.38,
51.380927372,S1-C3,Backend_Bound,36.39,% Slots,,,0.00,5.38,
51.380927372,S1-C3,Retiring,18.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
51.380927372,S1-C3,Frontend_Bound.Frontend_Bandwidth,31.64,% Slots,,,0.00,5.38,
51.380927372,S1-C3,Backend_Bound.Core_Bound,28.84,% Slots,,,0.00,5.11,
51.380927372,S1-C3,Retiring.Microcode_Sequencer,5.23,% Slots,,idq.ms_uops,0.00,5.38,
51.380927372,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.80,% Clocks,,idq.ms_switches,0.00,5.38,
51.380927372,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.91,% Core_Clocks,,,0.00,5.11,
51.380927372,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.81,% Clocks,,,0.00,5.37,<==
51.380927372,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C4,Frontend_Bound,33.79,% Slots,,,0.00,5.38,
51.380927372,S1-C4,Backend_Bound,40.46,% Slots,,,0.00,5.38,
51.380927372,S1-C4,Retiring,20.26,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
51.380927372,S1-C4,Frontend_Bound.Frontend_Latency,43.76,% Slots,,rs_events.empty_end,0.00,5.38,
51.380927372,S1-C4,Backend_Bound.Core_Bound,31.26,% Slots,,,0.00,5.11,<==
51.380927372,S1-C4,Retiring.Microcode_Sequencer,6.57,% Slots,,idq.ms_uops,0.00,5.38,
51.380927372,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,15.10,% Clocks,,,0.00,5.38,
51.380927372,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
51.380927372,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.35,% Clocks,,idq.ms_switches,0.00,5.38,
51.380927372,S1-C4-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C5,Frontend_Bound,34.62,% Slots,,,0.00,5.39,
51.380927372,S1-C5,Bad_Speculation,18.40,% Slots,,,0.00,5.39,
51.380927372,S1-C5,Backend_Bound,21.81,% Slots,,,0.00,5.39,
51.380927372,S1-C5,Retiring,17.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
51.380927372,S1-C5,Frontend_Bound.Frontend_Latency,16.17,% Slots,,rs_events.empty_end,0.00,5.38,
51.380927372,S1-C5,Frontend_Bound.Frontend_Bandwidth,37.55,% Slots,,,0.00,5.38,<==
51.380927372,S1-C5,Bad_Speculation.Branch_Mispredicts,17.52,% Slots,,br_misp_retired.all_branches,0.00,5.11,
51.380927372,S1-C5,Backend_Bound.Core_Bound,13.11,% Slots,,,0.00,5.11,
51.380927372,S1-C5,Retiring.Microcode_Sequencer,12.80,% Slots,,idq.ms_uops,0.00,5.38,
51.380927372,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.16,% Clocks,,,0.00,5.38,
51.380927372,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
51.380927372,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.76,% Clocks,,idq.ms_switches,0.00,5.38,
51.380927372,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.20,% Core_Clocks,,,0.00,5.11,
51.380927372,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.65,% Core_Clocks,,,0.00,5.38,
51.380927372,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.13,% Clocks,,,0.00,5.37,
51.380927372,S1-C5-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C6,Backend_Bound,62.08,% Slots,,,0.00,5.38,
51.380927372,S1-C6,Backend_Bound.Memory_Bound,57.91,% Slots,,,0.00,5.11,
51.380927372,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,<==
51.380927372,S1-C6-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C7,Frontend_Bound,30.71,% Slots,,,0.00,5.38,
51.380927372,S1-C7,Backend_Bound,47.53,% Slots,,,0.00,5.38,
51.380927372,S1-C7,Backend_Bound.Memory_Bound,16.11,% Slots,,,0.00,5.11,
51.380927372,S1-C7,Backend_Bound.Core_Bound,31.42,% Slots,,,0.00,5.11,<==
51.380927372,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.1,
51.380927372,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.11,
51.380927372,S1-C7-T0,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C0-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C1-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C2-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C3-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C4-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C5-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C6-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S0-C7-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C1-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C2-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C3-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C4-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C5-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C6-T1,MUX,5.10,%,,,0.00,100.0,
51.380927372,S1-C7-T1,MUX,5.10,%,,,0.00,100.0,
52.879662985,S0-C0,Frontend_Bound,32.86,% Slots,,,0.00,5.33,<==
52.879662985,S0-C0,Backend_Bound,17.94,% Slots,,,0.00,5.33,
52.879662985,S0-C0,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.33,
52.879662985,S0-C0,Frontend_Bound.Frontend_Bandwidth,20.07,% Slots,,,0.00,5.1,
52.879662985,S0-C0,Backend_Bound.Memory_Bound,11.58,% Slots,,,0.00,5.33,
52.879662985,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.06,
52.879662985,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
52.879662985,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.84,% Core_Clocks,,,0.00,5.33,
52.879662985,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.13,% Core_Clocks,,,0.00,5.33,
52.879662985,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C1,Backend_Bound,50.82,% Slots,,,0.00,5.33,
52.879662985,S0-C1,Retiring,20.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
52.879662985,S0-C1,Backend_Bound.Core_Bound,92.07,% Slots,,,0.00,5.33,<==
52.879662985,S0-C1,Retiring.Microcode_Sequencer,12.93,% Slots,,idq.ms_uops,0.00,5.06,
52.879662985,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.56,% Clocks,,idq.ms_switches,0.00,5.07,
52.879662985,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C2,Frontend_Bound.Frontend_Bandwidth,14.46,% Slots,,,0.00,5.09,
52.879662985,S0-C2,Backend_Bound.Core_Bound,68.80,% Slots,,,0.00,5.33,
52.879662985,S0-C2,Retiring.Microcode_Sequencer,14.31,% Slots,,idq.ms_uops,0.00,5.07,
52.879662985,S0-C2,Backend_Bound,49.64,% Slots,,,0.00,5.33,
52.879662985,S0-C2,Retiring,18.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
52.879662985,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.37,% Clocks,,idq.ms_switches,0.00,5.06,
52.879662985,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,46.97,% Core_Clocks,,,0.00,5.34,
52.879662985,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.01,% Clocks,,,0.00,5.07,<==
52.879662985,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C3,Backend_Bound,58.57,% Slots,,,0.00,5.34,
52.879662985,S0-C3,Retiring,18.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
52.879662985,S0-C3,Backend_Bound.Memory_Bound,17.32,% Slots,,,0.00,5.33,
52.879662985,S0-C3,Backend_Bound.Core_Bound,41.25,% Slots,,,0.00,5.33,<==
52.879662985,S0-C3,Retiring.Microcode_Sequencer,14.61,% Slots,,idq.ms_uops,0.00,5.07,
52.879662985,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.93,% Clocks,,idq.ms_switches,0.00,5.06,
52.879662985,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.57,
52.879662985,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C4,Frontend_Bound.Frontend_Bandwidth,24.30,% Slots,,,0.00,5.1,
52.879662985,S0-C4,Backend_Bound.Memory_Bound,20.61,% Slots,,,0.00,5.33,
52.879662985,S0-C4,Backend_Bound.Core_Bound,28.67,% Slots,,,0.00,5.33,<==
52.879662985,S0-C4,Retiring.Microcode_Sequencer,14.43,% Slots,,idq.ms_uops,0.00,5.07,
52.879662985,S0-C4,Backend_Bound,49.28,% Slots,,,0.00,5.34,
52.879662985,S0-C4,Retiring,18.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
52.879662985,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.97,% Clocks,,idq.ms_switches,0.00,5.06,
52.879662985,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.53,% Core_Clocks,,,0.00,5.33,
52.879662985,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,50.43,% Core_Clocks,,,0.00,5.34,
52.879662985,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
52.879662985,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C5,Backend_Bound,51.00,% Slots,,,0.00,5.34,<==
52.879662985,S0-C5,Retiring,18.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
52.879662985,S0-C5,Retiring.Microcode_Sequencer,14.63,% Slots,,idq.ms_uops,0.00,5.07,
52.879662985,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.59,% Clocks,,idq.ms_switches,0.00,5.06,
52.879662985,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C6,Backend_Bound,52.50,% Slots,,,0.00,5.34,<==
52.879662985,S0-C6,Retiring,16.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
52.879662985,S0-C6,Retiring.Microcode_Sequencer,12.73,% Slots,,idq.ms_uops,0.00,5.07,
52.879662985,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.30,% Clocks,,idq.ms_switches,0.00,5.06,
52.879662985,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C7,Frontend_Bound,21.19,% Slots,,,0.00,5.34,
52.879662985,S0-C7,Backend_Bound,47.85,% Slots,,,0.00,5.34,<==
52.879662985,S0-C7,Retiring,16.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
52.879662985,S0-C7,Frontend_Bound.Frontend_Latency,26.67,% Slots,,rs_events.empty_end,0.00,5.32,
52.879662985,S0-C7,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.07,
52.879662985,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.17,% Clocks,,,0.00,5.06,
52.879662985,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
52.879662985,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.28,% Clocks,,idq.ms_switches,0.00,5.06,
52.879662985,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C0,Frontend_Bound,31.01,% Slots,,,0.00,5.33,
52.879662985,S1-C0,Backend_Bound,22.10,% Slots,,,0.00,5.33,
52.879662985,S1-C0,Retiring,52.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
52.879662985,S1-C0,Backend_Bound.Memory_Bound,20.25,% Slots,,,0.00,5.33,
52.879662985,S1-C0,Retiring.Microcode_Sequencer,5.54,% Slots,,idq.ms_uops,0.00,5.07,<==
52.879662985,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.24,% Clocks,,idq.ms_switches,0.00,5.06,
52.879662985,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.56,
52.879662985,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C1,Frontend_Bound,27.15,% Slots,,,0.00,5.33,
52.879662985,S1-C1,Backend_Bound,17.20,% Slots,,,0.00,5.33,
52.879662985,S1-C1,Frontend_Bound.Frontend_Bandwidth,14.43,% Slots,,,0.00,5.1,
52.879662985,S1-C1,Backend_Bound.Core_Bound,13.06,% Slots,,,0.00,5.33,
52.879662985,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,92.25,% Core_Clocks,,,0.00,5.34,<==
52.879662985,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.45,% Clocks,,,0.00,5.07,
52.879662985,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C2,Frontend_Bound,24.32,% Slots,,,0.00,5.33,
52.879662985,S1-C2,Backend_Bound,18.57,% Slots,,,0.00,5.33,
52.879662985,S1-C2,Retiring,53.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
52.879662985,S1-C2,Frontend_Bound.Frontend_Bandwidth,16.39,% Slots,,,0.00,5.1,
52.879662985,S1-C2,Backend_Bound.Core_Bound,13.92,% Slots,,,0.00,5.33,
52.879662985,S1-C2,Retiring.Microcode_Sequencer,5.03,% Slots,,idq.ms_uops,0.00,5.07,<==
52.879662985,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,4.62,% Clocks,,idq.ms_switches,0.00,5.06,
52.879662985,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,80.99,% Core_Clocks,,,0.00,5.33,
52.879662985,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,43.88,% Clocks,,,0.00,5.07,
52.879662985,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C3,Backend_Bound,61.89,% Slots,,,0.00,5.33,
52.879662985,S1-C3,Retiring,18.52,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
52.879662985,S1-C3,Backend_Bound.Memory_Bound,38.52,% Slots,,,0.00,5.33,<==
52.879662985,S1-C3,Backend_Bound.Core_Bound,23.37,% Slots,,,0.00,5.33,
52.879662985,S1-C3,Retiring.Microcode_Sequencer,14.04,% Slots,,idq.ms_uops,0.00,5.07,
52.879662985,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.45,% Clocks,,idq.ms_switches,0.00,5.06,
52.879662985,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.76,% Clocks,,,0.00,5.07,
52.879662985,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C4,Frontend_Bound,27.36,% Slots,,,0.00,5.33,
52.879662985,S1-C4,Backend_Bound,49.50,% Slots,,,0.00,5.33,
52.879662985,S1-C4,Retiring,19.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
52.879662985,S1-C4,Frontend_Bound.Frontend_Latency,29.23,% Slots,,rs_events.empty_end,0.00,5.33,
52.879662985,S1-C4,Backend_Bound.Core_Bound,72.83,% Slots,,,0.00,5.33,
52.879662985,S1-C4,Retiring.Microcode_Sequencer,15.07,% Slots,,idq.ms_uops,0.00,5.07,
52.879662985,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
52.879662985,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.57,% Clocks,,idq.ms_switches,0.00,5.06,
52.879662985,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.67,% Clocks,,,0.00,5.07,<==
52.879662985,S1-C4-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C5,Frontend_Bound,25.44,% Slots,,,0.00,5.33,
52.879662985,S1-C5,Backend_Bound,44.08,% Slots,,,0.00,5.33,
52.879662985,S1-C5,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
52.879662985,S1-C5,Frontend_Bound.Frontend_Latency,17.65,% Slots,,rs_events.empty_end,0.00,5.33,
52.879662985,S1-C5,Frontend_Bound.Frontend_Bandwidth,22.97,% Slots,,,0.00,5.11,
52.879662985,S1-C5,Backend_Bound.Core_Bound,87.26,% Slots,,,0.00,5.33,<==
52.879662985,S1-C5,Retiring.Microcode_Sequencer,12.33,% Slots,,idq.ms_uops,0.00,5.07,
52.879662985,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
52.879662985,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.10,% Clocks,,idq.ms_switches,0.00,5.06,
52.879662985,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,41.03,% Core_Clocks,,,0.00,5.33,
52.879662985,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C6,Frontend_Bound,27.28,% Slots,,,0.00,5.33,
52.879662985,S1-C6,Backend_Bound,48.43,% Slots,,,0.00,5.33,
52.879662985,S1-C6,Retiring,19.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
52.879662985,S1-C6,Frontend_Bound.Frontend_Latency,15.74,% Slots,,rs_events.empty_end,0.00,5.33,
52.879662985,S1-C6,Retiring.Microcode_Sequencer,15.25,% Slots,,idq.ms_uops,0.00,5.07,
52.879662985,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
52.879662985,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.70,% Clocks,,idq.ms_switches,0.00,5.06,
52.879662985,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C7,Frontend_Bound,30.18,% Slots,,,0.00,5.34,
52.879662985,S1-C7,Backend_Bound,41.74,% Slots,,,0.00,5.34,<==
52.879662985,S1-C7,Retiring,18.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
52.879662985,S1-C7,Frontend_Bound.Frontend_Latency,17.62,% Slots,,rs_events.empty_end,0.00,5.33,
52.879662985,S1-C7,Retiring.Microcode_Sequencer,13.76,% Slots,,idq.ms_uops,0.00,5.07,
52.879662985,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
52.879662985,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.72,% Clocks,,idq.ms_switches,0.00,5.06,
52.879662985,S1-C7-T0,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C1-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C4-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C5-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
52.879662985,S1-C7-T1,MUX,5.06,%,,,0.00,100.0,
54.374726807,S0-C0,Frontend_Bound,32.43,% Slots,,,0.00,5.1,
54.374726807,S0-C0,Bad_Speculation,11.28,% Slots,,,0.00,5.1,
54.374726807,S0-C0,Backend_Bound,15.70,% Slots,,,0.00,5.1,
54.374726807,S0-C0,Frontend_Bound.Frontend_Latency,21.48,% Slots,,rs_events.empty_end,0.00,5.1,<==
54.374726807,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.59,% Slots,,,0.00,5.1,
54.374726807,S0-C0,Bad_Speculation.Branch_Mispredicts,10.99,% Slots,,br_misp_retired.all_branches,0.00,5.1,
54.374726807,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.37,
54.374726807,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
54.374726807,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.68,% Core_Clocks,,,0.00,5.23,
54.374726807,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.72,% Core_Clocks,,,0.00,5.09,
54.374726807,S0-C0-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C1,Frontend_Bound,30.96,% Slots,,,0.00,5.1,
54.374726807,S0-C1,Backend_Bound,38.93,% Slots,,,0.00,5.1,
54.374726807,S0-C1,Retiring,36.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
54.374726807,S0-C1,Frontend_Bound.Frontend_Latency,86.37,% Slots,,rs_events.empty_end,0.00,5.1,
54.374726807,S0-C1,Backend_Bound.Core_Bound,100.62,% Slots,,,0.00,5.1,<==
54.374726807,S0-C1,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.37,
54.374726807,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
54.374726807,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.20,% Clocks,,idq.ms_switches,0.00,5.37,
54.374726807,S0-C1-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C2,Frontend_Bound,32.74,% Slots,,,0.00,5.1,
54.374726807,S0-C2,Backend_Bound,40.30,% Slots,,,0.00,5.1,
54.374726807,S0-C2,Retiring,29.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
54.374726807,S0-C2,Backend_Bound.Core_Bound,51.75,% Slots,,,0.00,5.1,<==
54.374726807,S0-C2,Retiring.Microcode_Sequencer,10.69,% Slots,,idq.ms_uops,0.00,5.37,
54.374726807,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
54.374726807,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.10,% Clocks,,idq.ms_switches,0.00,5.37,
54.374726807,S0-C2-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C3,Frontend_Bound,31.29,% Slots,,,0.00,5.1,
54.374726807,S0-C3,Backend_Bound,43.87,% Slots,,,0.00,5.1,
54.374726807,S0-C3,Retiring,25.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
54.374726807,S0-C3,Frontend_Bound.Frontend_Latency,79.80,% Slots,,rs_events.empty_end,0.00,5.1,
54.374726807,S0-C3,Backend_Bound.Memory_Bound,91.14,% Slots,,,0.00,5.1,
54.374726807,S0-C3,Retiring.Microcode_Sequencer,8.19,% Slots,,idq.ms_uops,0.00,5.37,
54.374726807,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
54.374726807,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.49,% Clocks,,idq.ms_switches,0.00,5.37,
54.374726807,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
54.374726807,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
54.374726807,S0-C3-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C4,Frontend_Bound,31.76,% Slots,,,0.00,5.1,
54.374726807,S0-C4,Backend_Bound,31.02,% Slots,,,0.00,5.1,
54.374726807,S0-C4,Retiring,29.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
54.374726807,S0-C4,Frontend_Bound.Frontend_Latency,87.53,% Slots,,rs_events.empty_end,0.00,5.09,
54.374726807,S0-C4,Backend_Bound.Core_Bound,43.19,% Slots,,,0.00,5.09,
54.374726807,S0-C4,Retiring.Microcode_Sequencer,10.76,% Slots,,idq.ms_uops,0.00,5.37,
54.374726807,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
54.374726807,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.25,% Clocks,,idq.ms_switches,0.00,5.37,<==
54.374726807,S0-C4-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C5,Frontend_Bound,39.69,% Slots,,,0.00,5.1,
54.374726807,S0-C5,Bad_Speculation,13.00,% Slots,,,0.00,5.1,
54.374726807,S0-C5,Backend_Bound,25.89,% Slots,,,0.00,5.1,
54.374726807,S0-C5,Retiring,22.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
54.374726807,S0-C5,Frontend_Bound.Frontend_Latency,23.57,% Slots,,rs_events.empty_end,0.00,5.1,
54.374726807,S0-C5,Frontend_Bound.Frontend_Bandwidth,40.42,% Slots,,,0.00,5.1,
54.374726807,S0-C5,Bad_Speculation.Branch_Mispredicts,12.07,% Slots,,br_misp_retired.all_branches,0.00,5.1,
54.374726807,S0-C5,Backend_Bound.Core_Bound,33.19,% Slots,,,0.00,5.1,
54.374726807,S0-C5,Retiring.Microcode_Sequencer,9.40,% Slots,,idq.ms_uops,0.00,5.37,
54.374726807,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
54.374726807,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.96,% Clocks,,idq.ms_switches,0.00,5.37,
54.374726807,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.83,% Core_Clocks,,,0.00,5.24,<==
54.374726807,S0-C5-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C6,Backend_Bound,40.53,% Slots,,,0.00,5.1,
54.374726807,S0-C6,Backend_Bound.Memory_Bound,42.42,% Slots,,,0.00,5.1,
54.374726807,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
54.374726807,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,20.42,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,<==
54.374726807,S0-C6-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C7,Frontend_Bound,32.28,% Slots,,,0.00,5.1,
54.374726807,S0-C7,Backend_Bound,38.49,% Slots,,,0.00,5.1,
54.374726807,S0-C7,Retiring,27.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
54.374726807,S0-C7,Frontend_Bound.Frontend_Latency,61.56,% Slots,,rs_events.empty_end,0.00,5.1,
54.374726807,S0-C7,Backend_Bound.Core_Bound,65.81,% Slots,,,0.00,5.1,<==
54.374726807,S0-C7,Retiring.Microcode_Sequencer,10.68,% Slots,,idq.ms_uops,0.00,5.37,
54.374726807,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.18,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
54.374726807,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.79,% Clocks,,idq.ms_switches,0.00,5.37,
54.374726807,S0-C7-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C0,Backend_Bound,23.07,% Slots,,,0.00,5.1,
54.374726807,S1-C0,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.09,
54.374726807,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.39,% Clocks,,,0.00,5.08,<==
54.374726807,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C1,Backend_Bound,33.49,% Slots,,,0.00,5.1,<==
54.374726807,S1-C1,Backend_Bound.Memory_Bound,16.67,% Slots,,,0.00,5.1,
54.374726807,S1-C1,Backend_Bound.Core_Bound,16.82,% Slots,,,0.00,5.1,
54.374726807,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,15.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
54.374726807,S1-C1-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.97,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.36,
54.374726807,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.63,% Clocks,,,0.00,5.08,
54.374726807,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C2,Frontend_Bound,26.16,% Slots,,,0.00,5.1,
54.374726807,S1-C2,Bad_Speculation,19.55,% Slots,,,0.00,5.1,
54.374726807,S1-C2,Backend_Bound,24.25,% Slots,,,0.00,5.1,
54.374726807,S1-C2,Frontend_Bound.Frontend_Bandwidth,38.89,% Slots,,,0.00,5.1,<==
54.374726807,S1-C2,Bad_Speculation.Branch_Mispredicts,19.09,% Slots,,br_misp_retired.all_branches,0.00,5.1,
54.374726807,S1-C2,Backend_Bound.Core_Bound,69.12,% Slots,,,0.00,5.09,
54.374726807,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.28,% Clocks,,,0.00,5.08,
54.374726807,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C3,Frontend_Bound,34.88,% Slots,,,0.00,5.1,
54.374726807,S1-C3,Backend_Bound,38.87,% Slots,,,0.00,5.1,
54.374726807,S1-C3,Retiring,16.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
54.374726807,S1-C3,Frontend_Bound.Frontend_Latency,90.86,% Slots,,rs_events.empty_end,0.00,5.09,
54.374726807,S1-C3,Backend_Bound.Memory_Bound,12.56,% Slots,,,0.00,5.09,
54.374726807,S1-C3,Backend_Bound.Core_Bound,26.31,% Slots,,,0.00,5.09,<==
54.374726807,S1-C3,Retiring.Microcode_Sequencer,12.47,% Slots,,idq.ms_uops,0.00,5.37,
54.374726807,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.08,% Clocks,,,0.00,5.36,
54.374726807,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
54.374726807,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.28,% Clocks,,idq.ms_switches,0.00,5.36,
54.374726807,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.74,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.36,
54.374726807,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C4,Backend_Bound,39.84,% Slots,,,0.00,5.1,
54.374726807,S1-C4,Backend_Bound.Memory_Bound,26.47,% Slots,,,0.00,5.1,
54.374726807,S1-C4,Backend_Bound.Core_Bound,13.37,% Slots,,,0.00,5.1,
54.374726807,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,23.65,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,<==
54.374726807,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.01,% Clocks,,,0.00,5.08,
54.374726807,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C5,Frontend_Bound,23.30,% Slots,,,0.00,5.1,
54.374726807,S1-C5,Bad_Speculation,18.43,% Slots,,,0.00,5.1,
54.374726807,S1-C5,Backend_Bound,26.09,% Slots,,,0.00,5.1,
54.374726807,S1-C5,Frontend_Bound.Frontend_Latency,18.59,% Slots,,rs_events.empty_end,0.00,5.09,
54.374726807,S1-C5,Bad_Speculation.Branch_Mispredicts,18.01,% Slots,,br_misp_retired.all_branches,0.00,5.1,
54.374726807,S1-C5,Backend_Bound.Core_Bound,35.55,% Slots,,,0.00,5.09,<==
54.374726807,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
54.374726807,S1-C5-T0,MUX,5.09,%,,,0.00,100.0,
54.374726807,S1-C6,Frontend_Bound,38.25,% Slots,,,0.00,5.1,
54.374726807,S1-C6,Backend_Bound,35.42,% Slots,,,0.00,5.1,
54.374726807,S1-C6,Retiring,17.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
54.374726807,S1-C6,Frontend_Bound.Frontend_Latency,60.28,% Slots,,rs_events.empty_end,0.00,5.1,<==
54.374726807,S1-C6,Retiring.Microcode_Sequencer,12.63,% Slots,,idq.ms_uops,0.00,5.36,
54.374726807,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.18,% Clocks,,,0.00,5.37,
54.374726807,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
54.374726807,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.52,% Clocks,,idq.ms_switches,0.00,5.37,
54.374726807,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.72,
54.374726807,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C7,Frontend_Bound,31.07,% Slots,,,0.00,5.1,
54.374726807,S1-C7,Backend_Bound,43.18,% Slots,,,0.00,5.1,
54.374726807,S1-C7,Retiring,18.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
54.374726807,S1-C7,Frontend_Bound.Frontend_Latency,68.05,% Slots,,rs_events.empty_end,0.00,5.09,
54.374726807,S1-C7,Backend_Bound.Core_Bound,76.60,% Slots,,,0.00,5.09,
54.374726807,S1-C7,Retiring.Microcode_Sequencer,10.21,% Slots,,idq.ms_uops,0.00,5.36,
54.374726807,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.37,
54.374726807,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
54.374726807,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.01,% Clocks,,idq.ms_switches,0.00,5.37,
54.374726807,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.11,% Clocks,,,0.00,5.09,<==
54.374726807,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C1-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C3-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C4-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C5-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C6-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S0-C7-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
54.374726807,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
55.865576295,S0-C0,Frontend_Bound,34.82,% Slots,,,0.00,5.35,<==
55.865576295,S0-C0,Backend_Bound,13.88,% Slots,,,0.00,5.35,
55.865576295,S0-C0,Frontend_Bound.Frontend_Latency,18.67,% Slots,,rs_events.empty_end,0.00,5.35,
55.865576295,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.06,% Slots,,,0.00,5.35,
55.865576295,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.62,% Clocks,,,0.00,5.35,
55.865576295,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
55.865576295,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.37,% Core_Clocks,,,0.00,5.09,
55.865576295,S0-C0-T0,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C1,Frontend_Bound,40.19,% Slots,,,0.00,5.35,
55.865576295,S0-C1,Bad_Speculation,15.86,% Slots,,,0.00,5.35,
55.865576295,S0-C1,Backend_Bound,21.06,% Slots,,,0.00,5.35,
55.865576295,S0-C1,Retiring,13.69,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
55.865576295,S0-C1,Frontend_Bound.Frontend_Bandwidth,90.34,% Slots,,,0.00,5.35,
55.865576295,S0-C1,Bad_Speculation.Branch_Mispredicts,14.50,% Slots,,br_misp_retired.all_branches,0.00,5.11,
55.865576295,S0-C1,Backend_Bound.Core_Bound,15.63,% Slots,,,0.00,5.09,
55.865576295,S0-C1,Retiring.Microcode_Sequencer,8.15,% Slots,,idq.ms_uops,0.00,5.35,
55.865576295,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.43,% Clocks,,idq.ms_switches,0.00,5.35,
55.865576295,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.82,% Core_Clocks,,,0.00,5.09,<==
55.865576295,S0-C1-T0,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C2,Frontend_Bound,39.42,% Slots,,,0.00,5.35,
55.865576295,S0-C2,Bad_Speculation,11.34,% Slots,,,0.00,5.35,
55.865576295,S0-C2,Backend_Bound,29.93,% Slots,,,0.00,5.35,
55.865576295,S0-C2,Retiring,15.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
55.865576295,S0-C2,Frontend_Bound.Frontend_Bandwidth,99.15,% Slots,,,0.00,5.35,
55.865576295,S0-C2,Bad_Speculation.Branch_Mispredicts,10.12,% Slots,,br_misp_retired.all_branches,0.00,5.11,
55.865576295,S0-C2,Backend_Bound.Core_Bound,24.99,% Slots,,,0.00,5.09,
55.865576295,S0-C2,Retiring.Microcode_Sequencer,8.21,% Slots,,idq.ms_uops,0.00,5.35,
55.865576295,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.35,% Clocks,,idq.ms_switches,0.00,5.35,
55.865576295,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.09,% Core_Clocks,,,0.00,5.09,<==
55.865576295,S0-C2-T0,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C3,Frontend_Bound,28.72,% Slots,,,0.00,5.35,
55.865576295,S0-C3,Backend_Bound,37.16,% Slots,,,0.00,5.35,
55.865576295,S0-C3,Retiring,15.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
55.865576295,S0-C3,Frontend_Bound.Frontend_Bandwidth,41.90,% Slots,,,0.00,5.35,
55.865576295,S0-C3,Backend_Bound.Core_Bound,29.09,% Slots,,,0.00,5.09,<==
55.865576295,S0-C3,Retiring.Microcode_Sequencer,9.18,% Slots,,idq.ms_uops,0.00,5.35,
55.865576295,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.62,% Clocks,,idq.ms_switches,0.00,5.35,
55.865576295,S0-C3-T0,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.82,% Slots,,,0.00,5.35,
55.865576295,S0-C4,Backend_Bound.Core_Bound,23.87,% Slots,,,0.00,5.09,
55.865576295,S0-C4,Backend_Bound,29.31,% Slots,,,0.00,5.35,
55.865576295,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.77,% Core_Clocks,,,0.00,5.09,
55.865576295,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.21,% Core_Clocks,,,0.00,5.36,
55.865576295,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.98,% Clocks,,,0.00,5.37,<==
55.865576295,S0-C4-T0,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C5,Frontend_Bound,35.69,% Slots,,,0.00,5.35,
55.865576295,S0-C5,Backend_Bound,36.39,% Slots,,,0.00,5.35,
55.865576295,S0-C5,Backend_Bound.Core_Bound,29.41,% Slots,,,0.00,5.09,<==
55.865576295,S0-C5-T0,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C6,Frontend_Bound,43.00,% Slots,,,0.00,5.35,
55.865576295,S0-C6,Backend_Bound,29.47,% Slots,,,0.00,5.35,
55.865576295,S0-C6,Retiring,18.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
55.865576295,S0-C6,Frontend_Bound.Frontend_Latency,16.68,% Slots,,rs_events.empty_end,0.00,5.35,
55.865576295,S0-C6,Frontend_Bound.Frontend_Bandwidth,56.49,% Slots,,,0.00,5.35,
55.865576295,S0-C6,Backend_Bound.Core_Bound,23.89,% Slots,,,0.00,5.09,
55.865576295,S0-C6,Retiring.Microcode_Sequencer,14.89,% Slots,,idq.ms_uops,0.00,5.35,
55.865576295,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.32,% Clocks,,,0.00,5.35,
55.865576295,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.59,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
55.865576295,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.35,
55.865576295,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.97,% Core_Clocks,,,0.00,5.1,<==
55.865576295,S0-C6-T0,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C7,Frontend_Bound.Frontend_Bandwidth,39.63,% Slots,,,0.00,5.35,
55.865576295,S0-C7,Backend_Bound.Core_Bound,21.67,% Slots,,,0.00,5.09,<==
55.865576295,S0-C7,Retiring.Microcode_Sequencer,13.41,% Slots,,idq.ms_uops,0.00,5.35,
55.865576295,S0-C7,Backend_Bound,30.31,% Slots,,,0.00,5.35,
55.865576295,S0-C7,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
55.865576295,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.82,% Clocks,,idq.ms_switches,0.00,5.35,
55.865576295,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.85,% Core_Clocks,,,0.00,5.09,
55.865576295,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.32,% Core_Clocks,,,0.00,5.37,
55.865576295,S0-C7-T0,MUX,5.09,%,,,0.00,100.0,
55.865576295,S1-C0,Backend_Bound,26.01,% Slots,,,0.00,5.35,
55.865576295,S1-C0,Backend_Bound.Core_Bound,20.33,% Slots,,,0.00,5.09,
55.865576295,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.91,% Clocks,,,0.00,5.36,<==
55.865576295,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C1,Backend_Bound,28.74,% Slots,,,0.00,5.35,
55.865576295,S1-C1,Backend_Bound.Core_Bound,21.04,% Slots,,,0.00,5.09,
55.865576295,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.43,% Clocks,,,0.00,5.36,<==
55.865576295,S1-C1-T0,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C2,Frontend_Bound,40.65,% Slots,,,0.00,5.35,
55.865576295,S1-C2,Bad_Speculation,11.23,% Slots,,,0.00,5.35,
55.865576295,S1-C2,Backend_Bound,30.35,% Slots,,,0.00,5.35,
55.865576295,S1-C2,Frontend_Bound.Frontend_Latency,31.00,% Slots,,rs_events.empty_end,0.00,5.35,
55.865576295,S1-C2,Bad_Speculation.Branch_Mispredicts,10.30,% Slots,,br_misp_retired.all_branches,0.00,5.1,
55.865576295,S1-C2,Backend_Bound.Memory_Bound,26.97,% Slots,,,0.00,5.09,
55.865576295,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
55.865576295,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.27,
55.865576295,S1-C2-T0,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C3,Frontend_Bound,36.87,% Slots,,,0.00,5.34,
55.865576295,S1-C3,Bad_Speculation,13.26,% Slots,,,0.00,5.34,
55.865576295,S1-C3,Backend_Bound,27.31,% Slots,,,0.00,5.34,
55.865576295,S1-C3,Retiring,17.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
55.865576295,S1-C3,Frontend_Bound.Frontend_Latency,16.86,% Slots,,rs_events.empty_end,0.00,5.35,
55.865576295,S1-C3,Frontend_Bound.Frontend_Bandwidth,29.66,% Slots,,,0.00,5.34,
55.865576295,S1-C3,Bad_Speculation.Branch_Mispredicts,12.51,% Slots,,br_misp_retired.all_branches,0.00,5.13,
55.865576295,S1-C3,Backend_Bound.Core_Bound,18.90,% Slots,,,0.00,5.08,
55.865576295,S1-C3,Retiring.Microcode_Sequencer,12.56,% Slots,,idq.ms_uops,0.00,5.34,
55.865576295,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.00,% Clocks,,,0.00,5.35,
55.865576295,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
55.865576295,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.49,% Clocks,,idq.ms_switches,0.00,5.35,
55.865576295,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.38,% Core_Clocks,,,0.00,5.1,<==
55.865576295,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.30,% Core_Clocks,,,0.00,5.36,
55.865576295,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C4,Frontend_Bound,45.27,% Slots,,,0.00,5.34,
55.865576295,S1-C4,Backend_Bound,30.97,% Slots,,,0.00,5.34,
55.865576295,S1-C4,Frontend_Bound.Frontend_Latency,40.67,% Slots,,rs_events.empty_end,0.00,5.34,
55.865576295,S1-C4,Backend_Bound.Core_Bound,43.27,% Slots,,,0.00,5.09,
55.865576295,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,<==
55.865576295,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C5,Frontend_Bound,25.69,% Slots,,,0.00,5.34,
55.865576295,S1-C5,Backend_Bound,23.78,% Slots,,,0.00,5.34,
55.865576295,S1-C5,Frontend_Bound.Frontend_Bandwidth,18.83,% Slots,,,0.00,5.34,
55.865576295,S1-C5,Backend_Bound.Memory_Bound,20.82,% Slots,,,0.00,5.09,
55.865576295,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.19,% Core_Clocks,,,0.00,5.1,<==
55.865576295,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.22,% Core_Clocks,,,0.00,5.36,
55.865576295,S1-C5-T0,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C6,Backend_Bound,17.94,% Slots,,,0.00,5.34,
55.865576295,S1-C6,Backend_Bound.Core_Bound,15.10,% Slots,,,0.00,5.08,<==
55.865576295,S1-C6-T0,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C7,Frontend_Bound,40.27,% Slots,,,0.00,5.35,
55.865576295,S1-C7,Backend_Bound,32.72,% Slots,,,0.00,5.35,
55.865576295,S1-C7,Retiring,37.22,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
55.865576295,S1-C7,Frontend_Bound.Frontend_Latency,22.74,% Slots,,rs_events.empty_end,0.00,5.35,<==
55.865576295,S1-C7,Backend_Bound.Memory_Bound,58.20,% Slots,,,0.00,5.09,
55.865576295,S1-C7,Retiring.Microcode_Sequencer,3.66,% Slots,,idq.ms_uops,0.00,5.35,
55.865576295,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.35,
55.865576295,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.11,% Clocks_est,,br_misp_retired.all_branches,0.00,5.36,
55.865576295,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.51,% Clocks,,idq.ms_switches,0.00,5.35,
55.865576295,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.75,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.09,
55.865576295,S1-C7-T0,MUX,5.08,%,,,0.00,100.0,
55.865576295,S0-C0-T1,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C1-T1,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C2-T1,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C3-T1,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C4-T1,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C5-T1,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C6-T1,MUX,5.09,%,,,0.00,100.0,
55.865576295,S0-C7-T1,MUX,5.09,%,,,0.00,100.0,
55.865576295,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C1-T1,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C2-T1,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C6-T1,MUX,5.08,%,,,0.00,100.0,
55.865576295,S1-C7-T1,MUX,5.08,%,,,0.00,100.0,
57.362236194,S0-C0,Frontend_Bound,34.42,% Slots,,,0.00,5.34,<==
57.362236194,S0-C0,Backend_Bound,15.93,% Slots,,,0.00,5.34,
57.362236194,S0-C0,Frontend_Bound.Frontend_Latency,18.68,% Slots,,rs_events.empty_end,0.00,5.34,
57.362236194,S0-C0,Frontend_Bound.Frontend_Bandwidth,18.80,% Slots,,,0.00,5.07,
57.362236194,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.89,% Clocks,,,0.00,5.08,
57.362236194,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.82,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
57.362236194,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.16,% Core_Clocks,,,0.00,5.34,
57.362236194,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C1,Frontend_Bound,40.85,% Slots,,,0.00,5.34,
57.362236194,S0-C1,Bad_Speculation,14.34,% Slots,,,0.00,5.34,
57.362236194,S0-C1,Backend_Bound,27.16,% Slots,,,0.00,5.34,
57.362236194,S0-C1,Retiring,19.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.362236194,S0-C1,Frontend_Bound.Frontend_Bandwidth,32.30,% Slots,,,0.00,5.07,
57.362236194,S0-C1,Bad_Speculation.Branch_Mispredicts,13.48,% Slots,,br_misp_retired.all_branches,0.00,5.34,
57.362236194,S0-C1,Backend_Bound.Core_Bound,19.66,% Slots,,,0.00,5.34,
57.362236194,S0-C1,Retiring.Microcode_Sequencer,11.94,% Slots,,idq.ms_uops,0.00,5.07,
57.362236194,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.22,% Clocks,,idq.ms_switches,0.00,5.07,
57.362236194,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.91,% Core_Clocks,,,0.00,5.35,<==
57.362236194,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C2,Frontend_Bound,36.84,% Slots,,,0.00,5.34,
57.362236194,S0-C2,Bad_Speculation,11.55,% Slots,,,0.00,5.34,
57.362236194,S0-C2,Backend_Bound,30.83,% Slots,,,0.00,5.34,
57.362236194,S0-C2,Frontend_Bound.Frontend_Bandwidth,50.29,% Slots,,,0.00,5.08,
57.362236194,S0-C2,Bad_Speculation.Branch_Mispredicts,11.05,% Slots,,br_misp_retired.all_branches,0.00,5.34,
57.362236194,S0-C2,Backend_Bound.Core_Bound,23.11,% Slots,,,0.00,5.34,
57.362236194,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.34,% Core_Clocks,,,0.00,5.34,<==
57.362236194,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C3,Frontend_Bound,30.35,% Slots,,,0.00,5.34,
57.362236194,S0-C3,Bad_Speculation,14.63,% Slots,,,0.00,5.34,
57.362236194,S0-C3,Backend_Bound,25.40,% Slots,,,0.00,5.34,
57.362236194,S0-C3,Retiring,21.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.362236194,S0-C3,Frontend_Bound.Frontend_Bandwidth,76.44,% Slots,,,0.00,5.08,
57.362236194,S0-C3,Bad_Speculation.Branch_Mispredicts,14.26,% Slots,,br_misp_retired.all_branches,0.00,5.34,
57.362236194,S0-C3,Backend_Bound.Core_Bound,17.83,% Slots,,,0.00,5.34,
57.362236194,S0-C3,Retiring.Microcode_Sequencer,10.47,% Slots,,idq.ms_uops,0.00,5.07,
57.362236194,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.34,% Clocks,,idq.ms_switches,0.00,5.07,
57.362236194,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.82,% Core_Clocks,,,0.00,5.34,<==
57.362236194,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C4,Frontend_Bound,42.24,% Slots,,,0.00,5.34,
57.362236194,S0-C4,Bad_Speculation,12.05,% Slots,,,0.00,5.34,
57.362236194,S0-C4,Backend_Bound,28.27,% Slots,,,0.00,5.34,
57.362236194,S0-C4,Retiring,17.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.362236194,S0-C4,Frontend_Bound.Frontend_Latency,38.74,% Slots,,rs_events.empty_end,0.00,5.34,<==
57.362236194,S0-C4,Frontend_Bound.Frontend_Bandwidth,24.90,% Slots,,,0.00,5.08,
57.362236194,S0-C4,Bad_Speculation.Branch_Mispredicts,11.76,% Slots,,br_misp_retired.all_branches,0.00,5.34,
57.362236194,S0-C4,Backend_Bound.Memory_Bound,12.85,% Slots,,,0.00,5.34,
57.362236194,S0-C4,Backend_Bound.Core_Bound,15.42,% Slots,,,0.00,5.34,
57.362236194,S0-C4,Retiring.Microcode_Sequencer,12.62,% Slots,,idq.ms_uops,0.00,5.07,
57.362236194,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,18.56,% Clocks,,,0.00,5.08,
57.362236194,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
57.362236194,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.14,% Clocks,,idq.ms_switches,0.00,5.08,
57.362236194,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.20,% Core_Clocks,,,0.00,5.35,
57.362236194,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.42,% Core_Clocks,,,0.00,5.34,
57.362236194,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C5,Frontend_Bound,26.66,% Slots,,,0.00,5.34,
57.362236194,S0-C5,Bad_Speculation,21.73,% Slots,,,0.00,5.34,
57.362236194,S0-C5,Backend_Bound,26.93,% Slots,,,0.00,5.34,
57.362236194,S0-C5,Retiring,16.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.362236194,S0-C5,Frontend_Bound.Frontend_Latency,16.90,% Slots,,rs_events.empty_end,0.00,5.34,
57.362236194,S0-C5,Frontend_Bound.Frontend_Bandwidth,58.63,% Slots,,,0.00,5.07,
57.362236194,S0-C5,Bad_Speculation.Branch_Mispredicts,20.50,% Slots,,br_misp_retired.all_branches,0.00,5.34,
57.362236194,S0-C5,Backend_Bound.Memory_Bound,19.76,% Slots,,,0.00,5.34,<==
57.362236194,S0-C5,Retiring.Microcode_Sequencer,11.96,% Slots,,idq.ms_uops,0.00,5.07,
57.362236194,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,0.00,5.08,
57.362236194,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
57.362236194,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.41,% Clocks,,idq.ms_switches,0.00,5.08,
57.362236194,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.42,% Core_Clocks,,,0.00,5.35,
57.362236194,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.57,% Core_Clocks,,,0.00,5.34,
57.362236194,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C6,Frontend_Bound,42.32,% Slots,,,0.00,5.34,
57.362236194,S0-C6,Bad_Speculation,11.50,% Slots,,,0.00,5.34,
57.362236194,S0-C6,Backend_Bound,23.83,% Slots,,,0.00,5.34,
57.362236194,S0-C6,Frontend_Bound.Frontend_Latency,28.59,% Slots,,rs_events.empty_end,0.00,5.34,
57.362236194,S0-C6,Frontend_Bound.Frontend_Bandwidth,13.85,% Slots,,,0.00,5.08,
57.362236194,S0-C6,Bad_Speculation.Branch_Mispredicts,10.97,% Slots,,br_misp_retired.all_branches,0.00,5.34,
57.362236194,S0-C6,Backend_Bound.Core_Bound,16.96,% Slots,,,0.00,5.34,
57.362236194,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
57.362236194,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,19.98,% Core_Clocks,,,0.00,5.35,
57.362236194,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,30.12,% Core_Clocks,,,0.00,5.34,
57.362236194,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.90,% Clocks,,,0.00,5.07,
57.362236194,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C7,Frontend_Bound,42.34,% Slots,,,0.00,5.34,
57.362236194,S0-C7,Bad_Speculation,12.12,% Slots,,,0.00,5.34,
57.362236194,S0-C7,Backend_Bound,25.33,% Slots,,,0.00,5.34,
57.362236194,S0-C7,Retiring,17.93,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.362236194,S0-C7,Frontend_Bound.Frontend_Latency,21.15,% Slots,,rs_events.empty_end,0.00,5.34,
57.362236194,S0-C7,Frontend_Bound.Frontend_Bandwidth,45.92,% Slots,,,0.00,5.07,
57.362236194,S0-C7,Bad_Speculation.Branch_Mispredicts,11.58,% Slots,,br_misp_retired.all_branches,0.00,5.34,
57.362236194,S0-C7,Backend_Bound.Memory_Bound,43.56,% Slots,,,0.00,5.34,
57.362236194,S0-C7,Retiring.Microcode_Sequencer,14.15,% Slots,,idq.ms_uops,0.00,5.07,
57.362236194,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.51,% Clocks,,,0.00,5.08,
57.362236194,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
57.362236194,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.88,% Clocks,,idq.ms_switches,0.00,5.08,
57.362236194,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.95,% Core_Clocks,,,0.00,5.34,<==
57.362236194,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.54,% Core_Clocks,,,0.00,5.34,
57.362236194,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
57.362236194,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C0,Backend_Bound,29.44,% Slots,,,0.00,5.34,
57.362236194,S1-C0,Backend_Bound.Core_Bound,20.89,% Slots,,,0.00,5.34,
57.362236194,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.64,% Clocks,,,0.00,5.08,<==
57.362236194,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C1,Backend_Bound,25.72,% Slots,,,0.00,5.34,
57.362236194,S1-C1,Backend_Bound.Core_Bound,19.67,% Slots,,,0.00,5.34,
57.362236194,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.05,% Clocks,,,0.00,5.08,<==
57.362236194,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C2,Frontend_Bound,31.16,% Slots,,,0.00,5.34,
57.362236194,S1-C2,Bad_Speculation,11.14,% Slots,,,0.00,5.34,
57.362236194,S1-C2,Backend_Bound,37.45,% Slots,,,0.00,5.34,
57.362236194,S1-C2,Retiring,20.36,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.362236194,S1-C2,Frontend_Bound.Frontend_Latency,27.73,% Slots,,rs_events.empty_end,0.00,5.34,
57.362236194,S1-C2,Bad_Speculation.Branch_Mispredicts,10.36,% Slots,,br_misp_retired.all_branches,0.00,5.34,
57.362236194,S1-C2,Backend_Bound.Memory_Bound,42.24,% Slots,,,0.00,5.34,
57.362236194,S1-C2,Retiring.Microcode_Sequencer,16.28,% Slots,,idq.ms_uops,0.00,5.07,
57.362236194,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.07,
57.362236194,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.34,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
57.362236194,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.57,% Clocks,,idq.ms_switches,0.00,5.07,
57.362236194,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
57.362236194,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C3,Frontend_Bound,32.92,% Slots,,,0.00,5.34,
57.362236194,S1-C3,Backend_Bound,37.52,% Slots,,,0.00,5.34,
57.362236194,S1-C3,Retiring,28.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.362236194,S1-C3,Frontend_Bound.Frontend_Latency,23.08,% Slots,,rs_events.empty_end,0.00,5.34,
57.362236194,S1-C3,Retiring.Microcode_Sequencer,4.13,% Slots,,idq.ms_uops,0.00,5.07,
57.362236194,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.11,% Clocks,,,0.00,5.08,
57.362236194,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
57.362236194,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.21,% Clocks,,idq.ms_switches,0.00,5.08,
57.362236194,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,<==
57.362236194,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C4,Frontend_Bound,38.53,% Slots,,,0.00,5.34,
57.362236194,S1-C4,Backend_Bound,37.67,% Slots,,,0.00,5.34,
57.362236194,S1-C4,Frontend_Bound.Frontend_Latency,26.68,% Slots,,rs_events.empty_end,0.00,5.34,
57.362236194,S1-C4,Backend_Bound.Core_Bound,31.52,% Slots,,,0.00,5.34,
57.362236194,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,<==
57.362236194,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C5,Frontend_Bound,38.80,% Slots,,,0.00,5.35,
57.362236194,S1-C5,Backend_Bound,36.95,% Slots,,,0.00,5.35,
57.362236194,S1-C5,Retiring,27.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.362236194,S1-C5,Frontend_Bound.Frontend_Latency,28.74,% Slots,,rs_events.empty_end,0.00,5.34,
57.362236194,S1-C5,Frontend_Bound.Frontend_Bandwidth,19.03,% Slots,,,0.00,5.07,
57.362236194,S1-C5,Backend_Bound.Core_Bound,27.51,% Slots,,,0.00,5.34,
57.362236194,S1-C5,Retiring.Microcode_Sequencer,2.11,% Slots,,idq.ms_uops,0.00,5.07,
57.362236194,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,<==
57.362236194,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.34,% Clocks,,idq.ms_switches,0.00,5.08,
57.362236194,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.13,% Core_Clocks,,,0.00,5.34,
57.362236194,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C6,Frontend_Bound,35.10,% Slots,,,0.00,5.34,
57.362236194,S1-C6,Backend_Bound,40.71,% Slots,,,0.00,5.34,
57.362236194,S1-C6,Retiring,16.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
57.362236194,S1-C6,Frontend_Bound.Frontend_Latency,22.31,% Slots,,rs_events.empty_end,0.00,5.34,
57.362236194,S1-C6,Backend_Bound.Memory_Bound,11.08,% Slots,,,0.00,5.34,
57.362236194,S1-C6,Backend_Bound.Core_Bound,29.63,% Slots,,,0.00,5.34,<==
57.362236194,S1-C6,Retiring.Microcode_Sequencer,12.09,% Slots,,idq.ms_uops,0.00,5.08,
57.362236194,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.40,% Clocks,,,0.00,5.07,
57.362236194,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
57.362236194,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.52,% Clocks,,idq.ms_switches,0.00,5.07,
57.362236194,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.48,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.54,
57.362236194,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C7,Frontend_Bound,34.17,% Slots,,,0.00,5.34,
57.362236194,S1-C7,Backend_Bound,39.65,% Slots,,,0.00,5.34,
57.362236194,S1-C7,Retiring,25.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
57.362236194,S1-C7,Frontend_Bound.Frontend_Latency,29.57,% Slots,,rs_events.empty_end,0.00,5.34,
57.362236194,S1-C7,Backend_Bound.Memory_Bound,12.58,% Slots,,,0.00,5.34,
57.362236194,S1-C7,Backend_Bound.Core_Bound,27.06,% Slots,,,0.00,5.34,<==
57.362236194,S1-C7,Retiring.Microcode_Sequencer,6.92,% Slots,,idq.ms_uops,0.00,5.07,
57.362236194,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.28,% Clocks,,,0.00,5.08,
57.362236194,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
57.362236194,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.90,% Clocks,,idq.ms_switches,0.00,5.08,
57.362236194,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
57.362236194,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
57.362236194,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C0,Frontend_Bound,34.73,% Slots,,,0.00,5.1,<==
58.858797512,S0-C0,Bad_Speculation,10.15,% Slots,,,0.00,5.1,
58.858797512,S0-C0,Backend_Bound,14.04,% Slots,,,0.00,5.1,
58.858797512,S0-C0,Frontend_Bound.Frontend_Latency,20.07,% Slots,,rs_events.empty_end,0.00,5.09,
58.858797512,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.55,% Slots,,,0.00,5.1,
58.858797512,S0-C0,Bad_Speculation.Branch_Mispredicts,9.83,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.858797512,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.16,% Clocks,,,0.00,5.36,
58.858797512,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
58.858797512,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,74.81,% Core_Clocks,,,0.00,5.24,
58.858797512,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C1,Frontend_Bound,31.22,% Slots,,,0.00,5.09,
58.858797512,S0-C1,Backend_Bound,43.73,% Slots,,,0.00,5.09,
58.858797512,S0-C1,Frontend_Bound.Frontend_Latency,31.22,% Slots,,rs_events.empty_end,0.00,5.09,
58.858797512,S0-C1,Backend_Bound.Memory_Bound,30.01,% Slots,,,0.00,5.09,<==
58.858797512,S0-C1,Backend_Bound.Core_Bound,13.72,% Slots,,,0.00,5.09,
58.858797512,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
58.858797512,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
58.858797512,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.30,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
58.858797512,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C2,Frontend_Bound,37.34,% Slots,,,0.00,5.1,
58.858797512,S0-C2,Backend_Bound,36.11,% Slots,,,0.00,5.1,
58.858797512,S0-C2,Retiring,18.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
58.858797512,S0-C2,Frontend_Bound.Frontend_Latency,36.80,% Slots,,rs_events.empty_end,0.00,5.09,<==
58.858797512,S0-C2,Backend_Bound.Core_Bound,64.93,% Slots,,,0.00,5.09,
58.858797512,S0-C2,Retiring.Microcode_Sequencer,14.44,% Slots,,idq.ms_uops,0.00,5.37,
58.858797512,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.36,
58.858797512,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
58.858797512,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.36,
58.858797512,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C3,Frontend_Bound,36.48,% Slots,,,0.00,5.1,
58.858797512,S0-C3,Bad_Speculation,19.03,% Slots,,,0.00,5.1,
58.858797512,S0-C3,Backend_Bound,25.83,% Slots,,,0.00,5.1,
58.858797512,S0-C3,Retiring,29.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
58.858797512,S0-C3,Frontend_Bound.Frontend_Latency,19.03,% Slots,,rs_events.empty_end,0.00,5.09,<==
58.858797512,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.60,% Slots,,,0.00,5.1,
58.858797512,S0-C3,Bad_Speculation.Branch_Mispredicts,18.02,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.858797512,S0-C3,Backend_Bound.Memory_Bound,45.81,% Slots,,,0.00,5.09,
58.858797512,S0-C3,Retiring.Microcode_Sequencer,8.76,% Slots,,idq.ms_uops,0.00,5.37,
58.858797512,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.23,% Clocks,,,0.00,5.36,
58.858797512,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.31,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
58.858797512,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.22,% Clocks,,idq.ms_switches,0.00,5.36,
58.858797512,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
58.858797512,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.84,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
58.858797512,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.66,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.35,
58.858797512,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C4,Backend_Bound,30.47,% Slots,,,0.00,5.1,
58.858797512,S0-C4,Backend_Bound.Core_Bound,22.21,% Slots,,,0.00,5.1,
58.858797512,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.15,% Clocks,,,0.00,5.07,<==
58.858797512,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C5,Frontend_Bound,37.44,% Slots,,,0.00,5.1,<==
58.858797512,S0-C5,Bad_Speculation,10.98,% Slots,,,0.00,5.1,
58.858797512,S0-C5,Backend_Bound,33.08,% Slots,,,0.00,5.1,
58.858797512,S0-C5,Retiring,15.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
58.858797512,S0-C5,Bad_Speculation.Branch_Mispredicts,10.73,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.858797512,S0-C5,Backend_Bound.Memory_Bound,21.17,% Slots,,,0.00,5.1,
58.858797512,S0-C5,Backend_Bound.Core_Bound,11.91,% Slots,,,0.00,5.1,
58.858797512,S0-C5,Retiring.Microcode_Sequencer,8.74,% Slots,,idq.ms_uops,0.00,5.37,
58.858797512,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.33,% Clocks,,idq.ms_switches,0.00,5.36,
58.858797512,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.44,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,
58.858797512,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.73,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
58.858797512,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.41,% Clocks,,,0.00,5.07,
58.858797512,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C6,Frontend_Bound,40.86,% Slots,,,0.00,5.09,
58.858797512,S0-C6,Bad_Speculation,11.24,% Slots,,,0.00,5.09,
58.858797512,S0-C6,Backend_Bound,29.51,% Slots,,,0.00,5.09,
58.858797512,S0-C6,Retiring,15.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
58.858797512,S0-C6,Frontend_Bound.Frontend_Latency,28.21,% Slots,,rs_events.empty_end,0.00,5.09,
58.858797512,S0-C6,Bad_Speculation.Branch_Mispredicts,10.95,% Slots,,br_misp_retired.all_branches,0.00,5.09,
58.858797512,S0-C6,Retiring.Microcode_Sequencer,9.66,% Slots,,idq.ms_uops,0.00,5.37,
58.858797512,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.18,% Clocks,,,0.00,5.35,
58.858797512,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.84,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
58.858797512,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.12,% Clocks,,idq.ms_switches,0.00,5.35,
58.858797512,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C7,Frontend_Bound,37.99,% Slots,,,0.00,5.1,
58.858797512,S0-C7,Backend_Bound,35.53,% Slots,,,0.00,5.1,
58.858797512,S0-C7,Retiring,14.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
58.858797512,S0-C7,Frontend_Bound.Frontend_Latency,74.72,% Slots,,rs_events.empty_end,0.00,5.09,
58.858797512,S0-C7,Backend_Bound.Core_Bound,53.66,% Slots,,,0.00,5.09,
58.858797512,S0-C7,Retiring.Microcode_Sequencer,7.93,% Slots,,idq.ms_uops,0.00,5.37,
58.858797512,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.47,% Clocks,,,0.00,5.36,
58.858797512,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
58.858797512,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.12,% Clocks,,idq.ms_switches,0.00,5.36,
58.858797512,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S1-C0,Backend_Bound,31.19,% Slots,,,0.00,5.1,
58.858797512,S1-C0,Backend_Bound.Core_Bound,23.25,% Slots,,,0.00,5.09,
58.858797512,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.25,% Clocks,,,0.00,5.07,<==
58.858797512,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S1-C1,Frontend_Bound,28.51,% Slots,,,0.00,5.1,
58.858797512,S1-C1,Bad_Speculation,14.10,% Slots,,,0.00,5.1,
58.858797512,S1-C1,Backend_Bound,24.88,% Slots,,,0.00,5.1,
58.858797512,S1-C1,Frontend_Bound.Frontend_Bandwidth,21.05,% Slots,,,0.00,5.1,
58.858797512,S1-C1,Bad_Speculation.Branch_Mispredicts,13.93,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.858797512,S1-C1,Backend_Bound.Memory_Bound,15.44,% Slots,,,0.00,5.09,
58.858797512,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,29.09,% Core_Clocks,,,0.00,5.25,<==
58.858797512,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.61,% Core_Clocks,,,0.00,5.09,
58.858797512,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
58.858797512,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S1-C2,Frontend_Bound,34.67,% Slots,,,0.00,5.1,
58.858797512,S1-C2,Backend_Bound,41.57,% Slots,,,0.00,5.1,
58.858797512,S1-C2,Retiring,17.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
58.858797512,S1-C2,Frontend_Bound.Frontend_Latency,64.68,% Slots,,rs_events.empty_end,0.00,5.09,
58.858797512,S1-C2,Backend_Bound.Memory_Bound,56.32,% Slots,,,0.00,5.09,
58.858797512,S1-C2,Retiring.Microcode_Sequencer,13.48,% Slots,,idq.ms_uops,0.00,5.37,
58.858797512,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.76,% Clocks,,,0.00,5.36,
58.858797512,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
58.858797512,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.86,% Clocks,,idq.ms_switches,0.00,5.36,
58.858797512,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
58.858797512,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S1-C3,Frontend_Bound,46.26,% Slots,,,0.00,5.1,
58.858797512,S1-C3,Bad_Speculation,11.60,% Slots,,,0.00,5.1,
58.858797512,S1-C3,Backend_Bound,21.42,% Slots,,,0.00,5.1,
58.858797512,S1-C3,Frontend_Bound.Frontend_Latency,33.38,% Slots,,rs_events.empty_end,0.00,5.09,
58.858797512,S1-C3,Frontend_Bound.Frontend_Bandwidth,24.32,% Slots,,,0.00,5.1,
58.858797512,S1-C3,Bad_Speculation.Branch_Mispredicts,11.22,% Slots,,br_misp_retired.all_branches,0.00,5.1,
58.858797512,S1-C3,Backend_Bound.Core_Bound,14.49,% Slots,,,0.00,5.09,
58.858797512,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,<==
58.858797512,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.15,% Core_Clocks,,,0.00,5.27,
58.858797512,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.06,% Core_Clocks,,,0.00,5.08,
58.858797512,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.64,% Clocks,,,0.00,5.08,
58.858797512,S1-C3-T0,MUX,5.08,%,,,0.00,100.0,
58.858797512,S1-C4,Frontend_Bound,30.73,% Slots,,,0.00,5.1,
58.858797512,S1-C4,Backend_Bound,36.04,% Slots,,,0.00,5.1,
58.858797512,S1-C4,Retiring,16.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
58.858797512,S1-C4,Frontend_Bound.Frontend_Bandwidth,72.52,% Slots,,,0.00,5.1,
58.858797512,S1-C4,Backend_Bound.Memory_Bound,61.07,% Slots,,,0.00,5.09,
58.858797512,S1-C4,Retiring.Microcode_Sequencer,12.40,% Slots,,idq.ms_uops,0.00,5.37,
58.858797512,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.16,% Clocks,,idq.ms_switches,0.00,5.36,
58.858797512,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.95,% Core_Clocks,,,0.00,5.26,
58.858797512,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
58.858797512,S1-C4-T0,MUX,5.08,%,,,0.00,100.0,
58.858797512,S1-C5,Backend_Bound,60.21,% Slots,,,0.00,5.1,
58.858797512,S1-C5,Retiring,16.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.36,
58.858797512,S1-C5,Backend_Bound.Memory_Bound,43.31,% Slots,,,0.00,5.09,
58.858797512,S1-C5,Backend_Bound.Core_Bound,16.90,% Slots,,,0.00,5.09,
58.858797512,S1-C5,Retiring.Microcode_Sequencer,11.91,% Slots,,idq.ms_uops,0.00,5.36,
58.858797512,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.91,% Clocks,,idq.ms_switches,0.00,5.36,
58.858797512,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
58.858797512,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,78.36,% Clocks,,,0.00,5.08,
58.858797512,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S1-C6,Frontend_Bound,33.79,% Slots,,,0.00,5.1,
58.858797512,S1-C6,Backend_Bound,42.95,% Slots,,,0.00,5.1,
58.858797512,S1-C6,Retiring,17.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
58.858797512,S1-C6,Frontend_Bound.Frontend_Latency,41.23,% Slots,,rs_events.empty_end,0.00,5.09,
58.858797512,S1-C6,Backend_Bound.Memory_Bound,31.88,% Slots,,,0.00,5.09,
58.858797512,S1-C6,Backend_Bound.Core_Bound,11.08,% Slots,,,0.00,5.09,
58.858797512,S1-C6,Retiring.Microcode_Sequencer,13.08,% Slots,,idq.ms_uops,0.00,5.37,
58.858797512,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.36,
58.858797512,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
58.858797512,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.31,% Clocks,,idq.ms_switches,0.00,5.36,
58.858797512,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.7,<==
58.858797512,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.84,% Clocks,,,0.00,5.07,
58.858797512,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S1-C7,Frontend_Bound,37.09,% Slots,,,0.00,5.09,
58.858797512,S1-C7,Backend_Bound,36.06,% Slots,,,0.00,5.09,
58.858797512,S1-C7,Retiring,17.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.37,
58.858797512,S1-C7,Frontend_Bound.Frontend_Latency,22.13,% Slots,,rs_events.empty_end,0.00,5.09,<==
58.858797512,S1-C7,Backend_Bound.Memory_Bound,20.41,% Slots,,,0.00,5.09,
58.858797512,S1-C7,Backend_Bound.Core_Bound,15.65,% Slots,,,0.00,5.09,
58.858797512,S1-C7,Retiring.Microcode_Sequencer,13.19,% Slots,,idq.ms_uops,0.00,5.37,
58.858797512,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.02,% Clocks,,,0.00,5.36,
58.858797512,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
58.858797512,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.87,% Clocks,,idq.ms_switches,0.00,5.36,
58.858797512,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.36,
58.858797512,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.19,% Clocks,,,0.00,5.07,
58.858797512,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C0-T1,MUX,5.08,%,,,0.00,100.0,
58.858797512,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C2-T1,MUX,5.08,%,,,0.00,100.0,
58.858797512,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
58.858797512,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
58.858797512,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
58.858797512,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
58.858797512,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
58.858797512,S1-C3-T1,MUX,5.08,%,,,0.00,100.0,
58.858797512,S1-C4-T1,MUX,5.08,%,,,0.00,100.0,
58.858797512,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
58.858797512,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
58.858797512,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
60.36490111,S0-C0,Frontend_Bound,34.41,% Slots,,,0.00,5.3,
60.36490111,S0-C0,Backend_Bound,14.02,% Slots,,,0.00,5.3,
60.36490111,S0-C0,Frontend_Bound.Frontend_Latency,18.70,% Slots,,rs_events.empty_end,0.00,5.3,<==
60.36490111,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.08,% Slots,,,0.00,5.3,
60.36490111,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.85,% Clocks,,,0.00,5.31,
60.36490111,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.36490111,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.79,% Core_Clocks,,,0.00,5.04,
60.36490111,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S0-C1,Frontend_Bound,34.42,% Slots,,,0.00,5.3,
60.36490111,S0-C1,Backend_Bound,41.29,% Slots,,,0.00,5.3,
60.36490111,S0-C1,Retiring,17.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S0-C1,Frontend_Bound.Frontend_Latency,46.02,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S0-C1,Backend_Bound.Memory_Bound,24.32,% Slots,,,0.00,5.2,
60.36490111,S0-C1,Backend_Bound.Core_Bound,16.97,% Slots,,,0.00,5.2,
60.36490111,S0-C1,Retiring.Microcode_Sequencer,13.79,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.76,% Clocks,,,0.00,5.3,
60.36490111,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
60.36490111,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.20,% Clocks,,idq.ms_switches,0.00,5.3,
60.36490111,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,14.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
60.36490111,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,49.71,% Clocks,,,0.00,5.31,
60.36490111,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S0-C2,Frontend_Bound,33.52,% Slots,,,0.00,5.3,
60.36490111,S0-C2,Backend_Bound,42.24,% Slots,,,0.00,5.3,<==
60.36490111,S0-C2,Retiring,17.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S0-C2,Frontend_Bound.Frontend_Latency,19.44,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S0-C2,Frontend_Bound.Frontend_Bandwidth,15.02,% Slots,,,0.00,5.3,
60.36490111,S0-C2,Backend_Bound.Memory_Bound,20.21,% Slots,,,0.00,5.2,
60.36490111,S0-C2,Backend_Bound.Core_Bound,22.02,% Slots,,,0.00,5.2,
60.36490111,S0-C2,Retiring.Microcode_Sequencer,14.53,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.31,% Clocks,,,0.00,5.31,
60.36490111,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.36490111,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.48,% Clocks,,idq.ms_switches,0.00,5.31,
60.36490111,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.37,% Core_Clocks,,,0.00,5.04,
60.36490111,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,16.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
60.36490111,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.03,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
60.36490111,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S0-C3,Frontend_Bound,27.65,% Slots,,,0.00,5.31,
60.36490111,S0-C3,Backend_Bound,38.57,% Slots,,,0.00,5.31,
60.36490111,S0-C3,Retiring,27.88,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
60.36490111,S0-C3,Frontend_Bound.Frontend_Bandwidth,40.61,% Slots,,,0.00,5.31,
60.36490111,S0-C3,Backend_Bound.Memory_Bound,102.18,% Slots,,,0.00,5.2,
60.36490111,S0-C3,Retiring.Microcode_Sequencer,9.45,% Slots,,idq.ms_uops,0.00,5.3,
60.36490111,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.28,% Clocks,,idq.ms_switches,0.00,5.31,
60.36490111,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
60.36490111,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.68,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
60.36490111,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
60.36490111,S0-C4,Frontend_Bound,31.59,% Slots,,,0.00,5.3,
60.36490111,S0-C4,Backend_Bound,44.80,% Slots,,,0.00,5.3,
60.36490111,S0-C4,Retiring,16.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S0-C4,Frontend_Bound.Frontend_Latency,39.00,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S0-C4,Backend_Bound.Memory_Bound,27.42,% Slots,,,0.00,5.2,
60.36490111,S0-C4,Backend_Bound.Core_Bound,17.39,% Slots,,,0.00,5.2,
60.36490111,S0-C4,Retiring.Microcode_Sequencer,12.65,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.96,% Clocks,,,0.00,5.31,
60.36490111,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
60.36490111,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.50,% Clocks,,idq.ms_switches,0.00,5.31,
60.36490111,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.19,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
60.36490111,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.37,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
60.36490111,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.11,% Clocks,,,0.00,5.31,
60.36490111,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S0-C5,Frontend_Bound,34.37,% Slots,,,0.00,5.3,
60.36490111,S0-C5,Backend_Bound,42.24,% Slots,,,0.00,5.3,<==
60.36490111,S0-C5,Retiring,16.94,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S0-C5,Frontend_Bound.Frontend_Latency,38.96,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S0-C5,Backend_Bound.Memory_Bound,23.37,% Slots,,,0.00,5.2,
60.36490111,S0-C5,Backend_Bound.Core_Bound,18.87,% Slots,,,0.00,5.2,
60.36490111,S0-C5,Retiring.Microcode_Sequencer,13.29,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.82,% Clocks,,,0.00,5.31,
60.36490111,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
60.36490111,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.78,% Clocks,,idq.ms_switches,0.00,5.31,
60.36490111,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.12,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
60.36490111,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
60.36490111,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.06,% Clocks,,,0.00,5.31,
60.36490111,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S0-C6,Frontend_Bound,33.34,% Slots,,,0.00,5.3,
60.36490111,S0-C6,Backend_Bound,43.81,% Slots,,,0.00,5.3,<==
60.36490111,S0-C6,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S0-C6,Frontend_Bound.Frontend_Latency,25.79,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S0-C6,Frontend_Bound.Frontend_Bandwidth,12.82,% Slots,,,0.00,5.3,
60.36490111,S0-C6,Backend_Bound.Memory_Bound,21.72,% Slots,,,0.00,5.2,
60.36490111,S0-C6,Backend_Bound.Core_Bound,22.09,% Slots,,,0.00,5.2,
60.36490111,S0-C6,Retiring.Microcode_Sequencer,14.57,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.15,% Clocks,,,0.00,5.3,
60.36490111,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.70,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.36490111,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.51,% Clocks,,idq.ms_switches,0.00,5.3,
60.36490111,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.10,% Core_Clocks,,,0.00,5.04,
60.36490111,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,
60.36490111,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,6.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
60.36490111,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.21,% Clocks,,,0.00,5.31,
60.36490111,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S0-C7,Frontend_Bound,35.42,% Slots,,,0.00,5.3,
60.36490111,S0-C7,Backend_Bound,42.20,% Slots,,,0.00,5.3,
60.36490111,S0-C7,Retiring,17.77,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S0-C7,Frontend_Bound.Frontend_Latency,19.95,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S0-C7,Frontend_Bound.Frontend_Bandwidth,23.23,% Slots,,,0.00,5.3,
60.36490111,S0-C7,Backend_Bound.Memory_Bound,24.07,% Slots,,,0.00,5.2,
60.36490111,S0-C7,Backend_Bound.Core_Bound,18.13,% Slots,,,0.00,5.2,
60.36490111,S0-C7,Retiring.Microcode_Sequencer,14.06,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.68,% Clocks,,,0.00,5.31,
60.36490111,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.27,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.36490111,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.98,% Clocks,,idq.ms_switches,0.00,5.31,
60.36490111,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.04,% Core_Clocks,,,0.00,5.04,
60.36490111,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.76,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
60.36490111,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.60,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
60.36490111,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.06,% Clocks,,,0.00,5.31,
60.36490111,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S1-C0,Frontend_Bound,34.79,% Slots,,,0.00,5.3,
60.36490111,S1-C0,Backend_Bound,42.83,% Slots,,,0.00,5.3,
60.36490111,S1-C0,Retiring,16.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S1-C0,Frontend_Bound.Frontend_Latency,27.45,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S1-C0,Backend_Bound.Memory_Bound,27.14,% Slots,,,0.00,5.22,
60.36490111,S1-C0,Backend_Bound.Core_Bound,15.70,% Slots,,,0.00,5.22,
60.36490111,S1-C0,Retiring.Microcode_Sequencer,12.96,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.36,% Clocks,,,0.00,5.31,
60.36490111,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.36490111,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.75,% Clocks,,idq.ms_switches,0.00,5.31,
60.36490111,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,15.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
60.36490111,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.81,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
60.36490111,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.96,% Clocks,,,0.00,5.31,
60.36490111,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S1-C1,Frontend_Bound,34.42,% Slots,,,0.00,5.3,
60.36490111,S1-C1,Backend_Bound,41.63,% Slots,,,0.00,5.3,
60.36490111,S1-C1,Retiring,17.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S1-C1,Frontend_Bound.Frontend_Latency,28.46,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S1-C1,Backend_Bound.Memory_Bound,25.29,% Slots,,,0.00,5.22,
60.36490111,S1-C1,Backend_Bound.Core_Bound,16.35,% Slots,,,0.00,5.22,
60.36490111,S1-C1,Retiring.Microcode_Sequencer,13.33,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.83,% Clocks,,,0.00,5.31,
60.36490111,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.93,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.36490111,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.54,% Clocks,,idq.ms_switches,0.00,5.31,
60.36490111,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,17.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
60.36490111,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,26.06,% Clocks,,,0.00,5.31,
60.36490111,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S1-C2,Frontend_Bound,31.91,% Slots,,,0.00,5.3,
60.36490111,S1-C2,Backend_Bound,44.62,% Slots,,,0.00,5.3,
60.36490111,S1-C2,Retiring,15.90,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S1-C2,Frontend_Bound.Frontend_Latency,36.49,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S1-C2,Backend_Bound.Memory_Bound,28.38,% Slots,,,0.00,5.21,
60.36490111,S1-C2,Backend_Bound.Core_Bound,16.24,% Slots,,,0.00,5.21,
60.36490111,S1-C2,Retiring.Microcode_Sequencer,11.10,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.56,% Clocks,,,0.00,5.31,
60.36490111,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.36490111,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.47,% Clocks,,idq.ms_switches,0.00,5.31,
60.36490111,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
60.36490111,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.50,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
60.36490111,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S1-C3,Frontend_Bound,26.99,% Slots,,,0.00,5.3,
60.36490111,S1-C3,Backend_Bound,53.90,% Slots,,,0.00,5.3,
60.36490111,S1-C3,Retiring,15.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S1-C3,Frontend_Bound.Frontend_Latency,29.77,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S1-C3,Backend_Bound.Memory_Bound,42.67,% Slots,,,0.00,5.04,
60.36490111,S1-C3,Backend_Bound.Core_Bound,11.23,% Slots,,,0.00,5.04,
60.36490111,S1-C3,Retiring.Microcode_Sequencer,11.18,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.41,% Clocks,,,0.00,5.31,
60.36490111,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.36490111,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.22,% Clocks,,idq.ms_switches,0.00,5.31,
60.36490111,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.53,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
60.36490111,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.22,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
60.36490111,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.28,% Clocks,,,0.00,5.31,
60.36490111,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S1-C4,Frontend_Bound,35.76,% Slots,,,0.00,5.3,
60.36490111,S1-C4,Backend_Bound,41.29,% Slots,,,0.00,5.3,
60.36490111,S1-C4,Retiring,17.20,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S1-C4,Frontend_Bound.Frontend_Latency,36.34,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S1-C4,Backend_Bound.Memory_Bound,30.58,% Slots,,,0.00,5.05,
60.36490111,S1-C4,Backend_Bound.Core_Bound,10.71,% Slots,,,0.00,5.05,
60.36490111,S1-C4,Retiring.Microcode_Sequencer,13.16,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.31,
60.36490111,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.51,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.36490111,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.15,% Clocks,,idq.ms_switches,0.00,5.31,
60.36490111,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,15.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
60.36490111,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
60.36490111,S1-C4-T0,MUX,5.03,%,,,0.00,100.0,
60.36490111,S1-C5,Frontend_Bound,36.89,% Slots,,,0.00,5.3,
60.36490111,S1-C5,Backend_Bound,40.73,% Slots,,,0.00,5.3,
60.36490111,S1-C5,Retiring,17.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S1-C5,Frontend_Bound.Frontend_Latency,28.69,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S1-C5,Backend_Bound.Memory_Bound,25.37,% Slots,,,0.00,5.05,
60.36490111,S1-C5,Backend_Bound.Core_Bound,15.35,% Slots,,,0.00,5.05,
60.36490111,S1-C5,Retiring.Microcode_Sequencer,12.65,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.38,% Clocks,,,0.00,5.31,
60.36490111,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.21,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.36490111,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.33,% Clocks,,idq.ms_switches,0.00,5.31,
60.36490111,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.80,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
60.36490111,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.09,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
60.36490111,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.90,% Clocks,,,0.00,5.31,
60.36490111,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S1-C6,Frontend_Bound,34.37,% Slots,,,0.00,5.3,
60.36490111,S1-C6,Backend_Bound,42.37,% Slots,,,0.00,5.3,
60.36490111,S1-C6,Retiring,16.63,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S1-C6,Frontend_Bound.Frontend_Latency,31.79,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.85,% Slots,,,0.00,5.3,
60.36490111,S1-C6,Backend_Bound.Memory_Bound,27.96,% Slots,,,0.00,5.04,
60.36490111,S1-C6,Backend_Bound.Core_Bound,14.41,% Slots,,,0.00,5.04,
60.36490111,S1-C6,Retiring.Microcode_Sequencer,12.54,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.61,% Clocks,,,0.00,5.31,
60.36490111,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.36490111,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.81,% Clocks,,idq.ms_switches,0.00,5.31,
60.36490111,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.67,% Core_Clocks,,,0.00,5.04,
60.36490111,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.62,<==
60.36490111,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
60.36490111,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S1-C7,Frontend_Bound,35.31,% Slots,,,0.00,5.3,
60.36490111,S1-C7,Backend_Bound,41.73,% Slots,,,0.00,5.3,
60.36490111,S1-C7,Retiring,15.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
60.36490111,S1-C7,Frontend_Bound.Frontend_Latency,32.95,% Slots,,rs_events.empty_end,0.00,5.3,
60.36490111,S1-C7,Backend_Bound.Memory_Bound,26.03,% Slots,,,0.00,5.04,
60.36490111,S1-C7,Backend_Bound.Core_Bound,15.70,% Slots,,,0.00,5.04,
60.36490111,S1-C7,Retiring.Microcode_Sequencer,11.28,% Slots,,idq.ms_uops,0.00,5.31,
60.36490111,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.46,% Clocks,,,0.00,5.31,
60.36490111,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.88,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
60.36490111,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.77,% Clocks,,idq.ms_switches,0.00,5.31,
60.36490111,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,16.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,<==
60.36490111,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
60.36490111,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
60.36490111,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
60.36490111,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
60.36490111,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
60.36490111,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
60.36490111,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
60.36490111,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
60.36490111,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
60.36490111,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
60.36490111,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
60.36490111,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
60.36490111,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
60.36490111,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
60.36490111,S1-C4-T1,MUX,5.03,%,,,0.00,100.0,
60.36490111,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
60.36490111,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
60.36490111,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
61.867596662,S0-C0,Frontend_Bound,33.55,% Slots,,,0.00,5.33,
61.867596662,S0-C0,Backend_Bound,15.12,% Slots,,,0.00,5.33,
61.867596662,S0-C0,Frontend_Bound.Frontend_Latency,18.68,% Slots,,rs_events.empty_end,0.00,5.33,<==
61.867596662,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.34,% Slots,,,0.00,5.33,
61.867596662,S0-C0,Backend_Bound.Memory_Bound,10.41,% Slots,,,0.00,5.07,
61.867596662,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.96,% Clocks,,,0.00,5.19,
61.867596662,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.11,
61.867596662,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.10,% Core_Clocks,,,0.00,5.33,
61.867596662,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
61.867596662,S0-C1,Frontend_Bound,41.08,% Slots,,,0.00,5.33,
61.867596662,S0-C1,Bad_Speculation,14.33,% Slots,,,0.00,5.33,
61.867596662,S0-C1,Backend_Bound,22.97,% Slots,,,0.00,5.33,
61.867596662,S0-C1,Frontend_Bound.Frontend_Latency,25.52,% Slots,,rs_events.empty_end,0.00,5.32,
61.867596662,S0-C1,Bad_Speculation.Branch_Mispredicts,14.13,% Slots,,br_misp_retired.all_branches,0.00,5.33,
61.867596662,S0-C1,Backend_Bound.Memory_Bound,10.68,% Slots,,,0.00,5.06,
61.867596662,S0-C1,Backend_Bound.Core_Bound,12.29,% Slots,,,0.00,5.06,
61.867596662,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
61.867596662,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
61.867596662,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.79,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
61.867596662,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
61.867596662,S0-C2,Frontend_Bound,39.44,% Slots,,,0.00,5.33,
61.867596662,S0-C2,Backend_Bound,33.22,% Slots,,,0.00,5.33,
61.867596662,S0-C2,Retiring,20.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
61.867596662,S0-C2,Frontend_Bound.Frontend_Latency,32.36,% Slots,,rs_events.empty_end,0.00,5.33,
61.867596662,S0-C2,Backend_Bound.Memory_Bound,16.56,% Slots,,,0.00,5.06,
61.867596662,S0-C2,Backend_Bound.Core_Bound,16.66,% Slots,,,0.00,5.06,
61.867596662,S0-C2,Retiring.Microcode_Sequencer,5.49,% Slots,,idq.ms_uops,0.00,5.3,
61.867596662,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.18,
61.867596662,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
61.867596662,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.56,% Clocks,,idq.ms_switches,0.00,5.15,
61.867596662,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.62,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
61.867596662,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.57,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.26,
61.867596662,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
61.867596662,S0-C3,Backend_Bound,67.01,% Slots,,,0.00,5.33,
61.867596662,S0-C3,Retiring,20.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
61.867596662,S0-C3,Backend_Bound.Memory_Bound,15.79,% Slots,,,0.00,5.06,
61.867596662,S0-C3,Backend_Bound.Core_Bound,51.22,% Slots,,,0.00,5.06,<==
61.867596662,S0-C3,Retiring.Microcode_Sequencer,10.08,% Slots,,idq.ms_uops,0.00,5.3,
61.867596662,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.20,% Clocks,,idq.ms_switches,0.00,5.15,
61.867596662,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.60,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
61.867596662,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
61.867596662,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
61.867596662,S0-C4,Frontend_Bound,37.85,% Slots,,,0.00,5.33,
61.867596662,S0-C4,Bad_Speculation,18.83,% Slots,,,0.00,5.33,
61.867596662,S0-C4,Backend_Bound,17.99,% Slots,,,0.00,5.33,
61.867596662,S0-C4,Retiring,24.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
61.867596662,S0-C4,Frontend_Bound.Frontend_Latency,24.74,% Slots,,rs_events.empty_end,0.00,5.33,
61.867596662,S0-C4,Bad_Speculation.Branch_Mispredicts,18.48,% Slots,,br_misp_retired.all_branches,0.00,5.32,
61.867596662,S0-C4,Retiring.Microcode_Sequencer,2.17,% Slots,,idq.ms_uops,0.00,5.3,
61.867596662,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.81,% Clocks,,,0.00,5.19,
61.867596662,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.05,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,<==
61.867596662,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.12,% Clocks,,idq.ms_switches,0.00,5.15,
61.867596662,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.00,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.12,
61.867596662,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
61.867596662,S0-C5,Frontend_Bound,35.30,% Slots,,,0.00,5.32,<==
61.867596662,S0-C5,Bad_Speculation,16.14,% Slots,,,0.00,5.32,
61.867596662,S0-C5,Backend_Bound,22.60,% Slots,,,0.00,5.32,
61.867596662,S0-C5,Frontend_Bound.Frontend_Latency,29.07,% Slots,,rs_events.empty_end,0.00,5.32,
61.867596662,S0-C5,Frontend_Bound.Frontend_Bandwidth,31.79,% Slots,,,0.00,5.32,
61.867596662,S0-C5,Bad_Speculation.Branch_Mispredicts,15.93,% Slots,,br_misp_retired.all_branches,0.00,5.32,
61.867596662,S0-C5,Backend_Bound.Core_Bound,39.18,% Slots,,,0.00,5.06,
61.867596662,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.29,% Clocks,,,0.00,5.18,
61.867596662,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
61.867596662,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.34,% Core_Clocks,,,0.00,5.33,
61.867596662,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.33,% Core_Clocks,,,0.00,5.33,
61.867596662,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.94,% Clocks,,,0.00,5.32,
61.867596662,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
61.867596662,S0-C6,Frontend_Bound,28.82,% Slots,,,0.00,5.33,
61.867596662,S0-C6,Bad_Speculation,16.43,% Slots,,,0.00,5.33,
61.867596662,S0-C6,Backend_Bound,26.98,% Slots,,,0.00,5.33,
61.867596662,S0-C6,Frontend_Bound.Frontend_Latency,28.27,% Slots,,rs_events.empty_end,0.00,5.33,
61.867596662,S0-C6,Bad_Speculation.Branch_Mispredicts,16.19,% Slots,,br_misp_retired.all_branches,0.00,5.32,
61.867596662,S0-C6,Backend_Bound.Memory_Bound,22.71,% Slots,,,0.00,5.06,
61.867596662,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.48,% Clocks,,,0.00,5.19,
61.867596662,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.86,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
61.867596662,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.11,
61.867596662,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,7.69,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
61.867596662,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
61.867596662,S0-C7,Frontend_Bound,35.42,% Slots,,,0.00,5.32,
61.867596662,S0-C7,Bad_Speculation,12.17,% Slots,,,0.00,5.32,
61.867596662,S0-C7,Backend_Bound,27.46,% Slots,,,0.00,5.32,
61.867596662,S0-C7,Frontend_Bound.Frontend_Latency,44.26,% Slots,,rs_events.empty_end,0.00,5.32,
61.867596662,S0-C7,Bad_Speculation.Branch_Mispredicts,11.78,% Slots,,br_misp_retired.all_branches,0.00,5.32,
61.867596662,S0-C7,Backend_Bound.Core_Bound,36.66,% Slots,,,0.00,5.06,
61.867596662,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.66,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,<==
61.867596662,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.46,% Clocks,,,0.00,5.32,
61.867596662,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
61.867596662,S1-C0,Frontend_Bound,36.20,% Slots,,,0.00,5.33,
61.867596662,S1-C0,Bad_Speculation,13.78,% Slots,,,0.00,5.33,
61.867596662,S1-C0,Backend_Bound,21.53,% Slots,,,0.00,5.33,
61.867596662,S1-C0,Retiring,22.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
61.867596662,S1-C0,Frontend_Bound.Frontend_Latency,26.30,% Slots,,rs_events.empty_end,0.00,5.33,<==
61.867596662,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.40,% Slots,,,0.00,5.32,
61.867596662,S1-C0,Bad_Speculation.Branch_Mispredicts,13.66,% Slots,,br_misp_retired.all_branches,0.00,5.33,
61.867596662,S1-C0,Backend_Bound.Core_Bound,14.39,% Slots,,,0.00,5.07,
61.867596662,S1-C0,Retiring.Microcode_Sequencer,2.03,% Slots,,idq.ms_uops,0.00,5.31,
61.867596662,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.54,% Clocks,,,0.00,5.2,
61.867596662,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.12,
61.867596662,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.11,% Clocks,,idq.ms_switches,0.00,5.15,
61.867596662,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.61,% Core_Clocks,,,0.00,5.33,
61.867596662,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.15,% Core_Clocks,,,0.00,5.34,
61.867596662,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
61.867596662,S1-C1,Frontend_Bound,34.73,% Slots,,,0.00,5.33,
61.867596662,S1-C1,Bad_Speculation,17.64,% Slots,,,0.00,5.33,
61.867596662,S1-C1,Backend_Bound,17.63,% Slots,,,0.00,5.33,
61.867596662,S1-C1,Frontend_Bound.Frontend_Latency,19.16,% Slots,,rs_events.empty_end,0.00,5.33,
61.867596662,S1-C1,Frontend_Bound.Frontend_Bandwidth,53.36,% Slots,,,0.00,5.32,<==
61.867596662,S1-C1,Bad_Speculation.Branch_Mispredicts,17.45,% Slots,,br_misp_retired.all_branches,0.00,5.32,
61.867596662,S1-C1,Backend_Bound.Memory_Bound,11.11,% Slots,,,0.00,5.06,
61.867596662,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.25,% Clocks,,,0.00,5.2,
61.867596662,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
61.867596662,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,25.14,% Core_Clocks,,,0.00,5.33,
61.867596662,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.44,% Core_Clocks,,,0.00,5.34,
61.867596662,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.25,
61.867596662,S1-C1-T0,MUX,5.06,%,,,0.00,100.0,
61.867596662,S1-C2,Frontend_Bound,34.07,% Slots,,,0.00,5.32,
61.867596662,S1-C2,Bad_Speculation,17.99,% Slots,,,0.00,5.32,
61.867596662,S1-C2,Backend_Bound,18.60,% Slots,,,0.00,5.32,
61.867596662,S1-C2,Frontend_Bound.Frontend_Latency,19.30,% Slots,,rs_events.empty_end,0.00,5.32,
61.867596662,S1-C2,Frontend_Bound.Frontend_Bandwidth,29.41,% Slots,,,0.00,5.32,
61.867596662,S1-C2,Bad_Speculation.Branch_Mispredicts,17.81,% Slots,,br_misp_retired.all_branches,0.00,5.32,
61.867596662,S1-C2,Backend_Bound.Core_Bound,12.48,% Slots,,,0.00,5.06,
61.867596662,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.13,
61.867596662,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.52,% Core_Clocks,,,0.00,5.33,<==
61.867596662,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
61.867596662,S1-C3,Frontend_Bound,37.39,% Slots,,,0.00,5.33,
61.867596662,S1-C3,Bad_Speculation,12.75,% Slots,,,0.00,5.33,
61.867596662,S1-C3,Backend_Bound,27.38,% Slots,,,0.00,5.33,
61.867596662,S1-C3,Frontend_Bound.Frontend_Latency,27.98,% Slots,,rs_events.empty_end,0.00,5.33,<==
61.867596662,S1-C3,Frontend_Bound.Frontend_Bandwidth,10.53,% Slots,,,0.00,5.32,
61.867596662,S1-C3,Bad_Speculation.Branch_Mispredicts,12.53,% Slots,,br_misp_retired.all_branches,0.00,5.33,
61.867596662,S1-C3,Backend_Bound.Core_Bound,17.64,% Slots,,,0.00,5.07,
61.867596662,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.21,% Clocks,,,0.00,5.2,
61.867596662,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.65,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
61.867596662,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.23,% Core_Clocks,,,0.00,5.33,
61.867596662,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.33,% Core_Clocks,,,0.00,5.34,
61.867596662,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
61.867596662,S1-C4,Frontend_Bound,33.97,% Slots,,,0.00,5.33,
61.867596662,S1-C4,Bad_Speculation,20.96,% Slots,,,0.00,5.33,
61.867596662,S1-C4,Backend_Bound,15.91,% Slots,,,0.00,5.33,
61.867596662,S1-C4,Retiring,25.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
61.867596662,S1-C4,Frontend_Bound.Frontend_Latency,15.85,% Slots,,rs_events.empty_end,0.00,5.33,
61.867596662,S1-C4,Frontend_Bound.Frontend_Bandwidth,38.09,% Slots,,,0.00,5.32,
61.867596662,S1-C4,Bad_Speculation.Branch_Mispredicts,20.58,% Slots,,br_misp_retired.all_branches,0.00,5.33,
61.867596662,S1-C4,Backend_Bound.Core_Bound,11.29,% Slots,,,0.00,5.07,
61.867596662,S1-C4,Retiring.Microcode_Sequencer,2.04,% Slots,,idq.ms_uops,0.00,5.31,
61.867596662,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.26,% Clocks,,,0.00,5.2,
61.867596662,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
61.867596662,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.01,% Clocks,,idq.ms_switches,0.00,5.16,
61.867596662,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,32.48,% Core_Clocks,,,0.00,5.33,<==
61.867596662,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.78,% Clocks,,,0.00,5.32,
61.867596662,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
61.867596662,S1-C5,Frontend_Bound,36.98,% Slots,,,0.00,5.32,
61.867596662,S1-C5,Bad_Speculation,13.76,% Slots,,,0.00,5.32,
61.867596662,S1-C5,Backend_Bound,20.35,% Slots,,,0.00,5.32,
61.867596662,S1-C5,Frontend_Bound.Frontend_Latency,30.10,% Slots,,rs_events.empty_end,0.00,5.32,
61.867596662,S1-C5,Bad_Speculation.Branch_Mispredicts,13.57,% Slots,,br_misp_retired.all_branches,0.00,5.06,
61.867596662,S1-C5,Backend_Bound.Memory_Bound,10.54,% Slots,,,0.00,5.06,
61.867596662,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.31,% Clocks,,,0.00,5.2,
61.867596662,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.53,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,<==
61.867596662,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.23,
61.867596662,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
61.867596662,S1-C6,Frontend_Bound,31.60,% Slots,,,0.00,5.33,
61.867596662,S1-C6,Bad_Speculation,20.42,% Slots,,,0.00,5.33,
61.867596662,S1-C6,Backend_Bound,17.06,% Slots,,,0.00,5.33,
61.867596662,S1-C6,Retiring,27.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
61.867596662,S1-C6,Frontend_Bound.Frontend_Latency,15.78,% Slots,,rs_events.empty_end,0.00,5.33,
61.867596662,S1-C6,Frontend_Bound.Frontend_Bandwidth,50.17,% Slots,,,0.00,5.33,<==
61.867596662,S1-C6,Bad_Speculation.Branch_Mispredicts,20.21,% Slots,,br_misp_retired.all_branches,0.00,5.06,
61.867596662,S1-C6,Retiring.Microcode_Sequencer,1.32,% Slots,,idq.ms_uops,0.00,5.31,
61.867596662,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
61.867596662,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.16,% Clocks,,idq.ms_switches,0.00,5.17,
61.867596662,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.77,% Core_Clocks,,,0.00,5.33,
61.867596662,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.18,% Core_Clocks,,,0.00,5.34,
61.867596662,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
61.867596662,S1-C7,Frontend_Bound,37.11,% Slots,,,0.00,5.33,
61.867596662,S1-C7,Bad_Speculation,17.11,% Slots,,,0.00,5.33,
61.867596662,S1-C7,Backend_Bound,17.45,% Slots,,,0.00,5.33,
61.867596662,S1-C7,Frontend_Bound.Frontend_Latency,30.70,% Slots,,rs_events.empty_end,0.00,5.33,<==
61.867596662,S1-C7,Bad_Speculation.Branch_Mispredicts,16.88,% Slots,,br_misp_retired.all_branches,0.00,5.06,
61.867596662,S1-C7,Backend_Bound.Core_Bound,49.68,% Slots,,,0.00,5.33,
61.867596662,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.22,% Clocks,,,0.00,5.22,
61.867596662,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.14,
61.867596662,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
61.867596662,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
61.867596662,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
63.374060298,S0-C0,Frontend_Bound,32.67,% Slots,,,0.00,5.31,<==
63.374060298,S0-C0,Bad_Speculation,10.10,% Slots,,,0.00,5.31,
63.374060298,S0-C0,Backend_Bound,17.26,% Slots,,,0.00,5.31,
63.374060298,S0-C0,Frontend_Bound.Frontend_Latency,18.45,% Slots,,rs_events.empty_end,0.00,5.3,
63.374060298,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.38,% Slots,,,0.00,5.26,
63.374060298,S0-C0,Bad_Speculation.Branch_Mispredicts,9.71,% Slots,,br_misp_retired.all_branches,0.00,5.31,
63.374060298,S0-C0,Backend_Bound.Memory_Bound,14.15,% Slots,,,0.00,5.3,
63.374060298,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.82,% Clocks,,,0.00,5.06,
63.374060298,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.91,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
63.374060298,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.71,% Core_Clocks,,,0.00,5.32,
63.374060298,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.71,% Core_Clocks,,,0.00,5.32,
63.374060298,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
63.374060298,S0-C1,Backend_Bound,27.41,% Slots,,,0.00,5.3,
63.374060298,S0-C1,Backend_Bound.Memory_Bound,22.34,% Slots,,,0.00,5.3,
63.374060298,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,<==
63.374060298,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
63.374060298,S0-C2,Frontend_Bound,27.23,% Slots,,,0.00,5.31,
63.374060298,S0-C2,Backend_Bound,40.12,% Slots,,,0.00,5.31,
63.374060298,S0-C2,Retiring,25.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
63.374060298,S0-C2,Frontend_Bound.Frontend_Latency,18.78,% Slots,,rs_events.empty_end,0.00,5.3,
63.374060298,S0-C2,Frontend_Bound.Frontend_Bandwidth,42.65,% Slots,,,0.00,5.27,
63.374060298,S0-C2,Backend_Bound.Core_Bound,60.23,% Slots,,,0.00,5.3,<==
63.374060298,S0-C2,Retiring.Microcode_Sequencer,3.65,% Slots,,idq.ms_uops,0.00,5.04,
63.374060298,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
63.374060298,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.33,% Clocks,,idq.ms_switches,0.00,5.06,
63.374060298,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.39,% Core_Clocks,,,0.00,5.32,
63.374060298,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.83,% Core_Clocks,,,0.00,5.32,
63.374060298,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
63.374060298,S0-C3,Frontend_Bound,25.75,% Slots,,,0.00,5.3,
63.374060298,S0-C3,Bad_Speculation,11.96,% Slots,,,0.00,5.3,
63.374060298,S0-C3,Backend_Bound,34.47,% Slots,,,0.00,5.3,
63.374060298,S0-C3,Frontend_Bound.Frontend_Latency,17.31,% Slots,,rs_events.empty_end,0.00,5.3,
63.374060298,S0-C3,Bad_Speculation.Branch_Mispredicts,11.65,% Slots,,br_misp_retired.all_branches,0.00,5.3,
63.374060298,S0-C3,Backend_Bound.Memory_Bound,76.05,% Slots,,,0.00,5.3,
63.374060298,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.43,% Clocks,,,0.00,5.06,
63.374060298,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
63.374060298,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
63.374060298,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.13,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.374060298,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
63.374060298,S0-C4,Frontend_Bound,24.56,% Slots,,,0.00,5.31,
63.374060298,S0-C4,Bad_Speculation,11.11,% Slots,,,0.00,5.31,
63.374060298,S0-C4,Backend_Bound,33.23,% Slots,,,0.00,5.31,
63.374060298,S0-C4,Retiring,35.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
63.374060298,S0-C4,Frontend_Bound.Frontend_Latency,20.76,% Slots,,rs_events.empty_end,0.00,5.3,
63.374060298,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.68,% Slots,,,0.00,5.26,
63.374060298,S0-C4,Bad_Speculation.Branch_Mispredicts,10.93,% Slots,,br_misp_retired.all_branches,0.00,5.31,
63.374060298,S0-C4,Backend_Bound.Memory_Bound,104.99,% Slots,,,0.00,5.3,
63.374060298,S0-C4,Retiring.Microcode_Sequencer,3.26,% Slots,,idq.ms_uops,0.00,5.04,<==
63.374060298,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
63.374060298,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.26,% Clocks,,idq.ms_switches,0.00,5.06,
63.374060298,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.19,% Core_Clocks,,,0.00,5.31,
63.374060298,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,20.69,% Core_Clocks,,,0.00,5.32,
63.374060298,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
63.374060298,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.94,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
63.374060298,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
63.374060298,S0-C5,Frontend_Bound,27.59,% Slots,,,0.00,5.3,
63.374060298,S0-C5,Backend_Bound,34.60,% Slots,,,0.00,5.3,
63.374060298,S0-C5,Retiring,27.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.04,
63.374060298,S0-C5,Frontend_Bound.Frontend_Latency,20.10,% Slots,,rs_events.empty_end,0.00,5.3,
63.374060298,S0-C5,Backend_Bound.Memory_Bound,93.49,% Slots,,,0.00,5.3,
63.374060298,S0-C5,Retiring.Microcode_Sequencer,5.18,% Slots,,idq.ms_uops,0.00,5.04,
63.374060298,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.96,% Clocks,,,0.00,5.06,
63.374060298,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
63.374060298,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.08,% Clocks,,idq.ms_switches,0.00,5.06,
63.374060298,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,18.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
63.374060298,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,11.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.374060298,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
63.374060298,S0-C6,Frontend_Bound,27.20,% Slots,,,0.00,5.3,
63.374060298,S0-C6,Bad_Speculation,11.64,% Slots,,,0.00,5.3,
63.374060298,S0-C6,Backend_Bound,33.02,% Slots,,,0.00,5.3,<==
63.374060298,S0-C6,Retiring,25.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
63.374060298,S0-C6,Frontend_Bound.Frontend_Latency,15.82,% Slots,,rs_events.empty_end,0.00,5.3,
63.374060298,S0-C6,Frontend_Bound.Frontend_Bandwidth,17.86,% Slots,,,0.00,5.27,
63.374060298,S0-C6,Bad_Speculation.Branch_Mispredicts,11.00,% Slots,,br_misp_retired.all_branches,0.00,5.3,
63.374060298,S0-C6,Retiring.Microcode_Sequencer,3.80,% Slots,,idq.ms_uops,0.00,5.05,
63.374060298,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
63.374060298,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.31,% Clocks,,idq.ms_switches,0.00,5.06,
63.374060298,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,22.01,% Core_Clocks,,,0.00,5.32,
63.374060298,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.98,% Core_Clocks,,,0.00,5.32,
63.374060298,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
63.374060298,S0-C7,Backend_Bound,55.87,% Slots,,,0.00,5.31,
63.374060298,S0-C7,Backend_Bound.Memory_Bound,19.45,% Slots,,,0.00,5.3,
63.374060298,S0-C7,Backend_Bound.Core_Bound,36.41,% Slots,,,0.00,5.3,<==
63.374060298,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
63.374060298,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
63.374060298,S1-C0,Backend_Bound,48.81,% Slots,,,0.00,5.31,<==
63.374060298,S1-C0,Backend_Bound.Memory_Bound,22.09,% Slots,,,0.00,5.31,
63.374060298,S1-C0,Backend_Bound.Core_Bound,26.72,% Slots,,,0.00,5.31,
63.374060298,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,14.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
63.374060298,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.374060298,S1-C0-T0,Backend_Bound.Memory_Bound.DRAM_Bound,12.98,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
63.374060298,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
63.374060298,S1-C1,Frontend_Bound,25.26,% Slots,,,0.00,5.31,
63.374060298,S1-C1,Bad_Speculation,11.62,% Slots,,,0.00,5.31,
63.374060298,S1-C1,Backend_Bound,33.44,% Slots,,,0.00,5.31,<==
63.374060298,S1-C1,Frontend_Bound.Frontend_Latency,18.89,% Slots,,rs_events.empty_end,0.00,5.3,
63.374060298,S1-C1,Frontend_Bound.Frontend_Bandwidth,19.62,% Slots,,,0.00,5.28,
63.374060298,S1-C1,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.31,
63.374060298,S1-C1,Backend_Bound.Memory_Bound,14.44,% Slots,,,0.00,5.3,
63.374060298,S1-C1,Backend_Bound.Core_Bound,19.00,% Slots,,,0.00,5.3,
63.374060298,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.59,% Clocks,,,0.00,5.05,
63.374060298,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
63.374060298,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,28.66,% Core_Clocks,,,0.00,5.32,
63.374060298,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.97,% Core_Clocks,,,0.00,5.32,
63.374060298,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.37,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
63.374060298,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.93,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.374060298,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
63.374060298,S1-C2,Bad_Speculation,10.39,% Slots,,,0.00,5.31,
63.374060298,S1-C2,Bad_Speculation.Branch_Mispredicts,10.25,% Slots,,br_misp_retired.all_branches,0.00,5.31,
63.374060298,S1-C2,Backend_Bound,50.18,% Slots,,,0.00,5.31,
63.374060298,S1-C2,Backend_Bound.Memory_Bound,14.37,% Slots,,,0.00,5.3,
63.374060298,S1-C2,Backend_Bound.Core_Bound,35.81,% Slots,,,0.00,5.3,<==
63.374060298,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
63.374060298,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
63.374060298,S1-C3,Bad_Speculation,16.61,% Slots,,,0.00,5.31,
63.374060298,S1-C3,Bad_Speculation.Branch_Mispredicts,16.46,% Slots,,br_misp_retired.all_branches,0.00,5.31,
63.374060298,S1-C3,Backend_Bound,40.79,% Slots,,,0.00,5.31,
63.374060298,S1-C3,Backend_Bound.Memory_Bound,13.36,% Slots,,,0.00,5.3,
63.374060298,S1-C3,Backend_Bound.Core_Bound,27.43,% Slots,,,0.00,5.3,<==
63.374060298,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.15,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
63.374060298,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.99,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
63.374060298,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
63.374060298,S1-C4,Frontend_Bound,20.99,% Slots,,,0.00,5.31,
63.374060298,S1-C4,Backend_Bound,41.54,% Slots,,,0.00,5.31,
63.374060298,S1-C4,Frontend_Bound.Frontend_Latency,15.99,% Slots,,rs_events.empty_end,0.00,5.3,
63.374060298,S1-C4,Backend_Bound.Memory_Bound,10.43,% Slots,,,0.00,5.3,
63.374060298,S1-C4,Backend_Bound.Core_Bound,31.11,% Slots,,,0.00,5.3,<==
63.374060298,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
63.374060298,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,10.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
63.374060298,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
63.374060298,S1-C5,Frontend_Bound,20.47,% Slots,,,0.00,5.31,
63.374060298,S1-C5,Bad_Speculation,21.31,% Slots,,,0.00,5.31,
63.374060298,S1-C5,Backend_Bound,21.31,% Slots,,,0.00,5.31,<==
63.374060298,S1-C5,Bad_Speculation.Branch_Mispredicts,21.16,% Slots,,br_misp_retired.all_branches,0.00,5.31,
63.374060298,S1-C5,Backend_Bound.Memory_Bound,10.34,% Slots,,,0.00,5.3,
63.374060298,S1-C5,Backend_Bound.Core_Bound,10.98,% Slots,,,0.00,5.3,
63.374060298,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
63.374060298,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.96,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.374060298,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.83,% Clocks,,,0.00,5.17,
63.374060298,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
63.374060298,S1-C6,Bad_Speculation,12.31,% Slots,,,0.00,5.31,
63.374060298,S1-C6,Bad_Speculation.Branch_Mispredicts,12.15,% Slots,,br_misp_retired.all_branches,0.00,5.31,
63.374060298,S1-C6,Backend_Bound,37.96,% Slots,,,0.00,5.31,
63.374060298,S1-C6,Backend_Bound.Memory_Bound,13.49,% Slots,,,0.00,5.31,
63.374060298,S1-C6,Backend_Bound.Core_Bound,24.47,% Slots,,,0.00,5.31,<==
63.374060298,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
63.374060298,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
63.374060298,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
63.374060298,S1-C7,Frontend_Bound,26.13,% Slots,,,0.00,5.31,
63.374060298,S1-C7,Bad_Speculation,18.12,% Slots,,,0.00,5.31,
63.374060298,S1-C7,Backend_Bound,21.79,% Slots,,,0.00,5.31,
63.374060298,S1-C7,Frontend_Bound.Frontend_Latency,19.44,% Slots,,rs_events.empty_end,0.00,5.3,
63.374060298,S1-C7,Bad_Speculation.Branch_Mispredicts,17.91,% Slots,,br_misp_retired.all_branches,0.00,5.31,
63.374060298,S1-C7,Backend_Bound.Memory_Bound,10.62,% Slots,,,0.00,5.3,
63.374060298,S1-C7,Backend_Bound.Core_Bound,11.18,% Slots,,,0.00,5.3,
63.374060298,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.21,% Clocks,,,0.00,5.05,
63.374060298,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.74,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,<==
63.374060298,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
63.374060298,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
63.374060298,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
63.374060298,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
63.374060298,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
63.374060298,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
63.374060298,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
63.374060298,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
63.374060298,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
63.374060298,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
63.374060298,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
63.374060298,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
63.374060298,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
63.374060298,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
63.374060298,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
63.374060298,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
63.374060298,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
63.374060298,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
63.374060298,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
64.798173583,S0-C0,Frontend_Bound,35.35,% Slots,,,0.00,5.33,
64.798173583,S0-C0,Bad_Speculation,10.70,% Slots,,,0.00,5.33,
64.798173583,S0-C0,Backend_Bound,13.85,% Slots,,,0.00,5.33,
64.798173583,S0-C0,Frontend_Bound.Frontend_Latency,20.31,% Slots,,rs_events.empty_end,0.00,5.23,<==
64.798173583,S0-C0,Frontend_Bound.Frontend_Bandwidth,11.87,% Slots,,,0.00,5.07,
64.798173583,S0-C0,Bad_Speculation.Branch_Mispredicts,10.30,% Slots,,br_misp_retired.all_branches,0.00,5.33,
64.798173583,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.20,% Clocks,,,0.00,5.32,
64.798173583,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
64.798173583,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.89,% Core_Clocks,,,0.00,5.33,
64.798173583,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.11,% Core_Clocks,,,0.00,5.04,
64.798173583,S0-C0-T0,MUX,5.04,%,,,0.00,100.0,
64.798173583,S0-C1,Frontend_Bound,24.71,% Slots,,,0.00,5.34,
64.798173583,S0-C1,Bad_Speculation,17.80,% Slots,,,0.00,5.34,
64.798173583,S0-C1,Backend_Bound,32.38,% Slots,,,0.00,5.34,
64.798173583,S0-C1,Retiring,34.89,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
64.798173583,S0-C1,Frontend_Bound.Frontend_Latency,21.84,% Slots,,rs_events.empty_end,0.00,5.23,
64.798173583,S0-C1,Bad_Speculation.Branch_Mispredicts,17.41,% Slots,,br_misp_retired.all_branches,0.00,5.34,
64.798173583,S0-C1,Backend_Bound.Memory_Bound,11.28,% Slots,,,0.00,5.2,
64.798173583,S0-C1,Backend_Bound.Core_Bound,21.10,% Slots,,,0.00,5.2,
64.798173583,S0-C1,Retiring.Microcode_Sequencer,2.74,% Slots,,idq.ms_uops,0.00,5.33,<==
64.798173583,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
64.798173583,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.49,% Clocks,,idq.ms_switches,0.00,5.32,
64.798173583,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
64.798173583,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.48,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
64.798173583,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
64.798173583,S0-C2,Backend_Bound,61.04,% Slots,,,0.00,5.32,<==
64.798173583,S0-C2,Backend_Bound.Memory_Bound,29.26,% Slots,,,0.00,5.25,
64.798173583,S0-C2,Backend_Bound.Core_Bound,31.78,% Slots,,,0.00,5.25,
64.798173583,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,18.77,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
64.798173583,S0-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,11.44,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
64.798173583,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.52,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
64.798173583,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.35,% Clocks,,,0.00,5.05,
64.798173583,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
64.798173583,S0-C3,Bad_Speculation,12.86,% Slots,,,0.00,5.33,
64.798173583,S0-C3,Bad_Speculation.Branch_Mispredicts,12.65,% Slots,,br_misp_retired.all_branches,0.00,5.33,
64.798173583,S0-C3,Backend_Bound,41.32,% Slots,,,0.00,5.33,
64.798173583,S0-C3,Backend_Bound.Memory_Bound,14.66,% Slots,,,0.00,5.24,
64.798173583,S0-C3,Backend_Bound.Core_Bound,26.66,% Slots,,,0.00,5.24,<==
64.798173583,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.91,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
64.798173583,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
64.798173583,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
64.798173583,S0-C4,Bad_Speculation,15.05,% Slots,,,0.00,5.33,
64.798173583,S0-C4,Bad_Speculation.Branch_Mispredicts,14.84,% Slots,,br_misp_retired.all_branches,0.00,5.33,
64.798173583,S0-C4,Backend_Bound,41.16,% Slots,,,0.00,5.33,<==
64.798173583,S0-C4,Backend_Bound.Memory_Bound,20.60,% Slots,,,0.00,5.21,
64.798173583,S0-C4,Backend_Bound.Core_Bound,20.56,% Slots,,,0.00,5.21,
64.798173583,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.94,% Clocks,,,0.00,5.05,
64.798173583,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
64.798173583,S0-C5,Frontend_Bound,31.25,% Slots,,,0.00,5.33,
64.798173583,S0-C5,Bad_Speculation,10.52,% Slots,,,0.00,5.33,
64.798173583,S0-C5,Backend_Bound,27.38,% Slots,,,0.00,5.33,
64.798173583,S0-C5,Retiring,28.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
64.798173583,S0-C5,Frontend_Bound.Frontend_Latency,31.71,% Slots,,rs_events.empty_end,0.00,5.24,<==
64.798173583,S0-C5,Frontend_Bound.Frontend_Bandwidth,18.29,% Slots,,,0.00,5.06,
64.798173583,S0-C5,Bad_Speculation.Branch_Mispredicts,10.38,% Slots,,br_misp_retired.all_branches,0.00,5.33,
64.798173583,S0-C5,Backend_Bound.Core_Bound,20.34,% Slots,,,0.00,5.21,
64.798173583,S0-C5,Retiring.Microcode_Sequencer,6.56,% Slots,,idq.ms_uops,0.00,5.33,
64.798173583,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
64.798173583,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.25,% Clocks,,idq.ms_switches,0.00,5.32,
64.798173583,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.19,% Core_Clocks,,,0.00,5.33,
64.798173583,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,45.10,% Core_Clocks,,,0.00,5.04,
64.798173583,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
64.798173583,S0-C6,Frontend_Bound,26.09,% Slots,,,0.00,5.34,
64.798173583,S0-C6,Bad_Speculation,11.31,% Slots,,,0.00,5.34,
64.798173583,S0-C6,Backend_Bound,40.57,% Slots,,,0.00,5.34,
64.798173583,S0-C6,Retiring,18.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
64.798173583,S0-C6,Frontend_Bound.Frontend_Latency,26.45,% Slots,,rs_events.empty_end,0.00,5.23,
64.798173583,S0-C6,Bad_Speculation.Branch_Mispredicts,11.04,% Slots,,br_misp_retired.all_branches,0.00,5.33,
64.798173583,S0-C6,Backend_Bound.Memory_Bound,10.57,% Slots,,,0.00,5.2,
64.798173583,S0-C6,Backend_Bound.Core_Bound,30.00,% Slots,,,0.00,5.2,<==
64.798173583,S0-C6,Retiring.Microcode_Sequencer,4.93,% Slots,,idq.ms_uops,0.00,5.33,
64.798173583,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.74,% Clocks,,,0.00,5.32,
64.798173583,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
64.798173583,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.33,% Clocks,,idq.ms_switches,0.00,5.32,
64.798173583,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,14.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
64.798173583,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,10.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
64.798173583,S0-C6-T0,MUX,5.04,%,,,0.00,100.0,
64.798173583,S0-C7,Bad_Speculation,15.97,% Slots,,,0.00,5.33,
64.798173583,S0-C7,Bad_Speculation.Branch_Mispredicts,15.82,% Slots,,br_misp_retired.all_branches,0.00,5.33,
64.798173583,S0-C7,Backend_Bound,29.22,% Slots,,,0.00,5.33,<==
64.798173583,S0-C7,Backend_Bound.Memory_Bound,16.54,% Slots,,,0.00,5.25,
64.798173583,S0-C7,Backend_Bound.Core_Bound,12.67,% Slots,,,0.00,5.25,
64.798173583,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
64.798173583,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,39.29,% Clocks,,,0.00,5.05,
64.798173583,S0-C7-T0,MUX,5.04,%,,,0.00,100.0,
64.798173583,S1-C0,Bad_Speculation,20.75,% Slots,,,0.00,5.32,
64.798173583,S1-C0,Bad_Speculation.Branch_Mispredicts,20.43,% Slots,,br_misp_retired.all_branches,0.00,5.32,
64.798173583,S1-C0,Backend_Bound,28.82,% Slots,,,0.00,5.32,<==
64.798173583,S1-C0,Backend_Bound.Memory_Bound,15.90,% Slots,,,0.00,5.21,
64.798173583,S1-C0,Backend_Bound.Core_Bound,12.92,% Slots,,,0.00,5.21,
64.798173583,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,9.18,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
64.798173583,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.22,% Clocks,,,0.00,5.05,
64.798173583,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
64.798173583,S1-C1,Frontend_Bound,24.17,% Slots,,,0.00,5.33,
64.798173583,S1-C1,Backend_Bound,23.53,% Slots,,,0.00,5.33,
64.798173583,S1-C1,Retiring,49.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
64.798173583,S1-C1,Frontend_Bound.Frontend_Bandwidth,15.05,% Slots,,,0.00,5.05,
64.798173583,S1-C1,Backend_Bound.Core_Bound,14.47,% Slots,,,0.00,5.25,
64.798173583,S1-C1,Retiring.Microcode_Sequencer,7.43,% Slots,,idq.ms_uops,0.00,5.33,<==
64.798173583,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.89,% Clocks,,idq.ms_switches,0.00,5.32,
64.798173583,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.03,% Core_Clocks,,,0.00,5.05,
64.798173583,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.80,% Clocks,,,0.00,5.05,
64.798173583,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
64.798173583,S1-C2,Backend_Bound,48.09,% Slots,,,0.00,5.33,
64.798173583,S1-C2,Backend_Bound.Memory_Bound,30.82,% Slots,,,0.00,5.24,
64.798173583,S1-C2,Backend_Bound.Core_Bound,17.27,% Slots,,,0.00,5.24,
64.798173583,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,17.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,<==
64.798173583,S1-C2-T0,Backend_Bound.Memory_Bound.L2_Bound,9.08,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.66,
64.798173583,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.47,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
64.798173583,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.28,% Clocks,,,0.00,5.05,
64.798173583,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
64.798173583,S1-C3,Frontend_Bound,24.36,% Slots,,,0.00,5.33,
64.798173583,S1-C3,Bad_Speculation,15.53,% Slots,,,0.00,5.33,
64.798173583,S1-C3,Backend_Bound,30.02,% Slots,,,0.00,5.33,
64.798173583,S1-C3,Retiring,19.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
64.798173583,S1-C3,Frontend_Bound.Frontend_Latency,19.66,% Slots,,rs_events.empty_end,0.00,5.23,
64.798173583,S1-C3,Bad_Speculation.Branch_Mispredicts,15.33,% Slots,,br_misp_retired.all_branches,0.00,5.33,
64.798173583,S1-C3,Backend_Bound.Memory_Bound,12.14,% Slots,,,0.00,5.21,
64.798173583,S1-C3,Backend_Bound.Core_Bound,17.89,% Slots,,,0.00,5.21,
64.798173583,S1-C3,Retiring.Microcode_Sequencer,4.47,% Slots,,idq.ms_uops,0.00,5.33,
64.798173583,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.56,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,
64.798173583,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.04,% Clocks,,idq.ms_switches,0.00,5.33,
64.798173583,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.82,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
64.798173583,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,79.60,% Clocks,,,0.00,5.05,<==
64.798173583,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
64.798173583,S1-C4,Backend_Bound,51.18,% Slots,,,0.00,5.33,
64.798173583,S1-C4,Backend_Bound.Memory_Bound,31.21,% Slots,,,0.00,5.24,
64.798173583,S1-C4,Backend_Bound.Core_Bound,19.97,% Slots,,,0.00,5.24,
64.798173583,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,18.26,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,<==
64.798173583,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,12.06,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.67,
64.798173583,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,7.39,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.33,
64.798173583,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.09,% Clocks,,,0.00,5.04,
64.798173583,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
64.798173583,S1-C5,Bad_Speculation,10.14,% Slots,,,0.00,5.33,
64.798173583,S1-C5,Bad_Speculation.Branch_Mispredicts,10.03,% Slots,,br_misp_retired.all_branches,0.00,5.32,
64.798173583,S1-C5,Backend_Bound,47.76,% Slots,,,0.00,5.33,<==
64.798173583,S1-C5,Backend_Bound.Memory_Bound,22.05,% Slots,,,0.00,5.25,
64.798173583,S1-C5,Backend_Bound.Core_Bound,25.72,% Slots,,,0.00,5.25,
64.798173583,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,16.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
64.798173583,S1-C5-T0,Backend_Bound.Memory_Bound.L2_Bound,8.43,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.66,
64.798173583,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.27,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
64.798173583,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
64.798173583,S1-C6,Bad_Speculation,10.83,% Slots,,,0.00,5.33,
64.798173583,S1-C6,Bad_Speculation.Branch_Mispredicts,10.73,% Slots,,br_misp_retired.all_branches,0.00,5.32,
64.798173583,S1-C6,Backend_Bound,53.44,% Slots,,,0.00,5.33,
64.798173583,S1-C6,Backend_Bound.Memory_Bound,52.58,% Slots,,,0.00,5.24,<==
64.798173583,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,19.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
64.798173583,S1-C6-T0,Backend_Bound.Memory_Bound.L2_Bound,24.06,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.66,
64.798173583,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
64.798173583,S1-C7,Frontend_Bound,40.77,% Slots,,,0.00,5.32,
64.798173583,S1-C7,Bad_Speculation,11.54,% Slots,,,0.00,5.32,
64.798173583,S1-C7,Backend_Bound,17.80,% Slots,,,0.00,5.32,
64.798173583,S1-C7,Frontend_Bound.Frontend_Latency,40.48,% Slots,,rs_events.empty_end,0.00,5.23,
64.798173583,S1-C7,Bad_Speculation.Branch_Mispredicts,11.43,% Slots,,br_misp_retired.all_branches,0.00,5.32,
64.798173583,S1-C7,Backend_Bound.Core_Bound,10.97,% Slots,,,0.00,5.22,
64.798173583,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.33,<==
64.798173583,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,40.03,% Clocks,,,0.00,5.05,
64.798173583,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
64.798173583,S0-C0-T1,MUX,5.04,%,,,0.00,100.0,
64.798173583,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
64.798173583,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
64.798173583,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
64.798173583,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
64.798173583,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
64.798173583,S0-C6-T1,MUX,5.04,%,,,0.00,100.0,
64.798173583,S0-C7-T1,MUX,5.04,%,,,0.00,100.0,
64.798173583,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
64.798173583,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
64.798173583,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
64.798173583,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
64.798173583,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
64.798173583,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
64.798173583,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
64.798173583,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
66.308276622,S0-C0,Frontend_Bound,33.99,% Slots,,,0.00,5.02,
66.308276622,S0-C0,Bad_Speculation,11.78,% Slots,,,0.00,5.02,
66.308276622,S0-C0,Backend_Bound,14.95,% Slots,,,0.00,5.02,
66.308276622,S0-C0,Frontend_Bound.Frontend_Latency,21.43,% Slots,,rs_events.empty_end,0.00,5.02,<==
66.308276622,S0-C0,Frontend_Bound.Frontend_Bandwidth,12.18,% Slots,,,0.00,5.02,
66.308276622,S0-C0,Bad_Speculation.Branch_Mispredicts,11.45,% Slots,,br_misp_retired.all_branches,0.00,5.02,
66.308276622,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.22,% Clocks,,,0.00,5.29,
66.308276622,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
66.308276622,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.83,% Core_Clocks,,,0.00,5.29,
66.308276622,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
66.308276622,S0-C1,Bad_Speculation,14.19,% Slots,,,0.00,5.02,
66.308276622,S0-C1,Bad_Speculation.Branch_Mispredicts,14.09,% Slots,,br_misp_retired.all_branches,0.00,5.02,
66.308276622,S0-C1,Backend_Bound,41.26,% Slots,,,0.00,5.02,
66.308276622,S0-C1,Backend_Bound.Memory_Bound,28.05,% Slots,,,0.00,5.02,
66.308276622,S0-C1,Backend_Bound.Core_Bound,13.21,% Slots,,,0.00,5.02,
66.308276622,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,7.41,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,<==
66.308276622,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,41.88,% Clocks,,,0.00,5.29,
66.308276622,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
66.308276622,S0-C2,Frontend_Bound,45.14,% Slots,,,0.00,5.02,
66.308276622,S0-C2,Bad_Speculation,13.06,% Slots,,,0.00,5.02,
66.308276622,S0-C2,Backend_Bound,24.96,% Slots,,,0.00,5.02,
66.308276622,S0-C2,Frontend_Bound.Frontend_Latency,56.57,% Slots,,rs_events.empty_end,0.00,5.02,<==
66.308276622,S0-C2,Bad_Speculation.Branch_Mispredicts,12.89,% Slots,,br_misp_retired.all_branches,0.00,5.02,
66.308276622,S0-C2,Backend_Bound.Memory_Bound,38.51,% Slots,,,0.00,5.02,
66.308276622,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.64,% Clocks,,,0.00,5.29,
66.308276622,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.03,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
66.308276622,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,9.76,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
66.308276622,S0-C2-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.34,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
66.308276622,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
66.308276622,S0-C3,Frontend_Bound,37.54,% Slots,,,0.00,5.03,
66.308276622,S0-C3,Bad_Speculation,14.50,% Slots,,,0.00,5.03,
66.308276622,S0-C3,Backend_Bound,24.88,% Slots,,,0.00,5.03,
66.308276622,S0-C3,Frontend_Bound.Frontend_Latency,42.51,% Slots,,rs_events.empty_end,0.00,5.03,
66.308276622,S0-C3,Bad_Speculation.Branch_Mispredicts,14.32,% Slots,,br_misp_retired.all_branches,0.00,5.03,
66.308276622,S0-C3,Backend_Bound.Memory_Bound,14.85,% Slots,,,0.00,5.03,
66.308276622,S0-C3,Backend_Bound.Core_Bound,10.02,% Slots,,,0.00,5.03,
66.308276622,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.39,% Clocks,,,0.00,5.29,
66.308276622,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
66.308276622,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
66.308276622,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.44,% Clocks,,,0.00,5.29,
66.308276622,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
66.308276622,S0-C4,Frontend_Bound,24.72,% Slots,,,0.00,5.03,
66.308276622,S0-C4,Backend_Bound,22.89,% Slots,,,0.00,5.03,
66.308276622,S0-C4,Retiring,43.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
66.308276622,S0-C4,Frontend_Bound.Frontend_Latency,15.05,% Slots,,rs_events.empty_end,0.00,5.03,
66.308276622,S0-C4,Frontend_Bound.Frontend_Bandwidth,20.07,% Slots,,,0.00,5.03,
66.308276622,S0-C4,Backend_Bound.Core_Bound,13.24,% Slots,,,0.00,5.03,
66.308276622,S0-C4,Retiring.Microcode_Sequencer,6.79,% Slots,,idq.ms_uops,0.00,5.29,<==
66.308276622,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.13,% Clocks,,idq.ms_switches,0.00,5.29,
66.308276622,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,49.90,% Core_Clocks,,,0.00,5.29,
66.308276622,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.20,% Core_Clocks,,,0.00,5.3,
66.308276622,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
66.308276622,S0-C5,Frontend_Bound,42.91,% Slots,,,0.00,5.02,
66.308276622,S0-C5,Bad_Speculation,13.31,% Slots,,,0.00,5.02,
66.308276622,S0-C5,Backend_Bound,21.19,% Slots,,,0.00,5.02,
66.308276622,S0-C5,Frontend_Bound.Frontend_Latency,37.94,% Slots,,rs_events.empty_end,0.00,5.02,
66.308276622,S0-C5,Frontend_Bound.Frontend_Bandwidth,10.17,% Slots,,,0.00,5.02,
66.308276622,S0-C5,Bad_Speculation.Branch_Mispredicts,13.16,% Slots,,br_misp_retired.all_branches,0.00,5.02,
66.308276622,S0-C5,Backend_Bound.Core_Bound,11.49,% Slots,,,0.00,5.02,
66.308276622,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.71,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,<==
66.308276622,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.38,% Core_Clocks,,,0.00,5.3,
66.308276622,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
66.308276622,S0-C6,Frontend_Bound,31.86,% Slots,,,0.00,5.03,
66.308276622,S0-C6,Backend_Bound,17.97,% Slots,,,0.00,5.03,
66.308276622,S0-C6,Frontend_Bound.Frontend_Latency,22.09,% Slots,,rs_events.empty_end,0.00,5.03,
66.308276622,S0-C6,Backend_Bound.Memory_Bound,15.29,% Slots,,,0.00,5.03,
66.308276622,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,<==
66.308276622,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
66.308276622,S0-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
66.308276622,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.05,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.3,
66.308276622,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
66.308276622,S0-C7,Frontend_Bound,33.93,% Slots,,,0.00,5.02,
66.308276622,S0-C7,Bad_Speculation,10.62,% Slots,,,0.00,5.02,
66.308276622,S0-C7,Backend_Bound,22.56,% Slots,,,0.00,5.02,
66.308276622,S0-C7,Retiring,37.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
66.308276622,S0-C7,Frontend_Bound.Frontend_Latency,19.53,% Slots,,rs_events.empty_end,0.00,5.02,
66.308276622,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.41,% Slots,,,0.00,5.02,
66.308276622,S0-C7,Bad_Speculation.Branch_Mispredicts,10.09,% Slots,,br_misp_retired.all_branches,0.00,5.02,
66.308276622,S0-C7,Backend_Bound.Core_Bound,12.65,% Slots,,,0.00,5.02,
66.308276622,S0-C7,Retiring.Microcode_Sequencer,9.24,% Slots,,idq.ms_uops,0.00,5.29,<==
66.308276622,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.95,% Clocks,,idq.ms_switches,0.00,5.29,
66.308276622,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,35.20,% Core_Clocks,,,0.00,5.29,
66.308276622,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,33.60,% Core_Clocks,,,0.00,5.29,
66.308276622,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C0,Frontend_Bound,20.89,% Slots,,,0.00,5.02,
66.308276622,S1-C0,Backend_Bound,52.27,% Slots,,,0.00,5.02,
66.308276622,S1-C0,Retiring,23.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
66.308276622,S1-C0,Frontend_Bound.Frontend_Latency,37.38,% Slots,,rs_events.empty_end,0.00,5.02,
66.308276622,S1-C0,Backend_Bound.Core_Bound,97.54,% Slots,,,0.00,5.02,<==
66.308276622,S1-C0,Retiring.Microcode_Sequencer,10.38,% Slots,,idq.ms_uops,0.00,5.29,
66.308276622,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.26,% Clocks,,idq.ms_switches,0.00,5.29,
66.308276622,S1-C0-T0,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C1,Backend_Bound,45.65,% Slots,,,0.00,5.02,<==
66.308276622,S1-C1,Backend_Bound.Memory_Bound,24.40,% Slots,,,0.00,5.02,
66.308276622,S1-C1,Backend_Bound.Core_Bound,21.25,% Slots,,,0.00,5.02,
66.308276622,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,21.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
66.308276622,S1-C1-T0,Backend_Bound.Memory_Bound.L2_Bound,22.29,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.58,
66.308276622,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
66.308276622,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.44,% Clocks,,,0.00,5.3,
66.308276622,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C2,Backend_Bound,47.94,% Slots,,,0.00,5.02,<==
66.308276622,S1-C2,Backend_Bound.Memory_Bound,23.47,% Slots,,,0.00,5.02,
66.308276622,S1-C2,Backend_Bound.Core_Bound,24.46,% Slots,,,0.00,5.02,
66.308276622,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,20.21,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
66.308276622,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,35.83,% Clocks,,,0.00,5.3,
66.308276622,S1-C2-T0,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C3,Frontend_Bound,40.21,% Slots,,,0.00,5.02,
66.308276622,S1-C3,Backend_Bound,37.14,% Slots,,,0.00,5.02,
66.308276622,S1-C3,Retiring,26.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
66.308276622,S1-C3,Frontend_Bound.Frontend_Latency,52.43,% Slots,,rs_events.empty_end,0.00,5.02,
66.308276622,S1-C3,Backend_Bound.Core_Bound,49.02,% Slots,,,0.00,5.02,
66.308276622,S1-C3,Retiring.Microcode_Sequencer,10.83,% Slots,,idq.ms_uops,0.00,5.29,
66.308276622,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.04,% Clocks,,idq.ms_switches,0.00,5.29,<==
66.308276622,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.47,% Clocks,,,0.00,5.3,
66.308276622,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C4,Backend_Bound,46.13,% Slots,,,0.00,5.02,<==
66.308276622,S1-C4,Backend_Bound.Memory_Bound,23.03,% Slots,,,0.00,5.02,
66.308276622,S1-C4,Backend_Bound.Core_Bound,23.10,% Slots,,,0.00,5.02,
66.308276622,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,21.78,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.29,
66.308276622,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.92,% Clocks,,,0.00,5.3,
66.308276622,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C5,Backend_Bound,28.75,% Slots,,,0.00,5.02,
66.308276622,S1-C5,Retiring,45.07,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
66.308276622,S1-C5,Backend_Bound.Memory_Bound,10.05,% Slots,,,0.00,5.02,
66.308276622,S1-C5,Backend_Bound.Core_Bound,18.70,% Slots,,,0.00,5.02,
66.308276622,S1-C5,Retiring.Microcode_Sequencer,7.89,% Slots,,idq.ms_uops,0.00,5.29,<==
66.308276622,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.80,% Clocks,,idq.ms_switches,0.00,5.29,
66.308276622,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.80,% Clocks,,,0.00,5.3,
66.308276622,S1-C5-T0,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C6,Bad_Speculation,15.95,% Slots,,,0.00,5.02,
66.308276622,S1-C6,Bad_Speculation.Branch_Mispredicts,15.81,% Slots,,br_misp_retired.all_branches,0.00,5.02,
66.308276622,S1-C6,Backend_Bound,32.37,% Slots,,,0.00,5.02,
66.308276622,S1-C6,Backend_Bound.Memory_Bound,48.89,% Slots,,,0.00,5.02,
66.308276622,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.39,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,<==
66.308276622,S1-C6-T0,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C7,Frontend_Bound,38.09,% Slots,,,0.00,5.02,
66.308276622,S1-C7,Backend_Bound,38.24,% Slots,,,0.00,5.02,
66.308276622,S1-C7,Retiring,27.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
66.308276622,S1-C7,Frontend_Bound.Frontend_Latency,99.16,% Slots,,rs_events.empty_end,0.00,5.02,
66.308276622,S1-C7,Backend_Bound.Memory_Bound,25.68,% Slots,,,0.00,5.02,<==
66.308276622,S1-C7,Backend_Bound.Core_Bound,12.55,% Slots,,,0.00,5.02,
66.308276622,S1-C7,Retiring.Microcode_Sequencer,11.72,% Slots,,idq.ms_uops,0.00,5.29,
66.308276622,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.11,% Clocks,,idq.ms_switches,0.00,5.29,
66.308276622,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.78,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.3,
66.308276622,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.20,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.29,
66.308276622,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
66.308276622,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
66.308276622,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
66.308276622,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
66.308276622,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
66.308276622,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
66.308276622,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
66.308276622,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
66.308276622,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C0-T1,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C2-T1,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C5-T1,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C6-T1,MUX,5.02,%,,,0.00,100.0,
66.308276622,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
67.807293234,S0-C0,Frontend_Bound,34.85,% Slots,,,0.00,5.34,
67.807293234,S0-C0,Backend_Bound,13.88,% Slots,,,0.00,5.34,
67.807293234,S0-C0,Frontend_Bound.Frontend_Latency,21.18,% Slots,,rs_events.empty_end,0.00,5.34,<==
67.807293234,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.09,% Slots,,,0.00,5.34,
67.807293234,S0-C0,Backend_Bound.Memory_Bound,10.70,% Slots,,,0.00,5.08,
67.807293234,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.02,% Clocks,,,0.00,5.34,
67.807293234,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.17,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
67.807293234,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.39,% Core_Clocks,,,0.00,5.08,
67.807293234,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C1,Backend_Bound,59.66,% Slots,,,0.00,5.34,
67.807293234,S0-C1,Backend_Bound.Memory_Bound,26.60,% Slots,,,0.00,5.08,
67.807293234,S0-C1,Backend_Bound.Core_Bound,33.06,% Slots,,,0.00,5.08,
67.807293234,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.69,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
67.807293234,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,8.17,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
67.807293234,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.85,% Clocks,,,0.00,5.33,<==
67.807293234,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C2,Frontend_Bound,39.68,% Slots,,,0.00,5.34,
67.807293234,S0-C2,Backend_Bound,35.86,% Slots,,,0.00,5.34,
67.807293234,S0-C2,Retiring,25.18,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
67.807293234,S0-C2,Frontend_Bound.Frontend_Latency,77.45,% Slots,,rs_events.empty_end,0.00,5.34,
67.807293234,S0-C2,Backend_Bound.Core_Bound,27.53,% Slots,,,0.00,5.08,
67.807293234,S0-C2,Retiring.Microcode_Sequencer,9.95,% Slots,,idq.ms_uops,0.00,5.35,
67.807293234,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.62,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
67.807293234,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.60,% Clocks,,idq.ms_switches,0.00,5.34,<==
67.807293234,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.85,% Clocks,,,0.00,5.33,
67.807293234,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C3,Frontend_Bound,23.81,% Slots,,,0.00,5.35,
67.807293234,S0-C3,Backend_Bound,43.70,% Slots,,,0.00,5.35,
67.807293234,S0-C3,Retiring,20.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
67.807293234,S0-C3,Frontend_Bound.Frontend_Latency,23.33,% Slots,,rs_events.empty_end,0.00,5.34,
67.807293234,S0-C3,Frontend_Bound.Frontend_Bandwidth,26.48,% Slots,,,0.00,5.35,
67.807293234,S0-C3,Backend_Bound.Memory_Bound,15.69,% Slots,,,0.00,5.08,
67.807293234,S0-C3,Backend_Bound.Core_Bound,28.01,% Slots,,,0.00,5.08,
67.807293234,S0-C3,Retiring.Microcode_Sequencer,9.24,% Slots,,idq.ms_uops,0.00,5.34,
67.807293234,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.90,% Clocks,,idq.ms_switches,0.00,5.34,
67.807293234,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,18.47,% Core_Clocks,,,0.00,5.08,
67.807293234,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,13.39,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
67.807293234,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.41,% Clocks,,,0.00,5.33,<==
67.807293234,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C4,Frontend_Bound,35.37,% Slots,,,0.00,5.34,
67.807293234,S0-C4,Backend_Bound,39.80,% Slots,,,0.00,5.34,
67.807293234,S0-C4,Retiring,17.80,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
67.807293234,S0-C4,Frontend_Bound.Frontend_Latency,47.64,% Slots,,rs_events.empty_end,0.00,5.34,
67.807293234,S0-C4,Backend_Bound.Memory_Bound,10.90,% Slots,,,0.00,5.08,
67.807293234,S0-C4,Backend_Bound.Core_Bound,28.90,% Slots,,,0.00,5.08,
67.807293234,S0-C4,Retiring.Microcode_Sequencer,8.97,% Slots,,idq.ms_uops,0.00,5.34,
67.807293234,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.60,% Clocks,,idq.ms_switches,0.00,5.34,
67.807293234,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.43,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
67.807293234,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,63.81,% Clocks,,,0.00,5.34,<==
67.807293234,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C5,Frontend_Bound,35.91,% Slots,,,0.00,5.34,
67.807293234,S0-C5,Backend_Bound,40.90,% Slots,,,0.00,5.34,
67.807293234,S0-C5,Retiring,20.42,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
67.807293234,S0-C5,Frontend_Bound.Frontend_Latency,68.71,% Slots,,rs_events.empty_end,0.00,5.34,
67.807293234,S0-C5,Backend_Bound.Memory_Bound,10.17,% Slots,,,0.00,5.08,
67.807293234,S0-C5,Backend_Bound.Core_Bound,30.73,% Slots,,,0.00,5.08,<==
67.807293234,S0-C5,Retiring.Microcode_Sequencer,10.07,% Slots,,idq.ms_uops,0.00,5.34,
67.807293234,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
67.807293234,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.11,% Clocks,,idq.ms_switches,0.00,5.34,
67.807293234,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.08,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.66,
67.807293234,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
67.807293234,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C6,Frontend_Bound,42.07,% Slots,,,0.00,5.35,
67.807293234,S0-C6,Backend_Bound,34.91,% Slots,,,0.00,5.35,
67.807293234,S0-C6,Retiring,18.23,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
67.807293234,S0-C6,Frontend_Bound.Frontend_Latency,58.60,% Slots,,rs_events.empty_end,0.00,5.34,
67.807293234,S0-C6,Backend_Bound.Core_Bound,25.09,% Slots,,,0.00,5.08,
67.807293234,S0-C6,Retiring.Microcode_Sequencer,9.29,% Slots,,idq.ms_uops,0.00,5.34,
67.807293234,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
67.807293234,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.82,% Clocks,,idq.ms_switches,0.00,5.34,<==
67.807293234,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,69.05,% Clocks,,,0.00,5.34,
67.807293234,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C7,Frontend_Bound,49.43,% Slots,,,0.00,5.34,
67.807293234,S0-C7,Backend_Bound,29.28,% Slots,,,0.00,5.34,
67.807293234,S0-C7,Retiring,20.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
67.807293234,S0-C7,Frontend_Bound.Frontend_Latency,77.10,% Slots,,rs_events.empty_end,0.00,5.34,<==
67.807293234,S0-C7,Backend_Bound.Memory_Bound,11.87,% Slots,,,0.00,5.08,
67.807293234,S0-C7,Backend_Bound.Core_Bound,17.41,% Slots,,,0.00,5.08,
67.807293234,S0-C7,Retiring.Microcode_Sequencer,2.82,% Slots,,idq.ms_uops,0.00,5.34,
67.807293234,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.20,% Clocks_est,,br_misp_retired.all_branches,0.00,5.35,
67.807293234,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.24,% Clocks,,idq.ms_switches,0.00,5.34,
67.807293234,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
67.807293234,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
67.807293234,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.04,% Clocks,,,0.00,5.34,
67.807293234,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C0,Frontend_Bound,42.77,% Slots,,,0.00,5.34,
67.807293234,S1-C0,Backend_Bound,32.65,% Slots,,,0.00,5.34,
67.807293234,S1-C0,Retiring,18.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
67.807293234,S1-C0,Frontend_Bound.Frontend_Latency,30.42,% Slots,,rs_events.empty_end,0.00,5.34,
67.807293234,S1-C0,Frontend_Bound.Frontend_Bandwidth,15.23,% Slots,,,0.00,5.34,
67.807293234,S1-C0,Backend_Bound.Core_Bound,22.81,% Slots,,,0.00,5.07,
67.807293234,S1-C0,Retiring.Microcode_Sequencer,7.51,% Slots,,idq.ms_uops,0.00,5.34,
67.807293234,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
67.807293234,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.54,% Clocks,,idq.ms_switches,0.00,5.34,<==
67.807293234,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,16.15,% Core_Clocks,,,0.00,5.08,
67.807293234,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,64.92,% Clocks,,,0.00,5.34,
67.807293234,S1-C0-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C1,Frontend_Bound,38.87,% Slots,,,0.00,5.35,
67.807293234,S1-C1,Backend_Bound,36.24,% Slots,,,0.00,5.35,
67.807293234,S1-C1,Retiring,19.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
67.807293234,S1-C1,Frontend_Bound.Frontend_Latency,55.56,% Slots,,rs_events.empty_end,0.00,5.34,
67.807293234,S1-C1,Backend_Bound.Memory_Bound,16.09,% Slots,,,0.00,5.07,
67.807293234,S1-C1,Backend_Bound.Core_Bound,20.15,% Slots,,,0.00,5.07,
67.807293234,S1-C1,Retiring.Microcode_Sequencer,9.65,% Slots,,idq.ms_uops,0.00,5.34,
67.807293234,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.64,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
67.807293234,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.27,% Clocks,,idq.ms_switches,0.00,5.34,<==
67.807293234,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.84,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.68,
67.807293234,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C2,Frontend_Bound,49.57,% Slots,,,0.00,5.34,
67.807293234,S1-C2,Backend_Bound,28.66,% Slots,,,0.00,5.34,
67.807293234,S1-C2,Retiring,20.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
67.807293234,S1-C2,Frontend_Bound.Frontend_Latency,35.02,% Slots,,rs_events.empty_end,0.00,5.34,<==
67.807293234,S1-C2,Backend_Bound.Core_Bound,21.27,% Slots,,,0.00,5.08,
67.807293234,S1-C2,Retiring.Microcode_Sequencer,6.39,% Slots,,idq.ms_uops,0.00,5.34,
67.807293234,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.37,% Clocks,,,0.00,5.34,
67.807293234,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.16,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
67.807293234,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.07,% Clocks,,idq.ms_switches,0.00,5.34,
67.807293234,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C3,Frontend_Bound,36.84,% Slots,,,0.00,5.34,
67.807293234,S1-C3,Backend_Bound,38.16,% Slots,,,0.00,5.34,
67.807293234,S1-C3,Retiring,20.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
67.807293234,S1-C3,Frontend_Bound.Frontend_Latency,41.14,% Slots,,rs_events.empty_end,0.00,5.34,
67.807293234,S1-C3,Backend_Bound.Memory_Bound,12.79,% Slots,,,0.00,5.07,
67.807293234,S1-C3,Backend_Bound.Core_Bound,25.37,% Slots,,,0.00,5.07,<==
67.807293234,S1-C3,Retiring.Microcode_Sequencer,9.67,% Slots,,idq.ms_uops,0.00,5.34,
67.807293234,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
67.807293234,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.38,% Clocks,,idq.ms_switches,0.00,5.34,
67.807293234,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.01,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
67.807293234,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C4,Frontend_Bound,22.16,% Slots,,,0.00,5.34,
67.807293234,S1-C4,Backend_Bound,23.43,% Slots,,,0.00,5.34,
67.807293234,S1-C4,Retiring,51.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
67.807293234,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.33,% Slots,,,0.00,5.34,
67.807293234,S1-C4,Backend_Bound.Core_Bound,19.52,% Slots,,,0.00,5.07,
67.807293234,S1-C4,Retiring.Microcode_Sequencer,10.51,% Slots,,idq.ms_uops,0.00,5.35,<==
67.807293234,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.79,% Clocks,,idq.ms_switches,0.00,5.34,
67.807293234,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.07,% Core_Clocks,,,0.00,5.08,
67.807293234,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.89,% Core_Clocks,,,0.00,5.35,
67.807293234,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C5,Frontend_Bound,22.70,% Slots,,,0.00,5.34,
67.807293234,S1-C5,Backend_Bound,24.05,% Slots,,,0.00,5.34,
67.807293234,S1-C5,Retiring,47.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.35,
67.807293234,S1-C5,Frontend_Bound.Frontend_Bandwidth,10.44,% Slots,,,0.00,5.34,
67.807293234,S1-C5,Backend_Bound.Memory_Bound,13.31,% Slots,,,0.00,5.08,
67.807293234,S1-C5,Backend_Bound.Core_Bound,10.74,% Slots,,,0.00,5.08,
67.807293234,S1-C5,Retiring.Microcode_Sequencer,9.92,% Slots,,idq.ms_uops,0.00,5.35,<==
67.807293234,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.18,% Clocks,,idq.ms_switches,0.00,5.34,
67.807293234,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.35,% Core_Clocks,,,0.00,5.08,
67.807293234,S1-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.15,% Core_Clocks,,,0.00,5.34,
67.807293234,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.06,% Clocks,,,0.00,5.33,
67.807293234,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C6,Frontend_Bound,36.08,% Slots,,,0.00,5.34,
67.807293234,S1-C6,Backend_Bound,29.86,% Slots,,,0.00,5.34,
67.807293234,S1-C6,Retiring,17.10,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
67.807293234,S1-C6,Frontend_Bound.Frontend_Latency,26.46,% Slots,,rs_events.empty_end,0.00,5.34,
67.807293234,S1-C6,Frontend_Bound.Frontend_Bandwidth,10.24,% Slots,,,0.00,5.34,
67.807293234,S1-C6,Backend_Bound.Memory_Bound,10.32,% Slots,,,0.00,5.08,
67.807293234,S1-C6,Backend_Bound.Core_Bound,19.54,% Slots,,,0.00,5.08,
67.807293234,S1-C6,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.34,
67.807293234,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
67.807293234,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.15,% Clocks,,idq.ms_switches,0.00,5.34,<==
67.807293234,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.67,
67.807293234,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,8.11,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
67.807293234,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
67.807293234,S1-C7,Frontend_Bound,43.78,% Slots,,,0.00,5.34,
67.807293234,S1-C7,Backend_Bound,33.89,% Slots,,,0.00,5.34,
67.807293234,S1-C7,Retiring,18.70,% Slots,,uops_retired.retire_slots:pp,0.00,5.34,
67.807293234,S1-C7,Frontend_Bound.Frontend_Latency,36.32,% Slots,,rs_events.empty_end,0.00,5.34,<==
67.807293234,S1-C7,Backend_Bound.Memory_Bound,15.55,% Slots,,,0.00,5.07,
67.807293234,S1-C7,Backend_Bound.Core_Bound,18.34,% Slots,,,0.00,5.07,
67.807293234,S1-C7,Retiring.Microcode_Sequencer,8.45,% Slots,,idq.ms_uops,0.00,5.34,
67.807293234,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.70,% Clocks,,,0.00,5.34,
67.807293234,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.34,
67.807293234,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.47,% Clocks,,idq.ms_switches,0.00,5.34,
67.807293234,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,10.85,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.26,
67.807293234,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,47.42,% Clocks,,,0.00,5.34,
67.807293234,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C0-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C5-T1,MUX,5.07,%,,,0.00,100.0,
67.807293234,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
67.807293234,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
69.334934222,S0-C0,Frontend_Bound,25.72,% Slots,,,0.00,5.23,
69.334934222,S0-C0,Backend_Bound,30.09,% Slots,,,0.00,5.23,
69.334934222,S0-C0,Backend_Bound.Memory_Bound,10.84,% Slots,,,0.00,5.23,
69.334934222,S0-C0,Backend_Bound.Core_Bound,19.25,% Slots,,,0.00,5.23,<==
69.334934222,S0-C0-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C1,Frontend_Bound,27.61,% Slots,,,0.00,5.23,
69.334934222,S0-C1,Backend_Bound,43.24,% Slots,,,0.00,5.23,
69.334934222,S0-C1,Retiring,22.78,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
69.334934222,S0-C1,Frontend_Bound.Frontend_Latency,18.82,% Slots,,rs_events.empty_end,0.00,5.23,
69.334934222,S0-C1,Backend_Bound.Memory_Bound,15.75,% Slots,,,0.00,5.23,
69.334934222,S0-C1,Backend_Bound.Core_Bound,27.48,% Slots,,,0.00,5.23,<==
69.334934222,S0-C1,Retiring.Microcode_Sequencer,8.90,% Slots,,idq.ms_uops,0.00,5.24,
69.334934222,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
69.334934222,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.49,% Clocks,,idq.ms_switches,0.00,5.23,
69.334934222,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
69.334934222,S0-C1-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C2,Frontend_Bound,27.99,% Slots,,,0.00,5.23,
69.334934222,S0-C2,Backend_Bound,46.19,% Slots,,,0.00,5.23,
69.334934222,S0-C2,Retiring,31.00,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.334934222,S0-C2,Backend_Bound.Core_Bound,36.84,% Slots,,,0.00,5.23,<==
69.334934222,S0-C2,Retiring.Microcode_Sequencer,11.33,% Slots,,idq.ms_uops,0.00,5.23,
69.334934222,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.42,% Clocks,,idq.ms_switches,0.00,5.23,
69.334934222,S0-C2-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C3,Frontend_Bound,25.34,% Slots,,,0.00,5.23,
69.334934222,S0-C3,Backend_Bound,45.08,% Slots,,,0.00,5.23,
69.334934222,S0-C3,Retiring,27.41,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.334934222,S0-C3,Backend_Bound.Memory_Bound,14.18,% Slots,,,0.00,5.23,
69.334934222,S0-C3,Backend_Bound.Core_Bound,30.90,% Slots,,,0.00,5.23,<==
69.334934222,S0-C3,Retiring.Microcode_Sequencer,10.42,% Slots,,idq.ms_uops,0.00,5.23,
69.334934222,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.37,% Clocks,,idq.ms_switches,0.00,5.23,
69.334934222,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,15.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
69.334934222,S0-C3-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C4,Frontend_Bound,25.56,% Slots,,,0.00,5.23,
69.334934222,S0-C4,Backend_Bound,46.26,% Slots,,,0.00,5.23,
69.334934222,S0-C4,Retiring,30.01,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
69.334934222,S0-C4,Backend_Bound.Memory_Bound,11.60,% Slots,,,0.00,5.23,
69.334934222,S0-C4,Backend_Bound.Core_Bound,34.66,% Slots,,,0.00,5.23,<==
69.334934222,S0-C4,Retiring.Microcode_Sequencer,11.22,% Slots,,idq.ms_uops,0.00,5.24,
69.334934222,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.06,% Clocks,,idq.ms_switches,0.00,5.23,
69.334934222,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,14.34,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
69.334934222,S0-C4-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C5,Frontend_Bound,22.74,% Slots,,,0.00,5.23,
69.334934222,S0-C5,Backend_Bound,51.36,% Slots,,,0.00,5.23,
69.334934222,S0-C5,Retiring,28.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.334934222,S0-C5,Backend_Bound.Memory_Bound,17.82,% Slots,,,0.00,5.23,
69.334934222,S0-C5,Backend_Bound.Core_Bound,33.53,% Slots,,,0.00,5.23,
69.334934222,S0-C5,Retiring.Microcode_Sequencer,10.52,% Slots,,idq.ms_uops,0.00,5.23,
69.334934222,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.64,% Clocks,,idq.ms_switches,0.00,5.23,
69.334934222,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,14.51,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
69.334934222,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,56.19,% Clocks,,,0.00,5.23,<==
69.334934222,S0-C5-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C6,Frontend_Bound,27.50,% Slots,,,0.00,5.23,
69.334934222,S0-C6,Backend_Bound,46.87,% Slots,,,0.00,5.23,
69.334934222,S0-C6,Retiring,28.64,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.334934222,S0-C6,Backend_Bound.Memory_Bound,13.63,% Slots,,,0.00,5.23,
69.334934222,S0-C6,Backend_Bound.Core_Bound,33.24,% Slots,,,0.00,5.23,
69.334934222,S0-C6,Retiring.Microcode_Sequencer,10.57,% Slots,,idq.ms_uops,0.00,5.23,
69.334934222,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.51,% Clocks,,idq.ms_switches,0.00,5.24,
69.334934222,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
69.334934222,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,50.62,% Clocks,,,0.00,5.23,<==
69.334934222,S0-C6-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C7,Backend_Bound,54.50,% Slots,,,0.00,5.23,
69.334934222,S0-C7,Retiring,25.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
69.334934222,S0-C7,Backend_Bound.Memory_Bound,15.81,% Slots,,,0.00,5.23,
69.334934222,S0-C7,Backend_Bound.Core_Bound,38.69,% Slots,,,0.00,5.23,
69.334934222,S0-C7,Retiring.Microcode_Sequencer,8.31,% Slots,,idq.ms_uops,0.00,5.24,
69.334934222,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.01,% Clocks,,idq.ms_switches,0.00,5.23,
69.334934222,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,14.81,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
69.334934222,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,60.08,% Clocks,,,0.00,5.23,<==
69.334934222,S0-C7-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C0,Frontend_Bound,36.22,% Slots,,,0.00,5.23,
69.334934222,S1-C0,Backend_Bound,17.83,% Slots,,,0.00,5.23,
69.334934222,S1-C0,Frontend_Bound.Frontend_Latency,21.22,% Slots,,rs_events.empty_end,0.00,5.23,<==
69.334934222,S1-C0,Frontend_Bound.Frontend_Bandwidth,14.81,% Slots,,,0.00,5.23,
69.334934222,S1-C0,Backend_Bound.Memory_Bound,10.62,% Slots,,,0.00,5.23,
69.334934222,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.78,% Clocks,,,0.00,5.23,
69.334934222,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
69.334934222,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,67.59,% Core_Clocks,,,0.00,5.24,
69.334934222,S1-C0-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C1,Frontend_Bound,28.85,% Slots,,,0.00,5.24,
69.334934222,S1-C1,Backend_Bound,44.90,% Slots,,,0.00,5.24,
69.334934222,S1-C1,Retiring,21.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.334934222,S1-C1,Frontend_Bound.Frontend_Bandwidth,10.83,% Slots,,,0.00,5.23,
69.334934222,S1-C1,Backend_Bound.Memory_Bound,26.33,% Slots,,,0.00,5.24,<==
69.334934222,S1-C1,Backend_Bound.Core_Bound,18.57,% Slots,,,0.00,5.24,
69.334934222,S1-C1,Retiring.Microcode_Sequencer,7.39,% Slots,,idq.ms_uops,0.00,5.23,
69.334934222,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.99,% Clocks,,idq.ms_switches,0.00,5.23,
69.334934222,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.35,% Core_Clocks,,,0.00,5.23,
69.334934222,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.47,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
69.334934222,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,10.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
69.334934222,S1-C1-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C2,Frontend_Bound,22.88,% Slots,,,0.00,5.24,
69.334934222,S1-C2,Backend_Bound,24.31,% Slots,,,0.00,5.24,
69.334934222,S1-C2,Retiring,47.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.334934222,S1-C2,Frontend_Bound.Frontend_Bandwidth,10.74,% Slots,,,0.00,5.23,
69.334934222,S1-C2,Backend_Bound.Core_Bound,16.16,% Slots,,,0.00,5.24,
69.334934222,S1-C2,Retiring.Microcode_Sequencer,8.23,% Slots,,idq.ms_uops,0.00,5.23,<==
69.334934222,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.88,% Clocks,,idq.ms_switches,0.00,5.23,
69.334934222,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.64,% Core_Clocks,,,0.00,5.24,
69.334934222,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.07,% Core_Clocks,,,0.00,5.24,
69.334934222,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.19,% Clocks,,,0.00,5.24,
69.334934222,S1-C2-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C3,Frontend_Bound,37.85,% Slots,,,0.00,5.23,<==
69.334934222,S1-C3,Backend_Bound,36.42,% Slots,,,0.00,5.23,
69.334934222,S1-C3,Retiring,16.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.24,
69.334934222,S1-C3,Frontend_Bound.Frontend_Latency,21.58,% Slots,,rs_events.empty_end,0.00,5.23,
69.334934222,S1-C3,Frontend_Bound.Frontend_Bandwidth,20.31,% Slots,,,0.00,5.23,
69.334934222,S1-C3,Backend_Bound.Memory_Bound,23.88,% Slots,,,0.00,5.23,
69.334934222,S1-C3,Backend_Bound.Core_Bound,12.53,% Slots,,,0.00,5.23,
69.334934222,S1-C3,Retiring.Microcode_Sequencer,7.41,% Slots,,idq.ms_uops,0.00,5.24,
69.334934222,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.83,% Clocks,,,0.00,5.22,
69.334934222,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,22.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
69.334934222,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.87,% Clocks,,idq.ms_switches,0.00,5.22,
69.334934222,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,40.39,% Core_Clocks,,,0.00,5.24,
69.334934222,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,
69.334934222,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,12.07,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
69.334934222,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.61,% Clocks,,,0.00,5.24,
69.334934222,S1-C3-T0,MUX,5.22,%,,,0.00,100.0,
69.334934222,S1-C4,Frontend_Bound,22.42,% Slots,,,0.00,5.23,
69.334934222,S1-C4,Backend_Bound,24.82,% Slots,,,0.00,5.23,
69.334934222,S1-C4,Retiring,49.39,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.334934222,S1-C4,Frontend_Bound.Frontend_Bandwidth,13.10,% Slots,,,0.00,5.23,
69.334934222,S1-C4,Backend_Bound.Core_Bound,18.33,% Slots,,,0.00,5.23,
69.334934222,S1-C4,Retiring.Microcode_Sequencer,9.59,% Slots,,idq.ms_uops,0.00,5.23,<==
69.334934222,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.97,% Clocks,,idq.ms_switches,0.00,5.23,
69.334934222,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,64.32,% Core_Clocks,,,0.00,5.23,
69.334934222,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.29,% Core_Clocks,,,0.00,5.23,
69.334934222,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.82,% Clocks,,,0.00,5.23,
69.334934222,S1-C4-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C5,Frontend_Bound,21.20,% Slots,,,0.00,5.24,
69.334934222,S1-C5,Bad_Speculation,13.26,% Slots,,,0.00,5.24,
69.334934222,S1-C5,Backend_Bound,34.32,% Slots,,,0.00,5.24,
69.334934222,S1-C5,Frontend_Bound.Frontend_Latency,21.91,% Slots,,rs_events.empty_end,0.00,5.23,
69.334934222,S1-C5,Bad_Speculation.Branch_Mispredicts,13.05,% Slots,,br_misp_retired.all_branches,0.00,5.23,
69.334934222,S1-C5,Backend_Bound.Memory_Bound,35.25,% Slots,,,0.00,5.23,
69.334934222,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.30,% Clocks,,,0.00,5.23,
69.334934222,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.19,% Clocks_est,,br_misp_retired.all_branches,0.00,5.23,
69.334934222,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.30,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.47,<==
69.334934222,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.85,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.44,
69.334934222,S1-C5-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C6,Frontend_Bound,23.25,% Slots,,,0.00,5.23,
69.334934222,S1-C6,Backend_Bound,27.44,% Slots,,,0.00,5.23,
69.334934222,S1-C6,Retiring,47.91,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.334934222,S1-C6,Frontend_Bound.Frontend_Latency,16.64,% Slots,,rs_events.empty_end,0.00,5.23,
69.334934222,S1-C6,Backend_Bound.Memory_Bound,73.40,% Slots,,,0.00,5.23,
69.334934222,S1-C6,Retiring.Microcode_Sequencer,9.62,% Slots,,idq.ms_uops,0.00,5.23,<==
69.334934222,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.39,% Clocks,,idq.ms_switches,0.00,5.23,
69.334934222,S1-C6-T0,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C7,Frontend_Bound,33.78,% Slots,,,0.00,5.23,
69.334934222,S1-C7,Backend_Bound,43.82,% Slots,,,0.00,5.22,<==
69.334934222,S1-C7,Retiring,22.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.23,
69.334934222,S1-C7,Frontend_Bound.Frontend_Latency,21.11,% Slots,,rs_events.empty_end,0.00,5.23,
69.334934222,S1-C7,Frontend_Bound.Frontend_Bandwidth,18.10,% Slots,,,0.00,5.23,
69.334934222,S1-C7,Backend_Bound.Memory_Bound,20.61,% Slots,,,0.00,5.22,
69.334934222,S1-C7,Backend_Bound.Core_Bound,23.21,% Slots,,,0.00,5.22,
69.334934222,S1-C7,Retiring.Microcode_Sequencer,8.04,% Slots,,idq.ms_uops,0.00,5.23,
69.334934222,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.62,% Clocks,,,0.00,5.23,
69.334934222,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.44,% Clocks_est,,br_misp_retired.all_branches,0.00,5.24,
69.334934222,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.18,% Clocks,,idq.ms_switches,0.00,5.23,
69.334934222,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.48,% Core_Clocks,,,0.00,5.23,
69.334934222,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.88,% Core_Clocks,,,0.00,5.23,
69.334934222,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,19.58,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.44,
69.334934222,S1-C7-T0,MUX,5.22,%,,,0.00,100.0,
69.334934222,S0-C0-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C1-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C2-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C3-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C4-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C5-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C6-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S0-C7-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C0-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C1-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C2-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C3-T1,MUX,5.22,%,,,0.00,100.0,
69.334934222,S1-C4-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C5-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C6-T1,MUX,5.23,%,,,0.00,100.0,
69.334934222,S1-C7-T1,MUX,5.23,%,,,0.00,100.0,
70.846443191,S0-C0,Frontend_Bound,33.28,% Slots,,,0.00,5.31,
70.846443191,S0-C0,Backend_Bound,14.80,% Slots,,,0.00,5.31,
70.846443191,S0-C0,Frontend_Bound.Frontend_Latency,18.84,% Slots,,rs_events.empty_end,0.00,5.3,<==
70.846443191,S0-C0,Frontend_Bound.Frontend_Bandwidth,13.31,% Slots,,,0.00,5.3,
70.846443191,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.3,
70.846443191,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
70.846443191,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.76,% Core_Clocks,,,0.00,5.3,
70.846443191,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
70.846443191,S0-C1,Frontend_Bound,28.29,% Slots,,,0.00,5.3,
70.846443191,S0-C1,Backend_Bound,42.76,% Slots,,,0.00,5.3,
70.846443191,S0-C1,Retiring,27.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
70.846443191,S0-C1,Backend_Bound.Memory_Bound,37.51,% Slots,,,0.00,5.03,
70.846443191,S0-C1,Retiring.Microcode_Sequencer,9.60,% Slots,,idq.ms_uops,0.00,5.3,
70.846443191,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.32,% Clocks,,idq.ms_switches,0.00,5.3,
70.846443191,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.10,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,<==
70.846443191,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
70.846443191,S0-C2,Frontend_Bound,28.29,% Slots,,,0.00,5.31,
70.846443191,S0-C2,Backend_Bound,43.52,% Slots,,,0.00,5.31,
70.846443191,S0-C2,Retiring,27.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
70.846443191,S0-C2,Frontend_Bound.Frontend_Latency,18.01,% Slots,,rs_events.empty_end,0.00,5.3,
70.846443191,S0-C2,Backend_Bound.Core_Bound,76.69,% Slots,,,0.00,5.03,<==
70.846443191,S0-C2,Retiring.Microcode_Sequencer,9.22,% Slots,,idq.ms_uops,0.00,5.29,
70.846443191,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.81,% Clocks,,idq.ms_switches,0.00,5.3,
70.846443191,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
70.846443191,S0-C3,Frontend_Bound,29.40,% Slots,,,0.00,5.3,
70.846443191,S0-C3,Bad_Speculation,10.19,% Slots,,,0.00,5.3,
70.846443191,S0-C3,Backend_Bound,41.64,% Slots,,,0.00,5.3,<==
70.846443191,S0-C3,Retiring,22.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
70.846443191,S0-C3,Frontend_Bound.Frontend_Latency,18.69,% Slots,,rs_events.empty_end,0.00,5.3,
70.846443191,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.81,% Slots,,,0.00,5.3,
70.846443191,S0-C3,Bad_Speculation.Branch_Mispredicts,9.33,% Slots,,br_misp_retired.all_branches,0.00,5.3,
70.846443191,S0-C3,Retiring.Microcode_Sequencer,6.74,% Slots,,idq.ms_uops,0.00,5.3,
70.846443191,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
70.846443191,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.87,% Clocks,,idq.ms_switches,0.00,5.3,
70.846443191,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.91,% Core_Clocks,,,0.00,5.3,
70.846443191,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,36.52,% Core_Clocks,,,0.00,5.3,
70.846443191,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
70.846443191,S0-C4,Frontend_Bound,34.44,% Slots,,,0.00,5.3,
70.846443191,S0-C4,Backend_Bound,42.35,% Slots,,,0.00,5.3,
70.846443191,S0-C4,Retiring,25.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
70.846443191,S0-C4,Frontend_Bound.Frontend_Latency,22.87,% Slots,,rs_events.empty_end,0.00,5.3,
70.846443191,S0-C4,Backend_Bound.Memory_Bound,24.37,% Slots,,,0.00,5.03,<==
70.846443191,S0-C4,Backend_Bound.Core_Bound,17.98,% Slots,,,0.00,5.03,
70.846443191,S0-C4,Retiring.Microcode_Sequencer,8.60,% Slots,,idq.ms_uops,0.00,5.3,
70.846443191,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
70.846443191,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.61,% Clocks,,idq.ms_switches,0.00,5.3,
70.846443191,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
70.846443191,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,8.19,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
70.846443191,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
70.846443191,S0-C5,Frontend_Bound,22.71,% Slots,,,0.00,5.3,
70.846443191,S0-C5,Backend_Bound,29.96,% Slots,,,0.00,5.3,
70.846443191,S0-C5,Backend_Bound.Memory_Bound,30.98,% Slots,,,0.00,5.03,<==
70.846443191,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
70.846443191,S0-C6,Frontend_Bound,21.57,% Slots,,,0.00,5.3,
70.846443191,S0-C6,Backend_Bound,25.38,% Slots,,,0.00,5.3,
70.846443191,S0-C6,Retiring,44.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
70.846443191,S0-C6,Backend_Bound.Core_Bound,17.34,% Slots,,,0.00,5.03,
70.846443191,S0-C6,Retiring.Microcode_Sequencer,9.60,% Slots,,idq.ms_uops,0.00,5.3,<==
70.846443191,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.33,% Clocks,,idq.ms_switches,0.00,5.3,
70.846443191,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
70.846443191,S0-C7,Frontend_Bound,25.73,% Slots,,,0.00,5.31,
70.846443191,S0-C7,Backend_Bound,49.17,% Slots,,,0.00,5.31,<==
70.846443191,S0-C7,Retiring,19.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
70.846443191,S0-C7,Frontend_Bound.Frontend_Latency,31.98,% Slots,,rs_events.empty_end,0.00,5.29,
70.846443191,S0-C7,Retiring.Microcode_Sequencer,7.35,% Slots,,idq.ms_uops,0.00,5.3,
70.846443191,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.68,% Clocks,,idq.ms_switches,0.00,5.29,
70.846443191,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C0,Frontend_Bound,27.11,% Slots,,,0.00,5.31,
70.846443191,S1-C0,Backend_Bound,49.71,% Slots,,,0.00,5.3,<==
70.846443191,S1-C0,Retiring,24.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
70.846443191,S1-C0,Frontend_Bound.Frontend_Latency,19.95,% Slots,,rs_events.empty_end,0.00,5.29,
70.846443191,S1-C0,Retiring.Microcode_Sequencer,3.33,% Slots,,idq.ms_uops,0.00,5.3,
70.846443191,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.52,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
70.846443191,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.58,% Clocks,,idq.ms_switches,0.00,5.29,
70.846443191,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C1,Frontend_Bound,28.34,% Slots,,,0.00,5.3,
70.846443191,S1-C1,Backend_Bound,47.45,% Slots,,,0.00,5.3,
70.846443191,S1-C1,Retiring,22.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
70.846443191,S1-C1,Frontend_Bound.Frontend_Latency,16.59,% Slots,,rs_events.empty_end,0.00,5.29,
70.846443191,S1-C1,Backend_Bound.Core_Bound,70.40,% Slots,,,0.00,5.04,<==
70.846443191,S1-C1,Retiring.Microcode_Sequencer,9.36,% Slots,,idq.ms_uops,0.00,5.29,
70.846443191,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
70.846443191,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.12,% Clocks,,idq.ms_switches,0.00,5.31,
70.846443191,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C2,Frontend_Bound,21.05,% Slots,,,0.00,5.31,
70.846443191,S1-C2,Backend_Bound,26.11,% Slots,,,0.00,5.31,
70.846443191,S1-C2,Retiring,48.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
70.846443191,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.26,% Slots,,,0.00,5.3,
70.846443191,S1-C2,Backend_Bound.Core_Bound,20.27,% Slots,,,0.00,5.03,
70.846443191,S1-C2,Retiring.Microcode_Sequencer,10.39,% Slots,,idq.ms_uops,0.00,5.29,<==
70.846443191,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.08,% Clocks,,idq.ms_switches,0.00,5.3,
70.846443191,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.34,% Core_Clocks,,,0.00,5.3,
70.846443191,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.49,% Core_Clocks,,,0.00,5.3,
70.846443191,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,53.02,% Clocks,,,0.00,5.3,
70.846443191,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C3,Frontend_Bound,27.58,% Slots,,,0.00,5.3,
70.846443191,S1-C3,Backend_Bound,46.24,% Slots,,,0.00,5.3,
70.846443191,S1-C3,Retiring,18.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
70.846443191,S1-C3,Frontend_Bound.Frontend_Latency,26.32,% Slots,,rs_events.empty_end,0.00,5.29,
70.846443191,S1-C3,Frontend_Bound.Frontend_Bandwidth,15.27,% Slots,,,0.00,5.3,
70.846443191,S1-C3,Backend_Bound.Core_Bound,79.93,% Slots,,,0.00,5.03,<==
70.846443191,S1-C3,Retiring.Microcode_Sequencer,8.10,% Slots,,idq.ms_uops,0.00,5.29,
70.846443191,S1-C3-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.09,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
70.846443191,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.81,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
70.846443191,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.59,% Clocks,,idq.ms_switches,0.00,5.3,
70.846443191,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.08,% Core_Clocks,,,0.00,5.29,
70.846443191,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,27.52,% Core_Clocks,,,0.00,5.31,
70.846443191,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C4,Frontend_Bound,26.70,% Slots,,,0.00,5.3,
70.846443191,S1-C4,Backend_Bound,49.16,% Slots,,,0.00,5.3,
70.846443191,S1-C4,Retiring,19.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
70.846443191,S1-C4,Frontend_Bound.Frontend_Latency,26.05,% Slots,,rs_events.empty_end,0.00,5.29,
70.846443191,S1-C4,Backend_Bound.Core_Bound,70.02,% Slots,,,0.00,5.03,<==
70.846443191,S1-C4,Retiring.Microcode_Sequencer,6.54,% Slots,,idq.ms_uops,0.00,5.29,
70.846443191,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
70.846443191,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.11,% Clocks,,idq.ms_switches,0.00,5.31,
70.846443191,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
70.846443191,S1-C5,Frontend_Bound,25.27,% Slots,,,0.00,5.3,
70.846443191,S1-C5,Backend_Bound,54.41,% Slots,,,0.00,5.3,<==
70.846443191,S1-C5,Retiring,19.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
70.846443191,S1-C5,Frontend_Bound.Frontend_Latency,18.07,% Slots,,rs_events.empty_end,0.00,5.3,
70.846443191,S1-C5,Retiring.Microcode_Sequencer,7.83,% Slots,,idq.ms_uops,0.00,5.29,
70.846443191,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
70.846443191,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.40,% Clocks,,idq.ms_switches,0.00,5.31,
70.846443191,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C6,Frontend_Bound,25.82,% Slots,,,0.00,5.3,
70.846443191,S1-C6,Backend_Bound,44.38,% Slots,,,0.00,5.3,
70.846443191,S1-C6,Retiring,23.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.29,
70.846443191,S1-C6,Frontend_Bound.Frontend_Latency,22.97,% Slots,,rs_events.empty_end,0.00,5.3,
70.846443191,S1-C6,Retiring.Microcode_Sequencer,6.64,% Slots,,idq.ms_uops,0.00,5.29,
70.846443191,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
70.846443191,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.38,% Clocks,,idq.ms_switches,0.00,5.31,
70.846443191,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,
70.846443191,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,12.00,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.03,
70.846443191,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C7,Frontend_Bound,32.94,% Slots,,,0.00,5.3,
70.846443191,S1-C7,Backend_Bound,38.25,% Slots,,,0.00,5.3,
70.846443191,S1-C7,Retiring,22.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.28,
70.846443191,S1-C7,Frontend_Bound.Frontend_Latency,19.72,% Slots,,rs_events.empty_end,0.00,5.3,
70.846443191,S1-C7,Frontend_Bound.Frontend_Bandwidth,40.25,% Slots,,,0.00,5.3,
70.846443191,S1-C7,Backend_Bound.Core_Bound,72.55,% Slots,,,0.00,5.3,<==
70.846443191,S1-C7,Retiring.Microcode_Sequencer,7.00,% Slots,,idq.ms_uops,0.00,5.28,
70.846443191,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.57,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
70.846443191,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.63,% Clocks,,idq.ms_switches,0.00,5.31,
70.846443191,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,41.66,% Core_Clocks,,,0.00,5.29,
70.846443191,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,22.32,% Core_Clocks,,,0.00,5.3,
70.846443191,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
70.846443191,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
70.846443191,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
70.846443191,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
70.846443191,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
70.846443191,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
70.846443191,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
70.846443191,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
70.846443191,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
70.846443191,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
70.846443191,S1-C7-T1,MUX,5.02,%,,,0.00,100.0,
72.345062402,S0-C0,Frontend_Bound,32.73,% Slots,,,0.00,5.32,<==
72.345062402,S0-C0,Backend_Bound,15.61,% Slots,,,0.00,5.32,
72.345062402,S0-C0,Frontend_Bound.Frontend_Latency,17.32,% Slots,,rs_events.empty_end,0.00,5.32,
72.345062402,S0-C0,Frontend_Bound.Frontend_Bandwidth,15.32,% Slots,,,0.00,5.32,
72.345062402,S0-C0,Backend_Bound.Memory_Bound,11.10,% Slots,,,0.00,5.32,
72.345062402,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.52,% Clocks,,,0.00,5.06,
72.345062402,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
72.345062402,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,76.81,% Core_Clocks,,,0.00,5.33,
72.345062402,S0-C0-T0,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C1,Frontend_Bound,26.15,% Slots,,,0.00,5.32,
72.345062402,S0-C1,Backend_Bound,46.64,% Slots,,,0.00,5.32,
72.345062402,S0-C1,Retiring,22.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
72.345062402,S0-C1,Frontend_Bound.Frontend_Latency,21.65,% Slots,,rs_events.empty_end,0.00,5.32,
72.345062402,S0-C1,Backend_Bound.Memory_Bound,45.51,% Slots,,,0.00,5.32,
72.345062402,S0-C1,Retiring.Microcode_Sequencer,10.26,% Slots,,idq.ms_uops,0.00,5.06,
72.345062402,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.42,% Clocks,,idq.ms_switches,0.00,5.06,
72.345062402,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.31,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
72.345062402,S0-C1-T0,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C2,Backend_Bound,53.63,% Slots,,,0.00,5.33,<==
72.345062402,S0-C2,Retiring,20.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
72.345062402,S0-C2,Retiring.Microcode_Sequencer,9.81,% Slots,,idq.ms_uops,0.00,5.06,
72.345062402,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.39,% Clocks,,idq.ms_switches,0.00,5.06,
72.345062402,S0-C2-T0,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C3,Backend_Bound,58.95,% Slots,,,0.00,5.33,
72.345062402,S0-C3,Retiring,19.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
72.345062402,S0-C3,Backend_Bound.Memory_Bound,22.38,% Slots,,,0.00,5.32,
72.345062402,S0-C3,Backend_Bound.Core_Bound,36.57,% Slots,,,0.00,5.32,<==
72.345062402,S0-C3,Retiring.Microcode_Sequencer,9.94,% Slots,,idq.ms_uops,0.00,5.06,
72.345062402,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.51,% Clocks,,idq.ms_switches,0.00,5.06,
72.345062402,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.18,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
72.345062402,S0-C3-T0,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C4,Backend_Bound,60.87,% Slots,,,0.00,5.33,
72.345062402,S0-C4,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
72.345062402,S0-C4,Retiring.Microcode_Sequencer,9.99,% Slots,,idq.ms_uops,0.00,5.06,
72.345062402,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.94,% Clocks,,idq.ms_switches,0.00,5.06,
72.345062402,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
72.345062402,S0-C4-T0,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C5,Backend_Bound,56.23,% Slots,,,0.00,5.33,
72.345062402,S0-C5,Retiring,20.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
72.345062402,S0-C5,Retiring.Microcode_Sequencer,7.84,% Slots,,idq.ms_uops,0.00,5.06,
72.345062402,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.63,% Clocks,,idq.ms_switches,0.00,5.06,
72.345062402,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,12.14,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
72.345062402,S0-C5-T0,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C6,Frontend_Bound,22.19,% Slots,,,0.00,5.33,
72.345062402,S0-C6,Backend_Bound,52.97,% Slots,,,0.00,5.33,<==
72.345062402,S0-C6,Retiring,23.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
72.345062402,S0-C6,Frontend_Bound.Frontend_Latency,28.30,% Slots,,rs_events.empty_end,0.00,5.33,
72.345062402,S0-C6,Retiring.Microcode_Sequencer,11.01,% Slots,,idq.ms_uops,0.00,5.06,
72.345062402,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.45,% Clocks,,idq.ms_switches,0.00,5.06,
72.345062402,S0-C6-T0,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C7,Frontend_Bound,24.71,% Slots,,,0.00,5.33,
72.345062402,S0-C7,Backend_Bound,44.20,% Slots,,,0.00,5.33,
72.345062402,S0-C7,Retiring,18.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
72.345062402,S0-C7,Frontend_Bound.Frontend_Latency,18.17,% Slots,,rs_events.empty_end,0.00,5.33,
72.345062402,S0-C7,Frontend_Bound.Frontend_Bandwidth,20.16,% Slots,,,0.00,5.32,
72.345062402,S0-C7,Retiring.Microcode_Sequencer,8.72,% Slots,,idq.ms_uops,0.00,5.06,
72.345062402,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.06,% Clocks,,idq.ms_switches,0.00,5.06,
72.345062402,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.25,% Core_Clocks,,,0.00,5.33,
72.345062402,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.89,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
72.345062402,S0-C7-T0,MUX,5.06,%,,,0.00,100.0,
72.345062402,S1-C0,Frontend_Bound,27.75,% Slots,,,0.00,5.33,
72.345062402,S1-C0,Backend_Bound,49.04,% Slots,,,0.00,5.33,
72.345062402,S1-C0,Retiring,27.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
72.345062402,S1-C0,Frontend_Bound.Frontend_Latency,27.57,% Slots,,rs_events.empty_end,0.00,5.33,
72.345062402,S1-C0,Backend_Bound.Memory_Bound,13.65,% Slots,,,0.00,5.33,
72.345062402,S1-C0,Backend_Bound.Core_Bound,35.38,% Slots,,,0.00,5.33,<==
72.345062402,S1-C0,Retiring.Microcode_Sequencer,3.22,% Slots,,idq.ms_uops,0.00,5.06,
72.345062402,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.35,% Clocks_est,,br_misp_retired.all_branches,0.00,5.06,
72.345062402,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.67,% Clocks,,idq.ms_switches,0.00,5.07,
72.345062402,S1-C0-T0,MUX,5.06,%,,,0.00,100.0,
72.345062402,S1-C1,Frontend_Bound,31.36,% Slots,,,0.00,5.33,
72.345062402,S1-C1,Backend_Bound,43.80,% Slots,,,0.00,5.33,
72.345062402,S1-C1,Retiring,18.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
72.345062402,S1-C1,Frontend_Bound.Frontend_Latency,46.76,% Slots,,rs_events.empty_end,0.00,5.33,
72.345062402,S1-C1,Backend_Bound.Memory_Bound,27.28,% Slots,,,0.00,5.33,
72.345062402,S1-C1,Backend_Bound.Core_Bound,16.52,% Slots,,,0.00,5.33,
72.345062402,S1-C1,Retiring.Microcode_Sequencer,6.30,% Slots,,idq.ms_uops,0.00,5.05,
72.345062402,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.36,% Clocks,,idq.ms_switches,0.00,5.07,
72.345062402,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.20,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,<==
72.345062402,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.59,% Clocks,,,0.00,5.33,
72.345062402,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
72.345062402,S1-C2,Frontend_Bound,23.68,% Slots,,,0.00,5.33,
72.345062402,S1-C2,Backend_Bound,27.72,% Slots,,,0.00,5.33,
72.345062402,S1-C2,Retiring,40.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
72.345062402,S1-C2,Backend_Bound.Core_Bound,22.42,% Slots,,,0.00,5.33,
72.345062402,S1-C2,Retiring.Microcode_Sequencer,7.62,% Slots,,idq.ms_uops,0.00,5.06,<==
72.345062402,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.27,% Clocks,,idq.ms_switches,0.00,5.06,
72.345062402,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,28.84,% Clocks,,,0.00,5.33,
72.345062402,S1-C2-T0,MUX,5.06,%,,,0.00,100.0,
72.345062402,S1-C3,Frontend_Bound,21.81,% Slots,,,0.00,5.32,
72.345062402,S1-C3,Backend_Bound,23.45,% Slots,,,0.00,5.32,
72.345062402,S1-C3,Retiring,51.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
72.345062402,S1-C3,Frontend_Bound.Frontend_Bandwidth,12.13,% Slots,,,0.00,5.32,
72.345062402,S1-C3,Backend_Bound.Core_Bound,19.58,% Slots,,,0.00,5.32,
72.345062402,S1-C3,Retiring.Microcode_Sequencer,11.00,% Slots,,idq.ms_uops,0.00,5.06,<==
72.345062402,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.51,% Clocks,,idq.ms_switches,0.00,5.06,
72.345062402,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,62.14,% Core_Clocks,,,0.00,5.34,
72.345062402,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,19.08,% Core_Clocks,,,0.00,5.33,
72.345062402,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,44.86,% Clocks,,,0.00,5.33,
72.345062402,S1-C3-T0,MUX,5.06,%,,,0.00,100.0,
72.345062402,S1-C4,Frontend_Bound,30.24,% Slots,,,0.00,5.33,
72.345062402,S1-C4,Backend_Bound,45.79,% Slots,,,0.00,5.33,
72.345062402,S1-C4,Retiring,16.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
72.345062402,S1-C4,Frontend_Bound.Frontend_Latency,43.45,% Slots,,rs_events.empty_end,0.00,5.32,
72.345062402,S1-C4,Backend_Bound.Memory_Bound,48.75,% Slots,,,0.00,5.32,<==
72.345062402,S1-C4,Retiring.Microcode_Sequencer,5.33,% Slots,,idq.ms_uops,0.00,5.05,
72.345062402,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.35,% Clocks,,,0.00,5.06,
72.345062402,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.77,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
72.345062402,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.61,% Clocks,,idq.ms_switches,0.00,5.06,
72.345062402,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
72.345062402,S1-C5,Frontend_Bound,39.22,% Slots,,,0.00,5.34,
72.345062402,S1-C5,Backend_Bound,37.19,% Slots,,,0.00,5.34,
72.345062402,S1-C5,Retiring,17.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
72.345062402,S1-C5,Frontend_Bound.Frontend_Latency,43.15,% Slots,,rs_events.empty_end,0.00,5.33,<==
72.345062402,S1-C5,Backend_Bound.Memory_Bound,27.74,% Slots,,,0.00,5.33,
72.345062402,S1-C5,Retiring.Microcode_Sequencer,5.63,% Slots,,idq.ms_uops,0.00,5.06,
72.345062402,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.29,% Clocks,,,0.00,5.06,
72.345062402,S1-C5-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.18,% Clocks,,itlb_misses.walk_completed,0.00,5.34,
72.345062402,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
72.345062402,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.52,% Clocks,,idq.ms_switches,0.00,5.06,
72.345062402,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.13,
72.345062402,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,5.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
72.345062402,S1-C5-T0,MUX,5.06,%,,,0.00,100.0,
72.345062402,S1-C6,Frontend_Bound,37.27,% Slots,,,0.00,5.33,
72.345062402,S1-C6,Backend_Bound,37.94,% Slots,,,0.00,5.33,
72.345062402,S1-C6,Retiring,15.74,% Slots,,uops_retired.retire_slots:pp,0.00,5.06,
72.345062402,S1-C6,Frontend_Bound.Frontend_Latency,32.87,% Slots,,rs_events.empty_end,0.00,5.33,
72.345062402,S1-C6,Backend_Bound.Memory_Bound,11.38,% Slots,,,0.00,5.33,
72.345062402,S1-C6,Backend_Bound.Core_Bound,26.57,% Slots,,,0.00,5.33,
72.345062402,S1-C6,Retiring.Microcode_Sequencer,5.12,% Slots,,idq.ms_uops,0.00,5.06,
72.345062402,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.14,% Clocks,,,0.00,5.07,
72.345062402,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
72.345062402,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.87,% Clocks,,idq.ms_switches,0.00,5.07,
72.345062402,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,5.16,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
72.345062402,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,52.93,% Clocks,,,0.00,5.33,<==
72.345062402,S1-C6-T0,MUX,5.06,%,,,0.00,100.0,
72.345062402,S1-C7,Frontend_Bound,25.19,% Slots,,,0.00,5.32,
72.345062402,S1-C7,Backend_Bound,46.54,% Slots,,,0.00,5.32,
72.345062402,S1-C7,Retiring,16.60,% Slots,,uops_retired.retire_slots:pp,0.00,5.05,
72.345062402,S1-C7,Frontend_Bound.Frontend_Latency,18.44,% Slots,,rs_events.empty_end,0.00,5.32,
72.345062402,S1-C7,Backend_Bound.Memory_Bound,43.31,% Slots,,,0.00,5.32,
72.345062402,S1-C7,Retiring.Microcode_Sequencer,6.34,% Slots,,idq.ms_uops,0.00,5.05,
72.345062402,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.14,% Clocks,,idq.ms_switches,0.00,5.07,
72.345062402,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.16,<==
72.345062402,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
72.345062402,S0-C0-T1,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C1-T1,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C2-T1,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C3-T1,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C4-T1,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C5-T1,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C6-T1,MUX,5.06,%,,,0.00,100.0,
72.345062402,S0-C7-T1,MUX,5.06,%,,,0.00,100.0,
72.345062402,S1-C0-T1,MUX,5.06,%,,,0.00,100.0,
72.345062402,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
72.345062402,S1-C2-T1,MUX,5.06,%,,,0.00,100.0,
72.345062402,S1-C3-T1,MUX,5.06,%,,,0.00,100.0,
72.345062402,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
72.345062402,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
72.345062402,S1-C6-T1,MUX,5.06,%,,,0.00,100.0,
72.345062402,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
73.854396982,S0-C0,Frontend_Bound,26.62,% Slots,,,0.00,5.3,
73.854396982,S0-C0,Backend_Bound,23.99,% Slots,,,0.00,5.3,
73.854396982,S0-C0,Frontend_Bound.Frontend_Bandwidth,14.08,% Slots,,,0.00,5.04,
73.854396982,S0-C0,Backend_Bound.Memory_Bound,15.00,% Slots,,,0.00,5.3,
73.854396982,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,71.44,% Core_Clocks,,,0.00,5.3,<==
73.854396982,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,15.08,% Core_Clocks,,,0.00,5.31,
73.854396982,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C1,Backend_Bound,69.32,% Slots,,,0.00,5.31,
73.854396982,S0-C1,Retiring,30.12,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
73.854396982,S0-C1,Backend_Bound.Memory_Bound,16.85,% Slots,,,0.00,5.3,
73.854396982,S0-C1,Backend_Bound.Core_Bound,52.48,% Slots,,,0.00,5.3,
73.854396982,S0-C1,Retiring.Microcode_Sequencer,10.43,% Slots,,idq.ms_uops,0.00,5.3,
73.854396982,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.12,% Clocks,,idq.ms_switches,0.00,5.3,
73.854396982,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.33,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
73.854396982,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,51.72,% Clocks,,,0.00,5.03,<==
73.854396982,S0-C1-T0,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C2,Backend_Bound,71.75,% Slots,,,0.00,5.3,
73.854396982,S0-C2,Retiring,26.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
73.854396982,S0-C2,Backend_Bound.Memory_Bound,102.90,% Slots,,,0.00,5.3,
73.854396982,S0-C2,Retiring.Microcode_Sequencer,9.91,% Slots,,idq.ms_uops,0.00,5.31,
73.854396982,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.88,% Clocks,,idq.ms_switches,0.00,5.3,
73.854396982,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,11.49,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
73.854396982,S0-C2-T0,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C3,Frontend_Bound.Frontend_Bandwidth,10.19,% Slots,,,0.00,5.04,
73.854396982,S0-C3,Backend_Bound.Core_Bound,85.52,% Slots,,,0.00,5.3,
73.854396982,S0-C3,Retiring.Microcode_Sequencer,10.14,% Slots,,idq.ms_uops,0.00,5.31,
73.854396982,S0-C3,Backend_Bound,55.70,% Slots,,,0.00,5.3,
73.854396982,S0-C3,Retiring,28.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
73.854396982,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.08,% Clocks,,idq.ms_switches,0.00,5.3,
73.854396982,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,17.03,% Core_Clocks,,,0.00,5.3,
73.854396982,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,38.41,% Core_Clocks,,,0.00,5.3,
73.854396982,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.13,% Clocks,,,0.00,5.03,<==
73.854396982,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C4,Backend_Bound,57.97,% Slots,,,0.00,5.3,
73.854396982,S0-C4,Retiring,27.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
73.854396982,S0-C4,Backend_Bound.Memory_Bound,12.70,% Slots,,,0.00,5.3,
73.854396982,S0-C4,Backend_Bound.Core_Bound,45.28,% Slots,,,0.00,5.3,<==
73.854396982,S0-C4,Retiring.Microcode_Sequencer,9.78,% Slots,,idq.ms_uops,0.00,5.31,
73.854396982,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.23,% Clocks,,idq.ms_switches,0.00,5.3,
73.854396982,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.61,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
73.854396982,S0-C4-T0,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C5,Backend_Bound,68.51,% Slots,,,0.00,5.3,<==
73.854396982,S0-C5,Retiring,25.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
73.854396982,S0-C5,Retiring.Microcode_Sequencer,8.20,% Slots,,idq.ms_uops,0.00,5.31,
73.854396982,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.51,% Clocks,,idq.ms_switches,0.00,5.3,
73.854396982,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C6,Backend_Bound,58.61,% Slots,,,0.00,5.3,
73.854396982,S0-C6,Retiring,24.87,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
73.854396982,S0-C6,Backend_Bound.Memory_Bound,13.11,% Slots,,,0.00,5.3,
73.854396982,S0-C6,Backend_Bound.Core_Bound,45.51,% Slots,,,0.00,5.3,
73.854396982,S0-C6,Retiring.Microcode_Sequencer,9.20,% Slots,,idq.ms_uops,0.00,5.31,
73.854396982,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,23.09,% Clocks,,idq.ms_switches,0.00,5.3,
73.854396982,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
73.854396982,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.82,% Clocks,,,0.00,5.03,<==
73.854396982,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C7,Backend_Bound,59.02,% Slots,,,0.00,5.3,
73.854396982,S0-C7,Retiring,26.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
73.854396982,S0-C7,Retiring.Microcode_Sequencer,8.40,% Slots,,idq.ms_uops,0.00,5.31,
73.854396982,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.34,% Clocks,,idq.ms_switches,0.00,5.3,
73.854396982,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,<==
73.854396982,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
73.854396982,S1-C0,Frontend_Bound,21.11,% Slots,,,0.00,5.3,
73.854396982,S1-C0,Backend_Bound,55.16,% Slots,,,0.00,5.3,
73.854396982,S1-C0,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
73.854396982,S1-C0,Frontend_Bound.Frontend_Latency,23.09,% Slots,,rs_events.empty_end,0.00,5.3,
73.854396982,S1-C0,Backend_Bound.Memory_Bound,56.88,% Slots,,,0.00,5.3,
73.854396982,S1-C0,Retiring.Microcode_Sequencer,8.03,% Slots,,idq.ms_uops,0.00,5.31,
73.854396982,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.27,% Clocks,,,0.00,5.3,
73.854396982,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.58,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
73.854396982,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.93,% Clocks,,idq.ms_switches,0.00,5.3,
73.854396982,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,10.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,<==
73.854396982,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
73.854396982,S1-C1,Backend_Bound,40.79,% Slots,,,0.00,5.31,
73.854396982,S1-C1,Retiring,45.03,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
73.854396982,S1-C1,Backend_Bound.Memory_Bound,13.54,% Slots,,,0.00,5.3,
73.854396982,S1-C1,Backend_Bound.Core_Bound,27.25,% Slots,,,0.00,5.3,
73.854396982,S1-C1,Retiring.Microcode_Sequencer,11.67,% Slots,,idq.ms_uops,0.00,5.31,<==
73.854396982,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.31,% Clocks,,idq.ms_switches,0.00,5.3,
73.854396982,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,36.00,% Clocks,,,0.00,5.03,
73.854396982,S1-C1-T0,MUX,5.03,%,,,0.00,100.0,
73.854396982,S1-C2,Frontend_Bound,23.49,% Slots,,,0.00,5.3,
73.854396982,S1-C2,Backend_Bound,24.95,% Slots,,,0.00,5.3,
73.854396982,S1-C2,Retiring,45.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
73.854396982,S1-C2,Backend_Bound.Core_Bound,19.18,% Slots,,,0.00,5.3,
73.854396982,S1-C2,Retiring.Microcode_Sequencer,9.50,% Slots,,idq.ms_uops,0.00,5.3,<==
73.854396982,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.20,% Clocks,,idq.ms_switches,0.00,5.3,
73.854396982,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.00,% Clocks,,,0.00,5.04,
73.854396982,S1-C2-T0,MUX,5.04,%,,,0.00,100.0,
73.854396982,S1-C3,Frontend_Bound,20.57,% Slots,,,0.00,5.31,
73.854396982,S1-C3,Backend_Bound,27.88,% Slots,,,0.00,5.31,
73.854396982,S1-C3,Retiring,49.73,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
73.854396982,S1-C3,Frontend_Bound.Frontend_Bandwidth,16.60,% Slots,,,0.00,5.04,
73.854396982,S1-C3,Backend_Bound.Core_Bound,20.35,% Slots,,,0.00,5.3,
73.854396982,S1-C3,Retiring.Microcode_Sequencer,9.80,% Slots,,idq.ms_uops,0.00,5.31,<==
73.854396982,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.92,% Clocks,,idq.ms_switches,0.00,5.3,
73.854396982,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.41,% Core_Clocks,,,0.00,5.31,
73.854396982,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,18.55,% Core_Clocks,,,0.00,5.3,
73.854396982,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.52,% Clocks,,,0.00,5.03,
73.854396982,S1-C3-T0,MUX,5.03,%,,,0.00,100.0,
73.854396982,S1-C4,Bad_Speculation,10.61,% Slots,,,0.00,5.3,
73.854396982,S1-C4,Bad_Speculation.Branch_Mispredicts,10.47,% Slots,,br_misp_retired.all_branches,0.00,5.3,
73.854396982,S1-C4,Backend_Bound,48.69,% Slots,,,0.00,5.3,
73.854396982,S1-C4,Backend_Bound.Memory_Bound,21.04,% Slots,,,0.00,5.3,
73.854396982,S1-C4,Backend_Bound.Core_Bound,27.64,% Slots,,,0.00,5.3,
73.854396982,S1-C4-T0,Backend_Bound.Memory_Bound.L2_Bound,7.27,% Stalls,,mem_load_uops_retired.l2_hit:pp,0.00,10.59,
73.854396982,S1-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.06,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.3,
73.854396982,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,21.46,% Clocks,,,0.00,5.04,<==
73.854396982,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
73.854396982,S1-C5,Frontend_Bound,44.60,% Slots,,,0.00,5.3,
73.854396982,S1-C5,Backend_Bound,32.57,% Slots,,,0.00,5.3,
73.854396982,S1-C5,Retiring,16.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
73.854396982,S1-C5,Frontend_Bound.Frontend_Latency,42.57,% Slots,,rs_events.empty_end,0.00,5.3,<==
73.854396982,S1-C5,Backend_Bound.Memory_Bound,14.19,% Slots,,,0.00,5.3,
73.854396982,S1-C5,Backend_Bound.Core_Bound,18.38,% Slots,,,0.00,5.3,
73.854396982,S1-C5,Retiring.Microcode_Sequencer,4.26,% Slots,,idq.ms_uops,0.00,5.31,
73.854396982,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.05,% Clocks,,,0.00,5.29,
73.854396982,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.13,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
73.854396982,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.50,% Clocks,,idq.ms_switches,0.00,5.29,
73.854396982,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.6,
73.854396982,S1-C5-T0,MUX,5.04,%,,,0.00,100.0,
73.854396982,S1-C6,Frontend_Bound,35.48,% Slots,,,0.00,5.31,
73.854396982,S1-C6,Backend_Bound,30.37,% Slots,,,0.00,5.31,
73.854396982,S1-C6,Retiring,27.48,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
73.854396982,S1-C6,Frontend_Bound.Frontend_Latency,39.17,% Slots,,rs_events.empty_end,0.00,5.3,<==
73.854396982,S1-C6,Backend_Bound.Core_Bound,20.94,% Slots,,,0.00,5.3,
73.854396982,S1-C6,Retiring.Microcode_Sequencer,4.41,% Slots,,idq.ms_uops,0.00,5.31,
73.854396982,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.45,% Clocks,,,0.00,5.3,
73.854396982,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.61,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
73.854396982,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.71,% Clocks,,idq.ms_switches,0.00,5.3,
73.854396982,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,45.94,% Clocks,,,0.00,5.04,
73.854396982,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
73.854396982,S1-C7,Frontend_Bound.Frontend_Bandwidth,29.42,% Slots,,,0.00,5.04,
73.854396982,S1-C7,Backend_Bound.Memory_Bound,20.24,% Slots,,,0.00,5.3,
73.854396982,S1-C7,Backend_Bound.Core_Bound,33.21,% Slots,,,0.00,5.3,
73.854396982,S1-C7,Retiring.Microcode_Sequencer,7.13,% Slots,,idq.ms_uops,0.00,5.3,
73.854396982,S1-C7,Backend_Bound,53.45,% Slots,,,0.00,5.3,
73.854396982,S1-C7,Retiring,19.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
73.854396982,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.39,% Clocks,,idq.ms_switches,0.00,5.3,
73.854396982,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,36.49,% Core_Clocks,,,0.00,5.3,
73.854396982,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,12.79,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.31,
73.854396982,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.12,% Clocks,,,0.00,5.03,<==
73.854396982,S1-C7-T0,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C1-T1,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C2-T1,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C4-T1,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
73.854396982,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
73.854396982,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
73.854396982,S1-C1-T1,MUX,5.03,%,,,0.00,100.0,
73.854396982,S1-C2-T1,MUX,5.04,%,,,0.00,100.0,
73.854396982,S1-C3-T1,MUX,5.03,%,,,0.00,100.0,
73.854396982,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
73.854396982,S1-C5-T1,MUX,5.04,%,,,0.00,100.0,
73.854396982,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
73.854396982,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
75.340381722,S0-C0,Frontend_Bound,34.30,% Slots,,,0.00,5.11,<==
75.340381722,S0-C0,Bad_Speculation,10.21,% Slots,,,0.00,5.11,
75.340381722,S0-C0,Backend_Bound,14.70,% Slots,,,0.00,5.11,
75.340381722,S0-C0,Frontend_Bound.Frontend_Latency,18.93,% Slots,,rs_events.empty_end,0.00,5.11,
75.340381722,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.66,% Slots,,,0.00,5.11,
75.340381722,S0-C0,Bad_Speculation.Branch_Mispredicts,9.86,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.340381722,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.39,% Clocks,,,0.00,5.38,
75.340381722,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
75.340381722,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,75.89,% Core_Clocks,,,0.00,5.11,
75.340381722,S0-C0-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C1,Frontend_Bound,34.96,% Slots,,,0.00,5.11,
75.340381722,S0-C1,Bad_Speculation,14.23,% Slots,,,0.00,5.11,
75.340381722,S0-C1,Backend_Bound,29.26,% Slots,,,0.00,5.11,
75.340381722,S0-C1,Retiring,21.56,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S0-C1,Frontend_Bound.Frontend_Latency,36.07,% Slots,,rs_events.empty_end,0.00,5.11,
75.340381722,S0-C1,Frontend_Bound.Frontend_Bandwidth,10.14,% Slots,,,0.00,5.11,
75.340381722,S0-C1,Bad_Speculation.Branch_Mispredicts,13.77,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.340381722,S0-C1,Backend_Bound.Memory_Bound,27.06,% Slots,,,0.00,5.11,
75.340381722,S0-C1,Retiring.Microcode_Sequencer,7.75,% Slots,,idq.ms_uops,0.00,5.38,
75.340381722,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
75.340381722,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.80,% Clocks,,idq.ms_switches,0.00,5.38,<==
75.340381722,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,24.67,% Core_Clocks,,,0.00,5.11,
75.340381722,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,26.14,% Core_Clocks,,,0.00,5.11,
75.340381722,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,13.11,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.340381722,S0-C1-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C2,Frontend_Bound,37.97,% Slots,,,0.00,5.11,
75.340381722,S0-C2,Backend_Bound,39.38,% Slots,,,0.00,5.11,
75.340381722,S0-C2,Retiring,21.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S0-C2,Frontend_Bound.Frontend_Latency,54.45,% Slots,,rs_events.empty_end,0.00,5.11,
75.340381722,S0-C2,Backend_Bound.Memory_Bound,14.41,% Slots,,,0.00,5.11,
75.340381722,S0-C2,Backend_Bound.Core_Bound,24.97,% Slots,,,0.00,5.11,<==
75.340381722,S0-C2,Retiring.Microcode_Sequencer,8.04,% Slots,,idq.ms_uops,0.00,5.38,
75.340381722,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.61,% Clocks,,idq.ms_switches,0.00,5.39,
75.340381722,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.92,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.340381722,S0-C2-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C3,Frontend_Bound,37.60,% Slots,,,0.00,5.11,
75.340381722,S0-C3,Backend_Bound,31.25,% Slots,,,0.00,5.11,
75.340381722,S0-C3,Retiring,33.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S0-C3,Frontend_Bound.Frontend_Latency,43.18,% Slots,,rs_events.empty_end,0.00,5.11,
75.340381722,S0-C3,Backend_Bound.Core_Bound,22.89,% Slots,,,0.00,5.11,
75.340381722,S0-C3,Retiring.Microcode_Sequencer,9.38,% Slots,,idq.ms_uops,0.00,5.38,
75.340381722,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
75.340381722,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.39,% Clocks,,idq.ms_switches,0.00,5.38,<==
75.340381722,S0-C3-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C4,Frontend_Bound,36.94,% Slots,,,0.00,5.11,
75.340381722,S0-C4,Backend_Bound,39.91,% Slots,,,0.00,5.11,
75.340381722,S0-C4,Retiring,22.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S0-C4,Frontend_Bound.Frontend_Latency,25.39,% Slots,,rs_events.empty_end,0.00,5.11,
75.340381722,S0-C4,Backend_Bound.Core_Bound,31.15,% Slots,,,0.00,5.11,
75.340381722,S0-C4,Retiring.Microcode_Sequencer,8.14,% Slots,,idq.ms_uops,0.00,5.38,
75.340381722,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
75.340381722,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.49,% Clocks,,idq.ms_switches,0.00,5.38,
75.340381722,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,23.68,% Clocks,,,0.00,5.12,<==
75.340381722,S0-C4-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C5,Bad_Speculation,16.48,% Slots,,,0.00,5.11,
75.340381722,S0-C5,Bad_Speculation.Branch_Mispredicts,16.24,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.340381722,S0-C5,Backend_Bound,26.20,% Slots,,,0.00,5.11,<==
75.340381722,S0-C5,Retiring,22.45,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S0-C5,Backend_Bound.Memory_Bound,12.55,% Slots,,,0.00,5.11,
75.340381722,S0-C5,Backend_Bound.Core_Bound,13.65,% Slots,,,0.00,5.11,
75.340381722,S0-C5,Retiring.Microcode_Sequencer,7.24,% Slots,,idq.ms_uops,0.00,5.38,
75.340381722,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.96,% Clocks,,idq.ms_switches,0.00,5.38,
75.340381722,S0-C5-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C6,Frontend_Bound,37.83,% Slots,,,0.00,5.11,
75.340381722,S0-C6,Backend_Bound,31.66,% Slots,,,0.00,5.11,
75.340381722,S0-C6,Retiring,28.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S0-C6,Frontend_Bound.Frontend_Latency,27.99,% Slots,,rs_events.empty_end,0.00,5.11,
75.340381722,S0-C6,Backend_Bound.Memory_Bound,12.34,% Slots,,,0.00,5.11,
75.340381722,S0-C6,Backend_Bound.Core_Bound,19.33,% Slots,,,0.00,5.11,
75.340381722,S0-C6,Retiring.Microcode_Sequencer,10.13,% Slots,,idq.ms_uops,0.00,5.38,
75.340381722,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.39,
75.340381722,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.83,% Clocks,,idq.ms_switches,0.00,5.38,<==
75.340381722,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,11.46,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.340381722,S0-C6-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C7,Frontend_Bound,22.24,% Slots,,,0.00,5.11,
75.340381722,S0-C7,Backend_Bound,22.68,% Slots,,,0.00,5.11,
75.340381722,S0-C7,Retiring,45.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S0-C7,Frontend_Bound.Frontend_Bandwidth,12.09,% Slots,,,0.00,5.11,
75.340381722,S0-C7,Backend_Bound.Core_Bound,15.40,% Slots,,,0.00,5.11,
75.340381722,S0-C7,Retiring.Microcode_Sequencer,7.84,% Slots,,idq.ms_uops,0.00,5.38,<==
75.340381722,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.18,% Clocks,,idq.ms_switches,0.00,5.39,
75.340381722,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,65.53,% Core_Clocks,,,0.00,5.12,
75.340381722,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.20,% Core_Clocks,,,0.00,5.11,
75.340381722,S0-C7-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S1-C0,Frontend_Bound,22.38,% Slots,,,0.00,5.11,
75.340381722,S1-C0,Backend_Bound,25.45,% Slots,,,0.00,5.11,
75.340381722,S1-C0,Retiring,42.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S1-C0,Frontend_Bound.Frontend_Bandwidth,13.09,% Slots,,,0.00,5.11,
75.340381722,S1-C0,Backend_Bound.Core_Bound,18.90,% Slots,,,0.00,5.11,
75.340381722,S1-C0,Retiring.Microcode_Sequencer,8.77,% Slots,,idq.ms_uops,0.00,5.38,<==
75.340381722,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.40,% Clocks,,idq.ms_switches,0.00,5.38,
75.340381722,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,63.10,% Core_Clocks,,,0.00,5.12,
75.340381722,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.11,% Core_Clocks,,,0.00,5.11,
75.340381722,S1-C0-T0,MUX,5.10,%,,,0.00,100.0,
75.340381722,S1-C1,Frontend_Bound,22.85,% Slots,,,0.00,5.11,
75.340381722,S1-C1,Bad_Speculation,18.69,% Slots,,,0.00,5.11,
75.340381722,S1-C1,Backend_Bound,31.71,% Slots,,,0.00,5.11,
75.340381722,S1-C1,Retiring,36.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S1-C1,Frontend_Bound.Frontend_Latency,16.93,% Slots,,rs_events.empty_end,0.00,5.11,
75.340381722,S1-C1,Bad_Speculation.Branch_Mispredicts,18.44,% Slots,,br_misp_retired.all_branches,0.00,5.11,
75.340381722,S1-C1,Backend_Bound.Memory_Bound,14.82,% Slots,,,0.00,5.11,
75.340381722,S1-C1,Backend_Bound.Core_Bound,16.89,% Slots,,,0.00,5.11,
75.340381722,S1-C1,Retiring.Microcode_Sequencer,7.79,% Slots,,idq.ms_uops,0.00,5.38,<==
75.340381722,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.79,% Clocks,,,0.00,5.38,
75.340381722,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
75.340381722,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.45,% Clocks,,idq.ms_switches,0.00,5.38,
75.340381722,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.340381722,S1-C1-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S1-C2,Frontend_Bound,22.35,% Slots,,,0.00,5.11,
75.340381722,S1-C2,Backend_Bound,24.12,% Slots,,,0.00,5.11,
75.340381722,S1-C2,Retiring,46.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S1-C2,Frontend_Bound.Frontend_Bandwidth,13.20,% Slots,,,0.00,5.11,
75.340381722,S1-C2,Backend_Bound.Core_Bound,18.43,% Slots,,,0.00,5.11,
75.340381722,S1-C2,Retiring.Microcode_Sequencer,8.80,% Slots,,idq.ms_uops,0.00,5.38,<==
75.340381722,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.14,% Clocks,,idq.ms_switches,0.00,5.39,
75.340381722,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.72,% Core_Clocks,,,0.00,5.12,
75.340381722,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.02,% Core_Clocks,,,0.00,5.11,
75.340381722,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.43,% Clocks,,,0.00,5.12,
75.340381722,S1-C2-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S1-C3,Frontend_Bound,29.85,% Slots,,,0.00,5.11,
75.340381722,S1-C3,Backend_Bound,48.01,% Slots,,,0.00,5.11,
75.340381722,S1-C3,Retiring,30.79,% Slots,,uops_retired.retire_slots:pp,0.00,5.39,
75.340381722,S1-C3,Frontend_Bound.Frontend_Latency,22.36,% Slots,,rs_events.empty_end,0.00,5.11,
75.340381722,S1-C3,Backend_Bound.Memory_Bound,14.35,% Slots,,,0.00,5.11,
75.340381722,S1-C3,Backend_Bound.Core_Bound,33.65,% Slots,,,0.00,5.11,<==
75.340381722,S1-C3,Retiring.Microcode_Sequencer,10.91,% Slots,,idq.ms_uops,0.00,5.39,
75.340381722,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.75,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
75.340381722,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.12,% Clocks,,idq.ms_switches,0.00,5.38,
75.340381722,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
75.340381722,S1-C3-T0,MUX,5.10,%,,,0.00,100.0,
75.340381722,S1-C4,Frontend_Bound,25.67,% Slots,,,0.00,5.11,
75.340381722,S1-C4,Backend_Bound,51.69,% Slots,,,0.00,5.11,
75.340381722,S1-C4,Retiring,31.57,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S1-C4,Frontend_Bound.Frontend_Latency,36.38,% Slots,,rs_events.empty_end,0.00,5.11,
75.340381722,S1-C4,Backend_Bound.Memory_Bound,18.03,% Slots,,,0.00,5.11,
75.340381722,S1-C4,Backend_Bound.Core_Bound,33.66,% Slots,,,0.00,5.11,<==
75.340381722,S1-C4,Retiring.Microcode_Sequencer,11.17,% Slots,,idq.ms_uops,0.00,5.38,
75.340381722,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.38,
75.340381722,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.62,% Clocks,,idq.ms_switches,0.00,5.38,
75.340381722,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.25,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
75.340381722,S1-C4-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S1-C5,Frontend_Bound,29.14,% Slots,,,0.00,5.11,
75.340381722,S1-C5,Backend_Bound,48.22,% Slots,,,0.00,5.11,
75.340381722,S1-C5,Retiring,26.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S1-C5,Frontend_Bound.Frontend_Latency,26.81,% Slots,,rs_events.empty_end,0.00,5.11,
75.340381722,S1-C5,Backend_Bound.Memory_Bound,15.16,% Slots,,,0.00,5.11,
75.340381722,S1-C5,Backend_Bound.Core_Bound,33.05,% Slots,,,0.00,5.11,<==
75.340381722,S1-C5,Retiring.Microcode_Sequencer,9.66,% Slots,,idq.ms_uops,0.00,5.38,
75.340381722,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.37,
75.340381722,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,19.02,% Clocks,,idq.ms_switches,0.00,5.39,
75.340381722,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,10.10,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.77,
75.340381722,S1-C5-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S1-C6,Frontend_Bound,29.19,% Slots,,,0.00,5.11,
75.340381722,S1-C6,Backend_Bound,47.50,% Slots,,,0.00,5.11,
75.340381722,S1-C6,Retiring,21.82,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S1-C6,Frontend_Bound.Frontend_Latency,29.62,% Slots,,rs_events.empty_end,0.00,5.11,
75.340381722,S1-C6,Backend_Bound.Memory_Bound,12.25,% Slots,,,0.00,5.11,
75.340381722,S1-C6,Backend_Bound.Core_Bound,35.25,% Slots,,,0.00,5.11,<==
75.340381722,S1-C6,Retiring.Microcode_Sequencer,7.53,% Slots,,idq.ms_uops,0.00,5.38,
75.340381722,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,24.56,% Clocks,,idq.ms_switches,0.00,5.39,
75.340381722,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.76,
75.340381722,S1-C6-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S1-C7,Frontend_Bound,32.25,% Slots,,,0.00,5.11,
75.340381722,S1-C7,Backend_Bound,39.58,% Slots,,,0.00,5.11,
75.340381722,S1-C7,Retiring,30.75,% Slots,,uops_retired.retire_slots:pp,0.00,5.38,
75.340381722,S1-C7,Frontend_Bound.Frontend_Latency,23.25,% Slots,,rs_events.empty_end,0.00,5.11,
75.340381722,S1-C7,Backend_Bound.Core_Bound,29.85,% Slots,,,0.00,5.11,<==
75.340381722,S1-C7,Retiring.Microcode_Sequencer,9.75,% Slots,,idq.ms_uops,0.00,5.38,
75.340381722,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.36,% Clocks,,idq.ms_switches,0.00,5.39,
75.340381722,S1-C7-T0,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C0-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C1-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C2-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C3-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C4-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C5-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C6-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S0-C7-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S1-C0-T1,MUX,5.10,%,,,0.00,100.0,
75.340381722,S1-C1-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S1-C2-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S1-C3-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S1-C4-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S1-C5-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S1-C6-T1,MUX,5.11,%,,,0.00,100.0,
75.340381722,S1-C7-T1,MUX,5.11,%,,,0.00,100.0,
76.847325288,S0-C0,Frontend_Bound,31.67,% Slots,,,0.00,5.32,
76.847325288,S0-C0,Backend_Bound,39.94,% Slots,,,0.00,5.32,
76.847325288,S0-C0,Retiring,20.17,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
76.847325288,S0-C0,Frontend_Bound.Frontend_Latency,53.57,% Slots,,rs_events.empty_end,0.00,5.31,
76.847325288,S0-C0,Backend_Bound.Memory_Bound,11.04,% Slots,,,0.00,5.05,
76.847325288,S0-C0,Backend_Bound.Core_Bound,28.90,% Slots,,,0.00,5.05,<==
76.847325288,S0-C0,Retiring.Microcode_Sequencer,7.31,% Slots,,idq.ms_uops,0.00,5.32,
76.847325288,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
76.847325288,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.40,% Clocks,,idq.ms_switches,0.00,5.32,
76.847325288,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
76.847325288,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.24,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
76.847325288,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
76.847325288,S0-C1,Frontend_Bound,37.35,% Slots,,,0.00,5.32,
76.847325288,S0-C1,Backend_Bound,38.47,% Slots,,,0.00,5.32,
76.847325288,S0-C1,Retiring,21.43,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
76.847325288,S0-C1,Frontend_Bound.Frontend_Latency,36.68,% Slots,,rs_events.empty_end,0.00,5.3,
76.847325288,S0-C1,Backend_Bound.Memory_Bound,11.04,% Slots,,,0.00,5.05,
76.847325288,S0-C1,Backend_Bound.Core_Bound,27.43,% Slots,,,0.00,5.05,<==
76.847325288,S0-C1,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.32,
76.847325288,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.32,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
76.847325288,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.14,% Clocks,,idq.ms_switches,0.00,5.32,
76.847325288,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.55,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.52,
76.847325288,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
76.847325288,S0-C2,Frontend_Bound,39.72,% Slots,,,0.00,5.32,
76.847325288,S0-C2,Backend_Bound,36.28,% Slots,,,0.00,5.32,
76.847325288,S0-C2,Retiring,25.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
76.847325288,S0-C2,Frontend_Bound.Frontend_Latency,62.73,% Slots,,rs_events.empty_end,0.00,5.3,
76.847325288,S0-C2,Backend_Bound.Core_Bound,26.84,% Slots,,,0.00,5.05,
76.847325288,S0-C2,Retiring.Microcode_Sequencer,9.21,% Slots,,idq.ms_uops,0.00,5.32,
76.847325288,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
76.847325288,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.93,% Clocks,,idq.ms_switches,0.00,5.32,<==
76.847325288,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
76.847325288,S0-C3,Frontend_Bound,29.81,% Slots,,,0.00,5.32,<==
76.847325288,S0-C3,Backend_Bound,16.96,% Slots,,,0.00,5.32,
76.847325288,S0-C3,Frontend_Bound.Frontend_Latency,15.87,% Slots,,rs_events.empty_end,0.00,5.3,
76.847325288,S0-C3,Frontend_Bound.Frontend_Bandwidth,13.72,% Slots,,,0.00,5.32,
76.847325288,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.24,% Clocks,,,0.00,5.32,
76.847325288,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
76.847325288,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.87,% Core_Clocks,,,0.00,5.31,
76.847325288,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,16.04,% Core_Clocks,,,0.00,5.32,
76.847325288,S0-C3-T0,MUX,5.05,%,,,0.00,100.0,
76.847325288,S0-C4,Frontend_Bound,27.70,% Slots,,,0.00,5.33,
76.847325288,S0-C4,Backend_Bound,25.76,% Slots,,,0.00,5.33,
76.847325288,S0-C4,Retiring,40.15,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
76.847325288,S0-C4,Frontend_Bound.Frontend_Latency,22.56,% Slots,,rs_events.empty_end,0.00,5.3,
76.847325288,S0-C4,Backend_Bound.Core_Bound,19.71,% Slots,,,0.00,5.05,
76.847325288,S0-C4,Retiring.Microcode_Sequencer,9.33,% Slots,,idq.ms_uops,0.00,5.32,<==
76.847325288,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.69,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
76.847325288,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.16,% Clocks,,idq.ms_switches,0.00,5.32,
76.847325288,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,58.77,% Clocks,,,0.00,5.31,
76.847325288,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
76.847325288,S0-C5,Frontend_Bound,45.71,% Slots,,,0.00,5.33,
76.847325288,S0-C5,Backend_Bound,30.83,% Slots,,,0.00,5.33,
76.847325288,S0-C5,Retiring,31.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
76.847325288,S0-C5,Frontend_Bound.Frontend_Latency,43.36,% Slots,,rs_events.empty_end,0.00,5.31,
76.847325288,S0-C5,Backend_Bound.Core_Bound,23.52,% Slots,,,0.00,5.06,
76.847325288,S0-C5,Retiring.Microcode_Sequencer,11.14,% Slots,,idq.ms_uops,0.00,5.32,
76.847325288,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,11.45,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
76.847325288,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.55,% Clocks,,idq.ms_switches,0.00,5.32,<==
76.847325288,S0-C5-T0,MUX,5.04,%,,,0.00,100.0,
76.847325288,S0-C6,Frontend_Bound,40.50,% Slots,,,0.00,5.33,
76.847325288,S0-C6,Backend_Bound,35.82,% Slots,,,0.00,5.33,
76.847325288,S0-C6,Retiring,29.31,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
76.847325288,S0-C6,Frontend_Bound.Frontend_Latency,55.19,% Slots,,rs_events.empty_end,0.00,5.31,
76.847325288,S0-C6,Backend_Bound.Core_Bound,27.47,% Slots,,,0.00,5.06,
76.847325288,S0-C6,Retiring.Microcode_Sequencer,10.59,% Slots,,idq.ms_uops,0.00,5.33,
76.847325288,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.60,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
76.847325288,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,20.26,% Clocks,,idq.ms_switches,0.00,5.32,<==
76.847325288,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,65.31,% Clocks,,,0.00,5.3,
76.847325288,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
76.847325288,S0-C7,Frontend_Bound,44.65,% Slots,,,0.00,5.33,
76.847325288,S0-C7,Backend_Bound,33.52,% Slots,,,0.00,5.33,
76.847325288,S0-C7,Retiring,20.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
76.847325288,S0-C7,Frontend_Bound.Frontend_Latency,67.72,% Slots,,rs_events.empty_end,0.00,5.31,
76.847325288,S0-C7,Backend_Bound.Core_Bound,24.37,% Slots,,,0.00,5.05,
76.847325288,S0-C7,Retiring.Microcode_Sequencer,7.63,% Slots,,idq.ms_uops,0.00,5.32,
76.847325288,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.05,% Clocks,,,0.00,5.32,
76.847325288,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
76.847325288,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.47,% Clocks,,idq.ms_switches,0.00,5.32,<==
76.847325288,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
76.847325288,S1-C0,Frontend_Bound,31.86,% Slots,,,0.00,5.32,
76.847325288,S1-C0,Backend_Bound,27.25,% Slots,,,0.00,5.32,
76.847325288,S1-C0,Frontend_Bound.Frontend_Latency,22.01,% Slots,,rs_events.empty_end,0.00,5.31,
76.847325288,S1-C0,Backend_Bound.Memory_Bound,32.53,% Slots,,,0.00,5.05,
76.847325288,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.43,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
76.847325288,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,5.90,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.04,
76.847325288,S1-C0-T0,MUX,5.04,%,,,0.00,100.0,
76.847325288,S1-C1,Frontend_Bound,21.09,% Slots,,,0.00,5.32,
76.847325288,S1-C1,Backend_Bound,25.66,% Slots,,,0.00,5.32,
76.847325288,S1-C1,Retiring,48.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
76.847325288,S1-C1,Frontend_Bound.Frontend_Bandwidth,13.89,% Slots,,,0.00,5.32,
76.847325288,S1-C1,Backend_Bound.Core_Bound,20.51,% Slots,,,0.00,5.05,
76.847325288,S1-C1,Retiring.Microcode_Sequencer,8.82,% Slots,,idq.ms_uops,0.00,5.32,<==
76.847325288,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.90,% Clocks,,idq.ms_switches,0.00,5.32,
76.847325288,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,61.91,% Core_Clocks,,,0.00,5.32,
76.847325288,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,25.04,% Core_Clocks,,,0.00,5.32,
76.847325288,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,33.99,% Clocks,,,0.00,5.31,
76.847325288,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
76.847325288,S1-C2,Frontend_Bound,25.30,% Slots,,,0.00,5.32,
76.847325288,S1-C2,Backend_Bound,43.22,% Slots,,,0.00,5.32,
76.847325288,S1-C2,Retiring,20.92,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
76.847325288,S1-C2,Frontend_Bound.Frontend_Latency,28.73,% Slots,,rs_events.empty_end,0.00,5.31,
76.847325288,S1-C2,Backend_Bound.Core_Bound,70.09,% Slots,,,0.00,5.05,<==
76.847325288,S1-C2,Retiring.Microcode_Sequencer,8.56,% Slots,,idq.ms_uops,0.00,5.33,
76.847325288,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.25,% Clocks,,,0.00,5.32,
76.847325288,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.37,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
76.847325288,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.60,% Clocks,,idq.ms_switches,0.00,5.32,
76.847325288,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
76.847325288,S1-C3,Backend_Bound,61.81,% Slots,,,0.00,5.32,<==
76.847325288,S1-C3,Retiring,21.37,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
76.847325288,S1-C3,Retiring.Microcode_Sequencer,8.74,% Slots,,idq.ms_uops,0.00,5.32,
76.847325288,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,21.25,% Clocks,,idq.ms_switches,0.00,5.31,
76.847325288,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
76.847325288,S1-C4,Backend_Bound,35.03,% Slots,,,0.00,5.32,
76.847325288,S1-C4,Retiring,42.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
76.847325288,S1-C4,Backend_Bound.Memory_Bound,15.96,% Slots,,,0.00,5.05,
76.847325288,S1-C4,Backend_Bound.Core_Bound,19.08,% Slots,,,0.00,5.05,
76.847325288,S1-C4,Retiring.Microcode_Sequencer,9.48,% Slots,,idq.ms_uops,0.00,5.33,<==
76.847325288,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.36,% Clocks,,idq.ms_switches,0.00,5.32,
76.847325288,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,100.33,% Clocks,,,0.00,5.31,
76.847325288,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
76.847325288,S1-C5,Backend_Bound,58.63,% Slots,,,0.00,5.32,
76.847325288,S1-C5,Retiring,28.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.33,
76.847325288,S1-C5,Backend_Bound.Memory_Bound,48.87,% Slots,,,0.00,5.05,<==
76.847325288,S1-C5,Retiring.Microcode_Sequencer,10.91,% Slots,,idq.ms_uops,0.00,5.33,
76.847325288,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.43,% Clocks,,idq.ms_switches,0.00,5.32,
76.847325288,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
76.847325288,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.38,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
76.847325288,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
76.847325288,S1-C6,Frontend_Bound,20.25,% Slots,,,0.00,5.32,
76.847325288,S1-C6,Backend_Bound,50.25,% Slots,,,0.00,5.32,
76.847325288,S1-C6,Retiring,25.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
76.847325288,S1-C6,Frontend_Bound.Frontend_Latency,22.13,% Slots,,rs_events.empty_end,0.00,5.31,
76.847325288,S1-C6,Retiring.Microcode_Sequencer,6.08,% Slots,,idq.ms_uops,0.00,5.32,
76.847325288,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.96,% Clocks,,,0.00,5.32,
76.847325288,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.26,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
76.847325288,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.53,% Clocks,,idq.ms_switches,0.00,5.32,
76.847325288,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,12.68,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.55,
76.847325288,S1-C6-T0,Backend_Bound.Memory_Bound.L3_Bound,9.53,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.05,
76.847325288,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
76.847325288,S1-C7,Backend_Bound,52.75,% Slots,,,0.00,5.32,<==
76.847325288,S1-C7,Retiring,22.47,% Slots,,uops_retired.retire_slots:pp,0.00,5.32,
76.847325288,S1-C7,Retiring.Microcode_Sequencer,8.30,% Slots,,idq.ms_uops,0.00,5.32,
76.847325288,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.97,% Clocks,,idq.ms_switches,0.00,5.32,
76.847325288,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
76.847325288,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
76.847325288,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
76.847325288,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
76.847325288,S0-C3-T1,MUX,5.05,%,,,0.00,100.0,
76.847325288,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
76.847325288,S0-C5-T1,MUX,5.04,%,,,0.00,100.0,
76.847325288,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
76.847325288,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
76.847325288,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
76.847325288,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
76.847325288,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
76.847325288,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
76.847325288,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
76.847325288,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
76.847325288,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
76.847325288,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
78.346080082,S0-C0,Frontend_Bound,32.71,% Slots,,,0.00,5.34,<==
78.346080082,S0-C0,Backend_Bound,15.52,% Slots,,,0.00,5.34,
78.346080082,S0-C0,Frontend_Bound.Frontend_Latency,17.22,% Slots,,rs_events.empty_end,0.00,5.34,
78.346080082,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.04,% Slots,,,0.00,5.3,
78.346080082,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.48,% Clocks,,,0.00,5.08,
78.346080082,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
78.346080082,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,72.80,% Core_Clocks,,,0.00,5.35,
78.346080082,S0-C0-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C1,Backend_Bound,59.02,% Slots,,,0.00,5.34,
78.346080082,S0-C1,Retiring,22.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
78.346080082,S0-C1,Backend_Bound.Memory_Bound,14.51,% Slots,,,0.00,5.34,
78.346080082,S0-C1,Backend_Bound.Core_Bound,44.51,% Slots,,,0.00,5.34,
78.346080082,S0-C1,Retiring.Microcode_Sequencer,5.84,% Slots,,idq.ms_uops,0.00,5.07,
78.346080082,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,3.43,% Clocks,,idq.ms_switches,0.00,5.09,
78.346080082,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,62.56,% Clocks,,,0.00,5.18,<==
78.346080082,S0-C1-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C2,Frontend_Bound,25.32,% Slots,,,0.00,5.34,
78.346080082,S0-C2,Backend_Bound,43.63,% Slots,,,0.00,5.34,
78.346080082,S0-C2,Retiring,25.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
78.346080082,S0-C2,Frontend_Bound.Frontend_Latency,16.93,% Slots,,rs_events.empty_end,0.00,5.34,
78.346080082,S0-C2,Backend_Bound.Memory_Bound,11.82,% Slots,,,0.00,5.34,
78.346080082,S0-C2,Backend_Bound.Core_Bound,31.81,% Slots,,,0.00,5.34,
78.346080082,S0-C2,Retiring.Microcode_Sequencer,10.08,% Slots,,idq.ms_uops,0.00,5.08,
78.346080082,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.42,% Clocks,,,0.00,5.08,
78.346080082,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.67,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
78.346080082,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.65,% Clocks,,idq.ms_switches,0.00,5.08,
78.346080082,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.04,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.18,
78.346080082,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,103.44,% Clocks,,,0.00,5.24,<==
78.346080082,S0-C2-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C3,Frontend_Bound,23.45,% Slots,,,0.00,5.34,
78.346080082,S0-C3,Backend_Bound,49.85,% Slots,,,0.00,5.34,<==
78.346080082,S0-C3,Retiring,31.72,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
78.346080082,S0-C3,Frontend_Bound.Frontend_Latency,29.77,% Slots,,rs_events.empty_end,0.00,5.34,
78.346080082,S0-C3,Backend_Bound.Memory_Bound,24.95,% Slots,,,0.00,5.34,
78.346080082,S0-C3,Backend_Bound.Core_Bound,24.91,% Slots,,,0.00,5.34,
78.346080082,S0-C3,Retiring.Microcode_Sequencer,11.19,% Slots,,idq.ms_uops,0.00,5.08,
78.346080082,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
78.346080082,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.35,% Clocks,,idq.ms_switches,0.00,5.08,
78.346080082,S0-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.35,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
78.346080082,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,68.29,% Clocks,,,0.00,5.18,
78.346080082,S0-C3-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C4,Frontend_Bound,26.12,% Slots,,,0.00,5.34,
78.346080082,S0-C4,Backend_Bound,44.12,% Slots,,,0.00,5.34,
78.346080082,S0-C4,Retiring,26.99,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
78.346080082,S0-C4,Frontend_Bound.Frontend_Latency,32.13,% Slots,,rs_events.empty_end,0.00,5.34,
78.346080082,S0-C4,Retiring.Microcode_Sequencer,9.52,% Slots,,idq.ms_uops,0.00,5.07,
78.346080082,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.59,% Clocks,,,0.00,5.08,
78.346080082,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
78.346080082,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.92,% Clocks,,idq.ms_switches,0.00,5.08,
78.346080082,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.41,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,<==
78.346080082,S0-C4-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C5,Frontend_Bound,20.21,% Slots,,,0.00,5.34,
78.346080082,S0-C5,Backend_Bound,27.96,% Slots,,,0.00,5.34,
78.346080082,S0-C5,Retiring,47.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
78.346080082,S0-C5,Backend_Bound.Memory_Bound,12.11,% Slots,,,0.00,5.34,
78.346080082,S0-C5,Backend_Bound.Core_Bound,15.85,% Slots,,,0.00,5.34,
78.346080082,S0-C5,Retiring.Microcode_Sequencer,11.63,% Slots,,idq.ms_uops,0.00,5.07,<==
78.346080082,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.87,% Clocks,,idq.ms_switches,0.00,5.08,
78.346080082,S0-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,32.91,% Clocks,,,0.00,5.19,
78.346080082,S0-C5-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C6,Frontend_Bound,20.48,% Slots,,,0.00,5.34,
78.346080082,S0-C6,Backend_Bound,56.55,% Slots,,,0.00,5.34,
78.346080082,S0-C6,Retiring,27.27,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
78.346080082,S0-C6,Frontend_Bound.Frontend_Latency,37.11,% Slots,,rs_events.empty_end,0.00,5.34,
78.346080082,S0-C6,Backend_Bound.Memory_Bound,23.22,% Slots,,,0.00,5.34,
78.346080082,S0-C6,Backend_Bound.Core_Bound,33.33,% Slots,,,0.00,5.34,
78.346080082,S0-C6,Retiring.Microcode_Sequencer,9.96,% Slots,,idq.ms_uops,0.00,5.07,
78.346080082,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.01,% Clocks,,,0.00,5.08,
78.346080082,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,12.38,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
78.346080082,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.69,% Clocks,,idq.ms_switches,0.00,5.08,
78.346080082,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.95,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
78.346080082,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.20,% Clocks,,,0.00,5.19,<==
78.346080082,S0-C6-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C7,Frontend_Bound,21.04,% Slots,,,0.00,5.34,
78.346080082,S0-C7,Backend_Bound,55.54,% Slots,,,0.00,5.34,<==
78.346080082,S0-C7,Retiring,28.04,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
78.346080082,S0-C7,Frontend_Bound.Frontend_Latency,32.13,% Slots,,rs_events.empty_end,0.00,5.34,
78.346080082,S0-C7,Backend_Bound.Memory_Bound,29.78,% Slots,,,0.00,5.34,
78.346080082,S0-C7,Backend_Bound.Core_Bound,25.75,% Slots,,,0.00,5.34,
78.346080082,S0-C7,Retiring.Microcode_Sequencer,9.61,% Slots,,idq.ms_uops,0.00,5.08,
78.346080082,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.77,% Clocks,,,0.00,5.08,
78.346080082,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.06,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
78.346080082,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.47,% Clocks,,idq.ms_switches,0.00,5.08,
78.346080082,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.32,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.17,
78.346080082,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,73.61,% Clocks,,,0.00,5.19,
78.346080082,S0-C7-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S1-C0,Frontend_Bound,33.84,% Slots,,,0.00,5.34,
78.346080082,S1-C0,Backend_Bound,43.36,% Slots,,,0.00,5.34,
78.346080082,S1-C0,Retiring,15.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
78.346080082,S1-C0,Frontend_Bound.Frontend_Latency,32.68,% Slots,,rs_events.empty_end,0.00,5.34,
78.346080082,S1-C0,Backend_Bound.Memory_Bound,18.78,% Slots,,,0.00,5.34,
78.346080082,S1-C0,Backend_Bound.Core_Bound,24.58,% Slots,,,0.00,5.34,
78.346080082,S1-C0,Retiring.Microcode_Sequencer,7.02,% Slots,,idq.ms_uops,0.00,5.08,
78.346080082,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.76,% Clocks,,,0.00,5.08,
78.346080082,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.89,% Clocks_est,,br_misp_retired.all_branches,0.00,5.08,
78.346080082,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.36,% Clocks,,idq.ms_switches,0.00,5.08,
78.346080082,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.73,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
78.346080082,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.55,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
78.346080082,S1-C0-T0,Backend_Bound.Core_Bound.Ports_Utilization,85.99,% Clocks,,,0.00,5.19,<==
78.346080082,S1-C0-T0,MUX,5.08,%,,,0.00,100.0,
78.346080082,S1-C1,Frontend_Bound,26.79,% Slots,,,0.00,5.35,
78.346080082,S1-C1,Backend_Bound,49.87,% Slots,,,0.00,5.35,
78.346080082,S1-C1,Retiring,15.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
78.346080082,S1-C1,Frontend_Bound.Frontend_Latency,28.24,% Slots,,rs_events.empty_end,0.00,5.34,
78.346080082,S1-C1,Backend_Bound.Memory_Bound,22.17,% Slots,,,0.00,5.34,
78.346080082,S1-C1,Backend_Bound.Core_Bound,27.71,% Slots,,,0.00,5.34,<==
78.346080082,S1-C1,Retiring.Microcode_Sequencer,8.13,% Slots,,idq.ms_uops,0.00,5.08,
78.346080082,S1-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.86,% Clocks,,,0.00,5.08,
78.346080082,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
78.346080082,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.97,% Clocks,,idq.ms_switches,0.00,5.08,
78.346080082,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.97,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
78.346080082,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,6.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
78.346080082,S1-C1-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S1-C2,Frontend_Bound,29.86,% Slots,,,0.00,5.34,
78.346080082,S1-C2,Bad_Speculation,17.34,% Slots,,,0.00,5.34,
78.346080082,S1-C2,Backend_Bound,25.09,% Slots,,,0.00,5.34,
78.346080082,S1-C2,Retiring,20.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
78.346080082,S1-C2,Frontend_Bound.Frontend_Bandwidth,30.92,% Slots,,,0.00,5.31,
78.346080082,S1-C2,Bad_Speculation.Branch_Mispredicts,16.76,% Slots,,br_misp_retired.all_branches,0.00,5.34,
78.346080082,S1-C2,Backend_Bound.Memory_Bound,15.24,% Slots,,,0.00,5.34,
78.346080082,S1-C2,Retiring.Microcode_Sequencer,8.21,% Slots,,idq.ms_uops,0.00,5.08,
78.346080082,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.77,% Clocks,,idq.ms_switches,0.00,5.08,
78.346080082,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.82,% Core_Clocks,,,0.00,5.35,<==
78.346080082,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,10.59,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
78.346080082,S1-C2-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S1-C3,Frontend_Bound,28.60,% Slots,,,0.00,5.34,
78.346080082,S1-C3,Bad_Speculation,13.05,% Slots,,,0.00,5.34,
78.346080082,S1-C3,Backend_Bound,34.87,% Slots,,,0.00,5.34,<==
78.346080082,S1-C3,Retiring,19.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
78.346080082,S1-C3,Frontend_Bound.Frontend_Bandwidth,25.08,% Slots,,,0.00,5.32,
78.346080082,S1-C3,Bad_Speculation.Branch_Mispredicts,12.65,% Slots,,br_misp_retired.all_branches,0.00,5.34,
78.346080082,S1-C3,Backend_Bound.Memory_Bound,17.02,% Slots,,,0.00,5.34,
78.346080082,S1-C3,Backend_Bound.Core_Bound,17.85,% Slots,,,0.00,5.34,
78.346080082,S1-C3,Retiring.Microcode_Sequencer,7.83,% Slots,,idq.ms_uops,0.00,5.08,
78.346080082,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,10.17,% Clocks,,idq.ms_switches,0.00,5.08,
78.346080082,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.16,
78.346080082,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.97,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.35,
78.346080082,S1-C3-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S1-C4,Frontend_Bound,21.96,% Slots,,,0.00,5.34,
78.346080082,S1-C4,Backend_Bound,24.08,% Slots,,,0.00,5.34,
78.346080082,S1-C4,Retiring,49.50,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
78.346080082,S1-C4,Frontend_Bound.Frontend_Bandwidth,14.48,% Slots,,,0.00,5.31,
78.346080082,S1-C4,Backend_Bound.Core_Bound,20.10,% Slots,,,0.00,5.34,
78.346080082,S1-C4,Retiring.Microcode_Sequencer,9.59,% Slots,,idq.ms_uops,0.00,5.08,<==
78.346080082,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.86,% Clocks,,idq.ms_switches,0.00,5.07,
78.346080082,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,59.06,% Core_Clocks,,,0.00,5.35,
78.346080082,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.95,% Core_Clocks,,,0.00,5.35,
78.346080082,S1-C4-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S1-C5,Frontend_Bound,31.27,% Slots,,,0.00,5.33,
78.346080082,S1-C5,Backend_Bound,45.34,% Slots,,,0.00,5.33,<==
78.346080082,S1-C5,Retiring,20.33,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
78.346080082,S1-C5,Frontend_Bound.Frontend_Latency,25.04,% Slots,,rs_events.empty_end,0.00,5.33,
78.346080082,S1-C5,Backend_Bound.Memory_Bound,22.60,% Slots,,,0.00,5.33,
78.346080082,S1-C5,Backend_Bound.Core_Bound,22.74,% Slots,,,0.00,5.33,
78.346080082,S1-C5,Retiring.Microcode_Sequencer,7.06,% Slots,,idq.ms_uops,0.00,5.08,
78.346080082,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.93,% Clocks,,,0.00,5.08,
78.346080082,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.92,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
78.346080082,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.44,% Clocks,,idq.ms_switches,0.00,5.08,
78.346080082,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.93,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
78.346080082,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.59,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.34,
78.346080082,S1-C5-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S1-C6,Frontend_Bound,27.04,% Slots,,,0.00,5.34,
78.346080082,S1-C6,Backend_Bound,43.60,% Slots,,,0.00,5.34,<==
78.346080082,S1-C6,Retiring,21.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.07,
78.346080082,S1-C6,Frontend_Bound.Frontend_Latency,15.32,% Slots,,rs_events.empty_end,0.00,5.34,
78.346080082,S1-C6,Backend_Bound.Memory_Bound,21.25,% Slots,,,0.00,5.34,
78.346080082,S1-C6,Backend_Bound.Core_Bound,22.35,% Slots,,,0.00,5.34,
78.346080082,S1-C6,Retiring.Microcode_Sequencer,8.30,% Slots,,idq.ms_uops,0.00,5.07,
78.346080082,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.01,% Clocks,,,0.00,5.08,
78.346080082,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.02,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
78.346080082,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.22,% Clocks,,idq.ms_switches,0.00,5.08,
78.346080082,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.15,
78.346080082,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,13.63,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
78.346080082,S1-C6-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S1-C7,Frontend_Bound,32.35,% Slots,,,0.00,5.34,
78.346080082,S1-C7,Backend_Bound,37.39,% Slots,,,0.00,5.34,
78.346080082,S1-C7,Retiring,20.11,% Slots,,uops_retired.retire_slots:pp,0.00,5.08,
78.346080082,S1-C7,Frontend_Bound.Frontend_Latency,27.25,% Slots,,rs_events.empty_end,0.00,5.34,
78.346080082,S1-C7,Backend_Bound.Memory_Bound,14.84,% Slots,,,0.00,5.34,
78.346080082,S1-C7,Backend_Bound.Core_Bound,22.55,% Slots,,,0.00,5.34,
78.346080082,S1-C7,Retiring.Microcode_Sequencer,8.27,% Slots,,idq.ms_uops,0.00,5.08,
78.346080082,S1-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.29,% Clocks,,,0.00,5.07,
78.346080082,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.25,% Clocks_est,,br_misp_retired.all_branches,0.00,5.07,
78.346080082,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.50,% Clocks,,idq.ms_switches,0.00,5.07,
78.346080082,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.58,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.34,
78.346080082,S1-C7-T0,Backend_Bound.Memory_Bound.DRAM_Bound,15.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.34,
78.346080082,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,80.12,% Clocks,,,0.00,5.21,<==
78.346080082,S1-C7-T0,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C0-T1,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C1-T1,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C2-T1,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C3-T1,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C4-T1,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C5-T1,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C6-T1,MUX,5.07,%,,,0.00,100.0,
78.346080082,S0-C7-T1,MUX,5.07,%,,,0.00,100.0,
78.346080082,S1-C0-T1,MUX,5.08,%,,,0.00,100.0,
78.346080082,S1-C1-T1,MUX,5.07,%,,,0.00,100.0,
78.346080082,S1-C2-T1,MUX,5.07,%,,,0.00,100.0,
78.346080082,S1-C3-T1,MUX,5.07,%,,,0.00,100.0,
78.346080082,S1-C4-T1,MUX,5.07,%,,,0.00,100.0,
78.346080082,S1-C5-T1,MUX,5.08,%,,,0.00,100.0,
78.346080082,S1-C6-T1,MUX,5.07,%,,,0.00,100.0,
78.346080082,S1-C7-T1,MUX,5.07,%,,,0.00,100.0,
79.879719773,S0-C0,Backend_Bound,53.74,% Slots,,,0.00,5.22,
79.879719773,S0-C0,Retiring,24.06,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
79.879719773,S0-C0,Backend_Bound.Core_Bound,74.55,% Slots,,,0.00,5.22,<==
79.879719773,S0-C0,Retiring.Microcode_Sequencer,12.04,% Slots,,idq.ms_uops,0.00,5.42,
79.879719773,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.89,% Clocks,,idq.ms_switches,0.00,5.3,
79.879719773,S0-C0-T0,MUX,5.20,%,,,0.00,100.0,
79.879719773,S0-C1,Frontend_Bound,26.27,% Slots,,,0.00,5.22,
79.879719773,S0-C1,Backend_Bound,44.88,% Slots,,,0.00,5.22,
79.879719773,S0-C1,Retiring,17.54,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
79.879719773,S0-C1,Frontend_Bound.Frontend_Latency,28.90,% Slots,,rs_events.empty_end,0.00,5.22,
79.879719773,S0-C1,Backend_Bound.Core_Bound,65.40,% Slots,,,0.00,5.22,
79.879719773,S0-C1,Retiring.Microcode_Sequencer,13.30,% Slots,,idq.ms_uops,0.00,5.42,
79.879719773,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
79.879719773,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,18.60,% Clocks,,idq.ms_switches,0.00,5.31,
79.879719773,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,24.87,% Clocks,,,0.00,5.21,<==
79.879719773,S0-C1-T0,MUX,5.20,%,,,0.00,100.0,
79.879719773,S0-C2,Backend_Bound,57.31,% Slots,,,0.00,5.22,<==
79.879719773,S0-C2,Retiring,17.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.42,
79.879719773,S0-C2,Retiring.Microcode_Sequencer,13.73,% Slots,,idq.ms_uops,0.00,5.42,
79.879719773,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.37,% Clocks,,idq.ms_switches,0.00,5.31,
79.879719773,S0-C2-T0,MUX,5.21,%,,,0.00,100.0,
79.879719773,S0-C3,Frontend_Bound,25.05,% Slots,,,0.00,5.22,
79.879719773,S0-C3,Bad_Speculation,10.12,% Slots,,,0.00,5.22,
79.879719773,S0-C3,Backend_Bound,32.02,% Slots,,,0.00,5.22,
79.879719773,S0-C3,Retiring,14.68,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
79.879719773,S0-C3,Frontend_Bound.Frontend_Latency,19.57,% Slots,,rs_events.empty_end,0.00,5.22,
79.879719773,S0-C3,Frontend_Bound.Frontend_Bandwidth,27.49,% Slots,,,0.00,5.22,
79.879719773,S0-C3,Bad_Speculation.Branch_Mispredicts,9.61,% Slots,,br_misp_retired.all_branches,0.00,5.22,
79.879719773,S0-C3,Backend_Bound.Memory_Bound,63.43,% Slots,,,0.00,5.22,<==
79.879719773,S0-C3,Retiring.Microcode_Sequencer,9.29,% Slots,,idq.ms_uops,0.00,5.43,
79.879719773,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.42,% Clocks,,,0.00,5.37,
79.879719773,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,20.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
79.879719773,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.62,% Clocks,,idq.ms_switches,0.00,5.31,
79.879719773,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,35.94,% Core_Clocks,,,0.00,5.21,
79.879719773,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.43,
79.879719773,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,11.67,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
79.879719773,S0-C3-T0,MUX,5.21,%,,,0.00,100.0,
79.879719773,S0-C4,Frontend_Bound,31.23,% Slots,,,0.00,5.22,
79.879719773,S0-C4,Backend_Bound,18.61,% Slots,,,0.00,5.22,
79.879719773,S0-C4,Frontend_Bound.Frontend_Latency,17.31,% Slots,,rs_events.empty_end,0.00,5.22,<==
79.879719773,S0-C4,Frontend_Bound.Frontend_Bandwidth,10.83,% Slots,,,0.00,5.22,
79.879719773,S0-C4,Backend_Bound.Memory_Bound,12.26,% Slots,,,0.00,5.22,
79.879719773,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.94,% Clocks,,,0.00,5.37,
79.879719773,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.22,% Clocks_est,,br_misp_retired.all_branches,0.00,5.29,
79.879719773,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.32,% Core_Clocks,,,0.00,5.21,
79.879719773,S0-C4-T0,MUX,5.20,%,,,0.00,100.0,
79.879719773,S0-C5,Frontend_Bound,21.18,% Slots,,,0.00,5.22,
79.879719773,S0-C5,Backend_Bound,31.94,% Slots,,,0.00,5.22,
79.879719773,S0-C5,Retiring,48.13,% Slots,,uops_retired.retire_slots:pp,0.00,5.43,
79.879719773,S0-C5,Frontend_Bound.Frontend_Bandwidth,15.60,% Slots,,,0.00,5.22,
79.879719773,S0-C5,Backend_Bound.Memory_Bound,21.46,% Slots,,,0.00,5.22,
79.879719773,S0-C5,Backend_Bound.Core_Bound,10.48,% Slots,,,0.00,5.22,
79.879719773,S0-C5,Retiring.Microcode_Sequencer,11.51,% Slots,,idq.ms_uops,0.00,5.43,<==
79.879719773,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.63,% Clocks,,idq.ms_switches,0.00,5.32,
79.879719773,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.MITE,43.62,% Core_Clocks,,,0.00,5.21,
79.879719773,S0-C5-T0,Frontend_Bound.Frontend_Bandwidth.DSB,28.90,% Core_Clocks,,,0.00,5.21,
79.879719773,S0-C5-T0,MUX,5.21,%,,,0.00,100.0,
79.879719773,S0-C6,Frontend_Bound,21.64,% Slots,,,0.00,5.22,
79.879719773,S0-C6,Backend_Bound,32.98,% Slots,,,0.00,5.22,
79.879719773,S0-C6,Retiring,41.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
79.879719773,S0-C6,Frontend_Bound.Frontend_Latency,17.34,% Slots,,rs_events.empty_end,0.00,5.22,
79.879719773,S0-C6,Backend_Bound.Memory_Bound,34.97,% Slots,,,0.00,5.22,
79.879719773,S0-C6,Retiring.Microcode_Sequencer,9.82,% Slots,,idq.ms_uops,0.00,5.44,<==
79.879719773,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.12,% Clocks,,idq.ms_switches,0.00,5.32,
79.879719773,S0-C6-T0,MUX,5.20,%,,,0.00,100.0,
79.879719773,S0-C7,Backend_Bound,39.76,% Slots,,,0.00,5.22,
79.879719773,S0-C7,Retiring,29.95,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
79.879719773,S0-C7,Retiring.Microcode_Sequencer,6.65,% Slots,,idq.ms_uops,0.00,5.44,
79.879719773,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.24,% Clocks,,idq.ms_switches,0.00,5.32,
79.879719773,S0-C7-T0,MUX,5.21,%,,,0.00,100.0,
79.879719773,S1-C0,Frontend_Bound,23.50,% Slots,,,0.00,5.22,
79.879719773,S1-C0,Backend_Bound,28.16,% Slots,,,0.00,5.22,
79.879719773,S1-C0,Retiring,44.53,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
79.879719773,S1-C0,Frontend_Bound.Frontend_Latency,15.12,% Slots,,rs_events.empty_end,0.00,5.22,
79.879719773,S1-C0,Frontend_Bound.Frontend_Bandwidth,19.07,% Slots,,,0.00,5.21,
79.879719773,S1-C0,Backend_Bound.Memory_Bound,12.36,% Slots,,,0.00,5.22,
79.879719773,S1-C0,Backend_Bound.Core_Bound,15.80,% Slots,,,0.00,5.22,
79.879719773,S1-C0,Retiring.Microcode_Sequencer,6.81,% Slots,,idq.ms_uops,0.00,5.44,<==
79.879719773,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.56,% Clocks,,idq.ms_switches,0.00,5.33,
79.879719773,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,56.78,% Core_Clocks,,,0.00,5.21,
79.879719773,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.70,% Core_Clocks,,,0.00,5.21,
79.879719773,S1-C0-T0,MUX,5.21,%,,,0.00,100.0,
79.879719773,S1-C1,Frontend_Bound,22.71,% Slots,,,0.00,5.22,
79.879719773,S1-C1,Backend_Bound,25.38,% Slots,,,0.00,5.22,
79.879719773,S1-C1,Retiring,50.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.44,
79.879719773,S1-C1,Frontend_Bound.Frontend_Bandwidth,11.00,% Slots,,,0.00,5.22,
79.879719773,S1-C1,Backend_Bound.Core_Bound,17.72,% Slots,,,0.00,5.21,
79.879719773,S1-C1,Retiring.Microcode_Sequencer,10.55,% Slots,,idq.ms_uops,0.00,5.44,<==
79.879719773,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.33,% Clocks,,idq.ms_switches,0.00,5.33,
79.879719773,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,53.04,% Core_Clocks,,,0.00,5.21,
79.879719773,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.99,% Core_Clocks,,,0.00,5.21,
79.879719773,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,20.92,% Clocks,,,0.00,5.21,
79.879719773,S1-C1-T0,MUX,5.21,%,,,0.00,100.0,
79.879719773,S1-C2,Frontend_Bound,22.77,% Slots,,,0.00,5.22,
79.879719773,S1-C2,Backend_Bound,52.95,% Slots,,,0.00,5.22,
79.879719773,S1-C2,Retiring,17.38,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
79.879719773,S1-C2,Frontend_Bound.Frontend_Latency,25.69,% Slots,,rs_events.empty_end,0.00,5.22,
79.879719773,S1-C2,Backend_Bound.Core_Bound,81.73,% Slots,,,0.00,5.22,
79.879719773,S1-C2,Retiring.Microcode_Sequencer,8.80,% Slots,,idq.ms_uops,0.00,5.45,
79.879719773,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.99,% Clocks,,,0.00,5.38,
79.879719773,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.98,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
79.879719773,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.01,% Clocks,,idq.ms_switches,0.00,5.33,
79.879719773,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,42.69,% Clocks,,,0.00,5.21,<==
79.879719773,S1-C2-T0,MUX,5.21,%,,,0.00,100.0,
79.879719773,S1-C3,Frontend_Bound,39.48,% Slots,,,0.00,5.22,
79.879719773,S1-C3,Backend_Bound,38.26,% Slots,,,0.00,5.22,
79.879719773,S1-C3,Retiring,15.35,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
79.879719773,S1-C3,Frontend_Bound.Frontend_Latency,46.09,% Slots,,rs_events.empty_end,0.00,5.21,<==
79.879719773,S1-C3,Backend_Bound.Memory_Bound,47.81,% Slots,,,0.00,5.21,
79.879719773,S1-C3,Retiring.Microcode_Sequencer,8.05,% Slots,,idq.ms_uops,0.00,5.45,
79.879719773,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.28,% Clocks,,,0.00,5.38,
79.879719773,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.48,% Clocks_est,,br_misp_retired.all_branches,0.00,5.3,
79.879719773,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,11.14,% Clocks,,idq.ms_switches,0.00,5.33,
79.879719773,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,11.38,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.44,
79.879719773,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,10.80,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.21,
79.879719773,S1-C3-T0,MUX,5.21,%,,,0.00,100.0,
79.879719773,S1-C4,Frontend_Bound,24.00,% Slots,,,0.00,5.22,
79.879719773,S1-C4,Backend_Bound,51.05,% Slots,,,0.00,5.22,
79.879719773,S1-C4,Retiring,14.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
79.879719773,S1-C4,Frontend_Bound.Frontend_Latency,33.62,% Slots,,rs_events.empty_end,0.00,5.22,
79.879719773,S1-C4,Backend_Bound.Core_Bound,63.21,% Slots,,,0.00,5.22,<==
79.879719773,S1-C4,Retiring.Microcode_Sequencer,8.71,% Slots,,idq.ms_uops,0.00,5.45,
79.879719773,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.68,% Clocks,,,0.00,5.39,
79.879719773,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.79,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
79.879719773,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.03,% Clocks,,idq.ms_switches,0.00,5.33,
79.879719773,S1-C4-T0,MUX,5.21,%,,,0.00,100.0,
79.879719773,S1-C5,Bad_Speculation,19.70,% Slots,,,0.00,5.23,
79.879719773,S1-C5,Bad_Speculation.Branch_Mispredicts,18.98,% Slots,,br_misp_retired.all_branches,0.00,5.22,
79.879719773,S1-C5,Backend_Bound,27.89,% Slots,,,0.00,5.23,
79.879719773,S1-C5,Backend_Bound.Core_Bound,57.19,% Slots,,,0.00,5.21,
79.879719773,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.95,% Clocks,,,0.00,5.21,<==
79.879719773,S1-C5-T0,MUX,5.21,%,,,0.00,100.0,
79.879719773,S1-C6,Backend_Bound,49.14,% Slots,,,0.00,5.23,
79.879719773,S1-C6,Retiring,18.30,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
79.879719773,S1-C6,Backend_Bound.Core_Bound,96.42,% Slots,,,0.00,5.22,<==
79.879719773,S1-C6,Retiring.Microcode_Sequencer,6.38,% Slots,,idq.ms_uops,0.00,5.45,
79.879719773,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.05,% Clocks,,idq.ms_switches,0.00,5.33,
79.879719773,S1-C6-T0,MUX,5.20,%,,,0.00,100.0,
79.879719773,S1-C7,Backend_Bound,52.99,% Slots,,,0.00,5.22,
79.879719773,S1-C7,Retiring,26.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.45,
79.879719773,S1-C7,Backend_Bound.Core_Bound,69.65,% Slots,,,0.00,5.21,<==
79.879719773,S1-C7,Retiring.Microcode_Sequencer,8.46,% Slots,,idq.ms_uops,0.00,5.45,
79.879719773,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.55,% Clocks,,idq.ms_switches,0.00,5.34,
79.879719773,S1-C7-T0,MUX,5.21,%,,,0.00,100.0,
79.879719773,S0-C0-T1,MUX,5.20,%,,,0.00,100.0,
79.879719773,S0-C1-T1,MUX,5.20,%,,,0.00,100.0,
79.879719773,S0-C2-T1,MUX,5.20,%,,,0.00,100.0,
79.879719773,S0-C3-T1,MUX,5.20,%,,,0.00,100.0,
79.879719773,S0-C4-T1,MUX,5.20,%,,,0.00,100.0,
79.879719773,S0-C5-T1,MUX,5.20,%,,,0.00,100.0,
79.879719773,S0-C6-T1,MUX,5.20,%,,,0.00,100.0,
79.879719773,S0-C7-T1,MUX,5.21,%,,,0.00,100.0,
79.879719773,S1-C0-T1,MUX,5.20,%,,,0.00,100.0,
79.879719773,S1-C1-T1,MUX,5.20,%,,,0.00,100.0,
79.879719773,S1-C2-T1,MUX,5.20,%,,,0.00,100.0,
79.879719773,S1-C3-T1,MUX,5.21,%,,,0.00,100.0,
79.879719773,S1-C4-T1,MUX,5.21,%,,,0.00,100.0,
79.879719773,S1-C5-T1,MUX,5.21,%,,,0.00,100.0,
79.879719773,S1-C6-T1,MUX,5.20,%,,,0.00,100.0,
79.879719773,S1-C7-T1,MUX,5.21,%,,,0.00,100.0,
81.38651538,S0-C0,Frontend_Bound,33.47,% Slots,,,0.00,5.28,<==
81.38651538,S0-C0,Backend_Bound,15.33,% Slots,,,0.00,5.28,
81.38651538,S0-C0,Frontend_Bound.Frontend_Latency,18.74,% Slots,,rs_events.empty_end,0.00,5.28,
81.38651538,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.43,% Slots,,,0.00,5.28,
81.38651538,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.65,% Clocks,,,0.00,5.03,
81.38651538,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.15,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
81.38651538,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,70.96,% Core_Clocks,,,0.00,5.31,
81.38651538,S0-C0-T0,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C1,Frontend_Bound,29.44,% Slots,,,0.00,5.28,
81.38651538,S0-C1,Backend_Bound,45.32,% Slots,,,0.00,5.28,
81.38651538,S0-C1,Retiring,16.61,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
81.38651538,S0-C1,Frontend_Bound.Frontend_Latency,24.22,% Slots,,rs_events.empty_end,0.00,5.28,
81.38651538,S0-C1,Backend_Bound.Memory_Bound,18.52,% Slots,,,0.00,5.28,
81.38651538,S0-C1,Backend_Bound.Core_Bound,26.81,% Slots,,,0.00,5.28,<==
81.38651538,S0-C1,Retiring.Microcode_Sequencer,6.48,% Slots,,idq.ms_uops,0.00,5.02,
81.38651538,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.66,% Clocks,,,0.00,5.03,
81.38651538,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.46,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
81.38651538,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.06,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.17,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
81.38651538,S0-C1-T0,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C2,Frontend_Bound,30.39,% Slots,,,0.00,5.29,
81.38651538,S0-C2,Backend_Bound,30.21,% Slots,,,0.00,5.29,
81.38651538,S0-C2,Retiring,45.25,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
81.38651538,S0-C2,Frontend_Bound.Frontend_Latency,20.64,% Slots,,rs_events.empty_end,0.00,5.29,
81.38651538,S0-C2,Backend_Bound.Memory_Bound,17.68,% Slots,,,0.00,5.29,
81.38651538,S0-C2,Backend_Bound.Core_Bound,12.52,% Slots,,,0.00,5.29,
81.38651538,S0-C2,Retiring.Microcode_Sequencer,9.62,% Slots,,idq.ms_uops,0.00,5.02,<==
81.38651538,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.83,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S0-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,57.93,% Clocks,,,0.00,5.31,
81.38651538,S0-C2-T0,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C3,Frontend_Bound,23.31,% Slots,,,0.00,5.29,
81.38651538,S0-C3,Backend_Bound,28.31,% Slots,,,0.00,5.29,
81.38651538,S0-C3,Retiring,44.28,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
81.38651538,S0-C3,Frontend_Bound.Frontend_Bandwidth,17.75,% Slots,,,0.00,5.29,
81.38651538,S0-C3,Backend_Bound.Core_Bound,23.29,% Slots,,,0.00,5.28,
81.38651538,S0-C3,Retiring.Microcode_Sequencer,8.39,% Slots,,idq.ms_uops,0.00,5.02,<==
81.38651538,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.81,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,47.73,% Core_Clocks,,,0.00,5.3,
81.38651538,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.DSB,21.95,% Core_Clocks,,,0.00,5.29,
81.38651538,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,38.40,% Clocks,,,0.00,5.31,
81.38651538,S0-C3-T0,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C4,Frontend_Bound,31.14,% Slots,,,0.00,5.28,
81.38651538,S0-C4,Backend_Bound,43.29,% Slots,,,0.00,5.28,
81.38651538,S0-C4,Retiring,14.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
81.38651538,S0-C4,Frontend_Bound.Frontend_Latency,38.15,% Slots,,rs_events.empty_end,0.00,5.28,
81.38651538,S0-C4,Backend_Bound.Memory_Bound,17.33,% Slots,,,0.00,5.28,
81.38651538,S0-C4,Backend_Bound.Core_Bound,25.96,% Slots,,,0.00,5.28,
81.38651538,S0-C4,Retiring.Microcode_Sequencer,6.69,% Slots,,idq.ms_uops,0.00,5.02,
81.38651538,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,10.36,% Clocks,,,0.00,5.03,
81.38651538,S0-C4-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.06,% Clocks,,itlb_misses.walk_completed,0.00,5.3,
81.38651538,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.36,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
81.38651538,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.57,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,11.21,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
81.38651538,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.78,% Clocks,,,0.00,5.31,<==
81.38651538,S0-C4-T0,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C5,Frontend_Bound,29.45,% Slots,,,0.00,5.28,
81.38651538,S0-C5,Backend_Bound,43.17,% Slots,,,0.00,5.28,
81.38651538,S0-C5,Retiring,13.76,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
81.38651538,S0-C5,Frontend_Bound.Frontend_Latency,39.50,% Slots,,rs_events.empty_end,0.00,5.28,
81.38651538,S0-C5,Backend_Bound.Memory_Bound,37.34,% Slots,,,0.00,5.28,
81.38651538,S0-C5,Retiring.Microcode_Sequencer,8.63,% Slots,,idq.ms_uops,0.00,5.02,
81.38651538,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,14.36,% Clocks,,,0.00,5.03,
81.38651538,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
81.38651538,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.69,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.07,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
81.38651538,S0-C5-T0,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C6,Frontend_Bound,25.22,% Slots,,,0.00,5.28,
81.38651538,S0-C6,Backend_Bound,50.83,% Slots,,,0.00,5.28,
81.38651538,S0-C6,Retiring,13.66,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
81.38651538,S0-C6,Frontend_Bound.Frontend_Latency,34.03,% Slots,,rs_events.empty_end,0.00,5.28,
81.38651538,S0-C6,Backend_Bound.Memory_Bound,17.30,% Slots,,,0.00,5.28,
81.38651538,S0-C6,Backend_Bound.Core_Bound,33.53,% Slots,,,0.00,5.28,<==
81.38651538,S0-C6,Retiring.Microcode_Sequencer,8.84,% Slots,,idq.ms_uops,0.00,5.03,
81.38651538,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.53,% Clocks,,,0.00,5.02,
81.38651538,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,5.49,% Clocks_est,,br_misp_retired.all_branches,0.00,5.05,
81.38651538,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.99,% Clocks,,idq.ms_switches,0.00,5.02,
81.38651538,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,13.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
81.38651538,S0-C6-T0,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C7,Frontend_Bound,26.55,% Slots,,,0.00,5.28,
81.38651538,S0-C7,Backend_Bound,46.64,% Slots,,,0.00,5.28,
81.38651538,S0-C7,Retiring,13.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
81.38651538,S0-C7,Frontend_Bound.Frontend_Latency,41.34,% Slots,,rs_events.empty_end,0.00,5.28,
81.38651538,S0-C7,Frontend_Bound.Frontend_Bandwidth,10.65,% Slots,,,0.00,5.28,
81.38651538,S0-C7,Backend_Bound.Memory_Bound,30.58,% Slots,,,0.00,5.28,
81.38651538,S0-C7,Backend_Bound.Core_Bound,16.06,% Slots,,,0.00,5.28,
81.38651538,S0-C7,Retiring.Microcode_Sequencer,7.48,% Slots,,idq.ms_uops,0.00,5.02,
81.38651538,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.28,% Clocks,,,0.00,5.03,
81.38651538,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,8.00,% Clocks_est,,br_misp_retired.all_branches,0.00,5.04,
81.38651538,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.91,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.DSB,31.05,% Core_Clocks,,,0.00,5.3,
81.38651538,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.29,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.58,<==
81.38651538,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,34.74,% Clocks,,,0.00,5.31,
81.38651538,S0-C7-T0,MUX,5.02,%,,,0.00,100.0,
81.38651538,S1-C0,Frontend_Bound,22.96,% Slots,,,0.00,5.28,
81.38651538,S1-C0,Backend_Bound,24.71,% Slots,,,0.00,5.28,
81.38651538,S1-C0,Retiring,47.02,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
81.38651538,S1-C0,Retiring.Microcode_Sequencer,7.46,% Slots,,idq.ms_uops,0.00,5.03,<==
81.38651538,S1-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.97,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
81.38651538,S1-C1,Frontend_Bound,21.18,% Slots,,,0.00,5.28,
81.38651538,S1-C1,Backend_Bound,26.88,% Slots,,,0.00,5.28,
81.38651538,S1-C1,Retiring,49.98,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
81.38651538,S1-C1,Backend_Bound.Memory_Bound,11.90,% Slots,,,0.00,5.28,
81.38651538,S1-C1,Backend_Bound.Core_Bound,14.97,% Slots,,,0.00,5.28,
81.38651538,S1-C1,Retiring.Microcode_Sequencer,10.33,% Slots,,idq.ms_uops,0.00,5.02,<==
81.38651538,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.56,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.54,% Clocks,,,0.00,5.31,
81.38651538,S1-C1-T0,MUX,5.02,%,,,0.00,100.0,
81.38651538,S1-C2,Frontend_Bound,22.57,% Slots,,,0.00,5.28,
81.38651538,S1-C2,Backend_Bound,24.88,% Slots,,,0.00,5.28,
81.38651538,S1-C2,Retiring,47.84,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
81.38651538,S1-C2,Frontend_Bound.Frontend_Bandwidth,30.20,% Slots,,,0.00,5.28,
81.38651538,S1-C2,Backend_Bound.Core_Bound,17.23,% Slots,,,0.00,5.28,
81.38651538,S1-C2,Retiring.Microcode_Sequencer,10.13,% Slots,,idq.ms_uops,0.00,5.03,<==
81.38651538,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.82,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,57.76,% Core_Clocks,,,0.00,5.3,
81.38651538,S1-C2-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.19,% Core_Clocks,,,0.00,5.3,
81.38651538,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,54.77,% Clocks,,,0.00,5.31,
81.38651538,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
81.38651538,S1-C3,Backend_Bound,56.02,% Slots,,,0.00,5.29,
81.38651538,S1-C3,Retiring,17.62,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
81.38651538,S1-C3,Backend_Bound.Memory_Bound,15.09,% Slots,,,0.00,5.28,
81.38651538,S1-C3,Backend_Bound.Core_Bound,40.93,% Slots,,,0.00,5.28,<==
81.38651538,S1-C3,Retiring.Microcode_Sequencer,13.92,% Slots,,idq.ms_uops,0.00,5.02,
81.38651538,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.22,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,14.54,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.59,
81.38651538,S1-C3-T0,MUX,5.02,%,,,0.00,100.0,
81.38651538,S1-C4,Frontend_Bound,26.73,% Slots,,,0.00,5.28,
81.38651538,S1-C4,Backend_Bound,41.47,% Slots,,,0.00,5.28,
81.38651538,S1-C4,Retiring,18.81,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
81.38651538,S1-C4,Frontend_Bound.Frontend_Bandwidth,38.64,% Slots,,,0.00,5.28,
81.38651538,S1-C4,Backend_Bound.Core_Bound,34.62,% Slots,,,0.00,5.28,<==
81.38651538,S1-C4,Retiring.Microcode_Sequencer,15.49,% Slots,,idq.ms_uops,0.00,5.02,
81.38651538,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,22.15,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.DSB,17.77,% Core_Clocks,,,0.00,5.3,
81.38651538,S1-C4-T0,MUX,5.02,%,,,0.00,100.0,
81.38651538,S1-C5,Frontend_Bound,21.33,% Slots,,,0.00,5.29,
81.38651538,S1-C5,Backend_Bound,31.70,% Slots,,,0.00,5.29,
81.38651538,S1-C5,Retiring,49.16,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
81.38651538,S1-C5,Backend_Bound.Core_Bound,25.49,% Slots,,,0.00,5.28,
81.38651538,S1-C5,Retiring.Microcode_Sequencer,11.32,% Slots,,idq.ms_uops,0.00,5.03,<==
81.38651538,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.44,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S1-C5-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.65,% Clocks,,,0.00,5.31,
81.38651538,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
81.38651538,S1-C6,Frontend_Bound,22.99,% Slots,,,0.00,5.29,
81.38651538,S1-C6,Backend_Bound,26.76,% Slots,,,0.00,5.29,
81.38651538,S1-C6,Retiring,50.24,% Slots,,uops_retired.retire_slots:pp,0.00,5.03,
81.38651538,S1-C6,Frontend_Bound.Frontend_Bandwidth,14.71,% Slots,,,0.00,5.29,
81.38651538,S1-C6,Backend_Bound.Core_Bound,20.33,% Slots,,,0.00,5.28,
81.38651538,S1-C6,Retiring.Microcode_Sequencer,10.42,% Slots,,idq.ms_uops,0.00,5.03,<==
81.38651538,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.04,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.45,% Core_Clocks,,,0.00,5.3,
81.38651538,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.DSB,24.00,% Core_Clocks,,,0.00,5.29,
81.38651538,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,31.27,% Clocks,,,0.00,5.31,
81.38651538,S1-C6-T0,MUX,5.03,%,,,0.00,100.0,
81.38651538,S1-C7,Frontend_Bound,22.32,% Slots,,,0.00,5.29,
81.38651538,S1-C7,Backend_Bound,28.78,% Slots,,,0.00,5.29,
81.38651538,S1-C7,Retiring,42.21,% Slots,,uops_retired.retire_slots:pp,0.00,5.02,
81.38651538,S1-C7,Frontend_Bound.Frontend_Bandwidth,20.58,% Slots,,,0.00,5.29,
81.38651538,S1-C7,Backend_Bound.Memory_Bound,20.42,% Slots,,,0.00,5.28,
81.38651538,S1-C7,Retiring.Microcode_Sequencer,10.33,% Slots,,idq.ms_uops,0.00,5.02,<==
81.38651538,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.38,% Clocks,,idq.ms_switches,0.00,5.03,
81.38651538,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,42.98,% Core_Clocks,,,0.00,5.3,
81.38651538,S1-C7-T0,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C0-T1,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C1-T1,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C2-T1,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C3-T1,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C4-T1,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C5-T1,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C6-T1,MUX,5.02,%,,,0.00,100.0,
81.38651538,S0-C7-T1,MUX,5.02,%,,,0.00,100.0,
81.38651538,S1-C0-T1,MUX,5.03,%,,,0.00,100.0,
81.38651538,S1-C1-T1,MUX,5.02,%,,,0.00,100.0,
81.38651538,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
81.38651538,S1-C3-T1,MUX,5.02,%,,,0.00,100.0,
81.38651538,S1-C4-T1,MUX,5.02,%,,,0.00,100.0,
81.38651538,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
81.38651538,S1-C6-T1,MUX,5.03,%,,,0.00,100.0,
81.38651538,S1-C7-T1,MUX,5.03,%,,,0.00,100.0,
82.894554652,S0-C0,Frontend_Bound,37.61,% Slots,,,0.00,5.31,
82.894554652,S0-C0,Backend_Bound,37.37,% Slots,,,0.00,5.31,
82.894554652,S0-C0,Retiring,19.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
82.894554652,S0-C0,Frontend_Bound.Frontend_Latency,35.07,% Slots,,rs_events.empty_end,0.00,5.3,
82.894554652,S0-C0,Frontend_Bound.Frontend_Bandwidth,16.79,% Slots,,,0.00,5.05,
82.894554652,S0-C0,Backend_Bound.Memory_Bound,16.27,% Slots,,,0.00,5.3,
82.894554652,S0-C0,Backend_Bound.Core_Bound,21.10,% Slots,,,0.00,5.3,
82.894554652,S0-C0,Retiring.Microcode_Sequencer,6.35,% Slots,,idq.ms_uops,0.00,5.3,
82.894554652,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.92,% Clocks,,,0.00,5.31,
82.894554652,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
82.894554652,S0-C0-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.87,% Clocks,,idq.ms_switches,0.00,5.31,
82.894554652,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.23,% Core_Clocks,,,0.00,5.31,
82.894554652,S0-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,11.90,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
82.894554652,S0-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,8.04,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
82.894554652,S0-C0-T0,MUX,5.03,%,,,0.00,100.0,
82.894554652,S0-C1,Frontend_Bound,40.53,% Slots,,,0.00,5.32,
82.894554652,S0-C1,Backend_Bound,38.01,% Slots,,,0.00,5.32,
82.894554652,S0-C1,Frontend_Bound.Frontend_Latency,40.99,% Slots,,rs_events.empty_end,0.00,5.3,
82.894554652,S0-C1,Backend_Bound.Memory_Bound,16.42,% Slots,,,0.00,5.3,
82.894554652,S0-C1,Backend_Bound.Core_Bound,21.58,% Slots,,,0.00,5.3,
82.894554652,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.29,% Clocks,,,0.00,5.31,
82.894554652,S0-C1-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.93,% Clocks,,itlb_misses.walk_completed,0.00,5.04,
82.894554652,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.30,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
82.894554652,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.86,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
82.894554652,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,12.95,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
82.894554652,S0-C1-T0,MUX,5.04,%,,,0.00,100.0,
82.894554652,S0-C2,Frontend_Bound,38.03,% Slots,,,0.00,5.31,
82.894554652,S0-C2,Backend_Bound,30.61,% Slots,,,0.00,5.31,
82.894554652,S0-C2,Retiring,19.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
82.894554652,S0-C2,Frontend_Bound.Frontend_Latency,31.34,% Slots,,rs_events.empty_end,0.00,5.31,
82.894554652,S0-C2,Backend_Bound.Memory_Bound,25.11,% Slots,,,0.00,5.31,
82.894554652,S0-C2,Retiring.Microcode_Sequencer,3.39,% Slots,,idq.ms_uops,0.00,5.3,
82.894554652,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.39,% Clocks,,,0.00,5.3,
82.894554652,S0-C2-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,6.00,% Clocks,,itlb_misses.walk_completed,0.00,5.04,
82.894554652,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,18.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
82.894554652,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,6.55,% Clocks,,idq.ms_switches,0.00,5.3,
82.894554652,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.33,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
82.894554652,S0-C2-T0,MUX,5.04,%,,,0.00,100.0,
82.894554652,S0-C3,Frontend_Bound,37.55,% Slots,,,0.00,5.32,
82.894554652,S0-C3,Backend_Bound,38.18,% Slots,,,0.00,5.32,
82.894554652,S0-C3,Retiring,15.85,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
82.894554652,S0-C3,Frontend_Bound.Frontend_Latency,40.26,% Slots,,rs_events.empty_end,0.00,5.3,
82.894554652,S0-C3,Frontend_Bound.Frontend_Bandwidth,40.68,% Slots,,,0.00,5.05,
82.894554652,S0-C3,Backend_Bound.Memory_Bound,25.36,% Slots,,,0.00,5.3,<==
82.894554652,S0-C3,Backend_Bound.Core_Bound,12.82,% Slots,,,0.00,5.3,
82.894554652,S0-C3,Retiring.Microcode_Sequencer,7.73,% Slots,,idq.ms_uops,0.00,5.3,
82.894554652,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.56,% Clocks,,,0.00,5.3,
82.894554652,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.90,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
82.894554652,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.29,% Clocks,,idq.ms_switches,0.00,5.3,
82.894554652,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,15.16,% Core_Clocks,,,0.00,5.32,
82.894554652,S0-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.57,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
82.894554652,S0-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,7.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
82.894554652,S0-C3-T0,MUX,5.03,%,,,0.00,100.0,
82.894554652,S0-C4,Frontend_Bound,40.03,% Slots,,,0.00,5.31,<==
82.894554652,S0-C4,Backend_Bound,32.80,% Slots,,,0.00,5.31,
82.894554652,S0-C4,Retiring,16.34,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
82.894554652,S0-C4,Frontend_Bound.Frontend_Latency,39.43,% Slots,,rs_events.empty_end,0.00,5.3,
82.894554652,S0-C4,Frontend_Bound.Frontend_Bandwidth,35.38,% Slots,,,0.00,5.05,
82.894554652,S0-C4,Backend_Bound.Memory_Bound,18.23,% Slots,,,0.00,5.3,
82.894554652,S0-C4,Backend_Bound.Core_Bound,14.57,% Slots,,,0.00,5.3,
82.894554652,S0-C4,Retiring.Microcode_Sequencer,7.21,% Slots,,idq.ms_uops,0.00,5.31,
82.894554652,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.83,% Clocks,,,0.00,5.3,
82.894554652,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.28,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,
82.894554652,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.02,% Clocks,,idq.ms_switches,0.00,5.3,
82.894554652,S0-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,26.52,% Core_Clocks,,,0.00,5.32,
82.894554652,S0-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,12.22,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
82.894554652,S0-C4-T0,Backend_Bound.Memory_Bound.L3_Bound,6.61,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.32,
82.894554652,S0-C4-T0,Backend_Bound.Memory_Bound.DRAM_Bound,10.48,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
82.894554652,S0-C4-T0,MUX,5.04,%,,,0.00,100.0,
82.894554652,S0-C5,Frontend_Bound,35.09,% Slots,,,0.00,5.31,
82.894554652,S0-C5,Backend_Bound,33.54,% Slots,,,0.00,5.31,
82.894554652,S0-C5,Frontend_Bound.Frontend_Latency,31.68,% Slots,,rs_events.empty_end,0.00,5.3,
82.894554652,S0-C5,Backend_Bound.Memory_Bound,36.76,% Slots,,,0.00,5.3,
82.894554652,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,11.95,% Clocks,,,0.00,5.31,
82.894554652,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
82.894554652,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,9.65,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
82.894554652,S0-C5-T0,MUX,5.03,%,,,0.00,100.0,
82.894554652,S0-C6,Frontend_Bound,36.07,% Slots,,,0.00,5.31,
82.894554652,S0-C6,Bad_Speculation,20.13,% Slots,,,0.00,5.31,
82.894554652,S0-C6,Backend_Bound,22.91,% Slots,,,0.00,5.31,
82.894554652,S0-C6,Retiring,16.09,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
82.894554652,S0-C6,Frontend_Bound.Frontend_Latency,23.15,% Slots,,rs_events.empty_end,0.00,5.3,
82.894554652,S0-C6,Frontend_Bound.Frontend_Bandwidth,73.85,% Slots,,,0.00,5.05,
82.894554652,S0-C6,Bad_Speculation.Branch_Mispredicts,19.69,% Slots,,br_misp_retired.all_branches,0.00,5.31,
82.894554652,S0-C6,Backend_Bound.Memory_Bound,16.60,% Slots,,,0.00,5.3,
82.894554652,S0-C6,Retiring.Microcode_Sequencer,3.38,% Slots,,idq.ms_uops,0.00,5.31,
82.894554652,S0-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,9.26,% Clocks,,,0.00,5.3,
82.894554652,S0-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.80,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
82.894554652,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,12.62,% Clocks,,idq.ms_switches,0.00,5.3,
82.894554652,S0-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.90,% Core_Clocks,,,0.00,5.32,<==
82.894554652,S0-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,10.16,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
82.894554652,S0-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,11.23,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.32,
82.894554652,S0-C6-T0,MUX,5.03,%,,,0.00,100.0,
82.894554652,S0-C7,Frontend_Bound,33.22,% Slots,,,0.00,5.31,<==
82.894554652,S0-C7,Backend_Bound,14.54,% Slots,,,0.00,5.31,
82.894554652,S0-C7,Frontend_Bound.Frontend_Latency,17.32,% Slots,,rs_events.empty_end,0.00,5.31,
82.894554652,S0-C7,Frontend_Bound.Frontend_Bandwidth,17.49,% Slots,,,0.00,5.05,
82.894554652,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.30,% Clocks,,,0.00,5.3,
82.894554652,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,6.95,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
82.894554652,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.54,% Core_Clocks,,,0.00,5.31,
82.894554652,S0-C7-T0,MUX,5.03,%,,,0.00,100.0,
82.894554652,S1-C0,Frontend_Bound,48.27,% Slots,,,0.00,5.31,
82.894554652,S1-C0,Backend_Bound,29.74,% Slots,,,0.00,5.31,
82.894554652,S1-C0,Frontend_Bound.Frontend_Latency,19.06,% Slots,,rs_events.empty_end,0.00,5.3,
82.894554652,S1-C0,Frontend_Bound.Frontend_Bandwidth,35.66,% Slots,,,0.00,5.06,<==
82.894554652,S1-C0,Backend_Bound.Memory_Bound,13.15,% Slots,,,0.00,5.3,
82.894554652,S1-C0,Backend_Bound.Core_Bound,16.59,% Slots,,,0.00,5.3,
82.894554652,S1-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.75,% Clocks,,,0.00,5.3,
82.894554652,S1-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,14.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
82.894554652,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,27.27,% Core_Clocks,,,0.00,5.31,
82.894554652,S1-C0-T0,Frontend_Bound.Frontend_Bandwidth.DSB,23.29,% Core_Clocks,,,0.00,5.3,
82.894554652,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,12.66,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
82.894554652,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,6.32,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
82.894554652,S1-C0-T0,MUX,5.03,%,,,0.00,100.0,
82.894554652,S1-C1,Frontend_Bound,35.37,% Slots,,,0.00,5.32,
82.894554652,S1-C1,Backend_Bound,39.21,% Slots,,,0.00,5.32,<==
82.894554652,S1-C1,Frontend_Bound.Frontend_Latency,34.15,% Slots,,rs_events.empty_end,0.00,5.31,
82.894554652,S1-C1,Backend_Bound.Memory_Bound,17.74,% Slots,,,0.00,5.31,
82.894554652,S1-C1,Backend_Bound.Core_Bound,21.47,% Slots,,,0.00,5.31,
82.894554652,S1-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.24,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
82.894554652,S1-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,10.64,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
82.894554652,S1-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,5.35,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
82.894554652,S1-C1-T0,MUX,5.04,%,,,0.00,100.0,
82.894554652,S1-C2,Frontend_Bound,21.62,% Slots,,,0.00,5.31,
82.894554652,S1-C2,Bad_Speculation,15.78,% Slots,,,0.00,5.31,
82.894554652,S1-C2,Backend_Bound,29.30,% Slots,,,0.00,5.31,
82.894554652,S1-C2,Frontend_Bound.Frontend_Latency,20.59,% Slots,,rs_events.empty_end,0.00,5.3,
82.894554652,S1-C2,Bad_Speculation.Branch_Mispredicts,15.51,% Slots,,br_misp_retired.all_branches,0.00,5.31,
82.894554652,S1-C2,Backend_Bound.Memory_Bound,24.78,% Slots,,,0.00,5.3,
82.894554652,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.78,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
82.894554652,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,8.29,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,<==
82.894554652,S1-C2-T0,MUX,5.03,%,,,0.00,100.0,
82.894554652,S1-C3,Frontend_Bound,39.46,% Slots,,,0.00,5.32,
82.894554652,S1-C3,Backend_Bound,38.51,% Slots,,,0.00,5.32,
82.894554652,S1-C3,Retiring,19.86,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
82.894554652,S1-C3,Frontend_Bound.Frontend_Latency,27.60,% Slots,,rs_events.empty_end,0.00,5.3,
82.894554652,S1-C3,Frontend_Bound.Frontend_Bandwidth,18.22,% Slots,,,0.00,5.05,
82.894554652,S1-C3,Backend_Bound.Memory_Bound,16.62,% Slots,,,0.00,5.3,
82.894554652,S1-C3,Backend_Bound.Core_Bound,21.89,% Slots,,,0.00,5.3,
82.894554652,S1-C3,Retiring.Microcode_Sequencer,3.73,% Slots,,idq.ms_uops,0.00,5.31,
82.894554652,S1-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.74,% Clocks,,,0.00,5.3,
82.894554652,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.09,% Clocks_est,,br_misp_retired.all_branches,0.00,5.32,<==
82.894554652,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.76,% Clocks,,idq.ms_switches,0.00,5.3,
82.894554652,S1-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,30.01,% Core_Clocks,,,0.00,5.3,
82.894554652,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,12.63,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.61,
82.894554652,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,5.12,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
82.894554652,S1-C3-T0,Backend_Bound.Memory_Bound.DRAM_Bound,16.37,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.31,
82.894554652,S1-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.48,% Clocks,,,0.00,5.04,
82.894554652,S1-C3-T0,MUX,5.04,%,,,0.00,100.0,
82.894554652,S1-C4,Frontend_Bound,39.98,% Slots,,,0.00,5.32,<==
82.894554652,S1-C4,Bad_Speculation,15.20,% Slots,,,0.00,5.32,
82.894554652,S1-C4,Backend_Bound,25.60,% Slots,,,0.00,5.32,
82.894554652,S1-C4,Bad_Speculation.Branch_Mispredicts,14.50,% Slots,,br_misp_retired.all_branches,0.00,5.31,
82.894554652,S1-C4,Backend_Bound.Core_Bound,17.21,% Slots,,,0.00,5.3,
82.894554652,S1-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.10,% Clocks,,,0.00,5.04,
82.894554652,S1-C4-T0,MUX,5.04,%,,,0.00,100.0,
82.894554652,S1-C5,Frontend_Bound,36.83,% Slots,,,0.00,5.32,
82.894554652,S1-C5,Backend_Bound,41.12,% Slots,,,0.00,5.32,<==
82.894554652,S1-C5,Retiring,14.83,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
82.894554652,S1-C5,Frontend_Bound.Frontend_Latency,40.64,% Slots,,rs_events.empty_end,0.00,5.3,
82.894554652,S1-C5,Backend_Bound.Memory_Bound,18.55,% Slots,,,0.00,5.3,
82.894554652,S1-C5,Backend_Bound.Core_Bound,22.57,% Slots,,,0.00,5.3,
82.894554652,S1-C5,Retiring.Microcode_Sequencer,6.02,% Slots,,idq.ms_uops,0.00,5.31,
82.894554652,S1-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,13.23,% Clocks,,,0.00,5.3,
82.894554652,S1-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.73,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,
82.894554652,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,5.67,% Clocks,,idq.ms_switches,0.00,5.3,
82.894554652,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.31,
82.894554652,S1-C5-T0,MUX,5.03,%,,,0.00,100.0,
82.894554652,S1-C6,Frontend_Bound,34.91,% Slots,,,0.00,5.32,
82.894554652,S1-C6,Backend_Bound,32.61,% Slots,,,0.00,5.32,
82.894554652,S1-C6,Retiring,25.96,% Slots,,uops_retired.retire_slots:pp,0.00,5.3,
82.894554652,S1-C6,Frontend_Bound.Frontend_Latency,22.71,% Slots,,rs_events.empty_end,0.00,5.3,
82.894554652,S1-C6,Backend_Bound.Memory_Bound,14.69,% Slots,,,0.00,5.3,
82.894554652,S1-C6,Backend_Bound.Core_Bound,17.93,% Slots,,,0.00,5.3,
82.894554652,S1-C6,Retiring.Microcode_Sequencer,4.61,% Slots,,idq.ms_uops,0.00,5.3,
82.894554652,S1-C6-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,12.47,% Clocks,,,0.00,5.3,
82.894554652,S1-C6-T0,Frontend_Bound.Frontend_Latency.ITLB_Misses,5.76,% Clocks,,itlb_misses.walk_completed,0.00,5.04,
82.894554652,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,17.50,% Clocks_est,,br_misp_retired.all_branches,0.00,5.31,<==
82.894554652,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.93,% Clocks,,idq.ms_switches,0.00,5.3,
82.894554652,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,29.87,% Clocks,,,0.00,5.04,
82.894554652,S1-C6-T0,MUX,5.04,%,,,0.00,100.0,
82.894554652,S1-C7,Frontend_Bound,37.88,% Slots,,,0.00,5.32,
82.894554652,S1-C7,Backend_Bound,31.89,% Slots,,,0.00,5.32,
82.894554652,S1-C7,Retiring,22.58,% Slots,,uops_retired.retire_slots:pp,0.00,5.31,
82.894554652,S1-C7,Frontend_Bound.Frontend_Bandwidth,60.16,% Slots,,,0.00,5.04,
82.894554652,S1-C7,Backend_Bound.Memory_Bound,12.07,% Slots,,,0.00,5.3,
82.894554652,S1-C7,Backend_Bound.Core_Bound,19.82,% Slots,,,0.00,5.3,
82.894554652,S1-C7,Retiring.Microcode_Sequencer,5.83,% Slots,,idq.ms_uops,0.00,5.31,
82.894554652,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,9.59,% Clocks,,idq.ms_switches,0.00,5.3,
82.894554652,S1-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,38.79,% Core_Clocks,,,0.00,5.31,<==
82.894554652,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,99.33,% Clocks,,,0.00,5.04,
82.894554652,S1-C7-T0,MUX,5.04,%,,,0.00,100.0,
82.894554652,S0-C0-T1,MUX,5.03,%,,,0.00,100.0,
82.894554652,S0-C1-T1,MUX,5.04,%,,,0.00,100.0,
82.894554652,S0-C2-T1,MUX,5.04,%,,,0.00,100.0,
82.894554652,S0-C3-T1,MUX,5.03,%,,,0.00,100.0,
82.894554652,S0-C4-T1,MUX,5.04,%,,,0.00,100.0,
82.894554652,S0-C5-T1,MUX,5.03,%,,,0.00,100.0,
82.894554652,S0-C6-T1,MUX,5.03,%,,,0.00,100.0,
82.894554652,S0-C7-T1,MUX,5.03,%,,,0.00,100.0,
82.894554652,S1-C0-T1,MUX,5.04,%,,,0.00,100.0,
82.894554652,S1-C1-T1,MUX,5.04,%,,,0.00,100.0,
82.894554652,S1-C2-T1,MUX,5.03,%,,,0.00,100.0,
82.894554652,S1-C3-T1,MUX,5.04,%,,,0.00,100.0,
82.894554652,S1-C4-T1,MUX,5.04,%,,,0.00,100.0,
82.894554652,S1-C5-T1,MUX,5.03,%,,,0.00,100.0,
82.894554652,S1-C6-T1,MUX,5.04,%,,,0.00,100.0,
82.894554652,S1-C7-T1,MUX,5.04,%,,,0.00,100.0,
83.763304617,S0-C0,Frontend_Bound,34.85,% Slots,,,0.00,5.07,<==
83.763304617,S0-C0,Bad_Speculation,10.42,% Slots,,,0.00,5.07,
83.763304617,S0-C0,Backend_Bound,13.31,% Slots,,,0.00,5.07,
83.763304617,S0-C0,Frontend_Bound.Frontend_Latency,19.45,% Slots,,rs_events.empty_end,0.00,5.07,
83.763304617,S0-C0,Frontend_Bound.Frontend_Bandwidth,17.99,% Slots,,,0.00,5.07,
83.763304617,S0-C0,Bad_Speculation.Branch_Mispredicts,10.11,% Slots,,br_misp_retired.all_branches,0.00,5.07,
83.763304617,S0-C0-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.94,% Clocks,,,0.00,5.53,
83.763304617,S0-C0-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.23,% Clocks_est,,br_misp_retired.all_branches,0.00,5.53,
83.763304617,S0-C0-T0,Frontend_Bound.Frontend_Bandwidth.MITE,77.25,% Core_Clocks,,,0.00,5.07,
83.763304617,S0-C0-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S0-C1,Frontend_Bound,35.54,% Slots,,,0.00,5.07,
83.763304617,S0-C1,Backend_Bound,40.01,% Slots,,,0.00,5.07,
83.763304617,S0-C1,Retiring,17.55,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S0-C1,Frontend_Bound.Frontend_Latency,21.54,% Slots,,rs_events.empty_end,0.00,5.07,
83.763304617,S0-C1,Frontend_Bound.Frontend_Bandwidth,59.05,% Slots,,,0.00,5.07,
83.763304617,S0-C1,Backend_Bound.Memory_Bound,24.82,% Slots,,,0.00,5.07,<==
83.763304617,S0-C1,Backend_Bound.Core_Bound,15.19,% Slots,,,0.00,5.07,
83.763304617,S0-C1,Retiring.Microcode_Sequencer,10.74,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S0-C1-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.67,% Clocks,,,0.00,5.53,
83.763304617,S0-C1-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.14,% Clocks_est,,br_misp_retired.all_branches,0.00,5.53,
83.763304617,S0-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.68,% Clocks,,idq.ms_switches,0.00,5.53,
83.763304617,S0-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,31.51,% Core_Clocks,,,0.00,5.07,
83.763304617,S0-C1-T0,Backend_Bound.Memory_Bound.L1_Bound,11.06,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.9,
83.763304617,S0-C1-T0,Backend_Bound.Memory_Bound.L3_Bound,9.14,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
83.763304617,S0-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.92,% Clocks,,,0.00,5.07,
83.763304617,S0-C1-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S0-C2,Frontend_Bound,41.36,% Slots,,,0.00,5.07,
83.763304617,S0-C2,Bad_Speculation,10.43,% Slots,,,0.00,5.07,
83.763304617,S0-C2,Backend_Bound,32.78,% Slots,,,0.00,5.07,
83.763304617,S0-C2,Retiring,17.44,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S0-C2,Frontend_Bound.Frontend_Latency,36.80,% Slots,,rs_events.empty_end,0.00,5.07,
83.763304617,S0-C2,Frontend_Bound.Frontend_Bandwidth,61.45,% Slots,,,0.00,5.07,
83.763304617,S0-C2,Bad_Speculation.Branch_Mispredicts,9.46,% Slots,,br_misp_retired.all_branches,0.00,5.07,
83.763304617,S0-C2,Backend_Bound.Memory_Bound,36.67,% Slots,,,0.00,5.07,
83.763304617,S0-C2,Retiring.Microcode_Sequencer,13.63,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S0-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.26,% Clocks,,,0.00,5.53,
83.763304617,S0-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,15.12,% Clocks_est,,br_misp_retired.all_branches,0.00,5.53,
83.763304617,S0-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.98,% Clocks,,idq.ms_switches,0.00,5.53,
83.763304617,S0-C2-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.88,% Core_Clocks,,,0.00,5.07,<==
83.763304617,S0-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,14.42,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.91,
83.763304617,S0-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,7.45,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
83.763304617,S0-C2-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S0-C3,Frontend_Bound,43.71,% Slots,,,0.00,5.07,
83.763304617,S0-C3,Bad_Speculation,11.68,% Slots,,,0.00,5.07,
83.763304617,S0-C3,Backend_Bound,29.74,% Slots,,,0.00,5.07,
83.763304617,S0-C3,Retiring,19.08,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S0-C3,Frontend_Bound.Frontend_Latency,24.18,% Slots,,rs_events.empty_end,0.00,5.07,
83.763304617,S0-C3,Frontend_Bound.Frontend_Bandwidth,74.39,% Slots,,,0.00,5.07,
83.763304617,S0-C3,Bad_Speculation.Branch_Mispredicts,10.96,% Slots,,br_misp_retired.all_branches,0.00,5.07,
83.763304617,S0-C3,Backend_Bound.Core_Bound,22.83,% Slots,,,0.00,5.07,
83.763304617,S0-C3,Retiring.Microcode_Sequencer,15.26,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S0-C3-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,6.55,% Clocks,,,0.00,5.53,
83.763304617,S0-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,16.76,% Clocks_est,,br_misp_retired.all_branches,0.00,5.53,
83.763304617,S0-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.83,% Clocks,,idq.ms_switches,0.00,5.53,
83.763304617,S0-C3-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.58,% Core_Clocks,,,0.00,5.07,<==
83.763304617,S0-C3-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.33,% Clocks,,,0.00,5.07,
83.763304617,S0-C3-T0,MUX,5.04,%,,,0.00,100.0,
83.763304617,S0-C4,Frontend_Bound,39.25,% Slots,,,0.00,5.07,
83.763304617,S0-C4,Bad_Speculation,18.90,% Slots,,,0.00,5.07,
83.763304617,S0-C4,Backend_Bound,14.70,% Slots,,,0.00,5.07,
83.763304617,S0-C4,Retiring,19.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S0-C4,Frontend_Bound.Frontend_Latency,17.56,% Slots,,rs_events.empty_end,0.00,5.07,<==
83.763304617,S0-C4,Bad_Speculation.Branch_Mispredicts,17.90,% Slots,,br_misp_retired.all_branches,0.00,5.07,
83.763304617,S0-C4,Backend_Bound.Core_Bound,16.73,% Slots,,,0.00,5.07,
83.763304617,S0-C4,Retiring.Microcode_Sequencer,15.60,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S0-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.10,% Clocks,,,0.00,5.53,
83.763304617,S0-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,21.41,% Clocks_est,,br_misp_retired.all_branches,0.00,5.53,
83.763304617,S0-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.60,% Clocks,,idq.ms_switches,0.00,5.53,
83.763304617,S0-C4-T0,Backend_Bound.Core_Bound.Ports_Utilization,46.04,% Clocks,,,0.00,5.07,
83.763304617,S0-C4-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S0-C5,Frontend_Bound,43.02,% Slots,,,0.00,5.07,
83.763304617,S0-C5,Bad_Speculation,12.82,% Slots,,,0.00,5.07,
83.763304617,S0-C5,Backend_Bound,25.65,% Slots,,,0.00,5.07,
83.763304617,S0-C5,Retiring,18.51,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S0-C5,Frontend_Bound.Frontend_Latency,22.47,% Slots,,rs_events.empty_end,0.00,5.07,
83.763304617,S0-C5,Bad_Speculation.Branch_Mispredicts,11.94,% Slots,,br_misp_retired.all_branches,0.00,5.07,
83.763304617,S0-C5,Backend_Bound.Memory_Bound,43.54,% Slots,,,0.00,5.07,
83.763304617,S0-C5,Retiring.Microcode_Sequencer,14.93,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S0-C5-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.76,% Clocks,,,0.00,5.53,
83.763304617,S0-C5-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,23.07,% Clocks_est,,br_misp_retired.all_branches,0.00,5.52,<==
83.763304617,S0-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.94,% Clocks,,idq.ms_switches,0.00,5.53,
83.763304617,S0-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,11.98,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.93,
83.763304617,S0-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,8.75,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
83.763304617,S0-C5-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S0-C6,Frontend_Bound,33.34,% Slots,,,0.00,5.07,<==
83.763304617,S0-C6,Bad_Speculation,14.39,% Slots,,,0.00,5.07,
83.763304617,S0-C6,Backend_Bound,26.22,% Slots,,,0.00,5.07,
83.763304617,S0-C6,Retiring,17.67,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S0-C6,Bad_Speculation.Branch_Mispredicts,13.23,% Slots,,br_misp_retired.all_branches,0.00,5.07,
83.763304617,S0-C6,Backend_Bound.Core_Bound,19.21,% Slots,,,0.00,5.06,
83.763304617,S0-C6,Retiring.Microcode_Sequencer,13.67,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S0-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,16.84,% Clocks,,idq.ms_switches,0.00,5.53,
83.763304617,S0-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,37.19,% Clocks,,,0.00,5.07,
83.763304617,S0-C6-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S0-C7,Frontend_Bound,35.44,% Slots,,,0.00,5.07,
83.763304617,S0-C7,Backend_Bound,40.61,% Slots,,,0.00,5.07,<==
83.763304617,S0-C7,Retiring,18.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S0-C7,Frontend_Bound.Frontend_Latency,30.54,% Slots,,rs_events.empty_end,0.00,5.07,
83.763304617,S0-C7,Frontend_Bound.Frontend_Bandwidth,26.25,% Slots,,,0.00,5.07,
83.763304617,S0-C7,Backend_Bound.Memory_Bound,19.18,% Slots,,,0.00,5.07,
83.763304617,S0-C7,Backend_Bound.Core_Bound,21.43,% Slots,,,0.00,5.07,
83.763304617,S0-C7,Retiring.Microcode_Sequencer,14.87,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S0-C7-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,5.33,% Clocks,,,0.00,5.53,
83.763304617,S0-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,19.55,% Clocks_est,,br_misp_retired.all_branches,0.00,5.53,
83.763304617,S0-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,17.22,% Clocks,,idq.ms_switches,0.00,5.53,
83.763304617,S0-C7-T0,Frontend_Bound.Frontend_Bandwidth.MITE,37.44,% Core_Clocks,,,0.00,5.07,
83.763304617,S0-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,11.72,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.93,
83.763304617,S0-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,6.23,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
83.763304617,S0-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,22.76,% Clocks,,,0.00,5.07,
83.763304617,S0-C7-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C0,Frontend_Bound,46.74,% Slots,,,0.00,5.07,
83.763304617,S1-C0,Backend_Bound,33.74,% Slots,,,0.00,5.07,
83.763304617,S1-C0,Frontend_Bound.Frontend_Latency,49.72,% Slots,,rs_events.empty_end,0.00,5.07,<==
83.763304617,S1-C0-T0,Backend_Bound.Memory_Bound.L1_Bound,13.82,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.93,
83.763304617,S1-C0-T0,Backend_Bound.Memory_Bound.L3_Bound,7.20,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
83.763304617,S1-C0-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C1,Frontend_Bound,27.51,% Slots,,,0.00,5.07,
83.763304617,S1-C1,Bad_Speculation,18.49,% Slots,,,0.00,5.07,
83.763304617,S1-C1,Backend_Bound,17.08,% Slots,,,0.00,5.07,
83.763304617,S1-C1,Retiring,16.29,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S1-C1,Frontend_Bound.Frontend_Bandwidth,68.87,% Slots,,,0.00,5.07,
83.763304617,S1-C1,Bad_Speculation.Branch_Mispredicts,18.32,% Slots,,br_misp_retired.all_branches,0.00,5.06,
83.763304617,S1-C1,Backend_Bound.Core_Bound,21.04,% Slots,,,0.00,5.07,
83.763304617,S1-C1,Retiring.Microcode_Sequencer,12.73,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S1-C1-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.69,% Clocks,,idq.ms_switches,0.00,5.53,
83.763304617,S1-C1-T0,Frontend_Bound.Frontend_Bandwidth.MITE,33.04,% Core_Clocks,,,0.00,5.07,<==
83.763304617,S1-C1-T0,Backend_Bound.Core_Bound.Ports_Utilization,72.86,% Clocks,,,0.00,5.06,
83.763304617,S1-C1-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C2,Frontend_Bound,35.09,% Slots,,,0.00,5.07,
83.763304617,S1-C2,Backend_Bound,41.78,% Slots,,,0.00,5.07,
83.763304617,S1-C2,Retiring,16.65,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S1-C2,Frontend_Bound.Frontend_Latency,39.93,% Slots,,rs_events.empty_end,0.00,5.07,
83.763304617,S1-C2,Backend_Bound.Memory_Bound,30.46,% Slots,,,0.00,5.07,
83.763304617,S1-C2,Backend_Bound.Core_Bound,11.32,% Slots,,,0.00,5.07,
83.763304617,S1-C2,Retiring.Microcode_Sequencer,12.21,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S1-C2-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,8.61,% Clocks,,,0.00,5.53,
83.763304617,S1-C2-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.83,% Clocks_est,,br_misp_retired.all_branches,0.00,5.53,
83.763304617,S1-C2-T0,Frontend_Bound.Frontend_Latency.MS_Switches,13.79,% Clocks,,idq.ms_switches,0.00,5.53,
83.763304617,S1-C2-T0,Backend_Bound.Memory_Bound.L1_Bound,12.71,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.94,<==
83.763304617,S1-C2-T0,Backend_Bound.Memory_Bound.L3_Bound,6.86,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
83.763304617,S1-C2-T0,Backend_Bound.Core_Bound.Ports_Utilization,75.69,% Clocks,,,0.00,5.07,
83.763304617,S1-C2-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C3,Frontend_Bound,44.06,% Slots,,,0.00,5.06,
83.763304617,S1-C3,Bad_Speculation,11.06,% Slots,,,0.00,5.06,
83.763304617,S1-C3,Backend_Bound,33.66,% Slots,,,0.00,5.06,
83.763304617,S1-C3,Retiring,25.19,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S1-C3,Frontend_Bound.Frontend_Latency,43.44,% Slots,,rs_events.empty_end,0.00,5.06,<==
83.763304617,S1-C3,Bad_Speculation.Branch_Mispredicts,10.22,% Slots,,br_misp_retired.all_branches,0.00,5.06,
83.763304617,S1-C3,Backend_Bound.Memory_Bound,18.44,% Slots,,,0.00,5.06,
83.763304617,S1-C3,Backend_Bound.Core_Bound,15.23,% Slots,,,0.00,5.06,
83.763304617,S1-C3,Retiring.Microcode_Sequencer,5.45,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S1-C3-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,9.96,% Clocks_est,,br_misp_retired.all_branches,0.00,5.54,
83.763304617,S1-C3-T0,Frontend_Bound.Frontend_Latency.MS_Switches,14.46,% Clocks,,idq.ms_switches,0.00,5.53,
83.763304617,S1-C3-T0,Backend_Bound.Memory_Bound.L1_Bound,10.40,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.95,
83.763304617,S1-C3-T0,Backend_Bound.Memory_Bound.L3_Bound,6.36,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
83.763304617,S1-C3-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C4,Frontend_Bound,46.78,% Slots,,,0.00,5.07,
83.763304617,S1-C4,Backend_Bound,34.28,% Slots,,,0.00,5.07,
83.763304617,S1-C4,Retiring,17.49,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S1-C4,Frontend_Bound.Frontend_Latency,37.65,% Slots,,rs_events.empty_end,0.00,5.07,
83.763304617,S1-C4,Frontend_Bound.Frontend_Bandwidth,73.77,% Slots,,,0.00,5.07,
83.763304617,S1-C4,Backend_Bound.Memory_Bound,42.92,% Slots,,,0.00,5.07,
83.763304617,S1-C4,Retiring.Microcode_Sequencer,13.46,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S1-C4-T0,Frontend_Bound.Frontend_Latency.ICache_Misses,7.17,% Clocks,,,0.00,5.54,
83.763304617,S1-C4-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,13.85,% Clocks_est,,br_misp_retired.all_branches,0.00,5.53,
83.763304617,S1-C4-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.13,% Clocks,,idq.ms_switches,0.00,5.54,
83.763304617,S1-C4-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.77,% Core_Clocks,,,0.00,5.07,<==
83.763304617,S1-C4-T0,Backend_Bound.Memory_Bound.L1_Bound,13.74,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.95,
83.763304617,S1-C4-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C5,Frontend_Bound,35.80,% Slots,,,0.00,5.06,<==
83.763304617,S1-C5,Backend_Bound,28.92,% Slots,,,0.00,5.06,
83.763304617,S1-C5,Retiring,17.32,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S1-C5,Backend_Bound.Memory_Bound,11.45,% Slots,,,0.00,5.06,
83.763304617,S1-C5,Backend_Bound.Core_Bound,17.47,% Slots,,,0.00,5.06,
83.763304617,S1-C5,Retiring.Microcode_Sequencer,12.89,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S1-C5-T0,Frontend_Bound.Frontend_Latency.MS_Switches,15.73,% Clocks,,idq.ms_switches,0.00,5.53,
83.763304617,S1-C5-T0,Backend_Bound.Memory_Bound.L1_Bound,13.03,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.95,
83.763304617,S1-C5-T0,Backend_Bound.Memory_Bound.L3_Bound,6.08,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.06,
83.763304617,S1-C5-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C6,Frontend_Bound,42.34,% Slots,,,0.00,5.06,
83.763304617,S1-C6,Backend_Bound,37.21,% Slots,,,0.00,5.06,
83.763304617,S1-C6,Retiring,20.05,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S1-C6,Frontend_Bound.Frontend_Latency,56.18,% Slots,,rs_events.empty_end,0.00,5.06,<==
83.763304617,S1-C6,Frontend_Bound.Frontend_Bandwidth,15.39,% Slots,,,0.00,5.06,
83.763304617,S1-C6,Backend_Bound.Memory_Bound,20.85,% Slots,,,0.00,5.06,
83.763304617,S1-C6,Backend_Bound.Core_Bound,16.37,% Slots,,,0.00,5.06,
83.763304617,S1-C6,Retiring.Microcode_Sequencer,7.04,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S1-C6-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,10.40,% Clocks_est,,br_misp_retired.all_branches,0.00,5.53,
83.763304617,S1-C6-T0,Frontend_Bound.Frontend_Latency.MS_Switches,8.77,% Clocks,,idq.ms_switches,0.00,5.53,
83.763304617,S1-C6-T0,Frontend_Bound.Frontend_Bandwidth.MITE,34.14,% Core_Clocks,,,0.00,5.07,
83.763304617,S1-C6-T0,Backend_Bound.Memory_Bound.L1_Bound,16.99,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,10.96,
83.763304617,S1-C6-T0,Backend_Bound.Memory_Bound.DRAM_Bound,14.74,% Stalls,,mem_load_uops_retired.l3_miss:pp,0.00,5.06,
83.763304617,S1-C6-T0,Backend_Bound.Core_Bound.Ports_Utilization,55.99,% Clocks,,,0.00,5.07,
83.763304617,S1-C6-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C7,Frontend_Bound,41.67,% Slots,,,0.00,5.06,
83.763304617,S1-C7,Backend_Bound,36.93,% Slots,,,0.00,5.06,
83.763304617,S1-C7,Retiring,31.14,% Slots,,uops_retired.retire_slots:pp,0.00,5.53,
83.763304617,S1-C7,Frontend_Bound.Frontend_Latency,49.42,% Slots,,rs_events.empty_end,0.00,5.06,<==
83.763304617,S1-C7,Backend_Bound.Memory_Bound,14.81,% Slots,,,0.00,5.06,
83.763304617,S1-C7,Backend_Bound.Core_Bound,22.12,% Slots,,,0.00,5.06,
83.763304617,S1-C7,Retiring.Microcode_Sequencer,6.41,% Slots,,idq.ms_uops,0.00,5.53,
83.763304617,S1-C7-T0,Frontend_Bound.Frontend_Latency.Branch_Resteers,7.01,% Clocks_est,,br_misp_retired.all_branches,0.00,5.54,
83.763304617,S1-C7-T0,Frontend_Bound.Frontend_Latency.MS_Switches,7.33,% Clocks,,idq.ms_switches,0.00,5.53,
83.763304617,S1-C7-T0,Backend_Bound.Memory_Bound.L1_Bound,13.02,% Stalls,,mem_load_uops_retired.l1_hit:pp mem_load_uops_retired.hit_lfb:pp,0.00,5.07,
83.763304617,S1-C7-T0,Backend_Bound.Memory_Bound.L3_Bound,7.05,% Stalls,,mem_load_uops_retired.l3_hit:pp,0.00,5.07,
83.763304617,S1-C7-T0,Backend_Bound.Core_Bound.Ports_Utilization,27.99,% Clocks,,,0.00,5.06,
83.763304617,S1-C7-T0,MUX,5.05,%,,,0.00,100.0,
83.763304617,S0-C0-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S0-C1-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S0-C2-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S0-C3-T1,MUX,5.04,%,,,0.00,100.0,
83.763304617,S0-C4-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S0-C5-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S0-C6-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S0-C7-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C0-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C1-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C2-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C3-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C4-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C5-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C6-T1,MUX,5.05,%,,,0.00,100.0,
83.763304617,S1-C7-T1,MUX,5.05,%,,,0.00,100.0,
