INF	INF	INF	INF	INF	alignment-faults
0.970	1.045	0.996	0.997	0.983	branches
0.979	1.040	0.997	1.005	0.991	branch-misses
1.009	0.994	1.000	1.006	1.006	branch-miss-pct
1.000	1.000	1.000	1.000	1.000	bus-cycles
1.027	1.025	1.014	1.147	1.101	cache-misses
1.037	0.965	0.973	1.041	1.046	cache-miss-pct
0.990	1.061	1.042	1.102	1.052	cache-references
0.895	1.102	1.434	1.434	1.613	context-switches
0.979	1.038	0.997	0.992	0.981	cycles
1.022	1.025	1.015	1.034	1.026	dTLB-load-misses
0.932	0.963	0.948	0.943	0.924	dTLB-load-miss-pct
1.097	1.065	1.070	1.097	1.110	dTLB-loads
1.000	1.000	1.000	1.000	1.000	dTLB-store-misses
1.000	1.000	1.000	1.000	1.000	dTLB-stores
3.370	1.000	3.296	2.370	2.556	faults
1.001	1.001	1.003	1.003	1.002	GHz
0.971	1.042	0.994	0.994	0.981	instructions
0.989	1.000	0.989	1.000	1.000	ipc
0.871	0.922	0.977	0.940	0.962	iTLB-load-misses
0.879	0.854	0.903	0.882	0.913	iTLB-load-miss-pct
0.991	1.080	1.083	1.065	1.054	iTLB-loads
0.998	1.016	1.053	1.058	1.039	L1-dcache-load-misses
0.989	1.025	1.018	1.016	1.005	L1-dcache-load-miss-pct
1.009	0.990	1.034	1.041	1.032	L1-dcache-loads
1.000	1.000	1.000	1.000	1.000	L1-dcache-stores
1.244	0.985	0.993	0.896	0.881	L1-icache-load-miss-pct
0.994	1.036	1.039	1.008	1.018	L1-icache-loads
1.240	1.023	1.034	0.904	0.903	L1-icache-loads-misses
1.000	1.000	1.000	1.000	1.000	LLC-load-misses
1.000	1.000	1.000	1.000	1.000	LLC-loads
1.000	1.000	1.000	1.000	1.000	LLC-prefetches
1.000	1.000	1.000	1.000	1.000	LLC-store-misses
1.000	1.000	1.000	1.000	1.000	LLC-stores
13.000	0.500	12.000	8.500	8.000	major-faults
1.064	1.249	1.357	1.166	1.220	migratons
1.696	1.087	1.783	1.304	1.609	minor-faults
0.987	1.002	1.001	1.079	1.020	stalled-cycles-backend
0.971	1.029	1.056	1.023	1.022	stalled-cycles-frontend
