
Atom2020.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002788  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d8  08002848  08002848  00012848  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002920  08002920  00012920  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08002924  08002924  00012924  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000007c  20000000  08002928  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000f4  2000007c  080029a4  0002007c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000170  080029a4  00020170  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000c1f8  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001e1e  00000000  00000000  0002c29c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00007330  00000000  00000000  0002e0ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000940  00000000  00000000  000353f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000d28  00000000  00000000  00035d30  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004b33  00000000  00000000  00036a58  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003692  00000000  00000000  0003b58b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003ec1d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002380  00000000  00000000  0003ec9c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002830 	.word	0x08002830

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	08002830 	.word	0x08002830

08000108 <__gnu_thumb1_case_sqi>:
 8000108:	b402      	push	{r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0049      	lsls	r1, r1, #1
 8000110:	5609      	ldrsb	r1, [r1, r0]
 8000112:	0049      	lsls	r1, r1, #1
 8000114:	448e      	add	lr, r1
 8000116:	bc02      	pop	{r1}
 8000118:	4770      	bx	lr
 800011a:	46c0      	nop			; (mov r8, r8)

0800011c <__gnu_thumb1_case_uqi>:
 800011c:	b402      	push	{r1}
 800011e:	4671      	mov	r1, lr
 8000120:	0849      	lsrs	r1, r1, #1
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	5c09      	ldrb	r1, [r1, r0]
 8000126:	0049      	lsls	r1, r1, #1
 8000128:	448e      	add	lr, r1
 800012a:	bc02      	pop	{r1}
 800012c:	4770      	bx	lr
 800012e:	46c0      	nop			; (mov r8, r8)

08000130 <__udivsi3>:
 8000130:	2200      	movs	r2, #0
 8000132:	0843      	lsrs	r3, r0, #1
 8000134:	428b      	cmp	r3, r1
 8000136:	d374      	bcc.n	8000222 <__udivsi3+0xf2>
 8000138:	0903      	lsrs	r3, r0, #4
 800013a:	428b      	cmp	r3, r1
 800013c:	d35f      	bcc.n	80001fe <__udivsi3+0xce>
 800013e:	0a03      	lsrs	r3, r0, #8
 8000140:	428b      	cmp	r3, r1
 8000142:	d344      	bcc.n	80001ce <__udivsi3+0x9e>
 8000144:	0b03      	lsrs	r3, r0, #12
 8000146:	428b      	cmp	r3, r1
 8000148:	d328      	bcc.n	800019c <__udivsi3+0x6c>
 800014a:	0c03      	lsrs	r3, r0, #16
 800014c:	428b      	cmp	r3, r1
 800014e:	d30d      	bcc.n	800016c <__udivsi3+0x3c>
 8000150:	22ff      	movs	r2, #255	; 0xff
 8000152:	0209      	lsls	r1, r1, #8
 8000154:	ba12      	rev	r2, r2
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d302      	bcc.n	8000162 <__udivsi3+0x32>
 800015c:	1212      	asrs	r2, r2, #8
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	d065      	beq.n	800022e <__udivsi3+0xfe>
 8000162:	0b03      	lsrs	r3, r0, #12
 8000164:	428b      	cmp	r3, r1
 8000166:	d319      	bcc.n	800019c <__udivsi3+0x6c>
 8000168:	e000      	b.n	800016c <__udivsi3+0x3c>
 800016a:	0a09      	lsrs	r1, r1, #8
 800016c:	0bc3      	lsrs	r3, r0, #15
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x46>
 8000172:	03cb      	lsls	r3, r1, #15
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b83      	lsrs	r3, r0, #14
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x52>
 800017e:	038b      	lsls	r3, r1, #14
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b43      	lsrs	r3, r0, #13
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x5e>
 800018a:	034b      	lsls	r3, r1, #13
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b03      	lsrs	r3, r0, #12
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x6a>
 8000196:	030b      	lsls	r3, r1, #12
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0ac3      	lsrs	r3, r0, #11
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x76>
 80001a2:	02cb      	lsls	r3, r1, #11
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a83      	lsrs	r3, r0, #10
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x82>
 80001ae:	028b      	lsls	r3, r1, #10
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a43      	lsrs	r3, r0, #9
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x8e>
 80001ba:	024b      	lsls	r3, r1, #9
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a03      	lsrs	r3, r0, #8
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x9a>
 80001c6:	020b      	lsls	r3, r1, #8
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	d2cd      	bcs.n	800016a <__udivsi3+0x3a>
 80001ce:	09c3      	lsrs	r3, r0, #7
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xa8>
 80001d4:	01cb      	lsls	r3, r1, #7
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0983      	lsrs	r3, r0, #6
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xb4>
 80001e0:	018b      	lsls	r3, r1, #6
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0943      	lsrs	r3, r0, #5
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xc0>
 80001ec:	014b      	lsls	r3, r1, #5
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0903      	lsrs	r3, r0, #4
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xcc>
 80001f8:	010b      	lsls	r3, r1, #4
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	08c3      	lsrs	r3, r0, #3
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xd8>
 8000204:	00cb      	lsls	r3, r1, #3
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0883      	lsrs	r3, r0, #2
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xe4>
 8000210:	008b      	lsls	r3, r1, #2
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0843      	lsrs	r3, r0, #1
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xf0>
 800021c:	004b      	lsls	r3, r1, #1
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	1a41      	subs	r1, r0, r1
 8000224:	d200      	bcs.n	8000228 <__udivsi3+0xf8>
 8000226:	4601      	mov	r1, r0
 8000228:	4152      	adcs	r2, r2
 800022a:	4610      	mov	r0, r2
 800022c:	4770      	bx	lr
 800022e:	e7ff      	b.n	8000230 <__udivsi3+0x100>
 8000230:	b501      	push	{r0, lr}
 8000232:	2000      	movs	r0, #0
 8000234:	f000 f806 	bl	8000244 <__aeabi_idiv0>
 8000238:	bd02      	pop	{r1, pc}
 800023a:	46c0      	nop			; (mov r8, r8)

0800023c <__aeabi_uidivmod>:
 800023c:	2900      	cmp	r1, #0
 800023e:	d0f7      	beq.n	8000230 <__udivsi3+0x100>
 8000240:	e776      	b.n	8000130 <__udivsi3>
 8000242:	4770      	bx	lr

08000244 <__aeabi_idiv0>:
 8000244:	4770      	bx	lr
 8000246:	46c0      	nop			; (mov r8, r8)

08000248 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000248:	b570      	push	{r4, r5, r6, lr}
 800024a:	0005      	movs	r5, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800024c:	20fa      	movs	r0, #250	; 0xfa
 800024e:	4b0d      	ldr	r3, [pc, #52]	; (8000284 <HAL_InitTick+0x3c>)
 8000250:	0080      	lsls	r0, r0, #2
 8000252:	7819      	ldrb	r1, [r3, #0]
 8000254:	f7ff ff6c 	bl	8000130 <__udivsi3>
 8000258:	4b0b      	ldr	r3, [pc, #44]	; (8000288 <HAL_InitTick+0x40>)
 800025a:	0001      	movs	r1, r0
 800025c:	6818      	ldr	r0, [r3, #0]
 800025e:	f7ff ff67 	bl	8000130 <__udivsi3>
 8000262:	f000 f879 	bl	8000358 <HAL_SYSTICK_Config>
 8000266:	0004      	movs	r4, r0
  {
    return HAL_ERROR;
 8000268:	2001      	movs	r0, #1
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800026a:	2c00      	cmp	r4, #0
 800026c:	d109      	bne.n	8000282 <HAL_InitTick+0x3a>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800026e:	2d03      	cmp	r5, #3
 8000270:	d807      	bhi.n	8000282 <HAL_InitTick+0x3a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000272:	3802      	subs	r0, #2
 8000274:	0022      	movs	r2, r4
 8000276:	0029      	movs	r1, r5
 8000278:	f000 f83e 	bl	80002f8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800027c:	0020      	movs	r0, r4
 800027e:	4b03      	ldr	r3, [pc, #12]	; (800028c <HAL_InitTick+0x44>)
 8000280:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
}
 8000282:	bd70      	pop	{r4, r5, r6, pc}
 8000284:	20000000 	.word	0x20000000
 8000288:	20000014 	.word	0x20000014
 800028c:	20000004 	.word	0x20000004

08000290 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000290:	2310      	movs	r3, #16
 8000292:	4a06      	ldr	r2, [pc, #24]	; (80002ac <HAL_Init+0x1c>)
{
 8000294:	b510      	push	{r4, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000296:	6811      	ldr	r1, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 8000298:	2000      	movs	r0, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800029a:	430b      	orrs	r3, r1
 800029c:	6013      	str	r3, [r2, #0]
  HAL_InitTick(TICK_INT_PRIORITY);
 800029e:	f7ff ffd3 	bl	8000248 <HAL_InitTick>
  HAL_MspInit();
 80002a2:	f001 fa5f 	bl	8001764 <HAL_MspInit>
}
 80002a6:	2000      	movs	r0, #0
 80002a8:	bd10      	pop	{r4, pc}
 80002aa:	46c0      	nop			; (mov r8, r8)
 80002ac:	40022000 	.word	0x40022000

080002b0 <HAL_IncTick>:
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80002b0:	4a03      	ldr	r2, [pc, #12]	; (80002c0 <HAL_IncTick+0x10>)
 80002b2:	4b04      	ldr	r3, [pc, #16]	; (80002c4 <HAL_IncTick+0x14>)
 80002b4:	6811      	ldr	r1, [r2, #0]
 80002b6:	781b      	ldrb	r3, [r3, #0]
 80002b8:	185b      	adds	r3, r3, r1
 80002ba:	6013      	str	r3, [r2, #0]
}
 80002bc:	4770      	bx	lr
 80002be:	46c0      	nop			; (mov r8, r8)
 80002c0:	200000a4 	.word	0x200000a4
 80002c4:	20000000 	.word	0x20000000

080002c8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002c8:	4b01      	ldr	r3, [pc, #4]	; (80002d0 <HAL_GetTick+0x8>)
 80002ca:	6818      	ldr	r0, [r3, #0]
}
 80002cc:	4770      	bx	lr
 80002ce:	46c0      	nop			; (mov r8, r8)
 80002d0:	200000a4 	.word	0x200000a4

080002d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80002d4:	b570      	push	{r4, r5, r6, lr}
 80002d6:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80002d8:	f7ff fff6 	bl	80002c8 <HAL_GetTick>
 80002dc:	0005      	movs	r5, r0
  uint32_t wait = Delay;
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80002de:	1c63      	adds	r3, r4, #1
 80002e0:	d002      	beq.n	80002e8 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 80002e2:	4b04      	ldr	r3, [pc, #16]	; (80002f4 <HAL_Delay+0x20>)
 80002e4:	781b      	ldrb	r3, [r3, #0]
 80002e6:	18e4      	adds	r4, r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80002e8:	f7ff ffee 	bl	80002c8 <HAL_GetTick>
 80002ec:	1b40      	subs	r0, r0, r5
 80002ee:	4284      	cmp	r4, r0
 80002f0:	d8fa      	bhi.n	80002e8 <HAL_Delay+0x14>
  {
  }
}
 80002f2:	bd70      	pop	{r4, r5, r6, pc}
 80002f4:	20000000 	.word	0x20000000

080002f8 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002f8:	b570      	push	{r4, r5, r6, lr}
 80002fa:	0189      	lsls	r1, r1, #6
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
 80002fc:	2800      	cmp	r0, #0
 80002fe:	db12      	blt.n	8000326 <HAL_NVIC_SetPriority+0x2e>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000300:	0883      	lsrs	r3, r0, #2
 8000302:	4a13      	ldr	r2, [pc, #76]	; (8000350 <HAL_NVIC_SetPriority+0x58>)
 8000304:	2403      	movs	r4, #3
 8000306:	009b      	lsls	r3, r3, #2
 8000308:	189b      	adds	r3, r3, r2
 800030a:	22ff      	movs	r2, #255	; 0xff
 800030c:	4020      	ands	r0, r4
 800030e:	40a0      	lsls	r0, r4
 8000310:	0014      	movs	r4, r2
 8000312:	25c0      	movs	r5, #192	; 0xc0
 8000314:	4084      	lsls	r4, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000316:	4011      	ands	r1, r2
 8000318:	4081      	lsls	r1, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800031a:	00ad      	lsls	r5, r5, #2
 800031c:	595e      	ldr	r6, [r3, r5]
 800031e:	43a6      	bics	r6, r4
 8000320:	4331      	orrs	r1, r6
 8000322:	5159      	str	r1, [r3, r5]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
}
 8000324:	bd70      	pop	{r4, r5, r6, pc}
  }
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000326:	2403      	movs	r4, #3
 8000328:	230f      	movs	r3, #15
 800032a:	b2c0      	uxtb	r0, r0
 800032c:	4003      	ands	r3, r0
 800032e:	4020      	ands	r0, r4
 8000330:	40a0      	lsls	r0, r4
 8000332:	34fc      	adds	r4, #252	; 0xfc
 8000334:	0025      	movs	r5, r4
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000336:	4021      	ands	r1, r4
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000338:	4085      	lsls	r5, r0
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800033a:	4081      	lsls	r1, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800033c:	3b08      	subs	r3, #8
 800033e:	4a05      	ldr	r2, [pc, #20]	; (8000354 <HAL_NVIC_SetPriority+0x5c>)
 8000340:	089b      	lsrs	r3, r3, #2
 8000342:	009b      	lsls	r3, r3, #2
 8000344:	189b      	adds	r3, r3, r2
 8000346:	69da      	ldr	r2, [r3, #28]
 8000348:	43aa      	bics	r2, r5
 800034a:	4311      	orrs	r1, r2
 800034c:	61d9      	str	r1, [r3, #28]
 800034e:	e7e9      	b.n	8000324 <HAL_NVIC_SetPriority+0x2c>
 8000350:	e000e100 	.word	0xe000e100
 8000354:	e000ed00 	.word	0xe000ed00

08000358 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000358:	4a09      	ldr	r2, [pc, #36]	; (8000380 <HAL_SYSTICK_Config+0x28>)
 800035a:	1e43      	subs	r3, r0, #1
  {
    return (1UL);                                                   /* Reload value impossible */
 800035c:	2001      	movs	r0, #1
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800035e:	4293      	cmp	r3, r2
 8000360:	d80d      	bhi.n	800037e <HAL_SYSTICK_Config+0x26>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000362:	21c0      	movs	r1, #192	; 0xc0
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000364:	4a07      	ldr	r2, [pc, #28]	; (8000384 <HAL_SYSTICK_Config+0x2c>)
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000366:	4808      	ldr	r0, [pc, #32]	; (8000388 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000368:	6053      	str	r3, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800036a:	6a03      	ldr	r3, [r0, #32]
 800036c:	0609      	lsls	r1, r1, #24
 800036e:	021b      	lsls	r3, r3, #8
 8000370:	0a1b      	lsrs	r3, r3, #8
 8000372:	430b      	orrs	r3, r1
 8000374:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000376:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000378:	2307      	movs	r3, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800037a:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800037c:	6013      	str	r3, [r2, #0]
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800037e:	4770      	bx	lr
 8000380:	00ffffff 	.word	0x00ffffff
 8000384:	e000e010 	.word	0xe000e010
 8000388:	e000ed00 	.word	0xe000ed00

0800038c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 800038c:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800038e:	680b      	ldr	r3, [r1, #0]
{ 
 8000390:	b087      	sub	sp, #28
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000392:	9302      	str	r3, [sp, #8]
  uint32_t position = 0x00u;
 8000394:	2300      	movs	r3, #0
{ 
 8000396:	9101      	str	r1, [sp, #4]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000398:	9a02      	ldr	r2, [sp, #8]
 800039a:	40da      	lsrs	r2, r3
 800039c:	d101      	bne.n	80003a2 <HAL_GPIO_Init+0x16>
      }
    }

    position++;
  } 
}
 800039e:	b007      	add	sp, #28
 80003a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80003a2:	2201      	movs	r2, #1
 80003a4:	409a      	lsls	r2, r3
 80003a6:	9203      	str	r2, [sp, #12]
 80003a8:	9903      	ldr	r1, [sp, #12]
 80003aa:	9a02      	ldr	r2, [sp, #8]
 80003ac:	400a      	ands	r2, r1
 80003ae:	9200      	str	r2, [sp, #0]
    if (iocurrent != 0x00u)
 80003b0:	d100      	bne.n	80003b4 <HAL_GPIO_Init+0x28>
 80003b2:	e08c      	b.n	80004ce <HAL_GPIO_Init+0x142>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80003b4:	9a01      	ldr	r2, [sp, #4]
 80003b6:	2110      	movs	r1, #16
 80003b8:	6852      	ldr	r2, [r2, #4]
 80003ba:	0016      	movs	r6, r2
 80003bc:	438e      	bics	r6, r1
 80003be:	2e02      	cmp	r6, #2
 80003c0:	d10e      	bne.n	80003e0 <HAL_GPIO_Init+0x54>
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80003c2:	2507      	movs	r5, #7
 80003c4:	401d      	ands	r5, r3
 80003c6:	00ad      	lsls	r5, r5, #2
 80003c8:	3901      	subs	r1, #1
 80003ca:	40a9      	lsls	r1, r5
        temp = GPIOx->AFR[position >> 3u];
 80003cc:	08dc      	lsrs	r4, r3, #3
 80003ce:	00a4      	lsls	r4, r4, #2
 80003d0:	1904      	adds	r4, r0, r4
 80003d2:	6a27      	ldr	r7, [r4, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80003d4:	438f      	bics	r7, r1
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80003d6:	9901      	ldr	r1, [sp, #4]
 80003d8:	6909      	ldr	r1, [r1, #16]
 80003da:	40a9      	lsls	r1, r5
 80003dc:	430f      	orrs	r7, r1
        GPIOx->AFR[position >> 3u] = temp;
 80003de:	6227      	str	r7, [r4, #32]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80003e0:	2403      	movs	r4, #3
 80003e2:	005f      	lsls	r7, r3, #1
 80003e4:	40bc      	lsls	r4, r7
 80003e6:	43e4      	mvns	r4, r4
      temp = GPIOx->MODER;
 80003e8:	6805      	ldr	r5, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003ea:	3e01      	subs	r6, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80003ec:	4025      	ands	r5, r4
 80003ee:	46ac      	mov	ip, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80003f0:	2503      	movs	r5, #3
 80003f2:	4015      	ands	r5, r2
 80003f4:	40bd      	lsls	r5, r7
 80003f6:	4661      	mov	r1, ip
 80003f8:	430d      	orrs	r5, r1
      GPIOx->MODER = temp;
 80003fa:	6005      	str	r5, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80003fc:	2e01      	cmp	r6, #1
 80003fe:	d80f      	bhi.n	8000420 <HAL_GPIO_Init+0x94>
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000400:	9901      	ldr	r1, [sp, #4]
        temp = GPIOx->OSPEEDR;
 8000402:	6886      	ldr	r6, [r0, #8]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000404:	68cd      	ldr	r5, [r1, #12]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000406:	4026      	ands	r6, r4
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000408:	40bd      	lsls	r5, r7
 800040a:	4335      	orrs	r5, r6
        GPIOx->OSPEEDR = temp;
 800040c:	6085      	str	r5, [r0, #8]
        temp = GPIOx->OTYPER;
 800040e:	6846      	ldr	r6, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000410:	9903      	ldr	r1, [sp, #12]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000412:	0915      	lsrs	r5, r2, #4
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000414:	438e      	bics	r6, r1
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000416:	2101      	movs	r1, #1
 8000418:	400d      	ands	r5, r1
 800041a:	409d      	lsls	r5, r3
 800041c:	4335      	orrs	r5, r6
        GPIOx->OTYPER = temp;
 800041e:	6045      	str	r5, [r0, #4]
      temp = GPIOx->PUPDR;
 8000420:	68c5      	ldr	r5, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000422:	9901      	ldr	r1, [sp, #4]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000424:	402c      	ands	r4, r5
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000426:	688d      	ldr	r5, [r1, #8]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000428:	2180      	movs	r1, #128	; 0x80
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800042a:	40bd      	lsls	r5, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800042c:	0549      	lsls	r1, r1, #21
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800042e:	432c      	orrs	r4, r5
      GPIOx->PUPDR = temp;
 8000430:	60c4      	str	r4, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000432:	420a      	tst	r2, r1
 8000434:	d04b      	beq.n	80004ce <HAL_GPIO_Init+0x142>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000436:	2101      	movs	r1, #1
 8000438:	4c26      	ldr	r4, [pc, #152]	; (80004d4 <HAL_GPIO_Init+0x148>)
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800043a:	2603      	movs	r6, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800043c:	69a5      	ldr	r5, [r4, #24]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800043e:	401e      	ands	r6, r3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000440:	430d      	orrs	r5, r1
 8000442:	61a5      	str	r5, [r4, #24]
 8000444:	69a4      	ldr	r4, [r4, #24]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000446:	089d      	lsrs	r5, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000448:	400c      	ands	r4, r1
 800044a:	9405      	str	r4, [sp, #20]
 800044c:	9c05      	ldr	r4, [sp, #20]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800044e:	240f      	movs	r4, #15
 8000450:	4921      	ldr	r1, [pc, #132]	; (80004d8 <HAL_GPIO_Init+0x14c>)
 8000452:	00ad      	lsls	r5, r5, #2
 8000454:	00b6      	lsls	r6, r6, #2
 8000456:	186d      	adds	r5, r5, r1
 8000458:	40b4      	lsls	r4, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800045a:	2190      	movs	r1, #144	; 0x90
        temp = SYSCFG->EXTICR[position >> 2u];
 800045c:	68af      	ldr	r7, [r5, #8]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800045e:	05c9      	lsls	r1, r1, #23
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000460:	43a7      	bics	r7, r4
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000462:	2400      	movs	r4, #0
 8000464:	4288      	cmp	r0, r1
 8000466:	d00c      	beq.n	8000482 <HAL_GPIO_Init+0xf6>
 8000468:	491c      	ldr	r1, [pc, #112]	; (80004dc <HAL_GPIO_Init+0x150>)
 800046a:	3401      	adds	r4, #1
 800046c:	4288      	cmp	r0, r1
 800046e:	d008      	beq.n	8000482 <HAL_GPIO_Init+0xf6>
 8000470:	491b      	ldr	r1, [pc, #108]	; (80004e0 <HAL_GPIO_Init+0x154>)
 8000472:	3401      	adds	r4, #1
 8000474:	4288      	cmp	r0, r1
 8000476:	d004      	beq.n	8000482 <HAL_GPIO_Init+0xf6>
 8000478:	491a      	ldr	r1, [pc, #104]	; (80004e4 <HAL_GPIO_Init+0x158>)
 800047a:	3403      	adds	r4, #3
 800047c:	4288      	cmp	r0, r1
 800047e:	d100      	bne.n	8000482 <HAL_GPIO_Init+0xf6>
 8000480:	3c02      	subs	r4, #2
 8000482:	40b4      	lsls	r4, r6
        temp &= ~(iocurrent);
 8000484:	9900      	ldr	r1, [sp, #0]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000486:	433c      	orrs	r4, r7
          temp |= iocurrent;
 8000488:	000e      	movs	r6, r1
        SYSCFG->EXTICR[position >> 2u] = temp;
 800048a:	60ac      	str	r4, [r5, #8]
        temp = EXTI->IMR;
 800048c:	4c16      	ldr	r4, [pc, #88]	; (80004e8 <HAL_GPIO_Init+0x15c>)
        temp &= ~(iocurrent);
 800048e:	43cd      	mvns	r5, r1
        temp = EXTI->IMR;
 8000490:	6827      	ldr	r7, [r4, #0]
          temp |= iocurrent;
 8000492:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000494:	03d1      	lsls	r1, r2, #15
 8000496:	d401      	bmi.n	800049c <HAL_GPIO_Init+0x110>
        temp &= ~(iocurrent);
 8000498:	003e      	movs	r6, r7
 800049a:	402e      	ands	r6, r5
        EXTI->IMR = temp;
 800049c:	6026      	str	r6, [r4, #0]
        temp = EXTI->EMR;
 800049e:	6867      	ldr	r7, [r4, #4]
          temp |= iocurrent;
 80004a0:	9e00      	ldr	r6, [sp, #0]
 80004a2:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80004a4:	0391      	lsls	r1, r2, #14
 80004a6:	d401      	bmi.n	80004ac <HAL_GPIO_Init+0x120>
        temp &= ~(iocurrent);
 80004a8:	003e      	movs	r6, r7
 80004aa:	402e      	ands	r6, r5
        EXTI->EMR = temp;
 80004ac:	6066      	str	r6, [r4, #4]
        temp = EXTI->RTSR;
 80004ae:	68a7      	ldr	r7, [r4, #8]
          temp |= iocurrent;
 80004b0:	9e00      	ldr	r6, [sp, #0]
 80004b2:	433e      	orrs	r6, r7
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80004b4:	02d1      	lsls	r1, r2, #11
 80004b6:	d401      	bmi.n	80004bc <HAL_GPIO_Init+0x130>
        temp &= ~(iocurrent);
 80004b8:	003e      	movs	r6, r7
 80004ba:	402e      	ands	r6, r5
        EXTI->RTSR = temp;
 80004bc:	60a6      	str	r6, [r4, #8]
        temp = EXTI->FTSR;
 80004be:	68e6      	ldr	r6, [r4, #12]
          temp |= iocurrent;
 80004c0:	9f00      	ldr	r7, [sp, #0]
 80004c2:	4337      	orrs	r7, r6
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80004c4:	0292      	lsls	r2, r2, #10
 80004c6:	d401      	bmi.n	80004cc <HAL_GPIO_Init+0x140>
        temp &= ~(iocurrent);
 80004c8:	402e      	ands	r6, r5
 80004ca:	0037      	movs	r7, r6
        EXTI->FTSR = temp;
 80004cc:	60e7      	str	r7, [r4, #12]
    position++;
 80004ce:	3301      	adds	r3, #1
 80004d0:	e762      	b.n	8000398 <HAL_GPIO_Init+0xc>
 80004d2:	46c0      	nop			; (mov r8, r8)
 80004d4:	40021000 	.word	0x40021000
 80004d8:	40010000 	.word	0x40010000
 80004dc:	48000400 	.word	0x48000400
 80004e0:	48000800 	.word	0x48000800
 80004e4:	48000c00 	.word	0x48000c00
 80004e8:	40010400 	.word	0x40010400

080004ec <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80004ec:	6900      	ldr	r0, [r0, #16]
 80004ee:	4008      	ands	r0, r1
 80004f0:	1e41      	subs	r1, r0, #1
 80004f2:	4188      	sbcs	r0, r1
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
 80004f4:	b2c0      	uxtb	r0, r0
  }
 80004f6:	4770      	bx	lr

080004f8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80004f8:	2a00      	cmp	r2, #0
 80004fa:	d001      	beq.n	8000500 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80004fc:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80004fe:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000500:	6281      	str	r1, [r0, #40]	; 0x28
}
 8000502:	e7fc      	b.n	80004fe <HAL_GPIO_WritePin+0x6>

08000504 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 8000504:	6943      	ldr	r3, [r0, #20]
 8000506:	4219      	tst	r1, r3
 8000508:	d000      	beq.n	800050c <HAL_GPIO_TogglePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800050a:	0409      	lsls	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800050c:	6181      	str	r1, [r0, #24]
  }
}
 800050e:	4770      	bx	lr

08000510 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000510:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000512:	0004      	movs	r4, r0
 8000514:	b085      	sub	sp, #20
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000516:	2800      	cmp	r0, #0
 8000518:	d102      	bne.n	8000520 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 800051a:	2001      	movs	r0, #1
      }
    }
  }

  return HAL_OK;
}
 800051c:	b005      	add	sp, #20
 800051e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000520:	6803      	ldr	r3, [r0, #0]
 8000522:	07db      	lsls	r3, r3, #31
 8000524:	d42e      	bmi.n	8000584 <HAL_RCC_OscConfig+0x74>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000526:	6823      	ldr	r3, [r4, #0]
 8000528:	079b      	lsls	r3, r3, #30
 800052a:	d47e      	bmi.n	800062a <HAL_RCC_OscConfig+0x11a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800052c:	6823      	ldr	r3, [r4, #0]
 800052e:	071b      	lsls	r3, r3, #28
 8000530:	d500      	bpl.n	8000534 <HAL_RCC_OscConfig+0x24>
 8000532:	e0ba      	b.n	80006aa <HAL_RCC_OscConfig+0x19a>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000534:	6823      	ldr	r3, [r4, #0]
 8000536:	075b      	lsls	r3, r3, #29
 8000538:	d500      	bpl.n	800053c <HAL_RCC_OscConfig+0x2c>
 800053a:	e0dd      	b.n	80006f8 <HAL_RCC_OscConfig+0x1e8>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 800053c:	6823      	ldr	r3, [r4, #0]
 800053e:	06db      	lsls	r3, r3, #27
 8000540:	d51a      	bpl.n	8000578 <HAL_RCC_OscConfig+0x68>
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000542:	6962      	ldr	r2, [r4, #20]
 8000544:	4db4      	ldr	r5, [pc, #720]	; (8000818 <HAL_RCC_OscConfig+0x308>)
 8000546:	2304      	movs	r3, #4
 8000548:	2a01      	cmp	r2, #1
 800054a:	d000      	beq.n	800054e <HAL_RCC_OscConfig+0x3e>
 800054c:	e149      	b.n	80007e2 <HAL_RCC_OscConfig+0x2d2>
      __HAL_RCC_HSI14ADC_DISABLE();
 800054e:	6b69      	ldr	r1, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000550:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000552:	430b      	orrs	r3, r1
 8000554:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_ENABLE();
 8000556:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000558:	431a      	orrs	r2, r3
 800055a:	636a      	str	r2, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 800055c:	f7ff feb4 	bl	80002c8 <HAL_GetTick>
 8000560:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000562:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000564:	4233      	tst	r3, r6
 8000566:	d100      	bne.n	800056a <HAL_RCC_OscConfig+0x5a>
 8000568:	e134      	b.n	80007d4 <HAL_RCC_OscConfig+0x2c4>
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800056a:	21f8      	movs	r1, #248	; 0xf8
 800056c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 800056e:	69a3      	ldr	r3, [r4, #24]
 8000570:	438a      	bics	r2, r1
 8000572:	00db      	lsls	r3, r3, #3
 8000574:	4313      	orrs	r3, r2
 8000576:	636b      	str	r3, [r5, #52]	; 0x34
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000578:	6a23      	ldr	r3, [r4, #32]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d000      	beq.n	8000580 <HAL_RCC_OscConfig+0x70>
 800057e:	e157      	b.n	8000830 <HAL_RCC_OscConfig+0x320>
  return HAL_OK;
 8000580:	2000      	movs	r0, #0
 8000582:	e7cb      	b.n	800051c <HAL_RCC_OscConfig+0xc>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000584:	210c      	movs	r1, #12
 8000586:	4da4      	ldr	r5, [pc, #656]	; (8000818 <HAL_RCC_OscConfig+0x308>)
 8000588:	686a      	ldr	r2, [r5, #4]
 800058a:	400a      	ands	r2, r1
 800058c:	2a04      	cmp	r2, #4
 800058e:	d006      	beq.n	800059e <HAL_RCC_OscConfig+0x8e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000590:	686b      	ldr	r3, [r5, #4]
 8000592:	400b      	ands	r3, r1
 8000594:	2b08      	cmp	r3, #8
 8000596:	d109      	bne.n	80005ac <HAL_RCC_OscConfig+0x9c>
 8000598:	686b      	ldr	r3, [r5, #4]
 800059a:	03db      	lsls	r3, r3, #15
 800059c:	d506      	bpl.n	80005ac <HAL_RCC_OscConfig+0x9c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800059e:	682b      	ldr	r3, [r5, #0]
 80005a0:	039b      	lsls	r3, r3, #14
 80005a2:	d5c0      	bpl.n	8000526 <HAL_RCC_OscConfig+0x16>
 80005a4:	6863      	ldr	r3, [r4, #4]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d1bd      	bne.n	8000526 <HAL_RCC_OscConfig+0x16>
 80005aa:	e7b6      	b.n	800051a <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005ac:	6863      	ldr	r3, [r4, #4]
 80005ae:	2b01      	cmp	r3, #1
 80005b0:	d113      	bne.n	80005da <HAL_RCC_OscConfig+0xca>
 80005b2:	2380      	movs	r3, #128	; 0x80
 80005b4:	682a      	ldr	r2, [r5, #0]
 80005b6:	025b      	lsls	r3, r3, #9
 80005b8:	4313      	orrs	r3, r2
 80005ba:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80005bc:	f7ff fe84 	bl	80002c8 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005c0:	2680      	movs	r6, #128	; 0x80
        tickstart = HAL_GetTick();
 80005c2:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80005c4:	02b6      	lsls	r6, r6, #10
 80005c6:	682b      	ldr	r3, [r5, #0]
 80005c8:	4233      	tst	r3, r6
 80005ca:	d1ac      	bne.n	8000526 <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005cc:	f7ff fe7c 	bl	80002c8 <HAL_GetTick>
 80005d0:	1bc0      	subs	r0, r0, r7
 80005d2:	2864      	cmp	r0, #100	; 0x64
 80005d4:	d9f7      	bls.n	80005c6 <HAL_RCC_OscConfig+0xb6>
            return HAL_TIMEOUT;
 80005d6:	2003      	movs	r0, #3
 80005d8:	e7a0      	b.n	800051c <HAL_RCC_OscConfig+0xc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005da:	2b00      	cmp	r3, #0
 80005dc:	d115      	bne.n	800060a <HAL_RCC_OscConfig+0xfa>
 80005de:	682b      	ldr	r3, [r5, #0]
 80005e0:	4a8e      	ldr	r2, [pc, #568]	; (800081c <HAL_RCC_OscConfig+0x30c>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005e2:	2680      	movs	r6, #128	; 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005e4:	4013      	ands	r3, r2
 80005e6:	602b      	str	r3, [r5, #0]
 80005e8:	682b      	ldr	r3, [r5, #0]
 80005ea:	4a8d      	ldr	r2, [pc, #564]	; (8000820 <HAL_RCC_OscConfig+0x310>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005ec:	02b6      	lsls	r6, r6, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80005ee:	4013      	ands	r3, r2
 80005f0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80005f2:	f7ff fe69 	bl	80002c8 <HAL_GetTick>
 80005f6:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80005f8:	682b      	ldr	r3, [r5, #0]
 80005fa:	4233      	tst	r3, r6
 80005fc:	d093      	beq.n	8000526 <HAL_RCC_OscConfig+0x16>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80005fe:	f7ff fe63 	bl	80002c8 <HAL_GetTick>
 8000602:	1bc0      	subs	r0, r0, r7
 8000604:	2864      	cmp	r0, #100	; 0x64
 8000606:	d9f7      	bls.n	80005f8 <HAL_RCC_OscConfig+0xe8>
 8000608:	e7e5      	b.n	80005d6 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800060a:	2b05      	cmp	r3, #5
 800060c:	d105      	bne.n	800061a <HAL_RCC_OscConfig+0x10a>
 800060e:	2380      	movs	r3, #128	; 0x80
 8000610:	682a      	ldr	r2, [r5, #0]
 8000612:	02db      	lsls	r3, r3, #11
 8000614:	4313      	orrs	r3, r2
 8000616:	602b      	str	r3, [r5, #0]
 8000618:	e7cb      	b.n	80005b2 <HAL_RCC_OscConfig+0xa2>
 800061a:	682b      	ldr	r3, [r5, #0]
 800061c:	4a7f      	ldr	r2, [pc, #508]	; (800081c <HAL_RCC_OscConfig+0x30c>)
 800061e:	4013      	ands	r3, r2
 8000620:	602b      	str	r3, [r5, #0]
 8000622:	682b      	ldr	r3, [r5, #0]
 8000624:	4a7e      	ldr	r2, [pc, #504]	; (8000820 <HAL_RCC_OscConfig+0x310>)
 8000626:	4013      	ands	r3, r2
 8000628:	e7c7      	b.n	80005ba <HAL_RCC_OscConfig+0xaa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800062a:	220c      	movs	r2, #12
 800062c:	4d7a      	ldr	r5, [pc, #488]	; (8000818 <HAL_RCC_OscConfig+0x308>)
 800062e:	686b      	ldr	r3, [r5, #4]
 8000630:	4213      	tst	r3, r2
 8000632:	d006      	beq.n	8000642 <HAL_RCC_OscConfig+0x132>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000634:	686b      	ldr	r3, [r5, #4]
 8000636:	4013      	ands	r3, r2
 8000638:	2b08      	cmp	r3, #8
 800063a:	d111      	bne.n	8000660 <HAL_RCC_OscConfig+0x150>
 800063c:	686b      	ldr	r3, [r5, #4]
 800063e:	03db      	lsls	r3, r3, #15
 8000640:	d40e      	bmi.n	8000660 <HAL_RCC_OscConfig+0x150>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000642:	682b      	ldr	r3, [r5, #0]
 8000644:	079b      	lsls	r3, r3, #30
 8000646:	d503      	bpl.n	8000650 <HAL_RCC_OscConfig+0x140>
 8000648:	68e3      	ldr	r3, [r4, #12]
 800064a:	2b01      	cmp	r3, #1
 800064c:	d000      	beq.n	8000650 <HAL_RCC_OscConfig+0x140>
 800064e:	e764      	b.n	800051a <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000650:	21f8      	movs	r1, #248	; 0xf8
 8000652:	682a      	ldr	r2, [r5, #0]
 8000654:	6923      	ldr	r3, [r4, #16]
 8000656:	438a      	bics	r2, r1
 8000658:	00db      	lsls	r3, r3, #3
 800065a:	4313      	orrs	r3, r2
 800065c:	602b      	str	r3, [r5, #0]
 800065e:	e765      	b.n	800052c <HAL_RCC_OscConfig+0x1c>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000660:	68e2      	ldr	r2, [r4, #12]
 8000662:	2301      	movs	r3, #1
 8000664:	2a00      	cmp	r2, #0
 8000666:	d00f      	beq.n	8000688 <HAL_RCC_OscConfig+0x178>
        __HAL_RCC_HSI_ENABLE();
 8000668:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800066a:	2602      	movs	r6, #2
        __HAL_RCC_HSI_ENABLE();
 800066c:	4313      	orrs	r3, r2
 800066e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000670:	f7ff fe2a 	bl	80002c8 <HAL_GetTick>
 8000674:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000676:	682b      	ldr	r3, [r5, #0]
 8000678:	4233      	tst	r3, r6
 800067a:	d1e9      	bne.n	8000650 <HAL_RCC_OscConfig+0x140>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800067c:	f7ff fe24 	bl	80002c8 <HAL_GetTick>
 8000680:	1bc0      	subs	r0, r0, r7
 8000682:	2802      	cmp	r0, #2
 8000684:	d9f7      	bls.n	8000676 <HAL_RCC_OscConfig+0x166>
 8000686:	e7a6      	b.n	80005d6 <HAL_RCC_OscConfig+0xc6>
        __HAL_RCC_HSI_DISABLE();
 8000688:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800068a:	2602      	movs	r6, #2
        __HAL_RCC_HSI_DISABLE();
 800068c:	439a      	bics	r2, r3
 800068e:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 8000690:	f7ff fe1a 	bl	80002c8 <HAL_GetTick>
 8000694:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000696:	682b      	ldr	r3, [r5, #0]
 8000698:	4233      	tst	r3, r6
 800069a:	d100      	bne.n	800069e <HAL_RCC_OscConfig+0x18e>
 800069c:	e746      	b.n	800052c <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800069e:	f7ff fe13 	bl	80002c8 <HAL_GetTick>
 80006a2:	1bc0      	subs	r0, r0, r7
 80006a4:	2802      	cmp	r0, #2
 80006a6:	d9f6      	bls.n	8000696 <HAL_RCC_OscConfig+0x186>
 80006a8:	e795      	b.n	80005d6 <HAL_RCC_OscConfig+0xc6>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80006aa:	69e2      	ldr	r2, [r4, #28]
 80006ac:	2301      	movs	r3, #1
 80006ae:	4d5a      	ldr	r5, [pc, #360]	; (8000818 <HAL_RCC_OscConfig+0x308>)
 80006b0:	2a00      	cmp	r2, #0
 80006b2:	d010      	beq.n	80006d6 <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_LSI_ENABLE();
 80006b4:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006b6:	2602      	movs	r6, #2
      __HAL_RCC_LSI_ENABLE();
 80006b8:	4313      	orrs	r3, r2
 80006ba:	626b      	str	r3, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006bc:	f7ff fe04 	bl	80002c8 <HAL_GetTick>
 80006c0:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80006c2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80006c4:	4233      	tst	r3, r6
 80006c6:	d000      	beq.n	80006ca <HAL_RCC_OscConfig+0x1ba>
 80006c8:	e734      	b.n	8000534 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006ca:	f7ff fdfd 	bl	80002c8 <HAL_GetTick>
 80006ce:	1bc0      	subs	r0, r0, r7
 80006d0:	2802      	cmp	r0, #2
 80006d2:	d9f6      	bls.n	80006c2 <HAL_RCC_OscConfig+0x1b2>
 80006d4:	e77f      	b.n	80005d6 <HAL_RCC_OscConfig+0xc6>
      __HAL_RCC_LSI_DISABLE();
 80006d6:	6a6a      	ldr	r2, [r5, #36]	; 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006d8:	2602      	movs	r6, #2
      __HAL_RCC_LSI_DISABLE();
 80006da:	439a      	bics	r2, r3
 80006dc:	626a      	str	r2, [r5, #36]	; 0x24
      tickstart = HAL_GetTick();
 80006de:	f7ff fdf3 	bl	80002c8 <HAL_GetTick>
 80006e2:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80006e4:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80006e6:	4233      	tst	r3, r6
 80006e8:	d100      	bne.n	80006ec <HAL_RCC_OscConfig+0x1dc>
 80006ea:	e723      	b.n	8000534 <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80006ec:	f7ff fdec 	bl	80002c8 <HAL_GetTick>
 80006f0:	1bc0      	subs	r0, r0, r7
 80006f2:	2802      	cmp	r0, #2
 80006f4:	d9f6      	bls.n	80006e4 <HAL_RCC_OscConfig+0x1d4>
 80006f6:	e76e      	b.n	80005d6 <HAL_RCC_OscConfig+0xc6>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006f8:	2280      	movs	r2, #128	; 0x80
    FlagStatus       pwrclkchanged = RESET;
 80006fa:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80006fc:	4d46      	ldr	r5, [pc, #280]	; (8000818 <HAL_RCC_OscConfig+0x308>)
 80006fe:	0552      	lsls	r2, r2, #21
 8000700:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 8000702:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000704:	4213      	tst	r3, r2
 8000706:	d108      	bne.n	800071a <HAL_RCC_OscConfig+0x20a>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000708:	69eb      	ldr	r3, [r5, #28]
 800070a:	4313      	orrs	r3, r2
 800070c:	61eb      	str	r3, [r5, #28]
 800070e:	69eb      	ldr	r3, [r5, #28]
 8000710:	4013      	ands	r3, r2
 8000712:	9303      	str	r3, [sp, #12]
 8000714:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 8000716:	2301      	movs	r3, #1
 8000718:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800071a:	2780      	movs	r7, #128	; 0x80
 800071c:	4e41      	ldr	r6, [pc, #260]	; (8000824 <HAL_RCC_OscConfig+0x314>)
 800071e:	007f      	lsls	r7, r7, #1
 8000720:	6833      	ldr	r3, [r6, #0]
 8000722:	423b      	tst	r3, r7
 8000724:	d006      	beq.n	8000734 <HAL_RCC_OscConfig+0x224>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000726:	68a3      	ldr	r3, [r4, #8]
 8000728:	2b01      	cmp	r3, #1
 800072a:	d113      	bne.n	8000754 <HAL_RCC_OscConfig+0x244>
 800072c:	6a2a      	ldr	r2, [r5, #32]
 800072e:	4313      	orrs	r3, r2
 8000730:	622b      	str	r3, [r5, #32]
 8000732:	e030      	b.n	8000796 <HAL_RCC_OscConfig+0x286>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000734:	6833      	ldr	r3, [r6, #0]
 8000736:	433b      	orrs	r3, r7
 8000738:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800073a:	f7ff fdc5 	bl	80002c8 <HAL_GetTick>
 800073e:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000740:	6833      	ldr	r3, [r6, #0]
 8000742:	423b      	tst	r3, r7
 8000744:	d1ef      	bne.n	8000726 <HAL_RCC_OscConfig+0x216>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000746:	f7ff fdbf 	bl	80002c8 <HAL_GetTick>
 800074a:	9b01      	ldr	r3, [sp, #4]
 800074c:	1ac0      	subs	r0, r0, r3
 800074e:	2864      	cmp	r0, #100	; 0x64
 8000750:	d9f6      	bls.n	8000740 <HAL_RCC_OscConfig+0x230>
 8000752:	e740      	b.n	80005d6 <HAL_RCC_OscConfig+0xc6>
 8000754:	2201      	movs	r2, #1
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000756:	2b00      	cmp	r3, #0
 8000758:	d114      	bne.n	8000784 <HAL_RCC_OscConfig+0x274>
 800075a:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800075c:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800075e:	4393      	bics	r3, r2
 8000760:	622b      	str	r3, [r5, #32]
 8000762:	6a2b      	ldr	r3, [r5, #32]
 8000764:	3203      	adds	r2, #3
 8000766:	4393      	bics	r3, r2
 8000768:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800076a:	f7ff fdad 	bl	80002c8 <HAL_GetTick>
 800076e:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000770:	6a2b      	ldr	r3, [r5, #32]
 8000772:	423b      	tst	r3, r7
 8000774:	d025      	beq.n	80007c2 <HAL_RCC_OscConfig+0x2b2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000776:	f7ff fda7 	bl	80002c8 <HAL_GetTick>
 800077a:	4b2b      	ldr	r3, [pc, #172]	; (8000828 <HAL_RCC_OscConfig+0x318>)
 800077c:	1b80      	subs	r0, r0, r6
 800077e:	4298      	cmp	r0, r3
 8000780:	d9f6      	bls.n	8000770 <HAL_RCC_OscConfig+0x260>
 8000782:	e728      	b.n	80005d6 <HAL_RCC_OscConfig+0xc6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000784:	2b05      	cmp	r3, #5
 8000786:	d10b      	bne.n	80007a0 <HAL_RCC_OscConfig+0x290>
 8000788:	6a29      	ldr	r1, [r5, #32]
 800078a:	3b01      	subs	r3, #1
 800078c:	430b      	orrs	r3, r1
 800078e:	622b      	str	r3, [r5, #32]
 8000790:	6a2b      	ldr	r3, [r5, #32]
 8000792:	431a      	orrs	r2, r3
 8000794:	622a      	str	r2, [r5, #32]
      tickstart = HAL_GetTick();
 8000796:	f7ff fd97 	bl	80002c8 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800079a:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 800079c:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800079e:	e00d      	b.n	80007bc <HAL_RCC_OscConfig+0x2ac>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80007a0:	6a2b      	ldr	r3, [r5, #32]
 80007a2:	4393      	bics	r3, r2
 80007a4:	2204      	movs	r2, #4
 80007a6:	622b      	str	r3, [r5, #32]
 80007a8:	6a2b      	ldr	r3, [r5, #32]
 80007aa:	4393      	bics	r3, r2
 80007ac:	e7c0      	b.n	8000730 <HAL_RCC_OscConfig+0x220>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80007ae:	f7ff fd8b 	bl	80002c8 <HAL_GetTick>
 80007b2:	4b1d      	ldr	r3, [pc, #116]	; (8000828 <HAL_RCC_OscConfig+0x318>)
 80007b4:	1b80      	subs	r0, r0, r6
 80007b6:	4298      	cmp	r0, r3
 80007b8:	d900      	bls.n	80007bc <HAL_RCC_OscConfig+0x2ac>
 80007ba:	e70c      	b.n	80005d6 <HAL_RCC_OscConfig+0xc6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80007bc:	6a2b      	ldr	r3, [r5, #32]
 80007be:	423b      	tst	r3, r7
 80007c0:	d0f5      	beq.n	80007ae <HAL_RCC_OscConfig+0x29e>
    if(pwrclkchanged == SET)
 80007c2:	9b00      	ldr	r3, [sp, #0]
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d000      	beq.n	80007ca <HAL_RCC_OscConfig+0x2ba>
 80007c8:	e6b8      	b.n	800053c <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80007ca:	69eb      	ldr	r3, [r5, #28]
 80007cc:	4a17      	ldr	r2, [pc, #92]	; (800082c <HAL_RCC_OscConfig+0x31c>)
 80007ce:	4013      	ands	r3, r2
 80007d0:	61eb      	str	r3, [r5, #28]
 80007d2:	e6b3      	b.n	800053c <HAL_RCC_OscConfig+0x2c>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80007d4:	f7ff fd78 	bl	80002c8 <HAL_GetTick>
 80007d8:	1bc0      	subs	r0, r0, r7
 80007da:	2802      	cmp	r0, #2
 80007dc:	d800      	bhi.n	80007e0 <HAL_RCC_OscConfig+0x2d0>
 80007de:	e6c0      	b.n	8000562 <HAL_RCC_OscConfig+0x52>
 80007e0:	e6f9      	b.n	80005d6 <HAL_RCC_OscConfig+0xc6>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80007e2:	3205      	adds	r2, #5
 80007e4:	d103      	bne.n	80007ee <HAL_RCC_OscConfig+0x2de>
      __HAL_RCC_HSI14ADC_ENABLE();
 80007e6:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80007e8:	439a      	bics	r2, r3
 80007ea:	636a      	str	r2, [r5, #52]	; 0x34
 80007ec:	e6bd      	b.n	800056a <HAL_RCC_OscConfig+0x5a>
      __HAL_RCC_HSI14ADC_DISABLE();
 80007ee:	6b6a      	ldr	r2, [r5, #52]	; 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80007f0:	2602      	movs	r6, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 80007f2:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 80007f4:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 80007f6:	636b      	str	r3, [r5, #52]	; 0x34
      __HAL_RCC_HSI14_DISABLE();
 80007f8:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 80007fa:	4393      	bics	r3, r2
 80007fc:	636b      	str	r3, [r5, #52]	; 0x34
      tickstart = HAL_GetTick();
 80007fe:	f7ff fd63 	bl	80002c8 <HAL_GetTick>
 8000802:	0007      	movs	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000804:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8000806:	4233      	tst	r3, r6
 8000808:	d100      	bne.n	800080c <HAL_RCC_OscConfig+0x2fc>
 800080a:	e6b5      	b.n	8000578 <HAL_RCC_OscConfig+0x68>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800080c:	f7ff fd5c 	bl	80002c8 <HAL_GetTick>
 8000810:	1bc0      	subs	r0, r0, r7
 8000812:	2802      	cmp	r0, #2
 8000814:	d9f6      	bls.n	8000804 <HAL_RCC_OscConfig+0x2f4>
 8000816:	e6de      	b.n	80005d6 <HAL_RCC_OscConfig+0xc6>
 8000818:	40021000 	.word	0x40021000
 800081c:	fffeffff 	.word	0xfffeffff
 8000820:	fffbffff 	.word	0xfffbffff
 8000824:	40007000 	.word	0x40007000
 8000828:	00001388 	.word	0x00001388
 800082c:	efffffff 	.word	0xefffffff
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000830:	200c      	movs	r0, #12
 8000832:	4a35      	ldr	r2, [pc, #212]	; (8000908 <HAL_RCC_OscConfig+0x3f8>)
 8000834:	6851      	ldr	r1, [r2, #4]
 8000836:	0015      	movs	r5, r2
 8000838:	4001      	ands	r1, r0
 800083a:	2908      	cmp	r1, #8
 800083c:	d047      	beq.n	80008ce <HAL_RCC_OscConfig+0x3be>
 800083e:	4a33      	ldr	r2, [pc, #204]	; (800090c <HAL_RCC_OscConfig+0x3fc>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000840:	2b02      	cmp	r3, #2
 8000842:	d132      	bne.n	80008aa <HAL_RCC_OscConfig+0x39a>
        __HAL_RCC_PLL_DISABLE();
 8000844:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000846:	2680      	movs	r6, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 8000848:	4013      	ands	r3, r2
 800084a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800084c:	f7ff fd3c 	bl	80002c8 <HAL_GetTick>
 8000850:	0007      	movs	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000852:	04b6      	lsls	r6, r6, #18
 8000854:	682b      	ldr	r3, [r5, #0]
 8000856:	4233      	tst	r3, r6
 8000858:	d121      	bne.n	800089e <HAL_RCC_OscConfig+0x38e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800085a:	220f      	movs	r2, #15
 800085c:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 800085e:	4393      	bics	r3, r2
 8000860:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000862:	4313      	orrs	r3, r2
 8000864:	62eb      	str	r3, [r5, #44]	; 0x2c
 8000866:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8000868:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800086a:	686a      	ldr	r2, [r5, #4]
 800086c:	430b      	orrs	r3, r1
 800086e:	4928      	ldr	r1, [pc, #160]	; (8000910 <HAL_RCC_OscConfig+0x400>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000870:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000872:	400a      	ands	r2, r1
 8000874:	4313      	orrs	r3, r2
 8000876:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000878:	2380      	movs	r3, #128	; 0x80
 800087a:	682a      	ldr	r2, [r5, #0]
 800087c:	045b      	lsls	r3, r3, #17
 800087e:	4313      	orrs	r3, r2
 8000880:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000882:	f7ff fd21 	bl	80002c8 <HAL_GetTick>
 8000886:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000888:	04a4      	lsls	r4, r4, #18
 800088a:	682b      	ldr	r3, [r5, #0]
 800088c:	4223      	tst	r3, r4
 800088e:	d000      	beq.n	8000892 <HAL_RCC_OscConfig+0x382>
 8000890:	e676      	b.n	8000580 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000892:	f7ff fd19 	bl	80002c8 <HAL_GetTick>
 8000896:	1b80      	subs	r0, r0, r6
 8000898:	2802      	cmp	r0, #2
 800089a:	d9f6      	bls.n	800088a <HAL_RCC_OscConfig+0x37a>
 800089c:	e69b      	b.n	80005d6 <HAL_RCC_OscConfig+0xc6>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800089e:	f7ff fd13 	bl	80002c8 <HAL_GetTick>
 80008a2:	1bc0      	subs	r0, r0, r7
 80008a4:	2802      	cmp	r0, #2
 80008a6:	d9d5      	bls.n	8000854 <HAL_RCC_OscConfig+0x344>
 80008a8:	e695      	b.n	80005d6 <HAL_RCC_OscConfig+0xc6>
        __HAL_RCC_PLL_DISABLE();
 80008aa:	682b      	ldr	r3, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008ac:	2480      	movs	r4, #128	; 0x80
        __HAL_RCC_PLL_DISABLE();
 80008ae:	4013      	ands	r3, r2
 80008b0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80008b2:	f7ff fd09 	bl	80002c8 <HAL_GetTick>
 80008b6:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008b8:	04a4      	lsls	r4, r4, #18
 80008ba:	682b      	ldr	r3, [r5, #0]
 80008bc:	4223      	tst	r3, r4
 80008be:	d100      	bne.n	80008c2 <HAL_RCC_OscConfig+0x3b2>
 80008c0:	e65e      	b.n	8000580 <HAL_RCC_OscConfig+0x70>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80008c2:	f7ff fd01 	bl	80002c8 <HAL_GetTick>
 80008c6:	1b80      	subs	r0, r0, r6
 80008c8:	2802      	cmp	r0, #2
 80008ca:	d9f6      	bls.n	80008ba <HAL_RCC_OscConfig+0x3aa>
 80008cc:	e683      	b.n	80005d6 <HAL_RCC_OscConfig+0xc6>
        return HAL_ERROR;
 80008ce:	0018      	movs	r0, r3
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d100      	bne.n	80008d6 <HAL_RCC_OscConfig+0x3c6>
 80008d4:	e622      	b.n	800051c <HAL_RCC_OscConfig+0xc>
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80008d6:	2180      	movs	r1, #128	; 0x80
        pll_config  = RCC->CFGR;
 80008d8:	6853      	ldr	r3, [r2, #4]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80008da:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80008dc:	0249      	lsls	r1, r1, #9
        pll_config2 = RCC->CFGR2;
 80008de:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80008e0:	4019      	ands	r1, r3
        return HAL_ERROR;
 80008e2:	2001      	movs	r0, #1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80008e4:	42a9      	cmp	r1, r5
 80008e6:	d000      	beq.n	80008ea <HAL_RCC_OscConfig+0x3da>
 80008e8:	e618      	b.n	800051c <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80008ea:	210f      	movs	r1, #15
 80008ec:	400a      	ands	r2, r1
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80008ee:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80008f0:	428a      	cmp	r2, r1
 80008f2:	d000      	beq.n	80008f6 <HAL_RCC_OscConfig+0x3e6>
 80008f4:	e612      	b.n	800051c <HAL_RCC_OscConfig+0xc>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80008f6:	20f0      	movs	r0, #240	; 0xf0
 80008f8:	0380      	lsls	r0, r0, #14
 80008fa:	4003      	ands	r3, r0
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80008fc:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80008fe:	1a1b      	subs	r3, r3, r0
 8000900:	1e58      	subs	r0, r3, #1
 8000902:	4183      	sbcs	r3, r0
    return HAL_ERROR;
 8000904:	b2d8      	uxtb	r0, r3
 8000906:	e609      	b.n	800051c <HAL_RCC_OscConfig+0xc>
 8000908:	40021000 	.word	0x40021000
 800090c:	feffffff 	.word	0xfeffffff
 8000910:	ffc2ffff 	.word	0xffc2ffff

08000914 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000914:	b570      	push	{r4, r5, r6, lr}
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8000916:	4c14      	ldr	r4, [pc, #80]	; (8000968 <HAL_RCC_GetSysClockFreq+0x54>)
{
 8000918:	b088      	sub	sp, #32
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800091a:	2210      	movs	r2, #16
 800091c:	0021      	movs	r1, r4
 800091e:	4668      	mov	r0, sp
 8000920:	f001 f842 	bl	80019a8 <memcpy>
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8000924:	0021      	movs	r1, r4
 8000926:	ad04      	add	r5, sp, #16
 8000928:	2210      	movs	r2, #16
 800092a:	3110      	adds	r1, #16
 800092c:	0028      	movs	r0, r5
 800092e:	f001 f83b 	bl	80019a8 <memcpy>
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000932:	220c      	movs	r2, #12
  tmpreg = RCC->CFGR;
 8000934:	4e0d      	ldr	r6, [pc, #52]	; (800096c <HAL_RCC_GetSysClockFreq+0x58>)
 8000936:	6873      	ldr	r3, [r6, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000938:	401a      	ands	r2, r3
 800093a:	2a08      	cmp	r2, #8
 800093c:	d111      	bne.n	8000962 <HAL_RCC_GetSysClockFreq+0x4e>
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 800093e:	200f      	movs	r0, #15
 8000940:	466a      	mov	r2, sp
 8000942:	0c99      	lsrs	r1, r3, #18
 8000944:	4001      	ands	r1, r0
 8000946:	5c54      	ldrb	r4, [r2, r1]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8000948:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 800094a:	4002      	ands	r2, r0
 800094c:	5ca9      	ldrb	r1, [r5, r2]
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800094e:	03db      	lsls	r3, r3, #15
 8000950:	d505      	bpl.n	800095e <HAL_RCC_GetSysClockFreq+0x4a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8000952:	4807      	ldr	r0, [pc, #28]	; (8000970 <HAL_RCC_GetSysClockFreq+0x5c>)
 8000954:	f7ff fbec 	bl	8000130 <__udivsi3>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8000958:	4360      	muls	r0, r4
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800095a:	b008      	add	sp, #32
 800095c:	bd70      	pop	{r4, r5, r6, pc}
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 800095e:	4805      	ldr	r0, [pc, #20]	; (8000974 <HAL_RCC_GetSysClockFreq+0x60>)
 8000960:	e7fa      	b.n	8000958 <HAL_RCC_GetSysClockFreq+0x44>
      sysclockfreq = HSE_VALUE;
 8000962:	4803      	ldr	r0, [pc, #12]	; (8000970 <HAL_RCC_GetSysClockFreq+0x5c>)
  return sysclockfreq;
 8000964:	e7f9      	b.n	800095a <HAL_RCC_GetSysClockFreq+0x46>
 8000966:	46c0      	nop			; (mov r8, r8)
 8000968:	08002848 	.word	0x08002848
 800096c:	40021000 	.word	0x40021000
 8000970:	007a1200 	.word	0x007a1200
 8000974:	003d0900 	.word	0x003d0900

08000978 <HAL_RCC_ClockConfig>:
{
 8000978:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800097a:	0005      	movs	r5, r0
 800097c:	000f      	movs	r7, r1
  if(RCC_ClkInitStruct == NULL)
 800097e:	2800      	cmp	r0, #0
 8000980:	d101      	bne.n	8000986 <HAL_RCC_ClockConfig+0xe>
    return HAL_ERROR;
 8000982:	2001      	movs	r0, #1
}
 8000984:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000986:	2201      	movs	r2, #1
 8000988:	4c37      	ldr	r4, [pc, #220]	; (8000a68 <HAL_RCC_ClockConfig+0xf0>)
 800098a:	6823      	ldr	r3, [r4, #0]
 800098c:	4013      	ands	r3, r2
 800098e:	428b      	cmp	r3, r1
 8000990:	d31c      	bcc.n	80009cc <HAL_RCC_ClockConfig+0x54>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000992:	6829      	ldr	r1, [r5, #0]
 8000994:	078b      	lsls	r3, r1, #30
 8000996:	d422      	bmi.n	80009de <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000998:	07cb      	lsls	r3, r1, #31
 800099a:	d42f      	bmi.n	80009fc <HAL_RCC_ClockConfig+0x84>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800099c:	2301      	movs	r3, #1
 800099e:	6822      	ldr	r2, [r4, #0]
 80009a0:	401a      	ands	r2, r3
 80009a2:	4297      	cmp	r7, r2
 80009a4:	d351      	bcc.n	8000a4a <HAL_RCC_ClockConfig+0xd2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80009a6:	682b      	ldr	r3, [r5, #0]
 80009a8:	4c30      	ldr	r4, [pc, #192]	; (8000a6c <HAL_RCC_ClockConfig+0xf4>)
 80009aa:	075b      	lsls	r3, r3, #29
 80009ac:	d454      	bmi.n	8000a58 <HAL_RCC_ClockConfig+0xe0>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80009ae:	f7ff ffb1 	bl	8000914 <HAL_RCC_GetSysClockFreq>
 80009b2:	6863      	ldr	r3, [r4, #4]
 80009b4:	4a2e      	ldr	r2, [pc, #184]	; (8000a70 <HAL_RCC_ClockConfig+0xf8>)
 80009b6:	061b      	lsls	r3, r3, #24
 80009b8:	0f1b      	lsrs	r3, r3, #28
 80009ba:	5cd3      	ldrb	r3, [r2, r3]
 80009bc:	40d8      	lsrs	r0, r3
 80009be:	4b2d      	ldr	r3, [pc, #180]	; (8000a74 <HAL_RCC_ClockConfig+0xfc>)
 80009c0:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 80009c2:	2000      	movs	r0, #0
 80009c4:	f7ff fc40 	bl	8000248 <HAL_InitTick>
  return HAL_OK;
 80009c8:	2000      	movs	r0, #0
 80009ca:	e7db      	b.n	8000984 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80009cc:	6823      	ldr	r3, [r4, #0]
 80009ce:	4393      	bics	r3, r2
 80009d0:	430b      	orrs	r3, r1
 80009d2:	6023      	str	r3, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80009d4:	6823      	ldr	r3, [r4, #0]
 80009d6:	4013      	ands	r3, r2
 80009d8:	4299      	cmp	r1, r3
 80009da:	d1d2      	bne.n	8000982 <HAL_RCC_ClockConfig+0xa>
 80009dc:	e7d9      	b.n	8000992 <HAL_RCC_ClockConfig+0x1a>
 80009de:	4a23      	ldr	r2, [pc, #140]	; (8000a6c <HAL_RCC_ClockConfig+0xf4>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80009e0:	074b      	lsls	r3, r1, #29
 80009e2:	d504      	bpl.n	80009ee <HAL_RCC_ClockConfig+0x76>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80009e4:	23e0      	movs	r3, #224	; 0xe0
 80009e6:	6850      	ldr	r0, [r2, #4]
 80009e8:	00db      	lsls	r3, r3, #3
 80009ea:	4303      	orrs	r3, r0
 80009ec:	6053      	str	r3, [r2, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80009ee:	20f0      	movs	r0, #240	; 0xf0
 80009f0:	6853      	ldr	r3, [r2, #4]
 80009f2:	4383      	bics	r3, r0
 80009f4:	68a8      	ldr	r0, [r5, #8]
 80009f6:	4303      	orrs	r3, r0
 80009f8:	6053      	str	r3, [r2, #4]
 80009fa:	e7cd      	b.n	8000998 <HAL_RCC_ClockConfig+0x20>
 80009fc:	4e1b      	ldr	r6, [pc, #108]	; (8000a6c <HAL_RCC_ClockConfig+0xf4>)
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80009fe:	686a      	ldr	r2, [r5, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a00:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a02:	2a01      	cmp	r2, #1
 8000a04:	d119      	bne.n	8000a3a <HAL_RCC_ClockConfig+0xc2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a06:	039b      	lsls	r3, r3, #14
 8000a08:	d5bb      	bpl.n	8000982 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000a0a:	2103      	movs	r1, #3
 8000a0c:	6873      	ldr	r3, [r6, #4]
 8000a0e:	438b      	bics	r3, r1
 8000a10:	4313      	orrs	r3, r2
 8000a12:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000a14:	f7ff fc58 	bl	80002c8 <HAL_GetTick>
 8000a18:	9001      	str	r0, [sp, #4]
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000a1a:	230c      	movs	r3, #12
 8000a1c:	6872      	ldr	r2, [r6, #4]
 8000a1e:	401a      	ands	r2, r3
 8000a20:	686b      	ldr	r3, [r5, #4]
 8000a22:	009b      	lsls	r3, r3, #2
 8000a24:	429a      	cmp	r2, r3
 8000a26:	d0b9      	beq.n	800099c <HAL_RCC_ClockConfig+0x24>
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000a28:	f7ff fc4e 	bl	80002c8 <HAL_GetTick>
 8000a2c:	9b01      	ldr	r3, [sp, #4]
 8000a2e:	1ac0      	subs	r0, r0, r3
 8000a30:	4b11      	ldr	r3, [pc, #68]	; (8000a78 <HAL_RCC_ClockConfig+0x100>)
 8000a32:	4298      	cmp	r0, r3
 8000a34:	d9f1      	bls.n	8000a1a <HAL_RCC_ClockConfig+0xa2>
        return HAL_TIMEOUT;
 8000a36:	2003      	movs	r0, #3
 8000a38:	e7a4      	b.n	8000984 <HAL_RCC_ClockConfig+0xc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000a3a:	2a02      	cmp	r2, #2
 8000a3c:	d102      	bne.n	8000a44 <HAL_RCC_ClockConfig+0xcc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000a3e:	019b      	lsls	r3, r3, #6
 8000a40:	d4e3      	bmi.n	8000a0a <HAL_RCC_ClockConfig+0x92>
 8000a42:	e79e      	b.n	8000982 <HAL_RCC_ClockConfig+0xa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a44:	079b      	lsls	r3, r3, #30
 8000a46:	d4e0      	bmi.n	8000a0a <HAL_RCC_ClockConfig+0x92>
 8000a48:	e79b      	b.n	8000982 <HAL_RCC_ClockConfig+0xa>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a4a:	6822      	ldr	r2, [r4, #0]
 8000a4c:	439a      	bics	r2, r3
 8000a4e:	6022      	str	r2, [r4, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000a50:	6822      	ldr	r2, [r4, #0]
 8000a52:	421a      	tst	r2, r3
 8000a54:	d195      	bne.n	8000982 <HAL_RCC_ClockConfig+0xa>
 8000a56:	e7a6      	b.n	80009a6 <HAL_RCC_ClockConfig+0x2e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000a58:	6863      	ldr	r3, [r4, #4]
 8000a5a:	4a08      	ldr	r2, [pc, #32]	; (8000a7c <HAL_RCC_ClockConfig+0x104>)
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	68ea      	ldr	r2, [r5, #12]
 8000a60:	4313      	orrs	r3, r2
 8000a62:	6063      	str	r3, [r4, #4]
 8000a64:	e7a3      	b.n	80009ae <HAL_RCC_ClockConfig+0x36>
 8000a66:	46c0      	nop			; (mov r8, r8)
 8000a68:	40022000 	.word	0x40022000
 8000a6c:	40021000 	.word	0x40021000
 8000a70:	08002870 	.word	0x08002870
 8000a74:	20000014 	.word	0x20000014
 8000a78:	00001388 	.word	0x00001388
 8000a7c:	fffff8ff 	.word	0xfffff8ff

08000a80 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8000a80:	4b04      	ldr	r3, [pc, #16]	; (8000a94 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000a82:	4a05      	ldr	r2, [pc, #20]	; (8000a98 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000a84:	685b      	ldr	r3, [r3, #4]
 8000a86:	055b      	lsls	r3, r3, #21
 8000a88:	0f5b      	lsrs	r3, r3, #29
 8000a8a:	5cd3      	ldrb	r3, [r2, r3]
 8000a8c:	4a03      	ldr	r2, [pc, #12]	; (8000a9c <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000a8e:	6810      	ldr	r0, [r2, #0]
 8000a90:	40d8      	lsrs	r0, r3
}    
 8000a92:	4770      	bx	lr
 8000a94:	40021000 	.word	0x40021000
 8000a98:	08002880 	.word	0x08002880
 8000a9c:	20000014 	.word	0x20000014

08000aa0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000aa0:	2201      	movs	r2, #1
 8000aa2:	6a03      	ldr	r3, [r0, #32]
{
 8000aa4:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000aa6:	4393      	bics	r3, r2
 8000aa8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000aaa:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000aac:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000aae:	6985      	ldr	r5, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8000ab0:	3272      	adds	r2, #114	; 0x72
 8000ab2:	4395      	bics	r5, r2
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000ab4:	680a      	ldr	r2, [r1, #0]
 8000ab6:	4315      	orrs	r5, r2

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8000ab8:	2202      	movs	r2, #2
 8000aba:	4393      	bics	r3, r2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000abc:	688a      	ldr	r2, [r1, #8]
 8000abe:	4313      	orrs	r3, r2

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8000ac0:	4a14      	ldr	r2, [pc, #80]	; (8000b14 <TIM_OC1_SetConfig+0x74>)
 8000ac2:	4290      	cmp	r0, r2
 8000ac4:	d008      	beq.n	8000ad8 <TIM_OC1_SetConfig+0x38>
 8000ac6:	4e14      	ldr	r6, [pc, #80]	; (8000b18 <TIM_OC1_SetConfig+0x78>)
 8000ac8:	42b0      	cmp	r0, r6
 8000aca:	d005      	beq.n	8000ad8 <TIM_OC1_SetConfig+0x38>
 8000acc:	4e13      	ldr	r6, [pc, #76]	; (8000b1c <TIM_OC1_SetConfig+0x7c>)
 8000ace:	42b0      	cmp	r0, r6
 8000ad0:	d002      	beq.n	8000ad8 <TIM_OC1_SetConfig+0x38>
 8000ad2:	4e13      	ldr	r6, [pc, #76]	; (8000b20 <TIM_OC1_SetConfig+0x80>)
 8000ad4:	42b0      	cmp	r0, r6
 8000ad6:	d116      	bne.n	8000b06 <TIM_OC1_SetConfig+0x66>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8000ad8:	2608      	movs	r6, #8
 8000ada:	43b3      	bics	r3, r6
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000adc:	68ce      	ldr	r6, [r1, #12]
 8000ade:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8000ae0:	2604      	movs	r6, #4
 8000ae2:	43b3      	bics	r3, r6
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000ae4:	4290      	cmp	r0, r2
 8000ae6:	d008      	beq.n	8000afa <TIM_OC1_SetConfig+0x5a>
 8000ae8:	4a0b      	ldr	r2, [pc, #44]	; (8000b18 <TIM_OC1_SetConfig+0x78>)
 8000aea:	4290      	cmp	r0, r2
 8000aec:	d005      	beq.n	8000afa <TIM_OC1_SetConfig+0x5a>
 8000aee:	4a0b      	ldr	r2, [pc, #44]	; (8000b1c <TIM_OC1_SetConfig+0x7c>)
 8000af0:	4290      	cmp	r0, r2
 8000af2:	d002      	beq.n	8000afa <TIM_OC1_SetConfig+0x5a>
 8000af4:	4a0a      	ldr	r2, [pc, #40]	; (8000b20 <TIM_OC1_SetConfig+0x80>)
 8000af6:	4290      	cmp	r0, r2
 8000af8:	d105      	bne.n	8000b06 <TIM_OC1_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000afa:	4a0a      	ldr	r2, [pc, #40]	; (8000b24 <TIM_OC1_SetConfig+0x84>)
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000afc:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000afe:	4022      	ands	r2, r4
    tmpcr2 |= OC_Config->OCNIdleState;
 8000b00:	694c      	ldr	r4, [r1, #20]
 8000b02:	4334      	orrs	r4, r6
 8000b04:	4314      	orrs	r4, r2

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000b06:	684a      	ldr	r2, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8000b08:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8000b0a:	6185      	str	r5, [r0, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8000b0c:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000b0e:	6203      	str	r3, [r0, #32]
}
 8000b10:	bd70      	pop	{r4, r5, r6, pc}
 8000b12:	46c0      	nop			; (mov r8, r8)
 8000b14:	40012c00 	.word	0x40012c00
 8000b18:	40014000 	.word	0x40014000
 8000b1c:	40014400 	.word	0x40014400
 8000b20:	40014800 	.word	0x40014800
 8000b24:	fffffcff 	.word	0xfffffcff

08000b28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8000b28:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8000b2a:	2573      	movs	r5, #115	; 0x73
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000b2c:	6a03      	ldr	r3, [r0, #32]
 8000b2e:	4a17      	ldr	r2, [pc, #92]	; (8000b8c <TIM_OC3_SetConfig+0x64>)
 8000b30:	4013      	ands	r3, r2
 8000b32:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8000b34:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8000b36:	6842      	ldr	r2, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8000b38:	69c4      	ldr	r4, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8000b3a:	43ac      	bics	r4, r5
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000b3c:	680d      	ldr	r5, [r1, #0]
 8000b3e:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8000b40:	4d13      	ldr	r5, [pc, #76]	; (8000b90 <TIM_OC3_SetConfig+0x68>)
 8000b42:	402b      	ands	r3, r5
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000b44:	688d      	ldr	r5, [r1, #8]
 8000b46:	022d      	lsls	r5, r5, #8
 8000b48:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8000b4a:	4d12      	ldr	r5, [pc, #72]	; (8000b94 <TIM_OC3_SetConfig+0x6c>)
 8000b4c:	42a8      	cmp	r0, r5
 8000b4e:	d10e      	bne.n	8000b6e <TIM_OC3_SetConfig+0x46>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8000b50:	4d11      	ldr	r5, [pc, #68]	; (8000b98 <TIM_OC3_SetConfig+0x70>)
 8000b52:	401d      	ands	r5, r3
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000b54:	68cb      	ldr	r3, [r1, #12]
 8000b56:	021b      	lsls	r3, r3, #8
 8000b58:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8000b5a:	4d10      	ldr	r5, [pc, #64]	; (8000b9c <TIM_OC3_SetConfig+0x74>)
 8000b5c:	402b      	ands	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000b5e:	4d10      	ldr	r5, [pc, #64]	; (8000ba0 <TIM_OC3_SetConfig+0x78>)
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000b60:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000b62:	4015      	ands	r5, r2
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000b64:	698a      	ldr	r2, [r1, #24]
 8000b66:	4332      	orrs	r2, r6
 8000b68:	0112      	lsls	r2, r2, #4
 8000b6a:	432a      	orrs	r2, r5
 8000b6c:	e008      	b.n	8000b80 <TIM_OC3_SetConfig+0x58>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000b6e:	4d0d      	ldr	r5, [pc, #52]	; (8000ba4 <TIM_OC3_SetConfig+0x7c>)
 8000b70:	42a8      	cmp	r0, r5
 8000b72:	d0f4      	beq.n	8000b5e <TIM_OC3_SetConfig+0x36>
 8000b74:	4d0c      	ldr	r5, [pc, #48]	; (8000ba8 <TIM_OC3_SetConfig+0x80>)
 8000b76:	42a8      	cmp	r0, r5
 8000b78:	d0f1      	beq.n	8000b5e <TIM_OC3_SetConfig+0x36>
 8000b7a:	4d0c      	ldr	r5, [pc, #48]	; (8000bac <TIM_OC3_SetConfig+0x84>)
 8000b7c:	42a8      	cmp	r0, r5
 8000b7e:	d0ee      	beq.n	8000b5e <TIM_OC3_SetConfig+0x36>
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000b80:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000b82:	684a      	ldr	r2, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8000b84:	61c4      	str	r4, [r0, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 8000b86:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000b88:	6203      	str	r3, [r0, #32]
}
 8000b8a:	bd70      	pop	{r4, r5, r6, pc}
 8000b8c:	fffffeff 	.word	0xfffffeff
 8000b90:	fffffdff 	.word	0xfffffdff
 8000b94:	40012c00 	.word	0x40012c00
 8000b98:	fffff7ff 	.word	0xfffff7ff
 8000b9c:	fffffbff 	.word	0xfffffbff
 8000ba0:	ffffcfff 	.word	0xffffcfff
 8000ba4:	40014000 	.word	0x40014000
 8000ba8:	40014400 	.word	0x40014400
 8000bac:	40014800 	.word	0x40014800

08000bb0 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000bb0:	6a03      	ldr	r3, [r0, #32]
 8000bb2:	4a14      	ldr	r2, [pc, #80]	; (8000c04 <TIM_OC4_SetConfig+0x54>)
{
 8000bb4:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000bb6:	4013      	ands	r3, r2
 8000bb8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000bba:	6a02      	ldr	r2, [r0, #32]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000bbc:	4c12      	ldr	r4, [pc, #72]	; (8000c08 <TIM_OC4_SetConfig+0x58>)
  tmpcr2 =  TIMx->CR2;
 8000bbe:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8000bc0:	69c5      	ldr	r5, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000bc2:	4025      	ands	r5, r4

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000bc4:	680c      	ldr	r4, [r1, #0]
 8000bc6:	0224      	lsls	r4, r4, #8
 8000bc8:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8000bca:	4c10      	ldr	r4, [pc, #64]	; (8000c0c <TIM_OC4_SetConfig+0x5c>)
 8000bcc:	4022      	ands	r2, r4
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000bce:	688c      	ldr	r4, [r1, #8]
 8000bd0:	0324      	lsls	r4, r4, #12
 8000bd2:	4322      	orrs	r2, r4

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000bd4:	4c0e      	ldr	r4, [pc, #56]	; (8000c10 <TIM_OC4_SetConfig+0x60>)
 8000bd6:	42a0      	cmp	r0, r4
 8000bd8:	d008      	beq.n	8000bec <TIM_OC4_SetConfig+0x3c>
 8000bda:	4c0e      	ldr	r4, [pc, #56]	; (8000c14 <TIM_OC4_SetConfig+0x64>)
 8000bdc:	42a0      	cmp	r0, r4
 8000bde:	d005      	beq.n	8000bec <TIM_OC4_SetConfig+0x3c>
 8000be0:	4c0d      	ldr	r4, [pc, #52]	; (8000c18 <TIM_OC4_SetConfig+0x68>)
 8000be2:	42a0      	cmp	r0, r4
 8000be4:	d002      	beq.n	8000bec <TIM_OC4_SetConfig+0x3c>
 8000be6:	4c0d      	ldr	r4, [pc, #52]	; (8000c1c <TIM_OC4_SetConfig+0x6c>)
 8000be8:	42a0      	cmp	r0, r4
 8000bea:	d104      	bne.n	8000bf6 <TIM_OC4_SetConfig+0x46>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000bec:	4c0c      	ldr	r4, [pc, #48]	; (8000c20 <TIM_OC4_SetConfig+0x70>)
 8000bee:	4023      	ands	r3, r4

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8000bf0:	694c      	ldr	r4, [r1, #20]
 8000bf2:	01a4      	lsls	r4, r4, #6
 8000bf4:	4323      	orrs	r3, r4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000bf6:	6043      	str	r3, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000bf8:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR2 = tmpccmrx;
 8000bfa:	61c5      	str	r5, [r0, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8000bfc:	6403      	str	r3, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000bfe:	6202      	str	r2, [r0, #32]
}
 8000c00:	bd30      	pop	{r4, r5, pc}
 8000c02:	46c0      	nop			; (mov r8, r8)
 8000c04:	ffffefff 	.word	0xffffefff
 8000c08:	ffff8cff 	.word	0xffff8cff
 8000c0c:	ffffdfff 	.word	0xffffdfff
 8000c10:	40012c00 	.word	0x40012c00
 8000c14:	40014000 	.word	0x40014000
 8000c18:	40014400 	.word	0x40014400
 8000c1c:	40014800 	.word	0x40014800
 8000c20:	ffffbfff 	.word	0xffffbfff

08000c24 <HAL_TIM_PWM_MspInit>:
 8000c24:	4770      	bx	lr
	...

08000c28 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000c28:	4a1c      	ldr	r2, [pc, #112]	; (8000c9c <TIM_Base_SetConfig+0x74>)
{
 8000c2a:	b510      	push	{r4, lr}
  tmpcr1 = TIMx->CR1;
 8000c2c:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000c2e:	4290      	cmp	r0, r2
 8000c30:	d002      	beq.n	8000c38 <TIM_Base_SetConfig+0x10>
 8000c32:	4c1b      	ldr	r4, [pc, #108]	; (8000ca0 <TIM_Base_SetConfig+0x78>)
 8000c34:	42a0      	cmp	r0, r4
 8000c36:	d108      	bne.n	8000c4a <TIM_Base_SetConfig+0x22>
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000c38:	2470      	movs	r4, #112	; 0x70
 8000c3a:	43a3      	bics	r3, r4
    tmpcr1 |= Structure->CounterMode;
 8000c3c:	684c      	ldr	r4, [r1, #4]
 8000c3e:	4323      	orrs	r3, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000c40:	4290      	cmp	r0, r2
 8000c42:	d00e      	beq.n	8000c62 <TIM_Base_SetConfig+0x3a>
 8000c44:	4c16      	ldr	r4, [pc, #88]	; (8000ca0 <TIM_Base_SetConfig+0x78>)
 8000c46:	42a0      	cmp	r0, r4
 8000c48:	d00b      	beq.n	8000c62 <TIM_Base_SetConfig+0x3a>
 8000c4a:	4c16      	ldr	r4, [pc, #88]	; (8000ca4 <TIM_Base_SetConfig+0x7c>)
 8000c4c:	42a0      	cmp	r0, r4
 8000c4e:	d008      	beq.n	8000c62 <TIM_Base_SetConfig+0x3a>
 8000c50:	4c15      	ldr	r4, [pc, #84]	; (8000ca8 <TIM_Base_SetConfig+0x80>)
 8000c52:	42a0      	cmp	r0, r4
 8000c54:	d005      	beq.n	8000c62 <TIM_Base_SetConfig+0x3a>
 8000c56:	4c15      	ldr	r4, [pc, #84]	; (8000cac <TIM_Base_SetConfig+0x84>)
 8000c58:	42a0      	cmp	r0, r4
 8000c5a:	d002      	beq.n	8000c62 <TIM_Base_SetConfig+0x3a>
 8000c5c:	4c14      	ldr	r4, [pc, #80]	; (8000cb0 <TIM_Base_SetConfig+0x88>)
 8000c5e:	42a0      	cmp	r0, r4
 8000c60:	d103      	bne.n	8000c6a <TIM_Base_SetConfig+0x42>
    tmpcr1 &= ~TIM_CR1_CKD;
 8000c62:	4c14      	ldr	r4, [pc, #80]	; (8000cb4 <TIM_Base_SetConfig+0x8c>)
 8000c64:	4023      	ands	r3, r4
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000c66:	68cc      	ldr	r4, [r1, #12]
 8000c68:	4323      	orrs	r3, r4
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8000c6a:	2480      	movs	r4, #128	; 0x80
 8000c6c:	43a3      	bics	r3, r4
 8000c6e:	694c      	ldr	r4, [r1, #20]
 8000c70:	4323      	orrs	r3, r4
  TIMx->CR1 = tmpcr1;
 8000c72:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000c74:	688b      	ldr	r3, [r1, #8]
 8000c76:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8000c78:	680b      	ldr	r3, [r1, #0]
 8000c7a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000c7c:	4290      	cmp	r0, r2
 8000c7e:	d008      	beq.n	8000c92 <TIM_Base_SetConfig+0x6a>
 8000c80:	4b09      	ldr	r3, [pc, #36]	; (8000ca8 <TIM_Base_SetConfig+0x80>)
 8000c82:	4298      	cmp	r0, r3
 8000c84:	d005      	beq.n	8000c92 <TIM_Base_SetConfig+0x6a>
 8000c86:	4b09      	ldr	r3, [pc, #36]	; (8000cac <TIM_Base_SetConfig+0x84>)
 8000c88:	4298      	cmp	r0, r3
 8000c8a:	d002      	beq.n	8000c92 <TIM_Base_SetConfig+0x6a>
 8000c8c:	4b08      	ldr	r3, [pc, #32]	; (8000cb0 <TIM_Base_SetConfig+0x88>)
 8000c8e:	4298      	cmp	r0, r3
 8000c90:	d101      	bne.n	8000c96 <TIM_Base_SetConfig+0x6e>
    TIMx->RCR = Structure->RepetitionCounter;
 8000c92:	690b      	ldr	r3, [r1, #16]
 8000c94:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8000c96:	2301      	movs	r3, #1
 8000c98:	6143      	str	r3, [r0, #20]
}
 8000c9a:	bd10      	pop	{r4, pc}
 8000c9c:	40012c00 	.word	0x40012c00
 8000ca0:	40000400 	.word	0x40000400
 8000ca4:	40002000 	.word	0x40002000
 8000ca8:	40014000 	.word	0x40014000
 8000cac:	40014400 	.word	0x40014400
 8000cb0:	40014800 	.word	0x40014800
 8000cb4:	fffffcff 	.word	0xfffffcff

08000cb8 <HAL_TIM_Base_Init>:
{
 8000cb8:	b570      	push	{r4, r5, r6, lr}
 8000cba:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000cbc:	2001      	movs	r0, #1
  if (htim == NULL)
 8000cbe:	2c00      	cmp	r4, #0
 8000cc0:	d014      	beq.n	8000cec <HAL_TIM_Base_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000cc2:	0025      	movs	r5, r4
 8000cc4:	353d      	adds	r5, #61	; 0x3d
 8000cc6:	782b      	ldrb	r3, [r5, #0]
 8000cc8:	b2db      	uxtb	r3, r3
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d105      	bne.n	8000cda <HAL_TIM_Base_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8000cce:	0022      	movs	r2, r4
 8000cd0:	323c      	adds	r2, #60	; 0x3c
 8000cd2:	7013      	strb	r3, [r2, #0]
    HAL_TIM_Base_MspInit(htim);
 8000cd4:	0020      	movs	r0, r4
 8000cd6:	f000 fd5d 	bl	8001794 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8000cda:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000cdc:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000cde:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000ce0:	1d21      	adds	r1, r4, #4
 8000ce2:	f7ff ffa1 	bl	8000c28 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8000ce6:	2301      	movs	r3, #1
  return HAL_OK;
 8000ce8:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000cea:	702b      	strb	r3, [r5, #0]
}
 8000cec:	bd70      	pop	{r4, r5, r6, pc}

08000cee <HAL_TIM_PWM_Init>:
{
 8000cee:	b570      	push	{r4, r5, r6, lr}
 8000cf0:	0004      	movs	r4, r0
    return HAL_ERROR;
 8000cf2:	2001      	movs	r0, #1
  if (htim == NULL)
 8000cf4:	2c00      	cmp	r4, #0
 8000cf6:	d014      	beq.n	8000d22 <HAL_TIM_PWM_Init+0x34>
  if (htim->State == HAL_TIM_STATE_RESET)
 8000cf8:	0025      	movs	r5, r4
 8000cfa:	353d      	adds	r5, #61	; 0x3d
 8000cfc:	782b      	ldrb	r3, [r5, #0]
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d105      	bne.n	8000d10 <HAL_TIM_PWM_Init+0x22>
    htim->Lock = HAL_UNLOCKED;
 8000d04:	0022      	movs	r2, r4
 8000d06:	323c      	adds	r2, #60	; 0x3c
 8000d08:	7013      	strb	r3, [r2, #0]
    HAL_TIM_PWM_MspInit(htim);
 8000d0a:	0020      	movs	r0, r4
 8000d0c:	f7ff ff8a 	bl	8000c24 <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8000d10:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000d12:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000d14:	702b      	strb	r3, [r5, #0]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000d16:	1d21      	adds	r1, r4, #4
 8000d18:	f7ff ff86 	bl	8000c28 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8000d1c:	2301      	movs	r3, #1
  return HAL_OK;
 8000d1e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000d20:	702b      	strb	r3, [r5, #0]
}
 8000d22:	bd70      	pop	{r4, r5, r6, pc}

08000d24 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000d24:	2210      	movs	r2, #16
 8000d26:	6a03      	ldr	r3, [r0, #32]
{
 8000d28:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000d2a:	4393      	bics	r3, r2
 8000d2c:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8000d2e:	6a02      	ldr	r2, [r0, #32]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000d30:	4d16      	ldr	r5, [pc, #88]	; (8000d8c <TIM_OC2_SetConfig+0x68>)
  tmpcr2 =  TIMx->CR2;
 8000d32:	6843      	ldr	r3, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8000d34:	6984      	ldr	r4, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000d36:	402c      	ands	r4, r5
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000d38:	680d      	ldr	r5, [r1, #0]
 8000d3a:	022d      	lsls	r5, r5, #8
 8000d3c:	432c      	orrs	r4, r5
  tmpccer &= ~TIM_CCER_CC2P;
 8000d3e:	2520      	movs	r5, #32
 8000d40:	43aa      	bics	r2, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000d42:	688d      	ldr	r5, [r1, #8]
 8000d44:	012d      	lsls	r5, r5, #4
 8000d46:	432a      	orrs	r2, r5
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8000d48:	4d11      	ldr	r5, [pc, #68]	; (8000d90 <TIM_OC2_SetConfig+0x6c>)
 8000d4a:	42a8      	cmp	r0, r5
 8000d4c:	d10f      	bne.n	8000d6e <TIM_OC2_SetConfig+0x4a>
    tmpccer &= ~TIM_CCER_CC2NP;
 8000d4e:	2580      	movs	r5, #128	; 0x80
 8000d50:	43aa      	bics	r2, r5
 8000d52:	0015      	movs	r5, r2
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000d54:	68ca      	ldr	r2, [r1, #12]
 8000d56:	0112      	lsls	r2, r2, #4
 8000d58:	432a      	orrs	r2, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8000d5a:	2540      	movs	r5, #64	; 0x40
 8000d5c:	43aa      	bics	r2, r5
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000d5e:	4d0d      	ldr	r5, [pc, #52]	; (8000d94 <TIM_OC2_SetConfig+0x70>)
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000d60:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000d62:	401d      	ands	r5, r3
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8000d64:	698b      	ldr	r3, [r1, #24]
 8000d66:	4333      	orrs	r3, r6
 8000d68:	009b      	lsls	r3, r3, #2
 8000d6a:	432b      	orrs	r3, r5
 8000d6c:	e008      	b.n	8000d80 <TIM_OC2_SetConfig+0x5c>
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000d6e:	4d0a      	ldr	r5, [pc, #40]	; (8000d98 <TIM_OC2_SetConfig+0x74>)
 8000d70:	42a8      	cmp	r0, r5
 8000d72:	d0f4      	beq.n	8000d5e <TIM_OC2_SetConfig+0x3a>
 8000d74:	4d09      	ldr	r5, [pc, #36]	; (8000d9c <TIM_OC2_SetConfig+0x78>)
 8000d76:	42a8      	cmp	r0, r5
 8000d78:	d0f1      	beq.n	8000d5e <TIM_OC2_SetConfig+0x3a>
 8000d7a:	4d09      	ldr	r5, [pc, #36]	; (8000da0 <TIM_OC2_SetConfig+0x7c>)
 8000d7c:	42a8      	cmp	r0, r5
 8000d7e:	d0ee      	beq.n	8000d5e <TIM_OC2_SetConfig+0x3a>
  TIMx->CR2 = tmpcr2;
 8000d80:	6043      	str	r3, [r0, #4]
  TIMx->CCR2 = OC_Config->Pulse;
 8000d82:	684b      	ldr	r3, [r1, #4]
  TIMx->CCMR1 = tmpccmrx;
 8000d84:	6184      	str	r4, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8000d86:	6383      	str	r3, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8000d88:	6202      	str	r2, [r0, #32]
}
 8000d8a:	bd70      	pop	{r4, r5, r6, pc}
 8000d8c:	ffff8cff 	.word	0xffff8cff
 8000d90:	40012c00 	.word	0x40012c00
 8000d94:	fffff3ff 	.word	0xfffff3ff
 8000d98:	40014000 	.word	0x40014000
 8000d9c:	40014400 	.word	0x40014400
 8000da0:	40014800 	.word	0x40014800

08000da4 <HAL_TIM_PWM_ConfigChannel>:
{
 8000da4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8000da6:	0006      	movs	r6, r0
 8000da8:	2302      	movs	r3, #2
 8000daa:	363c      	adds	r6, #60	; 0x3c
{
 8000dac:	000d      	movs	r5, r1
  __HAL_LOCK(htim);
 8000dae:	7831      	ldrb	r1, [r6, #0]
{
 8000db0:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8000db2:	0018      	movs	r0, r3
 8000db4:	2901      	cmp	r1, #1
 8000db6:	d025      	beq.n	8000e04 <HAL_TIM_PWM_ConfigChannel+0x60>
  htim->State = HAL_TIM_STATE_BUSY;
 8000db8:	0027      	movs	r7, r4
  __HAL_LOCK(htim);
 8000dba:	2101      	movs	r1, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000dbc:	373d      	adds	r7, #61	; 0x3d
  __HAL_LOCK(htim);
 8000dbe:	7031      	strb	r1, [r6, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000dc0:	703b      	strb	r3, [r7, #0]
  switch (Channel)
 8000dc2:	2a0c      	cmp	r2, #12
 8000dc4:	d81a      	bhi.n	8000dfc <HAL_TIM_PWM_ConfigChannel+0x58>
 8000dc6:	0010      	movs	r0, r2
 8000dc8:	f7ff f9a8 	bl	800011c <__gnu_thumb1_case_uqi>
 8000dcc:	18181807 	.word	0x18181807
 8000dd0:	1818181d 	.word	0x1818181d
 8000dd4:	1818182f 	.word	0x1818182f
 8000dd8:	41          	.byte	0x41
 8000dd9:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8000dda:	0029      	movs	r1, r5
 8000ddc:	6820      	ldr	r0, [r4, #0]
 8000dde:	f7ff fe5f 	bl	8000aa0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000de2:	2208      	movs	r2, #8
 8000de4:	6823      	ldr	r3, [r4, #0]
 8000de6:	6999      	ldr	r1, [r3, #24]
 8000de8:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8000dea:	2104      	movs	r1, #4
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000dec:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8000dee:	699a      	ldr	r2, [r3, #24]
 8000df0:	438a      	bics	r2, r1
 8000df2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8000df4:	699a      	ldr	r2, [r3, #24]
 8000df6:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8000df8:	430a      	orrs	r2, r1
 8000dfa:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8000dfc:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000dfe:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000e00:	703b      	strb	r3, [r7, #0]
  __HAL_UNLOCK(htim);
 8000e02:	7030      	strb	r0, [r6, #0]
}
 8000e04:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8000e06:	0029      	movs	r1, r5
 8000e08:	6820      	ldr	r0, [r4, #0]
 8000e0a:	f7ff ff8b 	bl	8000d24 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000e0e:	2280      	movs	r2, #128	; 0x80
 8000e10:	6823      	ldr	r3, [r4, #0]
 8000e12:	0112      	lsls	r2, r2, #4
 8000e14:	6999      	ldr	r1, [r3, #24]
 8000e16:	430a      	orrs	r2, r1
 8000e18:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8000e1a:	699a      	ldr	r2, [r3, #24]
 8000e1c:	4915      	ldr	r1, [pc, #84]	; (8000e74 <HAL_TIM_PWM_ConfigChannel+0xd0>)
 8000e1e:	400a      	ands	r2, r1
 8000e20:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8000e22:	692a      	ldr	r2, [r5, #16]
 8000e24:	6999      	ldr	r1, [r3, #24]
 8000e26:	0212      	lsls	r2, r2, #8
 8000e28:	e7e6      	b.n	8000df8 <HAL_TIM_PWM_ConfigChannel+0x54>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8000e2a:	0029      	movs	r1, r5
 8000e2c:	6820      	ldr	r0, [r4, #0]
 8000e2e:	f7ff fe7b 	bl	8000b28 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000e32:	2208      	movs	r2, #8
 8000e34:	6823      	ldr	r3, [r4, #0]
 8000e36:	69d9      	ldr	r1, [r3, #28]
 8000e38:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8000e3a:	2104      	movs	r1, #4
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000e3c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8000e3e:	69da      	ldr	r2, [r3, #28]
 8000e40:	438a      	bics	r2, r1
 8000e42:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8000e44:	69da      	ldr	r2, [r3, #28]
 8000e46:	6929      	ldr	r1, [r5, #16]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8000e48:	430a      	orrs	r2, r1
 8000e4a:	61da      	str	r2, [r3, #28]
      break;
 8000e4c:	e7d6      	b.n	8000dfc <HAL_TIM_PWM_ConfigChannel+0x58>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8000e4e:	0029      	movs	r1, r5
 8000e50:	6820      	ldr	r0, [r4, #0]
 8000e52:	f7ff fead 	bl	8000bb0 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8000e56:	2280      	movs	r2, #128	; 0x80
 8000e58:	6823      	ldr	r3, [r4, #0]
 8000e5a:	0112      	lsls	r2, r2, #4
 8000e5c:	69d9      	ldr	r1, [r3, #28]
 8000e5e:	430a      	orrs	r2, r1
 8000e60:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8000e62:	69da      	ldr	r2, [r3, #28]
 8000e64:	4903      	ldr	r1, [pc, #12]	; (8000e74 <HAL_TIM_PWM_ConfigChannel+0xd0>)
 8000e66:	400a      	ands	r2, r1
 8000e68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8000e6a:	692a      	ldr	r2, [r5, #16]
 8000e6c:	69d9      	ldr	r1, [r3, #28]
 8000e6e:	0212      	lsls	r2, r2, #8
 8000e70:	e7ea      	b.n	8000e48 <HAL_TIM_PWM_ConfigChannel+0xa4>
 8000e72:	46c0      	nop			; (mov r8, r8)
 8000e74:	fffffbff 	.word	0xfffffbff

08000e78 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8000e78:	b530      	push	{r4, r5, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8000e7a:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000e7c:	4d03      	ldr	r5, [pc, #12]	; (8000e8c <TIM_ETR_SetConfig+0x14>)

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000e7e:	430a      	orrs	r2, r1
 8000e80:	021b      	lsls	r3, r3, #8
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000e82:	402c      	ands	r4, r5
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000e84:	4313      	orrs	r3, r2
 8000e86:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000e88:	6083      	str	r3, [r0, #8]
}
 8000e8a:	bd30      	pop	{r4, r5, pc}
 8000e8c:	ffff00ff 	.word	0xffff00ff

08000e90 <HAL_TIM_ConfigClockSource>:
{
 8000e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(htim);
 8000e92:	0005      	movs	r5, r0
 8000e94:	2302      	movs	r3, #2
 8000e96:	353c      	adds	r5, #60	; 0x3c
 8000e98:	782a      	ldrb	r2, [r5, #0]
{
 8000e9a:	0004      	movs	r4, r0
  __HAL_LOCK(htim);
 8000e9c:	0018      	movs	r0, r3
 8000e9e:	2a01      	cmp	r2, #1
 8000ea0:	d016      	beq.n	8000ed0 <HAL_TIM_ConfigClockSource+0x40>
  htim->State = HAL_TIM_STATE_BUSY;
 8000ea2:	0026      	movs	r6, r4
  __HAL_LOCK(htim);
 8000ea4:	2701      	movs	r7, #1
  tmpsmcr = htim->Instance->SMCR;
 8000ea6:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000ea8:	363d      	adds	r6, #61	; 0x3d
  __HAL_LOCK(htim);
 8000eaa:	702f      	strb	r7, [r5, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8000eac:	7033      	strb	r3, [r6, #0]
  tmpsmcr = htim->Instance->SMCR;
 8000eae:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000eb0:	4a40      	ldr	r2, [pc, #256]	; (8000fb4 <HAL_TIM_ConfigClockSource+0x124>)
 8000eb2:	4013      	ands	r3, r2
  htim->Instance->SMCR = tmpsmcr;
 8000eb4:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 8000eb6:	680b      	ldr	r3, [r1, #0]
 8000eb8:	2b40      	cmp	r3, #64	; 0x40
 8000eba:	d065      	beq.n	8000f88 <HAL_TIM_ConfigClockSource+0xf8>
 8000ebc:	d814      	bhi.n	8000ee8 <HAL_TIM_ConfigClockSource+0x58>
 8000ebe:	2b10      	cmp	r3, #16
 8000ec0:	d00b      	beq.n	8000eda <HAL_TIM_ConfigClockSource+0x4a>
 8000ec2:	d806      	bhi.n	8000ed2 <HAL_TIM_ConfigClockSource+0x42>
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d008      	beq.n	8000eda <HAL_TIM_ConfigClockSource+0x4a>
  htim->State = HAL_TIM_STATE_READY;
 8000ec8:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000eca:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000ecc:	7033      	strb	r3, [r6, #0]
  __HAL_UNLOCK(htim);
 8000ece:	7028      	strb	r0, [r5, #0]
}
 8000ed0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  switch (sClockSourceConfig->ClockSource)
 8000ed2:	2b20      	cmp	r3, #32
 8000ed4:	d001      	beq.n	8000eda <HAL_TIM_ConfigClockSource+0x4a>
 8000ed6:	2b30      	cmp	r3, #48	; 0x30
 8000ed8:	d1f6      	bne.n	8000ec8 <HAL_TIM_ConfigClockSource+0x38>
  tmpsmcr &= ~TIM_SMCR_TS;
 8000eda:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8000edc:	6881      	ldr	r1, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000ede:	4391      	bics	r1, r2
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000ee0:	3a69      	subs	r2, #105	; 0x69
 8000ee2:	4313      	orrs	r3, r2
 8000ee4:	430b      	orrs	r3, r1
 8000ee6:	e01a      	b.n	8000f1e <HAL_TIM_ConfigClockSource+0x8e>
  switch (sClockSourceConfig->ClockSource)
 8000ee8:	2b60      	cmp	r3, #96	; 0x60
 8000eea:	d035      	beq.n	8000f58 <HAL_TIM_ConfigClockSource+0xc8>
 8000eec:	d819      	bhi.n	8000f22 <HAL_TIM_ConfigClockSource+0x92>
 8000eee:	2b50      	cmp	r3, #80	; 0x50
 8000ef0:	d1ea      	bne.n	8000ec8 <HAL_TIM_ConfigClockSource+0x38>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000ef2:	684a      	ldr	r2, [r1, #4]
 8000ef4:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8000ef6:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000ef8:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000efa:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000efc:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000efe:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f00:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000f02:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000f04:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000f06:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000f08:	240a      	movs	r4, #10
 8000f0a:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000f0c:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000f0e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000f10:	6202      	str	r2, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f12:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8000f14:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f16:	4393      	bics	r3, r2
 8000f18:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000f1a:	2357      	movs	r3, #87	; 0x57
 8000f1c:	4313      	orrs	r3, r2
  TIMx->SMCR = tmpsmcr;
 8000f1e:	6083      	str	r3, [r0, #8]
 8000f20:	e7d2      	b.n	8000ec8 <HAL_TIM_ConfigClockSource+0x38>
  switch (sClockSourceConfig->ClockSource)
 8000f22:	2b70      	cmp	r3, #112	; 0x70
 8000f24:	d00d      	beq.n	8000f42 <HAL_TIM_ConfigClockSource+0xb2>
 8000f26:	2280      	movs	r2, #128	; 0x80
 8000f28:	0192      	lsls	r2, r2, #6
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d1cc      	bne.n	8000ec8 <HAL_TIM_ConfigClockSource+0x38>
      TIM_ETR_SetConfig(htim->Instance,
 8000f2e:	68cb      	ldr	r3, [r1, #12]
 8000f30:	684a      	ldr	r2, [r1, #4]
 8000f32:	6889      	ldr	r1, [r1, #8]
 8000f34:	f7ff ffa0 	bl	8000e78 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000f38:	2380      	movs	r3, #128	; 0x80
 8000f3a:	6822      	ldr	r2, [r4, #0]
 8000f3c:	01db      	lsls	r3, r3, #7
 8000f3e:	6891      	ldr	r1, [r2, #8]
 8000f40:	e007      	b.n	8000f52 <HAL_TIM_ConfigClockSource+0xc2>
      TIM_ETR_SetConfig(htim->Instance,
 8000f42:	68cb      	ldr	r3, [r1, #12]
 8000f44:	684a      	ldr	r2, [r1, #4]
 8000f46:	6889      	ldr	r1, [r1, #8]
 8000f48:	f7ff ff96 	bl	8000e78 <TIM_ETR_SetConfig>
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8000f4c:	2377      	movs	r3, #119	; 0x77
      tmpsmcr = htim->Instance->SMCR;
 8000f4e:	6822      	ldr	r2, [r4, #0]
 8000f50:	6891      	ldr	r1, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000f52:	430b      	orrs	r3, r1
 8000f54:	6093      	str	r3, [r2, #8]
      break;
 8000f56:	e7b7      	b.n	8000ec8 <HAL_TIM_ConfigClockSource+0x38>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f58:	2410      	movs	r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000f5a:	684b      	ldr	r3, [r1, #4]
 8000f5c:	68ca      	ldr	r2, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f5e:	6a01      	ldr	r1, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000f60:	4f15      	ldr	r7, [pc, #84]	; (8000fb8 <HAL_TIM_ConfigClockSource+0x128>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000f62:	43a1      	bics	r1, r4
 8000f64:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000f66:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000f68:	0312      	lsls	r2, r2, #12
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000f6a:	403c      	ands	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000f6c:	4322      	orrs	r2, r4
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000f6e:	24a0      	movs	r4, #160	; 0xa0
  tmpccer = TIMx->CCER;
 8000f70:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCMR1 = tmpccmr1 ;
 8000f72:	6182      	str	r2, [r0, #24]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f74:	2270      	movs	r2, #112	; 0x70
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000f76:	43a1      	bics	r1, r4
  tmpccer |= (TIM_ICPolarity << 4U);
 8000f78:	011b      	lsls	r3, r3, #4
 8000f7a:	430b      	orrs	r3, r1
  TIMx->CCER = tmpccer;
 8000f7c:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8000f7e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000f80:	4393      	bics	r3, r2
 8000f82:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000f84:	2367      	movs	r3, #103	; 0x67
 8000f86:	e7c9      	b.n	8000f1c <HAL_TIM_ConfigClockSource+0x8c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000f88:	684a      	ldr	r2, [r1, #4]
 8000f8a:	68cb      	ldr	r3, [r1, #12]
  tmpccer = TIMx->CCER;
 8000f8c:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f8e:	6a04      	ldr	r4, [r0, #32]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000f90:	011b      	lsls	r3, r3, #4
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f92:	43bc      	bics	r4, r7
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000f94:	27f0      	movs	r7, #240	; 0xf0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000f96:	6204      	str	r4, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000f98:	6984      	ldr	r4, [r0, #24]
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000f9a:	43bc      	bics	r4, r7
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000f9c:	4323      	orrs	r3, r4
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000f9e:	240a      	movs	r4, #10
 8000fa0:	43a1      	bics	r1, r4
  tmpccer |= TIM_ICPolarity;
 8000fa2:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 8000fa4:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8000fa6:	6202      	str	r2, [r0, #32]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000fa8:	2270      	movs	r2, #112	; 0x70
  tmpsmcr = TIMx->SMCR;
 8000faa:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8000fac:	4393      	bics	r3, r2
 8000fae:	001a      	movs	r2, r3
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8000fb0:	2347      	movs	r3, #71	; 0x47
 8000fb2:	e7b3      	b.n	8000f1c <HAL_TIM_ConfigClockSource+0x8c>
 8000fb4:	ffff0088 	.word	0xffff0088
 8000fb8:	ffff0fff 	.word	0xffff0fff

08000fbc <TIM_CCxChannelCmd>:

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8000fbc:	231f      	movs	r3, #31
{
 8000fbe:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8000fc0:	2401      	movs	r4, #1
 8000fc2:	4019      	ands	r1, r3
 8000fc4:	408c      	lsls	r4, r1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8000fc6:	408a      	lsls	r2, r1
  TIMx->CCER &= ~tmp;
 8000fc8:	6a03      	ldr	r3, [r0, #32]
 8000fca:	43a3      	bics	r3, r4
 8000fcc:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8000fce:	6a03      	ldr	r3, [r0, #32]
 8000fd0:	431a      	orrs	r2, r3
 8000fd2:	6202      	str	r2, [r0, #32]
}
 8000fd4:	bd10      	pop	{r4, pc}
	...

08000fd8 <HAL_TIM_PWM_Start_IT>:
{
 8000fd8:	b510      	push	{r4, lr}
 8000fda:	0004      	movs	r4, r0
  switch (Channel)
 8000fdc:	290c      	cmp	r1, #12
 8000fde:	d80e      	bhi.n	8000ffe <HAL_TIM_PWM_Start_IT+0x26>
 8000fe0:	0008      	movs	r0, r1
 8000fe2:	f7ff f89b 	bl	800011c <__gnu_thumb1_case_uqi>
 8000fe6:	0c07      	.short	0x0c07
 8000fe8:	0c280c0c 	.word	0x0c280c0c
 8000fec:	0c2c0c0c 	.word	0x0c2c0c0c
 8000ff0:	0c0c      	.short	0x0c0c
 8000ff2:	30          	.byte	0x30
 8000ff3:	00          	.byte	0x00
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	6822      	ldr	r2, [r4, #0]
 8000ff8:	68d0      	ldr	r0, [r2, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8000ffa:	4303      	orrs	r3, r0
 8000ffc:	60d3      	str	r3, [r2, #12]
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8000ffe:	2201      	movs	r2, #1
 8001000:	6820      	ldr	r0, [r4, #0]
 8001002:	f7ff ffdb 	bl	8000fbc <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001006:	6823      	ldr	r3, [r4, #0]
 8001008:	4a14      	ldr	r2, [pc, #80]	; (800105c <HAL_TIM_PWM_Start_IT+0x84>)
 800100a:	4293      	cmp	r3, r2
 800100c:	d01f      	beq.n	800104e <HAL_TIM_PWM_Start_IT+0x76>
 800100e:	4a14      	ldr	r2, [pc, #80]	; (8001060 <HAL_TIM_PWM_Start_IT+0x88>)
 8001010:	4293      	cmp	r3, r2
 8001012:	d01c      	beq.n	800104e <HAL_TIM_PWM_Start_IT+0x76>
 8001014:	4a13      	ldr	r2, [pc, #76]	; (8001064 <HAL_TIM_PWM_Start_IT+0x8c>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d019      	beq.n	800104e <HAL_TIM_PWM_Start_IT+0x76>
 800101a:	4a13      	ldr	r2, [pc, #76]	; (8001068 <HAL_TIM_PWM_Start_IT+0x90>)
 800101c:	4293      	cmp	r3, r2
 800101e:	d016      	beq.n	800104e <HAL_TIM_PWM_Start_IT+0x76>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001020:	2107      	movs	r1, #7
 8001022:	689a      	ldr	r2, [r3, #8]
 8001024:	400a      	ands	r2, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001026:	2a06      	cmp	r2, #6
 8001028:	d003      	beq.n	8001032 <HAL_TIM_PWM_Start_IT+0x5a>
    __HAL_TIM_ENABLE(htim);
 800102a:	2201      	movs	r2, #1
 800102c:	6819      	ldr	r1, [r3, #0]
 800102e:	430a      	orrs	r2, r1
 8001030:	601a      	str	r2, [r3, #0]
}
 8001032:	2000      	movs	r0, #0
 8001034:	bd10      	pop	{r4, pc}
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8001036:	6822      	ldr	r2, [r4, #0]
 8001038:	2304      	movs	r3, #4
 800103a:	68d0      	ldr	r0, [r2, #12]
 800103c:	e7dd      	b.n	8000ffa <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 800103e:	6822      	ldr	r2, [r4, #0]
 8001040:	2308      	movs	r3, #8
 8001042:	68d0      	ldr	r0, [r2, #12]
 8001044:	e7d9      	b.n	8000ffa <HAL_TIM_PWM_Start_IT+0x22>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8001046:	6822      	ldr	r2, [r4, #0]
 8001048:	2310      	movs	r3, #16
 800104a:	68d0      	ldr	r0, [r2, #12]
 800104c:	e7d5      	b.n	8000ffa <HAL_TIM_PWM_Start_IT+0x22>
    __HAL_TIM_MOE_ENABLE(htim);
 800104e:	2280      	movs	r2, #128	; 0x80
 8001050:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8001052:	0212      	lsls	r2, r2, #8
 8001054:	430a      	orrs	r2, r1
 8001056:	645a      	str	r2, [r3, #68]	; 0x44
 8001058:	e7e2      	b.n	8001020 <HAL_TIM_PWM_Start_IT+0x48>
 800105a:	46c0      	nop			; (mov r8, r8)
 800105c:	40012c00 	.word	0x40012c00
 8001060:	40014000 	.word	0x40014000
 8001064:	40014400 	.word	0x40014400
 8001068:	40014800 	.word	0x40014800

0800106c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800106c:	b570      	push	{r4, r5, r6, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800106e:	0004      	movs	r4, r0
 8001070:	2202      	movs	r2, #2
 8001072:	343c      	adds	r4, #60	; 0x3c
 8001074:	7825      	ldrb	r5, [r4, #0]
{
 8001076:	0003      	movs	r3, r0
  __HAL_LOCK(htim);
 8001078:	0010      	movs	r0, r2
 800107a:	2d01      	cmp	r5, #1
 800107c:	d01e      	beq.n	80010bc <HAL_TIMEx_MasterConfigSynchronization+0x50>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800107e:	001d      	movs	r5, r3

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001080:	2670      	movs	r6, #112	; 0x70
  tmpcr2 = htim->Instance->CR2;
 8001082:	681b      	ldr	r3, [r3, #0]
  __HAL_LOCK(htim);
 8001084:	3801      	subs	r0, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8001086:	353d      	adds	r5, #61	; 0x3d
  __HAL_LOCK(htim);
 8001088:	7020      	strb	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800108a:	702a      	strb	r2, [r5, #0]
  tmpcr2 = htim->Instance->CR2;
 800108c:	6858      	ldr	r0, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800108e:	689a      	ldr	r2, [r3, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001090:	43b0      	bics	r0, r6
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001092:	680e      	ldr	r6, [r1, #0]
 8001094:	4330      	orrs	r0, r6

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001096:	6058      	str	r0, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001098:	4809      	ldr	r0, [pc, #36]	; (80010c0 <HAL_TIMEx_MasterConfigSynchronization+0x54>)
 800109a:	4283      	cmp	r3, r0
 800109c:	d005      	beq.n	80010aa <HAL_TIMEx_MasterConfigSynchronization+0x3e>
 800109e:	4809      	ldr	r0, [pc, #36]	; (80010c4 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 80010a0:	4283      	cmp	r3, r0
 80010a2:	d002      	beq.n	80010aa <HAL_TIMEx_MasterConfigSynchronization+0x3e>
 80010a4:	4808      	ldr	r0, [pc, #32]	; (80010c8 <HAL_TIMEx_MasterConfigSynchronization+0x5c>)
 80010a6:	4283      	cmp	r3, r0
 80010a8:	d104      	bne.n	80010b4 <HAL_TIMEx_MasterConfigSynchronization+0x48>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80010aa:	2080      	movs	r0, #128	; 0x80
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80010ac:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80010ae:	4382      	bics	r2, r0
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80010b0:	430a      	orrs	r2, r1

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80010b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80010b4:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80010b6:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80010b8:	702b      	strb	r3, [r5, #0]
  __HAL_UNLOCK(htim);
 80010ba:	7020      	strb	r0, [r4, #0]

  return HAL_OK;
}
 80010bc:	bd70      	pop	{r4, r5, r6, pc}
 80010be:	46c0      	nop			; (mov r8, r8)
 80010c0:	40012c00 	.word	0x40012c00
 80010c4:	40000400 	.word	0x40000400
 80010c8:	40014000 	.word	0x40014000

080010cc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80010cc:	b570      	push	{r4, r5, r6, lr}
 80010ce:	0004      	movs	r4, r0
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80010d0:	6925      	ldr	r5, [r4, #16]
 80010d2:	68a3      	ldr	r3, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80010d4:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80010d6:	432b      	orrs	r3, r5
 80010d8:	6965      	ldr	r5, [r4, #20]
 80010da:	69c1      	ldr	r1, [r0, #28]
 80010dc:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80010de:	6810      	ldr	r0, [r2, #0]
 80010e0:	4d43      	ldr	r5, [pc, #268]	; (80011f0 <UART_SetConfig+0x124>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80010e2:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80010e4:	4028      	ands	r0, r5
 80010e6:	4303      	orrs	r3, r0
 80010e8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80010ea:	6853      	ldr	r3, [r2, #4]
 80010ec:	4841      	ldr	r0, [pc, #260]	; (80011f4 <UART_SetConfig+0x128>)
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  tmpreg |= huart->Init.OneBitSampling;
 80010ee:	6a25      	ldr	r5, [r4, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80010f0:	4003      	ands	r3, r0
 80010f2:	68e0      	ldr	r0, [r4, #12]
 80010f4:	4303      	orrs	r3, r0
 80010f6:	6053      	str	r3, [r2, #4]
  tmpreg |= huart->Init.OneBitSampling;
 80010f8:	69a3      	ldr	r3, [r4, #24]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80010fa:	6890      	ldr	r0, [r2, #8]
  tmpreg |= huart->Init.OneBitSampling;
 80010fc:	432b      	orrs	r3, r5
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80010fe:	4d3e      	ldr	r5, [pc, #248]	; (80011f8 <UART_SetConfig+0x12c>)
 8001100:	4028      	ands	r0, r5
 8001102:	4303      	orrs	r3, r0
 8001104:	6093      	str	r3, [r2, #8]
 8001106:	2380      	movs	r3, #128	; 0x80


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001108:	483c      	ldr	r0, [pc, #240]	; (80011fc <UART_SetConfig+0x130>)
 800110a:	021b      	lsls	r3, r3, #8
 800110c:	4282      	cmp	r2, r0
 800110e:	d110      	bne.n	8001132 <UART_SetConfig+0x66>
 8001110:	2003      	movs	r0, #3
 8001112:	4a3b      	ldr	r2, [pc, #236]	; (8001200 <UART_SetConfig+0x134>)
 8001114:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001116:	4002      	ands	r2, r0
 8001118:	483a      	ldr	r0, [pc, #232]	; (8001204 <UART_SetConfig+0x138>)
 800111a:	5c80      	ldrb	r0, [r0, r2]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800111c:	4299      	cmp	r1, r3
 800111e:	d013      	beq.n	8001148 <UART_SetConfig+0x7c>
      ret = HAL_ERROR;
    }
  }
  else
  {
    switch (clocksource)
 8001120:	2808      	cmp	r0, #8
 8001122:	d828      	bhi.n	8001176 <UART_SetConfig+0xaa>
 8001124:	f7fe fffa 	bl	800011c <__gnu_thumb1_case_uqi>
 8001128:	27462741 	.word	0x27462741
 800112c:	27272757 	.word	0x27272757
 8001130:	5a          	.byte	0x5a
 8001131:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001132:	4835      	ldr	r0, [pc, #212]	; (8001208 <UART_SetConfig+0x13c>)
 8001134:	4282      	cmp	r2, r0
 8001136:	d156      	bne.n	80011e6 <UART_SetConfig+0x11a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001138:	4299      	cmp	r1, r3
 800113a:	d136      	bne.n	80011aa <UART_SetConfig+0xde>
        pclk = HAL_RCC_GetPCLK1Freq();
 800113c:	f7ff fca0 	bl	8000a80 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001140:	6863      	ldr	r3, [r4, #4]
 8001142:	0040      	lsls	r0, r0, #1
 8001144:	085b      	lsrs	r3, r3, #1
 8001146:	e00b      	b.n	8001160 <UART_SetConfig+0x94>
    switch (clocksource)
 8001148:	2808      	cmp	r0, #8
 800114a:	d81e      	bhi.n	800118a <UART_SetConfig+0xbe>
 800114c:	f7fe ffdc 	bl	8000108 <__gnu_thumb1_case_sqi>
 8001150:	1d051df6 	.word	0x1d051df6
 8001154:	1d1d1d15 	.word	0x1d1d1d15
 8001158:	18          	.byte	0x18
 8001159:	00          	.byte	0x00
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800115a:	6863      	ldr	r3, [r4, #4]
 800115c:	0858      	lsrs	r0, r3, #1
 800115e:	4b2b      	ldr	r3, [pc, #172]	; (800120c <UART_SetConfig+0x140>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001160:	18c0      	adds	r0, r0, r3
 8001162:	6861      	ldr	r1, [r4, #4]
 8001164:	f7fe ffe4 	bl	8000130 <__udivsi3>
 8001168:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 800116a:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800116c:	001a      	movs	r2, r3
 800116e:	4928      	ldr	r1, [pc, #160]	; (8001210 <UART_SetConfig+0x144>)
 8001170:	3a10      	subs	r2, #16
 8001172:	428a      	cmp	r2, r1
 8001174:	d90c      	bls.n	8001190 <UART_SetConfig+0xc4>
    {
      huart->Instance->BRR = usartdiv;
    }
    else
    {
      ret = HAL_ERROR;
 8001176:	2001      	movs	r0, #1
 8001178:	e013      	b.n	80011a2 <UART_SetConfig+0xd6>
        pclk = HAL_RCC_GetSysClockFreq();
 800117a:	f7ff fbcb 	bl	8000914 <HAL_RCC_GetSysClockFreq>
 800117e:	e7df      	b.n	8001140 <UART_SetConfig+0x74>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8001180:	6863      	ldr	r3, [r4, #4]
 8001182:	0858      	lsrs	r0, r3, #1
 8001184:	2380      	movs	r3, #128	; 0x80
 8001186:	025b      	lsls	r3, r3, #9
 8001188:	e7ea      	b.n	8001160 <UART_SetConfig+0x94>
        ret = HAL_ERROR;
 800118a:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 800118c:	2300      	movs	r3, #0
 800118e:	e7ed      	b.n	800116c <UART_SetConfig+0xa0>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001190:	220f      	movs	r2, #15
 8001192:	0019      	movs	r1, r3
 8001194:	4391      	bics	r1, r2
 8001196:	000a      	movs	r2, r1
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001198:	071b      	lsls	r3, r3, #28
      huart->Instance->BRR = brrtemp;
 800119a:	6821      	ldr	r1, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800119c:	0f5b      	lsrs	r3, r3, #29
      huart->Instance->BRR = brrtemp;
 800119e:	4313      	orrs	r3, r2
 80011a0:	60cb      	str	r3, [r1, #12]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 80011a6:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 80011a8:	bd70      	pop	{r4, r5, r6, pc}
        pclk = HAL_RCC_GetPCLK1Freq();
 80011aa:	f7ff fc69 	bl	8000a80 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80011ae:	6863      	ldr	r3, [r4, #4]
 80011b0:	085b      	lsrs	r3, r3, #1
 80011b2:	e002      	b.n	80011ba <UART_SetConfig+0xee>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80011b4:	6863      	ldr	r3, [r4, #4]
 80011b6:	0858      	lsrs	r0, r3, #1
 80011b8:	4b16      	ldr	r3, [pc, #88]	; (8001214 <UART_SetConfig+0x148>)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80011ba:	18c0      	adds	r0, r0, r3
 80011bc:	6861      	ldr	r1, [r4, #4]
 80011be:	f7fe ffb7 	bl	8000130 <__udivsi3>
 80011c2:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 80011c4:	2000      	movs	r0, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80011c6:	001a      	movs	r2, r3
 80011c8:	4911      	ldr	r1, [pc, #68]	; (8001210 <UART_SetConfig+0x144>)
 80011ca:	3a10      	subs	r2, #16
 80011cc:	428a      	cmp	r2, r1
 80011ce:	d8d2      	bhi.n	8001176 <UART_SetConfig+0xaa>
      huart->Instance->BRR = usartdiv;
 80011d0:	6822      	ldr	r2, [r4, #0]
 80011d2:	60d3      	str	r3, [r2, #12]
 80011d4:	e7e5      	b.n	80011a2 <UART_SetConfig+0xd6>
        pclk = HAL_RCC_GetSysClockFreq();
 80011d6:	f7ff fb9d 	bl	8000914 <HAL_RCC_GetSysClockFreq>
 80011da:	e7e8      	b.n	80011ae <UART_SetConfig+0xe2>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80011dc:	6863      	ldr	r3, [r4, #4]
 80011de:	0858      	lsrs	r0, r3, #1
 80011e0:	2380      	movs	r3, #128	; 0x80
 80011e2:	021b      	lsls	r3, r3, #8
 80011e4:	e7e9      	b.n	80011ba <UART_SetConfig+0xee>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80011e6:	4299      	cmp	r1, r3
 80011e8:	d0cf      	beq.n	800118a <UART_SetConfig+0xbe>
        ret = HAL_ERROR;
 80011ea:	2001      	movs	r0, #1
  uint32_t usartdiv                   = 0x00000000U;
 80011ec:	2300      	movs	r3, #0
 80011ee:	e7ea      	b.n	80011c6 <UART_SetConfig+0xfa>
 80011f0:	ffff69f3 	.word	0xffff69f3
 80011f4:	ffffcfff 	.word	0xffffcfff
 80011f8:	fffff4ff 	.word	0xfffff4ff
 80011fc:	40013800 	.word	0x40013800
 8001200:	40021000 	.word	0x40021000
 8001204:	08002868 	.word	0x08002868
 8001208:	40004400 	.word	0x40004400
 800120c:	00f42400 	.word	0x00f42400
 8001210:	0000ffef 	.word	0x0000ffef
 8001214:	007a1200 	.word	0x007a1200

08001218 <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001218:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 800121a:	b530      	push	{r4, r5, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800121c:	07da      	lsls	r2, r3, #31
 800121e:	d506      	bpl.n	800122e <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001220:	6801      	ldr	r1, [r0, #0]
 8001222:	4c28      	ldr	r4, [pc, #160]	; (80012c4 <UART_AdvFeatureConfig+0xac>)
 8001224:	684a      	ldr	r2, [r1, #4]
 8001226:	4022      	ands	r2, r4
 8001228:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800122a:	4322      	orrs	r2, r4
 800122c:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800122e:	079a      	lsls	r2, r3, #30
 8001230:	d506      	bpl.n	8001240 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8001232:	6801      	ldr	r1, [r0, #0]
 8001234:	4c24      	ldr	r4, [pc, #144]	; (80012c8 <UART_AdvFeatureConfig+0xb0>)
 8001236:	684a      	ldr	r2, [r1, #4]
 8001238:	4022      	ands	r2, r4
 800123a:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800123c:	4322      	orrs	r2, r4
 800123e:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8001240:	075a      	lsls	r2, r3, #29
 8001242:	d506      	bpl.n	8001252 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8001244:	6801      	ldr	r1, [r0, #0]
 8001246:	4c21      	ldr	r4, [pc, #132]	; (80012cc <UART_AdvFeatureConfig+0xb4>)
 8001248:	684a      	ldr	r2, [r1, #4]
 800124a:	4022      	ands	r2, r4
 800124c:	6b04      	ldr	r4, [r0, #48]	; 0x30
 800124e:	4322      	orrs	r2, r4
 8001250:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8001252:	071a      	lsls	r2, r3, #28
 8001254:	d506      	bpl.n	8001264 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8001256:	6801      	ldr	r1, [r0, #0]
 8001258:	4c1d      	ldr	r4, [pc, #116]	; (80012d0 <UART_AdvFeatureConfig+0xb8>)
 800125a:	684a      	ldr	r2, [r1, #4]
 800125c:	4022      	ands	r2, r4
 800125e:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8001260:	4322      	orrs	r2, r4
 8001262:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8001264:	06da      	lsls	r2, r3, #27
 8001266:	d506      	bpl.n	8001276 <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8001268:	6801      	ldr	r1, [r0, #0]
 800126a:	4c1a      	ldr	r4, [pc, #104]	; (80012d4 <UART_AdvFeatureConfig+0xbc>)
 800126c:	688a      	ldr	r2, [r1, #8]
 800126e:	4022      	ands	r2, r4
 8001270:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8001272:	4322      	orrs	r2, r4
 8001274:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8001276:	069a      	lsls	r2, r3, #26
 8001278:	d506      	bpl.n	8001288 <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800127a:	6801      	ldr	r1, [r0, #0]
 800127c:	4c16      	ldr	r4, [pc, #88]	; (80012d8 <UART_AdvFeatureConfig+0xc0>)
 800127e:	688a      	ldr	r2, [r1, #8]
 8001280:	4022      	ands	r2, r4
 8001282:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8001284:	4322      	orrs	r2, r4
 8001286:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8001288:	065a      	lsls	r2, r3, #25
 800128a:	d510      	bpl.n	80012ae <UART_AdvFeatureConfig+0x96>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800128c:	6801      	ldr	r1, [r0, #0]
 800128e:	4d13      	ldr	r5, [pc, #76]	; (80012dc <UART_AdvFeatureConfig+0xc4>)
 8001290:	684a      	ldr	r2, [r1, #4]
 8001292:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8001294:	402a      	ands	r2, r5
 8001296:	4322      	orrs	r2, r4
 8001298:	604a      	str	r2, [r1, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800129a:	2280      	movs	r2, #128	; 0x80
 800129c:	0352      	lsls	r2, r2, #13
 800129e:	4294      	cmp	r4, r2
 80012a0:	d105      	bne.n	80012ae <UART_AdvFeatureConfig+0x96>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80012a2:	684a      	ldr	r2, [r1, #4]
 80012a4:	4c0e      	ldr	r4, [pc, #56]	; (80012e0 <UART_AdvFeatureConfig+0xc8>)
 80012a6:	4022      	ands	r2, r4
 80012a8:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80012aa:	4322      	orrs	r2, r4
 80012ac:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80012ae:	061b      	lsls	r3, r3, #24
 80012b0:	d506      	bpl.n	80012c0 <UART_AdvFeatureConfig+0xa8>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80012b2:	6802      	ldr	r2, [r0, #0]
 80012b4:	490b      	ldr	r1, [pc, #44]	; (80012e4 <UART_AdvFeatureConfig+0xcc>)
 80012b6:	6853      	ldr	r3, [r2, #4]
 80012b8:	400b      	ands	r3, r1
 80012ba:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80012bc:	430b      	orrs	r3, r1
 80012be:	6053      	str	r3, [r2, #4]
  }
}
 80012c0:	bd30      	pop	{r4, r5, pc}
 80012c2:	46c0      	nop			; (mov r8, r8)
 80012c4:	fffdffff 	.word	0xfffdffff
 80012c8:	fffeffff 	.word	0xfffeffff
 80012cc:	fffbffff 	.word	0xfffbffff
 80012d0:	ffff7fff 	.word	0xffff7fff
 80012d4:	ffffefff 	.word	0xffffefff
 80012d8:	ffffdfff 	.word	0xffffdfff
 80012dc:	ffefffff 	.word	0xffefffff
 80012e0:	ff9fffff 	.word	0xff9fffff
 80012e4:	fff7ffff 	.word	0xfff7ffff

080012e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80012e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
        return HAL_TIMEOUT;
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80012ea:	2780      	movs	r7, #128	; 0x80
{
 80012ec:	0004      	movs	r4, r0
 80012ee:	000e      	movs	r6, r1
 80012f0:	0015      	movs	r5, r2
 80012f2:	9301      	str	r3, [sp, #4]
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80012f4:	013f      	lsls	r7, r7, #4
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80012f6:	6822      	ldr	r2, [r4, #0]
 80012f8:	69d3      	ldr	r3, [r2, #28]
 80012fa:	4033      	ands	r3, r6
 80012fc:	1b9b      	subs	r3, r3, r6
 80012fe:	4259      	negs	r1, r3
 8001300:	414b      	adcs	r3, r1
 8001302:	42ab      	cmp	r3, r5
 8001304:	d001      	beq.n	800130a <UART_WaitOnFlagUntilTimeout+0x22>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8001306:	2000      	movs	r0, #0
 8001308:	e01c      	b.n	8001344 <UART_WaitOnFlagUntilTimeout+0x5c>
    if (Timeout != HAL_MAX_DELAY)
 800130a:	9b08      	ldr	r3, [sp, #32]
 800130c:	3301      	adds	r3, #1
 800130e:	d0f3      	beq.n	80012f8 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8001310:	f7fe ffda 	bl	80002c8 <HAL_GetTick>
 8001314:	9b01      	ldr	r3, [sp, #4]
 8001316:	9a08      	ldr	r2, [sp, #32]
 8001318:	1ac0      	subs	r0, r0, r3
 800131a:	6823      	ldr	r3, [r4, #0]
 800131c:	4282      	cmp	r2, r0
 800131e:	d301      	bcc.n	8001324 <UART_WaitOnFlagUntilTimeout+0x3c>
 8001320:	2a00      	cmp	r2, #0
 8001322:	d110      	bne.n	8001346 <UART_WaitOnFlagUntilTimeout+0x5e>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001324:	681a      	ldr	r2, [r3, #0]
 8001326:	4913      	ldr	r1, [pc, #76]	; (8001374 <UART_WaitOnFlagUntilTimeout+0x8c>)
 8001328:	400a      	ands	r2, r1
 800132a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800132c:	689a      	ldr	r2, [r3, #8]
 800132e:	31a3      	adds	r1, #163	; 0xa3
 8001330:	31ff      	adds	r1, #255	; 0xff
 8001332:	438a      	bics	r2, r1
 8001334:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8001336:	2320      	movs	r3, #32
 8001338:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800133a:	67a3      	str	r3, [r4, #120]	; 0x78
          __HAL_UNLOCK(huart);
 800133c:	2300      	movs	r3, #0
          return HAL_TIMEOUT;
 800133e:	2003      	movs	r0, #3
          __HAL_UNLOCK(huart);
 8001340:	3470      	adds	r4, #112	; 0x70
 8001342:	7023      	strb	r3, [r4, #0]
}
 8001344:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8001346:	2104      	movs	r1, #4
 8001348:	681a      	ldr	r2, [r3, #0]
 800134a:	420a      	tst	r2, r1
 800134c:	d0d3      	beq.n	80012f6 <UART_WaitOnFlagUntilTimeout+0xe>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800134e:	69da      	ldr	r2, [r3, #28]
 8001350:	423a      	tst	r2, r7
 8001352:	d0d0      	beq.n	80012f6 <UART_WaitOnFlagUntilTimeout+0xe>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8001354:	621f      	str	r7, [r3, #32]
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	4906      	ldr	r1, [pc, #24]	; (8001374 <UART_WaitOnFlagUntilTimeout+0x8c>)
 800135a:	400a      	ands	r2, r1
 800135c:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800135e:	689a      	ldr	r2, [r3, #8]
 8001360:	31a3      	adds	r1, #163	; 0xa3
 8001362:	31ff      	adds	r1, #255	; 0xff
 8001364:	438a      	bics	r2, r1
 8001366:	609a      	str	r2, [r3, #8]
          huart->gState = HAL_UART_STATE_READY;
 8001368:	2320      	movs	r3, #32
 800136a:	6763      	str	r3, [r4, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800136c:	67a3      	str	r3, [r4, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800136e:	67e3      	str	r3, [r4, #124]	; 0x7c
 8001370:	e7e4      	b.n	800133c <UART_WaitOnFlagUntilTimeout+0x54>
 8001372:	46c0      	nop			; (mov r8, r8)
 8001374:	fffffe5f 	.word	0xfffffe5f

08001378 <UART_CheckIdleState>:
{
 8001378:	b573      	push	{r0, r1, r4, r5, r6, lr}
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800137a:	2600      	movs	r6, #0
{
 800137c:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800137e:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 8001380:	f7fe ffa2 	bl	80002c8 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001384:	6823      	ldr	r3, [r4, #0]
  tickstart = HAL_GetTick();
 8001386:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	071b      	lsls	r3, r3, #28
 800138c:	d415      	bmi.n	80013ba <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800138e:	6823      	ldr	r3, [r4, #0]
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	075b      	lsls	r3, r3, #29
 8001394:	d50a      	bpl.n	80013ac <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8001396:	2180      	movs	r1, #128	; 0x80
 8001398:	4b0e      	ldr	r3, [pc, #56]	; (80013d4 <UART_CheckIdleState+0x5c>)
 800139a:	2200      	movs	r2, #0
 800139c:	9300      	str	r3, [sp, #0]
 800139e:	03c9      	lsls	r1, r1, #15
 80013a0:	002b      	movs	r3, r5
 80013a2:	0020      	movs	r0, r4
 80013a4:	f7ff ffa0 	bl	80012e8 <UART_WaitOnFlagUntilTimeout>
 80013a8:	2800      	cmp	r0, #0
 80013aa:	d111      	bne.n	80013d0 <UART_CheckIdleState+0x58>
  huart->gState = HAL_UART_STATE_READY;
 80013ac:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80013ae:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80013b0:	6763      	str	r3, [r4, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 80013b2:	67a3      	str	r3, [r4, #120]	; 0x78
  __HAL_UNLOCK(huart);
 80013b4:	3470      	adds	r4, #112	; 0x70
 80013b6:	7020      	strb	r0, [r4, #0]
  return HAL_OK;
 80013b8:	e00b      	b.n	80013d2 <UART_CheckIdleState+0x5a>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80013ba:	2180      	movs	r1, #128	; 0x80
 80013bc:	4b05      	ldr	r3, [pc, #20]	; (80013d4 <UART_CheckIdleState+0x5c>)
 80013be:	0032      	movs	r2, r6
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	0389      	lsls	r1, r1, #14
 80013c4:	0003      	movs	r3, r0
 80013c6:	0020      	movs	r0, r4
 80013c8:	f7ff ff8e 	bl	80012e8 <UART_WaitOnFlagUntilTimeout>
 80013cc:	2800      	cmp	r0, #0
 80013ce:	d0de      	beq.n	800138e <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 80013d0:	2003      	movs	r0, #3
}
 80013d2:	bd76      	pop	{r1, r2, r4, r5, r6, pc}
 80013d4:	01ffffff 	.word	0x01ffffff

080013d8 <HAL_UART_Init>:
{
 80013d8:	b510      	push	{r4, lr}
 80013da:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 80013dc:	d101      	bne.n	80013e2 <HAL_UART_Init+0xa>
    return HAL_ERROR;
 80013de:	2001      	movs	r0, #1
}
 80013e0:	bd10      	pop	{r4, pc}
  if (huart->gState == HAL_UART_STATE_RESET)
 80013e2:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d104      	bne.n	80013f2 <HAL_UART_Init+0x1a>
    huart->Lock = HAL_UNLOCKED;
 80013e8:	0002      	movs	r2, r0
 80013ea:	3270      	adds	r2, #112	; 0x70
 80013ec:	7013      	strb	r3, [r2, #0]
    HAL_UART_MspInit(huart);
 80013ee:	f000 fa0d 	bl	800180c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 80013f2:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 80013f4:	2101      	movs	r1, #1
 80013f6:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80013f8:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 80013fa:	6813      	ldr	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 80013fc:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 80013fe:	438b      	bics	r3, r1
 8001400:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001402:	f7ff fe63 	bl	80010cc <UART_SetConfig>
 8001406:	2801      	cmp	r0, #1
 8001408:	d0e9      	beq.n	80013de <HAL_UART_Init+0x6>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800140a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800140c:	2b00      	cmp	r3, #0
 800140e:	d002      	beq.n	8001416 <HAL_UART_Init+0x3e>
    UART_AdvFeatureConfig(huart);
 8001410:	0020      	movs	r0, r4
 8001412:	f7ff ff01 	bl	8001218 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001416:	6823      	ldr	r3, [r4, #0]
 8001418:	4907      	ldr	r1, [pc, #28]	; (8001438 <HAL_UART_Init+0x60>)
 800141a:	685a      	ldr	r2, [r3, #4]
  return (UART_CheckIdleState(huart));
 800141c:	0020      	movs	r0, r4
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 800141e:	400a      	ands	r2, r1
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001420:	2108      	movs	r1, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8001422:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001424:	689a      	ldr	r2, [r3, #8]
 8001426:	438a      	bics	r2, r1
 8001428:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 800142a:	2201      	movs	r2, #1
 800142c:	6819      	ldr	r1, [r3, #0]
 800142e:	430a      	orrs	r2, r1
 8001430:	601a      	str	r2, [r3, #0]
  return (UART_CheckIdleState(huart));
 8001432:	f7ff ffa1 	bl	8001378 <UART_CheckIdleState>
 8001436:	e7d3      	b.n	80013e0 <HAL_UART_Init+0x8>
 8001438:	fffff7ff 	.word	0xfffff7ff

0800143c <DisplayByteDigit>:
 *  : .
 *          
 *      4-  .
*/
void DisplayByteDigit(uint8_t d1, uint8_t d2, uint8_t d3, uint8_t d4)
{
 800143c:	b530      	push	{r4, r5, lr}
	char digit1 = numerals[d1];
	char digit2 = numerals[d2];
 800143e:	4c07      	ldr	r4, [pc, #28]	; (800145c <DisplayByteDigit+0x20>)
 8001440:	5c65      	ldrb	r5, [r4, r1]
	dig1 = d1;
 8001442:	5c20      	ldrb	r0, [r4, r0]
	char digit3 = numerals[d3];
 8001444:	5ca1      	ldrb	r1, [r4, r2]
	char digit4 = numerals[d4];
 8001446:	5ce2      	ldrb	r2, [r4, r3]
	dig1 = d1;
 8001448:	4b05      	ldr	r3, [pc, #20]	; (8001460 <DisplayByteDigit+0x24>)
 800144a:	7018      	strb	r0, [r3, #0]
	dig2 = d2;
 800144c:	4b05      	ldr	r3, [pc, #20]	; (8001464 <DisplayByteDigit+0x28>)
 800144e:	701d      	strb	r5, [r3, #0]
	dig3 = d3;
 8001450:	4b05      	ldr	r3, [pc, #20]	; (8001468 <DisplayByteDigit+0x2c>)
 8001452:	7019      	strb	r1, [r3, #0]
	dig4 = d4;
 8001454:	4b05      	ldr	r3, [pc, #20]	; (800146c <DisplayByteDigit+0x30>)
 8001456:	701a      	strb	r2, [r3, #0]
	DisplayCodeData(digit1, digit2, digit3, digit4);
}
 8001458:	bd30      	pop	{r4, r5, pc}
 800145a:	46c0      	nop			; (mov r8, r8)
 800145c:	20000008 	.word	0x20000008
 8001460:	200000a8 	.word	0x200000a8
 8001464:	200000aa 	.word	0x200000aa
 8001468:	200000ab 	.word	0x200000ab
 800146c:	200000a9 	.word	0x200000a9

08001470 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001470:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001472:	2610      	movs	r6, #16
{
 8001474:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001476:	2230      	movs	r2, #48	; 0x30
 8001478:	2100      	movs	r1, #0
 800147a:	a804      	add	r0, sp, #16
 800147c:	f000 fa9d 	bl	80019ba <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001480:	0032      	movs	r2, r6
 8001482:	2100      	movs	r1, #0
 8001484:	4668      	mov	r0, sp
 8001486:	f000 fa98 	bl	80019ba <memset>
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 800148a:	23a0      	movs	r3, #160	; 0xa0
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800148c:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800148e:	2501      	movs	r5, #1
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001490:	039b      	lsls	r3, r3, #14
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001492:	a804      	add	r0, sp, #16
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8001494:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001496:	9404      	str	r4, [sp, #16]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001498:	9507      	str	r5, [sp, #28]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800149a:	9608      	str	r6, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800149c:	940c      	str	r4, [sp, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800149e:	f7ff f837 	bl	8000510 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014a2:	2307      	movs	r3, #7
 80014a4:	9300      	str	r3, [sp, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014a6:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80014a8:	0029      	movs	r1, r5
 80014aa:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014ac:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014ae:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014b0:	9303      	str	r3, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80014b2:	f7ff fa61 	bl	8000978 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80014b6:	b010      	add	sp, #64	; 0x40
 80014b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080014bc <main>:
{
 80014bc:	b570      	push	{r4, r5, r6, lr}
 80014be:	b092      	sub	sp, #72	; 0x48
  HAL_Init();
 80014c0:	f7fe fee6 	bl	8000290 <HAL_Init>
  SystemClock_Config();
 80014c4:	f7ff ffd4 	bl	8001470 <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c8:	2214      	movs	r2, #20
 80014ca:	2100      	movs	r1, #0
 80014cc:	a80b      	add	r0, sp, #44	; 0x2c
 80014ce:	f000 fa74 	bl	80019ba <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014d2:	2080      	movs	r0, #128	; 0x80
 80014d4:	4b9a      	ldr	r3, [pc, #616]	; (8001740 <main+0x284>)
 80014d6:	0300      	lsls	r0, r0, #12
 80014d8:	6959      	ldr	r1, [r3, #20]
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|L_595_Pin|GPIO_PIN_6, GPIO_PIN_RESET);

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014da:	2400      	movs	r4, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014dc:	4301      	orrs	r1, r0
 80014de:	6159      	str	r1, [r3, #20]
 80014e0:	695a      	ldr	r2, [r3, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pins : LD2_Pin PA6 PA7 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80014e2:	2511      	movs	r5, #17
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e4:	4002      	ands	r2, r0
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014e6:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014e8:	9201      	str	r2, [sp, #4]
 80014ea:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014ec:	6959      	ldr	r1, [r3, #20]
 80014ee:	03c0      	lsls	r0, r0, #15
 80014f0:	4301      	orrs	r1, r0
 80014f2:	6159      	str	r1, [r3, #20]
 80014f4:	695a      	ldr	r2, [r3, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80014f6:	2601      	movs	r6, #1
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014f8:	4002      	ands	r2, r0
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014fa:	2080      	movs	r0, #128	; 0x80
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80014fc:	9202      	str	r2, [sp, #8]
 80014fe:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001500:	6959      	ldr	r1, [r3, #20]
 8001502:	0280      	lsls	r0, r0, #10
 8001504:	4301      	orrs	r1, r0
 8001506:	6159      	str	r1, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001508:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800150a:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800150c:	02c9      	lsls	r1, r1, #11
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800150e:	4002      	ands	r2, r0
 8001510:	9203      	str	r2, [sp, #12]
 8001512:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001514:	695a      	ldr	r2, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|CLK_595_Pin 
 8001516:	2090      	movs	r0, #144	; 0x90
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001518:	430a      	orrs	r2, r1
 800151a:	615a      	str	r2, [r3, #20]
 800151c:	695b      	ldr	r3, [r3, #20]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|CLK_595_Pin 
 800151e:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001520:	400b      	ands	r3, r1
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|CLK_595_Pin 
 8001522:	21f8      	movs	r1, #248	; 0xf8
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001524:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|CLK_595_Pin 
 8001526:	0089      	lsls	r1, r1, #2
 8001528:	05c0      	lsls	r0, r0, #23
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800152a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7|CLK_595_Pin 
 800152c:	f7fe ffe4 	bl	80004f8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|L_595_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8001530:	2200      	movs	r2, #0
 8001532:	2168      	movs	r1, #104	; 0x68
 8001534:	4883      	ldr	r0, [pc, #524]	; (8001744 <main+0x288>)
 8001536:	f7fe ffdf 	bl	80004f8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = B1_Pin;
 800153a:	2380      	movs	r3, #128	; 0x80
 800153c:	019b      	lsls	r3, r3, #6
 800153e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001540:	4b81      	ldr	r3, [pc, #516]	; (8001748 <main+0x28c>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001542:	a90b      	add	r1, sp, #44	; 0x2c
 8001544:	4881      	ldr	r0, [pc, #516]	; (800174c <main+0x290>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001546:	930c      	str	r3, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001548:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800154a:	f7fe ff1f 	bl	800038c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800154e:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 8001550:	2312      	movs	r3, #18
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001552:	a90b      	add	r1, sp, #44	; 0x2c
 8001554:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4;
 8001556:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001558:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800155a:	940d      	str	r4, [sp, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800155c:	f7fe ff16 	bl	800038c <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001560:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7;
 8001562:	23e0      	movs	r3, #224	; 0xe0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001564:	a90b      	add	r1, sp, #44	; 0x2c
 8001566:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7;
 8001568:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800156a:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800156e:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001570:	f7fe ff0c 	bl	800038c <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001574:	a90b      	add	r1, sp, #44	; 0x2c
 8001576:	4873      	ldr	r0, [pc, #460]	; (8001744 <main+0x288>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001578:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800157a:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800157c:	960b      	str	r6, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800157e:	f7fe ff05 	bl	800038c <HAL_GPIO_Init>

  /*Configure GPIO pins : CLK_595_Pin D_595_Pin */
  GPIO_InitStruct.Pin = CLK_595_Pin|D_595_Pin;
 8001582:	23c0      	movs	r3, #192	; 0xc0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001584:	2090      	movs	r0, #144	; 0x90
  GPIO_InitStruct.Pin = CLK_595_Pin|D_595_Pin;
 8001586:	009b      	lsls	r3, r3, #2
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001588:	a90b      	add	r1, sp, #44	; 0x2c
 800158a:	05c0      	lsls	r0, r0, #23
  GPIO_InitStruct.Pin = CLK_595_Pin|D_595_Pin;
 800158c:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158e:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001590:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001592:	960c      	str	r6, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001594:	f7fe fefa 	bl	800038c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8001598:	2348      	movs	r3, #72	; 0x48
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800159a:	a90b      	add	r1, sp, #44	; 0x2c
 800159c:	4869      	ldr	r0, [pc, #420]	; (8001744 <main+0x288>)
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 800159e:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80015a0:	950c      	str	r5, [sp, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015a4:	940e      	str	r4, [sp, #56]	; 0x38
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015a6:	f7fe fef1 	bl	800038c <HAL_GPIO_Init>

  /*Configure GPIO pin : L_595_Pin */
  GPIO_InitStruct.Pin = L_595_Pin;
 80015aa:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(L_595_GPIO_Port, &GPIO_InitStruct);
 80015ac:	a90b      	add	r1, sp, #44	; 0x2c
 80015ae:	4865      	ldr	r0, [pc, #404]	; (8001744 <main+0x288>)
  GPIO_InitStruct.Pin = L_595_Pin;
 80015b0:	930b      	str	r3, [sp, #44]	; 0x2c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b2:	940d      	str	r4, [sp, #52]	; 0x34
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015b4:	940e      	str	r4, [sp, #56]	; 0x38
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015b6:	960c      	str	r6, [sp, #48]	; 0x30
  HAL_GPIO_Init(L_595_GPIO_Port, &GPIO_InitStruct);
 80015b8:	f7fe fee8 	bl	800038c <HAL_GPIO_Init>
  huart2.Instance = USART2;
 80015bc:	4864      	ldr	r0, [pc, #400]	; (8001750 <main+0x294>)
 80015be:	4b65      	ldr	r3, [pc, #404]	; (8001754 <main+0x298>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015c0:	6084      	str	r4, [r0, #8]
  huart2.Instance = USART2;
 80015c2:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 38400;
 80015c4:	2396      	movs	r3, #150	; 0x96
 80015c6:	021b      	lsls	r3, r3, #8
 80015c8:	6043      	str	r3, [r0, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015ca:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015cc:	60c4      	str	r4, [r0, #12]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015ce:	6143      	str	r3, [r0, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015d0:	6104      	str	r4, [r0, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015d2:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015d4:	61c4      	str	r4, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015d6:	6204      	str	r4, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015d8:	6244      	str	r4, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015da:	f7ff fefd 	bl	80013d8 <HAL_UART_Init>
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015de:	0021      	movs	r1, r4
 80015e0:	2210      	movs	r2, #16
 80015e2:	a807      	add	r0, sp, #28
 80015e4:	f000 f9e9 	bl	80019ba <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015e8:	0021      	movs	r1, r4
 80015ea:	2208      	movs	r2, #8
 80015ec:	a805      	add	r0, sp, #20
 80015ee:	f000 f9e4 	bl	80019ba <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015f2:	221c      	movs	r2, #28
 80015f4:	0021      	movs	r1, r4
 80015f6:	a80b      	add	r0, sp, #44	; 0x2c
 80015f8:	f000 f9df 	bl	80019ba <memset>
  htim3.Instance = TIM3;
 80015fc:	4d56      	ldr	r5, [pc, #344]	; (8001758 <main+0x29c>)
 80015fe:	4b57      	ldr	r3, [pc, #348]	; (800175c <main+0x2a0>)
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001600:	0028      	movs	r0, r5
  htim3.Instance = TIM3;
 8001602:	602b      	str	r3, [r5, #0]
  htim3.Init.Prescaler = 0;
 8001604:	606c      	str	r4, [r5, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001606:	60ac      	str	r4, [r5, #8]
  htim3.Init.Period = 0;
 8001608:	60ec      	str	r4, [r5, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800160a:	612c      	str	r4, [r5, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800160c:	61ac      	str	r4, [r5, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800160e:	f7ff fb53 	bl	8000cb8 <HAL_TIM_Base_Init>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001612:	2380      	movs	r3, #128	; 0x80
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001614:	a907      	add	r1, sp, #28
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001616:	015b      	lsls	r3, r3, #5
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001618:	0028      	movs	r0, r5
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800161a:	9307      	str	r3, [sp, #28]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800161c:	f7ff fc38 	bl	8000e90 <HAL_TIM_ConfigClockSource>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001620:	0028      	movs	r0, r5
 8001622:	f7ff fb64 	bl	8000cee <HAL_TIM_PWM_Init>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001626:	a905      	add	r1, sp, #20
 8001628:	0028      	movs	r0, r5
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800162a:	9405      	str	r4, [sp, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800162c:	9406      	str	r4, [sp, #24]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800162e:	f7ff fd1d 	bl	800106c <HAL_TIMEx_MasterConfigSynchronization>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001632:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001634:	0022      	movs	r2, r4
 8001636:	a90b      	add	r1, sp, #44	; 0x2c
 8001638:	0028      	movs	r0, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800163a:	930b      	str	r3, [sp, #44]	; 0x2c
  sConfigOC.Pulse = 0;
 800163c:	940c      	str	r4, [sp, #48]	; 0x30
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800163e:	940d      	str	r4, [sp, #52]	; 0x34
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001640:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001642:	f7ff fbaf 	bl	8000da4 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_MspPostInit(&htim3);
 8001646:	0028      	movs	r0, r5
 8001648:	f000 f8b8 	bl	80017bc <HAL_TIM_MspPostInit>
  HAL_TIM_PWM_Start_IT(&htim3, TIM_CHANNEL_1);
 800164c:	0021      	movs	r1, r4
 800164e:	0028      	movs	r0, r5
 8001650:	f7ff fcc2 	bl	8000fd8 <HAL_TIM_PWM_Start_IT>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001654:	0022      	movs	r2, r4
 8001656:	2108      	movs	r1, #8
 8001658:	483a      	ldr	r0, [pc, #232]	; (8001744 <main+0x288>)
 800165a:	f7fe ff4d 	bl	80004f8 <HAL_GPIO_WritePin>
  HAL_Delay(150);
 800165e:	2096      	movs	r0, #150	; 0x96
 8001660:	f7fe fe38 	bl	80002d4 <HAL_Delay>
		HAL_Delay (500);
 8001664:	25fa      	movs	r5, #250	; 0xfa
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8001666:	0032      	movs	r2, r6
 8001668:	2108      	movs	r1, #8
 800166a:	4836      	ldr	r0, [pc, #216]	; (8001744 <main+0x288>)
 800166c:	f7fe ff44 	bl	80004f8 <HAL_GPIO_WritePin>
 8001670:	3405      	adds	r4, #5
		HAL_Delay (500);
 8001672:	006d      	lsls	r5, r5, #1
 8001674:	b2e0      	uxtb	r0, r4
		DisplayByteDigit(s,  s,  s,  s);
 8001676:	0003      	movs	r3, r0
 8001678:	0002      	movs	r2, r0
 800167a:	0001      	movs	r1, r0
 800167c:	f7ff fede 	bl	800143c <DisplayByteDigit>
		printf ("%d" "\n", s);
 8001680:	0021      	movs	r1, r4
 8001682:	4837      	ldr	r0, [pc, #220]	; (8001760 <main+0x2a4>)
 8001684:	f000 f9a2 	bl	80019cc <iprintf>
 8001688:	3c01      	subs	r4, #1
		HAL_Delay (500);
 800168a:	0028      	movs	r0, r5
 800168c:	f7fe fe22 	bl	80002d4 <HAL_Delay>
	for(s = 5;s>0;s--)
 8001690:	2c00      	cmp	r4, #0
 8001692:	d1ef      	bne.n	8001674 <main+0x1b8>
	  HAL_Delay(100);
 8001694:	2564      	movs	r5, #100	; 0x64
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8001696:	2490      	movs	r4, #144	; 0x90
 8001698:	05e4      	lsls	r4, r4, #23
 800169a:	2120      	movs	r1, #32
 800169c:	0020      	movs	r0, r4
 800169e:	f7fe ff31 	bl	8000504 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 80016a2:	0028      	movs	r0, r5
 80016a4:	f7fe fe16 	bl	80002d4 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);
 80016a8:	2140      	movs	r1, #64	; 0x40
 80016aa:	0020      	movs	r0, r4
 80016ac:	f7fe ff2a 	bl	8000504 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 80016b0:	0028      	movs	r0, r5
 80016b2:	f7fe fe0f 	bl	80002d4 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_7);
 80016b6:	2180      	movs	r1, #128	; 0x80
 80016b8:	0020      	movs	r0, r4
 80016ba:	f7fe ff23 	bl	8000504 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 80016be:	0028      	movs	r0, r5
 80016c0:	f7fe fe08 	bl	80002d4 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_6);
 80016c4:	2140      	movs	r1, #64	; 0x40
 80016c6:	481f      	ldr	r0, [pc, #124]	; (8001744 <main+0x288>)
 80016c8:	f7fe ff1c 	bl	8000504 <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 80016cc:	0028      	movs	r0, r5
 80016ce:	f7fe fe01 	bl	80002d4 <HAL_Delay>
	  if(!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1)){
 80016d2:	2102      	movs	r1, #2
 80016d4:	0020      	movs	r0, r4
 80016d6:	f7fe ff09 	bl	80004ec <HAL_GPIO_ReadPin>
 80016da:	1e02      	subs	r2, r0, #0
 80016dc:	d10b      	bne.n	80016f6 <main+0x23a>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 80016de:	2108      	movs	r1, #8
 80016e0:	4818      	ldr	r0, [pc, #96]	; (8001744 <main+0x288>)
 80016e2:	f7fe ff09 	bl	80004f8 <HAL_GPIO_WritePin>
		  HAL_Delay(150);
 80016e6:	2096      	movs	r0, #150	; 0x96
 80016e8:	f7fe fdf4 	bl	80002d4 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 80016ec:	2201      	movs	r2, #1
 80016ee:	2108      	movs	r1, #8
 80016f0:	4814      	ldr	r0, [pc, #80]	; (8001744 <main+0x288>)
 80016f2:	f7fe ff01 	bl	80004f8 <HAL_GPIO_WritePin>
	  if(!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_4)){
 80016f6:	2110      	movs	r1, #16
 80016f8:	0020      	movs	r0, r4
 80016fa:	f7fe fef7 	bl	80004ec <HAL_GPIO_ReadPin>
 80016fe:	1e02      	subs	r2, r0, #0
 8001700:	d10b      	bne.n	800171a <main+0x25e>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001702:	2108      	movs	r1, #8
 8001704:	480f      	ldr	r0, [pc, #60]	; (8001744 <main+0x288>)
 8001706:	f7fe fef7 	bl	80004f8 <HAL_GPIO_WritePin>
		  HAL_Delay(150);
 800170a:	2096      	movs	r0, #150	; 0x96
 800170c:	f7fe fde2 	bl	80002d4 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8001710:	2201      	movs	r2, #1
 8001712:	2108      	movs	r1, #8
 8001714:	480b      	ldr	r0, [pc, #44]	; (8001744 <main+0x288>)
 8001716:	f7fe feef 	bl	80004f8 <HAL_GPIO_WritePin>
	  if(!HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_0)){
 800171a:	2101      	movs	r1, #1
 800171c:	4809      	ldr	r0, [pc, #36]	; (8001744 <main+0x288>)
 800171e:	f7fe fee5 	bl	80004ec <HAL_GPIO_ReadPin>
 8001722:	1e02      	subs	r2, r0, #0
 8001724:	d1b9      	bne.n	800169a <main+0x1de>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001726:	2108      	movs	r1, #8
 8001728:	4806      	ldr	r0, [pc, #24]	; (8001744 <main+0x288>)
 800172a:	f7fe fee5 	bl	80004f8 <HAL_GPIO_WritePin>
		  HAL_Delay(150);
 800172e:	2096      	movs	r0, #150	; 0x96
 8001730:	f7fe fdd0 	bl	80002d4 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_SET);
 8001734:	2201      	movs	r2, #1
 8001736:	2108      	movs	r1, #8
 8001738:	4802      	ldr	r0, [pc, #8]	; (8001744 <main+0x288>)
 800173a:	f7fe fedd 	bl	80004f8 <HAL_GPIO_WritePin>
 800173e:	e7aa      	b.n	8001696 <main+0x1da>
 8001740:	40021000 	.word	0x40021000
 8001744:	48000400 	.word	0x48000400
 8001748:	10210000 	.word	0x10210000
 800174c:	48000800 	.word	0x48000800
 8001750:	200000ec 	.word	0x200000ec
 8001754:	40004400 	.word	0x40004400
 8001758:	200000ac 	.word	0x200000ac
 800175c:	40000400 	.word	0x40000400
 8001760:	0800286c 	.word	0x0800286c

08001764 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001764:	2001      	movs	r0, #1
 8001766:	4b0a      	ldr	r3, [pc, #40]	; (8001790 <HAL_MspInit+0x2c>)
{
 8001768:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800176a:	6999      	ldr	r1, [r3, #24]
 800176c:	4301      	orrs	r1, r0
 800176e:	6199      	str	r1, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001770:	2180      	movs	r1, #128	; 0x80
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001772:	699a      	ldr	r2, [r3, #24]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001774:	0549      	lsls	r1, r1, #21
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001776:	4002      	ands	r2, r0
 8001778:	9200      	str	r2, [sp, #0]
 800177a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800177c:	69da      	ldr	r2, [r3, #28]
 800177e:	430a      	orrs	r2, r1
 8001780:	61da      	str	r2, [r3, #28]
 8001782:	69db      	ldr	r3, [r3, #28]
 8001784:	400b      	ands	r3, r1
 8001786:	9301      	str	r3, [sp, #4]
 8001788:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800178a:	b002      	add	sp, #8
 800178c:	4770      	bx	lr
 800178e:	46c0      	nop			; (mov r8, r8)
 8001790:	40021000 	.word	0x40021000

08001794 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM3)
 8001794:	4b07      	ldr	r3, [pc, #28]	; (80017b4 <HAL_TIM_Base_MspInit+0x20>)
 8001796:	6802      	ldr	r2, [r0, #0]
{
 8001798:	b082      	sub	sp, #8
  if(htim_base->Instance==TIM3)
 800179a:	429a      	cmp	r2, r3
 800179c:	d108      	bne.n	80017b0 <HAL_TIM_Base_MspInit+0x1c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800179e:	2002      	movs	r0, #2
 80017a0:	4a05      	ldr	r2, [pc, #20]	; (80017b8 <HAL_TIM_Base_MspInit+0x24>)
 80017a2:	69d1      	ldr	r1, [r2, #28]
 80017a4:	4301      	orrs	r1, r0
 80017a6:	61d1      	str	r1, [r2, #28]
 80017a8:	69d3      	ldr	r3, [r2, #28]
 80017aa:	4003      	ands	r3, r0
 80017ac:	9301      	str	r3, [sp, #4]
 80017ae:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80017b0:	b002      	add	sp, #8
 80017b2:	4770      	bx	lr
 80017b4:	40000400 	.word	0x40000400
 80017b8:	40021000 	.word	0x40021000

080017bc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80017bc:	b510      	push	{r4, lr}
 80017be:	0004      	movs	r4, r0
 80017c0:	b086      	sub	sp, #24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017c2:	2214      	movs	r2, #20
 80017c4:	2100      	movs	r1, #0
 80017c6:	a801      	add	r0, sp, #4
 80017c8:	f000 f8f7 	bl	80019ba <memset>
  if(htim->Instance==TIM3)
 80017cc:	4b0c      	ldr	r3, [pc, #48]	; (8001800 <HAL_TIM_MspPostInit+0x44>)
 80017ce:	6822      	ldr	r2, [r4, #0]
 80017d0:	429a      	cmp	r2, r3
 80017d2:	d113      	bne.n	80017fc <HAL_TIM_MspPostInit+0x40>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017d4:	2080      	movs	r0, #128	; 0x80
 80017d6:	4a0b      	ldr	r2, [pc, #44]	; (8001804 <HAL_TIM_MspPostInit+0x48>)
 80017d8:	02c0      	lsls	r0, r0, #11
 80017da:	6951      	ldr	r1, [r2, #20]
 80017dc:	4301      	orrs	r1, r0
 80017de:	6151      	str	r1, [r2, #20]
 80017e0:	6953      	ldr	r3, [r2, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017e2:	a901      	add	r1, sp, #4
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017e4:	4003      	ands	r3, r0
 80017e6:	9300      	str	r3, [sp, #0]
 80017e8:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80017ea:	2310      	movs	r3, #16
 80017ec:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ee:	3b0e      	subs	r3, #14
 80017f0:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f2:	4805      	ldr	r0, [pc, #20]	; (8001808 <HAL_TIM_MspPostInit+0x4c>)
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM3;
 80017f4:	3b01      	subs	r3, #1
 80017f6:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017f8:	f7fe fdc8 	bl	800038c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80017fc:	b006      	add	sp, #24
 80017fe:	bd10      	pop	{r4, pc}
 8001800:	40000400 	.word	0x40000400
 8001804:	40021000 	.word	0x40021000
 8001808:	48000400 	.word	0x48000400

0800180c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800180c:	b510      	push	{r4, lr}
 800180e:	0004      	movs	r4, r0
 8001810:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001812:	2214      	movs	r2, #20
 8001814:	2100      	movs	r1, #0
 8001816:	a803      	add	r0, sp, #12
 8001818:	f000 f8cf 	bl	80019ba <memset>
  if(huart->Instance==USART2)
 800181c:	4b10      	ldr	r3, [pc, #64]	; (8001860 <HAL_UART_MspInit+0x54>)
 800181e:	6822      	ldr	r2, [r4, #0]
 8001820:	429a      	cmp	r2, r3
 8001822:	d11b      	bne.n	800185c <HAL_UART_MspInit+0x50>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001824:	2280      	movs	r2, #128	; 0x80
 8001826:	4b0f      	ldr	r3, [pc, #60]	; (8001864 <HAL_UART_MspInit+0x58>)
 8001828:	0292      	lsls	r2, r2, #10
 800182a:	69d9      	ldr	r1, [r3, #28]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800182c:	2090      	movs	r0, #144	; 0x90
    __HAL_RCC_USART2_CLK_ENABLE();
 800182e:	4311      	orrs	r1, r2
 8001830:	61d9      	str	r1, [r3, #28]
 8001832:	69d9      	ldr	r1, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001834:	05c0      	lsls	r0, r0, #23
    __HAL_RCC_USART2_CLK_ENABLE();
 8001836:	4011      	ands	r1, r2
 8001838:	9101      	str	r1, [sp, #4]
 800183a:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800183c:	6959      	ldr	r1, [r3, #20]
 800183e:	4311      	orrs	r1, r2
 8001840:	6159      	str	r1, [r3, #20]
 8001842:	695b      	ldr	r3, [r3, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001844:	a903      	add	r1, sp, #12
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001846:	401a      	ands	r2, r3
 8001848:	9202      	str	r2, [sp, #8]
 800184a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800184c:	230c      	movs	r3, #12
 800184e:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001850:	3b0a      	subs	r3, #10
 8001852:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8001854:	3b01      	subs	r3, #1
 8001856:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001858:	f7fe fd98 	bl	800038c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800185c:	b008      	add	sp, #32
 800185e:	bd10      	pop	{r4, pc}
 8001860:	40004400 	.word	0x40004400
 8001864:	40021000 	.word	0x40021000

08001868 <NMI_Handler>:
 8001868:	4770      	bx	lr

0800186a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800186a:	e7fe      	b.n	800186a <HardFault_Handler>

0800186c <SVC_Handler>:
 800186c:	4770      	bx	lr

0800186e <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800186e:	4770      	bx	lr

08001870 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001870:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001872:	f7fe fd1d 	bl	80002b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001876:	bd10      	pop	{r4, pc}

08001878 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001878:	b570      	push	{r4, r5, r6, lr}
 800187a:	000e      	movs	r6, r1
 800187c:	0015      	movs	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800187e:	000c      	movs	r4, r1
 8001880:	1ba3      	subs	r3, r4, r6
 8001882:	429d      	cmp	r5, r3
 8001884:	dc01      	bgt.n	800188a <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001886:	0028      	movs	r0, r5
 8001888:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 800188a:	e000      	b.n	800188e <_read+0x16>
 800188c:	bf00      	nop
 800188e:	7020      	strb	r0, [r4, #0]
 8001890:	3401      	adds	r4, #1
 8001892:	e7f5      	b.n	8001880 <_read+0x8>

08001894 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001894:	b570      	push	{r4, r5, r6, lr}
 8001896:	000e      	movs	r6, r1
 8001898:	0015      	movs	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800189a:	000c      	movs	r4, r1
 800189c:	1ba3      	subs	r3, r4, r6
 800189e:	429d      	cmp	r5, r3
 80018a0:	dc01      	bgt.n	80018a6 <_write+0x12>
	{
		__io_putchar(*ptr++);
	}
	return len;
}
 80018a2:	0028      	movs	r0, r5
 80018a4:	bd70      	pop	{r4, r5, r6, pc}
		__io_putchar(*ptr++);
 80018a6:	7820      	ldrb	r0, [r4, #0]
 80018a8:	e000      	b.n	80018ac <_write+0x18>
 80018aa:	bf00      	nop
 80018ac:	3401      	adds	r4, #1
 80018ae:	e7f5      	b.n	800189c <_write+0x8>

080018b0 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80018b0:	4b0a      	ldr	r3, [pc, #40]	; (80018dc <_sbrk+0x2c>)
{
 80018b2:	b510      	push	{r4, lr}
	if (heap_end == 0)
 80018b4:	6819      	ldr	r1, [r3, #0]
{
 80018b6:	0002      	movs	r2, r0
	if (heap_end == 0)
 80018b8:	2900      	cmp	r1, #0
 80018ba:	d101      	bne.n	80018c0 <_sbrk+0x10>
		heap_end = &end;
 80018bc:	4908      	ldr	r1, [pc, #32]	; (80018e0 <_sbrk+0x30>)
 80018be:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80018c0:	4669      	mov	r1, sp
	prev_heap_end = heap_end;
 80018c2:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80018c4:	1882      	adds	r2, r0, r2
 80018c6:	428a      	cmp	r2, r1
 80018c8:	d906      	bls.n	80018d8 <_sbrk+0x28>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80018ca:	f000 f843 	bl	8001954 <__errno>
 80018ce:	230c      	movs	r3, #12
 80018d0:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80018d2:	2001      	movs	r0, #1
 80018d4:	4240      	negs	r0, r0
	}

	heap_end += incr;

	return (caddr_t) prev_heap_end;
}
 80018d6:	bd10      	pop	{r4, pc}
	heap_end += incr;
 80018d8:	601a      	str	r2, [r3, #0]
	return (caddr_t) prev_heap_end;
 80018da:	e7fc      	b.n	80018d6 <_sbrk+0x26>
 80018dc:	20000098 	.word	0x20000098
 80018e0:	20000170 	.word	0x20000170

080018e4 <_close>:

int _close(int file)
{
	return -1;
}
 80018e4:	2001      	movs	r0, #1
 80018e6:	4240      	negs	r0, r0
 80018e8:	4770      	bx	lr

080018ea <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80018ea:	2380      	movs	r3, #128	; 0x80
 80018ec:	019b      	lsls	r3, r3, #6
	return 0;
}
 80018ee:	2000      	movs	r0, #0
	st->st_mode = S_IFCHR;
 80018f0:	604b      	str	r3, [r1, #4]
}
 80018f2:	4770      	bx	lr

080018f4 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80018f4:	2001      	movs	r0, #1
 80018f6:	4770      	bx	lr

080018f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80018f8:	2000      	movs	r0, #0
 80018fa:	4770      	bx	lr

080018fc <SystemInit>:
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 80018fc:	4770      	bx	lr
	...

08001900 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001900:	480d      	ldr	r0, [pc, #52]	; (8001938 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001902:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001904:	480d      	ldr	r0, [pc, #52]	; (800193c <LoopForever+0x6>)
  ldr r1, =_edata
 8001906:	490e      	ldr	r1, [pc, #56]	; (8001940 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001908:	4a0e      	ldr	r2, [pc, #56]	; (8001944 <LoopForever+0xe>)
  movs r3, #0
 800190a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800190c:	e002      	b.n	8001914 <LoopCopyDataInit>

0800190e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800190e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001910:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001912:	3304      	adds	r3, #4

08001914 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001914:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001916:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001918:	d3f9      	bcc.n	800190e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800191a:	4a0b      	ldr	r2, [pc, #44]	; (8001948 <LoopForever+0x12>)
  ldr r4, =_ebss
 800191c:	4c0b      	ldr	r4, [pc, #44]	; (800194c <LoopForever+0x16>)
  movs r3, #0
 800191e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001920:	e001      	b.n	8001926 <LoopFillZerobss>

08001922 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001922:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001924:	3204      	adds	r2, #4

08001926 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001926:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001928:	d3fb      	bcc.n	8001922 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800192a:	f7ff ffe7 	bl	80018fc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 800192e:	f000 f817 	bl	8001960 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001932:	f7ff fdc3 	bl	80014bc <main>

08001936 <LoopForever>:

LoopForever:
    b LoopForever
 8001936:	e7fe      	b.n	8001936 <LoopForever>
  ldr   r0, =_estack
 8001938:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 800193c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001940:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8001944:	08002928 	.word	0x08002928
  ldr r2, =_sbss
 8001948:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 800194c:	20000170 	.word	0x20000170

08001950 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001950:	e7fe      	b.n	8001950 <ADC1_IRQHandler>
	...

08001954 <__errno>:
 8001954:	4b01      	ldr	r3, [pc, #4]	; (800195c <__errno+0x8>)
 8001956:	6818      	ldr	r0, [r3, #0]
 8001958:	4770      	bx	lr
 800195a:	46c0      	nop			; (mov r8, r8)
 800195c:	20000018 	.word	0x20000018

08001960 <__libc_init_array>:
 8001960:	b570      	push	{r4, r5, r6, lr}
 8001962:	2600      	movs	r6, #0
 8001964:	4d0c      	ldr	r5, [pc, #48]	; (8001998 <__libc_init_array+0x38>)
 8001966:	4c0d      	ldr	r4, [pc, #52]	; (800199c <__libc_init_array+0x3c>)
 8001968:	1b64      	subs	r4, r4, r5
 800196a:	10a4      	asrs	r4, r4, #2
 800196c:	42a6      	cmp	r6, r4
 800196e:	d109      	bne.n	8001984 <__libc_init_array+0x24>
 8001970:	2600      	movs	r6, #0
 8001972:	f000 ff5d 	bl	8002830 <_init>
 8001976:	4d0a      	ldr	r5, [pc, #40]	; (80019a0 <__libc_init_array+0x40>)
 8001978:	4c0a      	ldr	r4, [pc, #40]	; (80019a4 <__libc_init_array+0x44>)
 800197a:	1b64      	subs	r4, r4, r5
 800197c:	10a4      	asrs	r4, r4, #2
 800197e:	42a6      	cmp	r6, r4
 8001980:	d105      	bne.n	800198e <__libc_init_array+0x2e>
 8001982:	bd70      	pop	{r4, r5, r6, pc}
 8001984:	00b3      	lsls	r3, r6, #2
 8001986:	58eb      	ldr	r3, [r5, r3]
 8001988:	4798      	blx	r3
 800198a:	3601      	adds	r6, #1
 800198c:	e7ee      	b.n	800196c <__libc_init_array+0xc>
 800198e:	00b3      	lsls	r3, r6, #2
 8001990:	58eb      	ldr	r3, [r5, r3]
 8001992:	4798      	blx	r3
 8001994:	3601      	adds	r6, #1
 8001996:	e7f2      	b.n	800197e <__libc_init_array+0x1e>
 8001998:	08002920 	.word	0x08002920
 800199c:	08002920 	.word	0x08002920
 80019a0:	08002920 	.word	0x08002920
 80019a4:	08002924 	.word	0x08002924

080019a8 <memcpy>:
 80019a8:	2300      	movs	r3, #0
 80019aa:	b510      	push	{r4, lr}
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d100      	bne.n	80019b2 <memcpy+0xa>
 80019b0:	bd10      	pop	{r4, pc}
 80019b2:	5ccc      	ldrb	r4, [r1, r3]
 80019b4:	54c4      	strb	r4, [r0, r3]
 80019b6:	3301      	adds	r3, #1
 80019b8:	e7f8      	b.n	80019ac <memcpy+0x4>

080019ba <memset>:
 80019ba:	0003      	movs	r3, r0
 80019bc:	1882      	adds	r2, r0, r2
 80019be:	4293      	cmp	r3, r2
 80019c0:	d100      	bne.n	80019c4 <memset+0xa>
 80019c2:	4770      	bx	lr
 80019c4:	7019      	strb	r1, [r3, #0]
 80019c6:	3301      	adds	r3, #1
 80019c8:	e7f9      	b.n	80019be <memset+0x4>
	...

080019cc <iprintf>:
 80019cc:	b40f      	push	{r0, r1, r2, r3}
 80019ce:	4b0b      	ldr	r3, [pc, #44]	; (80019fc <iprintf+0x30>)
 80019d0:	b513      	push	{r0, r1, r4, lr}
 80019d2:	681c      	ldr	r4, [r3, #0]
 80019d4:	2c00      	cmp	r4, #0
 80019d6:	d005      	beq.n	80019e4 <iprintf+0x18>
 80019d8:	69a3      	ldr	r3, [r4, #24]
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d102      	bne.n	80019e4 <iprintf+0x18>
 80019de:	0020      	movs	r0, r4
 80019e0:	f000 f850 	bl	8001a84 <__sinit>
 80019e4:	ab05      	add	r3, sp, #20
 80019e6:	9a04      	ldr	r2, [sp, #16]
 80019e8:	68a1      	ldr	r1, [r4, #8]
 80019ea:	0020      	movs	r0, r4
 80019ec:	9301      	str	r3, [sp, #4]
 80019ee:	f000 f965 	bl	8001cbc <_vfiprintf_r>
 80019f2:	bc16      	pop	{r1, r2, r4}
 80019f4:	bc08      	pop	{r3}
 80019f6:	b004      	add	sp, #16
 80019f8:	4718      	bx	r3
 80019fa:	46c0      	nop			; (mov r8, r8)
 80019fc:	20000018 	.word	0x20000018

08001a00 <_cleanup_r>:
 8001a00:	b510      	push	{r4, lr}
 8001a02:	4902      	ldr	r1, [pc, #8]	; (8001a0c <_cleanup_r+0xc>)
 8001a04:	f000 f8b2 	bl	8001b6c <_fwalk_reent>
 8001a08:	bd10      	pop	{r4, pc}
 8001a0a:	46c0      	nop			; (mov r8, r8)
 8001a0c:	080025b9 	.word	0x080025b9

08001a10 <std.isra.0>:
 8001a10:	2300      	movs	r3, #0
 8001a12:	b510      	push	{r4, lr}
 8001a14:	0004      	movs	r4, r0
 8001a16:	6003      	str	r3, [r0, #0]
 8001a18:	6043      	str	r3, [r0, #4]
 8001a1a:	6083      	str	r3, [r0, #8]
 8001a1c:	8181      	strh	r1, [r0, #12]
 8001a1e:	6643      	str	r3, [r0, #100]	; 0x64
 8001a20:	81c2      	strh	r2, [r0, #14]
 8001a22:	6103      	str	r3, [r0, #16]
 8001a24:	6143      	str	r3, [r0, #20]
 8001a26:	6183      	str	r3, [r0, #24]
 8001a28:	0019      	movs	r1, r3
 8001a2a:	2208      	movs	r2, #8
 8001a2c:	305c      	adds	r0, #92	; 0x5c
 8001a2e:	f7ff ffc4 	bl	80019ba <memset>
 8001a32:	4b05      	ldr	r3, [pc, #20]	; (8001a48 <std.isra.0+0x38>)
 8001a34:	6224      	str	r4, [r4, #32]
 8001a36:	6263      	str	r3, [r4, #36]	; 0x24
 8001a38:	4b04      	ldr	r3, [pc, #16]	; (8001a4c <std.isra.0+0x3c>)
 8001a3a:	62a3      	str	r3, [r4, #40]	; 0x28
 8001a3c:	4b04      	ldr	r3, [pc, #16]	; (8001a50 <std.isra.0+0x40>)
 8001a3e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001a40:	4b04      	ldr	r3, [pc, #16]	; (8001a54 <std.isra.0+0x44>)
 8001a42:	6323      	str	r3, [r4, #48]	; 0x30
 8001a44:	bd10      	pop	{r4, pc}
 8001a46:	46c0      	nop			; (mov r8, r8)
 8001a48:	08002229 	.word	0x08002229
 8001a4c:	08002251 	.word	0x08002251
 8001a50:	08002289 	.word	0x08002289
 8001a54:	080022b5 	.word	0x080022b5

08001a58 <__sfmoreglue>:
 8001a58:	b570      	push	{r4, r5, r6, lr}
 8001a5a:	2568      	movs	r5, #104	; 0x68
 8001a5c:	1e4a      	subs	r2, r1, #1
 8001a5e:	4355      	muls	r5, r2
 8001a60:	000e      	movs	r6, r1
 8001a62:	0029      	movs	r1, r5
 8001a64:	3174      	adds	r1, #116	; 0x74
 8001a66:	f000 f8a3 	bl	8001bb0 <_malloc_r>
 8001a6a:	1e04      	subs	r4, r0, #0
 8001a6c:	d008      	beq.n	8001a80 <__sfmoreglue+0x28>
 8001a6e:	2100      	movs	r1, #0
 8001a70:	002a      	movs	r2, r5
 8001a72:	6001      	str	r1, [r0, #0]
 8001a74:	6046      	str	r6, [r0, #4]
 8001a76:	300c      	adds	r0, #12
 8001a78:	60a0      	str	r0, [r4, #8]
 8001a7a:	3268      	adds	r2, #104	; 0x68
 8001a7c:	f7ff ff9d 	bl	80019ba <memset>
 8001a80:	0020      	movs	r0, r4
 8001a82:	bd70      	pop	{r4, r5, r6, pc}

08001a84 <__sinit>:
 8001a84:	6983      	ldr	r3, [r0, #24]
 8001a86:	b513      	push	{r0, r1, r4, lr}
 8001a88:	0004      	movs	r4, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d128      	bne.n	8001ae0 <__sinit+0x5c>
 8001a8e:	6483      	str	r3, [r0, #72]	; 0x48
 8001a90:	64c3      	str	r3, [r0, #76]	; 0x4c
 8001a92:	6503      	str	r3, [r0, #80]	; 0x50
 8001a94:	4b13      	ldr	r3, [pc, #76]	; (8001ae4 <__sinit+0x60>)
 8001a96:	4a14      	ldr	r2, [pc, #80]	; (8001ae8 <__sinit+0x64>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	6282      	str	r2, [r0, #40]	; 0x28
 8001a9c:	9301      	str	r3, [sp, #4]
 8001a9e:	4298      	cmp	r0, r3
 8001aa0:	d101      	bne.n	8001aa6 <__sinit+0x22>
 8001aa2:	2301      	movs	r3, #1
 8001aa4:	6183      	str	r3, [r0, #24]
 8001aa6:	0020      	movs	r0, r4
 8001aa8:	f000 f820 	bl	8001aec <__sfp>
 8001aac:	6060      	str	r0, [r4, #4]
 8001aae:	0020      	movs	r0, r4
 8001ab0:	f000 f81c 	bl	8001aec <__sfp>
 8001ab4:	60a0      	str	r0, [r4, #8]
 8001ab6:	0020      	movs	r0, r4
 8001ab8:	f000 f818 	bl	8001aec <__sfp>
 8001abc:	2200      	movs	r2, #0
 8001abe:	60e0      	str	r0, [r4, #12]
 8001ac0:	2104      	movs	r1, #4
 8001ac2:	6860      	ldr	r0, [r4, #4]
 8001ac4:	f7ff ffa4 	bl	8001a10 <std.isra.0>
 8001ac8:	2201      	movs	r2, #1
 8001aca:	2109      	movs	r1, #9
 8001acc:	68a0      	ldr	r0, [r4, #8]
 8001ace:	f7ff ff9f 	bl	8001a10 <std.isra.0>
 8001ad2:	2202      	movs	r2, #2
 8001ad4:	2112      	movs	r1, #18
 8001ad6:	68e0      	ldr	r0, [r4, #12]
 8001ad8:	f7ff ff9a 	bl	8001a10 <std.isra.0>
 8001adc:	2301      	movs	r3, #1
 8001ade:	61a3      	str	r3, [r4, #24]
 8001ae0:	bd13      	pop	{r0, r1, r4, pc}
 8001ae2:	46c0      	nop			; (mov r8, r8)
 8001ae4:	08002888 	.word	0x08002888
 8001ae8:	08001a01 	.word	0x08001a01

08001aec <__sfp>:
 8001aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001aee:	4b1e      	ldr	r3, [pc, #120]	; (8001b68 <__sfp+0x7c>)
 8001af0:	0007      	movs	r7, r0
 8001af2:	681e      	ldr	r6, [r3, #0]
 8001af4:	69b3      	ldr	r3, [r6, #24]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d102      	bne.n	8001b00 <__sfp+0x14>
 8001afa:	0030      	movs	r0, r6
 8001afc:	f7ff ffc2 	bl	8001a84 <__sinit>
 8001b00:	3648      	adds	r6, #72	; 0x48
 8001b02:	68b4      	ldr	r4, [r6, #8]
 8001b04:	6873      	ldr	r3, [r6, #4]
 8001b06:	3b01      	subs	r3, #1
 8001b08:	d504      	bpl.n	8001b14 <__sfp+0x28>
 8001b0a:	6833      	ldr	r3, [r6, #0]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d007      	beq.n	8001b20 <__sfp+0x34>
 8001b10:	6836      	ldr	r6, [r6, #0]
 8001b12:	e7f6      	b.n	8001b02 <__sfp+0x16>
 8001b14:	220c      	movs	r2, #12
 8001b16:	5ea5      	ldrsh	r5, [r4, r2]
 8001b18:	2d00      	cmp	r5, #0
 8001b1a:	d00d      	beq.n	8001b38 <__sfp+0x4c>
 8001b1c:	3468      	adds	r4, #104	; 0x68
 8001b1e:	e7f2      	b.n	8001b06 <__sfp+0x1a>
 8001b20:	2104      	movs	r1, #4
 8001b22:	0038      	movs	r0, r7
 8001b24:	f7ff ff98 	bl	8001a58 <__sfmoreglue>
 8001b28:	6030      	str	r0, [r6, #0]
 8001b2a:	2800      	cmp	r0, #0
 8001b2c:	d1f0      	bne.n	8001b10 <__sfp+0x24>
 8001b2e:	230c      	movs	r3, #12
 8001b30:	0004      	movs	r4, r0
 8001b32:	603b      	str	r3, [r7, #0]
 8001b34:	0020      	movs	r0, r4
 8001b36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001b38:	2301      	movs	r3, #1
 8001b3a:	0020      	movs	r0, r4
 8001b3c:	425b      	negs	r3, r3
 8001b3e:	81e3      	strh	r3, [r4, #14]
 8001b40:	3302      	adds	r3, #2
 8001b42:	81a3      	strh	r3, [r4, #12]
 8001b44:	6665      	str	r5, [r4, #100]	; 0x64
 8001b46:	6025      	str	r5, [r4, #0]
 8001b48:	60a5      	str	r5, [r4, #8]
 8001b4a:	6065      	str	r5, [r4, #4]
 8001b4c:	6125      	str	r5, [r4, #16]
 8001b4e:	6165      	str	r5, [r4, #20]
 8001b50:	61a5      	str	r5, [r4, #24]
 8001b52:	2208      	movs	r2, #8
 8001b54:	0029      	movs	r1, r5
 8001b56:	305c      	adds	r0, #92	; 0x5c
 8001b58:	f7ff ff2f 	bl	80019ba <memset>
 8001b5c:	6365      	str	r5, [r4, #52]	; 0x34
 8001b5e:	63a5      	str	r5, [r4, #56]	; 0x38
 8001b60:	64a5      	str	r5, [r4, #72]	; 0x48
 8001b62:	64e5      	str	r5, [r4, #76]	; 0x4c
 8001b64:	e7e6      	b.n	8001b34 <__sfp+0x48>
 8001b66:	46c0      	nop			; (mov r8, r8)
 8001b68:	08002888 	.word	0x08002888

08001b6c <_fwalk_reent>:
 8001b6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001b6e:	0004      	movs	r4, r0
 8001b70:	0007      	movs	r7, r0
 8001b72:	2600      	movs	r6, #0
 8001b74:	9101      	str	r1, [sp, #4]
 8001b76:	3448      	adds	r4, #72	; 0x48
 8001b78:	2c00      	cmp	r4, #0
 8001b7a:	d101      	bne.n	8001b80 <_fwalk_reent+0x14>
 8001b7c:	0030      	movs	r0, r6
 8001b7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001b80:	6863      	ldr	r3, [r4, #4]
 8001b82:	68a5      	ldr	r5, [r4, #8]
 8001b84:	9300      	str	r3, [sp, #0]
 8001b86:	9b00      	ldr	r3, [sp, #0]
 8001b88:	3b01      	subs	r3, #1
 8001b8a:	9300      	str	r3, [sp, #0]
 8001b8c:	d501      	bpl.n	8001b92 <_fwalk_reent+0x26>
 8001b8e:	6824      	ldr	r4, [r4, #0]
 8001b90:	e7f2      	b.n	8001b78 <_fwalk_reent+0xc>
 8001b92:	89ab      	ldrh	r3, [r5, #12]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d908      	bls.n	8001baa <_fwalk_reent+0x3e>
 8001b98:	220e      	movs	r2, #14
 8001b9a:	5eab      	ldrsh	r3, [r5, r2]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	d004      	beq.n	8001baa <_fwalk_reent+0x3e>
 8001ba0:	0029      	movs	r1, r5
 8001ba2:	0038      	movs	r0, r7
 8001ba4:	9b01      	ldr	r3, [sp, #4]
 8001ba6:	4798      	blx	r3
 8001ba8:	4306      	orrs	r6, r0
 8001baa:	3568      	adds	r5, #104	; 0x68
 8001bac:	e7eb      	b.n	8001b86 <_fwalk_reent+0x1a>
	...

08001bb0 <_malloc_r>:
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	b570      	push	{r4, r5, r6, lr}
 8001bb4:	1ccd      	adds	r5, r1, #3
 8001bb6:	439d      	bics	r5, r3
 8001bb8:	3508      	adds	r5, #8
 8001bba:	0006      	movs	r6, r0
 8001bbc:	2d0c      	cmp	r5, #12
 8001bbe:	d21e      	bcs.n	8001bfe <_malloc_r+0x4e>
 8001bc0:	250c      	movs	r5, #12
 8001bc2:	42a9      	cmp	r1, r5
 8001bc4:	d81d      	bhi.n	8001c02 <_malloc_r+0x52>
 8001bc6:	0030      	movs	r0, r6
 8001bc8:	f000 fdad 	bl	8002726 <__malloc_lock>
 8001bcc:	4a25      	ldr	r2, [pc, #148]	; (8001c64 <_malloc_r+0xb4>)
 8001bce:	6814      	ldr	r4, [r2, #0]
 8001bd0:	0021      	movs	r1, r4
 8001bd2:	2900      	cmp	r1, #0
 8001bd4:	d119      	bne.n	8001c0a <_malloc_r+0x5a>
 8001bd6:	4c24      	ldr	r4, [pc, #144]	; (8001c68 <_malloc_r+0xb8>)
 8001bd8:	6823      	ldr	r3, [r4, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d103      	bne.n	8001be6 <_malloc_r+0x36>
 8001bde:	0030      	movs	r0, r6
 8001be0:	f000 fb10 	bl	8002204 <_sbrk_r>
 8001be4:	6020      	str	r0, [r4, #0]
 8001be6:	0029      	movs	r1, r5
 8001be8:	0030      	movs	r0, r6
 8001bea:	f000 fb0b 	bl	8002204 <_sbrk_r>
 8001bee:	1c43      	adds	r3, r0, #1
 8001bf0:	d12c      	bne.n	8001c4c <_malloc_r+0x9c>
 8001bf2:	230c      	movs	r3, #12
 8001bf4:	0030      	movs	r0, r6
 8001bf6:	6033      	str	r3, [r6, #0]
 8001bf8:	f000 fd96 	bl	8002728 <__malloc_unlock>
 8001bfc:	e003      	b.n	8001c06 <_malloc_r+0x56>
 8001bfe:	2d00      	cmp	r5, #0
 8001c00:	dadf      	bge.n	8001bc2 <_malloc_r+0x12>
 8001c02:	230c      	movs	r3, #12
 8001c04:	6033      	str	r3, [r6, #0]
 8001c06:	2000      	movs	r0, #0
 8001c08:	bd70      	pop	{r4, r5, r6, pc}
 8001c0a:	680b      	ldr	r3, [r1, #0]
 8001c0c:	1b5b      	subs	r3, r3, r5
 8001c0e:	d41a      	bmi.n	8001c46 <_malloc_r+0x96>
 8001c10:	2b0b      	cmp	r3, #11
 8001c12:	d903      	bls.n	8001c1c <_malloc_r+0x6c>
 8001c14:	600b      	str	r3, [r1, #0]
 8001c16:	18cc      	adds	r4, r1, r3
 8001c18:	6025      	str	r5, [r4, #0]
 8001c1a:	e003      	b.n	8001c24 <_malloc_r+0x74>
 8001c1c:	428c      	cmp	r4, r1
 8001c1e:	d10e      	bne.n	8001c3e <_malloc_r+0x8e>
 8001c20:	6863      	ldr	r3, [r4, #4]
 8001c22:	6013      	str	r3, [r2, #0]
 8001c24:	0030      	movs	r0, r6
 8001c26:	f000 fd7f 	bl	8002728 <__malloc_unlock>
 8001c2a:	0020      	movs	r0, r4
 8001c2c:	2207      	movs	r2, #7
 8001c2e:	300b      	adds	r0, #11
 8001c30:	1d23      	adds	r3, r4, #4
 8001c32:	4390      	bics	r0, r2
 8001c34:	1ac3      	subs	r3, r0, r3
 8001c36:	d0e7      	beq.n	8001c08 <_malloc_r+0x58>
 8001c38:	425a      	negs	r2, r3
 8001c3a:	50e2      	str	r2, [r4, r3]
 8001c3c:	e7e4      	b.n	8001c08 <_malloc_r+0x58>
 8001c3e:	684b      	ldr	r3, [r1, #4]
 8001c40:	6063      	str	r3, [r4, #4]
 8001c42:	000c      	movs	r4, r1
 8001c44:	e7ee      	b.n	8001c24 <_malloc_r+0x74>
 8001c46:	000c      	movs	r4, r1
 8001c48:	6849      	ldr	r1, [r1, #4]
 8001c4a:	e7c2      	b.n	8001bd2 <_malloc_r+0x22>
 8001c4c:	2303      	movs	r3, #3
 8001c4e:	1cc4      	adds	r4, r0, #3
 8001c50:	439c      	bics	r4, r3
 8001c52:	42a0      	cmp	r0, r4
 8001c54:	d0e0      	beq.n	8001c18 <_malloc_r+0x68>
 8001c56:	1a21      	subs	r1, r4, r0
 8001c58:	0030      	movs	r0, r6
 8001c5a:	f000 fad3 	bl	8002204 <_sbrk_r>
 8001c5e:	1c43      	adds	r3, r0, #1
 8001c60:	d1da      	bne.n	8001c18 <_malloc_r+0x68>
 8001c62:	e7c6      	b.n	8001bf2 <_malloc_r+0x42>
 8001c64:	2000009c 	.word	0x2000009c
 8001c68:	200000a0 	.word	0x200000a0

08001c6c <__sfputc_r>:
 8001c6c:	6893      	ldr	r3, [r2, #8]
 8001c6e:	b510      	push	{r4, lr}
 8001c70:	3b01      	subs	r3, #1
 8001c72:	6093      	str	r3, [r2, #8]
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	da05      	bge.n	8001c84 <__sfputc_r+0x18>
 8001c78:	6994      	ldr	r4, [r2, #24]
 8001c7a:	42a3      	cmp	r3, r4
 8001c7c:	db08      	blt.n	8001c90 <__sfputc_r+0x24>
 8001c7e:	b2cb      	uxtb	r3, r1
 8001c80:	2b0a      	cmp	r3, #10
 8001c82:	d005      	beq.n	8001c90 <__sfputc_r+0x24>
 8001c84:	6813      	ldr	r3, [r2, #0]
 8001c86:	1c58      	adds	r0, r3, #1
 8001c88:	6010      	str	r0, [r2, #0]
 8001c8a:	7019      	strb	r1, [r3, #0]
 8001c8c:	b2c8      	uxtb	r0, r1
 8001c8e:	bd10      	pop	{r4, pc}
 8001c90:	f000 fb16 	bl	80022c0 <__swbuf_r>
 8001c94:	e7fb      	b.n	8001c8e <__sfputc_r+0x22>

08001c96 <__sfputs_r>:
 8001c96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c98:	0006      	movs	r6, r0
 8001c9a:	000f      	movs	r7, r1
 8001c9c:	0014      	movs	r4, r2
 8001c9e:	18d5      	adds	r5, r2, r3
 8001ca0:	42ac      	cmp	r4, r5
 8001ca2:	d101      	bne.n	8001ca8 <__sfputs_r+0x12>
 8001ca4:	2000      	movs	r0, #0
 8001ca6:	e007      	b.n	8001cb8 <__sfputs_r+0x22>
 8001ca8:	7821      	ldrb	r1, [r4, #0]
 8001caa:	003a      	movs	r2, r7
 8001cac:	0030      	movs	r0, r6
 8001cae:	f7ff ffdd 	bl	8001c6c <__sfputc_r>
 8001cb2:	3401      	adds	r4, #1
 8001cb4:	1c43      	adds	r3, r0, #1
 8001cb6:	d1f3      	bne.n	8001ca0 <__sfputs_r+0xa>
 8001cb8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08001cbc <_vfiprintf_r>:
 8001cbc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001cbe:	b09f      	sub	sp, #124	; 0x7c
 8001cc0:	0006      	movs	r6, r0
 8001cc2:	000f      	movs	r7, r1
 8001cc4:	0014      	movs	r4, r2
 8001cc6:	9305      	str	r3, [sp, #20]
 8001cc8:	2800      	cmp	r0, #0
 8001cca:	d004      	beq.n	8001cd6 <_vfiprintf_r+0x1a>
 8001ccc:	6983      	ldr	r3, [r0, #24]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d101      	bne.n	8001cd6 <_vfiprintf_r+0x1a>
 8001cd2:	f7ff fed7 	bl	8001a84 <__sinit>
 8001cd6:	4b7f      	ldr	r3, [pc, #508]	; (8001ed4 <_vfiprintf_r+0x218>)
 8001cd8:	429f      	cmp	r7, r3
 8001cda:	d15c      	bne.n	8001d96 <_vfiprintf_r+0xda>
 8001cdc:	6877      	ldr	r7, [r6, #4]
 8001cde:	89bb      	ldrh	r3, [r7, #12]
 8001ce0:	071b      	lsls	r3, r3, #28
 8001ce2:	d562      	bpl.n	8001daa <_vfiprintf_r+0xee>
 8001ce4:	693b      	ldr	r3, [r7, #16]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d05f      	beq.n	8001daa <_vfiprintf_r+0xee>
 8001cea:	2300      	movs	r3, #0
 8001cec:	ad06      	add	r5, sp, #24
 8001cee:	616b      	str	r3, [r5, #20]
 8001cf0:	3320      	adds	r3, #32
 8001cf2:	766b      	strb	r3, [r5, #25]
 8001cf4:	3310      	adds	r3, #16
 8001cf6:	76ab      	strb	r3, [r5, #26]
 8001cf8:	9402      	str	r4, [sp, #8]
 8001cfa:	9c02      	ldr	r4, [sp, #8]
 8001cfc:	7823      	ldrb	r3, [r4, #0]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d15d      	bne.n	8001dbe <_vfiprintf_r+0x102>
 8001d02:	9b02      	ldr	r3, [sp, #8]
 8001d04:	1ae3      	subs	r3, r4, r3
 8001d06:	9304      	str	r3, [sp, #16]
 8001d08:	d00d      	beq.n	8001d26 <_vfiprintf_r+0x6a>
 8001d0a:	9b04      	ldr	r3, [sp, #16]
 8001d0c:	9a02      	ldr	r2, [sp, #8]
 8001d0e:	0039      	movs	r1, r7
 8001d10:	0030      	movs	r0, r6
 8001d12:	f7ff ffc0 	bl	8001c96 <__sfputs_r>
 8001d16:	1c43      	adds	r3, r0, #1
 8001d18:	d100      	bne.n	8001d1c <_vfiprintf_r+0x60>
 8001d1a:	e0cc      	b.n	8001eb6 <_vfiprintf_r+0x1fa>
 8001d1c:	696a      	ldr	r2, [r5, #20]
 8001d1e:	9b04      	ldr	r3, [sp, #16]
 8001d20:	4694      	mov	ip, r2
 8001d22:	4463      	add	r3, ip
 8001d24:	616b      	str	r3, [r5, #20]
 8001d26:	7823      	ldrb	r3, [r4, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d100      	bne.n	8001d2e <_vfiprintf_r+0x72>
 8001d2c:	e0c3      	b.n	8001eb6 <_vfiprintf_r+0x1fa>
 8001d2e:	2201      	movs	r2, #1
 8001d30:	2300      	movs	r3, #0
 8001d32:	4252      	negs	r2, r2
 8001d34:	606a      	str	r2, [r5, #4]
 8001d36:	a902      	add	r1, sp, #8
 8001d38:	3254      	adds	r2, #84	; 0x54
 8001d3a:	1852      	adds	r2, r2, r1
 8001d3c:	3401      	adds	r4, #1
 8001d3e:	602b      	str	r3, [r5, #0]
 8001d40:	60eb      	str	r3, [r5, #12]
 8001d42:	60ab      	str	r3, [r5, #8]
 8001d44:	7013      	strb	r3, [r2, #0]
 8001d46:	65ab      	str	r3, [r5, #88]	; 0x58
 8001d48:	7821      	ldrb	r1, [r4, #0]
 8001d4a:	2205      	movs	r2, #5
 8001d4c:	4862      	ldr	r0, [pc, #392]	; (8001ed8 <_vfiprintf_r+0x21c>)
 8001d4e:	f000 fcdf 	bl	8002710 <memchr>
 8001d52:	1c63      	adds	r3, r4, #1
 8001d54:	469c      	mov	ip, r3
 8001d56:	2800      	cmp	r0, #0
 8001d58:	d135      	bne.n	8001dc6 <_vfiprintf_r+0x10a>
 8001d5a:	6829      	ldr	r1, [r5, #0]
 8001d5c:	06cb      	lsls	r3, r1, #27
 8001d5e:	d504      	bpl.n	8001d6a <_vfiprintf_r+0xae>
 8001d60:	2353      	movs	r3, #83	; 0x53
 8001d62:	aa02      	add	r2, sp, #8
 8001d64:	3020      	adds	r0, #32
 8001d66:	189b      	adds	r3, r3, r2
 8001d68:	7018      	strb	r0, [r3, #0]
 8001d6a:	070b      	lsls	r3, r1, #28
 8001d6c:	d504      	bpl.n	8001d78 <_vfiprintf_r+0xbc>
 8001d6e:	2353      	movs	r3, #83	; 0x53
 8001d70:	202b      	movs	r0, #43	; 0x2b
 8001d72:	aa02      	add	r2, sp, #8
 8001d74:	189b      	adds	r3, r3, r2
 8001d76:	7018      	strb	r0, [r3, #0]
 8001d78:	7823      	ldrb	r3, [r4, #0]
 8001d7a:	2b2a      	cmp	r3, #42	; 0x2a
 8001d7c:	d02c      	beq.n	8001dd8 <_vfiprintf_r+0x11c>
 8001d7e:	2000      	movs	r0, #0
 8001d80:	210a      	movs	r1, #10
 8001d82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001d84:	7822      	ldrb	r2, [r4, #0]
 8001d86:	3a30      	subs	r2, #48	; 0x30
 8001d88:	2a09      	cmp	r2, #9
 8001d8a:	d800      	bhi.n	8001d8e <_vfiprintf_r+0xd2>
 8001d8c:	e06b      	b.n	8001e66 <_vfiprintf_r+0x1aa>
 8001d8e:	2800      	cmp	r0, #0
 8001d90:	d02a      	beq.n	8001de8 <_vfiprintf_r+0x12c>
 8001d92:	9309      	str	r3, [sp, #36]	; 0x24
 8001d94:	e028      	b.n	8001de8 <_vfiprintf_r+0x12c>
 8001d96:	4b51      	ldr	r3, [pc, #324]	; (8001edc <_vfiprintf_r+0x220>)
 8001d98:	429f      	cmp	r7, r3
 8001d9a:	d101      	bne.n	8001da0 <_vfiprintf_r+0xe4>
 8001d9c:	68b7      	ldr	r7, [r6, #8]
 8001d9e:	e79e      	b.n	8001cde <_vfiprintf_r+0x22>
 8001da0:	4b4f      	ldr	r3, [pc, #316]	; (8001ee0 <_vfiprintf_r+0x224>)
 8001da2:	429f      	cmp	r7, r3
 8001da4:	d19b      	bne.n	8001cde <_vfiprintf_r+0x22>
 8001da6:	68f7      	ldr	r7, [r6, #12]
 8001da8:	e799      	b.n	8001cde <_vfiprintf_r+0x22>
 8001daa:	0039      	movs	r1, r7
 8001dac:	0030      	movs	r0, r6
 8001dae:	f000 faf1 	bl	8002394 <__swsetup_r>
 8001db2:	2800      	cmp	r0, #0
 8001db4:	d099      	beq.n	8001cea <_vfiprintf_r+0x2e>
 8001db6:	2001      	movs	r0, #1
 8001db8:	4240      	negs	r0, r0
 8001dba:	b01f      	add	sp, #124	; 0x7c
 8001dbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001dbe:	2b25      	cmp	r3, #37	; 0x25
 8001dc0:	d09f      	beq.n	8001d02 <_vfiprintf_r+0x46>
 8001dc2:	3401      	adds	r4, #1
 8001dc4:	e79a      	b.n	8001cfc <_vfiprintf_r+0x40>
 8001dc6:	4b44      	ldr	r3, [pc, #272]	; (8001ed8 <_vfiprintf_r+0x21c>)
 8001dc8:	6829      	ldr	r1, [r5, #0]
 8001dca:	1ac0      	subs	r0, r0, r3
 8001dcc:	2301      	movs	r3, #1
 8001dce:	4083      	lsls	r3, r0
 8001dd0:	430b      	orrs	r3, r1
 8001dd2:	602b      	str	r3, [r5, #0]
 8001dd4:	4664      	mov	r4, ip
 8001dd6:	e7b7      	b.n	8001d48 <_vfiprintf_r+0x8c>
 8001dd8:	9b05      	ldr	r3, [sp, #20]
 8001dda:	1d18      	adds	r0, r3, #4
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	9005      	str	r0, [sp, #20]
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	db3a      	blt.n	8001e5a <_vfiprintf_r+0x19e>
 8001de4:	9309      	str	r3, [sp, #36]	; 0x24
 8001de6:	4664      	mov	r4, ip
 8001de8:	7823      	ldrb	r3, [r4, #0]
 8001dea:	2b2e      	cmp	r3, #46	; 0x2e
 8001dec:	d10b      	bne.n	8001e06 <_vfiprintf_r+0x14a>
 8001dee:	7863      	ldrb	r3, [r4, #1]
 8001df0:	1c62      	adds	r2, r4, #1
 8001df2:	2b2a      	cmp	r3, #42	; 0x2a
 8001df4:	d13f      	bne.n	8001e76 <_vfiprintf_r+0x1ba>
 8001df6:	9b05      	ldr	r3, [sp, #20]
 8001df8:	3402      	adds	r4, #2
 8001dfa:	1d1a      	adds	r2, r3, #4
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	9205      	str	r2, [sp, #20]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	db35      	blt.n	8001e70 <_vfiprintf_r+0x1b4>
 8001e04:	9307      	str	r3, [sp, #28]
 8001e06:	7821      	ldrb	r1, [r4, #0]
 8001e08:	2203      	movs	r2, #3
 8001e0a:	4836      	ldr	r0, [pc, #216]	; (8001ee4 <_vfiprintf_r+0x228>)
 8001e0c:	f000 fc80 	bl	8002710 <memchr>
 8001e10:	2800      	cmp	r0, #0
 8001e12:	d007      	beq.n	8001e24 <_vfiprintf_r+0x168>
 8001e14:	4b33      	ldr	r3, [pc, #204]	; (8001ee4 <_vfiprintf_r+0x228>)
 8001e16:	682a      	ldr	r2, [r5, #0]
 8001e18:	1ac0      	subs	r0, r0, r3
 8001e1a:	2340      	movs	r3, #64	; 0x40
 8001e1c:	4083      	lsls	r3, r0
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	602b      	str	r3, [r5, #0]
 8001e22:	3401      	adds	r4, #1
 8001e24:	7821      	ldrb	r1, [r4, #0]
 8001e26:	1c63      	adds	r3, r4, #1
 8001e28:	2206      	movs	r2, #6
 8001e2a:	482f      	ldr	r0, [pc, #188]	; (8001ee8 <_vfiprintf_r+0x22c>)
 8001e2c:	9302      	str	r3, [sp, #8]
 8001e2e:	7629      	strb	r1, [r5, #24]
 8001e30:	f000 fc6e 	bl	8002710 <memchr>
 8001e34:	2800      	cmp	r0, #0
 8001e36:	d044      	beq.n	8001ec2 <_vfiprintf_r+0x206>
 8001e38:	4b2c      	ldr	r3, [pc, #176]	; (8001eec <_vfiprintf_r+0x230>)
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d12f      	bne.n	8001e9e <_vfiprintf_r+0x1e2>
 8001e3e:	6829      	ldr	r1, [r5, #0]
 8001e40:	9b05      	ldr	r3, [sp, #20]
 8001e42:	2207      	movs	r2, #7
 8001e44:	05c9      	lsls	r1, r1, #23
 8001e46:	d528      	bpl.n	8001e9a <_vfiprintf_r+0x1de>
 8001e48:	189b      	adds	r3, r3, r2
 8001e4a:	4393      	bics	r3, r2
 8001e4c:	3308      	adds	r3, #8
 8001e4e:	9305      	str	r3, [sp, #20]
 8001e50:	696b      	ldr	r3, [r5, #20]
 8001e52:	9a03      	ldr	r2, [sp, #12]
 8001e54:	189b      	adds	r3, r3, r2
 8001e56:	616b      	str	r3, [r5, #20]
 8001e58:	e74f      	b.n	8001cfa <_vfiprintf_r+0x3e>
 8001e5a:	425b      	negs	r3, r3
 8001e5c:	60eb      	str	r3, [r5, #12]
 8001e5e:	2302      	movs	r3, #2
 8001e60:	430b      	orrs	r3, r1
 8001e62:	602b      	str	r3, [r5, #0]
 8001e64:	e7bf      	b.n	8001de6 <_vfiprintf_r+0x12a>
 8001e66:	434b      	muls	r3, r1
 8001e68:	3401      	adds	r4, #1
 8001e6a:	189b      	adds	r3, r3, r2
 8001e6c:	2001      	movs	r0, #1
 8001e6e:	e789      	b.n	8001d84 <_vfiprintf_r+0xc8>
 8001e70:	2301      	movs	r3, #1
 8001e72:	425b      	negs	r3, r3
 8001e74:	e7c6      	b.n	8001e04 <_vfiprintf_r+0x148>
 8001e76:	2300      	movs	r3, #0
 8001e78:	0014      	movs	r4, r2
 8001e7a:	200a      	movs	r0, #10
 8001e7c:	001a      	movs	r2, r3
 8001e7e:	606b      	str	r3, [r5, #4]
 8001e80:	7821      	ldrb	r1, [r4, #0]
 8001e82:	3930      	subs	r1, #48	; 0x30
 8001e84:	2909      	cmp	r1, #9
 8001e86:	d903      	bls.n	8001e90 <_vfiprintf_r+0x1d4>
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d0bc      	beq.n	8001e06 <_vfiprintf_r+0x14a>
 8001e8c:	9207      	str	r2, [sp, #28]
 8001e8e:	e7ba      	b.n	8001e06 <_vfiprintf_r+0x14a>
 8001e90:	4342      	muls	r2, r0
 8001e92:	3401      	adds	r4, #1
 8001e94:	1852      	adds	r2, r2, r1
 8001e96:	2301      	movs	r3, #1
 8001e98:	e7f2      	b.n	8001e80 <_vfiprintf_r+0x1c4>
 8001e9a:	3307      	adds	r3, #7
 8001e9c:	e7d5      	b.n	8001e4a <_vfiprintf_r+0x18e>
 8001e9e:	ab05      	add	r3, sp, #20
 8001ea0:	9300      	str	r3, [sp, #0]
 8001ea2:	003a      	movs	r2, r7
 8001ea4:	4b12      	ldr	r3, [pc, #72]	; (8001ef0 <_vfiprintf_r+0x234>)
 8001ea6:	0029      	movs	r1, r5
 8001ea8:	0030      	movs	r0, r6
 8001eaa:	e000      	b.n	8001eae <_vfiprintf_r+0x1f2>
 8001eac:	bf00      	nop
 8001eae:	9003      	str	r0, [sp, #12]
 8001eb0:	9b03      	ldr	r3, [sp, #12]
 8001eb2:	3301      	adds	r3, #1
 8001eb4:	d1cc      	bne.n	8001e50 <_vfiprintf_r+0x194>
 8001eb6:	89bb      	ldrh	r3, [r7, #12]
 8001eb8:	065b      	lsls	r3, r3, #25
 8001eba:	d500      	bpl.n	8001ebe <_vfiprintf_r+0x202>
 8001ebc:	e77b      	b.n	8001db6 <_vfiprintf_r+0xfa>
 8001ebe:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8001ec0:	e77b      	b.n	8001dba <_vfiprintf_r+0xfe>
 8001ec2:	ab05      	add	r3, sp, #20
 8001ec4:	9300      	str	r3, [sp, #0]
 8001ec6:	003a      	movs	r2, r7
 8001ec8:	4b09      	ldr	r3, [pc, #36]	; (8001ef0 <_vfiprintf_r+0x234>)
 8001eca:	0029      	movs	r1, r5
 8001ecc:	0030      	movs	r0, r6
 8001ece:	f000 f87f 	bl	8001fd0 <_printf_i>
 8001ed2:	e7ec      	b.n	8001eae <_vfiprintf_r+0x1f2>
 8001ed4:	080028ac 	.word	0x080028ac
 8001ed8:	080028ec 	.word	0x080028ec
 8001edc:	080028cc 	.word	0x080028cc
 8001ee0:	0800288c 	.word	0x0800288c
 8001ee4:	080028f2 	.word	0x080028f2
 8001ee8:	080028f6 	.word	0x080028f6
 8001eec:	00000000 	.word	0x00000000
 8001ef0:	08001c97 	.word	0x08001c97

08001ef4 <_printf_common>:
 8001ef4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001ef6:	0015      	movs	r5, r2
 8001ef8:	9301      	str	r3, [sp, #4]
 8001efa:	688a      	ldr	r2, [r1, #8]
 8001efc:	690b      	ldr	r3, [r1, #16]
 8001efe:	9000      	str	r0, [sp, #0]
 8001f00:	000c      	movs	r4, r1
 8001f02:	4293      	cmp	r3, r2
 8001f04:	da00      	bge.n	8001f08 <_printf_common+0x14>
 8001f06:	0013      	movs	r3, r2
 8001f08:	0022      	movs	r2, r4
 8001f0a:	602b      	str	r3, [r5, #0]
 8001f0c:	3243      	adds	r2, #67	; 0x43
 8001f0e:	7812      	ldrb	r2, [r2, #0]
 8001f10:	2a00      	cmp	r2, #0
 8001f12:	d001      	beq.n	8001f18 <_printf_common+0x24>
 8001f14:	3301      	adds	r3, #1
 8001f16:	602b      	str	r3, [r5, #0]
 8001f18:	6823      	ldr	r3, [r4, #0]
 8001f1a:	069b      	lsls	r3, r3, #26
 8001f1c:	d502      	bpl.n	8001f24 <_printf_common+0x30>
 8001f1e:	682b      	ldr	r3, [r5, #0]
 8001f20:	3302      	adds	r3, #2
 8001f22:	602b      	str	r3, [r5, #0]
 8001f24:	2706      	movs	r7, #6
 8001f26:	6823      	ldr	r3, [r4, #0]
 8001f28:	401f      	ands	r7, r3
 8001f2a:	d027      	beq.n	8001f7c <_printf_common+0x88>
 8001f2c:	0023      	movs	r3, r4
 8001f2e:	3343      	adds	r3, #67	; 0x43
 8001f30:	781b      	ldrb	r3, [r3, #0]
 8001f32:	1e5a      	subs	r2, r3, #1
 8001f34:	4193      	sbcs	r3, r2
 8001f36:	6822      	ldr	r2, [r4, #0]
 8001f38:	0692      	lsls	r2, r2, #26
 8001f3a:	d430      	bmi.n	8001f9e <_printf_common+0xaa>
 8001f3c:	0022      	movs	r2, r4
 8001f3e:	9901      	ldr	r1, [sp, #4]
 8001f40:	3243      	adds	r2, #67	; 0x43
 8001f42:	9800      	ldr	r0, [sp, #0]
 8001f44:	9e08      	ldr	r6, [sp, #32]
 8001f46:	47b0      	blx	r6
 8001f48:	1c43      	adds	r3, r0, #1
 8001f4a:	d025      	beq.n	8001f98 <_printf_common+0xa4>
 8001f4c:	2306      	movs	r3, #6
 8001f4e:	6820      	ldr	r0, [r4, #0]
 8001f50:	682a      	ldr	r2, [r5, #0]
 8001f52:	68e1      	ldr	r1, [r4, #12]
 8001f54:	4003      	ands	r3, r0
 8001f56:	2500      	movs	r5, #0
 8001f58:	2b04      	cmp	r3, #4
 8001f5a:	d103      	bne.n	8001f64 <_printf_common+0x70>
 8001f5c:	1a8d      	subs	r5, r1, r2
 8001f5e:	43eb      	mvns	r3, r5
 8001f60:	17db      	asrs	r3, r3, #31
 8001f62:	401d      	ands	r5, r3
 8001f64:	68a3      	ldr	r3, [r4, #8]
 8001f66:	6922      	ldr	r2, [r4, #16]
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	dd01      	ble.n	8001f70 <_printf_common+0x7c>
 8001f6c:	1a9b      	subs	r3, r3, r2
 8001f6e:	18ed      	adds	r5, r5, r3
 8001f70:	2700      	movs	r7, #0
 8001f72:	42bd      	cmp	r5, r7
 8001f74:	d120      	bne.n	8001fb8 <_printf_common+0xc4>
 8001f76:	2000      	movs	r0, #0
 8001f78:	e010      	b.n	8001f9c <_printf_common+0xa8>
 8001f7a:	3701      	adds	r7, #1
 8001f7c:	68e3      	ldr	r3, [r4, #12]
 8001f7e:	682a      	ldr	r2, [r5, #0]
 8001f80:	1a9b      	subs	r3, r3, r2
 8001f82:	429f      	cmp	r7, r3
 8001f84:	dad2      	bge.n	8001f2c <_printf_common+0x38>
 8001f86:	0022      	movs	r2, r4
 8001f88:	2301      	movs	r3, #1
 8001f8a:	3219      	adds	r2, #25
 8001f8c:	9901      	ldr	r1, [sp, #4]
 8001f8e:	9800      	ldr	r0, [sp, #0]
 8001f90:	9e08      	ldr	r6, [sp, #32]
 8001f92:	47b0      	blx	r6
 8001f94:	1c43      	adds	r3, r0, #1
 8001f96:	d1f0      	bne.n	8001f7a <_printf_common+0x86>
 8001f98:	2001      	movs	r0, #1
 8001f9a:	4240      	negs	r0, r0
 8001f9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8001f9e:	2030      	movs	r0, #48	; 0x30
 8001fa0:	18e1      	adds	r1, r4, r3
 8001fa2:	3143      	adds	r1, #67	; 0x43
 8001fa4:	7008      	strb	r0, [r1, #0]
 8001fa6:	0021      	movs	r1, r4
 8001fa8:	1c5a      	adds	r2, r3, #1
 8001faa:	3145      	adds	r1, #69	; 0x45
 8001fac:	7809      	ldrb	r1, [r1, #0]
 8001fae:	18a2      	adds	r2, r4, r2
 8001fb0:	3243      	adds	r2, #67	; 0x43
 8001fb2:	3302      	adds	r3, #2
 8001fb4:	7011      	strb	r1, [r2, #0]
 8001fb6:	e7c1      	b.n	8001f3c <_printf_common+0x48>
 8001fb8:	0022      	movs	r2, r4
 8001fba:	2301      	movs	r3, #1
 8001fbc:	321a      	adds	r2, #26
 8001fbe:	9901      	ldr	r1, [sp, #4]
 8001fc0:	9800      	ldr	r0, [sp, #0]
 8001fc2:	9e08      	ldr	r6, [sp, #32]
 8001fc4:	47b0      	blx	r6
 8001fc6:	1c43      	adds	r3, r0, #1
 8001fc8:	d0e6      	beq.n	8001f98 <_printf_common+0xa4>
 8001fca:	3701      	adds	r7, #1
 8001fcc:	e7d1      	b.n	8001f72 <_printf_common+0x7e>
	...

08001fd0 <_printf_i>:
 8001fd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fd2:	b08b      	sub	sp, #44	; 0x2c
 8001fd4:	9206      	str	r2, [sp, #24]
 8001fd6:	000a      	movs	r2, r1
 8001fd8:	3243      	adds	r2, #67	; 0x43
 8001fda:	9307      	str	r3, [sp, #28]
 8001fdc:	9005      	str	r0, [sp, #20]
 8001fde:	9204      	str	r2, [sp, #16]
 8001fe0:	7e0a      	ldrb	r2, [r1, #24]
 8001fe2:	000c      	movs	r4, r1
 8001fe4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8001fe6:	2a6e      	cmp	r2, #110	; 0x6e
 8001fe8:	d100      	bne.n	8001fec <_printf_i+0x1c>
 8001fea:	e08f      	b.n	800210c <_printf_i+0x13c>
 8001fec:	d817      	bhi.n	800201e <_printf_i+0x4e>
 8001fee:	2a63      	cmp	r2, #99	; 0x63
 8001ff0:	d02c      	beq.n	800204c <_printf_i+0x7c>
 8001ff2:	d808      	bhi.n	8002006 <_printf_i+0x36>
 8001ff4:	2a00      	cmp	r2, #0
 8001ff6:	d100      	bne.n	8001ffa <_printf_i+0x2a>
 8001ff8:	e099      	b.n	800212e <_printf_i+0x15e>
 8001ffa:	2a58      	cmp	r2, #88	; 0x58
 8001ffc:	d054      	beq.n	80020a8 <_printf_i+0xd8>
 8001ffe:	0026      	movs	r6, r4
 8002000:	3642      	adds	r6, #66	; 0x42
 8002002:	7032      	strb	r2, [r6, #0]
 8002004:	e029      	b.n	800205a <_printf_i+0x8a>
 8002006:	2a64      	cmp	r2, #100	; 0x64
 8002008:	d001      	beq.n	800200e <_printf_i+0x3e>
 800200a:	2a69      	cmp	r2, #105	; 0x69
 800200c:	d1f7      	bne.n	8001ffe <_printf_i+0x2e>
 800200e:	6821      	ldr	r1, [r4, #0]
 8002010:	681a      	ldr	r2, [r3, #0]
 8002012:	0608      	lsls	r0, r1, #24
 8002014:	d523      	bpl.n	800205e <_printf_i+0x8e>
 8002016:	1d11      	adds	r1, r2, #4
 8002018:	6019      	str	r1, [r3, #0]
 800201a:	6815      	ldr	r5, [r2, #0]
 800201c:	e025      	b.n	800206a <_printf_i+0x9a>
 800201e:	2a73      	cmp	r2, #115	; 0x73
 8002020:	d100      	bne.n	8002024 <_printf_i+0x54>
 8002022:	e088      	b.n	8002136 <_printf_i+0x166>
 8002024:	d808      	bhi.n	8002038 <_printf_i+0x68>
 8002026:	2a6f      	cmp	r2, #111	; 0x6f
 8002028:	d029      	beq.n	800207e <_printf_i+0xae>
 800202a:	2a70      	cmp	r2, #112	; 0x70
 800202c:	d1e7      	bne.n	8001ffe <_printf_i+0x2e>
 800202e:	2220      	movs	r2, #32
 8002030:	6809      	ldr	r1, [r1, #0]
 8002032:	430a      	orrs	r2, r1
 8002034:	6022      	str	r2, [r4, #0]
 8002036:	e003      	b.n	8002040 <_printf_i+0x70>
 8002038:	2a75      	cmp	r2, #117	; 0x75
 800203a:	d020      	beq.n	800207e <_printf_i+0xae>
 800203c:	2a78      	cmp	r2, #120	; 0x78
 800203e:	d1de      	bne.n	8001ffe <_printf_i+0x2e>
 8002040:	0022      	movs	r2, r4
 8002042:	2178      	movs	r1, #120	; 0x78
 8002044:	3245      	adds	r2, #69	; 0x45
 8002046:	7011      	strb	r1, [r2, #0]
 8002048:	4a6c      	ldr	r2, [pc, #432]	; (80021fc <_printf_i+0x22c>)
 800204a:	e030      	b.n	80020ae <_printf_i+0xde>
 800204c:	000e      	movs	r6, r1
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	3642      	adds	r6, #66	; 0x42
 8002052:	1d11      	adds	r1, r2, #4
 8002054:	6019      	str	r1, [r3, #0]
 8002056:	6813      	ldr	r3, [r2, #0]
 8002058:	7033      	strb	r3, [r6, #0]
 800205a:	2301      	movs	r3, #1
 800205c:	e079      	b.n	8002152 <_printf_i+0x182>
 800205e:	0649      	lsls	r1, r1, #25
 8002060:	d5d9      	bpl.n	8002016 <_printf_i+0x46>
 8002062:	1d11      	adds	r1, r2, #4
 8002064:	6019      	str	r1, [r3, #0]
 8002066:	2300      	movs	r3, #0
 8002068:	5ed5      	ldrsh	r5, [r2, r3]
 800206a:	2d00      	cmp	r5, #0
 800206c:	da03      	bge.n	8002076 <_printf_i+0xa6>
 800206e:	232d      	movs	r3, #45	; 0x2d
 8002070:	9a04      	ldr	r2, [sp, #16]
 8002072:	426d      	negs	r5, r5
 8002074:	7013      	strb	r3, [r2, #0]
 8002076:	4b62      	ldr	r3, [pc, #392]	; (8002200 <_printf_i+0x230>)
 8002078:	270a      	movs	r7, #10
 800207a:	9303      	str	r3, [sp, #12]
 800207c:	e02f      	b.n	80020de <_printf_i+0x10e>
 800207e:	6820      	ldr	r0, [r4, #0]
 8002080:	6819      	ldr	r1, [r3, #0]
 8002082:	0605      	lsls	r5, r0, #24
 8002084:	d503      	bpl.n	800208e <_printf_i+0xbe>
 8002086:	1d08      	adds	r0, r1, #4
 8002088:	6018      	str	r0, [r3, #0]
 800208a:	680d      	ldr	r5, [r1, #0]
 800208c:	e005      	b.n	800209a <_printf_i+0xca>
 800208e:	0640      	lsls	r0, r0, #25
 8002090:	d5f9      	bpl.n	8002086 <_printf_i+0xb6>
 8002092:	680d      	ldr	r5, [r1, #0]
 8002094:	1d08      	adds	r0, r1, #4
 8002096:	6018      	str	r0, [r3, #0]
 8002098:	b2ad      	uxth	r5, r5
 800209a:	4b59      	ldr	r3, [pc, #356]	; (8002200 <_printf_i+0x230>)
 800209c:	2708      	movs	r7, #8
 800209e:	9303      	str	r3, [sp, #12]
 80020a0:	2a6f      	cmp	r2, #111	; 0x6f
 80020a2:	d018      	beq.n	80020d6 <_printf_i+0x106>
 80020a4:	270a      	movs	r7, #10
 80020a6:	e016      	b.n	80020d6 <_printf_i+0x106>
 80020a8:	3145      	adds	r1, #69	; 0x45
 80020aa:	700a      	strb	r2, [r1, #0]
 80020ac:	4a54      	ldr	r2, [pc, #336]	; (8002200 <_printf_i+0x230>)
 80020ae:	9203      	str	r2, [sp, #12]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	6821      	ldr	r1, [r4, #0]
 80020b4:	1d10      	adds	r0, r2, #4
 80020b6:	6018      	str	r0, [r3, #0]
 80020b8:	6815      	ldr	r5, [r2, #0]
 80020ba:	0608      	lsls	r0, r1, #24
 80020bc:	d522      	bpl.n	8002104 <_printf_i+0x134>
 80020be:	07cb      	lsls	r3, r1, #31
 80020c0:	d502      	bpl.n	80020c8 <_printf_i+0xf8>
 80020c2:	2320      	movs	r3, #32
 80020c4:	4319      	orrs	r1, r3
 80020c6:	6021      	str	r1, [r4, #0]
 80020c8:	2710      	movs	r7, #16
 80020ca:	2d00      	cmp	r5, #0
 80020cc:	d103      	bne.n	80020d6 <_printf_i+0x106>
 80020ce:	2320      	movs	r3, #32
 80020d0:	6822      	ldr	r2, [r4, #0]
 80020d2:	439a      	bics	r2, r3
 80020d4:	6022      	str	r2, [r4, #0]
 80020d6:	0023      	movs	r3, r4
 80020d8:	2200      	movs	r2, #0
 80020da:	3343      	adds	r3, #67	; 0x43
 80020dc:	701a      	strb	r2, [r3, #0]
 80020de:	6863      	ldr	r3, [r4, #4]
 80020e0:	60a3      	str	r3, [r4, #8]
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	db5c      	blt.n	80021a0 <_printf_i+0x1d0>
 80020e6:	2204      	movs	r2, #4
 80020e8:	6821      	ldr	r1, [r4, #0]
 80020ea:	4391      	bics	r1, r2
 80020ec:	6021      	str	r1, [r4, #0]
 80020ee:	2d00      	cmp	r5, #0
 80020f0:	d158      	bne.n	80021a4 <_printf_i+0x1d4>
 80020f2:	9e04      	ldr	r6, [sp, #16]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d064      	beq.n	80021c2 <_printf_i+0x1f2>
 80020f8:	0026      	movs	r6, r4
 80020fa:	9b03      	ldr	r3, [sp, #12]
 80020fc:	3642      	adds	r6, #66	; 0x42
 80020fe:	781b      	ldrb	r3, [r3, #0]
 8002100:	7033      	strb	r3, [r6, #0]
 8002102:	e05e      	b.n	80021c2 <_printf_i+0x1f2>
 8002104:	0648      	lsls	r0, r1, #25
 8002106:	d5da      	bpl.n	80020be <_printf_i+0xee>
 8002108:	b2ad      	uxth	r5, r5
 800210a:	e7d8      	b.n	80020be <_printf_i+0xee>
 800210c:	6809      	ldr	r1, [r1, #0]
 800210e:	681a      	ldr	r2, [r3, #0]
 8002110:	0608      	lsls	r0, r1, #24
 8002112:	d505      	bpl.n	8002120 <_printf_i+0x150>
 8002114:	1d11      	adds	r1, r2, #4
 8002116:	6019      	str	r1, [r3, #0]
 8002118:	6813      	ldr	r3, [r2, #0]
 800211a:	6962      	ldr	r2, [r4, #20]
 800211c:	601a      	str	r2, [r3, #0]
 800211e:	e006      	b.n	800212e <_printf_i+0x15e>
 8002120:	0649      	lsls	r1, r1, #25
 8002122:	d5f7      	bpl.n	8002114 <_printf_i+0x144>
 8002124:	1d11      	adds	r1, r2, #4
 8002126:	6019      	str	r1, [r3, #0]
 8002128:	6813      	ldr	r3, [r2, #0]
 800212a:	8aa2      	ldrh	r2, [r4, #20]
 800212c:	801a      	strh	r2, [r3, #0]
 800212e:	2300      	movs	r3, #0
 8002130:	9e04      	ldr	r6, [sp, #16]
 8002132:	6123      	str	r3, [r4, #16]
 8002134:	e054      	b.n	80021e0 <_printf_i+0x210>
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	1d11      	adds	r1, r2, #4
 800213a:	6019      	str	r1, [r3, #0]
 800213c:	6816      	ldr	r6, [r2, #0]
 800213e:	2100      	movs	r1, #0
 8002140:	6862      	ldr	r2, [r4, #4]
 8002142:	0030      	movs	r0, r6
 8002144:	f000 fae4 	bl	8002710 <memchr>
 8002148:	2800      	cmp	r0, #0
 800214a:	d001      	beq.n	8002150 <_printf_i+0x180>
 800214c:	1b80      	subs	r0, r0, r6
 800214e:	6060      	str	r0, [r4, #4]
 8002150:	6863      	ldr	r3, [r4, #4]
 8002152:	6123      	str	r3, [r4, #16]
 8002154:	2300      	movs	r3, #0
 8002156:	9a04      	ldr	r2, [sp, #16]
 8002158:	7013      	strb	r3, [r2, #0]
 800215a:	e041      	b.n	80021e0 <_printf_i+0x210>
 800215c:	6923      	ldr	r3, [r4, #16]
 800215e:	0032      	movs	r2, r6
 8002160:	9906      	ldr	r1, [sp, #24]
 8002162:	9805      	ldr	r0, [sp, #20]
 8002164:	9d07      	ldr	r5, [sp, #28]
 8002166:	47a8      	blx	r5
 8002168:	1c43      	adds	r3, r0, #1
 800216a:	d043      	beq.n	80021f4 <_printf_i+0x224>
 800216c:	6823      	ldr	r3, [r4, #0]
 800216e:	2500      	movs	r5, #0
 8002170:	079b      	lsls	r3, r3, #30
 8002172:	d40f      	bmi.n	8002194 <_printf_i+0x1c4>
 8002174:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002176:	68e0      	ldr	r0, [r4, #12]
 8002178:	4298      	cmp	r0, r3
 800217a:	da3d      	bge.n	80021f8 <_printf_i+0x228>
 800217c:	0018      	movs	r0, r3
 800217e:	e03b      	b.n	80021f8 <_printf_i+0x228>
 8002180:	0022      	movs	r2, r4
 8002182:	2301      	movs	r3, #1
 8002184:	3219      	adds	r2, #25
 8002186:	9906      	ldr	r1, [sp, #24]
 8002188:	9805      	ldr	r0, [sp, #20]
 800218a:	9e07      	ldr	r6, [sp, #28]
 800218c:	47b0      	blx	r6
 800218e:	1c43      	adds	r3, r0, #1
 8002190:	d030      	beq.n	80021f4 <_printf_i+0x224>
 8002192:	3501      	adds	r5, #1
 8002194:	68e3      	ldr	r3, [r4, #12]
 8002196:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002198:	1a9b      	subs	r3, r3, r2
 800219a:	429d      	cmp	r5, r3
 800219c:	dbf0      	blt.n	8002180 <_printf_i+0x1b0>
 800219e:	e7e9      	b.n	8002174 <_printf_i+0x1a4>
 80021a0:	2d00      	cmp	r5, #0
 80021a2:	d0a9      	beq.n	80020f8 <_printf_i+0x128>
 80021a4:	9e04      	ldr	r6, [sp, #16]
 80021a6:	0028      	movs	r0, r5
 80021a8:	0039      	movs	r1, r7
 80021aa:	f7fe f847 	bl	800023c <__aeabi_uidivmod>
 80021ae:	9b03      	ldr	r3, [sp, #12]
 80021b0:	3e01      	subs	r6, #1
 80021b2:	5c5b      	ldrb	r3, [r3, r1]
 80021b4:	0028      	movs	r0, r5
 80021b6:	7033      	strb	r3, [r6, #0]
 80021b8:	0039      	movs	r1, r7
 80021ba:	f7fd ffb9 	bl	8000130 <__udivsi3>
 80021be:	1e05      	subs	r5, r0, #0
 80021c0:	d1f1      	bne.n	80021a6 <_printf_i+0x1d6>
 80021c2:	2f08      	cmp	r7, #8
 80021c4:	d109      	bne.n	80021da <_printf_i+0x20a>
 80021c6:	6823      	ldr	r3, [r4, #0]
 80021c8:	07db      	lsls	r3, r3, #31
 80021ca:	d506      	bpl.n	80021da <_printf_i+0x20a>
 80021cc:	6863      	ldr	r3, [r4, #4]
 80021ce:	6922      	ldr	r2, [r4, #16]
 80021d0:	4293      	cmp	r3, r2
 80021d2:	dc02      	bgt.n	80021da <_printf_i+0x20a>
 80021d4:	2330      	movs	r3, #48	; 0x30
 80021d6:	3e01      	subs	r6, #1
 80021d8:	7033      	strb	r3, [r6, #0]
 80021da:	9b04      	ldr	r3, [sp, #16]
 80021dc:	1b9b      	subs	r3, r3, r6
 80021de:	6123      	str	r3, [r4, #16]
 80021e0:	9b07      	ldr	r3, [sp, #28]
 80021e2:	aa09      	add	r2, sp, #36	; 0x24
 80021e4:	9300      	str	r3, [sp, #0]
 80021e6:	0021      	movs	r1, r4
 80021e8:	9b06      	ldr	r3, [sp, #24]
 80021ea:	9805      	ldr	r0, [sp, #20]
 80021ec:	f7ff fe82 	bl	8001ef4 <_printf_common>
 80021f0:	1c43      	adds	r3, r0, #1
 80021f2:	d1b3      	bne.n	800215c <_printf_i+0x18c>
 80021f4:	2001      	movs	r0, #1
 80021f6:	4240      	negs	r0, r0
 80021f8:	b00b      	add	sp, #44	; 0x2c
 80021fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80021fc:	0800290e 	.word	0x0800290e
 8002200:	080028fd 	.word	0x080028fd

08002204 <_sbrk_r>:
 8002204:	2300      	movs	r3, #0
 8002206:	b570      	push	{r4, r5, r6, lr}
 8002208:	4c06      	ldr	r4, [pc, #24]	; (8002224 <_sbrk_r+0x20>)
 800220a:	0005      	movs	r5, r0
 800220c:	0008      	movs	r0, r1
 800220e:	6023      	str	r3, [r4, #0]
 8002210:	f7ff fb4e 	bl	80018b0 <_sbrk>
 8002214:	1c43      	adds	r3, r0, #1
 8002216:	d103      	bne.n	8002220 <_sbrk_r+0x1c>
 8002218:	6823      	ldr	r3, [r4, #0]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d000      	beq.n	8002220 <_sbrk_r+0x1c>
 800221e:	602b      	str	r3, [r5, #0]
 8002220:	bd70      	pop	{r4, r5, r6, pc}
 8002222:	46c0      	nop			; (mov r8, r8)
 8002224:	2000016c 	.word	0x2000016c

08002228 <__sread>:
 8002228:	b570      	push	{r4, r5, r6, lr}
 800222a:	000c      	movs	r4, r1
 800222c:	250e      	movs	r5, #14
 800222e:	5f49      	ldrsh	r1, [r1, r5]
 8002230:	f000 fac6 	bl	80027c0 <_read_r>
 8002234:	2800      	cmp	r0, #0
 8002236:	db03      	blt.n	8002240 <__sread+0x18>
 8002238:	6d63      	ldr	r3, [r4, #84]	; 0x54
 800223a:	181b      	adds	r3, r3, r0
 800223c:	6563      	str	r3, [r4, #84]	; 0x54
 800223e:	bd70      	pop	{r4, r5, r6, pc}
 8002240:	89a3      	ldrh	r3, [r4, #12]
 8002242:	4a02      	ldr	r2, [pc, #8]	; (800224c <__sread+0x24>)
 8002244:	4013      	ands	r3, r2
 8002246:	81a3      	strh	r3, [r4, #12]
 8002248:	e7f9      	b.n	800223e <__sread+0x16>
 800224a:	46c0      	nop			; (mov r8, r8)
 800224c:	ffffefff 	.word	0xffffefff

08002250 <__swrite>:
 8002250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002252:	001f      	movs	r7, r3
 8002254:	898b      	ldrh	r3, [r1, #12]
 8002256:	0005      	movs	r5, r0
 8002258:	000c      	movs	r4, r1
 800225a:	0016      	movs	r6, r2
 800225c:	05db      	lsls	r3, r3, #23
 800225e:	d505      	bpl.n	800226c <__swrite+0x1c>
 8002260:	230e      	movs	r3, #14
 8002262:	5ec9      	ldrsh	r1, [r1, r3]
 8002264:	2200      	movs	r2, #0
 8002266:	2302      	movs	r3, #2
 8002268:	f000 f9d2 	bl	8002610 <_lseek_r>
 800226c:	89a3      	ldrh	r3, [r4, #12]
 800226e:	4a05      	ldr	r2, [pc, #20]	; (8002284 <__swrite+0x34>)
 8002270:	0028      	movs	r0, r5
 8002272:	4013      	ands	r3, r2
 8002274:	81a3      	strh	r3, [r4, #12]
 8002276:	0032      	movs	r2, r6
 8002278:	230e      	movs	r3, #14
 800227a:	5ee1      	ldrsh	r1, [r4, r3]
 800227c:	003b      	movs	r3, r7
 800227e:	f000 f875 	bl	800236c <_write_r>
 8002282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002284:	ffffefff 	.word	0xffffefff

08002288 <__sseek>:
 8002288:	b570      	push	{r4, r5, r6, lr}
 800228a:	000c      	movs	r4, r1
 800228c:	250e      	movs	r5, #14
 800228e:	5f49      	ldrsh	r1, [r1, r5]
 8002290:	f000 f9be 	bl	8002610 <_lseek_r>
 8002294:	89a3      	ldrh	r3, [r4, #12]
 8002296:	1c42      	adds	r2, r0, #1
 8002298:	d103      	bne.n	80022a2 <__sseek+0x1a>
 800229a:	4a05      	ldr	r2, [pc, #20]	; (80022b0 <__sseek+0x28>)
 800229c:	4013      	ands	r3, r2
 800229e:	81a3      	strh	r3, [r4, #12]
 80022a0:	bd70      	pop	{r4, r5, r6, pc}
 80022a2:	2280      	movs	r2, #128	; 0x80
 80022a4:	0152      	lsls	r2, r2, #5
 80022a6:	4313      	orrs	r3, r2
 80022a8:	81a3      	strh	r3, [r4, #12]
 80022aa:	6560      	str	r0, [r4, #84]	; 0x54
 80022ac:	e7f8      	b.n	80022a0 <__sseek+0x18>
 80022ae:	46c0      	nop			; (mov r8, r8)
 80022b0:	ffffefff 	.word	0xffffefff

080022b4 <__sclose>:
 80022b4:	b510      	push	{r4, lr}
 80022b6:	230e      	movs	r3, #14
 80022b8:	5ec9      	ldrsh	r1, [r1, r3]
 80022ba:	f000 f8e1 	bl	8002480 <_close_r>
 80022be:	bd10      	pop	{r4, pc}

080022c0 <__swbuf_r>:
 80022c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022c2:	0005      	movs	r5, r0
 80022c4:	000e      	movs	r6, r1
 80022c6:	0014      	movs	r4, r2
 80022c8:	2800      	cmp	r0, #0
 80022ca:	d004      	beq.n	80022d6 <__swbuf_r+0x16>
 80022cc:	6983      	ldr	r3, [r0, #24]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d101      	bne.n	80022d6 <__swbuf_r+0x16>
 80022d2:	f7ff fbd7 	bl	8001a84 <__sinit>
 80022d6:	4b22      	ldr	r3, [pc, #136]	; (8002360 <__swbuf_r+0xa0>)
 80022d8:	429c      	cmp	r4, r3
 80022da:	d12d      	bne.n	8002338 <__swbuf_r+0x78>
 80022dc:	686c      	ldr	r4, [r5, #4]
 80022de:	69a3      	ldr	r3, [r4, #24]
 80022e0:	60a3      	str	r3, [r4, #8]
 80022e2:	89a3      	ldrh	r3, [r4, #12]
 80022e4:	071b      	lsls	r3, r3, #28
 80022e6:	d531      	bpl.n	800234c <__swbuf_r+0x8c>
 80022e8:	6923      	ldr	r3, [r4, #16]
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d02e      	beq.n	800234c <__swbuf_r+0x8c>
 80022ee:	6823      	ldr	r3, [r4, #0]
 80022f0:	6922      	ldr	r2, [r4, #16]
 80022f2:	b2f7      	uxtb	r7, r6
 80022f4:	1a98      	subs	r0, r3, r2
 80022f6:	6963      	ldr	r3, [r4, #20]
 80022f8:	b2f6      	uxtb	r6, r6
 80022fa:	4298      	cmp	r0, r3
 80022fc:	db05      	blt.n	800230a <__swbuf_r+0x4a>
 80022fe:	0021      	movs	r1, r4
 8002300:	0028      	movs	r0, r5
 8002302:	f000 f959 	bl	80025b8 <_fflush_r>
 8002306:	2800      	cmp	r0, #0
 8002308:	d126      	bne.n	8002358 <__swbuf_r+0x98>
 800230a:	68a3      	ldr	r3, [r4, #8]
 800230c:	3001      	adds	r0, #1
 800230e:	3b01      	subs	r3, #1
 8002310:	60a3      	str	r3, [r4, #8]
 8002312:	6823      	ldr	r3, [r4, #0]
 8002314:	1c5a      	adds	r2, r3, #1
 8002316:	6022      	str	r2, [r4, #0]
 8002318:	701f      	strb	r7, [r3, #0]
 800231a:	6963      	ldr	r3, [r4, #20]
 800231c:	4298      	cmp	r0, r3
 800231e:	d004      	beq.n	800232a <__swbuf_r+0x6a>
 8002320:	89a3      	ldrh	r3, [r4, #12]
 8002322:	07db      	lsls	r3, r3, #31
 8002324:	d51a      	bpl.n	800235c <__swbuf_r+0x9c>
 8002326:	2e0a      	cmp	r6, #10
 8002328:	d118      	bne.n	800235c <__swbuf_r+0x9c>
 800232a:	0021      	movs	r1, r4
 800232c:	0028      	movs	r0, r5
 800232e:	f000 f943 	bl	80025b8 <_fflush_r>
 8002332:	2800      	cmp	r0, #0
 8002334:	d012      	beq.n	800235c <__swbuf_r+0x9c>
 8002336:	e00f      	b.n	8002358 <__swbuf_r+0x98>
 8002338:	4b0a      	ldr	r3, [pc, #40]	; (8002364 <__swbuf_r+0xa4>)
 800233a:	429c      	cmp	r4, r3
 800233c:	d101      	bne.n	8002342 <__swbuf_r+0x82>
 800233e:	68ac      	ldr	r4, [r5, #8]
 8002340:	e7cd      	b.n	80022de <__swbuf_r+0x1e>
 8002342:	4b09      	ldr	r3, [pc, #36]	; (8002368 <__swbuf_r+0xa8>)
 8002344:	429c      	cmp	r4, r3
 8002346:	d1ca      	bne.n	80022de <__swbuf_r+0x1e>
 8002348:	68ec      	ldr	r4, [r5, #12]
 800234a:	e7c8      	b.n	80022de <__swbuf_r+0x1e>
 800234c:	0021      	movs	r1, r4
 800234e:	0028      	movs	r0, r5
 8002350:	f000 f820 	bl	8002394 <__swsetup_r>
 8002354:	2800      	cmp	r0, #0
 8002356:	d0ca      	beq.n	80022ee <__swbuf_r+0x2e>
 8002358:	2601      	movs	r6, #1
 800235a:	4276      	negs	r6, r6
 800235c:	0030      	movs	r0, r6
 800235e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002360:	080028ac 	.word	0x080028ac
 8002364:	080028cc 	.word	0x080028cc
 8002368:	0800288c 	.word	0x0800288c

0800236c <_write_r>:
 800236c:	b570      	push	{r4, r5, r6, lr}
 800236e:	0005      	movs	r5, r0
 8002370:	0008      	movs	r0, r1
 8002372:	0011      	movs	r1, r2
 8002374:	2200      	movs	r2, #0
 8002376:	4c06      	ldr	r4, [pc, #24]	; (8002390 <_write_r+0x24>)
 8002378:	6022      	str	r2, [r4, #0]
 800237a:	001a      	movs	r2, r3
 800237c:	f7ff fa8a 	bl	8001894 <_write>
 8002380:	1c43      	adds	r3, r0, #1
 8002382:	d103      	bne.n	800238c <_write_r+0x20>
 8002384:	6823      	ldr	r3, [r4, #0]
 8002386:	2b00      	cmp	r3, #0
 8002388:	d000      	beq.n	800238c <_write_r+0x20>
 800238a:	602b      	str	r3, [r5, #0]
 800238c:	bd70      	pop	{r4, r5, r6, pc}
 800238e:	46c0      	nop			; (mov r8, r8)
 8002390:	2000016c 	.word	0x2000016c

08002394 <__swsetup_r>:
 8002394:	4b36      	ldr	r3, [pc, #216]	; (8002470 <__swsetup_r+0xdc>)
 8002396:	b570      	push	{r4, r5, r6, lr}
 8002398:	681d      	ldr	r5, [r3, #0]
 800239a:	0006      	movs	r6, r0
 800239c:	000c      	movs	r4, r1
 800239e:	2d00      	cmp	r5, #0
 80023a0:	d005      	beq.n	80023ae <__swsetup_r+0x1a>
 80023a2:	69ab      	ldr	r3, [r5, #24]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d102      	bne.n	80023ae <__swsetup_r+0x1a>
 80023a8:	0028      	movs	r0, r5
 80023aa:	f7ff fb6b 	bl	8001a84 <__sinit>
 80023ae:	4b31      	ldr	r3, [pc, #196]	; (8002474 <__swsetup_r+0xe0>)
 80023b0:	429c      	cmp	r4, r3
 80023b2:	d10f      	bne.n	80023d4 <__swsetup_r+0x40>
 80023b4:	686c      	ldr	r4, [r5, #4]
 80023b6:	230c      	movs	r3, #12
 80023b8:	5ee2      	ldrsh	r2, [r4, r3]
 80023ba:	b293      	uxth	r3, r2
 80023bc:	0719      	lsls	r1, r3, #28
 80023be:	d42d      	bmi.n	800241c <__swsetup_r+0x88>
 80023c0:	06d9      	lsls	r1, r3, #27
 80023c2:	d411      	bmi.n	80023e8 <__swsetup_r+0x54>
 80023c4:	2309      	movs	r3, #9
 80023c6:	2001      	movs	r0, #1
 80023c8:	6033      	str	r3, [r6, #0]
 80023ca:	3337      	adds	r3, #55	; 0x37
 80023cc:	4313      	orrs	r3, r2
 80023ce:	81a3      	strh	r3, [r4, #12]
 80023d0:	4240      	negs	r0, r0
 80023d2:	bd70      	pop	{r4, r5, r6, pc}
 80023d4:	4b28      	ldr	r3, [pc, #160]	; (8002478 <__swsetup_r+0xe4>)
 80023d6:	429c      	cmp	r4, r3
 80023d8:	d101      	bne.n	80023de <__swsetup_r+0x4a>
 80023da:	68ac      	ldr	r4, [r5, #8]
 80023dc:	e7eb      	b.n	80023b6 <__swsetup_r+0x22>
 80023de:	4b27      	ldr	r3, [pc, #156]	; (800247c <__swsetup_r+0xe8>)
 80023e0:	429c      	cmp	r4, r3
 80023e2:	d1e8      	bne.n	80023b6 <__swsetup_r+0x22>
 80023e4:	68ec      	ldr	r4, [r5, #12]
 80023e6:	e7e6      	b.n	80023b6 <__swsetup_r+0x22>
 80023e8:	075b      	lsls	r3, r3, #29
 80023ea:	d513      	bpl.n	8002414 <__swsetup_r+0x80>
 80023ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80023ee:	2900      	cmp	r1, #0
 80023f0:	d008      	beq.n	8002404 <__swsetup_r+0x70>
 80023f2:	0023      	movs	r3, r4
 80023f4:	3344      	adds	r3, #68	; 0x44
 80023f6:	4299      	cmp	r1, r3
 80023f8:	d002      	beq.n	8002400 <__swsetup_r+0x6c>
 80023fa:	0030      	movs	r0, r6
 80023fc:	f000 f996 	bl	800272c <_free_r>
 8002400:	2300      	movs	r3, #0
 8002402:	6363      	str	r3, [r4, #52]	; 0x34
 8002404:	2224      	movs	r2, #36	; 0x24
 8002406:	89a3      	ldrh	r3, [r4, #12]
 8002408:	4393      	bics	r3, r2
 800240a:	81a3      	strh	r3, [r4, #12]
 800240c:	2300      	movs	r3, #0
 800240e:	6063      	str	r3, [r4, #4]
 8002410:	6923      	ldr	r3, [r4, #16]
 8002412:	6023      	str	r3, [r4, #0]
 8002414:	2308      	movs	r3, #8
 8002416:	89a2      	ldrh	r2, [r4, #12]
 8002418:	4313      	orrs	r3, r2
 800241a:	81a3      	strh	r3, [r4, #12]
 800241c:	6923      	ldr	r3, [r4, #16]
 800241e:	2b00      	cmp	r3, #0
 8002420:	d10b      	bne.n	800243a <__swsetup_r+0xa6>
 8002422:	21a0      	movs	r1, #160	; 0xa0
 8002424:	2280      	movs	r2, #128	; 0x80
 8002426:	89a3      	ldrh	r3, [r4, #12]
 8002428:	0089      	lsls	r1, r1, #2
 800242a:	0092      	lsls	r2, r2, #2
 800242c:	400b      	ands	r3, r1
 800242e:	4293      	cmp	r3, r2
 8002430:	d003      	beq.n	800243a <__swsetup_r+0xa6>
 8002432:	0021      	movs	r1, r4
 8002434:	0030      	movs	r0, r6
 8002436:	f000 f927 	bl	8002688 <__smakebuf_r>
 800243a:	2301      	movs	r3, #1
 800243c:	89a2      	ldrh	r2, [r4, #12]
 800243e:	4013      	ands	r3, r2
 8002440:	d011      	beq.n	8002466 <__swsetup_r+0xd2>
 8002442:	2300      	movs	r3, #0
 8002444:	60a3      	str	r3, [r4, #8]
 8002446:	6963      	ldr	r3, [r4, #20]
 8002448:	425b      	negs	r3, r3
 800244a:	61a3      	str	r3, [r4, #24]
 800244c:	2000      	movs	r0, #0
 800244e:	6923      	ldr	r3, [r4, #16]
 8002450:	4283      	cmp	r3, r0
 8002452:	d1be      	bne.n	80023d2 <__swsetup_r+0x3e>
 8002454:	230c      	movs	r3, #12
 8002456:	5ee2      	ldrsh	r2, [r4, r3]
 8002458:	0613      	lsls	r3, r2, #24
 800245a:	d5ba      	bpl.n	80023d2 <__swsetup_r+0x3e>
 800245c:	2340      	movs	r3, #64	; 0x40
 800245e:	4313      	orrs	r3, r2
 8002460:	81a3      	strh	r3, [r4, #12]
 8002462:	3801      	subs	r0, #1
 8002464:	e7b5      	b.n	80023d2 <__swsetup_r+0x3e>
 8002466:	0792      	lsls	r2, r2, #30
 8002468:	d400      	bmi.n	800246c <__swsetup_r+0xd8>
 800246a:	6963      	ldr	r3, [r4, #20]
 800246c:	60a3      	str	r3, [r4, #8]
 800246e:	e7ed      	b.n	800244c <__swsetup_r+0xb8>
 8002470:	20000018 	.word	0x20000018
 8002474:	080028ac 	.word	0x080028ac
 8002478:	080028cc 	.word	0x080028cc
 800247c:	0800288c 	.word	0x0800288c

08002480 <_close_r>:
 8002480:	2300      	movs	r3, #0
 8002482:	b570      	push	{r4, r5, r6, lr}
 8002484:	4c06      	ldr	r4, [pc, #24]	; (80024a0 <_close_r+0x20>)
 8002486:	0005      	movs	r5, r0
 8002488:	0008      	movs	r0, r1
 800248a:	6023      	str	r3, [r4, #0]
 800248c:	f7ff fa2a 	bl	80018e4 <_close>
 8002490:	1c43      	adds	r3, r0, #1
 8002492:	d103      	bne.n	800249c <_close_r+0x1c>
 8002494:	6823      	ldr	r3, [r4, #0]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d000      	beq.n	800249c <_close_r+0x1c>
 800249a:	602b      	str	r3, [r5, #0]
 800249c:	bd70      	pop	{r4, r5, r6, pc}
 800249e:	46c0      	nop			; (mov r8, r8)
 80024a0:	2000016c 	.word	0x2000016c

080024a4 <__sflush_r>:
 80024a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80024a6:	898a      	ldrh	r2, [r1, #12]
 80024a8:	0005      	movs	r5, r0
 80024aa:	000c      	movs	r4, r1
 80024ac:	0713      	lsls	r3, r2, #28
 80024ae:	d460      	bmi.n	8002572 <__sflush_r+0xce>
 80024b0:	684b      	ldr	r3, [r1, #4]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	dc04      	bgt.n	80024c0 <__sflush_r+0x1c>
 80024b6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	dc01      	bgt.n	80024c0 <__sflush_r+0x1c>
 80024bc:	2000      	movs	r0, #0
 80024be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80024c0:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80024c2:	2f00      	cmp	r7, #0
 80024c4:	d0fa      	beq.n	80024bc <__sflush_r+0x18>
 80024c6:	2300      	movs	r3, #0
 80024c8:	682e      	ldr	r6, [r5, #0]
 80024ca:	602b      	str	r3, [r5, #0]
 80024cc:	2380      	movs	r3, #128	; 0x80
 80024ce:	015b      	lsls	r3, r3, #5
 80024d0:	401a      	ands	r2, r3
 80024d2:	d034      	beq.n	800253e <__sflush_r+0x9a>
 80024d4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80024d6:	89a3      	ldrh	r3, [r4, #12]
 80024d8:	075b      	lsls	r3, r3, #29
 80024da:	d506      	bpl.n	80024ea <__sflush_r+0x46>
 80024dc:	6863      	ldr	r3, [r4, #4]
 80024de:	1ac0      	subs	r0, r0, r3
 80024e0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d001      	beq.n	80024ea <__sflush_r+0x46>
 80024e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80024e8:	1ac0      	subs	r0, r0, r3
 80024ea:	0002      	movs	r2, r0
 80024ec:	6a21      	ldr	r1, [r4, #32]
 80024ee:	2300      	movs	r3, #0
 80024f0:	0028      	movs	r0, r5
 80024f2:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 80024f4:	47b8      	blx	r7
 80024f6:	89a1      	ldrh	r1, [r4, #12]
 80024f8:	1c43      	adds	r3, r0, #1
 80024fa:	d106      	bne.n	800250a <__sflush_r+0x66>
 80024fc:	682b      	ldr	r3, [r5, #0]
 80024fe:	2b1d      	cmp	r3, #29
 8002500:	d831      	bhi.n	8002566 <__sflush_r+0xc2>
 8002502:	4a2c      	ldr	r2, [pc, #176]	; (80025b4 <__sflush_r+0x110>)
 8002504:	40da      	lsrs	r2, r3
 8002506:	07d3      	lsls	r3, r2, #31
 8002508:	d52d      	bpl.n	8002566 <__sflush_r+0xc2>
 800250a:	2300      	movs	r3, #0
 800250c:	6063      	str	r3, [r4, #4]
 800250e:	6923      	ldr	r3, [r4, #16]
 8002510:	6023      	str	r3, [r4, #0]
 8002512:	04cb      	lsls	r3, r1, #19
 8002514:	d505      	bpl.n	8002522 <__sflush_r+0x7e>
 8002516:	1c43      	adds	r3, r0, #1
 8002518:	d102      	bne.n	8002520 <__sflush_r+0x7c>
 800251a:	682b      	ldr	r3, [r5, #0]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d100      	bne.n	8002522 <__sflush_r+0x7e>
 8002520:	6560      	str	r0, [r4, #84]	; 0x54
 8002522:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002524:	602e      	str	r6, [r5, #0]
 8002526:	2900      	cmp	r1, #0
 8002528:	d0c8      	beq.n	80024bc <__sflush_r+0x18>
 800252a:	0023      	movs	r3, r4
 800252c:	3344      	adds	r3, #68	; 0x44
 800252e:	4299      	cmp	r1, r3
 8002530:	d002      	beq.n	8002538 <__sflush_r+0x94>
 8002532:	0028      	movs	r0, r5
 8002534:	f000 f8fa 	bl	800272c <_free_r>
 8002538:	2000      	movs	r0, #0
 800253a:	6360      	str	r0, [r4, #52]	; 0x34
 800253c:	e7bf      	b.n	80024be <__sflush_r+0x1a>
 800253e:	2301      	movs	r3, #1
 8002540:	6a21      	ldr	r1, [r4, #32]
 8002542:	0028      	movs	r0, r5
 8002544:	47b8      	blx	r7
 8002546:	1c43      	adds	r3, r0, #1
 8002548:	d1c5      	bne.n	80024d6 <__sflush_r+0x32>
 800254a:	682b      	ldr	r3, [r5, #0]
 800254c:	2b00      	cmp	r3, #0
 800254e:	d0c2      	beq.n	80024d6 <__sflush_r+0x32>
 8002550:	2b1d      	cmp	r3, #29
 8002552:	d001      	beq.n	8002558 <__sflush_r+0xb4>
 8002554:	2b16      	cmp	r3, #22
 8002556:	d101      	bne.n	800255c <__sflush_r+0xb8>
 8002558:	602e      	str	r6, [r5, #0]
 800255a:	e7af      	b.n	80024bc <__sflush_r+0x18>
 800255c:	2340      	movs	r3, #64	; 0x40
 800255e:	89a2      	ldrh	r2, [r4, #12]
 8002560:	4313      	orrs	r3, r2
 8002562:	81a3      	strh	r3, [r4, #12]
 8002564:	e7ab      	b.n	80024be <__sflush_r+0x1a>
 8002566:	2340      	movs	r3, #64	; 0x40
 8002568:	430b      	orrs	r3, r1
 800256a:	2001      	movs	r0, #1
 800256c:	81a3      	strh	r3, [r4, #12]
 800256e:	4240      	negs	r0, r0
 8002570:	e7a5      	b.n	80024be <__sflush_r+0x1a>
 8002572:	690f      	ldr	r7, [r1, #16]
 8002574:	2f00      	cmp	r7, #0
 8002576:	d0a1      	beq.n	80024bc <__sflush_r+0x18>
 8002578:	680b      	ldr	r3, [r1, #0]
 800257a:	600f      	str	r7, [r1, #0]
 800257c:	1bdb      	subs	r3, r3, r7
 800257e:	9301      	str	r3, [sp, #4]
 8002580:	2300      	movs	r3, #0
 8002582:	0792      	lsls	r2, r2, #30
 8002584:	d100      	bne.n	8002588 <__sflush_r+0xe4>
 8002586:	694b      	ldr	r3, [r1, #20]
 8002588:	60a3      	str	r3, [r4, #8]
 800258a:	9b01      	ldr	r3, [sp, #4]
 800258c:	2b00      	cmp	r3, #0
 800258e:	dc00      	bgt.n	8002592 <__sflush_r+0xee>
 8002590:	e794      	b.n	80024bc <__sflush_r+0x18>
 8002592:	9b01      	ldr	r3, [sp, #4]
 8002594:	003a      	movs	r2, r7
 8002596:	6a21      	ldr	r1, [r4, #32]
 8002598:	0028      	movs	r0, r5
 800259a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800259c:	47b0      	blx	r6
 800259e:	2800      	cmp	r0, #0
 80025a0:	dc03      	bgt.n	80025aa <__sflush_r+0x106>
 80025a2:	2340      	movs	r3, #64	; 0x40
 80025a4:	89a2      	ldrh	r2, [r4, #12]
 80025a6:	4313      	orrs	r3, r2
 80025a8:	e7df      	b.n	800256a <__sflush_r+0xc6>
 80025aa:	9b01      	ldr	r3, [sp, #4]
 80025ac:	183f      	adds	r7, r7, r0
 80025ae:	1a1b      	subs	r3, r3, r0
 80025b0:	9301      	str	r3, [sp, #4]
 80025b2:	e7ea      	b.n	800258a <__sflush_r+0xe6>
 80025b4:	20400001 	.word	0x20400001

080025b8 <_fflush_r>:
 80025b8:	690b      	ldr	r3, [r1, #16]
 80025ba:	b570      	push	{r4, r5, r6, lr}
 80025bc:	0005      	movs	r5, r0
 80025be:	000c      	movs	r4, r1
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d101      	bne.n	80025c8 <_fflush_r+0x10>
 80025c4:	2000      	movs	r0, #0
 80025c6:	bd70      	pop	{r4, r5, r6, pc}
 80025c8:	2800      	cmp	r0, #0
 80025ca:	d004      	beq.n	80025d6 <_fflush_r+0x1e>
 80025cc:	6983      	ldr	r3, [r0, #24]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d101      	bne.n	80025d6 <_fflush_r+0x1e>
 80025d2:	f7ff fa57 	bl	8001a84 <__sinit>
 80025d6:	4b0b      	ldr	r3, [pc, #44]	; (8002604 <_fflush_r+0x4c>)
 80025d8:	429c      	cmp	r4, r3
 80025da:	d109      	bne.n	80025f0 <_fflush_r+0x38>
 80025dc:	686c      	ldr	r4, [r5, #4]
 80025de:	220c      	movs	r2, #12
 80025e0:	5ea3      	ldrsh	r3, [r4, r2]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d0ee      	beq.n	80025c4 <_fflush_r+0xc>
 80025e6:	0021      	movs	r1, r4
 80025e8:	0028      	movs	r0, r5
 80025ea:	f7ff ff5b 	bl	80024a4 <__sflush_r>
 80025ee:	e7ea      	b.n	80025c6 <_fflush_r+0xe>
 80025f0:	4b05      	ldr	r3, [pc, #20]	; (8002608 <_fflush_r+0x50>)
 80025f2:	429c      	cmp	r4, r3
 80025f4:	d101      	bne.n	80025fa <_fflush_r+0x42>
 80025f6:	68ac      	ldr	r4, [r5, #8]
 80025f8:	e7f1      	b.n	80025de <_fflush_r+0x26>
 80025fa:	4b04      	ldr	r3, [pc, #16]	; (800260c <_fflush_r+0x54>)
 80025fc:	429c      	cmp	r4, r3
 80025fe:	d1ee      	bne.n	80025de <_fflush_r+0x26>
 8002600:	68ec      	ldr	r4, [r5, #12]
 8002602:	e7ec      	b.n	80025de <_fflush_r+0x26>
 8002604:	080028ac 	.word	0x080028ac
 8002608:	080028cc 	.word	0x080028cc
 800260c:	0800288c 	.word	0x0800288c

08002610 <_lseek_r>:
 8002610:	b570      	push	{r4, r5, r6, lr}
 8002612:	0005      	movs	r5, r0
 8002614:	0008      	movs	r0, r1
 8002616:	0011      	movs	r1, r2
 8002618:	2200      	movs	r2, #0
 800261a:	4c06      	ldr	r4, [pc, #24]	; (8002634 <_lseek_r+0x24>)
 800261c:	6022      	str	r2, [r4, #0]
 800261e:	001a      	movs	r2, r3
 8002620:	f7ff f96a 	bl	80018f8 <_lseek>
 8002624:	1c43      	adds	r3, r0, #1
 8002626:	d103      	bne.n	8002630 <_lseek_r+0x20>
 8002628:	6823      	ldr	r3, [r4, #0]
 800262a:	2b00      	cmp	r3, #0
 800262c:	d000      	beq.n	8002630 <_lseek_r+0x20>
 800262e:	602b      	str	r3, [r5, #0]
 8002630:	bd70      	pop	{r4, r5, r6, pc}
 8002632:	46c0      	nop			; (mov r8, r8)
 8002634:	2000016c 	.word	0x2000016c

08002638 <__swhatbuf_r>:
 8002638:	b570      	push	{r4, r5, r6, lr}
 800263a:	000e      	movs	r6, r1
 800263c:	001d      	movs	r5, r3
 800263e:	230e      	movs	r3, #14
 8002640:	5ec9      	ldrsh	r1, [r1, r3]
 8002642:	b090      	sub	sp, #64	; 0x40
 8002644:	0014      	movs	r4, r2
 8002646:	2900      	cmp	r1, #0
 8002648:	da07      	bge.n	800265a <__swhatbuf_r+0x22>
 800264a:	2300      	movs	r3, #0
 800264c:	602b      	str	r3, [r5, #0]
 800264e:	89b3      	ldrh	r3, [r6, #12]
 8002650:	061b      	lsls	r3, r3, #24
 8002652:	d411      	bmi.n	8002678 <__swhatbuf_r+0x40>
 8002654:	2380      	movs	r3, #128	; 0x80
 8002656:	00db      	lsls	r3, r3, #3
 8002658:	e00f      	b.n	800267a <__swhatbuf_r+0x42>
 800265a:	aa01      	add	r2, sp, #4
 800265c:	f000 f8c4 	bl	80027e8 <_fstat_r>
 8002660:	2800      	cmp	r0, #0
 8002662:	dbf2      	blt.n	800264a <__swhatbuf_r+0x12>
 8002664:	22f0      	movs	r2, #240	; 0xf0
 8002666:	9b02      	ldr	r3, [sp, #8]
 8002668:	0212      	lsls	r2, r2, #8
 800266a:	4013      	ands	r3, r2
 800266c:	4a05      	ldr	r2, [pc, #20]	; (8002684 <__swhatbuf_r+0x4c>)
 800266e:	189b      	adds	r3, r3, r2
 8002670:	425a      	negs	r2, r3
 8002672:	4153      	adcs	r3, r2
 8002674:	602b      	str	r3, [r5, #0]
 8002676:	e7ed      	b.n	8002654 <__swhatbuf_r+0x1c>
 8002678:	2340      	movs	r3, #64	; 0x40
 800267a:	2000      	movs	r0, #0
 800267c:	6023      	str	r3, [r4, #0]
 800267e:	b010      	add	sp, #64	; 0x40
 8002680:	bd70      	pop	{r4, r5, r6, pc}
 8002682:	46c0      	nop			; (mov r8, r8)
 8002684:	ffffe000 	.word	0xffffe000

08002688 <__smakebuf_r>:
 8002688:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800268a:	2602      	movs	r6, #2
 800268c:	898b      	ldrh	r3, [r1, #12]
 800268e:	0005      	movs	r5, r0
 8002690:	000c      	movs	r4, r1
 8002692:	4233      	tst	r3, r6
 8002694:	d006      	beq.n	80026a4 <__smakebuf_r+0x1c>
 8002696:	0023      	movs	r3, r4
 8002698:	3347      	adds	r3, #71	; 0x47
 800269a:	6023      	str	r3, [r4, #0]
 800269c:	6123      	str	r3, [r4, #16]
 800269e:	2301      	movs	r3, #1
 80026a0:	6163      	str	r3, [r4, #20]
 80026a2:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
 80026a4:	ab01      	add	r3, sp, #4
 80026a6:	466a      	mov	r2, sp
 80026a8:	f7ff ffc6 	bl	8002638 <__swhatbuf_r>
 80026ac:	9900      	ldr	r1, [sp, #0]
 80026ae:	0007      	movs	r7, r0
 80026b0:	0028      	movs	r0, r5
 80026b2:	f7ff fa7d 	bl	8001bb0 <_malloc_r>
 80026b6:	2800      	cmp	r0, #0
 80026b8:	d108      	bne.n	80026cc <__smakebuf_r+0x44>
 80026ba:	220c      	movs	r2, #12
 80026bc:	5ea3      	ldrsh	r3, [r4, r2]
 80026be:	059a      	lsls	r2, r3, #22
 80026c0:	d4ef      	bmi.n	80026a2 <__smakebuf_r+0x1a>
 80026c2:	2203      	movs	r2, #3
 80026c4:	4393      	bics	r3, r2
 80026c6:	431e      	orrs	r6, r3
 80026c8:	81a6      	strh	r6, [r4, #12]
 80026ca:	e7e4      	b.n	8002696 <__smakebuf_r+0xe>
 80026cc:	4b0f      	ldr	r3, [pc, #60]	; (800270c <__smakebuf_r+0x84>)
 80026ce:	62ab      	str	r3, [r5, #40]	; 0x28
 80026d0:	2380      	movs	r3, #128	; 0x80
 80026d2:	89a2      	ldrh	r2, [r4, #12]
 80026d4:	6020      	str	r0, [r4, #0]
 80026d6:	4313      	orrs	r3, r2
 80026d8:	81a3      	strh	r3, [r4, #12]
 80026da:	9b00      	ldr	r3, [sp, #0]
 80026dc:	6120      	str	r0, [r4, #16]
 80026de:	6163      	str	r3, [r4, #20]
 80026e0:	9b01      	ldr	r3, [sp, #4]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d00d      	beq.n	8002702 <__smakebuf_r+0x7a>
 80026e6:	230e      	movs	r3, #14
 80026e8:	5ee1      	ldrsh	r1, [r4, r3]
 80026ea:	0028      	movs	r0, r5
 80026ec:	f000 f88e 	bl	800280c <_isatty_r>
 80026f0:	2800      	cmp	r0, #0
 80026f2:	d006      	beq.n	8002702 <__smakebuf_r+0x7a>
 80026f4:	2203      	movs	r2, #3
 80026f6:	89a3      	ldrh	r3, [r4, #12]
 80026f8:	4393      	bics	r3, r2
 80026fa:	001a      	movs	r2, r3
 80026fc:	2301      	movs	r3, #1
 80026fe:	4313      	orrs	r3, r2
 8002700:	81a3      	strh	r3, [r4, #12]
 8002702:	89a0      	ldrh	r0, [r4, #12]
 8002704:	4338      	orrs	r0, r7
 8002706:	81a0      	strh	r0, [r4, #12]
 8002708:	e7cb      	b.n	80026a2 <__smakebuf_r+0x1a>
 800270a:	46c0      	nop			; (mov r8, r8)
 800270c:	08001a01 	.word	0x08001a01

08002710 <memchr>:
 8002710:	b2c9      	uxtb	r1, r1
 8002712:	1882      	adds	r2, r0, r2
 8002714:	4290      	cmp	r0, r2
 8002716:	d101      	bne.n	800271c <memchr+0xc>
 8002718:	2000      	movs	r0, #0
 800271a:	4770      	bx	lr
 800271c:	7803      	ldrb	r3, [r0, #0]
 800271e:	428b      	cmp	r3, r1
 8002720:	d0fb      	beq.n	800271a <memchr+0xa>
 8002722:	3001      	adds	r0, #1
 8002724:	e7f6      	b.n	8002714 <memchr+0x4>

08002726 <__malloc_lock>:
 8002726:	4770      	bx	lr

08002728 <__malloc_unlock>:
 8002728:	4770      	bx	lr
	...

0800272c <_free_r>:
 800272c:	b570      	push	{r4, r5, r6, lr}
 800272e:	0005      	movs	r5, r0
 8002730:	2900      	cmp	r1, #0
 8002732:	d010      	beq.n	8002756 <_free_r+0x2a>
 8002734:	1f0c      	subs	r4, r1, #4
 8002736:	6823      	ldr	r3, [r4, #0]
 8002738:	2b00      	cmp	r3, #0
 800273a:	da00      	bge.n	800273e <_free_r+0x12>
 800273c:	18e4      	adds	r4, r4, r3
 800273e:	0028      	movs	r0, r5
 8002740:	f7ff fff1 	bl	8002726 <__malloc_lock>
 8002744:	4a1d      	ldr	r2, [pc, #116]	; (80027bc <_free_r+0x90>)
 8002746:	6813      	ldr	r3, [r2, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d105      	bne.n	8002758 <_free_r+0x2c>
 800274c:	6063      	str	r3, [r4, #4]
 800274e:	6014      	str	r4, [r2, #0]
 8002750:	0028      	movs	r0, r5
 8002752:	f7ff ffe9 	bl	8002728 <__malloc_unlock>
 8002756:	bd70      	pop	{r4, r5, r6, pc}
 8002758:	42a3      	cmp	r3, r4
 800275a:	d909      	bls.n	8002770 <_free_r+0x44>
 800275c:	6821      	ldr	r1, [r4, #0]
 800275e:	1860      	adds	r0, r4, r1
 8002760:	4283      	cmp	r3, r0
 8002762:	d1f3      	bne.n	800274c <_free_r+0x20>
 8002764:	6818      	ldr	r0, [r3, #0]
 8002766:	685b      	ldr	r3, [r3, #4]
 8002768:	1841      	adds	r1, r0, r1
 800276a:	6021      	str	r1, [r4, #0]
 800276c:	e7ee      	b.n	800274c <_free_r+0x20>
 800276e:	0013      	movs	r3, r2
 8002770:	685a      	ldr	r2, [r3, #4]
 8002772:	2a00      	cmp	r2, #0
 8002774:	d001      	beq.n	800277a <_free_r+0x4e>
 8002776:	42a2      	cmp	r2, r4
 8002778:	d9f9      	bls.n	800276e <_free_r+0x42>
 800277a:	6819      	ldr	r1, [r3, #0]
 800277c:	1858      	adds	r0, r3, r1
 800277e:	42a0      	cmp	r0, r4
 8002780:	d10b      	bne.n	800279a <_free_r+0x6e>
 8002782:	6820      	ldr	r0, [r4, #0]
 8002784:	1809      	adds	r1, r1, r0
 8002786:	1858      	adds	r0, r3, r1
 8002788:	6019      	str	r1, [r3, #0]
 800278a:	4282      	cmp	r2, r0
 800278c:	d1e0      	bne.n	8002750 <_free_r+0x24>
 800278e:	6810      	ldr	r0, [r2, #0]
 8002790:	6852      	ldr	r2, [r2, #4]
 8002792:	1841      	adds	r1, r0, r1
 8002794:	6019      	str	r1, [r3, #0]
 8002796:	605a      	str	r2, [r3, #4]
 8002798:	e7da      	b.n	8002750 <_free_r+0x24>
 800279a:	42a0      	cmp	r0, r4
 800279c:	d902      	bls.n	80027a4 <_free_r+0x78>
 800279e:	230c      	movs	r3, #12
 80027a0:	602b      	str	r3, [r5, #0]
 80027a2:	e7d5      	b.n	8002750 <_free_r+0x24>
 80027a4:	6821      	ldr	r1, [r4, #0]
 80027a6:	1860      	adds	r0, r4, r1
 80027a8:	4282      	cmp	r2, r0
 80027aa:	d103      	bne.n	80027b4 <_free_r+0x88>
 80027ac:	6810      	ldr	r0, [r2, #0]
 80027ae:	6852      	ldr	r2, [r2, #4]
 80027b0:	1841      	adds	r1, r0, r1
 80027b2:	6021      	str	r1, [r4, #0]
 80027b4:	6062      	str	r2, [r4, #4]
 80027b6:	605c      	str	r4, [r3, #4]
 80027b8:	e7ca      	b.n	8002750 <_free_r+0x24>
 80027ba:	46c0      	nop			; (mov r8, r8)
 80027bc:	2000009c 	.word	0x2000009c

080027c0 <_read_r>:
 80027c0:	b570      	push	{r4, r5, r6, lr}
 80027c2:	0005      	movs	r5, r0
 80027c4:	0008      	movs	r0, r1
 80027c6:	0011      	movs	r1, r2
 80027c8:	2200      	movs	r2, #0
 80027ca:	4c06      	ldr	r4, [pc, #24]	; (80027e4 <_read_r+0x24>)
 80027cc:	6022      	str	r2, [r4, #0]
 80027ce:	001a      	movs	r2, r3
 80027d0:	f7ff f852 	bl	8001878 <_read>
 80027d4:	1c43      	adds	r3, r0, #1
 80027d6:	d103      	bne.n	80027e0 <_read_r+0x20>
 80027d8:	6823      	ldr	r3, [r4, #0]
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d000      	beq.n	80027e0 <_read_r+0x20>
 80027de:	602b      	str	r3, [r5, #0]
 80027e0:	bd70      	pop	{r4, r5, r6, pc}
 80027e2:	46c0      	nop			; (mov r8, r8)
 80027e4:	2000016c 	.word	0x2000016c

080027e8 <_fstat_r>:
 80027e8:	2300      	movs	r3, #0
 80027ea:	b570      	push	{r4, r5, r6, lr}
 80027ec:	4c06      	ldr	r4, [pc, #24]	; (8002808 <_fstat_r+0x20>)
 80027ee:	0005      	movs	r5, r0
 80027f0:	0008      	movs	r0, r1
 80027f2:	0011      	movs	r1, r2
 80027f4:	6023      	str	r3, [r4, #0]
 80027f6:	f7ff f878 	bl	80018ea <_fstat>
 80027fa:	1c43      	adds	r3, r0, #1
 80027fc:	d103      	bne.n	8002806 <_fstat_r+0x1e>
 80027fe:	6823      	ldr	r3, [r4, #0]
 8002800:	2b00      	cmp	r3, #0
 8002802:	d000      	beq.n	8002806 <_fstat_r+0x1e>
 8002804:	602b      	str	r3, [r5, #0]
 8002806:	bd70      	pop	{r4, r5, r6, pc}
 8002808:	2000016c 	.word	0x2000016c

0800280c <_isatty_r>:
 800280c:	2300      	movs	r3, #0
 800280e:	b570      	push	{r4, r5, r6, lr}
 8002810:	4c06      	ldr	r4, [pc, #24]	; (800282c <_isatty_r+0x20>)
 8002812:	0005      	movs	r5, r0
 8002814:	0008      	movs	r0, r1
 8002816:	6023      	str	r3, [r4, #0]
 8002818:	f7ff f86c 	bl	80018f4 <_isatty>
 800281c:	1c43      	adds	r3, r0, #1
 800281e:	d103      	bne.n	8002828 <_isatty_r+0x1c>
 8002820:	6823      	ldr	r3, [r4, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d000      	beq.n	8002828 <_isatty_r+0x1c>
 8002826:	602b      	str	r3, [r5, #0]
 8002828:	bd70      	pop	{r4, r5, r6, pc}
 800282a:	46c0      	nop			; (mov r8, r8)
 800282c:	2000016c 	.word	0x2000016c

08002830 <_init>:
 8002830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002832:	46c0      	nop			; (mov r8, r8)
 8002834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002836:	bc08      	pop	{r3}
 8002838:	469e      	mov	lr, r3
 800283a:	4770      	bx	lr

0800283c <_fini>:
 800283c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800283e:	46c0      	nop			; (mov r8, r8)
 8002840:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002842:	bc08      	pop	{r3}
 8002844:	469e      	mov	lr, r3
 8002846:	4770      	bx	lr
