Decoding IB at 0x0@0xcc4 from 0x0@0x0 of 719 words (type 4)
[0x0@0x00000cc4 + 0x0000]	[        0xc0cd1000]	Opcode 0x10 [PKT3_NOP] (206 words, type: 3, hdr: 0xc0cd1000)
[0x0@0x00000cc4 + 0x033c]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0x0@0x00000cc4 + 0x0340]	[        0x004010c0]	|---> GPU_ADDR_LO32=0x4010c0
[0x0@0x00000cc4 + 0x0344]	[        0x00007fff]	|---> GPU_ADDR_HI32=0x7fff
[0x0@0x00000cc4 + 0x0348]	[        0x00000000]	|---> CACHE_POLICY=0x0
[0x0@0x00000cc4 + 0x034c]	[        0x00000007]	|---> EXEC_COUNT=0x7
[0x0@0x00000cc4 + 0x0350]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[0x0@0x00000cc4 + 0x0354]	[        0x00000113]	|---> ENGINE=[PFP]/1, MEMSPACE=[MEM]/1, OPERATION=0, FUNCTION=[==]/3, MES_INTR_PIPE=0, MES_ACTION=0, CACHE_POLICY=0
[0x0@0x00000cc4 + 0x0358]	[        0x00401080]	|---> POLL_ADDRESS_LO=0x401080, SWAP=0x0
[0x0@0x00000cc4 + 0x035c]	[        0x00007fff]	|---> POLL_ADDRESS_HI=0x7fff
[0x0@0x00000cc4 + 0x0360]	[        0x048a6f10]	|---> REFERENCE=0x48a6f10
[0x0@0x00000cc4 + 0x0364]	[        0xffffffff]	|---> MASK=0xffffffff
[0x0@0x00000cc4 + 0x0368]	[        0x00000004]	|---> POLL INTERVAL=0x4
[0x0@0x00000cc4 + 0x036c]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0x0@0x00000cc4 + 0x0370]	[        0x004010c0]	|---> GPU_ADDR_LO32=0x4010c0
[0x0@0x00000cc4 + 0x0374]	[        0x00007fff]	|---> GPU_ADDR_HI32=0x7fff
[0x0@0x00000cc4 + 0x0378]	[        0x00000000]	|---> CACHE_POLICY=0x0
[0x0@0x00000cc4 + 0x037c]	[        0x00000020]	|---> EXEC_COUNT=0x20
[0x0@0x00000cc4 + 0x0380]	[        0xc0012800]	Opcode 0x28 [PKT3_CONTEXT_CONTROL] (2 words, type: 3, hdr: 0xc0012800)
[0x0@0x00000cc4 + 0x0384]	[        0x80000000]	|---> LOAD_EN=1, LOAD_CS=0, LOAD_GFX=0, LOAD_GLOBAL=0, LOAD_MULTI=0, LOAD_SINGLE=0
[0x0@0x00000cc4 + 0x0388]	[        0x00000000]	|---> SHADOW_EN=0, SHADOW_CS=0, SHADOW_GFX=0, SHADOW_GLOBAL=0, SHADOW_MULTI=0, SHADOW_SINGLE=0
[0x0@0x00000cc4 + 0x038c]	[        0xc0009000]	Opcode 0x90 [PKT3_FRAME_CONTROL] (1 words, type: 3, hdr: 0xc0009000)
[0x0@0x00000cc4 + 0x0390]	[        0x00000000]	|---> TMZ=0, COMMAND=0
[0x0@0x00000cc4 + 0x0394]	[        0xc0023f00]	Opcode 0x3f [PKT3_INDIRECT_BUFFER] (3 words, type: 3, hdr: 0xc0023f00)
[0x0@0x00000cc4 + 0x0398]	[        0x00260000]	|---> IB_BASE_LO=0x260000, SWAP=0
[0x0@0x00000cc4 + 0x039c]	[        0xffff8000]	|---> IB_BASE_HI=0x8000
[0x0@0x00000cc4 + 0x03a0]	[        0x07000668]	|---> IB_SIZE=1640, IB_VMID=7, CHAIN=0, PRE_ENA=0, CACHE_POLICY=0, PRE_RESUME=0, PRIV=0
[0x0@0x00000cc4 + 0x03a4]	[        0xc0009000]	Opcode 0x90 [PKT3_FRAME_CONTROL] (1 words, type: 3, hdr: 0xc0009000)
[0x0@0x00000cc4 + 0x03a8]	[        0x10000000]	|---> TMZ=0, COMMAND=1
[0x0@0x00000cc4 + 0x03ac]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x0@0x00000cc4 + 0x03b0]	[        0x06603514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1539, CACHE_POLICY=3, EXECUTE=0, PWS_ENABLE=0
[0x0@0x00000cc4 + 0x03b4]	[        0x40000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=2
[0x0@0x00000cc4 + 0x03b8]	[        0x0066f000]	|---> ADDR_LO=0x66f000
[0x0@0x00000cc4 + 0x03bc]	[        0x00007fff]	|---> ADDR_HI=0x7fff
[0x0@0x00000cc4 + 0x03c0]	[        0x00000443]	|---> DATA_LO=0x443
[0x0@0x00000cc4 + 0x03c4]	[        0x00000000]	|---> DATA_HI=0x0
[0x0@0x00000cc4 + 0x03c8]	[        0x00000000]	|---> INT_CTXID=0x0
[0x0@0x00000cc4 + 0x03cc]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0x0@0x00000cc4 + 0x03d0]	[        0x004010c0]	|---> GPU_ADDR_LO32=0x4010c0
[0x0@0x00000cc4 + 0x03d4]	[        0x00007fff]	|---> GPU_ADDR_HI32=0x7fff
[0x0@0x00000cc4 + 0x03d8]	[        0x00000000]	|---> CACHE_POLICY=0x0
[0x0@0x00000cc4 + 0x03dc]	[        0x00000000]	|---> EXEC_COUNT=0x0
[0x0@0x00000cc4 + 0x03e0]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x0@0x00000cc4 + 0x03e4]	[        0x06603514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1539, CACHE_POLICY=3, EXECUTE=0, PWS_ENABLE=0
[0x0@0x00000cc4 + 0x03e8]	[        0x22000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=2, DATA_SEL=1
[0x0@0x00000cc4 + 0x03ec]	[        0x00401080]	|---> ADDR_LO=0x401080
[0x0@0x00000cc4 + 0x03f0]	[        0x00007fff]	|---> ADDR_HI=0x7fff
[0x0@0x00000cc4 + 0x03f4]	[        0x048a6f11]	|---> DATA_LO=0x48a6f11
[0x0@0x00000cc4 + 0x03f8]	[        0x00000000]	|---> DATA_HI=0x0
[0x0@0x00000cc4 + 0x03fc]	[        0x00000000]	|---> INT_CTXID=0x0
[0x0@0x00000cc4 + 0x0400]	[        0xc0cd1000]	Opcode 0x10 [PKT3_NOP] (206 words, type: 3, hdr: 0xc0cd1000)
[0x0@0x00000cc4 + 0x073c]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0x0@0x00000cc4 + 0x0740]	[        0x004010c0]	|---> GPU_ADDR_LO32=0x4010c0
[0x0@0x00000cc4 + 0x0744]	[        0x00007fff]	|---> GPU_ADDR_HI32=0x7fff
[0x0@0x00000cc4 + 0x0748]	[        0x00000000]	|---> CACHE_POLICY=0x0
[0x0@0x00000cc4 + 0x074c]	[        0x00000007]	|---> EXEC_COUNT=0x7
[0x0@0x00000cc4 + 0x0750]	[        0xc0053c00]	Opcode 0x3c [PKT3_WAIT_REG_MEM] (6 words, type: 3, hdr: 0xc0053c00)
[0x0@0x00000cc4 + 0x0754]	[        0x00000113]	|---> ENGINE=[PFP]/1, MEMSPACE=[MEM]/1, OPERATION=0, FUNCTION=[==]/3, MES_INTR_PIPE=0, MES_ACTION=0, CACHE_POLICY=0
[0x0@0x00000cc4 + 0x0758]	[        0x00401080]	|---> POLL_ADDRESS_LO=0x401080, SWAP=0x0
[0x0@0x00000cc4 + 0x075c]	[        0x00007fff]	|---> POLL_ADDRESS_HI=0x7fff
[0x0@0x00000cc4 + 0x0760]	[        0x048a6f11]	|---> REFERENCE=0x48a6f11
[0x0@0x00000cc4 + 0x0764]	[        0xffffffff]	|---> MASK=0xffffffff
[0x0@0x00000cc4 + 0x0768]	[        0x00000004]	|---> POLL INTERVAL=0x4
[0x0@0x00000cc4 + 0x076c]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0x0@0x00000cc4 + 0x0770]	[        0x004010c0]	|---> GPU_ADDR_LO32=0x4010c0
[0x0@0x00000cc4 + 0x0774]	[        0x00007fff]	|---> GPU_ADDR_HI32=0x7fff
[0x0@0x00000cc4 + 0x0778]	[        0x00000000]	|---> CACHE_POLICY=0x0
[0x0@0x00000cc4 + 0x077c]	[        0x00000020]	|---> EXEC_COUNT=0x20
[0x0@0x00000cc4 + 0x0780]	[        0xc0012800]	Opcode 0x28 [PKT3_CONTEXT_CONTROL] (2 words, type: 3, hdr: 0xc0012800)
[0x0@0x00000cc4 + 0x0784]	[        0x80000000]	|---> LOAD_EN=1, LOAD_CS=0, LOAD_GFX=0, LOAD_GLOBAL=0, LOAD_MULTI=0, LOAD_SINGLE=0
[0x0@0x00000cc4 + 0x0788]	[        0x00000000]	|---> SHADOW_EN=0, SHADOW_CS=0, SHADOW_GFX=0, SHADOW_GLOBAL=0, SHADOW_MULTI=0, SHADOW_SINGLE=0
[0x0@0x00000cc4 + 0x078c]	[        0xc0009000]	Opcode 0x90 [PKT3_FRAME_CONTROL] (1 words, type: 3, hdr: 0xc0009000)
[0x0@0x00000cc4 + 0x0790]	[        0x00000000]	|---> TMZ=0, COMMAND=0
[0x0@0x00000cc4 + 0x0794]	[        0xc0023f00]	Opcode 0x3f [PKT3_INDIRECT_BUFFER] (3 words, type: 3, hdr: 0xc0023f00)
[0x0@0x00000cc4 + 0x0798]	[        0x00261a00]	|---> IB_BASE_LO=0x261a00, SWAP=0
[0x0@0x00000cc4 + 0x079c]	[        0xffff8000]	|---> IB_BASE_HI=0x8000
[0x0@0x00000cc4 + 0x07a0]	[        0x07000668]	|---> IB_SIZE=1640, IB_VMID=7, CHAIN=0, PRE_ENA=0, CACHE_POLICY=0, PRE_RESUME=0, PRIV=0
[0x0@0x00000cc4 + 0x07a4]	[        0xc0009000]	Opcode 0x90 [PKT3_FRAME_CONTROL] (1 words, type: 3, hdr: 0xc0009000)
[0x0@0x00000cc4 + 0x07a8]	[        0x10000000]	|---> TMZ=0, COMMAND=1
[0x0@0x00000cc4 + 0x07ac]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x0@0x00000cc4 + 0x07b0]	[        0x06603514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1539, CACHE_POLICY=3, EXECUTE=0, PWS_ENABLE=0
[0x0@0x00000cc4 + 0x07b4]	[        0x40000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=2
[0x0@0x00000cc4 + 0x07b8]	[        0x0066f000]	|---> ADDR_LO=0x66f000
[0x0@0x00000cc4 + 0x07bc]	[        0x00007fff]	|---> ADDR_HI=0x7fff
[0x0@0x00000cc4 + 0x07c0]	[        0x00000444]	|---> DATA_LO=0x444
[0x0@0x00000cc4 + 0x07c4]	[        0x00000000]	|---> DATA_HI=0x0
[0x0@0x00000cc4 + 0x07c8]	[        0x00000000]	|---> INT_CTXID=0x0
[0x0@0x00000cc4 + 0x07cc]	[        0xc0032200]	Opcode 0x22 [PKT3_COND_EXEC] (4 words, type: 3, hdr: 0xc0032200)
[0x0@0x00000cc4 + 0x07d0]	[        0x004010c0]	|---> GPU_ADDR_LO32=0x4010c0
[0x0@0x00000cc4 + 0x07d4]	[        0x00007fff]	|---> GPU_ADDR_HI32=0x7fff
[0x0@0x00000cc4 + 0x07d8]	[        0x00000000]	|---> CACHE_POLICY=0x0
[0x0@0x00000cc4 + 0x07dc]	[        0x00000000]	|---> EXEC_COUNT=0x0
[0x0@0x00000cc4 + 0x07e0]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x0@0x00000cc4 + 0x07e4]	[        0x06603514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1539, CACHE_POLICY=3, EXECUTE=0, PWS_ENABLE=0
[0x0@0x00000cc4 + 0x07e8]	[        0x22000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=2, DATA_SEL=1
[0x0@0x00000cc4 + 0x07ec]	[        0x00401080]	|---> ADDR_LO=0x401080
[0x0@0x00000cc4 + 0x07f0]	[        0x00007fff]	|---> ADDR_HI=0x7fff
[0x0@0x00000cc4 + 0x07f4]	[        0x048a6f12]	|---> DATA_LO=0x48a6f12
[0x0@0x00000cc4 + 0x07f8]	[        0x00000000]	|---> DATA_HI=0x0
[0x0@0x00000cc4 + 0x07fc]	[        0x00000000]	|---> INT_CTXID=0x0
[0x0@0x00000cc4 + 0x0800]	[        0xc0cd1000]	Opcode 0x10 [PKT3_NOP] (206 words, type: 3, hdr: 0xc0cd1000)
Done decoding IB

Decoding IB at 0x7@0x800000260000 from 0x0@0x1058 of 1640 words (type 4)
[0x7@0x800000260000 + 0x0000]	[        0xc0012800]	Opcode 0x28 [PKT3_CONTEXT_CONTROL] (2 words, type: 3, hdr: 0xc0012800)
[0x7@0x800000260000 + 0x0004]	[        0x80000000]	|---> LOAD_EN=1, LOAD_CS=0, LOAD_GFX=0, LOAD_GLOBAL=0, LOAD_MULTI=0, LOAD_SINGLE=0
[0x7@0x800000260000 + 0x0008]	[        0x80000000]	|---> SHADOW_EN=1, SHADOW_CS=0, SHADOW_GFX=0, SHADOW_GLOBAL=0, SHADOW_MULTI=0, SHADOW_SINGLE=0
[0x7@0x800000260000 + 0x000c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x0010]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[0x7@0x800000260000 + 0x0014]	[        0xc0001200]	Opcode 0x12 [PKT3_CLEAR_STATE] (1 words, type: 3, hdr: 0xc0001200)
[0x7@0x800000260000 + 0x0018]	[        0x00000000]	|---> CMD=0
[0x7@0x800000260000 + 0x001c]	[        0xc0027900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (3 words, type: 3, hdr: 0xc0027900)
[0x7@0x800000260000 + 0x0024]	[        0x01000400]	|---> gfx1101.regTA_CS_BC_BASE_ADDR=0x1000400
[0x7@0x800000260000 + 0x0028]	[        0x00000080]	|---> gfx1101.regTA_CS_BC_BASE_ADDR_HI=0x80
[0x7@0x800000260000 + 0x002c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0034]	[        0x00000080]	|---> gfx1101.regCOMPUTE_PGM_HI=0x80
[0x7@0x800000260000 + 0x0038]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x0040]	[        0xffffffff]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE0=0xffffffff
[0x7@0x800000260000 + 0x0044]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE1=0x0
[0x7@0x800000260000 + 0x0048]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x0050]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE2=0x0
[0x7@0x800000260000 + 0x0054]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE3=0x0
[0x7@0x800000260000 + 0x0058]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000260000 + 0x0060]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_0=0x0
[0x7@0x800000260000 + 0x0064]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_1=0x0
[0x7@0x800000260000 + 0x0068]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_2=0x0
[0x7@0x800000260000 + 0x006c]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_3=0x0
[0x7@0x800000260000 + 0x0070]	[        0xc0057600]	Opcode 0x76 [PKT3_SET_SH_REG] (6 words, type: 3, hdr: 0xc0057600)
[0x7@0x800000260000 + 0x0078]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4=0x0
[0x7@0x800000260000 + 0x007c]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5=0x0
[0x7@0x800000260000 + 0x0080]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6=0x0
[0x7@0x800000260000 + 0x0084]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7=0x0
[0x7@0x800000260000 + 0x0088]	[        0x00000100]	|---> gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE=0x100
[0x7@0x800000260000 + 0x008c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0094]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DISPATCH_TUNNEL=0x0
[0x7@0x800000260000 + 0x0098]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x00a0]	[        0x007f003f]	|---> gfx1101.regSPI_SHADER_PGM_RSRC3_PS=0x7f003f
[0x7@0x800000260000 + 0x00a4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x00ac]	[        0x00000007]	|---> gfx1101.regSPI_SHADER_REQ_CTRL_PS=0x7
[0x7@0x800000260000 + 0x00b0]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000260000 + 0x00b8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_0=0x0
[0x7@0x800000260000 + 0x00bc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_1=0x0
[0x7@0x800000260000 + 0x00c0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_2=0x0
[0x7@0x800000260000 + 0x00c4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_3=0x0
[0x7@0x800000260000 + 0x00c8]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000260000 + 0x00d0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0=0x0
[0x7@0x800000260000 + 0x00d4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1=0x0
[0x7@0x800000260000 + 0x00d8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2=0x0
[0x7@0x800000260000 + 0x00dc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3=0x0
[0x7@0x800000260000 + 0x00e0]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x00e8]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_ES=0x80
[0x7@0x800000260000 + 0x00ec]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x00f4]	[        0xffff003f]	|---> gfx1101.regSPI_SHADER_PGM_RSRC3_HS=0xffff003f
[0x7@0x800000260000 + 0x00f8]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000260000 + 0x0100]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0=0x0
[0x7@0x800000260000 + 0x0104]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1=0x0
[0x7@0x800000260000 + 0x0108]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2=0x0
[0x7@0x800000260000 + 0x010c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3=0x0
[0x7@0x800000260000 + 0x0110]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0118]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_LS=0x80
[0x7@0x800000260000 + 0x011c]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[0x7@0x800000260000 + 0x0124]	[        0x000a0045]	|---> gfx1101.regDB_RMI_L2_CACHE_CONTROL=0xa0045
[0x7@0x800000260000 + 0x0128]	[        0x01000400]	|---> gfx1101.regTA_BC_BASE_ADDR=0x1000400
[0x7@0x800000260000 + 0x012c]	[        0x00000080]	|---> gfx1101.regTA_BC_BASE_ADDR_HI=0x80
[0x7@0x800000260000 + 0x0130]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0138]	[        0x00880004]	|---> gfx1101.regCB_RMI_GL2_CACHE_CONTROL=0x880004
[0x7@0x800000260000 + 0x013c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0144]	[        0x000000ff]	|---> gfx1101.regSX_PS_DOWNCONVERT_CONTROL=0xff
[0x7@0x800000260000 + 0x0148]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0150]	[        0x00000001]	|---> gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL=0x1
[0x7@0x800000260000 + 0x0154]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x015c]	[        0x42800000]	|---> gfx1101.regVGT_HOS_MAX_TESS_LEVEL=0x42800000
[0x7@0x800000260000 + 0x0160]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0168]	[        0x00000001]	|---> gfx1101.regVGT_ESGS_RING_ITEMSIZE=0x1
[0x7@0x800000260000 + 0x016c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0174]	[        0xd8808080]	|---> gfx1101.regVGT_TESS_DISTRIBUTION=0xd8808080
[0x7@0x800000260000 + 0x0178]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0180]	[        0x03ff0010]	|---> gfx1101.regPA_SC_BINNER_CNTL_1=0x3ff0010
[0x7@0x800000260000 + 0x0184]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x018c]	[        0x00000010]	|---> gfx1101.regPA_SC_NGG_MODE_CNTL=0x10
[0x7@0x800000260000 + 0x0190]	[        0xc0037900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (4 words, type: 3, hdr: 0xc0037900)
[0x7@0x800000260000 + 0x0198]	[        0x00000000]	|---> gfx1101.regGE_MIN_VTX_INDX=0x0
[0x7@0x800000260000 + 0x019c]	[        0x00000000]	|---> gfx1101.regGE_INDX_OFFSET=0x0
[0x7@0x800000260000 + 0x01a0]	[        0x00000004]	|---> gfx1101.regGE_MULTI_PRIM_IB_RESET_EN=0x4
[0x7@0x800000260000 + 0x01a4]	[        0xc0027900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (3 words, type: 3, hdr: 0xc0027900)
[0x7@0x800000260000 + 0x01ac]	[        0xffffffff]	|---> gfx1101.regGE_MAX_VTX_INDX=0xffffffff
[0x7@0x800000260000 + 0x01b0]	[        0x00000000]	|---> gfx1101.regVGT_INSTANCE_BASE_ID=0x0
[0x7@0x800000260000 + 0x01b4]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000260000 + 0x01bc]	[        0x00000000]	|---> gfx1101.regGE_STEREO_CNTL=0x0
[0x7@0x800000260000 + 0x01c0]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000260000 + 0x01c8]	[        0x00000000]	|---> gfx1101.regGE_USER_VGPR_EN=0x0
[0x7@0x800000260000 + 0x01cc]	[        0xc0027900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (3 words, type: 3, hdr: 0xc0027900)
[0x7@0x800000260000 + 0x01d4]	[        0x00000000]	|---> gfx1101.regPA_SU_LINE_STIPPLE_VALUE=0x0
[0x7@0x800000260000 + 0x01d8]	[        0x00000000]	|---> gfx1101.regPA_SC_LINE_STIPPLE_STATE=0x0
[0x7@0x800000260000 + 0x01dc]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[0x7@0x800000260000 + 0x01e0]	[        0x00000138]	|---> EVENT_TYPE=56, EVENT_INDEX=1
[0x7@0x800000260000 + 0x01e4]	[        0x00007c00]	|---> ADDRESS_LO=0x7c00
[0x7@0x800000260000 + 0x01e8]	[        0x00000000]	|---> ADDRESS_HI=0x0
[0x7@0x800000260000 + 0x01ec]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x01f4]	[        0xc0000000]	|---> gfx1101.regPA_SU_PRIM_FILTER_CNTL=0xc0000000
[0x7@0x800000260000 + 0x01f8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0200]	[        0x00000001]	|---> gfx1101.regSPI_SHADER_IDX_FORMAT=0x1
[0x7@0x800000260000 + 0x0204]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x020c]	[        0x00000201]	|---> gfx1101.regPA_CL_VRS_CNTL=0x201
[0x7@0x800000260000 + 0x0210]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0218]	[        0x00004012]	|---> gfx1101.regCOMPUTE_PGM_LO=0x4012
[0x7@0x800000260000 + 0x021c]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x0224]	[        0x003c0000]	|---> gfx1101.regCOMPUTE_PGM_RSRC1=0x3c0000
[0x7@0x800000260000 + 0x0228]	[        0x00000098]	|---> gfx1101.regCOMPUTE_PGM_RSRC2=0x98
[0x7@0x800000260000 + 0x022c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0234]	[        0x00000180]	|---> gfx1101.regCOMPUTE_TMPRING_SIZE=0x180
[0x7@0x800000260000 + 0x0238]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0240]	[        0x00000020]	|---> gfx1101.regCOMPUTE_PGM_RSRC3=0x20
[0x7@0x800000260000 + 0x0244]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x024c]	[        0x01410d00]	|---> gfx1101.regCOMPUTE_USER_DATA_2=0x1410d00
[0x7@0x800000260000 + 0x0250]	[        0x00700080]	|---> gfx1101.regCOMPUTE_USER_DATA_3=0x700080
[0x7@0x800000260000 + 0x0254]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x025c]	[        0x00700600]	|---> gfx1101.regCOMPUTE_USER_DATA_0=0x700600
[0x7@0x800000260000 + 0x0260]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000260000 + 0x0268]	[        0x02230000]	|---> gfx1101.regCOMPUTE_USER_DATA_8=0x2230000
[0x7@0x800000260000 + 0x026c]	[        0x00008001]	|---> gfx1101.regCOMPUTE_USER_DATA_9=0x8001
[0x7@0x800000260000 + 0x0270]	[        0x00004000]	|---> gfx1101.regCOMPUTE_USER_DATA_10=0x4000
[0x7@0x800000260000 + 0x0274]	[        0x30016fac]	|---> gfx1101.regCOMPUTE_USER_DATA_11=0x30016fac
[0x7@0x800000260000 + 0x0278]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x027c]	[        0x0000001a]	|---> EVENT_TYPE=26, EVENT_INDEX=0
[0x7@0x800000260000 + 0x0280]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000260000 + 0x0284]	[        0x8070f514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1807, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000260000 + 0x0288]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000260000 + 0x028c]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000260000 + 0x0290]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000260000 + 0x0294]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000260000 + 0x0298]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000260000 + 0x029c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000260000 + 0x02a0]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x02a4]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000260000 + 0x02a8]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000260000 + 0x02ac]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000260000 + 0x02b0]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000260000 + 0x02b4]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000260000 + 0x02b8]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000260000 + 0x02bc]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000260000 + 0x02c0]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000260000 + 0x02c4]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000260000 + 0x02c8]	[        0x00401200]	|---> SRC_ADDR_LO_OR_DATA=0x401200
[0x7@0x800000260000 + 0x02cc]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x02d0]	[        0x00401200]	|---> DST_ADDR_LO=0x401200
[0x7@0x800000260000 + 0x02d4]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x02d8]	[        0x80000180]	|---> BYTE_COUNT=384, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000260000 + 0x02dc]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x02e4]	[        0x08080808]	|---> gfx1101.regCOMPUTE_USER_DATA_4=0x8080808
[0x7@0x800000260000 + 0x02e8]	[        0x08080808]	|---> gfx1101.regCOMPUTE_USER_DATA_5=0x8080808
[0x7@0x800000260000 + 0x02ec]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x02f4]	[        0x01000000]	|---> gfx1101.regCOMPUTE_RESOURCE_LIMITS=0x1000000
[0x7@0x800000260000 + 0x02f8]	[        0xc0037600]	Opcode 0x76 [PKT3_SET_SH_REG] (4 words, type: 3, hdr: 0xc0037600)
[0x7@0x800000260000 + 0x0300]	[        0x00000040]	|---> gfx1101.regCOMPUTE_NUM_THREAD_X=0x40
[0x7@0x800000260000 + 0x0304]	[        0x00000001]	|---> gfx1101.regCOMPUTE_NUM_THREAD_Y=0x1
[0x7@0x800000260000 + 0x0308]	[        0x00000001]	|---> gfx1101.regCOMPUTE_NUM_THREAD_Z=0x1
[0x7@0x800000260000 + 0x030c]	[        0xc0031502]	Opcode 0x15 [PKT3_DISPATCH_DIRECT] (4 words, type: 3, hdr: 0xc0031502)
[0x7@0x800000260000 + 0x0310]	[        0x00000020]	|---> DIM_X=32
[0x7@0x800000260000 + 0x0314]	[        0x00000001]	|---> DIM_Y=1
[0x7@0x800000260000 + 0x0318]	[        0x00000001]	|---> DIM_Z=1
[0x7@0x800000260000 + 0x0320]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0328]	[        0x01410d10]	|---> gfx1101.regCOMPUTE_USER_DATA_2=0x1410d10
[0x7@0x800000260000 + 0x032c]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000260000 + 0x0334]	[        0x04e30000]	|---> gfx1101.regCOMPUTE_USER_DATA_8=0x4e30000
[0x7@0x800000260000 + 0x0338]	[        0x00008001]	|---> gfx1101.regCOMPUTE_USER_DATA_9=0x8001
[0x7@0x800000260000 + 0x033c]	[        0x00010000]	|---> gfx1101.regCOMPUTE_USER_DATA_10=0x10000
[0x7@0x800000260000 + 0x0340]	[        0x30016fac]	|---> gfx1101.regCOMPUTE_USER_DATA_11=0x30016fac
[0x7@0x800000260000 + 0x0344]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x034c]	[        0xfffffff0]	|---> gfx1101.regCOMPUTE_USER_DATA_4=0xfffffff0
[0x7@0x800000260000 + 0x0350]	[        0xfffffff0]	|---> gfx1101.regCOMPUTE_USER_DATA_5=0xfffffff0
[0x7@0x800000260000 + 0x0354]	[        0xc0031502]	Opcode 0x15 [PKT3_DISPATCH_DIRECT] (4 words, type: 3, hdr: 0xc0031502)
[0x7@0x800000260000 + 0x0358]	[        0x00000080]	|---> DIM_X=128
[0x7@0x800000260000 + 0x035c]	[        0x00000001]	|---> DIM_Y=1
[0x7@0x800000260000 + 0x0360]	[        0x00000001]	|---> DIM_Z=1
[0x7@0x800000260000 + 0x0368]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0370]	[        0x01410d20]	|---> gfx1101.regCOMPUTE_USER_DATA_2=0x1410d20
[0x7@0x800000260000 + 0x0374]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000260000 + 0x037c]	[        0x02f78000]	|---> gfx1101.regCOMPUTE_USER_DATA_8=0x2f78000
[0x7@0x800000260000 + 0x0380]	[        0x00008001]	|---> gfx1101.regCOMPUTE_USER_DATA_9=0x8001
[0x7@0x800000260000 + 0x0384]	[        0x0000c000]	|---> gfx1101.regCOMPUTE_USER_DATA_10=0xc000
[0x7@0x800000260000 + 0x0388]	[        0x30016fac]	|---> gfx1101.regCOMPUTE_USER_DATA_11=0x30016fac
[0x7@0x800000260000 + 0x038c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x0390]	[        0x00000407]	|---> EVENT_TYPE=7, EVENT_INDEX=4
[0x7@0x800000260000 + 0x0394]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x0398]	[        0x80000000]	|---> ENGINE=[ME]/1, COHER_CNTL=0
[0x7@0x800000260000 + 0x039c]	[        0xffffffff]	|---> CP_COHER_SIZE=0xffffffff
[0x7@0x800000260000 + 0x03a0]	[        0x01ffffff]	|---> CP_COHER_SIZE_HI=0xffffff
[0x7@0x800000260000 + 0x03a4]	[        0x00000000]	|---> CP_COHER_BASE_LO=0x0
[0x7@0x800000260000 + 0x03a8]	[        0x00000000]	|---> CP_COHER_BASE_HI=0x0
[0x7@0x800000260000 + 0x03ac]	[        0x0000000a]	|---> POLL_INTERVAL=10
[0x7@0x800000260000 + 0x03b0]	[        0x00000330]	|---> GCR_CNTL=0x330
[0x7@0x800000260000 + 0x03b4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x03bc]	[        0x08080808]	|---> gfx1101.regCOMPUTE_USER_DATA_4=0x8080808
[0x7@0x800000260000 + 0x03c0]	[        0x08080808]	|---> gfx1101.regCOMPUTE_USER_DATA_5=0x8080808
[0x7@0x800000260000 + 0x03c4]	[        0xc0031502]	Opcode 0x15 [PKT3_DISPATCH_DIRECT] (4 words, type: 3, hdr: 0xc0031502)
[0x7@0x800000260000 + 0x03c8]	[        0x00000060]	|---> DIM_X=96
[0x7@0x800000260000 + 0x03cc]	[        0x00000001]	|---> DIM_Y=1
[0x7@0x800000260000 + 0x03d0]	[        0x00000001]	|---> DIM_Z=1
[0x7@0x800000260000 + 0x03d8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x03e0]	[        0x00004004]	|---> gfx1101.regCOMPUTE_PGM_LO=0x4004
[0x7@0x800000260000 + 0x03e4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x03ec]	[        0x003c0001]	|---> gfx1101.regCOMPUTE_PGM_RSRC1=0x3c0001
[0x7@0x800000260000 + 0x03f0]	[        0x00000098]	|---> gfx1101.regCOMPUTE_PGM_RSRC2=0x98
[0x7@0x800000260000 + 0x03f4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x03fc]	[        0x01410d30]	|---> gfx1101.regCOMPUTE_USER_DATA_2=0x1410d30
[0x7@0x800000260000 + 0x0400]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000260000 + 0x0408]	[        0x06020000]	|---> gfx1101.regCOMPUTE_USER_DATA_8=0x6020000
[0x7@0x800000260000 + 0x040c]	[        0x00008001]	|---> gfx1101.regCOMPUTE_USER_DATA_9=0x8001
[0x7@0x800000260000 + 0x0410]	[        0x00030000]	|---> gfx1101.regCOMPUTE_USER_DATA_10=0x30000
[0x7@0x800000260000 + 0x0414]	[        0x30016fac]	|---> gfx1101.regCOMPUTE_USER_DATA_11=0x30016fac
[0x7@0x800000260000 + 0x0418]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000260000 + 0x041c]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000260000 + 0x0420]	[        0x00400400]	|---> SRC_ADDR_LO_OR_DATA=0x400400
[0x7@0x800000260000 + 0x0424]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x0428]	[        0x00400400]	|---> DST_ADDR_LO=0x400400
[0x7@0x800000260000 + 0x042c]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x0430]	[        0x80000180]	|---> BYTE_COUNT=384, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000260000 + 0x0434]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000260000 + 0x043c]	[        0xfffffff0]	|---> gfx1101.regCOMPUTE_USER_DATA_4=0xfffffff0
[0x7@0x800000260000 + 0x0440]	[        0xfffffff0]	|---> gfx1101.regCOMPUTE_USER_DATA_5=0xfffffff0
[0x7@0x800000260000 + 0x0444]	[        0xfffffff0]	|---> gfx1101.regCOMPUTE_USER_DATA_6=0xfffffff0
[0x7@0x800000260000 + 0x0448]	[        0xfffffff0]	|---> gfx1101.regCOMPUTE_USER_DATA_7=0xfffffff0
[0x7@0x800000260000 + 0x044c]	[        0xc0031502]	Opcode 0x15 [PKT3_DISPATCH_DIRECT] (4 words, type: 3, hdr: 0xc0031502)
[0x7@0x800000260000 + 0x0450]	[        0x000000c0]	|---> DIM_X=192
[0x7@0x800000260000 + 0x0454]	[        0x00000001]	|---> DIM_Y=1
[0x7@0x800000260000 + 0x0458]	[        0x00000001]	|---> DIM_Z=1
[0x7@0x800000260000 + 0x0460]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000260000 + 0x0468]	[        0x00000002]	|---> gfx1101.regVGT_GS_OUT_PRIM_TYPE=0x2
[0x7@0x800000260000 + 0x046c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0474]	[        0x0000aa00]	|---> gfx1101.regDB_ALPHA_TO_MASK=0xaa00
[0x7@0x800000260000 + 0x0478]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0480]	[        0x00000000]	|---> gfx1101.regCB_BLEND0_CONTROL=0x0
[0x7@0x800000260000 + 0x0484]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x048c]	[        0x06000600]	|---> gfx1101.regSX_MRT0_BLEND_OPT=0x6000600
[0x7@0x800000260000 + 0x0490]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0498]	[        0x00cc0010]	|---> gfx1101.regCB_COLOR_CONTROL=0xcc0010
[0x7@0x800000260000 + 0x049c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x04a4]	[        0x00000869]	|---> gfx1101.regSPI_INTERP_CONTROL_0=0x869
[0x7@0x800000260000 + 0x04a8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x04b0]	[        0x00080008]	|---> gfx1101.regPA_SU_POINT_SIZE=0x80008
[0x7@0x800000260000 + 0x04b4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x04bc]	[        0x00080008]	|---> gfx1101.regPA_SU_POINT_MINMAX=0x80008
[0x7@0x800000260000 + 0x04c0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x04c8]	[        0x00000008]	|---> gfx1101.regPA_SU_LINE_CNTL=0x8
[0x7@0x800000260000 + 0x04cc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x04d4]	[        0x00000022]	|---> gfx1101.regPA_SC_MODE_CNTL_0=0x22
[0x7@0x800000260000 + 0x04d8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x04e0]	[        0x00080245]	|---> gfx1101.regPA_SU_SC_MODE_CNTL=0x80245
[0x7@0x800000260000 + 0x04e4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x04ec]	[        0x00000078]	|---> gfx1101.regPA_CL_NGG_CNTL=0x78
[0x7@0x800000260000 + 0x04f0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x04f8]	[        0xaa959a6a]	|---> gfx1101.regPA_SC_EDGERULE=0xaa959a6a
[0x7@0x800000260000 + 0x04fc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0504]	[        0x00000036]	|---> gfx1101.regDB_DEPTH_CONTROL=0x36
[0x7@0x800000260000 + 0x0508]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0510]	[        0x0000e000]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0xe000
[0x7@0x800000260000 + 0x0514]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x051c]	[        0x602c0006]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0006
[0x7@0x800000260000 + 0x0520]	[        0x00400028]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x400028
[0x7@0x800000260000 + 0x0524]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x052c]	[        0x00000080]	|---> gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP=0x80
[0x7@0x800000260000 + 0x0530]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0538]	[        0x00000001]	|---> gfx1101.regGE_NGG_SUBGRP_CNTL=0x1
[0x7@0x800000260000 + 0x053c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0544]	[        0x00000001]	|---> gfx1101.regVGT_GS_MAX_VERT_OUT=0x1
[0x7@0x800000260000 + 0x0548]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0550]	[        0x00000004]	|---> gfx1101.regSPI_SHADER_POS_FORMAT=0x4
[0x7@0x800000260000 + 0x0554]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x055c]	[        0x0000043f]	|---> gfx1101.regPA_CL_VTE_CNTL=0x43f
[0x7@0x800000260000 + 0x0560]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0568]	[        0x003ffffd]	|---> gfx1101.regSPI_SHADER_PGM_RSRC3_GS=0x3ffffd
[0x7@0x800000260000 + 0x056c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0574]	[        0x083c0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x83c0001
[0x7@0x800000260000 + 0x0578]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000260000 + 0x0580]	[        0x000003ff]	|---> gfx1101.regGE_PC_ALLOC=0x3ff
[0x7@0x800000260000 + 0x0584]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x058c]	[        0x00030000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x30000
[0x7@0x800000260000 + 0x0590]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000260000 + 0x0598]	[        0x0000400e]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0x400e
[0x7@0x800000260000 + 0x059c]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x7@0x800000260000 + 0x05a0]	[        0x002c0003]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x2c0003
[0x7@0x800000260000 + 0x05a4]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x7@0x800000260000 + 0x05a8]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x05b0]	[        0x00000002]	|---> gfx1101.regSPI_PS_INPUT_ENA=0x2
[0x7@0x800000260000 + 0x05b4]	[        0x0000f077]	|---> gfx1101.regSPI_PS_INPUT_ADDR=0xf077
[0x7@0x800000260000 + 0x05b8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x05c0]	[        0x01020000]	|---> gfx1101.regSPI_BARYC_CNTL=0x1020000
[0x7@0x800000260000 + 0x05c4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x05cc]	[        0x00000001]	|---> gfx1101.regSPI_PS_IN_CONTROL=0x1
[0x7@0x800000260000 + 0x05d0]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x05d8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_Z_FORMAT=0x0
[0x7@0x800000260000 + 0x05dc]	[        0x00000004]	|---> gfx1101.regSPI_SHADER_COL_FORMAT=0x4
[0x7@0x800000260000 + 0x05e0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x05e8]	[        0x0000000f]	|---> gfx1101.regCB_SHADER_MASK=0xf
[0x7@0x800000260000 + 0x05ec]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x05f4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000260000 + 0x05f8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000260000 + 0x0600]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x0
[0x7@0x800000260000 + 0x0604]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000260000 + 0x0608]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000260000 + 0x060c]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000260000 + 0x0610]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0618]	[        0x0102f700]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x102f700
[0x7@0x800000260000 + 0x061c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0624]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x0628]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0630]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x0634]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x063c]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000260000 + 0x0640]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0648]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000260000 + 0x064c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0654]	[        0x01060200]	|---> gfx1101.regDB_HTILE_DATA_BASE=0x1060200
[0x7@0x800000260000 + 0x0658]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0660]	[        0x04af063f]	|---> gfx1101.regDB_DEPTH_SIZE_XY=0x4af063f
[0x7@0x800000260000 + 0x0664]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[0x7@0x800000260000 + 0x066c]	[        0xaa900983]	|---> gfx1101.regDB_Z_INFO=0xaa900983
[0x7@0x800000260000 + 0x0670]	[        0x20100000]	|---> gfx1101.regDB_STENCIL_INFO=0x20100000
[0x7@0x800000260000 + 0x0674]	[        0x01058000]	|---> gfx1101.regDB_Z_READ_BASE=0x1058000
[0x7@0x800000260000 + 0x0678]	[        0x01058000]	|---> gfx1101.regDB_STENCIL_READ_BASE=0x1058000
[0x7@0x800000260000 + 0x067c]	[        0x01058000]	|---> gfx1101.regDB_Z_WRITE_BASE=0x1058000
[0x7@0x800000260000 + 0x0680]	[        0x01058000]	|---> gfx1101.regDB_STENCIL_WRITE_BASE=0x1058000
[0x7@0x800000260000 + 0x0684]	[        0xc0056900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (6 words, type: 3, hdr: 0xc0056900)
[0x7@0x800000260000 + 0x068c]	[        0x00ffff80]	|---> gfx1101.regDB_Z_READ_BASE_HI=0xffff80
[0x7@0x800000260000 + 0x0690]	[        0x00ffff80]	|---> gfx1101.regDB_STENCIL_READ_BASE_HI=0xffff80
[0x7@0x800000260000 + 0x0694]	[        0x00ffff80]	|---> gfx1101.regDB_Z_WRITE_BASE_HI=0xffff80
[0x7@0x800000260000 + 0x0698]	[        0x00ffff80]	|---> gfx1101.regDB_STENCIL_WRITE_BASE_HI=0xffff80
[0x7@0x800000260000 + 0x069c]	[        0x00ffff80]	|---> gfx1101.regDB_HTILE_DATA_BASE_HI=0xffff80
[0x7@0x800000260000 + 0x06a0]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x06a8]	[        0x00000000]	|---> gfx1101.regDB_STENCIL_CLEAR=0x0
[0x7@0x800000260000 + 0x06ac]	[        0x3f800000]	|---> gfx1101.regDB_DEPTH_CLEAR=0x3f800000
[0x7@0x800000260000 + 0x06b0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x06b8]	[        0x00000000]	|---> gfx1101.regDB_DEPTH_VIEW=0x0
[0x7@0x800000260000 + 0x06bc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x06c4]	[        0x00040002]	|---> gfx1101.regDB_HTILE_SURFACE=0x40002
[0x7@0x800000260000 + 0x06c8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x06d0]	[        0x04b00640]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x4b00640
[0x7@0x800000260000 + 0x06d4]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x06dc]	[        0x00000000]	|---> gfx1101.regPA_SC_CENTROID_PRIORITY_0=0x0
[0x7@0x800000260000 + 0x06e0]	[        0x00000000]	|---> gfx1101.regPA_SC_CENTROID_PRIORITY_1=0x0
[0x7@0x800000260000 + 0x06e4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x06ec]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0=0x0
[0x7@0x800000260000 + 0x06f0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x06f8]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0=0x0
[0x7@0x800000260000 + 0x06fc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0704]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0=0x0
[0x7@0x800000260000 + 0x0708]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0710]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0=0x0
[0x7@0x800000260000 + 0x0714]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x071c]	[        0x00010000]	|---> gfx1101.regDB_RENDER_CONTROL=0x10000
[0x7@0x800000260000 + 0x0720]	[        0x00000004]	|---> gfx1101.regDB_COUNT_CONTROL=0x4
[0x7@0x800000260000 + 0x0724]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x072c]	[        0x08000000]	|---> gfx1101.regDB_RENDER_OVERRIDE2=0x8000000
[0x7@0x800000260000 + 0x0730]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0738]	[        0x00000010]	|---> gfx1101.regDB_SHADER_CONTROL=0x10
[0x7@0x800000260000 + 0x073c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0744]	[        0x19fc00a0]	|---> gfx1101.regPA_SC_BINNER_CNTL_0=0x19fc00a0
[0x7@0x800000260000 + 0x0748]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x0750]	[        0x00000000]	|---> gfx1101.regPA_SC_LINE_CNTL=0x0
[0x7@0x800000260000 + 0x0754]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_CONFIG=0x0
[0x7@0x800000260000 + 0x0758]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0760]	[        0x00130000]	|---> gfx1101.regDB_EQAA=0x130000
[0x7@0x800000260000 + 0x0764]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x076c]	[        0x760201bc]	|---> gfx1101.regPA_SC_MODE_CNTL_1=0x760201bc
[0x7@0x800000260000 + 0x0770]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0778]	[        0x0000000f]	|---> gfx1101.regCB_TARGET_MASK=0xf
[0x7@0x800000260000 + 0x077c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0784]	[        0x0000003c]	|---> gfx1101.regCB_FDCC_CONTROL=0x3c
[0x7@0x800000260000 + 0x0788]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[0x7@0x800000260000 + 0x0790]	[        0x00000005]	|---> gfx1101.regSX_PS_DOWNCONVERT=0x5
[0x7@0x800000260000 + 0x0794]	[        0x00000006]	|---> gfx1101.regSX_BLEND_OPT_EPSILON=0x6
[0x7@0x800000260000 + 0x0798]	[        0x00000000]	|---> gfx1101.regSX_BLEND_OPT_CONTROL=0x0
[0x7@0x800000260000 + 0x079c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x07a4]	[        0x01000000]	|---> gfx1101.regPA_CL_CLIP_CNTL=0x1000000
[0x7@0x800000260000 + 0x07a8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x07b0]	[        0x60000000]	|---> gfx1101.regPA_CL_VS_OUT_CNTL=0x60000000
[0x7@0x800000260000 + 0x07b4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x07bc]	[        0x008771c0]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x8771c0
[0x7@0x800000260000 + 0x07c0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x0
[0x7@0x800000260000 + 0x07c4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x07cc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_2=0x0
[0x7@0x800000260000 + 0x07d0]	[        0x01410a00]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410a00
[0x7@0x800000260000 + 0x07d4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x07dc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_PGM_LO_HS=0x0
[0x7@0x800000260000 + 0x07e0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_PGM_HI_HS=0x0
[0x7@0x800000260000 + 0x07e4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x07ec]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_PGM_LO_GS=0x0
[0x7@0x800000260000 + 0x07f0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_PGM_HI_GS=0x0
[0x7@0x800000260000 + 0x07f4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x07fc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000260000 + 0x0800]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0808]	[        0x00700600]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_0=0x700600
[0x7@0x800000260000 + 0x080c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0814]	[        0x00700600]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_0=0x700600
[0x7@0x800000260000 + 0x0818]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0820]	[        0x00700600]	|---> gfx1101.regSPI_SHADER_USER_DATA_HS_0=0x700600
[0x7@0x800000260000 + 0x0824]	[        0xc0056900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (6 words, type: 3, hdr: 0xc0056900)
[0x7@0x800000260000 + 0x082c]	[        0x00000035]	|---> gfx1101.regPA_SU_VTX_CNTL=0x35
[0x7@0x800000260000 + 0x0830]	[        0x4159d037]	|---> gfx1101.regPA_CL_GB_VERT_CLIP_ADJ=0x4159d037
[0x7@0x800000260000 + 0x0834]	[        0x3f801b4f]	|---> gfx1101.regPA_CL_GB_VERT_DISC_ADJ=0x3f801b4f
[0x7@0x800000260000 + 0x0838]	[        0x4123d70a]	|---> gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ=0x4123d70a
[0x7@0x800000260000 + 0x083c]	[        0x3f80147b]	|---> gfx1101.regPA_CL_GB_HORZ_DISC_ADJ=0x3f80147b
[0x7@0x800000260000 + 0x0840]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0848]	[        0x00240032]	|---> gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET=0x240032
[0x7@0x800000260000 + 0x084c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x0854]	[        0x80000000]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[0x7@0x800000260000 + 0x0858]	[        0x04b00640]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_BR=0x4b00640
[0x7@0x800000260000 + 0x085c]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[0x7@0x800000260000 + 0x0864]	[        0x44480000]	|---> gfx1101.regPA_CL_VPORT_XSCALE=0x44480000
[0x7@0x800000260000 + 0x0868]	[        0x44480000]	|---> gfx1101.regPA_CL_VPORT_XOFFSET=0x44480000
[0x7@0x800000260000 + 0x086c]	[        0x44160000]	|---> gfx1101.regPA_CL_VPORT_YSCALE=0x44160000
[0x7@0x800000260000 + 0x0870]	[        0x44160000]	|---> gfx1101.regPA_CL_VPORT_YOFFSET=0x44160000
[0x7@0x800000260000 + 0x0874]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZSCALE=0x3f000000
[0x7@0x800000260000 + 0x0878]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZOFFSET=0x3f000000
[0x7@0x800000260000 + 0x087c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x0884]	[        0x00000000]	|---> gfx1101.regPA_SC_VPORT_ZMIN_0=0x0
[0x7@0x800000260000 + 0x0888]	[        0x3f800000]	|---> gfx1101.regPA_SC_VPORT_ZMAX_0=0x3f800000
[0x7@0x800000260000 + 0x088c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x0894]	[        0x01000000]	|---> gfx1101.regDB_STENCILREFMASK=0x1000000
[0x7@0x800000260000 + 0x0898]	[        0x01000000]	|---> gfx1101.regDB_STENCILREFMASK_BF=0x1000000
[0x7@0x800000260000 + 0x089c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x08a4]	[        0x00000000]	|---> gfx1101.regSPI_PS_INPUT_CNTL_0=0x0
[0x7@0x800000260000 + 0x08a8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x08b0]	[        0x01410f40]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1410f40
[0x7@0x800000260000 + 0x08b4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x08bc]	[        0x00012010]	|---> gfx1101.regVGT_SHADER_STAGES_EN=0x12010
[0x7@0x800000260000 + 0x08c0]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000260000 + 0x08c8]	[        0x1f810080]	|---> gfx1101.regGE_CNTL=0x1f810080
[0x7@0x800000260000 + 0x08cc]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x08d0]	[        0x00000407]	|---> EVENT_TYPE=7, EVENT_INDEX=4
[0x7@0x800000260000 + 0x08d4]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x08d8]	[        0x80000000]	|---> ENGINE=[ME]/1, COHER_CNTL=0
[0x7@0x800000260000 + 0x08dc]	[        0xffffffff]	|---> CP_COHER_SIZE=0xffffffff
[0x7@0x800000260000 + 0x08e0]	[        0x01ffffff]	|---> CP_COHER_SIZE_HI=0xffffff
[0x7@0x800000260000 + 0x08e4]	[        0x00000000]	|---> CP_COHER_BASE_LO=0x0
[0x7@0x800000260000 + 0x08e8]	[        0x00000000]	|---> CP_COHER_BASE_HI=0x0
[0x7@0x800000260000 + 0x08ec]	[        0x0000000a]	|---> POLL_INTERVAL=10
[0x7@0x800000260000 + 0x08f0]	[        0x00000330]	|---> GCR_CNTL=0x330
[0x7@0x800000260000 + 0x08f4]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000260000 + 0x08f8]	[        0x80000528]	|---> EVENT_TYPE=[BOTTOM_OF_PIPE_TS]/40, EVENT_INDEX=5, GCR_CNTL=0, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000260000 + 0x08fc]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000260000 + 0x0900]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000260000 + 0x0904]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000260000 + 0x0908]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000260000 + 0x090c]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000260000 + 0x0910]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000260000 + 0x0914]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x0918]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000260000 + 0x091c]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000260000 + 0x0920]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000260000 + 0x0924]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000260000 + 0x0928]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000260000 + 0x092c]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000260000 + 0x0930]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000260000 + 0x0934]	[        0xc0047900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (5 words, type: 3, hdr: 0xc0047900)
[0x7@0x800000260000 + 0x093c]	[        0x12355123]	|---> gfx1101.regSPI_GS_THROTTLE_CNTL1=0x12355123
[0x7@0x800000260000 + 0x0940]	[        0x0001544d]	|---> gfx1101.regSPI_GS_THROTTLE_CNTL2=0x1544d
[0x7@0x800000260000 + 0x0944]	[        0x80000000]	|---> gfx1101.regSPI_ATTRIBUTE_RING_BASE=0x80000000
[0x7@0x800000260000 + 0x0948]	[        0x0002000b]	|---> gfx1101.regSPI_ATTRIBUTE_RING_SIZE=0x2000b
[0x7@0x800000260000 + 0x094c]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000260000 + 0x0954]	[        0x00000004]	|---> gfx1101.regVGT_PRIMITIVE_TYPE=0x4
[0x7@0x800000260000 + 0x0958]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0960]	[        0x01400001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x1400001
[0x7@0x800000260000 + 0x0964]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[0x7@0x800000260000 + 0x096c]	[        0x01800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x1800000
[0x7@0x800000260000 + 0x0970]	[        0x000c8001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0xc8001
[0x7@0x800000260000 + 0x0974]	[        0x00033066]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x33066
[0x7@0x800000260000 + 0x0978]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x7@0x800000260000 + 0x097c]	[        0x00e00000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_16=0xe00000
[0x7@0x800000260000 + 0x0980]	[        0x000c8001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_17=0xc8001
[0x7@0x800000260000 + 0x0984]	[        0x00033066]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_18=0x33066
[0x7@0x800000260000 + 0x0988]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_19=0x1003c3ac
[0x7@0x800000260000 + 0x098c]	[        0xc0002f00]	Opcode 0x2f [PKT3_NUM_INSTANCES] (1 words, type: 3, hdr: 0xc0002f00)
[0x7@0x800000260000 + 0x0990]	[        0x00000001]	|---> NUM_INSTANCES=0x1
[0x7@0x800000260000 + 0x0994]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x099c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000260000 + 0x09a0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000260000 + 0x09a4]	[        0x00033066]	|---> INDEX_COUNT=208998
[0x7@0x800000260000 + 0x09a8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000260000 + 0x09ac]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000260000 + 0x09b0]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000260000 + 0x09b4]	[        0x00e00000]	|---> SRC_ADDR_LO_OR_DATA=0xe00000
[0x7@0x800000260000 + 0x09b8]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x09bc]	[        0x00e00000]	|---> DST_ADDR_LO=0xe00000
[0x7@0x800000260000 + 0x09c0]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x09c4]	[        0x80000800]	|---> BYTE_COUNT=2048, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000260000 + 0x09c8]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000260000 + 0x09cc]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000260000 + 0x09d0]	[        0x00400e00]	|---> SRC_ADDR_LO_OR_DATA=0x400e00
[0x7@0x800000260000 + 0x09d4]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x09d8]	[        0x00400e00]	|---> DST_ADDR_LO=0x400e00
[0x7@0x800000260000 + 0x09dc]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x09e0]	[        0x80000180]	|---> BYTE_COUNT=384, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000260000 + 0x09e4]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000260000 + 0x09ec]	[        0x00000003]	|---> gfx1101.regVGT_GS_OUT_PRIM_TYPE=0x3
[0x7@0x800000260000 + 0x09f0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x09f8]	[        0x0000aa00]	|---> gfx1101.regDB_ALPHA_TO_MASK=0xaa00
[0x7@0x800000260000 + 0x09fc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0a04]	[        0x00000000]	|---> gfx1101.regCB_BLEND0_CONTROL=0x0
[0x7@0x800000260000 + 0x0a08]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0a10]	[        0x06000600]	|---> gfx1101.regSX_MRT0_BLEND_OPT=0x6000600
[0x7@0x800000260000 + 0x0a14]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0a1c]	[        0x00cc0010]	|---> gfx1101.regCB_COLOR_CONTROL=0xcc0010
[0x7@0x800000260000 + 0x0a20]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0a28]	[        0x00000000]	|---> gfx1101.regPA_SU_POINT_SIZE=0x0
[0x7@0x800000260000 + 0x0a2c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0a34]	[        0x00000000]	|---> gfx1101.regPA_SU_POINT_MINMAX=0x0
[0x7@0x800000260000 + 0x0a38]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0a40]	[        0x00000000]	|---> gfx1101.regPA_SU_LINE_CNTL=0x0
[0x7@0x800000260000 + 0x0a44]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0a4c]	[        0x00080244]	|---> gfx1101.regPA_SU_SC_MODE_CNTL=0x80244
[0x7@0x800000260000 + 0x0a50]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0a58]	[        0xaaaaa95a]	|---> gfx1101.regPA_SC_EDGERULE=0xaaaaa95a
[0x7@0x800000260000 + 0x0a5c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0a64]	[        0x00000000]	|---> gfx1101.regDB_DEPTH_CONTROL=0x0
[0x7@0x800000260000 + 0x0a68]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0a70]	[        0x00010000]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0x10000
[0x7@0x800000260000 + 0x0a74]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x0a7c]	[        0x202c0002]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x202c0002
[0x7@0x800000260000 + 0x0a80]	[        0x00000018]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x18
[0x7@0x800000260000 + 0x0a84]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0a8c]	[        0x00000300]	|---> gfx1101.regPA_CL_VTE_CNTL=0x300
[0x7@0x800000260000 + 0x0a90]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0a98]	[        0x02bf0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x2bf0001
[0x7@0x800000260000 + 0x0a9c]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000260000 + 0x0aa4]	[        0x000001ff]	|---> gfx1101.regGE_PC_ALLOC=0x1ff
[0x7@0x800000260000 + 0x0aa8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0ab0]	[        0x00030000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x30000
[0x7@0x800000260000 + 0x0ab4]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000260000 + 0x0abc]	[        0x0000400a]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0x400a
[0x7@0x800000260000 + 0x0ac0]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x7@0x800000260000 + 0x0ac4]	[        0x022c0003]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x22c0003
[0x7@0x800000260000 + 0x0ac8]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x7@0x800000260000 + 0x0acc]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x0ad4]	[        0x00000020]	|---> gfx1101.regSPI_PS_INPUT_ENA=0x20
[0x7@0x800000260000 + 0x0ad8]	[        0x0000f077]	|---> gfx1101.regSPI_PS_INPUT_ADDR=0xf077
[0x7@0x800000260000 + 0x0adc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0ae4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000260000 + 0x0ae8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000260000 + 0x0af0]	[        0x04000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x4000000
[0x7@0x800000260000 + 0x0af4]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000260000 + 0x0af8]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000260000 + 0x0afc]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000260000 + 0x0b00]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0b08]	[        0x0102f700]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x102f700
[0x7@0x800000260000 + 0x0b0c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0b14]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x0b18]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0b20]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x0b24]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0b2c]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000260000 + 0x0b30]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0b38]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000260000 + 0x0b3c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x0b44]	[        0x00000000]	|---> gfx1101.regDB_Z_INFO=0x0
[0x7@0x800000260000 + 0x0b48]	[        0x00000000]	|---> gfx1101.regDB_STENCIL_INFO=0x0
[0x7@0x800000260000 + 0x0b4c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0b54]	[        0x02580320]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x2580320
[0x7@0x800000260000 + 0x0b58]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0b60]	[        0x11fc0122]	|---> gfx1101.regPA_SC_BINNER_CNTL_0=0x11fc0122
[0x7@0x800000260000 + 0x0b64]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0b6c]	[        0x01010000]	|---> gfx1101.regPA_CL_CLIP_CNTL=0x1010000
[0x7@0x800000260000 + 0x0b70]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0b78]	[        0x01410b80]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410b80
[0x7@0x800000260000 + 0x0b7c]	[        0xc0056900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (6 words, type: 3, hdr: 0xc0056900)
[0x7@0x800000260000 + 0x0b84]	[        0x0000002d]	|---> gfx1101.regPA_SU_VTX_CNTL=0x2d
[0x7@0x800000260000 + 0x0b88]	[        0x425a4b18]	|---> gfx1101.regPA_CL_GB_VERT_CLIP_ADJ=0x425a4b18
[0x7@0x800000260000 + 0x0b8c]	[        0x3f801b4f]	|---> gfx1101.regPA_CL_GB_VERT_DISC_ADJ=0x3f801b4f
[0x7@0x800000260000 + 0x0b90]	[        0x4223d70a]	|---> gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ=0x4223d70a
[0x7@0x800000260000 + 0x0b94]	[        0x3f80147b]	|---> gfx1101.regPA_CL_GB_HORZ_DISC_ADJ=0x3f80147b
[0x7@0x800000260000 + 0x0b98]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x0ba0]	[        0x80000000]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[0x7@0x800000260000 + 0x0ba4]	[        0x40004000]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_BR=0x40004000
[0x7@0x800000260000 + 0x0ba8]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[0x7@0x800000260000 + 0x0bb0]	[        0x44480000]	|---> gfx1101.regPA_CL_VPORT_XSCALE=0x44480000
[0x7@0x800000260000 + 0x0bb4]	[        0x44480000]	|---> gfx1101.regPA_CL_VPORT_XOFFSET=0x44480000
[0x7@0x800000260000 + 0x0bb8]	[        0x44160000]	|---> gfx1101.regPA_CL_VPORT_YSCALE=0x44160000
[0x7@0x800000260000 + 0x0bbc]	[        0x44160000]	|---> gfx1101.regPA_CL_VPORT_YOFFSET=0x44160000
[0x7@0x800000260000 + 0x0bc0]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZSCALE=0x3f000000
[0x7@0x800000260000 + 0x0bc4]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZOFFSET=0x3f000000
[0x7@0x800000260000 + 0x0bc8]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x0bd0]	[        0x00000000]	|---> gfx1101.regPA_SC_VPORT_ZMIN_0=0x0
[0x7@0x800000260000 + 0x0bd4]	[        0x3f800000]	|---> gfx1101.regPA_SC_VPORT_ZMAX_0=0x3f800000
[0x7@0x800000260000 + 0x0bd8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0be0]	[        0x01410f40]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1410f40
[0x7@0x800000260000 + 0x0be4]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x0be8]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000260000 + 0x0bec]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000260000 + 0x0bf0]	[        0x8040f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000260000 + 0x0bf4]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000260000 + 0x0bf8]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000260000 + 0x0bfc]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000260000 + 0x0c00]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000260000 + 0x0c04]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000260000 + 0x0c08]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000260000 + 0x0c0c]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x0c10]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000260000 + 0x0c14]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000260000 + 0x0c18]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000260000 + 0x0c1c]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000260000 + 0x0c20]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000260000 + 0x0c24]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000260000 + 0x0c28]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000260000 + 0x0c2c]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000260000 + 0x0c34]	[        0x00000011]	|---> gfx1101.regVGT_PRIMITIVE_TYPE=0x11
[0x7@0x800000260000 + 0x0c38]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000260000 + 0x0c40]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000260000 + 0x0c44]	[        0x02580320]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x2580320
[0x7@0x800000260000 + 0x0c48]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000260000 + 0x0c4c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000260000 + 0x0c50]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000260000 + 0x0c54]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000260000 + 0x0c58]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000260000 + 0x0c5c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000260000 + 0x0c60]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000260000 + 0x0c64]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000260000 + 0x0c68]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000260000 + 0x0c6c]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000260000 + 0x0c70]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000260000 + 0x0c74]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000260000 + 0x0c78]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000260000 + 0x0c7c]	[        0x01000000]	|---> SRC_ADDR_LO_OR_DATA=0x1000000
[0x7@0x800000260000 + 0x0c80]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x0c84]	[        0x01000000]	|---> DST_ADDR_LO=0x1000000
[0x7@0x800000260000 + 0x0c88]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x0c8c]	[        0x80000280]	|---> BYTE_COUNT=640, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000260000 + 0x0c90]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000260000 + 0x0c94]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000260000 + 0x0c98]	[        0x00400a00]	|---> SRC_ADDR_LO_OR_DATA=0x400a00
[0x7@0x800000260000 + 0x0c9c]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x0ca0]	[        0x00400a00]	|---> DST_ADDR_LO=0x400a00
[0x7@0x800000260000 + 0x0ca4]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x0ca8]	[        0x80000180]	|---> BYTE_COUNT=384, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000260000 + 0x0cac]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0cb4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000260000 + 0x0cb8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000260000 + 0x0cc0]	[        0x08000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x8000000
[0x7@0x800000260000 + 0x0cc4]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000260000 + 0x0cc8]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000260000 + 0x0ccc]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000260000 + 0x0cd0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0cd8]	[        0x0102f700]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x102f700
[0x7@0x800000260000 + 0x0cdc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0ce4]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x0ce8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0cf0]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x0cf4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0cfc]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000260000 + 0x0d00]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0d08]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000260000 + 0x0d0c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0d14]	[        0x012c0190]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x12c0190
[0x7@0x800000260000 + 0x0d18]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0d20]	[        0x01410bc0]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410bc0
[0x7@0x800000260000 + 0x0d24]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0d2c]	[        0x01410f40]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1410f40
[0x7@0x800000260000 + 0x0d30]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x0d34]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000260000 + 0x0d38]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000260000 + 0x0d3c]	[        0x8040f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000260000 + 0x0d40]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000260000 + 0x0d44]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000260000 + 0x0d48]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000260000 + 0x0d4c]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000260000 + 0x0d50]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000260000 + 0x0d54]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000260000 + 0x0d58]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x0d5c]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000260000 + 0x0d60]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000260000 + 0x0d64]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000260000 + 0x0d68]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000260000 + 0x0d6c]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000260000 + 0x0d70]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000260000 + 0x0d74]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000260000 + 0x0d78]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000260000 + 0x0d80]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000260000 + 0x0d84]	[        0x012c0190]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x12c0190
[0x7@0x800000260000 + 0x0d88]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000260000 + 0x0d8c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000260000 + 0x0d90]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000260000 + 0x0d94]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000260000 + 0x0d98]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000260000 + 0x0d9c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000260000 + 0x0da0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000260000 + 0x0da4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000260000 + 0x0da8]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000260000 + 0x0dac]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000260000 + 0x0db0]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000260000 + 0x0db4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0dbc]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000260000 + 0x0dc0]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000260000 + 0x0dc8]	[        0x0c000000]	|---> gfx1101.regCB_COLOR0_VIEW=0xc000000
[0x7@0x800000260000 + 0x0dcc]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000260000 + 0x0dd0]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000260000 + 0x0dd4]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000260000 + 0x0dd8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0de0]	[        0x0102f700]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x102f700
[0x7@0x800000260000 + 0x0de4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0dec]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x0df0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0df8]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x0dfc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0e04]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000260000 + 0x0e08]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0e10]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000260000 + 0x0e14]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0e1c]	[        0x009600c8]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x9600c8
[0x7@0x800000260000 + 0x0e20]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0e28]	[        0x01410c00]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410c00
[0x7@0x800000260000 + 0x0e2c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0e34]	[        0x01410f40]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1410f40
[0x7@0x800000260000 + 0x0e38]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x0e3c]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000260000 + 0x0e40]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000260000 + 0x0e44]	[        0x8040f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000260000 + 0x0e48]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000260000 + 0x0e4c]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000260000 + 0x0e50]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000260000 + 0x0e54]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000260000 + 0x0e58]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000260000 + 0x0e5c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000260000 + 0x0e60]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x0e64]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000260000 + 0x0e68]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000260000 + 0x0e6c]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000260000 + 0x0e70]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000260000 + 0x0e74]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000260000 + 0x0e78]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000260000 + 0x0e7c]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000260000 + 0x0e80]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000260000 + 0x0e88]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000260000 + 0x0e8c]	[        0x009600c8]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x9600c8
[0x7@0x800000260000 + 0x0e90]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000260000 + 0x0e94]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000260000 + 0x0e98]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000260000 + 0x0e9c]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000260000 + 0x0ea0]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000260000 + 0x0ea4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000260000 + 0x0ea8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000260000 + 0x0eac]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000260000 + 0x0eb0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000260000 + 0x0eb4]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000260000 + 0x0eb8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000260000 + 0x0ebc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0ec4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000260000 + 0x0ec8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000260000 + 0x0ed0]	[        0x10000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x10000000
[0x7@0x800000260000 + 0x0ed4]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000260000 + 0x0ed8]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000260000 + 0x0edc]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000260000 + 0x0ee0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0ee8]	[        0x0102f700]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x102f700
[0x7@0x800000260000 + 0x0eec]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0ef4]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x0ef8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0f00]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x0f04]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0f0c]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000260000 + 0x0f10]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0f18]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000260000 + 0x0f1c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0f24]	[        0x004b0064]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x4b0064
[0x7@0x800000260000 + 0x0f28]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0f30]	[        0x01410c40]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410c40
[0x7@0x800000260000 + 0x0f34]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x0f3c]	[        0x01410f40]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1410f40
[0x7@0x800000260000 + 0x0f40]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x0f44]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000260000 + 0x0f48]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000260000 + 0x0f4c]	[        0x8040f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000260000 + 0x0f50]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000260000 + 0x0f54]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000260000 + 0x0f58]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000260000 + 0x0f5c]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000260000 + 0x0f60]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000260000 + 0x0f64]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000260000 + 0x0f68]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x0f6c]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000260000 + 0x0f70]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000260000 + 0x0f74]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000260000 + 0x0f78]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000260000 + 0x0f7c]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000260000 + 0x0f80]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000260000 + 0x0f84]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000260000 + 0x0f88]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000260000 + 0x0f90]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000260000 + 0x0f94]	[        0x004b0064]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x4b0064
[0x7@0x800000260000 + 0x0f98]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000260000 + 0x0f9c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000260000 + 0x0fa0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000260000 + 0x0fa4]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000260000 + 0x0fa8]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000260000 + 0x0fac]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000260000 + 0x0fb0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000260000 + 0x0fb4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000260000 + 0x0fb8]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000260000 + 0x0fbc]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000260000 + 0x0fc0]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000260000 + 0x0fc4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0fcc]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000260000 + 0x0fd0]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000260000 + 0x0fd8]	[        0x14000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x14000000
[0x7@0x800000260000 + 0x0fdc]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000260000 + 0x0fe0]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000260000 + 0x0fe4]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000260000 + 0x0fe8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0ff0]	[        0x0102f700]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x102f700
[0x7@0x800000260000 + 0x0ff4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x0ffc]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x1000]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1008]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x100c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1014]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000260000 + 0x1018]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1020]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000260000 + 0x1024]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x102c]	[        0x00250032]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x250032
[0x7@0x800000260000 + 0x1030]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x1038]	[        0x01410c80]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410c80
[0x7@0x800000260000 + 0x103c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x1044]	[        0x01410f40]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1410f40
[0x7@0x800000260000 + 0x1048]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x104c]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000260000 + 0x1050]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000260000 + 0x1054]	[        0x8040f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000260000 + 0x1058]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000260000 + 0x105c]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000260000 + 0x1060]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000260000 + 0x1064]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000260000 + 0x1068]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000260000 + 0x106c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000260000 + 0x1070]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x1074]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000260000 + 0x1078]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000260000 + 0x107c]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000260000 + 0x1080]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000260000 + 0x1084]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000260000 + 0x1088]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000260000 + 0x108c]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000260000 + 0x1090]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000260000 + 0x1098]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000260000 + 0x109c]	[        0x00250032]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x250032
[0x7@0x800000260000 + 0x10a0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000260000 + 0x10a4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000260000 + 0x10a8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000260000 + 0x10ac]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000260000 + 0x10b0]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000260000 + 0x10b4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000260000 + 0x10b8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000260000 + 0x10bc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000260000 + 0x10c0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000260000 + 0x10c4]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000260000 + 0x10c8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000260000 + 0x10cc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x10d4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000260000 + 0x10d8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000260000 + 0x10e0]	[        0x18000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x18000000
[0x7@0x800000260000 + 0x10e4]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000260000 + 0x10e8]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000260000 + 0x10ec]	[        0x00000438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x438
[0x7@0x800000260000 + 0x10f0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x10f8]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x0
[0x7@0x800000260000 + 0x10fc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1104]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x1108]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1110]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0x0
[0x7@0x800000260000 + 0x1114]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x111c]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000260000 + 0x1120]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1128]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000260000 + 0x112c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1134]	[        0x00120019]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x120019
[0x7@0x800000260000 + 0x1138]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x1140]	[        0x01410cc0]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410cc0
[0x7@0x800000260000 + 0x1144]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x114c]	[        0x01410f40]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1410f40
[0x7@0x800000260000 + 0x1150]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x1154]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000260000 + 0x1158]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000260000 + 0x115c]	[        0x8040f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000260000 + 0x1160]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000260000 + 0x1164]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000260000 + 0x1168]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000260000 + 0x116c]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000260000 + 0x1170]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000260000 + 0x1174]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000260000 + 0x1178]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x117c]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000260000 + 0x1180]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000260000 + 0x1184]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000260000 + 0x1188]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000260000 + 0x118c]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000260000 + 0x1190]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000260000 + 0x1194]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000260000 + 0x1198]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000260000 + 0x11a0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000260000 + 0x11a4]	[        0x00120019]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x120019
[0x7@0x800000260000 + 0x11a8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000260000 + 0x11ac]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000260000 + 0x11b0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000260000 + 0x11b4]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000260000 + 0x11b8]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000260000 + 0x11bc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000260000 + 0x11c0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000260000 + 0x11c4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000260000 + 0x11c8]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000260000 + 0x11cc]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000260000 + 0x11d0]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000260000 + 0x11d4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x11dc]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000260000 + 0x11e0]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000260000 + 0x11e8]	[        0x1c000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x1c000000
[0x7@0x800000260000 + 0x11ec]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000260000 + 0x11f0]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000260000 + 0x11f4]	[        0x00000438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x438
[0x7@0x800000260000 + 0x11f8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1200]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x0
[0x7@0x800000260000 + 0x1204]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x120c]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x1210]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1218]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0x0
[0x7@0x800000260000 + 0x121c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1224]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000260000 + 0x1228]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1230]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000260000 + 0x1234]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x123c]	[        0x0009000c]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x9000c
[0x7@0x800000260000 + 0x1240]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x1248]	[        0x01410d00]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410d00
[0x7@0x800000260000 + 0x124c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x1254]	[        0x01410f40]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1410f40
[0x7@0x800000260000 + 0x1258]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x125c]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000260000 + 0x1260]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000260000 + 0x1264]	[        0x8040c52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1036, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000260000 + 0x1268]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000260000 + 0x126c]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000260000 + 0x1270]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000260000 + 0x1274]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000260000 + 0x1278]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000260000 + 0x127c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000260000 + 0x1280]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x1284]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000260000 + 0x1288]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000260000 + 0x128c]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000260000 + 0x1290]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000260000 + 0x1294]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000260000 + 0x1298]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000260000 + 0x129c]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000260000 + 0x12a0]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000260000 + 0x12a8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000260000 + 0x12ac]	[        0x0009000c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x9000c
[0x7@0x800000260000 + 0x12b0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000260000 + 0x12b4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000260000 + 0x12b8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000260000 + 0x12bc]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000260000 + 0x12c0]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000260000 + 0x12c4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000260000 + 0x12c8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000260000 + 0x12cc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000260000 + 0x12d0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000260000 + 0x12d4]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000260000 + 0x12d8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000260000 + 0x12dc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x12e4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000260000 + 0x12e8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000260000 + 0x12f0]	[        0x20000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x20000000
[0x7@0x800000260000 + 0x12f4]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000260000 + 0x12f8]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000260000 + 0x12fc]	[        0x00000438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x438
[0x7@0x800000260000 + 0x1300]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1308]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x0
[0x7@0x800000260000 + 0x130c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1314]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x1318]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1320]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0x0
[0x7@0x800000260000 + 0x1324]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x132c]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000260000 + 0x1330]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1338]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000260000 + 0x133c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1344]	[        0x00040006]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x40006
[0x7@0x800000260000 + 0x1348]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x1350]	[        0x01410d40]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410d40
[0x7@0x800000260000 + 0x1354]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x135c]	[        0x01410f40]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1410f40
[0x7@0x800000260000 + 0x1360]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x1364]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000260000 + 0x1368]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000260000 + 0x136c]	[        0x8040c52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1036, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000260000 + 0x1370]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000260000 + 0x1374]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000260000 + 0x1378]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000260000 + 0x137c]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000260000 + 0x1380]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000260000 + 0x1384]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000260000 + 0x1388]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x138c]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000260000 + 0x1390]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000260000 + 0x1394]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000260000 + 0x1398]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000260000 + 0x139c]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000260000 + 0x13a0]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000260000 + 0x13a4]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000260000 + 0x13a8]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000260000 + 0x13b0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000260000 + 0x13b4]	[        0x00040006]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x40006
[0x7@0x800000260000 + 0x13b8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000260000 + 0x13bc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000260000 + 0x13c0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000260000 + 0x13c4]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000260000 + 0x13c8]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000260000 + 0x13cc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000260000 + 0x13d0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000260000 + 0x13d4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000260000 + 0x13d8]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000260000 + 0x13dc]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000260000 + 0x13e0]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000260000 + 0x13e4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x13ec]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000260000 + 0x13f0]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000260000 + 0x13f8]	[        0x24000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x24000000
[0x7@0x800000260000 + 0x13fc]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000260000 + 0x1400]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000260000 + 0x1404]	[        0x00000438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x438
[0x7@0x800000260000 + 0x1408]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1410]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x0
[0x7@0x800000260000 + 0x1414]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x141c]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x1420]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1428]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0x0
[0x7@0x800000260000 + 0x142c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1434]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000260000 + 0x1438]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1440]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000260000 + 0x1444]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x144c]	[        0x00020003]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x20003
[0x7@0x800000260000 + 0x1450]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x1458]	[        0x01410d80]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410d80
[0x7@0x800000260000 + 0x145c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x1464]	[        0x01410f40]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1410f40
[0x7@0x800000260000 + 0x1468]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x146c]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000260000 + 0x1470]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000260000 + 0x1474]	[        0x8040c52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1036, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000260000 + 0x1478]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000260000 + 0x147c]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000260000 + 0x1480]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000260000 + 0x1484]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000260000 + 0x1488]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000260000 + 0x148c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000260000 + 0x1490]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x1494]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000260000 + 0x1498]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000260000 + 0x149c]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000260000 + 0x14a0]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000260000 + 0x14a4]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000260000 + 0x14a8]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000260000 + 0x14ac]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000260000 + 0x14b0]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000260000 + 0x14b8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000260000 + 0x14bc]	[        0x00020003]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x20003
[0x7@0x800000260000 + 0x14c0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000260000 + 0x14c4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000260000 + 0x14c8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000260000 + 0x14cc]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000260000 + 0x14d0]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000260000 + 0x14d4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000260000 + 0x14d8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000260000 + 0x14dc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000260000 + 0x14e0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000260000 + 0x14e4]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000260000 + 0x14e8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000260000 + 0x14ec]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x14f4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000260000 + 0x14f8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000260000 + 0x1500]	[        0x28000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x28000000
[0x7@0x800000260000 + 0x1504]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000260000 + 0x1508]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000260000 + 0x150c]	[        0x00000438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x438
[0x7@0x800000260000 + 0x1510]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1518]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x0
[0x7@0x800000260000 + 0x151c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1524]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x1528]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1530]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0x0
[0x7@0x800000260000 + 0x1534]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x153c]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000260000 + 0x1540]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1548]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000260000 + 0x154c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1554]	[        0x00010001]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x10001
[0x7@0x800000260000 + 0x1558]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x1560]	[        0x01410dc0]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410dc0
[0x7@0x800000260000 + 0x1564]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x156c]	[        0x01410f40]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1410f40
[0x7@0x800000260000 + 0x1570]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000260000 + 0x1574]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000260000 + 0x1578]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000260000 + 0x157c]	[        0x8040c52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1036, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000260000 + 0x1580]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000260000 + 0x1584]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000260000 + 0x1588]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000260000 + 0x158c]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000260000 + 0x1590]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000260000 + 0x1594]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000260000 + 0x1598]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x159c]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000260000 + 0x15a0]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000260000 + 0x15a4]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000260000 + 0x15a8]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000260000 + 0x15ac]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000260000 + 0x15b0]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000260000 + 0x15b4]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000260000 + 0x15b8]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000260000 + 0x15c0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000260000 + 0x15c4]	[        0x00010001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x10001
[0x7@0x800000260000 + 0x15c8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000260000 + 0x15cc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000260000 + 0x15d0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000260000 + 0x15d4]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000260000 + 0x15d8]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000260000 + 0x15dc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000260000 + 0x15e0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000260000 + 0x15e4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000260000 + 0x15e8]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000260000 + 0x15ec]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000260000 + 0x15f0]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000260000 + 0x15f4]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000260000 + 0x15fc]	[        0x00000002]	|---> gfx1101.regVGT_GS_OUT_PRIM_TYPE=0x2
[0x7@0x800000260000 + 0x1600]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1608]	[        0x0000aa00]	|---> gfx1101.regDB_ALPHA_TO_MASK=0xaa00
[0x7@0x800000260000 + 0x160c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1614]	[        0x00000000]	|---> gfx1101.regCB_BLEND0_CONTROL=0x0
[0x7@0x800000260000 + 0x1618]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1620]	[        0x06000600]	|---> gfx1101.regSX_MRT0_BLEND_OPT=0x6000600
[0x7@0x800000260000 + 0x1624]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x162c]	[        0x00cc0010]	|---> gfx1101.regCB_COLOR_CONTROL=0xcc0010
[0x7@0x800000260000 + 0x1630]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1638]	[        0x00080008]	|---> gfx1101.regPA_SU_POINT_SIZE=0x80008
[0x7@0x800000260000 + 0x163c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1644]	[        0x00080008]	|---> gfx1101.regPA_SU_POINT_MINMAX=0x80008
[0x7@0x800000260000 + 0x1648]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1650]	[        0x00000008]	|---> gfx1101.regPA_SU_LINE_CNTL=0x8
[0x7@0x800000260000 + 0x1654]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x165c]	[        0x00080242]	|---> gfx1101.regPA_SU_SC_MODE_CNTL=0x80242
[0x7@0x800000260000 + 0x1660]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1668]	[        0x00000036]	|---> gfx1101.regDB_DEPTH_CONTROL=0x36
[0x7@0x800000260000 + 0x166c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x1674]	[        0x0000a000]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0xa000
[0x7@0x800000260000 + 0x1678]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x1680]	[        0x602c0006]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0006
[0x7@0x800000260000 + 0x1684]	[        0x00400028]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x400028
[0x7@0x800000260000 + 0x1688]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1690]	[        0x00000004]	|---> gfx1101.regSPI_VS_OUT_CONFIG=0x4
[0x7@0x800000260000 + 0x1694]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x169c]	[        0x0000043f]	|---> gfx1101.regPA_CL_VTE_CNTL=0x43f
[0x7@0x800000260000 + 0x16a0]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x16a8]	[        0x09bc0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x9bc0001
[0x7@0x800000260000 + 0x16ac]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000260000 + 0x16b4]	[        0x000005ff]	|---> gfx1101.regGE_PC_ALLOC=0x5ff
[0x7@0x800000260000 + 0x16b8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x16c0]	[        0x000a0000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0xa0000
[0x7@0x800000260000 + 0x16c4]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000260000 + 0x16cc]	[        0x0000c006]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0xc006
[0x7@0x800000260000 + 0x16d0]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x7@0x800000260000 + 0x16d4]	[        0x022c0006]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x22c0006
[0x7@0x800000260000 + 0x16d8]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x7@0x800000260000 + 0x16dc]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x16e4]	[        0x00000002]	|---> gfx1101.regSPI_PS_INPUT_ENA=0x2
[0x7@0x800000260000 + 0x16e8]	[        0x0000f077]	|---> gfx1101.regSPI_PS_INPUT_ADDR=0xf077
[0x7@0x800000260000 + 0x16ec]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x16f4]	[        0x00000003]	|---> gfx1101.regSPI_PS_IN_CONTROL=0x3
[0x7@0x800000260000 + 0x16f8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1700]	[        0x01020000]	|---> gfx1101.regCB_COLOR0_BASE=0x1020000
[0x7@0x800000260000 + 0x1704]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000260000 + 0x170c]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x0
[0x7@0x800000260000 + 0x1710]	[        0x0002880a]	|---> gfx1101.regCB_COLOR0_INFO=0x2880a
[0x7@0x800000260000 + 0x1714]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000260000 + 0x1718]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000260000 + 0x171c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1724]	[        0x01022300]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x1022300
[0x7@0x800000260000 + 0x1728]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1730]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x1734]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x173c]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000260000 + 0x1740]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1748]	[        0x00c7c257]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xc7c257
[0x7@0x800000260000 + 0x174c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1754]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000260000 + 0x1758]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1760]	[        0x0104e300]	|---> gfx1101.regDB_HTILE_DATA_BASE=0x104e300
[0x7@0x800000260000 + 0x1764]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x176c]	[        0x0257031f]	|---> gfx1101.regDB_DEPTH_SIZE_XY=0x257031f
[0x7@0x800000260000 + 0x1770]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[0x7@0x800000260000 + 0x1778]	[        0xaa900983]	|---> gfx1101.regDB_Z_INFO=0xaa900983
[0x7@0x800000260000 + 0x177c]	[        0x20100000]	|---> gfx1101.regDB_STENCIL_INFO=0x20100000
[0x7@0x800000260000 + 0x1780]	[        0x0104c000]	|---> gfx1101.regDB_Z_READ_BASE=0x104c000
[0x7@0x800000260000 + 0x1784]	[        0x0104c000]	|---> gfx1101.regDB_STENCIL_READ_BASE=0x104c000
[0x7@0x800000260000 + 0x1788]	[        0x0104c000]	|---> gfx1101.regDB_Z_WRITE_BASE=0x104c000
[0x7@0x800000260000 + 0x178c]	[        0x0104c000]	|---> gfx1101.regDB_STENCIL_WRITE_BASE=0x104c000
[0x7@0x800000260000 + 0x1790]	[        0xc0056900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (6 words, type: 3, hdr: 0xc0056900)
[0x7@0x800000260000 + 0x1798]	[        0x00ffff80]	|---> gfx1101.regDB_Z_READ_BASE_HI=0xffff80
[0x7@0x800000260000 + 0x179c]	[        0x00ffff80]	|---> gfx1101.regDB_STENCIL_READ_BASE_HI=0xffff80
[0x7@0x800000260000 + 0x17a0]	[        0x00ffff80]	|---> gfx1101.regDB_Z_WRITE_BASE_HI=0xffff80
[0x7@0x800000260000 + 0x17a4]	[        0x00ffff80]	|---> gfx1101.regDB_STENCIL_WRITE_BASE_HI=0xffff80
[0x7@0x800000260000 + 0x17a8]	[        0x00ffff80]	|---> gfx1101.regDB_HTILE_DATA_BASE_HI=0xffff80
[0x7@0x800000260000 + 0x17ac]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x17b4]	[        0x00000000]	|---> gfx1101.regDB_STENCIL_CLEAR=0x0
[0x7@0x800000260000 + 0x17b8]	[        0x3f800000]	|---> gfx1101.regDB_DEPTH_CLEAR=0x3f800000
[0x7@0x800000260000 + 0x17bc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x17c4]	[        0x00000000]	|---> gfx1101.regDB_DEPTH_VIEW=0x0
[0x7@0x800000260000 + 0x17c8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x17d0]	[        0x00040002]	|---> gfx1101.regDB_HTILE_SURFACE=0x40002
[0x7@0x800000260000 + 0x17d4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x17dc]	[        0x02580320]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x2580320
[0x7@0x800000260000 + 0x17e0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x17e8]	[        0x11fc00a0]	|---> gfx1101.regPA_SC_BINNER_CNTL_0=0x11fc00a0
[0x7@0x800000260000 + 0x17ec]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x17f4]	[        0x01000000]	|---> gfx1101.regPA_CL_CLIP_CNTL=0x1000000
[0x7@0x800000260000 + 0x17f8]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000260000 + 0x1800]	[        0x00877240]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x877240
[0x7@0x800000260000 + 0x1804]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x0
[0x7@0x800000260000 + 0x1808]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x1810]	[        0x01410e00]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410e00
[0x7@0x800000260000 + 0x1814]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x181c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000260000 + 0x1820]	[        0xc0056900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (6 words, type: 3, hdr: 0xc0056900)
[0x7@0x800000260000 + 0x1828]	[        0x0000003d]	|---> gfx1101.regPA_SU_VTX_CNTL=0x3d
[0x7@0x800000260000 + 0x182c]	[        0x40d92c60]	|---> gfx1101.regPA_CL_GB_VERT_CLIP_ADJ=0x40d92c60
[0x7@0x800000260000 + 0x1830]	[        0x3f80369d]	|---> gfx1101.regPA_CL_GB_VERT_DISC_ADJ=0x3f80369d
[0x7@0x800000260000 + 0x1834]	[        0x40a28f5c]	|---> gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ=0x40a28f5c
[0x7@0x800000260000 + 0x1838]	[        0x3f8028f6]	|---> gfx1101.regPA_CL_GB_HORZ_DISC_ADJ=0x3f8028f6
[0x7@0x800000260000 + 0x183c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000260000 + 0x1844]	[        0x00120018]	|---> gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET=0x120018
[0x7@0x800000260000 + 0x1848]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x1850]	[        0x80000000]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[0x7@0x800000260000 + 0x1854]	[        0x02580320]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_BR=0x2580320
[0x7@0x800000260000 + 0x1858]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[0x7@0x800000260000 + 0x1860]	[        0x43c80000]	|---> gfx1101.regPA_CL_VPORT_XSCALE=0x43c80000
[0x7@0x800000260000 + 0x1864]	[        0x43c80000]	|---> gfx1101.regPA_CL_VPORT_XOFFSET=0x43c80000
[0x7@0x800000260000 + 0x1868]	[        0xc3960000]	|---> gfx1101.regPA_CL_VPORT_YSCALE=0xc3960000
[0x7@0x800000260000 + 0x186c]	[        0x43960000]	|---> gfx1101.regPA_CL_VPORT_YOFFSET=0x43960000
[0x7@0x800000260000 + 0x1870]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZSCALE=0x3f000000
[0x7@0x800000260000 + 0x1874]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZOFFSET=0x3f000000
[0x7@0x800000260000 + 0x1878]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000260000 + 0x1880]	[        0x00000000]	|---> gfx1101.regPA_SC_VPORT_ZMIN_0=0x0
[0x7@0x800000260000 + 0x1884]	[        0x3f800000]	|---> gfx1101.regPA_SC_VPORT_ZMAX_0=0x3f800000
[0x7@0x800000260000 + 0x1888]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[0x7@0x800000260000 + 0x1890]	[        0x00000000]	|---> gfx1101.regSPI_PS_INPUT_CNTL_0=0x0
[0x7@0x800000260000 + 0x1894]	[        0x00000001]	|---> gfx1101.regSPI_PS_INPUT_CNTL_1=0x1
[0x7@0x800000260000 + 0x1898]	[        0x00000002]	|---> gfx1101.regSPI_PS_INPUT_CNTL_2=0x2
[0x7@0x800000260000 + 0x189c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x18a4]	[        0x014112c0]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x14112c0
[0x7@0x800000260000 + 0x18a8]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000260000 + 0x18ac]	[        0x8040f514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000260000 + 0x18b0]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000260000 + 0x18b4]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000260000 + 0x18b8]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000260000 + 0x18bc]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000260000 + 0x18c0]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000260000 + 0x18c4]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000260000 + 0x18c8]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000260000 + 0x18cc]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000260000 + 0x18d0]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000260000 + 0x18d4]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000260000 + 0x18d8]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000260000 + 0x18dc]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000260000 + 0x18e0]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000260000 + 0x18e4]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000260000 + 0x18e8]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000260000 + 0x18f0]	[        0x00000004]	|---> gfx1101.regVGT_PRIMITIVE_TYPE=0x4
[0x7@0x800000260000 + 0x18f4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x18fc]	[        0x00c00001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0xc00001
[0x7@0x800000260000 + 0x1900]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[0x7@0x800000260000 + 0x1908]	[        0x01800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x1800000
[0x7@0x800000260000 + 0x190c]	[        0x000c8001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0xc8001
[0x7@0x800000260000 + 0x1910]	[        0x00033066]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x33066
[0x7@0x800000260000 + 0x1914]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x7@0x800000260000 + 0x1918]	[        0x00e00000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_16=0xe00000
[0x7@0x800000260000 + 0x191c]	[        0x000c8001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_17=0xc8001
[0x7@0x800000260000 + 0x1920]	[        0x00033066]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_18=0x33066
[0x7@0x800000260000 + 0x1924]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_19=0x1003c3ac
[0x7@0x800000260000 + 0x1928]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000260000 + 0x1930]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000260000 + 0x1934]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000260000 + 0x1938]	[        0x00033066]	|---> INDEX_COUNT=208998
[0x7@0x800000260000 + 0x193c]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000260000 + 0x1940]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000260000 + 0x1944]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000260000 + 0x1948]	[        0x00a00000]	|---> SRC_ADDR_LO_OR_DATA=0xa00000
[0x7@0x800000260000 + 0x194c]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x1950]	[        0x00a00000]	|---> DST_ADDR_LO=0xa00000
[0x7@0x800000260000 + 0x1954]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x1958]	[        0x80000980]	|---> BYTE_COUNT=2432, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000260000 + 0x195c]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000260000 + 0x1960]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000260000 + 0x1964]	[        0x00c00600]	|---> SRC_ADDR_LO_OR_DATA=0xc00600
[0x7@0x800000260000 + 0x1968]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x196c]	[        0x00c00600]	|---> DST_ADDR_LO=0xc00600
[0x7@0x800000260000 + 0x1970]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000260000 + 0x1974]	[        0x80000500]	|---> BYTE_COUNT=1280, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000260000 + 0x1978]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000260000 + 0x197c]	[        0xe0300000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=3, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=1
[0x7@0x800000260000 + 0x1980]	[        0x00000000]	|---> SRC_ADDR_LO_OR_DATA=0x0
[0x7@0x800000260000 + 0x1984]	[        0x00000000]	|---> SRC_ADDR_HI=0x0
[0x7@0x800000260000 + 0x1988]	[        0x00000000]	|---> DST_ADDR_LO=0x0
[0x7@0x800000260000 + 0x198c]	[        0x00000000]	|---> DST_ADDR_HI=0x0
[0x7@0x800000260000 + 0x1990]	[        0x00000000]	|---> BYTE_COUNT=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=0
[0x7@0x800000260000 + 0x1994]	[        0xc0011000]	Opcode 0x10 [PKT3_NOP] (2 words, type: 3, hdr: 0xc0011000)
Done decoding IB

Shader from 0x7@[0x800000260000 + 0x30c] at 0x7@0x800000401200, type COMPUTE (2), size 56
Shader registers (unfiltered):
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x260218) == 0x4012
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x260224) == 0x3c0000
		VGPRS[0:5] == 0x0
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x260228) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260270) == 0x4000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260274) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x26024c) == 0x1410d00
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x2602e4) == 0x8080808
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x2602e8) == 0x8080808
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260268) == 0x2230000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26026c) == 0x8001
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000401200 + 0x0   ] = 0x360000ff		v_and_b32_e32 v0, 0x3ff, v0                                	
    pgm[7@0x800000401200 + 0x4   ] = 0x000003ff	;;                                                          	
    pgm[7@0x800000401200 + 0x8   ] = 0x8400860c		s_lshl_b32 s0, s12, 6                                      	
    pgm[7@0x800000401200 + 0xc   ] = 0x7e020205		v_mov_b32_e32 v1, s5                                       	
    pgm[7@0x800000401200 + 0x10  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000401200 + 0x14  ] = 0xd6470002		v_add_lshl_u32 v2, s0, v0, 3                               	
    pgm[7@0x800000401200 + 0x18  ] = 0x020e0000	;;                                                          	
    pgm[7@0x800000401200 + 0x1c  ] = 0x7e000204		v_mov_b32_e32 v0, s4                                       	
    pgm[7@0x800000401200 + 0x20  ] = 0xe06c0000		buffer_store_b64 v[0:1], v2, s[8:11], 0 offen              	
    pgm[7@0x800000401200 + 0x24  ] = 0x80420002	;;                                                          	
    pgm[7@0x800000401200 + 0x28  ] = 0xbf800000		s_nop 0                                                    	
    pgm[7@0x800000401200 + 0x2c  ] = 0xbfb60003		s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)                       	
    pgm[7@0x800000401200 + 0x30  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000401200 + 0x34  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x354] at 0x7@0x800000401200, type COMPUTE (2), size 56
Shader registers (unfiltered):
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x260218) == 0x4012
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x260224) == 0x3c0000
		VGPRS[0:5] == 0x0
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x260228) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x26033c) == 0x10000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260340) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x260328) == 0x1410d10
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26034c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260350) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260334) == 0x4e30000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x260338) == 0x8001
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000401200 + 0x0   ] = 0x360000ff		v_and_b32_e32 v0, 0x3ff, v0                                	
    pgm[7@0x800000401200 + 0x4   ] = 0x000003ff	;;                                                          	
    pgm[7@0x800000401200 + 0x8   ] = 0x8400860c		s_lshl_b32 s0, s12, 6                                      	
    pgm[7@0x800000401200 + 0xc   ] = 0x7e020205		v_mov_b32_e32 v1, s5                                       	
    pgm[7@0x800000401200 + 0x10  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000401200 + 0x14  ] = 0xd6470002		v_add_lshl_u32 v2, s0, v0, 3                               	
    pgm[7@0x800000401200 + 0x18  ] = 0x020e0000	;;                                                          	
    pgm[7@0x800000401200 + 0x1c  ] = 0x7e000204		v_mov_b32_e32 v0, s4                                       	
    pgm[7@0x800000401200 + 0x20  ] = 0xe06c0000		buffer_store_b64 v[0:1], v2, s[8:11], 0 offen              	
    pgm[7@0x800000401200 + 0x24  ] = 0x80420002	;;                                                          	
    pgm[7@0x800000401200 + 0x28  ] = 0xbf800000		s_nop 0                                                    	
    pgm[7@0x800000401200 + 0x2c  ] = 0xbfb60003		s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)                       	
    pgm[7@0x800000401200 + 0x30  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000401200 + 0x34  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x3c4] at 0x7@0x800000401200, type COMPUTE (2), size 56
Shader registers (unfiltered):
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x260218) == 0x4012
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x260224) == 0x3c0000
		VGPRS[0:5] == 0x0
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x260228) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260384) == 0xc000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260388) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x260370) == 0x1410d20
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x2603bc) == 0x8080808
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x2603c0) == 0x8080808
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x26037c) == 0x2f78000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x260380) == 0x8001
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000401200 + 0x0   ] = 0x360000ff		v_and_b32_e32 v0, 0x3ff, v0                                	
    pgm[7@0x800000401200 + 0x4   ] = 0x000003ff	;;                                                          	
    pgm[7@0x800000401200 + 0x8   ] = 0x8400860c		s_lshl_b32 s0, s12, 6                                      	
    pgm[7@0x800000401200 + 0xc   ] = 0x7e020205		v_mov_b32_e32 v1, s5                                       	
    pgm[7@0x800000401200 + 0x10  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000401200 + 0x14  ] = 0xd6470002		v_add_lshl_u32 v2, s0, v0, 3                               	
    pgm[7@0x800000401200 + 0x18  ] = 0x020e0000	;;                                                          	
    pgm[7@0x800000401200 + 0x1c  ] = 0x7e000204		v_mov_b32_e32 v0, s4                                       	
    pgm[7@0x800000401200 + 0x20  ] = 0xe06c0000		buffer_store_b64 v[0:1], v2, s[8:11], 0 offen              	
    pgm[7@0x800000401200 + 0x24  ] = 0x80420002	;;                                                          	
    pgm[7@0x800000401200 + 0x28  ] = 0xbf800000		s_nop 0                                                    	
    pgm[7@0x800000401200 + 0x2c  ] = 0xbfb60003		s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)                       	
    pgm[7@0x800000401200 + 0x30  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000401200 + 0x34  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x44c] at 0x7@0x800000400400, type COMPUTE (2), size 60
Shader registers (unfiltered):
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400400 + 0x0   ] = 0x360000ff		v_and_b32_e32 v0, 0x3ff, v0                                	
    pgm[7@0x800000400400 + 0x4   ] = 0x000003ff	;;                                                          	
    pgm[7@0x800000400400 + 0x8   ] = 0x8400860c		s_lshl_b32 s0, s12, 6                                      	
    pgm[7@0x800000400400 + 0xc   ] = 0x7e020205		v_mov_b32_e32 v1, s5                                       	
    pgm[7@0x800000400400 + 0x10  ] = 0x7e040206		v_mov_b32_e32 v2, s6                                       	
    pgm[7@0x800000400400 + 0x14  ] = 0x7e060207		v_mov_b32_e32 v3, s7                                       	
    pgm[7@0x800000400400 + 0x18  ] = 0xd6470004		v_add_lshl_u32 v4, s0, v0, 4                               	
    pgm[7@0x800000400400 + 0x1c  ] = 0x02120000	;;                                                          	
    pgm[7@0x800000400400 + 0x20  ] = 0x7e000204		v_mov_b32_e32 v0, s4                                       	
    pgm[7@0x800000400400 + 0x24  ] = 0xe0740000		buffer_store_b128 v[0:3], v4, s[8:11], 0 offen             	
    pgm[7@0x800000400400 + 0x28  ] = 0x80420004	;;                                                          	
    pgm[7@0x800000400400 + 0x2c  ] = 0xbf800000		s_nop 0                                                    	
    pgm[7@0x800000400400 + 0x30  ] = 0xbfb60003		s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)                       	
    pgm[7@0x800000400400 + 0x34  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400400 + 0x38  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x9a0] at 0x7@0x800000400e00, type PS (0), size 116
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260480) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x260608) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26063c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x260648) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2605f4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x260624) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x260618) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x260630) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x26060c) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x260604) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x260600) == 0x0
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x0
	gfx1101.regCB_COLOR_CONTROL(7@0x260498) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x260474) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260504) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260670) == 0x20100000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x1
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x26066c) == 0xaa900983
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x18
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x1
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x1
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x5
		ALLOW_EXPCLEAR[27:27] == 0x1
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x1
		ZRANGE_PRECISION[31:31] == 0x1
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260580) == 0x3ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0x1ff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x2607a4) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260838) == 0x4123d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x26083c) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260830) == 0x4159d037
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260834) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260868) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260864) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260870) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x26086c) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260878) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260874) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26055c) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260744) == 0x19fc00a0
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x1
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x1
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x2604f8) == 0xaa959a6a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x6
		ER_RECT[8:11] == 0xa
		ER_LINE_LR[12:17] == 0x19
		ER_LINE_RL[18:23] == 0x25
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260858) == 0x4b00640
		BR_X[0:14] == 0x640
		BR_Y[16:30] == 0x4b0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260854) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260888) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260884) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x2606d0) == 0x4b00640
		BR_X[0:14] == 0x640
		BR_Y[16:30] == 0x4b0
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x2604c8) == 0x8
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x2604bc) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1101.regPA_SU_POINT_SIZE(7@0x2604b0) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x2604e0) == 0x80245
		CULL_FRONT[0:0] == 0x1
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x26082c) == 0x35
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x6
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2605b4) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2605b0) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x26059c) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260510) == 0xe000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260598) == 0x400e
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26051c) == 0x602c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x3
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2605a0) == 0x2c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260520) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2605a4) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260574) == 0x83c0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3c
		INST_PREF_SIZE[23:28] == 0x10
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x26058c) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2607bc) == 0x8771c0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2607c0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x260960) == 0x1400001
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x26099c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2608b0) == 0x1410f40
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2607fc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x2607d0) == 0x1410a00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x26048c) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x260468) == 0x2
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260954) == 0x4
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400e00 + 0x0   ] = 0xbe80017e		s_mov_b64 s[0:1], exec                                     	
    pgm[7@0x800000400e00 + 0x4   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400e00 + 0x8   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400e00 + 0xc   ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400e00 + 0x10  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400e00 + 0x14  ] = 0xce0f0207		lds_param_load v7, attr0.z wait_vdst:15                    	
    pgm[7@0x800000400e00 + 0x18  ] = 0xbefe0100		s_mov_b64 exec, s[0:1]                                     	
    pgm[7@0x800000400e00 + 0x1c  ] = 0xcd000200		v_interp_p10_f32 v0, v5, v2, v5 wait_exp:2                 	
    pgm[7@0x800000400e00 + 0x20  ] = 0x04160505	;;                                                          	
    pgm[7@0x800000400e00 + 0x24  ] = 0xcd000101		v_interp_p10_f32 v1, v6, v2, v6 wait_exp:1                 	
    pgm[7@0x800000400e00 + 0x28  ] = 0x041a0506	;;                                                          	
    pgm[7@0x800000400e00 + 0x2c  ] = 0xcd000002		v_interp_p10_f32 v2, v7, v2, v7 wait_exp:0                 	
    pgm[7@0x800000400e00 + 0x30  ] = 0x041e0507	;;                                                          	
    pgm[7@0x800000400e00 + 0x34  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800000400e00 + 0x38  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v3, v0 wait_exp:7                  	
    pgm[7@0x800000400e00 + 0x3c  ] = 0x04020705	;;                                                          	
    pgm[7@0x800000400e00 + 0x40  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v3, v1 wait_exp:7                  	
    pgm[7@0x800000400e00 + 0x44  ] = 0x04060706	;;                                                          	
    pgm[7@0x800000400e00 + 0x48  ] = 0xbf870003		s_delay_alu instid0(VALU_DEP_3)                            	
    pgm[7@0x800000400e00 + 0x4c  ] = 0xcd010702		v_interp_p2_f32 v2, v7, v3, v2 wait_exp:7                  	
    pgm[7@0x800000400e00 + 0x50  ] = 0x040a0707	;;                                                          	
    pgm[7@0x800000400e00 + 0x54  ] = 0x7e0602f2		v_mov_b32_e32 v3, 1.0                                      	
    pgm[7@0x800000400e00 + 0x58  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400e00 + 0x5c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400e00 + 0x60  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400e00 + 0x64  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400e00 + 0x68  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400e00 + 0x6c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400e00 + 0x70  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x9a0] at 0x7@0x800000e00000, type ES (5), size 1736
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260480) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x260608) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26063c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x260648) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2605f4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x260624) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x260618) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x260630) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x26060c) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x260604) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x260600) == 0x0
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x0
	gfx1101.regCB_COLOR_CONTROL(7@0x260498) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x260474) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260504) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260670) == 0x20100000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x1
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x26066c) == 0xaa900983
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x18
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x1
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x1
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x5
		ALLOW_EXPCLEAR[27:27] == 0x1
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x1
		ZRANGE_PRECISION[31:31] == 0x1
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260580) == 0x3ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0x1ff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x2607a4) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260838) == 0x4123d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x26083c) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260830) == 0x4159d037
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260834) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260868) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260864) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260870) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x26086c) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260878) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260874) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26055c) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260744) == 0x19fc00a0
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x1
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x1
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x2604f8) == 0xaa959a6a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x6
		ER_RECT[8:11] == 0xa
		ER_LINE_LR[12:17] == 0x19
		ER_LINE_RL[18:23] == 0x25
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260858) == 0x4b00640
		BR_X[0:14] == 0x640
		BR_Y[16:30] == 0x4b0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260854) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260888) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260884) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x2606d0) == 0x4b00640
		BR_X[0:14] == 0x640
		BR_Y[16:30] == 0x4b0
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x2604c8) == 0x8
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x2604bc) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1101.regPA_SU_POINT_SIZE(7@0x2604b0) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x2604e0) == 0x80245
		CULL_FRONT[0:0] == 0x1
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x26082c) == 0x35
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x6
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2605b4) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2605b0) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x26059c) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260510) == 0xe000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260598) == 0x400e
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26051c) == 0x602c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x3
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2605a0) == 0x2c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260520) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2605a4) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260574) == 0x83c0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3c
		INST_PREF_SIZE[23:28] == 0x10
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x26058c) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2607bc) == 0x8771c0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2607c0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x260960) == 0x1400001
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x26099c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2608b0) == 0x1410f40
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2607fc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x2607d0) == 0x1410a00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x26048c) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x260468) == 0x2
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260954) == 0x4
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000e00000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800000e00000 + 0x4   ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800000e00000 + 0x8   ] = 0x000100c1	;;                                                          	
    pgm[7@0x800000e00000 + 0xc   ] = 0xbe840011		s_mov_b32 s4, s17                                          	
    pgm[7@0x800000e00000 + 0x10  ] = 0xbe9c000a		s_mov_b32 s28, s10                                         	
    pgm[7@0x800000e00000 + 0x14  ] = 0xbf0c9b0c		s_bitcmp0_b32 s12, 27                                      	
    pgm[7@0x800000e00000 + 0x18  ] = 0xbfa20023		s_cbranch_scc1 35                                          	
    pgm[7@0x800000e00000 + 0x1c  ] = 0x7e080281		v_mov_b32_e32 v4, 1                                        	
    pgm[7@0x800000e00000 + 0x20  ] = 0xbf8704b1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x24  ] = 0x7c9a0880		v_cmp_ne_u32_e32 vcc_lo, 0, v4                             	
    pgm[7@0x800000e00000 + 0x28  ] = 0xd7200004		v_mbcnt_hi_u32_b32 v4, -1, v2                              	
    pgm[7@0x800000e00000 + 0x2c  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800000e00000 + 0x30  ] = 0xbe80096a		s_ctz_i32_b64 s0, vcc                                      	
    pgm[7@0x800000e00000 + 0x34  ] = 0x8980c000		s_min_u32 s0, s0, 64                                       	
    pgm[7@0x800000e00000 + 0x38  ] = 0xbf870481		s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1)    	
    pgm[7@0x800000e00000 + 0x3c  ] = 0x7c940800		v_cmp_eq_u32_e32 vcc_lo, s0, v4                            	
    pgm[7@0x800000e00000 + 0x40  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800000e00000 + 0x44  ] = 0xbfa50017		s_cbranch_execz 23                                         	
    pgm[7@0x800000e00000 + 0x48  ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[7@0x800000e00000 + 0x4c  ] = 0xbf870099		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x50  ] = 0xd71f0004		v_mbcnt_lo_u32_b32 v4, s6, 0                               	
    pgm[7@0x800000e00000 + 0x54  ] = 0x00010006	;;                                                          	
    pgm[7@0x800000e00000 + 0x58  ] = 0xd7200004		v_mbcnt_hi_u32_b32 v4, s7, v4                              	
    pgm[7@0x800000e00000 + 0x5c  ] = 0x00020807	;;                                                          	
    pgm[7@0x800000e00000 + 0x60  ] = 0xbf8704a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x64  ] = 0x7c940880		v_cmp_eq_u32_e32 vcc_lo, 0, v4                             	
    pgm[7@0x800000e00000 + 0x68  ] = 0x8b8a6a7e		s_and_b64 s[10:11], exec, vcc                              	
    pgm[7@0x800000e00000 + 0x6c  ] = 0xbefe010a		s_mov_b64 exec, s[10:11]                                   	
    pgm[7@0x800000e00000 + 0x70  ] = 0xbfa5000c		s_cbranch_execz 12                                         	
    pgm[7@0x800000e00000 + 0x74  ] = 0xb0098000		s_movk_i32 s9, 0x8000                                      	
    pgm[7@0x800000e00000 + 0x78  ] = 0x930eff03		s_bfe_u32 s14, s3, 0x80008                                 	
    pgm[7@0x800000e00000 + 0x7c  ] = 0x00080008	;;                                                          	
    pgm[7@0x800000e00000 + 0x80  ] = 0xf4080204		s_load_b128 s[8:11], s[8:9], 0xd0                          	
    pgm[7@0x800000e00000 + 0x84  ] = 0xf80000d0	;;                                                          	
    pgm[7@0x800000e00000 + 0x88  ] = 0xbe861906		s_bcnt1_i32_b64 s6, s[6:7]                                 	
    pgm[7@0x800000e00000 + 0x8c  ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x90  ] = 0x9606060e		s_mul_i32 s6, s14, s6                                      	
    pgm[7@0x800000e00000 + 0x94  ] = 0x7e080206		v_mov_b32_e32 v4, s6                                       	
    pgm[7@0x800000e00000 + 0x98  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x9c  ] = 0xe0d40010		buffer_atomic_add_u32 v4, off, s[8:11], 0 offset:16        	
    pgm[7@0x800000e00000 + 0xa0  ] = 0x80020400	;;                                                          	
    pgm[7@0x800000e00000 + 0xa4  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800000e00000 + 0xa8  ] = 0xd720000a		v_mbcnt_hi_u32_b32 v10, -1, v2                             	
    pgm[7@0x800000e00000 + 0xac  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800000e00000 + 0xb0  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800000e00000 + 0xb4  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800000e00000 + 0xb8  ] = 0xbf870481		s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1)    	
    pgm[7@0x800000e00000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, s0, v10                               	
    pgm[7@0x800000e00000 + 0xc0  ] = 0x00021400	;;                                                          	
    pgm[7@0x800000e00000 + 0xc4  ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0xc8  ] = 0xbe862100		s_and_saveexec_b64 s[6:7], s[0:1]                          	
    pgm[7@0x800000e00000 + 0xcc  ] = 0xbfa50024		s_cbranch_execz 36                                         	
    pgm[7@0x800000e00000 + 0xd0  ] = 0x4a040a0d		v_add_nc_u32_e32 v2, s13, v5                               	
    pgm[7@0x800000e00000 + 0xd4  ] = 0xbe9f00ff		s_mov_b32 s31, 0x30016fac                                  	
    pgm[7@0x800000e00000 + 0xd8  ] = 0x30016fac	;;                                                          	
    pgm[7@0x800000e00000 + 0xdc  ] = 0xbe9e00c0		s_mov_b32 s30, 64                                          	
    pgm[7@0x800000e00000 + 0xe0  ] = 0xbe9d00ff		s_mov_b32 s29, 0x8000                                      	
    pgm[7@0x800000e00000 + 0xe4  ] = 0x00008000	;;                                                          	
    pgm[7@0x800000e00000 + 0xe8  ] = 0xe0080000		buffer_load_format_xyz v[6:8], v2, s[20:23], 0 idxen       	
    pgm[7@0x800000e00000 + 0xec  ] = 0x80850602	;;                                                          	
    pgm[7@0x800000e00000 + 0xf0  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000e00000 + 0xf4  ] = 0xf42c090e		s_buffer_load_b256 s[36:43], s[28:31], null                	
    pgm[7@0x800000e00000 + 0xf8  ] = 0xf8000000	;;                                                          	
    pgm[7@0x800000e00000 + 0xfc  ] = 0xf42c0b0e		s_buffer_load_b256 s[44:51], s[28:31], 0x20                	
    pgm[7@0x800000e00000 + 0x100 ] = 0xf8000020	;;                                                          	
    pgm[7@0x800000e00000 + 0x104 ] = 0xbf890007		s_waitcnt vmcnt(0) lgkmcnt(0)                              	
    pgm[7@0x800000e00000 + 0x108 ] = 0x10040e28		v_mul_f32_e32 v2, s40, v7                                  	
    pgm[7@0x800000e00000 + 0x10c ] = 0x10120e29		v_mul_f32_e32 v9, s41, v7                                  	
    pgm[7@0x800000e00000 + 0x110 ] = 0x10160e2a		v_mul_f32_e32 v11, s42, v7                                 	
    pgm[7@0x800000e00000 + 0x114 ] = 0x100e0e2b		v_mul_f32_e32 v7, s43, v7                                  	
    pgm[7@0x800000e00000 + 0x118 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000e00000 + 0x11c ] = 0x56040c24		v_fmac_f32_e32 v2, s36, v6                                 	
    pgm[7@0x800000e00000 + 0x120 ] = 0x56120c25		v_fmac_f32_e32 v9, s37, v6                                 	
    pgm[7@0x800000e00000 + 0x124 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000e00000 + 0x128 ] = 0x56160c26		v_fmac_f32_e32 v11, s38, v6                                	
    pgm[7@0x800000e00000 + 0x12c ] = 0x560e0c27		v_fmac_f32_e32 v7, s39, v6                                 	
    pgm[7@0x800000e00000 + 0x130 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000e00000 + 0x134 ] = 0x5604102c		v_fmac_f32_e32 v2, s44, v8                                 	
    pgm[7@0x800000e00000 + 0x138 ] = 0x5612102d		v_fmac_f32_e32 v9, s45, v8                                 	
    pgm[7@0x800000e00000 + 0x13c ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000e00000 + 0x140 ] = 0x5616102e		v_fmac_f32_e32 v11, s46, v8                                	
    pgm[7@0x800000e00000 + 0x144 ] = 0x560e102f		v_fmac_f32_e32 v7, s47, v8                                 	
    pgm[7@0x800000e00000 + 0x148 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000e00000 + 0x14c ] = 0x06080430		v_add_f32_e32 v4, s48, v2                                  	
    pgm[7@0x800000e00000 + 0x150 ] = 0x06181231		v_add_f32_e32 v12, s49, v9                                 	
    pgm[7@0x800000e00000 + 0x154 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000e00000 + 0x158 ] = 0x061a1632		v_add_f32_e32 v13, s50, v11                                	
    pgm[7@0x800000e00000 + 0x15c ] = 0x061c0e33		v_add_f32_e32 v14, s51, v7                                 	
    pgm[7@0x800000e00000 + 0x160 ] = 0x8cfe067e		s_or_b64 exec, exec, s[6:7]                                	
    pgm[7@0x800000e00000 + 0x164 ] = 0x85069203		s_lshr_b32 s6, s3, 18                                      	
    pgm[7@0x800000e00000 + 0x168 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x16c ] = 0x8b06ff06		s_and_b32 s6, s6, 0x3c0                                    	
    pgm[7@0x800000e00000 + 0x170 ] = 0x000003c0	;;                                                          	
    pgm[7@0x800000e00000 + 0x174 ] = 0x4a161406		v_add_nc_u32_e32 v11, s6, v10                              	
    pgm[7@0x800000e00000 + 0x178 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0x17c ] = 0x1604169c		v_mul_u32_u24_e32 v2, 28, v11                              	
    pgm[7@0x800000e00000 + 0x180 ] = 0xbe862100		s_and_saveexec_b64 s[6:7], s[0:1]                          	
    pgm[7@0x800000e00000 + 0x184 ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800000e00000 + 0x188 ] = 0x7e0c550e		v_rcp_f32_e32 v6, v14                                      	
    pgm[7@0x800000e00000 + 0x18c ] = 0x7e100280		v_mov_b32_e32 v8, 0                                        	
    pgm[7@0x800000e00000 + 0x190 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000e00000 + 0x194 ] = 0x100e0d04		v_mul_f32_e32 v7, v4, v6                                   	
    pgm[7@0x800000e00000 + 0x198 ] = 0x100c0d0c		v_mul_f32_e32 v6, v12, v6                                  	
    pgm[7@0x800000e00000 + 0x19c ] = 0xd8380100		ds_store_2addr_b32 v2, v7, v6 offset1:1                    	
    pgm[7@0x800000e00000 + 0x1a0 ] = 0x00060702	;;                                                          	
    pgm[7@0x800000e00000 + 0x1a4 ] = 0xd834000c		ds_store_b32 v2, v14 offset:12                             	
    pgm[7@0x800000e00000 + 0x1a8 ] = 0x00000e02	;;                                                          	
    pgm[7@0x800000e00000 + 0x1ac ] = 0xd8780010		ds_store_b8 v2, v8 offset:16                               	
    pgm[7@0x800000e00000 + 0x1b0 ] = 0x00000802	;;                                                          	
    pgm[7@0x800000e00000 + 0x1b4 ] = 0x8cfe067e		s_or_b64 exec, exec, s[6:7]                                	
    pgm[7@0x800000e00000 + 0x1b8 ] = 0x9306ff03		s_bfe_u32 s6, s3, 0x80008                                  	
    pgm[7@0x800000e00000 + 0x1bc ] = 0x00080008	;;                                                          	
    pgm[7@0x800000e00000 + 0x1c0 ] = 0xbe960180		s_mov_b64 s[22:23], 0                                      	
    pgm[7@0x800000e00000 + 0x1c4 ] = 0x7c981406		v_cmp_gt_u32_e32 vcc_lo, s6, v10                           	
    pgm[7@0x800000e00000 + 0x1c8 ] = 0xbe860180		s_mov_b64 s[6:7], 0                                        	
    pgm[7@0x800000e00000 + 0x1cc ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x1d0 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800000e00000 + 0x1d4 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000e00000 + 0x1d8 ] = 0xbe9c216a		s_and_saveexec_b64 s[28:29], vcc                           	
    pgm[7@0x800000e00000 + 0x1dc ] = 0xbfa50085		s_cbranch_execz 133                                        	
    pgm[7@0x800000e00000 + 0x1e0 ] = 0x360c00ff		v_and_b32_e32 v6, 0xffff, v0                               	
    pgm[7@0x800000e00000 + 0x1e4 ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800000e00000 + 0x1e8 ] = 0x32000090		v_lshrrev_b32_e32 v0, 16, v0                               	
    pgm[7@0x800000e00000 + 0x1ec ] = 0x360202ff		v_and_b32_e32 v1, 0xffff, v1                               	
    pgm[7@0x800000e00000 + 0x1f0 ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800000e00000 + 0x1f4 ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800000e00000 + 0x1f8 ] = 0x16220c9c		v_mul_u32_u24_e32 v17, 28, v6                              	
    pgm[7@0x800000e00000 + 0x1fc ] = 0x1620009c		v_mul_u32_u24_e32 v16, 28, v0                              	
    pgm[7@0x800000e00000 + 0x200 ] = 0xbf870003		s_delay_alu instid0(VALU_DEP_3)                            	
    pgm[7@0x800000e00000 + 0x204 ] = 0x161e029c		v_mul_u32_u24_e32 v15, 28, v1                              	
    pgm[7@0x800000e00000 + 0x208 ] = 0xd8dc0100		ds_load_2addr_b32 v[0:1], v17 offset1:1                    	
    pgm[7@0x800000e00000 + 0x20c ] = 0x00000011	;;                                                          	
    pgm[7@0x800000e00000 + 0x210 ] = 0xd8dc0100		ds_load_2addr_b32 v[6:7], v16 offset1:1                    	
    pgm[7@0x800000e00000 + 0x214 ] = 0x06000010	;;                                                          	
    pgm[7@0x800000e00000 + 0x218 ] = 0xd8dc0100		ds_load_2addr_b32 v[8:9], v15 offset1:1                    	
    pgm[7@0x800000e00000 + 0x21c ] = 0x0800000f	;;                                                          	
    pgm[7@0x800000e00000 + 0x220 ] = 0xd8d8000c		ds_load_b32 v18, v17 offset:12                             	
    pgm[7@0x800000e00000 + 0x224 ] = 0x12000011	;;                                                          	
    pgm[7@0x800000e00000 + 0x228 ] = 0xd8d8000c		ds_load_b32 v19, v16 offset:12                             	
    pgm[7@0x800000e00000 + 0x22c ] = 0x13000010	;;                                                          	
    pgm[7@0x800000e00000 + 0x230 ] = 0xd8d8000c		ds_load_b32 v20, v15 offset:12                             	
    pgm[7@0x800000e00000 + 0x234 ] = 0x1400000f	;;                                                          	
    pgm[7@0x800000e00000 + 0x238 ] = 0xbf89fc47		s_waitcnt lgkmcnt(4)                                       	
    pgm[7@0x800000e00000 + 0x23c ] = 0x082a0106		v_sub_f32_e32 v21, v6, v0                                  	
    pgm[7@0x800000e00000 + 0x240 ] = 0xbf89fc37		s_waitcnt lgkmcnt(3)                                       	
    pgm[7@0x800000e00000 + 0x244 ] = 0x082c1301		v_sub_f32_e32 v22, v1, v9                                  	
    pgm[7@0x800000e00000 + 0x248 ] = 0x082e0108		v_sub_f32_e32 v23, v8, v0                                  	
    pgm[7@0x800000e00000 + 0x24c ] = 0x08300307		v_sub_f32_e32 v24, v7, v1                                  	
    pgm[7@0x800000e00000 + 0x250 ] = 0xbf89fc27		s_waitcnt lgkmcnt(2)                                       	
    pgm[7@0x800000e00000 + 0x254 ] = 0xd414000a		v_cmp_gt_f32_e64 s10, 0, v18                               	
    pgm[7@0x800000e00000 + 0x258 ] = 0x00022480	;;                                                          	
    pgm[7@0x800000e00000 + 0x25c ] = 0xbf89fc17		s_waitcnt lgkmcnt(1)                                       	
    pgm[7@0x800000e00000 + 0x260 ] = 0xd4140006		v_cmp_gt_f32_e64 s6, 0, v19                                	
    pgm[7@0x800000e00000 + 0x264 ] = 0x00022680	;;                                                          	
    pgm[7@0x800000e00000 + 0x268 ] = 0x102a2d15		v_mul_f32_e32 v21, v21, v22                                	
    pgm[7@0x800000e00000 + 0x26c ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x270 ] = 0xd4140008		v_cmp_gt_f32_e64 s8, 0, v20                                	
    pgm[7@0x800000e00000 + 0x274 ] = 0x00022880	;;                                                          	
    pgm[7@0x800000e00000 + 0x278 ] = 0xd61c0012		v_max3_f32 v18, v19, v20, v18                              	
    pgm[7@0x800000e00000 + 0x27c ] = 0x044a2913	;;                                                          	
    pgm[7@0x800000e00000 + 0x280 ] = 0x8d8e0a06		s_xor_b64 s[14:15], s[6:7], s[10:11]                       	
    pgm[7@0x800000e00000 + 0x284 ] = 0x562a3117		v_fmac_f32_e32 v21, v23, v24                               	
    pgm[7@0x800000e00000 + 0x288 ] = 0xbf870113		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000e00000 + 0x28c ] = 0x8d8e0e08		s_xor_b64 s[14:15], s[8:9], s[14:15]                       	
    pgm[7@0x800000e00000 + 0x290 ] = 0xd4110012		v_cmp_lt_f32_e64 s18, 0, v18                               	
    pgm[7@0x800000e00000 + 0x294 ] = 0x00022480	;;                                                          	
    pgm[7@0x800000e00000 + 0x298 ] = 0xbf870092		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x29c ] = 0x3a2c2aff		v_xor_b32_e32 v22, 0x80000000, v21                         	
    pgm[7@0x800000e00000 + 0x2a0 ] = 0x80000000	;;                                                          	
    pgm[7@0x800000e00000 + 0x2a4 ] = 0xd5010015		v_cndmask_b32_e64 v21, v21, v22, s14                       	
    pgm[7@0x800000e00000 + 0x2a8 ] = 0x003a2d15	;;                                                          	
    pgm[7@0x800000e00000 + 0x2ac ] = 0xbf8700a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x2b0 ] = 0xd411000e		v_cmp_lt_f32_e64 s14, 0, v21                               	
    pgm[7@0x800000e00000 + 0x2b4 ] = 0x00022a80	;;                                                          	
    pgm[7@0x800000e00000 + 0x2b8 ] = 0xd41b0214		v_cmp_ngt_f32_e64 s20, 0x7f800000, |v21|                   	
    pgm[7@0x800000e00000 + 0x2bc ] = 0x00022aff	;;                                                          	
    pgm[7@0x800000e00000 + 0x2c0 ] = 0x7f800000	;;                                                          	
    pgm[7@0x800000e00000 + 0x2c4 ] = 0x8c8e140e		s_or_b64 s[14:15], s[14:15], s[20:21]                      	
    pgm[7@0x800000e00000 + 0x2c8 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000e00000 + 0x2cc ] = 0x8b920e12		s_and_b64 s[18:19], s[18:19], s[14:15]                     	
    pgm[7@0x800000e00000 + 0x2d0 ] = 0xbe8e0180		s_mov_b64 s[14:15], 0                                      	
    pgm[7@0x800000e00000 + 0x2d4 ] = 0xbe9e2112		s_and_saveexec_b64 s[30:31], s[18:19]                      	
    pgm[7@0x800000e00000 + 0x2d8 ] = 0xbfa50043		s_cbranch_execz 67                                         	
    pgm[7@0x800000e00000 + 0x2dc ] = 0xb0118000		s_movk_i32 s17, 0x8000                                     	
    pgm[7@0x800000e00000 + 0x2e0 ] = 0xd6190012		v_min3_f32 v18, v0, v6, v8                                 	
    pgm[7@0x800000e00000 + 0x2e4 ] = 0x04220d00	;;                                                          	
    pgm[7@0x800000e00000 + 0x2e8 ] = 0xf4080408		s_load_b128 s[16:19], s[16:17], null                       	
    pgm[7@0x800000e00000 + 0x2ec ] = 0xf8000000	;;                                                          	
    pgm[7@0x800000e00000 + 0x2f0 ] = 0xd61c0000		v_max3_f32 v0, v0, v6, v8                                  	
    pgm[7@0x800000e00000 + 0x2f4 ] = 0x04220d00	;;                                                          	
    pgm[7@0x800000e00000 + 0x2f8 ] = 0xd6190006		v_min3_f32 v6, v1, v7, v9                                  	
    pgm[7@0x800000e00000 + 0x2fc ] = 0x04260f01	;;                                                          	
    pgm[7@0x800000e00000 + 0x300 ] = 0xd61c0001		v_max3_f32 v1, v1, v7, v9                                  	
    pgm[7@0x800000e00000 + 0x304 ] = 0x04260f01	;;                                                          	
    pgm[7@0x800000e00000 + 0x308 ] = 0x930cff0c		s_bfe_u32 s12, s12, 0x30016                                	
    pgm[7@0x800000e00000 + 0x30c ] = 0x00030016	;;                                                          	
    pgm[7@0x800000e00000 + 0x310 ] = 0x8c860a06		s_or_b64 s[6:7], s[6:7], s[10:11]                          	
    pgm[7@0x800000e00000 + 0x314 ] = 0x840c970c		s_lshl_b32 s12, s12, 23                                    	
    pgm[7@0x800000e00000 + 0x318 ] = 0x8c860608		s_or_b64 s[6:7], s[8:9], s[6:7]                            	
    pgm[7@0x800000e00000 + 0x31c ] = 0x8c0cff0c		s_or_b32 s12, s12, 0x38000000                              	
    pgm[7@0x800000e00000 + 0x320 ] = 0x38000000	;;                                                          	
    pgm[7@0x800000e00000 + 0x324 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x328 ] = 0xd6130007		v_fma_f32 v7, v18, s16, s18                                	
    pgm[7@0x800000e00000 + 0x32c ] = 0x00482112	;;                                                          	
    pgm[7@0x800000e00000 + 0x330 ] = 0xd6130008		v_fma_f32 v8, v0, s16, s18                                 	
    pgm[7@0x800000e00000 + 0x334 ] = 0x00482100	;;                                                          	
    pgm[7@0x800000e00000 + 0x338 ] = 0xd6130009		v_fma_f32 v9, v6, s17, s19                                 	
    pgm[7@0x800000e00000 + 0x33c ] = 0x004c2306	;;                                                          	
    pgm[7@0x800000e00000 + 0x340 ] = 0xd6130013		v_fma_f32 v19, v1, s17, s19                                	
    pgm[7@0x800000e00000 + 0x344 ] = 0x004c2301	;;                                                          	
    pgm[7@0x800000e00000 + 0x348 ] = 0x1e000300		v_min_f32_e32 v0, v0, v1                                   	
    pgm[7@0x800000e00000 + 0x34c ] = 0x0a020e0c		v_subrev_f32_e32 v1, s12, v7                               	
    pgm[7@0x800000e00000 + 0x350 ] = 0x060e100c		v_add_f32_e32 v7, s12, v8                                  	
    pgm[7@0x800000e00000 + 0x354 ] = 0x0a10120c		v_subrev_f32_e32 v8, s12, v9                               	
    pgm[7@0x800000e00000 + 0x358 ] = 0x0612260c		v_add_f32_e32 v9, s12, v19                                 	
    pgm[7@0x800000e00000 + 0x35c ] = 0x200c0d12		v_max_f32_e32 v6, v18, v6                                  	
    pgm[7@0x800000e00000 + 0x360 ] = 0x7e024701		v_rndne_f32_e32 v1, v1                                     	
    pgm[7@0x800000e00000 + 0x364 ] = 0x7e0e4707		v_rndne_f32_e32 v7, v7                                     	
    pgm[7@0x800000e00000 + 0x368 ] = 0x7e104708		v_rndne_f32_e32 v8, v8                                     	
    pgm[7@0x800000e00000 + 0x36c ] = 0x7e124709		v_rndne_f32_e32 v9, v9                                     	
    pgm[7@0x800000e00000 + 0x370 ] = 0xd414000e		v_cmp_gt_f32_e64 s14, -1.0, v0                             	
    pgm[7@0x800000e00000 + 0x374 ] = 0x000200f3	;;                                                          	
    pgm[7@0x800000e00000 + 0x378 ] = 0xd4110010		v_cmp_lt_f32_e64 s16, 1.0, v6                              	
    pgm[7@0x800000e00000 + 0x37c ] = 0x00020cf2	;;                                                          	
    pgm[7@0x800000e00000 + 0x380 ] = 0xd4120012		v_cmp_eq_f32_e64 s18, v1, v7                               	
    pgm[7@0x800000e00000 + 0x384 ] = 0x00020f01	;;                                                          	
    pgm[7@0x800000e00000 + 0x388 ] = 0xbf870194		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800000e00000 + 0x38c ] = 0xd4120014		v_cmp_eq_f32_e64 s20, v8, v9                               	
    pgm[7@0x800000e00000 + 0x390 ] = 0x00021308	;;                                                          	
    pgm[7@0x800000e00000 + 0x394 ] = 0x8c8e0e10		s_or_b64 s[14:15], s[16:17], s[14:15]                      	
    pgm[7@0x800000e00000 + 0x398 ] = 0xbf870491		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x39c ] = 0x8c901412		s_or_b64 s[16:17], s[18:19], s[20:21]                      	
    pgm[7@0x800000e00000 + 0x3a0 ] = 0x8c8a100e		s_or_b64 s[10:11], s[14:15], s[16:17]                      	
    pgm[7@0x800000e00000 + 0x3a4 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x3a8 ] = 0x8d88c10a		s_xor_b64 s[8:9], s[10:11], -1                             	
    pgm[7@0x800000e00000 + 0x3ac ] = 0x8c860608		s_or_b64 s[6:7], s[8:9], s[6:7]                            	
    pgm[7@0x800000e00000 + 0x3b0 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000e00000 + 0x3b4 ] = 0xbe882106		s_and_saveexec_b64 s[8:9], s[6:7]                          	
    pgm[7@0x800000e00000 + 0x3b8 ] = 0xbfa50008		s_cbranch_execz 8                                          	
    pgm[7@0x800000e00000 + 0x3bc ] = 0x7e000281		v_mov_b32_e32 v0, 1                                        	
    pgm[7@0x800000e00000 + 0x3c0 ] = 0x8c867e06		s_or_b64 s[6:7], s[6:7], exec                              	
    pgm[7@0x800000e00000 + 0x3c4 ] = 0xd8780010		ds_store_b8 v17, v0 offset:16                              	
    pgm[7@0x800000e00000 + 0x3c8 ] = 0x00000011	;;                                                          	
    pgm[7@0x800000e00000 + 0x3cc ] = 0xd8780010		ds_store_b8 v16, v0 offset:16                              	
    pgm[7@0x800000e00000 + 0x3d0 ] = 0x00000010	;;                                                          	
    pgm[7@0x800000e00000 + 0x3d4 ] = 0xd8780010		ds_store_b8 v15, v0 offset:16                              	
    pgm[7@0x800000e00000 + 0x3d8 ] = 0x0000000f	;;                                                          	
    pgm[7@0x800000e00000 + 0x3dc ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800000e00000 + 0x3e0 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000e00000 + 0x3e4 ] = 0x8b8e7e06		s_and_b64 s[14:15], s[6:7], exec                           	
    pgm[7@0x800000e00000 + 0x3e8 ] = 0x8cfe1e7e		s_or_b64 exec, exec, s[30:31]                              	
    pgm[7@0x800000e00000 + 0x3ec ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000e00000 + 0x3f0 ] = 0x8b867e0e		s_and_b64 s[6:7], s[14:15], exec                           	
    pgm[7@0x800000e00000 + 0x3f4 ] = 0x8cfe1c7e		s_or_b64 exec, exec, s[28:29]                              	
    pgm[7@0x800000e00000 + 0x3f8 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x3fc ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000e00000 + 0x400 ] = 0xbe882100		s_and_saveexec_b64 s[8:9], s[0:1]                          	
    pgm[7@0x800000e00000 + 0x404 ] = 0xbfa50007		s_cbranch_execz 7                                          	
    pgm[7@0x800000e00000 + 0x408 ] = 0xd8e80010		ds_load_u8 v0, v2 offset:16                                	
    pgm[7@0x800000e00000 + 0x40c ] = 0x00000002	;;                                                          	
    pgm[7@0x800000e00000 + 0x410 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x414 ] = 0xd43d0000		v_cmp_ne_u16_e64 s0, 0, v0                                 	
    pgm[7@0x800000e00000 + 0x418 ] = 0x00020080	;;                                                          	
    pgm[7@0x800000e00000 + 0x41c ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0x420 ] = 0x8b967e00		s_and_b64 s[22:23], s[0:1], exec                           	
    pgm[7@0x800000e00000 + 0x424 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800000e00000 + 0x428 ] = 0xd5010000		v_cndmask_b32_e64 v0, 0, 1, s22                            	
    pgm[7@0x800000e00000 + 0x42c ] = 0x00590280	;;                                                          	
    pgm[7@0x800000e00000 + 0x430 ] = 0xbf8700b1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x434 ] = 0xd44d0000		v_cmp_ne_u32_e64 s0, 0, v0                                 	
    pgm[7@0x800000e00000 + 0x438 ] = 0x00020080	;;                                                          	
    pgm[7@0x800000e00000 + 0x43c ] = 0x930bff03		s_bfe_u32 s11, s3, 0x40018                                 	
    pgm[7@0x800000e00000 + 0x440 ] = 0x00040018	;;                                                          	
    pgm[7@0x800000e00000 + 0x444 ] = 0xbe8e0181		s_mov_b64 s[14:15], 1                                      	
    pgm[7@0x800000e00000 + 0x448 ] = 0xbe8a1900		s_bcnt1_i32_b64 s10, s[0:1]                                	
    pgm[7@0x800000e00000 + 0x44c ] = 0xbe88210e		s_and_saveexec_b64 s[8:9], s[14:15]                        	
    pgm[7@0x800000e00000 + 0x450 ] = 0xbfa5000c		s_cbranch_execz 12                                         	
    pgm[7@0x800000e00000 + 0x454 ] = 0x810cff0b		s_add_i32 s12, s11, 0xe00                                  	
    pgm[7@0x800000e00000 + 0x458 ] = 0x00000e00	;;                                                          	
    pgm[7@0x800000e00000 + 0x45c ] = 0x7e00020a		v_mov_b32_e32 v0, s10                                      	
    pgm[7@0x800000e00000 + 0x460 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800000e00000 + 0x464 ] = 0x7e0c02ff		v_mov_b32_e32 v6, 0xe00                                    	
    pgm[7@0x800000e00000 + 0x468 ] = 0x00000e00	;;                                                          	
    pgm[7@0x800000e00000 + 0x46c ] = 0xd8780000		ds_store_b8 v1, v0                                         	
    pgm[7@0x800000e00000 + 0x470 ] = 0x00000001	;;                                                          	
    pgm[7@0x800000e00000 + 0x474 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x478 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000e00000 + 0x47c ] = 0xd8d80000		ds_load_b32 v0, v6                                         	
    pgm[7@0x800000e00000 + 0x480 ] = 0x00000006	;;                                                          	
    pgm[7@0x800000e00000 + 0x484 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800000e00000 + 0x488 ] = 0x30021483		v_lshlrev_b32_e32 v1, 3, v10                               	
    pgm[7@0x800000e00000 + 0x48c ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x490 ] = 0xd65b0000		v_permlane16_b32 v0, v0, 0, 0                              	
    pgm[7@0x800000e00000 + 0x494 ] = 0x02010100	;;                                                          	
    pgm[7@0x800000e00000 + 0x498 ] = 0x85039c03		s_lshr_b32 s3, s3, 28                                      	
    pgm[7@0x800000e00000 + 0x49c ] = 0xbf8700a9		s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x4a0 ] = 0x8103c103		s_add_i32 s3, s3, -1                                       	
    pgm[7@0x800000e00000 + 0x4a4 ] = 0x4c020298		v_sub_nc_u32_e32 v1, 24, v1                                	
    pgm[7@0x800000e00000 + 0x4a8 ] = 0xd5190001		v_lshrrev_b32_e64 v1, v1, 0x1010101                        	
    pgm[7@0x800000e00000 + 0x4ac ] = 0x0001ff01	;;                                                          	
    pgm[7@0x800000e00000 + 0x4b0 ] = 0x01010101	;;                                                          	
    pgm[7@0x800000e00000 + 0x4b4 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x4b8 ] = 0xcc174000		v_dot4_u32_u8 v0, v0, v1, 0                                	
    pgm[7@0x800000e00000 + 0x4bc ] = 0x1a020300	;;                                                          	
    pgm[7@0x800000e00000 + 0x4c0 ] = 0x7e020300		v_mov_b32_e32 v1, v0                                       	
    pgm[7@0x800000e00000 + 0x4c4 ] = 0xd760000c		v_readlane_b32 s12, v0, s3                                 	
    pgm[7@0x800000e00000 + 0x4c8 ] = 0x00000700	;;                                                          	
    pgm[7@0x800000e00000 + 0x4cc ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000e00000 + 0x4d0 ] = 0xd760000e		v_readlane_b32 s14, v1, s11                                	
    pgm[7@0x800000e00000 + 0x4d4 ] = 0x00001701	;;                                                          	
    pgm[7@0x800000e00000 + 0x4d8 ] = 0xbf06800c		s_cmp_eq_u32 s12, 0                                        	
    pgm[7@0x800000e00000 + 0x4dc ] = 0x988880c1		s_cselect_b64 s[8:9], -1, 0                                	
    pgm[7@0x800000e00000 + 0x4e0 ] = 0xbf07800b		s_cmp_lg_u32 s11, 0                                        	
    pgm[7@0x800000e00000 + 0x4e4 ] = 0xbfa1006c		s_cbranch_scc0 108                                         	
    pgm[7@0x800000e00000 + 0x4e8 ] = 0xbe822116		s_and_saveexec_b64 s[2:3], s[22:23]                        	
    pgm[7@0x800000e00000 + 0x4ec ] = 0xbfa50011		s_cbranch_execz 17                                         	
    pgm[7@0x800000e00000 + 0x4f0 ] = 0x818a0a0e		s_sub_i32 s10, s14, s10                                    	
    pgm[7@0x800000e00000 + 0x4f4 ] = 0xbf870099		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x4f8 ] = 0xd71f0000		v_mbcnt_lo_u32_b32 v0, s0, s10                             	
    pgm[7@0x800000e00000 + 0x4fc ] = 0x00001400	;;                                                          	
    pgm[7@0x800000e00000 + 0x500 ] = 0xd7200000		v_mbcnt_hi_u32_b32 v0, s1, v0                              	
    pgm[7@0x800000e00000 + 0x504 ] = 0x00020001	;;                                                          	
    pgm[7@0x800000e00000 + 0x508 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0x50c ] = 0xd72c0001		v_mul_lo_u32 v1, v0, 28                                    	
    pgm[7@0x800000e00000 + 0x510 ] = 0x00013900	;;                                                          	
    pgm[7@0x800000e00000 + 0x514 ] = 0xd8780011		ds_store_b8 v2, v0 offset:17                               	
    pgm[7@0x800000e00000 + 0x518 ] = 0x00000002	;;                                                          	
    pgm[7@0x800000e00000 + 0x51c ] = 0xd8380100		ds_store_2addr_b32 v1, v4, v12 offset1:1                   	
    pgm[7@0x800000e00000 + 0x520 ] = 0x000c0401	;;                                                          	
    pgm[7@0x800000e00000 + 0x524 ] = 0xd8380302		ds_store_2addr_b32 v1, v13, v14 offset0:2 offset1:3        	
    pgm[7@0x800000e00000 + 0x528 ] = 0x000e0d01	;;                                                          	
    pgm[7@0x800000e00000 + 0x52c ] = 0xd8340014		ds_store_b32 v1, v5 offset:20                              	
    pgm[7@0x800000e00000 + 0x530 ] = 0x00000501	;;                                                          	
    pgm[7@0x800000e00000 + 0x534 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000e00000 + 0x538 ] = 0xd4440000		v_cmp_gt_i32_e64 s0, s12, v11                              	
    pgm[7@0x800000e00000 + 0x53c ] = 0x0002160c	;;                                                          	
    pgm[7@0x800000e00000 + 0x540 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x544 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000e00000 + 0x548 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0x54c ] = 0xbe822100		s_and_saveexec_b64 s[2:3], s[0:1]                          	
    pgm[7@0x800000e00000 + 0x550 ] = 0xbfa50006		s_cbranch_execz 6                                          	
    pgm[7@0x800000e00000 + 0x554 ] = 0xd8dc0100		ds_load_2addr_b32 v[4:5], v2 offset1:1                     	
    pgm[7@0x800000e00000 + 0x558 ] = 0x04000002	;;                                                          	
    pgm[7@0x800000e00000 + 0x55c ] = 0xd8dc0302		ds_load_2addr_b32 v[6:7], v2 offset0:2 offset1:3           	
    pgm[7@0x800000e00000 + 0x560 ] = 0x06000002	;;                                                          	
    pgm[7@0x800000e00000 + 0x564 ] = 0xd8d80014		ds_load_b32 v1, v2 offset:20                               	
    pgm[7@0x800000e00000 + 0x568 ] = 0x01000002	;;                                                          	
    pgm[7@0x800000e00000 + 0x56c ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000e00000 + 0x570 ] = 0x7e007081		v_bfrev_b32_e32 v0, 1                                      	
    pgm[7@0x800000e00000 + 0x574 ] = 0xbe822106		s_and_saveexec_b64 s[2:3], s[6:7]                          	
    pgm[7@0x800000e00000 + 0x578 ] = 0xbfa50016		s_cbranch_execz 22                                         	
    pgm[7@0x800000e00000 + 0x57c ] = 0xd8e80011		ds_load_u8 v0, v17 offset:17                               	
    pgm[7@0x800000e00000 + 0x580 ] = 0x00000011	;;                                                          	
    pgm[7@0x800000e00000 + 0x584 ] = 0xd8e80011		ds_load_u8 v2, v16 offset:17                               	
    pgm[7@0x800000e00000 + 0x588 ] = 0x02000010	;;                                                          	
    pgm[7@0x800000e00000 + 0x58c ] = 0xd8e80011		ds_load_u8 v8, v15 offset:17                               	
    pgm[7@0x800000e00000 + 0x590 ] = 0x0800000f	;;                                                          	
    pgm[7@0x800000e00000 + 0x594 ] = 0x360606ff		v_and_b32_e32 v3, 0x700, v3                                	
    pgm[7@0x800000e00000 + 0x598 ] = 0x00000700	;;                                                          	
    pgm[7@0x800000e00000 + 0x59c ] = 0xbf8700a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x5a0 ] = 0x160606ff		v_mul_u32_u24_e32 v3, 0x80402, v3                          	
    pgm[7@0x800000e00000 + 0x5a4 ] = 0x00080402	;;                                                          	
    pgm[7@0x800000e00000 + 0x5a8 ] = 0xbf89fc27		s_waitcnt lgkmcnt(2)                                       	
    pgm[7@0x800000e00000 + 0x5ac ] = 0xd6570000		v_and_or_b32 v0, 0x20080200, v3, v0                        	
    pgm[7@0x800000e00000 + 0x5b0 ] = 0x040206ff	;;                                                          	
    pgm[7@0x800000e00000 + 0x5b4 ] = 0x20080200	;;                                                          	
    pgm[7@0x800000e00000 + 0x5b8 ] = 0xbf89fc17		s_waitcnt lgkmcnt(1)                                       	
    pgm[7@0x800000e00000 + 0x5bc ] = 0x3004048a		v_lshlrev_b32_e32 v2, 10, v2                               	
    pgm[7@0x800000e00000 + 0x5c0 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x5c4 ] = 0x30061094		v_lshlrev_b32_e32 v3, 20, v8                               	
    pgm[7@0x800000e00000 + 0x5c8 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0x5cc ] = 0xd6580000		v_or3_b32 v0, v0, v2, v3                                   	
    pgm[7@0x800000e00000 + 0x5d0 ] = 0x040e0500	;;                                                          	
    pgm[7@0x800000e00000 + 0x5d4 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000e00000 + 0x5d8 ] = 0x8d82c108		s_xor_b64 s[2:3], s[8:9], -1                               	
    pgm[7@0x800000e00000 + 0x5dc ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x5e0 ] = 0x8b866a02		s_and_b64 s[6:7], s[2:3], vcc                              	
    pgm[7@0x800000e00000 + 0x5e4 ] = 0xbe822106		s_and_saveexec_b64 s[2:3], s[6:7]                          	
    pgm[7@0x800000e00000 + 0x5e8 ] = 0xbfa50002		s_cbranch_execz 2                                          	
    pgm[7@0x800000e00000 + 0x5ec ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800000e00000 + 0x5f0 ] = 0x00000000	;;                                                          	
    pgm[7@0x800000e00000 + 0x5f4 ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800000e00000 + 0x5f8 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000e00000 + 0x5fc ] = 0xd5010000		v_cndmask_b32_e64 v0, 0, 1, s0                             	
    pgm[7@0x800000e00000 + 0x600 ] = 0x00010280	;;                                                          	
    pgm[7@0x800000e00000 + 0x604 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0x608 ] = 0x7c9a0080		v_cmp_ne_u32_e32 vcc_lo, 0, v0                             	
    pgm[7@0x800000e00000 + 0x60c ] = 0xbe822100		s_and_saveexec_b64 s[2:3], s[0:1]                          	
    pgm[7@0x800000e00000 + 0x610 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800000e00000 + 0x614 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x618 ] = 0x4a00020d		v_add_nc_u32_e32 v0, s13, v1                               	
    pgm[7@0x800000e00000 + 0x61c ] = 0xe0080000		buffer_load_format_xyz v[0:2], v0, s[24:27], 0 idxen       	
    pgm[7@0x800000e00000 + 0x620 ] = 0x80860000	;;                                                          	
    pgm[7@0x800000e00000 + 0x624 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000e00000 + 0x628 ] = 0xbe82196a		s_bcnt1_i32_b64 s2, vcc                                    	
    pgm[7@0x800000e00000 + 0x62c ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x630 ] = 0x81028702		s_add_i32 s2, s2, 7                                        	
    pgm[7@0x800000e00000 + 0x634 ] = 0x8b02ff02		s_and_b32 s2, s2, 0xf8                                     	
    pgm[7@0x800000e00000 + 0x638 ] = 0x000000f8	;;                                                          	
    pgm[7@0x800000e00000 + 0x63c ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000e00000 + 0x640 ] = 0x7c981402		v_cmp_gt_u32_e32 vcc_lo, s2, v10                           	
    pgm[7@0x800000e00000 + 0x644 ] = 0xbe82216a		s_and_saveexec_b64 s[2:3], vcc                             	
    pgm[7@0x800000e00000 + 0x648 ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800000e00000 + 0x64c ] = 0x8b08ff05		s_and_b32 s8, s5, 0x7fff                                   	
    pgm[7@0x800000e00000 + 0x650 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800000e00000 + 0x654 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800000e00000 + 0x658 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800000e00000 + 0x65c ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800000e00000 + 0x660 ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800000e00000 + 0x664 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800000e00000 + 0x668 ] = 0x84088908		s_lshl_b32 s8, s8, 9                                       	
    pgm[7@0x800000e00000 + 0x66c ] = 0xbf890007		s_waitcnt vmcnt(0) lgkmcnt(0)                              	
    pgm[7@0x800000e00000 + 0x670 ] = 0xe0740000		buffer_store_b128 v[0:3], v11, s[4:7], s8 idxen            	
    pgm[7@0x800000e00000 + 0x674 ] = 0x0881000b	;;                                                          	
    pgm[7@0x800000e00000 + 0x678 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000e00000 + 0x67c ] = 0xbf890007		s_waitcnt vmcnt(0) lgkmcnt(0)                              	
    pgm[7@0x800000e00000 + 0x680 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800000e00000 + 0x684 ] = 0xbe822100		s_and_saveexec_b64 s[2:3], s[0:1]                          	
    pgm[7@0x800000e00000 + 0x688 ] = 0xbfa50002		s_cbranch_execz 2                                          	
    pgm[7@0x800000e00000 + 0x68c ] = 0xf80008cf		exp pos0 v4, v5, v6, v7 done                               	
    pgm[7@0x800000e00000 + 0x690 ] = 0x07060504	;;                                                          	
    pgm[7@0x800000e00000 + 0x694 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000e00000 + 0x698 ] = 0x930bff02		s_bfe_u32 s11, s2, 0x90016                                 	
    pgm[7@0x800000e00000 + 0x69c ] = 0x00090016	;;                                                          	
    pgm[7@0x800000e00000 + 0x6a0 ] = 0x8b827e08		s_and_b64 s[2:3], s[8:9], exec                             	
    pgm[7@0x800000e00000 + 0x6a4 ] = 0x98020b80		s_cselect_b32 s2, 0, s11                                   	
    pgm[7@0x800000e00000 + 0x6a8 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x6ac ] = 0x84028c02		s_lshl_b32 s2, s2, 12                                      	
    pgm[7@0x800000e00000 + 0x6b0 ] = 0x8c7d0c02		s_or_b32 m0, s2, s12                                       	
    pgm[7@0x800000e00000 + 0x6b4 ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800000e00000 + 0x6b8 ] = 0xbe822116		s_and_saveexec_b64 s[2:3], s[22:23]                        	
    pgm[7@0x800000e00000 + 0x6bc ] = 0xbfa6ff8c		s_cbranch_execnz 65420                                     	
    pgm[7@0x800000e00000 + 0x6c0 ] = 0xbfa0ff9c		s_branch 65436                                             	
    pgm[7@0x800000e00000 + 0x6c4 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0xc68] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x260af8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x260b2c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x260b38) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x260ae4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x260b14) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x260b08) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x260b20) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x260afc) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x260af4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x260af0) == 0x4000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x1
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x260b54) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x260c60) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x260c64) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x260c40) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x260c44) == 0x2580320
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x260c48) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x260c4c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x260c50) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x260c54) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x260c58) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x260c5c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x260b78) == 0x1410b80
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0xc68] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x260af8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x260b2c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x260b38) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x260ae4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x260b14) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x260b08) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x260b20) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x260afc) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x260af4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x260af0) == 0x4000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x1
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x260b54) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x260c60) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x260c64) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x260c40) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x260c44) == 0x2580320
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x260c48) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x260c4c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x260c50) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x260c54) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x260c58) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x260c5c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x260b78) == 0x1410b80
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0xda8] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x260cc8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x260cfc) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x260d08) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x260cb4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x260ce4) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x260cd8) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x260cf0) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x260ccc) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x260cc4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x260cc0) == 0x8000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x2
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x260d14) == 0x12c0190
		BR_X[0:14] == 0x190
		BR_Y[16:30] == 0x12c
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x260da0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x260da4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x260d80) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x260d84) == 0x12c0190
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x260d88) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x260d8c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x260d90) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x260d94) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x260d98) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x260d9c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x260d20) == 0x1410bc0
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0xda8] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x260cc8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x260cfc) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x260d08) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x260cb4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x260ce4) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x260cd8) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x260cf0) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x260ccc) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x260cc4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x260cc0) == 0x8000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x2
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x260d14) == 0x12c0190
		BR_X[0:14] == 0x190
		BR_Y[16:30] == 0x12c
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x260da0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x260da4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x260d80) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x260d84) == 0x12c0190
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x260d88) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x260d8c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x260d90) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x260d94) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x260d98) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x260d9c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x260d20) == 0x1410bc0
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0xeb0] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x260dd0) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x260e04) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x260e10) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x260dbc) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x260dec) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x260de0) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x260df8) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x260dd4) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x260dcc) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x260dc8) == 0xc000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x3
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x260e1c) == 0x9600c8
		BR_X[0:14] == 0xc8
		BR_Y[16:30] == 0x96
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x260ea8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x260eac) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x260e88) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x260e8c) == 0x9600c8
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x260e90) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x260e94) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x260e98) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x260e9c) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x260ea0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x260ea4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x260e28) == 0x1410c00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0xeb0] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x260dd0) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x260e04) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x260e10) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x260dbc) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x260dec) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x260de0) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x260df8) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x260dd4) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x260dcc) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x260dc8) == 0xc000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x3
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x260e1c) == 0x9600c8
		BR_X[0:14] == 0xc8
		BR_Y[16:30] == 0x96
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x260ea8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x260eac) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x260e88) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x260e8c) == 0x9600c8
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x260e90) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x260e94) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x260e98) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x260e9c) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x260ea0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x260ea4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x260e28) == 0x1410c00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0xfb8] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x260ed8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x260f0c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x260f18) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x260ec4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x260ef4) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x260ee8) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x260f00) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x260edc) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x260ed4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x260ed0) == 0x10000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x4
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x260f24) == 0x4b0064
		BR_X[0:14] == 0x64
		BR_Y[16:30] == 0x4b
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x260fb0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x260fb4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x260f90) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x260f94) == 0x4b0064
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x260f98) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x260f9c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x260fa0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x260fa4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x260fa8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x260fac) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x260f30) == 0x1410c40
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0xfb8] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x260ed8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x260f0c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x260f18) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x260ec4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x260ef4) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x260ee8) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x260f00) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x260edc) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x260ed4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x260ed0) == 0x10000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x4
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x260f24) == 0x4b0064
		BR_X[0:14] == 0x64
		BR_Y[16:30] == 0x4b
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x260fb0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x260fb4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x260f90) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x260f94) == 0x4b0064
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x260f98) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x260f9c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x260fa0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x260fa4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x260fa8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x260fac) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x260f30) == 0x1410c40
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x10c0] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x260fe0) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x261014) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261020) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x260fcc) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x260ffc) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x260ff0) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x261008) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x260fe4) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x260fdc) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x260fd8) == 0x14000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x5
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x26102c) == 0x250032
		BR_X[0:14] == 0x32
		BR_Y[16:30] == 0x25
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2610b8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2610bc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x261098) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x26109c) == 0x250032
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2610a0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x2610a4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2610a8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2610ac) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2610b0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2610b4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261038) == 0x1410c80
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x10c0] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x260fe0) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x261014) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261020) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x260fcc) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x260ffc) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x260ff0) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x261008) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x260fe4) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x260fdc) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x260fd8) == 0x14000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x5
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x26102c) == 0x250032
		BR_X[0:14] == 0x32
		BR_Y[16:30] == 0x25
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2610b8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2610bc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x261098) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x26109c) == 0x250032
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2610a0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x2610a4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2610a8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2610ac) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2610b0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2610b4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261038) == 0x1410c80
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x11c8] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2610e8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26111c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261128) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2610d4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x261104) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x2610f8) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x261110) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2610ec) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2610e4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2610e0) == 0x18000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x6
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x261134) == 0x120019
		BR_X[0:14] == 0x19
		BR_Y[16:30] == 0x12
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2611c0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2611c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2611a0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2611a4) == 0x120019
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2611a8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x2611ac) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2611b0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2611b4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2611b8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2611bc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261140) == 0x1410cc0
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x11c8] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2610e8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26111c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261128) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2610d4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x261104) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x2610f8) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x261110) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2610ec) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2610e4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2610e0) == 0x18000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x6
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x261134) == 0x120019
		BR_X[0:14] == 0x19
		BR_Y[16:30] == 0x12
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2611c0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2611c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2611a0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2611a4) == 0x120019
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2611a8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x2611ac) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2611b0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2611b4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2611b8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2611bc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261140) == 0x1410cc0
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x12d0] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2611f0) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x261224) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261230) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2611dc) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x26120c) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261200) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x261218) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2611f4) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2611ec) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2611e8) == 0x1c000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x7
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x26123c) == 0x9000c
		BR_X[0:14] == 0xc
		BR_Y[16:30] == 0x9
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2612c8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2612cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2612a8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2612ac) == 0x9000c
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2612b0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x2612b4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2612b8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2612bc) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2612c0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2612c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261248) == 0x1410d00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x12d0] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2611f0) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x261224) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261230) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2611dc) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x26120c) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261200) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x261218) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2611f4) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2611ec) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2611e8) == 0x1c000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x7
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x26123c) == 0x9000c
		BR_X[0:14] == 0xc
		BR_Y[16:30] == 0x9
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2612c8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2612cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2612a8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2612ac) == 0x9000c
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2612b0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x2612b4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2612b8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2612bc) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2612c0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2612c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261248) == 0x1410d00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x13d8] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2612f8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26132c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261338) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2612e4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x261314) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261308) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x261320) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2612fc) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2612f4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2612f0) == 0x20000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x8
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x261344) == 0x40006
		BR_X[0:14] == 0x6
		BR_Y[16:30] == 0x4
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2613d0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2613d4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2613b0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2613b4) == 0x40006
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2613b8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x2613bc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2613c0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2613c4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2613c8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2613cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261350) == 0x1410d40
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x13d8] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2612f8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26132c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261338) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2612e4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x261314) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261308) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x261320) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2612fc) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2612f4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2612f0) == 0x20000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x8
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x261344) == 0x40006
		BR_X[0:14] == 0x6
		BR_Y[16:30] == 0x4
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2613d0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2613d4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2613b0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2613b4) == 0x40006
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2613b8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x2613bc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2613c0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2613c4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2613c8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2613cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261350) == 0x1410d40
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x14e0] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x261400) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x261434) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261440) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2613ec) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x26141c) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261410) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x261428) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x261404) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2613fc) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2613f8) == 0x24000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x9
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x26144c) == 0x20003
		BR_X[0:14] == 0x3
		BR_Y[16:30] == 0x2
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2614d8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2614dc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2614b8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2614bc) == 0x20003
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2614c0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x2614c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2614c8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2614cc) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2614d0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2614d4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261458) == 0x1410d80
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x14e0] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x261400) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x261434) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261440) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2613ec) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x26141c) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261410) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x261428) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x261404) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2613fc) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2613f8) == 0x24000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x9
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x26144c) == 0x20003
		BR_X[0:14] == 0x3
		BR_Y[16:30] == 0x2
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2614d8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2614dc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2614b8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2614bc) == 0x20003
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2614c0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x2614c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2614c8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2614cc) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2614d0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2614d4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261458) == 0x1410d80
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x15e8] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x261508) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26153c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261548) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2614f4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x261524) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261518) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x261530) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x26150c) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x261504) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x261500) == 0x28000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0xa
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x261554) == 0x10001
		BR_X[0:14] == 0x1
		BR_Y[16:30] == 0x1
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2615e0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2615e4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2615c0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2615c4) == 0x10001
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2615c8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x2615cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2615d0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2615d4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2615d8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2615dc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261560) == 0x1410dc0
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x15e8] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x260a04) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x261508) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26153c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261548) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2614f4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x261524) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261518) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x261530) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x26150c) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x261504) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x261500) == 0x28000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0xa
	gfx1101.regCB_COLOR_CONTROL(7@0x260a1c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2609f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2606ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x260a64) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x260660) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2606b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x260654) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26069c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2606c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2606a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x260b48) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x260678) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x260690) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x260680) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x260698) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x260b44) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x260674) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26068c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26067c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x260694) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x260aa4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x260b6c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x260b90) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x260b94) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x260b88) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x260b8c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x260bb4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x260bb0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x260bbc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x260bb8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x260bc4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x260bc0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x260a8c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x260b60) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x260ba4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x260ba0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x260bd4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x260bd0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x261554) == 0x10001
		BR_X[0:14] == 0x1
		BR_Y[16:30] == 0x1
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x260848) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x260a40) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x260a34) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x260a28) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x260a4c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x260b84) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x260ad8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2608a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x260ad4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2605cc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x260ac0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x260a70) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x260abc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x260a7c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x260ac4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x260a80) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x260ac8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x260a98) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x260ab0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2615e0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2615e4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26096c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x260970) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x260974) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x260978) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26097c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x260980) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x260984) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x260988) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2615c0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2615c4) == 0x10001
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2615c8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x2615cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2615d0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2615d4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2615d8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2615dc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261560) == 0x1410dc0
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x260a10) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2609ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x260c34) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x1934] at 0x7@0x800000c00600, type PS (0), size 1056
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x261614) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x261714) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x261748) == 0xc7c257
		MIP0_HEIGHT[0:13] == 0x257
		MIP0_WIDTH[14:27] == 0x31f
		MAX_MIP[28:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261754) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x261700) == 0x1020000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x261730) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261724) == 0x1022300
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x26173c) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x261718) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x261710) == 0x2880a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x1
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x26170c) == 0x0
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x0
	gfx1101.regCB_COLOR_CONTROL(7@0x26162c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x261608) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2617b8) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x261668) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x26176c) == 0x257031f
		X_MAX[0:13] == 0x31f
		Y_MAX[16:29] == 0x257
	gfx1101.regDB_DEPTH_VIEW(7@0x2617c4) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x261760) == 0x104e300
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x2617a8) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2617d0) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2617b4) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x26177c) == 0x20100000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x1
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1101.regDB_STENCIL_READ_BASE(7@0x261784) == 0x104c000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x26179c) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x26178c) == 0x104c000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x2617a4) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x261778) == 0xaa900983
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x18
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x1
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x1
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x5
		ALLOW_EXPCLEAR[27:27] == 0x1
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x1
		ZRANGE_PRECISION[31:31] == 0x1
	gfx1101.regDB_Z_READ_BASE(7@0x261780) == 0x104c000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x261798) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x261788) == 0x104c000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x2617a0) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2616b4) == 0x5ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0x2ff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x2617f4) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x261834) == 0x40a28f5c
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x261838) == 0x3f8028f6
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x26182c) == 0x40d92c60
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x261830) == 0x3f80369d
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x261864) == 0x43c80000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x261860) == 0x43c80000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x26186c) == 0x43960000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x261868) == 0xc3960000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x261874) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x261870) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26169c) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x2617e8) == 0x11fc00a0
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x1
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x261854) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x261850) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x261884) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x261880) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x2617dc) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x261844) == 0x120018
		HW_SCREEN_OFFSET_X[0:8] == 0x18
		HW_SCREEN_OFFSET_Y[16:24] == 0x12
	gfx1101.regPA_SU_LINE_CNTL(7@0x261650) == 0x8
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x261644) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1101.regPA_SU_POINT_SIZE(7@0x261638) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26165c) == 0x80242
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x1
		FACE[2:2] == 0x0
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x261828) == 0x3d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x7
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2616e8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x261890) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2616e4) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2616f4) == 0x3
		NUM_INTERP[0:5] == 0x3
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2616d0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x261674) == 0xa000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2616cc) == 0xc006
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x261680) == 0x602c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x3
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2616d4) == 0x22c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x261684) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2616d8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x2616a8) == 0x9bc0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3c
		INST_PREF_SIZE[23:28] == 0x13
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2616c0) == 0xa0000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0xa
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2615e0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2615e4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x261908) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x26190c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x261910) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x261914) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x261918) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x26191c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x261920) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x261924) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x261800) == 0x877240
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x261804) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2618fc) == 0xc00001
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x261930) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2615d0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2615d4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2618a4) == 0x14112c0
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x26181c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261810) == 0x1410e00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x261620) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2615fc) == 0x2
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x2618f0) == 0x4
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000c00600 + 0x0   ] = 0xbe80017e		s_mov_b64 s[0:1], exec                                     	
    pgm[7@0x800000c00600 + 0x4   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000c00600 + 0x8   ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000c00600 + 0xc   ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[7@0x800000c00600 + 0x10  ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000c00600 + 0x14  ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000c00600 + 0x18  ] = 0xbe820003		s_mov_b32 s2, s3                                           	
    pgm[7@0x800000c00600 + 0x1c  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000c00600 + 0x20  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000c00600 + 0x24  ] = 0xce0f0207		lds_param_load v7, attr0.z wait_vdst:15                    	
    pgm[7@0x800000c00600 + 0x28  ] = 0xce0f0308		lds_param_load v8, attr0.w wait_vdst:15                    	
    pgm[7@0x800000c00600 + 0x2c  ] = 0xce0f0409		lds_param_load v9, attr1.x wait_vdst:15                    	
    pgm[7@0x800000c00600 + 0x30  ] = 0xce0f050a		lds_param_load v10, attr1.y wait_vdst:15                   	
    pgm[7@0x800000c00600 + 0x34  ] = 0xbefe0106		s_mov_b64 exec, s[6:7]                                     	
    pgm[7@0x800000c00600 + 0x38  ] = 0xcd000000		v_interp_p10_f32 v0, v10, v2, v10 wait_exp:0               	
    pgm[7@0x800000c00600 + 0x3c  ] = 0x042a050a	;;                                                          	
    pgm[7@0x800000c00600 + 0x40  ] = 0xcd000701		v_interp_p10_f32 v1, v7, v2, v7 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x44  ] = 0x041e0507	;;                                                          	
    pgm[7@0x800000c00600 + 0x48  ] = 0xcd00070b		v_interp_p10_f32 v11, v6, v2, v6 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x4c  ] = 0x041a0506	;;                                                          	
    pgm[7@0x800000c00600 + 0x50  ] = 0xcd00070c		v_interp_p10_f32 v12, v9, v2, v9 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x54  ] = 0x04260509	;;                                                          	
    pgm[7@0x800000c00600 + 0x58  ] = 0xcd000704		v_interp_p10_f32 v4, v5, v2, v5 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x5c  ] = 0x04160505	;;                                                          	
    pgm[7@0x800000c00600 + 0x60  ] = 0xcd01070f		v_interp_p2_f32 v15, v10, v3, v0 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x64  ] = 0x0402070a	;;                                                          	
    pgm[7@0x800000c00600 + 0x68  ] = 0xcd010700		v_interp_p2_f32 v0, v7, v3, v1 wait_exp:7                  	
    pgm[7@0x800000c00600 + 0x6c  ] = 0x04060707	;;                                                          	
    pgm[7@0x800000c00600 + 0x70  ] = 0xcd000701		v_interp_p10_f32 v1, v8, v2, v8 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x74  ] = 0x04220508	;;                                                          	
    pgm[7@0x800000c00600 + 0x78  ] = 0xcd01070b		v_interp_p2_f32 v11, v6, v3, v11 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x7c  ] = 0x042e0706	;;                                                          	
    pgm[7@0x800000c00600 + 0x80  ] = 0xcd010710		v_interp_p2_f32 v16, v9, v3, v12 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x84  ] = 0x04320709	;;                                                          	
    pgm[7@0x800000c00600 + 0x88  ] = 0x10181f0f		v_mul_f32_e32 v12, v15, v15                                	
    pgm[7@0x800000c00600 + 0x8c  ] = 0x101a0100		v_mul_f32_e32 v13, v0, v0                                  	
    pgm[7@0x800000c00600 + 0x90  ] = 0xcd010704		v_interp_p2_f32 v4, v5, v3, v4 wait_exp:7                  	
    pgm[7@0x800000c00600 + 0x94  ] = 0x04120705	;;                                                          	
    pgm[7@0x800000c00600 + 0x98  ] = 0xcd010711		v_interp_p2_f32 v17, v8, v3, v1 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x9c  ] = 0x04060708	;;                                                          	
    pgm[7@0x800000c00600 + 0xa0  ] = 0x7e1c02f2		v_mov_b32_e32 v14, 1.0                                     	
    pgm[7@0x800000c00600 + 0xa4  ] = 0x56182110		v_fmac_f32_e32 v12, v16, v16                               	
    pgm[7@0x800000c00600 + 0xa8  ] = 0x561a170b		v_fmac_f32_e32 v13, v11, v11                               	
    pgm[7@0x800000c00600 + 0xac  ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[7@0x800000c00600 + 0xb0  ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0xb4  ] = 0x56182311		v_fmac_f32_e32 v12, v17, v17                               	
    pgm[7@0x800000c00600 + 0xb8  ] = 0x561a0904		v_fmac_f32_e32 v13, v4, v4                                 	
    pgm[7@0x800000c00600 + 0xbc  ] = 0xbf870092		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0xc0  ] = 0x7e025d0c		v_rsq_f32_e32 v1, v12                                      	
    pgm[7@0x800000c00600 + 0xc4  ] = 0x7e185d0d		v_rsq_f32_e32 v12, v13                                     	
    pgm[7@0x800000c00600 + 0xc8  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0xcc  ] = 0x1024030f		v_mul_f32_e32 v18, v15, v1                                 	
    pgm[7@0x800000c00600 + 0xd0  ] = 0x10261900		v_mul_f32_e32 v19, v0, v12                                 	
    pgm[7@0x800000c00600 + 0xd4  ] = 0x10280310		v_mul_f32_e32 v20, v16, v1                                 	
    pgm[7@0x800000c00600 + 0xd8  ] = 0x102a190b		v_mul_f32_e32 v21, v11, v12                                	
    pgm[7@0x800000c00600 + 0xdc  ] = 0x102c0311		v_mul_f32_e32 v22, v17, v1                                 	
    pgm[7@0x800000c00600 + 0xe0  ] = 0x10081904		v_mul_f32_e32 v4, v4, v12                                  	
    pgm[7@0x800000c00600 + 0xe4  ] = 0x10002712		v_mul_f32_e32 v0, v18, v19                                 	
    pgm[7@0x800000c00600 + 0xe8  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0xec  ] = 0xd6130000		v_fma_f32 v0, -v20, v21, -v0                               	
    pgm[7@0x800000c00600 + 0xf0  ] = 0xa4022b14	;;                                                          	
    pgm[7@0x800000c00600 + 0xf4  ] = 0xd6130000		v_fma_f32 v0, -v22, v4, v0                                 	
    pgm[7@0x800000c00600 + 0xf8  ] = 0x24020916	;;                                                          	
    pgm[7@0x800000c00600 + 0xfc  ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000c00600 + 0x100 ] = 0xce000605		lds_param_load v5, attr1.z wait_vdst:0                     	
    pgm[7@0x800000c00600 + 0x104 ] = 0xce000706		lds_param_load v6, attr1.w wait_vdst:0                     	
    pgm[7@0x800000c00600 + 0x108 ] = 0xce000807		lds_param_load v7, attr2.x wait_vdst:0                     	
    pgm[7@0x800000c00600 + 0x10c ] = 0xce000908		lds_param_load v8, attr2.y wait_vdst:0                     	
    pgm[7@0x800000c00600 + 0x110 ] = 0xbefe0106		s_mov_b64 exec, s[6:7]                                     	
    pgm[7@0x800000c00600 + 0x114 ] = 0xd6130001		v_fma_f32 v1, v0, v0, -1.0                                 	
    pgm[7@0x800000c00600 + 0x118 ] = 0x03ce0100	;;                                                          	
    pgm[7@0x800000c00600 + 0x11c ] = 0xcd00000c		v_interp_p10_f32 v12, v8, v2, v8 wait_exp:0                	
    pgm[7@0x800000c00600 + 0x120 ] = 0x04220508	;;                                                          	
    pgm[7@0x800000c00600 + 0x124 ] = 0xb0038000		s_movk_i32 s3, 0x8000                                      	
    pgm[7@0x800000c00600 + 0x128 ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000c00600 + 0x12c ] = 0xf40c0501		s_load_b256 s[20:27], s[2:3], 0x400                        	
    pgm[7@0x800000c00600 + 0x130 ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000c00600 + 0x134 ] = 0xf40c0301		s_load_b256 s[12:19], s[2:3], 0x430                        	
    pgm[7@0x800000c00600 + 0x138 ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000c00600 + 0x13c ] = 0x58021d01		v_fmamk_f32 v1, v1, 0x3fb851ec, v14                        	
    pgm[7@0x800000c00600 + 0x140 ] = 0x3fb851ec	;;                                                          	
    pgm[7@0x800000c00600 + 0x144 ] = 0xcd00070d		v_interp_p10_f32 v13, v6, v2, v6 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x148 ] = 0x041a0506	;;                                                          	
    pgm[7@0x800000c00600 + 0x14c ] = 0xcd000718		v_interp_p10_f32 v24, v7, v2, v7 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x150 ] = 0x041e0507	;;                                                          	
    pgm[7@0x800000c00600 + 0x154 ] = 0xbf8701a3		s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3)	
    pgm[7@0x800000c00600 + 0x158 ] = 0x7e166701		v_sqrt_f32_e32 v11, v1                                     	
    pgm[7@0x800000c00600 + 0x15c ] = 0x7c280280		v_cmp_gt_f32_e32 vcc_lo, 0, v1                             	
    pgm[7@0x800000c00600 + 0x160 ] = 0xcd010701		v_interp_p2_f32 v1, v6, v3, v13 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x164 ] = 0x04360706	;;                                                          	
    pgm[7@0x800000c00600 + 0x168 ] = 0xbf870143		s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_3) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x16c ] = 0xcd01070d		v_interp_p2_f32 v13, v7, v3, v24 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x170 ] = 0x04620707	;;                                                          	
    pgm[7@0x800000c00600 + 0x174 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x178 ] = 0x582e1700		v_fmamk_f32 v23, v0, 0x3f99999a, v11                       	
    pgm[7@0x800000c00600 + 0x17c ] = 0x3f99999a	;;                                                          	
    pgm[7@0x800000c00600 + 0x180 ] = 0xcd010700		v_interp_p2_f32 v0, v8, v3, v12 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x184 ] = 0x04320708	;;                                                          	
    pgm[7@0x800000c00600 + 0x188 ] = 0x10160917		v_mul_f32_e32 v11, v23, v4                                 	
    pgm[7@0x800000c00600 + 0x18c ] = 0x10182b17		v_mul_f32_e32 v12, v23, v21                                	
    pgm[7@0x800000c00600 + 0x190 ] = 0xbf870113		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x194 ] = 0x7e005500		v_rcp_f32_e32 v0, v0                                       	
    pgm[7@0x800000c00600 + 0x198 ] = 0xd613000b		v_fma_f32 v11, 0xbf99999a, v22, -v11                       	
    pgm[7@0x800000c00600 + 0x19c ] = 0x842e2cff	;;                                                          	
    pgm[7@0x800000c00600 + 0x1a0 ] = 0xbf99999a	;;                                                          	
    pgm[7@0x800000c00600 + 0x1a4 ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x1a8 ] = 0xd613000c		v_fma_f32 v12, 0xbf99999a, v20, -v12                       	
    pgm[7@0x800000c00600 + 0x1ac ] = 0x843228ff	;;                                                          	
    pgm[7@0x800000c00600 + 0x1b0 ] = 0xbf99999a	;;                                                          	
    pgm[7@0x800000c00600 + 0x1b4 ] = 0xd501000b		v_cndmask_b32_e64 v11, v11, 0, vcc_lo                      	
    pgm[7@0x800000c00600 + 0x1b8 ] = 0x01a9010b	;;                                                          	
    pgm[7@0x800000c00600 + 0x1bc ] = 0xbf870142		s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_3) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x1c0 ] = 0xd501000c		v_cndmask_b32_e64 v12, v12, 0, vcc_lo                      	
    pgm[7@0x800000c00600 + 0x1c4 ] = 0x01a9010c	;;                                                          	
    pgm[7@0x800000c00600 + 0x1c8 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x1cc ] = 0xd6130001		v_fma_f32 v1, v1, v0, v11                                  	
    pgm[7@0x800000c00600 + 0x1d0 ] = 0x042e0101	;;                                                          	
    pgm[7@0x800000c00600 + 0x1d4 ] = 0xd613000d		v_fma_f32 v13, v13, v0, v12                                	
    pgm[7@0x800000c00600 + 0x1d8 ] = 0x0432010d	;;                                                          	
    pgm[7@0x800000c00600 + 0x1dc ] = 0xd6130000		v_fma_f32 v0, v1, 0.5, 0.5                                 	
    pgm[7@0x800000c00600 + 0x1e0 ] = 0x03c1e101	;;                                                          	
    pgm[7@0x800000c00600 + 0x1e4 ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000c00600 + 0x1e8 ] = 0xd6130001		v_fma_f32 v1, v13, 0.5, 0.5                                	
    pgm[7@0x800000c00600 + 0x1ec ] = 0x03c1e10d	;;                                                          	
    pgm[7@0x800000c00600 + 0x1f0 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000c00600 + 0x1f4 ] = 0xf06c0104		image_sample v24, v[0:1], s[20:27], s[12:15] dmask:0x1 dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000c00600 + 0x1f8 ] = 0x0c051800	;;                                                          	
    pgm[7@0x800000c00600 + 0x1fc ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000c00600 + 0x200 ] = 0xf4080501		s_load_b128 s[20:23], s[2:3], 0x450                        	
    pgm[7@0x800000c00600 + 0x204 ] = 0xf8000450	;;                                                          	
    pgm[7@0x800000c00600 + 0x208 ] = 0xf40c0201		s_load_b256 s[8:15], s[2:3], 0x470                         	
    pgm[7@0x800000c00600 + 0x20c ] = 0xf8000470	;;                                                          	
    pgm[7@0x800000c00600 + 0x210 ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000c00600 + 0x214 ] = 0xd6130019		v_fma_f32 v25, v11, v24, v17                               	
    pgm[7@0x800000c00600 + 0x218 ] = 0x0446310b	;;                                                          	
    pgm[7@0x800000c00600 + 0x21c ] = 0xd613001a		v_fma_f32 v26, v12, v24, v16                               	
    pgm[7@0x800000c00600 + 0x220 ] = 0x0442310c	;;                                                          	
    pgm[7@0x800000c00600 + 0x224 ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x228 ] = 0xd6130000		v_fma_f32 v0, v25, 0.5, 0.5                                	
    pgm[7@0x800000c00600 + 0x22c ] = 0x03c1e119	;;                                                          	
    pgm[7@0x800000c00600 + 0x230 ] = 0xd6130001		v_fma_f32 v1, v26, 0.5, 0.5                                	
    pgm[7@0x800000c00600 + 0x234 ] = 0x03c1e11a	;;                                                          	
    pgm[7@0x800000c00600 + 0x238 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000c00600 + 0x23c ] = 0xf06c0704		image_sample v[11:13], v[0:1], s[16:23], s[8:11] dmask:0x7 dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000c00600 + 0x240 ] = 0x08040b00	;;                                                          	
    pgm[7@0x800000c00600 + 0x244 ] = 0x10002717		v_mul_f32_e32 v0, v23, v19                                 	
    pgm[7@0x800000c00600 + 0x248 ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000c00600 + 0x24c ] = 0xf4080401		s_load_b128 s[16:19], s[2:3], 0x490                        	
    pgm[7@0x800000c00600 + 0x250 ] = 0xf8000490	;;                                                          	
    pgm[7@0x800000c00600 + 0x254 ] = 0xf4080201		s_load_b128 s[8:11], s[2:3], 0x4b0                         	
    pgm[7@0x800000c00600 + 0x258 ] = 0xf80004b0	;;                                                          	
    pgm[7@0x800000c00600 + 0x25c ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x260 ] = 0xd6130000		v_fma_f32 v0, 0xbf99999a, v18, -v0                         	
    pgm[7@0x800000c00600 + 0x264 ] = 0x840224ff	;;                                                          	
    pgm[7@0x800000c00600 + 0x268 ] = 0xbf99999a	;;                                                          	
    pgm[7@0x800000c00600 + 0x26c ] = 0xd5010000		v_cndmask_b32_e64 v0, v0, 0, vcc_lo                        	
    pgm[7@0x800000c00600 + 0x270 ] = 0x01a90100	;;                                                          	
    pgm[7@0x800000c00600 + 0x274 ] = 0xbf8700a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x278 ] = 0xd6130000		v_fma_f32 v0, v0, v24, v15                                 	
    pgm[7@0x800000c00600 + 0x27c ] = 0x043e3100	;;                                                          	
    pgm[7@0x800000c00600 + 0x280 ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000c00600 + 0x284 ] = 0x1000010d		v_mul_f32_e32 v0, v13, v0                                  	
    pgm[7@0x800000c00600 + 0x288 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x28c ] = 0x5600350c		v_fmac_f32_e32 v0, v12, v26                                	
    pgm[7@0x800000c00600 + 0x290 ] = 0x5600330b		v_fmac_f32_e32 v0, v11, v25                                	
    pgm[7@0x800000c00600 + 0x294 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x298 ] = 0xd6130001		v_fma_f32 v1, v0, v0, -1.0                                 	
    pgm[7@0x800000c00600 + 0x29c ] = 0x03ce0100	;;                                                          	
    pgm[7@0x800000c00600 + 0x2a0 ] = 0x58021d01		v_fmamk_f32 v1, v1, 0x3f31c71c, v14                        	
    pgm[7@0x800000c00600 + 0x2a4 ] = 0x3f31c71c	;;                                                          	
    pgm[7@0x800000c00600 + 0x2a8 ] = 0xbf8700c1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x2ac ] = 0x7e1a6701		v_sqrt_f32_e32 v13, v1                                     	
    pgm[7@0x800000c00600 + 0x2b0 ] = 0x7c280280		v_cmp_gt_f32_e32 vcc_lo, 0, v1                             	
    pgm[7@0x800000c00600 + 0x2b4 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x2b8 ] = 0x561a00ff		v_fmac_f32_e32 v13, 0x3f555555, v0                         	
    pgm[7@0x800000c00600 + 0x2bc ] = 0x3f555555	;;                                                          	
    pgm[7@0x800000c00600 + 0x2c0 ] = 0x1000170d		v_mul_f32_e32 v0, v13, v11                                 	
    pgm[7@0x800000c00600 + 0x2c4 ] = 0x1016190d		v_mul_f32_e32 v11, v13, v12                                	
    pgm[7@0x800000c00600 + 0x2c8 ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x2cc ] = 0xd6130000		v_fma_f32 v0, 0x3f555555, v25, -v0                         	
    pgm[7@0x800000c00600 + 0x2d0 ] = 0x840232ff	;;                                                          	
    pgm[7@0x800000c00600 + 0x2d4 ] = 0x3f555555	;;                                                          	
    pgm[7@0x800000c00600 + 0x2d8 ] = 0xd613000b		v_fma_f32 v11, 0x3f555555, v26, -v11                       	
    pgm[7@0x800000c00600 + 0x2dc ] = 0x842e34ff	;;                                                          	
    pgm[7@0x800000c00600 + 0x2e0 ] = 0x3f555555	;;                                                          	
    pgm[7@0x800000c00600 + 0x2e4 ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x2e8 ] = 0xd6130000		v_fma_f32 v0, v0, 0.5, 0.5                                 	
    pgm[7@0x800000c00600 + 0x2ec ] = 0x03c1e100	;;                                                          	
    pgm[7@0x800000c00600 + 0x2f0 ] = 0xd613000b		v_fma_f32 v11, v11, 0.5, 0.5                               	
    pgm[7@0x800000c00600 + 0x2f4 ] = 0x03c1e10b	;;                                                          	
    pgm[7@0x800000c00600 + 0x2f8 ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x2fc ] = 0xd5010000		v_cndmask_b32_e64 v0, v0, 0.5, vcc_lo                      	
    pgm[7@0x800000c00600 + 0x300 ] = 0x01a9e100	;;                                                          	
    pgm[7@0x800000c00600 + 0x304 ] = 0xd5010001		v_cndmask_b32_e64 v1, v11, 0.5, vcc_lo                     	
    pgm[7@0x800000c00600 + 0x308 ] = 0x01a9e10b	;;                                                          	
    pgm[7@0x800000c00600 + 0x30c ] = 0x8bfe007e		s_and_b64 exec, exec, s[0:1]                               	
    pgm[7@0x800000c00600 + 0x310 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000c00600 + 0x314 ] = 0xf06c0f04		image_sample v[11:14], v[0:1], s[12:19], s[8:11] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000c00600 + 0x318 ] = 0x08030b00	;;                                                          	
    pgm[7@0x800000c00600 + 0x31c ] = 0xcd000700		v_interp_p10_f32 v0, v5, v2, v5 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x320 ] = 0x04160505	;;                                                          	
    pgm[7@0x800000c00600 + 0x324 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x328 ] = 0xcd010700		v_interp_p2_f32 v0, v5, v3, v0 wait_exp:7                  	
    pgm[7@0x800000c00600 + 0x32c ] = 0x04020705	;;                                                          	
    pgm[7@0x800000c00600 + 0x330 ] = 0x7e005500		v_rcp_f32_e32 v0, v0                                       	
    pgm[7@0x800000c00600 + 0x334 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x338 ] = 0xd6130001		v_fma_f32 v1, v15, v0, -2.0                                	
    pgm[7@0x800000c00600 + 0x33c ] = 0x03d6010f	;;                                                          	
    pgm[7@0x800000c00600 + 0x340 ] = 0xd6130002		v_fma_f32 v2, v16, v0, -1.0                                	
    pgm[7@0x800000c00600 + 0x344 ] = 0x03ce0110	;;                                                          	
    pgm[7@0x800000c00600 + 0x348 ] = 0xd6130000		v_fma_f32 v0, v17, v0, -1.0                                	
    pgm[7@0x800000c00600 + 0x34c ] = 0x03ce0111	;;                                                          	
    pgm[7@0x800000c00600 + 0x350 ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x354 ] = 0x10060301		v_mul_f32_e32 v3, v1, v1                                   	
    pgm[7@0x800000c00600 + 0x358 ] = 0x56060502		v_fmac_f32_e32 v3, v2, v2                                  	
    pgm[7@0x800000c00600 + 0x35c ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x360 ] = 0x56060100		v_fmac_f32_e32 v3, v0, v0                                  	
    pgm[7@0x800000c00600 + 0x364 ] = 0x7e065d03		v_rsq_f32_e32 v3, v3                                       	
    pgm[7@0x800000c00600 + 0x368 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x36c ] = 0x10020701		v_mul_f32_e32 v1, v1, v3                                   	
    pgm[7@0x800000c00600 + 0x370 ] = 0x10040702		v_mul_f32_e32 v2, v2, v3                                   	
    pgm[7@0x800000c00600 + 0x374 ] = 0x10000700		v_mul_f32_e32 v0, v0, v3                                   	
    pgm[7@0x800000c00600 + 0x378 ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x37c ] = 0x101e0313		v_mul_f32_e32 v15, v19, v1                                 	
    pgm[7@0x800000c00600 + 0x380 ] = 0x561e0515		v_fmac_f32_e32 v15, v21, v2                                	
    pgm[7@0x800000c00600 + 0x384 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x388 ] = 0xd6130003		v_fma_f32 v3, v4, v0, v15 mul:2                            	
    pgm[7@0x800000c00600 + 0x38c ] = 0x0c3e0104	;;                                                          	
    pgm[7@0x800000c00600 + 0x390 ] = 0xd6130001		v_fma_f32 v1, -v3, v19, v1                                 	
    pgm[7@0x800000c00600 + 0x394 ] = 0x24062703	;;                                                          	
    pgm[7@0x800000c00600 + 0x398 ] = 0xd6130002		v_fma_f32 v2, -v3, v21, v2                                 	
    pgm[7@0x800000c00600 + 0x39c ] = 0x240a2b03	;;                                                          	
    pgm[7@0x800000c00600 + 0x3a0 ] = 0xd6130000		v_fma_f32 v0, -v3, v4, v0                                  	
    pgm[7@0x800000c00600 + 0x3a4 ] = 0x24020903	;;                                                          	
    pgm[7@0x800000c00600 + 0x3a8 ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x3ac ] = 0x10020312		v_mul_f32_e32 v1, v18, v1                                  	
    pgm[7@0x800000c00600 + 0x3b0 ] = 0xd6130001		v_fma_f32 v1, -v20, v2, -v1                                	
    pgm[7@0x800000c00600 + 0x3b4 ] = 0xa4060514	;;                                                          	
    pgm[7@0x800000c00600 + 0x3b8 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x3bc ] = 0xd6130000		v_fma_f32 v0, -v22, v0, v1                                 	
    pgm[7@0x800000c00600 + 0x3c0 ] = 0x24060116	;;                                                          	
    pgm[7@0x800000c00600 + 0x3c4 ] = 0x20000080		v_max_f32_e32 v0, 0, v0                                    	
    pgm[7@0x800000c00600 + 0x3c8 ] = 0xbf8700b1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x3cc ] = 0x7e004f00		v_log_f32_e32 v0, v0                                       	
    pgm[7@0x800000c00600 + 0x3d0 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x3d4 ] = 0x100000ff		v_mul_f32_e32 v0, 0x42c80000, v0                           	
    pgm[7@0x800000c00600 + 0x3d8 ] = 0x42c80000	;;                                                          	
    pgm[7@0x800000c00600 + 0x3dc ] = 0x7e064b00		v_exp_f32_e32 v3, v0                                       	
    pgm[7@0x800000c00600 + 0x3e0 ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000c00600 + 0x3e4 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x3e8 ] = 0x58001703		v_fmamk_f32 v0, v3, 0x3f4ccccd, v11                        	
    pgm[7@0x800000c00600 + 0x3ec ] = 0x3f4ccccd	;;                                                          	
    pgm[7@0x800000c00600 + 0x3f0 ] = 0x58021903		v_fmamk_f32 v1, v3, 0x3f4ccccd, v12                        	
    pgm[7@0x800000c00600 + 0x3f4 ] = 0x3f4ccccd	;;                                                          	
    pgm[7@0x800000c00600 + 0x3f8 ] = 0x58041b03		v_fmamk_f32 v2, v3, 0x3f4ccccd, v13                        	
    pgm[7@0x800000c00600 + 0x3fc ] = 0x3f4ccccd	;;                                                          	
    pgm[7@0x800000c00600 + 0x400 ] = 0x06061d03		v_add_f32_e32 v3, v3, v14                                  	
    pgm[7@0x800000c00600 + 0x404 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x408 ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000c00600 + 0x40c ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000c00600 + 0x410 ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000c00600 + 0x414 ] = 0x00000100	;;                                                          	
    pgm[7@0x800000c00600 + 0x418 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000c00600 + 0x41c ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000260000 + 0x1934] at 0x7@0x800000a00000, type ES (5), size 2120
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x261614) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x261714) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x261748) == 0xc7c257
		MIP0_HEIGHT[0:13] == 0x257
		MIP0_WIDTH[14:27] == 0x31f
		MAX_MIP[28:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261754) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x261700) == 0x1020000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x261730) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261724) == 0x1022300
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x26173c) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x261718) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x261710) == 0x2880a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x1
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x26170c) == 0x0
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x0
	gfx1101.regCB_COLOR_CONTROL(7@0x26162c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x260138) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x260040) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x260044) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x260050) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x260054) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x260088) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x260094) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x260300) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x260304) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x260308) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x260034) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x2603e0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x2603ec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x2603f0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x260240) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x2602f4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x260078) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x26007c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x260080) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x260084) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x260234) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x260060) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x260064) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x260068) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x26006c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x26025c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x260410) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x260414) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x2603fc) == 0x1410d30
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x260250) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x26043c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x260440) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x260408) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x26040c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x261608) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2617b8) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x261668) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x26176c) == 0x257031f
		X_MAX[0:13] == 0x31f
		Y_MAX[16:29] == 0x257
	gfx1101.regDB_DEPTH_VIEW(7@0x2617c4) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x261760) == 0x104e300
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x2617a8) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2617d0) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x260124) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2617b4) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x26177c) == 0x20100000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x1
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1101.regDB_STENCIL_READ_BASE(7@0x261784) == 0x104c000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x26179c) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x26178c) == 0x104c000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x2617a4) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x261778) == 0xaa900983
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x18
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x1
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x1
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x5
		ALLOW_EXPCLEAR[27:27] == 0x1
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x1
		ZRANGE_PRECISION[31:31] == 0x1
	gfx1101.regDB_Z_READ_BASE(7@0x261780) == 0x104c000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x261798) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x261788) == 0x104c000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x2617a0) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x26019c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x2601ac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x260198) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x2601a0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2616b4) == 0x5ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0x2ff
	gfx1101.regGE_STEREO_CNTL(7@0x2601bc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x2601c8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x2617f4) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x261834) == 0x40a28f5c
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x261838) == 0x3f8028f6
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x26182c) == 0x40d92c60
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x261830) == 0x3f80369d
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x261864) == 0x43c80000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x261860) == 0x43c80000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x26186c) == 0x43960000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x261868) == 0xc3960000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x261874) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x261870) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x26020c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26169c) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x2617e8) == 0x11fc00a0
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x1
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x260180) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x2601d8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x26018c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x261854) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x261850) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x261884) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x261880) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x2617dc) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x261844) == 0x120018
		HW_SCREEN_OFFSET_X[0:8] == 0x18
		HW_SCREEN_OFFSET_Y[16:24] == 0x12
	gfx1101.regPA_SU_LINE_CNTL(7@0x261650) == 0x8
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x2601d4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x261644) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1101.regPA_SU_POINT_SIZE(7@0x261638) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x2601f4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26165c) == 0x80242
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x1
		FACE[2:2] == 0x0
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x260150) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x261828) == 0x3d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x7
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2616e8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x261890) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2616e4) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2616f4) == 0x3
		NUM_INTERP[0:5] == 0x3
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x260200) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x2600e8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x260118) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2616d0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x261674) == 0xa000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2616cc) == 0xc006
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x261680) == 0x602c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x3
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2616d4) == 0x22c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x261684) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2616d8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x2600f4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x2600a0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x2616a8) == 0x9bc0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3c
		INST_PREF_SIZE[23:28] == 0x13
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2616c0) == 0xa0000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0xa
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x2600ac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x2600d0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x2600d4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x2600d8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x2600dc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x260100) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x260104) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x260108) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x26010c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x2600b8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x2600bc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x2600c0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x2600c4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2615e0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2615e4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x261908) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x26190c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x261910) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x261914) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x261918) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x26191c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x261920) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x261924) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x261800) == 0x877240
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x261804) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2618fc) == 0xc00001
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x261930) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2615d0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2615d4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2618a4) == 0x14112c0
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x26181c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261810) == 0x1410e00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x261620) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x260144) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x260128) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x26012c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x260024) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x260028) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x260168) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2615fc) == 0x2
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x26015c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x2601b0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x2618f0) == 0x4
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x260174) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000a00000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800000a00000 + 0x4   ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800000a00000 + 0x8   ] = 0x000100c1	;;                                                          	
    pgm[7@0x800000a00000 + 0xc   ] = 0xbe840011		s_mov_b32 s4, s17                                          	
    pgm[7@0x800000a00000 + 0x10  ] = 0xbea4000a		s_mov_b32 s36, s10                                         	
    pgm[7@0x800000a00000 + 0x14  ] = 0xbf0c9b0c		s_bitcmp0_b32 s12, 27                                      	
    pgm[7@0x800000a00000 + 0x18  ] = 0xbfa20023		s_cbranch_scc1 35                                          	
    pgm[7@0x800000a00000 + 0x1c  ] = 0x7e080281		v_mov_b32_e32 v4, 1                                        	
    pgm[7@0x800000a00000 + 0x20  ] = 0xbf8704b1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x24  ] = 0x7c9a0880		v_cmp_ne_u32_e32 vcc_lo, 0, v4                             	
    pgm[7@0x800000a00000 + 0x28  ] = 0xd7200004		v_mbcnt_hi_u32_b32 v4, -1, v2                              	
    pgm[7@0x800000a00000 + 0x2c  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800000a00000 + 0x30  ] = 0xbe80096a		s_ctz_i32_b64 s0, vcc                                      	
    pgm[7@0x800000a00000 + 0x34  ] = 0x8980c000		s_min_u32 s0, s0, 64                                       	
    pgm[7@0x800000a00000 + 0x38  ] = 0xbf870481		s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1)    	
    pgm[7@0x800000a00000 + 0x3c  ] = 0x7c940800		v_cmp_eq_u32_e32 vcc_lo, s0, v4                            	
    pgm[7@0x800000a00000 + 0x40  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800000a00000 + 0x44  ] = 0xbfa50017		s_cbranch_execz 23                                         	
    pgm[7@0x800000a00000 + 0x48  ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[7@0x800000a00000 + 0x4c  ] = 0xbf870099		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x50  ] = 0xd71f0004		v_mbcnt_lo_u32_b32 v4, s6, 0                               	
    pgm[7@0x800000a00000 + 0x54  ] = 0x00010006	;;                                                          	
    pgm[7@0x800000a00000 + 0x58  ] = 0xd7200004		v_mbcnt_hi_u32_b32 v4, s7, v4                              	
    pgm[7@0x800000a00000 + 0x5c  ] = 0x00020807	;;                                                          	
    pgm[7@0x800000a00000 + 0x60  ] = 0xbf8704a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x64  ] = 0x7c940880		v_cmp_eq_u32_e32 vcc_lo, 0, v4                             	
    pgm[7@0x800000a00000 + 0x68  ] = 0x8b8a6a7e		s_and_b64 s[10:11], exec, vcc                              	
    pgm[7@0x800000a00000 + 0x6c  ] = 0xbefe010a		s_mov_b64 exec, s[10:11]                                   	
    pgm[7@0x800000a00000 + 0x70  ] = 0xbfa5000c		s_cbranch_execz 12                                         	
    pgm[7@0x800000a00000 + 0x74  ] = 0xb0098000		s_movk_i32 s9, 0x8000                                      	
    pgm[7@0x800000a00000 + 0x78  ] = 0x930eff03		s_bfe_u32 s14, s3, 0x80008                                 	
    pgm[7@0x800000a00000 + 0x7c  ] = 0x00080008	;;                                                          	
    pgm[7@0x800000a00000 + 0x80  ] = 0xf4080204		s_load_b128 s[8:11], s[8:9], 0xd0                          	
    pgm[7@0x800000a00000 + 0x84  ] = 0xf80000d0	;;                                                          	
    pgm[7@0x800000a00000 + 0x88  ] = 0xbe861906		s_bcnt1_i32_b64 s6, s[6:7]                                 	
    pgm[7@0x800000a00000 + 0x8c  ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x90  ] = 0x9606060e		s_mul_i32 s6, s14, s6                                      	
    pgm[7@0x800000a00000 + 0x94  ] = 0x7e080206		v_mov_b32_e32 v4, s6                                       	
    pgm[7@0x800000a00000 + 0x98  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x9c  ] = 0xe0d40010		buffer_atomic_add_u32 v4, off, s[8:11], 0 offset:16        	
    pgm[7@0x800000a00000 + 0xa0  ] = 0x80020400	;;                                                          	
    pgm[7@0x800000a00000 + 0xa4  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800000a00000 + 0xa8  ] = 0xd720000e		v_mbcnt_hi_u32_b32 v14, -1, v2                             	
    pgm[7@0x800000a00000 + 0xac  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800000a00000 + 0xb0  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800000a00000 + 0xb4  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800000a00000 + 0xb8  ] = 0xbf870481		s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1)    	
    pgm[7@0x800000a00000 + 0xbc  ] = 0x7c981c00		v_cmp_gt_u32_e32 vcc_lo, s0, v14                           	
    pgm[7@0x800000a00000 + 0xc0  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800000a00000 + 0xc4  ] = 0xbfa50024		s_cbranch_execz 36                                         	
    pgm[7@0x800000a00000 + 0xc8  ] = 0x4a040a0d		v_add_nc_u32_e32 v2, s13, v5                               	
    pgm[7@0x800000a00000 + 0xcc  ] = 0xbea700ff		s_mov_b32 s39, 0x30016fac                                  	
    pgm[7@0x800000a00000 + 0xd0  ] = 0x30016fac	;;                                                          	
    pgm[7@0x800000a00000 + 0xd4  ] = 0xb0260100		s_movk_i32 s38, 0x100                                      	
    pgm[7@0x800000a00000 + 0xd8  ] = 0xbea500ff		s_mov_b32 s37, 0x8000                                      	
    pgm[7@0x800000a00000 + 0xdc  ] = 0x00008000	;;                                                          	
    pgm[7@0x800000a00000 + 0xe0  ] = 0xe0080000		buffer_load_format_xyz v[6:8], v2, s[20:23], 0 idxen       	
    pgm[7@0x800000a00000 + 0xe4  ] = 0x80850602	;;                                                          	
    pgm[7@0x800000a00000 + 0xe8  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000a00000 + 0xec  ] = 0xf42c0a12		s_buffer_load_b256 s[40:47], s[36:39], null                	
    pgm[7@0x800000a00000 + 0xf0  ] = 0xf8000000	;;                                                          	
    pgm[7@0x800000a00000 + 0xf4  ] = 0xf42c0c12		s_buffer_load_b256 s[48:55], s[36:39], 0x20                	
    pgm[7@0x800000a00000 + 0xf8  ] = 0xf8000020	;;                                                          	
    pgm[7@0x800000a00000 + 0xfc  ] = 0xbf890007		s_waitcnt vmcnt(0) lgkmcnt(0)                              	
    pgm[7@0x800000a00000 + 0x100 ] = 0x10040e2c		v_mul_f32_e32 v2, s44, v7                                  	
    pgm[7@0x800000a00000 + 0x104 ] = 0x10120e2d		v_mul_f32_e32 v9, s45, v7                                  	
    pgm[7@0x800000a00000 + 0x108 ] = 0x10160e2e		v_mul_f32_e32 v11, s46, v7                                 	
    pgm[7@0x800000a00000 + 0x10c ] = 0x100e0e2f		v_mul_f32_e32 v7, s47, v7                                  	
    pgm[7@0x800000a00000 + 0x110 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000a00000 + 0x114 ] = 0x56040c28		v_fmac_f32_e32 v2, s40, v6                                 	
    pgm[7@0x800000a00000 + 0x118 ] = 0x56120c29		v_fmac_f32_e32 v9, s41, v6                                 	
    pgm[7@0x800000a00000 + 0x11c ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000a00000 + 0x120 ] = 0x56160c2a		v_fmac_f32_e32 v11, s42, v6                                	
    pgm[7@0x800000a00000 + 0x124 ] = 0x560e0c2b		v_fmac_f32_e32 v7, s43, v6                                 	
    pgm[7@0x800000a00000 + 0x128 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000a00000 + 0x12c ] = 0x56041030		v_fmac_f32_e32 v2, s48, v8                                 	
    pgm[7@0x800000a00000 + 0x130 ] = 0x56121031		v_fmac_f32_e32 v9, s49, v8                                 	
    pgm[7@0x800000a00000 + 0x134 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000a00000 + 0x138 ] = 0x56161032		v_fmac_f32_e32 v11, s50, v8                                	
    pgm[7@0x800000a00000 + 0x13c ] = 0x560e1033		v_fmac_f32_e32 v7, s51, v8                                 	
    pgm[7@0x800000a00000 + 0x140 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000a00000 + 0x144 ] = 0x06080434		v_add_f32_e32 v4, s52, v2                                  	
    pgm[7@0x800000a00000 + 0x148 ] = 0x06141235		v_add_f32_e32 v10, s53, v9                                 	
    pgm[7@0x800000a00000 + 0x14c ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000a00000 + 0x150 ] = 0x06161636		v_add_f32_e32 v11, s54, v11                                	
    pgm[7@0x800000a00000 + 0x154 ] = 0x06180e37		v_add_f32_e32 v12, s55, v7                                 	
    pgm[7@0x800000a00000 + 0x158 ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800000a00000 + 0x15c ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800000a00000 + 0x160 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x164 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800000a00000 + 0x168 ] = 0x000003c0	;;                                                          	
    pgm[7@0x800000a00000 + 0x16c ] = 0x4a1e1c00		v_add_nc_u32_e32 v15, s0, v14                              	
    pgm[7@0x800000a00000 + 0x170 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000a00000 + 0x174 ] = 0x16041e9c		v_mul_u32_u24_e32 v2, 28, v15                              	
    pgm[7@0x800000a00000 + 0x178 ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800000a00000 + 0x17c ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800000a00000 + 0x180 ] = 0x7e0c550c		v_rcp_f32_e32 v6, v12                                      	
    pgm[7@0x800000a00000 + 0x184 ] = 0x7e100280		v_mov_b32_e32 v8, 0                                        	
    pgm[7@0x800000a00000 + 0x188 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000a00000 + 0x18c ] = 0x100e0d04		v_mul_f32_e32 v7, v4, v6                                   	
    pgm[7@0x800000a00000 + 0x190 ] = 0x100c0d0a		v_mul_f32_e32 v6, v10, v6                                  	
    pgm[7@0x800000a00000 + 0x194 ] = 0xd8380100		ds_store_2addr_b32 v2, v7, v6 offset1:1                    	
    pgm[7@0x800000a00000 + 0x198 ] = 0x00060702	;;                                                          	
    pgm[7@0x800000a00000 + 0x19c ] = 0xd834000c		ds_store_b32 v2, v12 offset:12                             	
    pgm[7@0x800000a00000 + 0x1a0 ] = 0x00000c02	;;                                                          	
    pgm[7@0x800000a00000 + 0x1a4 ] = 0xd8780010		ds_store_b8 v2, v8 offset:16                               	
    pgm[7@0x800000a00000 + 0x1a8 ] = 0x00000802	;;                                                          	
    pgm[7@0x800000a00000 + 0x1ac ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800000a00000 + 0x1b0 ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800000a00000 + 0x1b4 ] = 0x00080008	;;                                                          	
    pgm[7@0x800000a00000 + 0x1b8 ] = 0xbe9e0180		s_mov_b64 s[30:31], 0                                      	
    pgm[7@0x800000a00000 + 0x1bc ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, s0, v14                               	
    pgm[7@0x800000a00000 + 0x1c0 ] = 0x00021c00	;;                                                          	
    pgm[7@0x800000a00000 + 0x1c4 ] = 0xbe860180		s_mov_b64 s[6:7], 0                                        	
    pgm[7@0x800000a00000 + 0x1c8 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x1cc ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800000a00000 + 0x1d0 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000a00000 + 0x1d4 ] = 0xbea22100		s_and_saveexec_b64 s[34:35], s[0:1]                        	
    pgm[7@0x800000a00000 + 0x1d8 ] = 0xbfa50085		s_cbranch_execz 133                                        	
    pgm[7@0x800000a00000 + 0x1dc ] = 0x360c00ff		v_and_b32_e32 v6, 0xffff, v0                               	
    pgm[7@0x800000a00000 + 0x1e0 ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800000a00000 + 0x1e4 ] = 0x32000090		v_lshrrev_b32_e32 v0, 16, v0                               	
    pgm[7@0x800000a00000 + 0x1e8 ] = 0x360202ff		v_and_b32_e32 v1, 0xffff, v1                               	
    pgm[7@0x800000a00000 + 0x1ec ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800000a00000 + 0x1f0 ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800000a00000 + 0x1f4 ] = 0x16240c9c		v_mul_u32_u24_e32 v18, 28, v6                              	
    pgm[7@0x800000a00000 + 0x1f8 ] = 0x1622009c		v_mul_u32_u24_e32 v17, 28, v0                              	
    pgm[7@0x800000a00000 + 0x1fc ] = 0xbf870003		s_delay_alu instid0(VALU_DEP_3)                            	
    pgm[7@0x800000a00000 + 0x200 ] = 0x1620029c		v_mul_u32_u24_e32 v16, 28, v1                              	
    pgm[7@0x800000a00000 + 0x204 ] = 0xd8dc0100		ds_load_2addr_b32 v[0:1], v18 offset1:1                    	
    pgm[7@0x800000a00000 + 0x208 ] = 0x00000012	;;                                                          	
    pgm[7@0x800000a00000 + 0x20c ] = 0xd8dc0100		ds_load_2addr_b32 v[6:7], v17 offset1:1                    	
    pgm[7@0x800000a00000 + 0x210 ] = 0x06000011	;;                                                          	
    pgm[7@0x800000a00000 + 0x214 ] = 0xd8dc0100		ds_load_2addr_b32 v[8:9], v16 offset1:1                    	
    pgm[7@0x800000a00000 + 0x218 ] = 0x08000010	;;                                                          	
    pgm[7@0x800000a00000 + 0x21c ] = 0xd8d8000c		ds_load_b32 v13, v18 offset:12                             	
    pgm[7@0x800000a00000 + 0x220 ] = 0x0d000012	;;                                                          	
    pgm[7@0x800000a00000 + 0x224 ] = 0xd8d8000c		ds_load_b32 v19, v17 offset:12                             	
    pgm[7@0x800000a00000 + 0x228 ] = 0x13000011	;;                                                          	
    pgm[7@0x800000a00000 + 0x22c ] = 0xd8d8000c		ds_load_b32 v20, v16 offset:12                             	
    pgm[7@0x800000a00000 + 0x230 ] = 0x14000010	;;                                                          	
    pgm[7@0x800000a00000 + 0x234 ] = 0xbf89fc47		s_waitcnt lgkmcnt(4)                                       	
    pgm[7@0x800000a00000 + 0x238 ] = 0x082a0106		v_sub_f32_e32 v21, v6, v0                                  	
    pgm[7@0x800000a00000 + 0x23c ] = 0xbf89fc37		s_waitcnt lgkmcnt(3)                                       	
    pgm[7@0x800000a00000 + 0x240 ] = 0x082c1301		v_sub_f32_e32 v22, v1, v9                                  	
    pgm[7@0x800000a00000 + 0x244 ] = 0x082e0108		v_sub_f32_e32 v23, v8, v0                                  	
    pgm[7@0x800000a00000 + 0x248 ] = 0x08300307		v_sub_f32_e32 v24, v7, v1                                  	
    pgm[7@0x800000a00000 + 0x24c ] = 0xbf89fc27		s_waitcnt lgkmcnt(2)                                       	
    pgm[7@0x800000a00000 + 0x250 ] = 0xd414000a		v_cmp_gt_f32_e64 s10, 0, v13                               	
    pgm[7@0x800000a00000 + 0x254 ] = 0x00021a80	;;                                                          	
    pgm[7@0x800000a00000 + 0x258 ] = 0xbf89fc17		s_waitcnt lgkmcnt(1)                                       	
    pgm[7@0x800000a00000 + 0x25c ] = 0xd4140006		v_cmp_gt_f32_e64 s6, 0, v19                                	
    pgm[7@0x800000a00000 + 0x260 ] = 0x00022680	;;                                                          	
    pgm[7@0x800000a00000 + 0x264 ] = 0x102a2d15		v_mul_f32_e32 v21, v21, v22                                	
    pgm[7@0x800000a00000 + 0x268 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x26c ] = 0xd4140008		v_cmp_gt_f32_e64 s8, 0, v20                                	
    pgm[7@0x800000a00000 + 0x270 ] = 0x00022880	;;                                                          	
    pgm[7@0x800000a00000 + 0x274 ] = 0xd61c000d		v_max3_f32 v13, v19, v20, v13                              	
    pgm[7@0x800000a00000 + 0x278 ] = 0x04362913	;;                                                          	
    pgm[7@0x800000a00000 + 0x27c ] = 0x8d8e0a06		s_xor_b64 s[14:15], s[6:7], s[10:11]                       	
    pgm[7@0x800000a00000 + 0x280 ] = 0x562a3117		v_fmac_f32_e32 v21, v23, v24                               	
    pgm[7@0x800000a00000 + 0x284 ] = 0xbf870113		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000a00000 + 0x288 ] = 0x8d8e0e08		s_xor_b64 s[14:15], s[8:9], s[14:15]                       	
    pgm[7@0x800000a00000 + 0x28c ] = 0xd4110012		v_cmp_lt_f32_e64 s18, 0, v13                               	
    pgm[7@0x800000a00000 + 0x290 ] = 0x00021a80	;;                                                          	
    pgm[7@0x800000a00000 + 0x294 ] = 0xbf870092		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x298 ] = 0x3a2c2aff		v_xor_b32_e32 v22, 0x80000000, v21                         	
    pgm[7@0x800000a00000 + 0x29c ] = 0x80000000	;;                                                          	
    pgm[7@0x800000a00000 + 0x2a0 ] = 0xd5010015		v_cndmask_b32_e64 v21, v21, v22, s14                       	
    pgm[7@0x800000a00000 + 0x2a4 ] = 0x003a2d15	;;                                                          	
    pgm[7@0x800000a00000 + 0x2a8 ] = 0xbf8700a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x2ac ] = 0xd41c000e		v_cmp_nle_f32_e64 s14, 0, v21                              	
    pgm[7@0x800000a00000 + 0x2b0 ] = 0x00022a80	;;                                                          	
    pgm[7@0x800000a00000 + 0x2b4 ] = 0xd41b021c		v_cmp_ngt_f32_e64 s28, 0x7f800000, |v21|                   	
    pgm[7@0x800000a00000 + 0x2b8 ] = 0x00022aff	;;                                                          	
    pgm[7@0x800000a00000 + 0x2bc ] = 0x7f800000	;;                                                          	
    pgm[7@0x800000a00000 + 0x2c0 ] = 0x8c8e1c0e		s_or_b64 s[14:15], s[14:15], s[28:29]                      	
    pgm[7@0x800000a00000 + 0x2c4 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000a00000 + 0x2c8 ] = 0x8b920e12		s_and_b64 s[18:19], s[18:19], s[14:15]                     	
    pgm[7@0x800000a00000 + 0x2cc ] = 0xbe8e0180		s_mov_b64 s[14:15], 0                                      	
    pgm[7@0x800000a00000 + 0x2d0 ] = 0xbea62112		s_and_saveexec_b64 s[38:39], s[18:19]                      	
    pgm[7@0x800000a00000 + 0x2d4 ] = 0xbfa50043		s_cbranch_execz 67                                         	
    pgm[7@0x800000a00000 + 0x2d8 ] = 0xb0118000		s_movk_i32 s17, 0x8000                                     	
    pgm[7@0x800000a00000 + 0x2dc ] = 0xd619000d		v_min3_f32 v13, v0, v6, v8                                 	
    pgm[7@0x800000a00000 + 0x2e0 ] = 0x04220d00	;;                                                          	
    pgm[7@0x800000a00000 + 0x2e4 ] = 0xf4080408		s_load_b128 s[16:19], s[16:17], null                       	
    pgm[7@0x800000a00000 + 0x2e8 ] = 0xf8000000	;;                                                          	
    pgm[7@0x800000a00000 + 0x2ec ] = 0xd61c0000		v_max3_f32 v0, v0, v6, v8                                  	
    pgm[7@0x800000a00000 + 0x2f0 ] = 0x04220d00	;;                                                          	
    pgm[7@0x800000a00000 + 0x2f4 ] = 0xd6190006		v_min3_f32 v6, v1, v7, v9                                  	
    pgm[7@0x800000a00000 + 0x2f8 ] = 0x04260f01	;;                                                          	
    pgm[7@0x800000a00000 + 0x2fc ] = 0xd61c0001		v_max3_f32 v1, v1, v7, v9                                  	
    pgm[7@0x800000a00000 + 0x300 ] = 0x04260f01	;;                                                          	
    pgm[7@0x800000a00000 + 0x304 ] = 0x930cff0c		s_bfe_u32 s12, s12, 0x30016                                	
    pgm[7@0x800000a00000 + 0x308 ] = 0x00030016	;;                                                          	
    pgm[7@0x800000a00000 + 0x30c ] = 0x8c860a06		s_or_b64 s[6:7], s[6:7], s[10:11]                          	
    pgm[7@0x800000a00000 + 0x310 ] = 0x840c970c		s_lshl_b32 s12, s12, 23                                    	
    pgm[7@0x800000a00000 + 0x314 ] = 0x8c860608		s_or_b64 s[6:7], s[8:9], s[6:7]                            	
    pgm[7@0x800000a00000 + 0x318 ] = 0x8c0cff0c		s_or_b32 s12, s12, 0x38000000                              	
    pgm[7@0x800000a00000 + 0x31c ] = 0x38000000	;;                                                          	
    pgm[7@0x800000a00000 + 0x320 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x324 ] = 0xd6130007		v_fma_f32 v7, v13, s16, s18                                	
    pgm[7@0x800000a00000 + 0x328 ] = 0x0048210d	;;                                                          	
    pgm[7@0x800000a00000 + 0x32c ] = 0xd6130008		v_fma_f32 v8, v0, s16, s18                                 	
    pgm[7@0x800000a00000 + 0x330 ] = 0x00482100	;;                                                          	
    pgm[7@0x800000a00000 + 0x334 ] = 0xd6130009		v_fma_f32 v9, v6, s17, s19                                 	
    pgm[7@0x800000a00000 + 0x338 ] = 0x004c2306	;;                                                          	
    pgm[7@0x800000a00000 + 0x33c ] = 0xd6130013		v_fma_f32 v19, v1, s17, s19                                	
    pgm[7@0x800000a00000 + 0x340 ] = 0x004c2301	;;                                                          	
    pgm[7@0x800000a00000 + 0x344 ] = 0x1e000300		v_min_f32_e32 v0, v0, v1                                   	
    pgm[7@0x800000a00000 + 0x348 ] = 0x0a020e0c		v_subrev_f32_e32 v1, s12, v7                               	
    pgm[7@0x800000a00000 + 0x34c ] = 0x060e100c		v_add_f32_e32 v7, s12, v8                                  	
    pgm[7@0x800000a00000 + 0x350 ] = 0x0a10120c		v_subrev_f32_e32 v8, s12, v9                               	
    pgm[7@0x800000a00000 + 0x354 ] = 0x0612260c		v_add_f32_e32 v9, s12, v19                                 	
    pgm[7@0x800000a00000 + 0x358 ] = 0x200c0d0d		v_max_f32_e32 v6, v13, v6                                  	
    pgm[7@0x800000a00000 + 0x35c ] = 0x7e024701		v_rndne_f32_e32 v1, v1                                     	
    pgm[7@0x800000a00000 + 0x360 ] = 0x7e0e4707		v_rndne_f32_e32 v7, v7                                     	
    pgm[7@0x800000a00000 + 0x364 ] = 0x7e104708		v_rndne_f32_e32 v8, v8                                     	
    pgm[7@0x800000a00000 + 0x368 ] = 0x7e124709		v_rndne_f32_e32 v9, v9                                     	
    pgm[7@0x800000a00000 + 0x36c ] = 0xd414000e		v_cmp_gt_f32_e64 s14, -1.0, v0                             	
    pgm[7@0x800000a00000 + 0x370 ] = 0x000200f3	;;                                                          	
    pgm[7@0x800000a00000 + 0x374 ] = 0xd4110010		v_cmp_lt_f32_e64 s16, 1.0, v6                              	
    pgm[7@0x800000a00000 + 0x378 ] = 0x00020cf2	;;                                                          	
    pgm[7@0x800000a00000 + 0x37c ] = 0xd4120012		v_cmp_eq_f32_e64 s18, v1, v7                               	
    pgm[7@0x800000a00000 + 0x380 ] = 0x00020f01	;;                                                          	
    pgm[7@0x800000a00000 + 0x384 ] = 0xbf870194		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800000a00000 + 0x388 ] = 0xd412001c		v_cmp_eq_f32_e64 s28, v8, v9                               	
    pgm[7@0x800000a00000 + 0x38c ] = 0x00021308	;;                                                          	
    pgm[7@0x800000a00000 + 0x390 ] = 0x8c8e0e10		s_or_b64 s[14:15], s[16:17], s[14:15]                      	
    pgm[7@0x800000a00000 + 0x394 ] = 0xbf870491		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x398 ] = 0x8c901c12		s_or_b64 s[16:17], s[18:19], s[28:29]                      	
    pgm[7@0x800000a00000 + 0x39c ] = 0x8c8a100e		s_or_b64 s[10:11], s[14:15], s[16:17]                      	
    pgm[7@0x800000a00000 + 0x3a0 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x3a4 ] = 0x8d88c10a		s_xor_b64 s[8:9], s[10:11], -1                             	
    pgm[7@0x800000a00000 + 0x3a8 ] = 0x8c860608		s_or_b64 s[6:7], s[8:9], s[6:7]                            	
    pgm[7@0x800000a00000 + 0x3ac ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000a00000 + 0x3b0 ] = 0xbe882106		s_and_saveexec_b64 s[8:9], s[6:7]                          	
    pgm[7@0x800000a00000 + 0x3b4 ] = 0xbfa50008		s_cbranch_execz 8                                          	
    pgm[7@0x800000a00000 + 0x3b8 ] = 0x7e000281		v_mov_b32_e32 v0, 1                                        	
    pgm[7@0x800000a00000 + 0x3bc ] = 0x8c867e06		s_or_b64 s[6:7], s[6:7], exec                              	
    pgm[7@0x800000a00000 + 0x3c0 ] = 0xd8780010		ds_store_b8 v18, v0 offset:16                              	
    pgm[7@0x800000a00000 + 0x3c4 ] = 0x00000012	;;                                                          	
    pgm[7@0x800000a00000 + 0x3c8 ] = 0xd8780010		ds_store_b8 v17, v0 offset:16                              	
    pgm[7@0x800000a00000 + 0x3cc ] = 0x00000011	;;                                                          	
    pgm[7@0x800000a00000 + 0x3d0 ] = 0xd8780010		ds_store_b8 v16, v0 offset:16                              	
    pgm[7@0x800000a00000 + 0x3d4 ] = 0x00000010	;;                                                          	
    pgm[7@0x800000a00000 + 0x3d8 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800000a00000 + 0x3dc ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000a00000 + 0x3e0 ] = 0x8b8e7e06		s_and_b64 s[14:15], s[6:7], exec                           	
    pgm[7@0x800000a00000 + 0x3e4 ] = 0x8cfe267e		s_or_b64 exec, exec, s[38:39]                              	
    pgm[7@0x800000a00000 + 0x3e8 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000a00000 + 0x3ec ] = 0x8b867e0e		s_and_b64 s[6:7], s[14:15], exec                           	
    pgm[7@0x800000a00000 + 0x3f0 ] = 0x8cfe227e		s_or_b64 exec, exec, s[34:35]                              	
    pgm[7@0x800000a00000 + 0x3f4 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x3f8 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000a00000 + 0x3fc ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800000a00000 + 0x400 ] = 0xbfa50005		s_cbranch_execz 5                                          	
    pgm[7@0x800000a00000 + 0x404 ] = 0xd8e80010		ds_load_u8 v0, v2 offset:16                                	
    pgm[7@0x800000a00000 + 0x408 ] = 0x00000002	;;                                                          	
    pgm[7@0x800000a00000 + 0x40c ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x410 ] = 0x7c7a0080		v_cmp_ne_u16_e32 vcc_lo, 0, v0                             	
    pgm[7@0x800000a00000 + 0x414 ] = 0x8b9e7e6a		s_and_b64 s[30:31], vcc, exec                              	
    pgm[7@0x800000a00000 + 0x418 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800000a00000 + 0x41c ] = 0xd5010000		v_cndmask_b32_e64 v0, 0, 1, s30                            	
    pgm[7@0x800000a00000 + 0x420 ] = 0x00790280	;;                                                          	
    pgm[7@0x800000a00000 + 0x424 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000a00000 + 0x428 ] = 0x7c9a0080		v_cmp_ne_u32_e32 vcc_lo, 0, v0                             	
    pgm[7@0x800000a00000 + 0x42c ] = 0x930bff03		s_bfe_u32 s11, s3, 0x40018                                 	
    pgm[7@0x800000a00000 + 0x430 ] = 0x00040018	;;                                                          	
    pgm[7@0x800000a00000 + 0x434 ] = 0xbe8e0181		s_mov_b64 s[14:15], 1                                      	
    pgm[7@0x800000a00000 + 0x438 ] = 0xbe8a196a		s_bcnt1_i32_b64 s10, vcc                                   	
    pgm[7@0x800000a00000 + 0x43c ] = 0xbe88210e		s_and_saveexec_b64 s[8:9], s[14:15]                        	
    pgm[7@0x800000a00000 + 0x440 ] = 0xbfa5000c		s_cbranch_execz 12                                         	
    pgm[7@0x800000a00000 + 0x444 ] = 0x810cff0b		s_add_i32 s12, s11, 0xe00                                  	
    pgm[7@0x800000a00000 + 0x448 ] = 0x00000e00	;;                                                          	
    pgm[7@0x800000a00000 + 0x44c ] = 0x7e00020a		v_mov_b32_e32 v0, s10                                      	
    pgm[7@0x800000a00000 + 0x450 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800000a00000 + 0x454 ] = 0x7e0c02ff		v_mov_b32_e32 v6, 0xe00                                    	
    pgm[7@0x800000a00000 + 0x458 ] = 0x00000e00	;;                                                          	
    pgm[7@0x800000a00000 + 0x45c ] = 0xd8780000		ds_store_b8 v1, v0                                         	
    pgm[7@0x800000a00000 + 0x460 ] = 0x00000001	;;                                                          	
    pgm[7@0x800000a00000 + 0x464 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x468 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000a00000 + 0x46c ] = 0xd8d80000		ds_load_b32 v0, v6                                         	
    pgm[7@0x800000a00000 + 0x470 ] = 0x00000006	;;                                                          	
    pgm[7@0x800000a00000 + 0x474 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800000a00000 + 0x478 ] = 0x30021c83		v_lshlrev_b32_e32 v1, 3, v14                               	
    pgm[7@0x800000a00000 + 0x47c ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x480 ] = 0xd65b0000		v_permlane16_b32 v0, v0, 0, 0                              	
    pgm[7@0x800000a00000 + 0x484 ] = 0x02010100	;;                                                          	
    pgm[7@0x800000a00000 + 0x488 ] = 0x85039c03		s_lshr_b32 s3, s3, 28                                      	
    pgm[7@0x800000a00000 + 0x48c ] = 0xbf8700a9		s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x490 ] = 0x8103c103		s_add_i32 s3, s3, -1                                       	
    pgm[7@0x800000a00000 + 0x494 ] = 0x4c020298		v_sub_nc_u32_e32 v1, 24, v1                                	
    pgm[7@0x800000a00000 + 0x498 ] = 0xd5190001		v_lshrrev_b32_e64 v1, v1, 0x1010101                        	
    pgm[7@0x800000a00000 + 0x49c ] = 0x0001ff01	;;                                                          	
    pgm[7@0x800000a00000 + 0x4a0 ] = 0x01010101	;;                                                          	
    pgm[7@0x800000a00000 + 0x4a4 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x4a8 ] = 0xcc174000		v_dot4_u32_u8 v0, v0, v1, 0                                	
    pgm[7@0x800000a00000 + 0x4ac ] = 0x1a020300	;;                                                          	
    pgm[7@0x800000a00000 + 0x4b0 ] = 0x7e020300		v_mov_b32_e32 v1, v0                                       	
    pgm[7@0x800000a00000 + 0x4b4 ] = 0xd760000c		v_readlane_b32 s12, v0, s3                                 	
    pgm[7@0x800000a00000 + 0x4b8 ] = 0x00000700	;;                                                          	
    pgm[7@0x800000a00000 + 0x4bc ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000a00000 + 0x4c0 ] = 0xd760000e		v_readlane_b32 s14, v1, s11                                	
    pgm[7@0x800000a00000 + 0x4c4 ] = 0x00001701	;;                                                          	
    pgm[7@0x800000a00000 + 0x4c8 ] = 0xbf06800c		s_cmp_eq_u32 s12, 0                                        	
    pgm[7@0x800000a00000 + 0x4cc ] = 0x988880c1		s_cselect_b64 s[8:9], -1, 0                                	
    pgm[7@0x800000a00000 + 0x4d0 ] = 0xbf07800b		s_cmp_lg_u32 s11, 0                                        	
    pgm[7@0x800000a00000 + 0x4d4 ] = 0xbfa100d0		s_cbranch_scc0 208                                         	
    pgm[7@0x800000a00000 + 0x4d8 ] = 0xbe82211e		s_and_saveexec_b64 s[2:3], s[30:31]                        	
    pgm[7@0x800000a00000 + 0x4dc ] = 0xbfa50011		s_cbranch_execz 17                                         	
    pgm[7@0x800000a00000 + 0x4e0 ] = 0x818a0a0e		s_sub_i32 s10, s14, s10                                    	
    pgm[7@0x800000a00000 + 0x4e4 ] = 0xbf870099		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x4e8 ] = 0xd71f0000		v_mbcnt_lo_u32_b32 v0, vcc_lo, s10                         	
    pgm[7@0x800000a00000 + 0x4ec ] = 0x0000146a	;;                                                          	
    pgm[7@0x800000a00000 + 0x4f0 ] = 0xd7200000		v_mbcnt_hi_u32_b32 v0, vcc_hi, v0                          	
    pgm[7@0x800000a00000 + 0x4f4 ] = 0x0002006b	;;                                                          	
    pgm[7@0x800000a00000 + 0x4f8 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000a00000 + 0x4fc ] = 0xd72c0001		v_mul_lo_u32 v1, v0, 28                                    	
    pgm[7@0x800000a00000 + 0x500 ] = 0x00013900	;;                                                          	
    pgm[7@0x800000a00000 + 0x504 ] = 0xd8780011		ds_store_b8 v2, v0 offset:17                               	
    pgm[7@0x800000a00000 + 0x508 ] = 0x00000002	;;                                                          	
    pgm[7@0x800000a00000 + 0x50c ] = 0xd8380100		ds_store_2addr_b32 v1, v4, v10 offset1:1                   	
    pgm[7@0x800000a00000 + 0x510 ] = 0x000a0401	;;                                                          	
    pgm[7@0x800000a00000 + 0x514 ] = 0xd8380302		ds_store_2addr_b32 v1, v11, v12 offset0:2 offset1:3        	
    pgm[7@0x800000a00000 + 0x518 ] = 0x000c0b01	;;                                                          	
    pgm[7@0x800000a00000 + 0x51c ] = 0xd8340014		ds_store_b32 v1, v5 offset:20                              	
    pgm[7@0x800000a00000 + 0x520 ] = 0x00000501	;;                                                          	
    pgm[7@0x800000a00000 + 0x524 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000a00000 + 0x528 ] = 0x7c881e0c		v_cmp_gt_i32_e32 vcc_lo, s12, v15                          	
    pgm[7@0x800000a00000 + 0x52c ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x530 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000a00000 + 0x534 ] = 0xbe82216a		s_and_saveexec_b64 s[2:3], vcc                             	
    pgm[7@0x800000a00000 + 0x538 ] = 0xbfa50006		s_cbranch_execz 6                                          	
    pgm[7@0x800000a00000 + 0x53c ] = 0xd8dc0100		ds_load_2addr_b32 v[10:11], v2 offset1:1                   	
    pgm[7@0x800000a00000 + 0x540 ] = 0x0a000002	;;                                                          	
    pgm[7@0x800000a00000 + 0x544 ] = 0xd8dc0302		ds_load_2addr_b32 v[12:13], v2 offset0:2 offset1:3         	
    pgm[7@0x800000a00000 + 0x548 ] = 0x0c000002	;;                                                          	
    pgm[7@0x800000a00000 + 0x54c ] = 0xd8d80014		ds_load_b32 v1, v2 offset:20                               	
    pgm[7@0x800000a00000 + 0x550 ] = 0x01000002	;;                                                          	
    pgm[7@0x800000a00000 + 0x554 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000a00000 + 0x558 ] = 0x7e007081		v_bfrev_b32_e32 v0, 1                                      	
    pgm[7@0x800000a00000 + 0x55c ] = 0xbe822106		s_and_saveexec_b64 s[2:3], s[6:7]                          	
    pgm[7@0x800000a00000 + 0x560 ] = 0xbfa50016		s_cbranch_execz 22                                         	
    pgm[7@0x800000a00000 + 0x564 ] = 0xd8e80011		ds_load_u8 v0, v18 offset:17                               	
    pgm[7@0x800000a00000 + 0x568 ] = 0x00000012	;;                                                          	
    pgm[7@0x800000a00000 + 0x56c ] = 0xd8e80011		ds_load_u8 v2, v17 offset:17                               	
    pgm[7@0x800000a00000 + 0x570 ] = 0x02000011	;;                                                          	
    pgm[7@0x800000a00000 + 0x574 ] = 0xd8e80011		ds_load_u8 v4, v16 offset:17                               	
    pgm[7@0x800000a00000 + 0x578 ] = 0x04000010	;;                                                          	
    pgm[7@0x800000a00000 + 0x57c ] = 0x360606ff		v_and_b32_e32 v3, 0x700, v3                                	
    pgm[7@0x800000a00000 + 0x580 ] = 0x00000700	;;                                                          	
    pgm[7@0x800000a00000 + 0x584 ] = 0xbf8700a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x588 ] = 0x160606ff		v_mul_u32_u24_e32 v3, 0x80402, v3                          	
    pgm[7@0x800000a00000 + 0x58c ] = 0x00080402	;;                                                          	
    pgm[7@0x800000a00000 + 0x590 ] = 0xbf89fc27		s_waitcnt lgkmcnt(2)                                       	
    pgm[7@0x800000a00000 + 0x594 ] = 0xd6570000		v_and_or_b32 v0, 0x20080200, v3, v0                        	
    pgm[7@0x800000a00000 + 0x598 ] = 0x040206ff	;;                                                          	
    pgm[7@0x800000a00000 + 0x59c ] = 0x20080200	;;                                                          	
    pgm[7@0x800000a00000 + 0x5a0 ] = 0xbf89fc17		s_waitcnt lgkmcnt(1)                                       	
    pgm[7@0x800000a00000 + 0x5a4 ] = 0x3004048a		v_lshlrev_b32_e32 v2, 10, v2                               	
    pgm[7@0x800000a00000 + 0x5a8 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x5ac ] = 0x30060894		v_lshlrev_b32_e32 v3, 20, v4                               	
    pgm[7@0x800000a00000 + 0x5b0 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000a00000 + 0x5b4 ] = 0xd6580000		v_or3_b32 v0, v0, v2, v3                                   	
    pgm[7@0x800000a00000 + 0x5b8 ] = 0x040e0500	;;                                                          	
    pgm[7@0x800000a00000 + 0x5bc ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000a00000 + 0x5c0 ] = 0x8d82c108		s_xor_b64 s[2:3], s[8:9], -1                               	
    pgm[7@0x800000a00000 + 0x5c4 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x5c8 ] = 0x8b820002		s_and_b64 s[2:3], s[2:3], s[0:1]                           	
    pgm[7@0x800000a00000 + 0x5cc ] = 0xbe802102		s_and_saveexec_b64 s[0:1], s[2:3]                          	
    pgm[7@0x800000a00000 + 0x5d0 ] = 0xbfa50002		s_cbranch_execz 2                                          	
    pgm[7@0x800000a00000 + 0x5d4 ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800000a00000 + 0x5d8 ] = 0x00000000	;;                                                          	
    pgm[7@0x800000a00000 + 0x5dc ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800000a00000 + 0x5e0 ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800000a00000 + 0x5e4 ] = 0xd5010000		v_cndmask_b32_e64 v0, 0, 1, vcc_lo                         	
    pgm[7@0x800000a00000 + 0x5e8 ] = 0x01a90280	;;                                                          	
    pgm[7@0x800000a00000 + 0x5ec ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000a00000 + 0x5f0 ] = 0xd44d0000		v_cmp_ne_u32_e64 s0, 0, v0                                 	
    pgm[7@0x800000a00000 + 0x5f4 ] = 0x00020080	;;                                                          	
    pgm[7@0x800000a00000 + 0x5f8 ] = 0xbe82216a		s_and_saveexec_b64 s[2:3], vcc                             	
    pgm[7@0x800000a00000 + 0x5fc ] = 0xbfa50063		s_cbranch_execz 99                                         	
    pgm[7@0x800000a00000 + 0x600 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x604 ] = 0x4a06020d		v_add_nc_u32_e32 v3, s13, v1                               	
    pgm[7@0x800000a00000 + 0x608 ] = 0xbea700ff		s_mov_b32 s39, 0x30016fac                                  	
    pgm[7@0x800000a00000 + 0x60c ] = 0x30016fac	;;                                                          	
    pgm[7@0x800000a00000 + 0x610 ] = 0xb0260100		s_movk_i32 s38, 0x100                                      	
    pgm[7@0x800000a00000 + 0x614 ] = 0xbea500ff		s_mov_b32 s37, 0x8000                                      	
    pgm[7@0x800000a00000 + 0x618 ] = 0x00008000	;;                                                          	
    pgm[7@0x800000a00000 + 0x61c ] = 0xe0080000		buffer_load_format_xyz v[0:2], v3, s[24:27], 0 idxen       	
    pgm[7@0x800000a00000 + 0x620 ] = 0x80860003	;;                                                          	
    pgm[7@0x800000a00000 + 0x624 ] = 0xe0080000		buffer_load_format_xyz v[3:5], v3, s[20:23], 0 idxen       	
    pgm[7@0x800000a00000 + 0x628 ] = 0x80850303	;;                                                          	
    pgm[7@0x800000a00000 + 0x62c ] = 0xbf85000d		s_clause 0xd                                               	
    pgm[7@0x800000a00000 + 0x630 ] = 0xf4200852		s_buffer_load_b32 s33, s[36:39], 0x58                      	
    pgm[7@0x800000a00000 + 0x634 ] = 0xf8000058	;;                                                          	
    pgm[7@0x800000a00000 + 0x638 ] = 0xf4240192		s_buffer_load_b64 s[6:7], s[36:39], 0x50                   	
    pgm[7@0x800000a00000 + 0x63c ] = 0xf8000050	;;                                                          	
    pgm[7@0x800000a00000 + 0x640 ] = 0xf4200b12		s_buffer_load_b32 s44, s[36:39], 0x48                      	
    pgm[7@0x800000a00000 + 0x644 ] = 0xf8000048	;;                                                          	
    pgm[7@0x800000a00000 + 0x648 ] = 0xf42c0212		s_buffer_load_b256 s[8:15], s[36:39], 0x80                 	
    pgm[7@0x800000a00000 + 0x64c ] = 0xf8000080	;;                                                          	
    pgm[7@0x800000a00000 + 0x650 ] = 0xf4240612		s_buffer_load_b64 s[24:25], s[36:39], 0x40                 	
    pgm[7@0x800000a00000 + 0x654 ] = 0xf8000040	;;                                                          	
    pgm[7@0x800000a00000 + 0x658 ] = 0xf4240692		s_buffer_load_b64 s[26:27], s[36:39], 0x60                 	
    pgm[7@0x800000a00000 + 0x65c ] = 0xf8000060	;;                                                          	
    pgm[7@0x800000a00000 + 0x660 ] = 0xf4200b52		s_buffer_load_b32 s45, s[36:39], 0x68                      	
    pgm[7@0x800000a00000 + 0x664 ] = 0xf8000068	;;                                                          	
    pgm[7@0x800000a00000 + 0x668 ] = 0xf4240712		s_buffer_load_b64 s[28:29], s[36:39], 0xc0                 	
    pgm[7@0x800000a00000 + 0x66c ] = 0xf80000c0	;;                                                          	
    pgm[7@0x800000a00000 + 0x670 ] = 0xf4240792		s_buffer_load_b64 s[30:31], s[36:39], 0xcc                 	
    pgm[7@0x800000a00000 + 0x674 ] = 0xf80000cc	;;                                                          	
    pgm[7@0x800000a00000 + 0x678 ] = 0xf4240892		s_buffer_load_b64 s[34:35], s[36:39], 0x70                 	
    pgm[7@0x800000a00000 + 0x67c ] = 0xf8000070	;;                                                          	
    pgm[7@0x800000a00000 + 0x680 ] = 0xf4200b92		s_buffer_load_b32 s46, s[36:39], 0x78                      	
    pgm[7@0x800000a00000 + 0x684 ] = 0xf8000078	;;                                                          	
    pgm[7@0x800000a00000 + 0x688 ] = 0xf42c0412		s_buffer_load_b256 s[16:23], s[36:39], 0xa0                	
    pgm[7@0x800000a00000 + 0x68c ] = 0xf80000a0	;;                                                          	
    pgm[7@0x800000a00000 + 0x690 ] = 0xf4200bd2		s_buffer_load_b32 s47, s[36:39], 0xd4                      	
    pgm[7@0x800000a00000 + 0x694 ] = 0xf80000d4	;;                                                          	
    pgm[7@0x800000a00000 + 0x698 ] = 0xf4240a12		s_buffer_load_b64 s[40:41], s[36:39], 0xdc                 	
    pgm[7@0x800000a00000 + 0x69c ] = 0xf80000dc	;;                                                          	
    pgm[7@0x800000a00000 + 0x6a0 ] = 0xbf890407		s_waitcnt vmcnt(1) lgkmcnt(0)                              	
    pgm[7@0x800000a00000 + 0x6a4 ] = 0x100c0221		v_mul_f32_e32 v6, s33, v1                                  	
    pgm[7@0x800000a00000 + 0x6a8 ] = 0x100e0206		v_mul_f32_e32 v7, s6, v1                                   	
    pgm[7@0x800000a00000 + 0x6ac ] = 0x10020207		v_mul_f32_e32 v1, s7, v1                                   	
    pgm[7@0x800000a00000 + 0x6b0 ] = 0xbf850003		s_clause 0x3                                               	
    pgm[7@0x800000a00000 + 0x6b4 ] = 0xf4200852		s_buffer_load_b32 s33, s[36:39], 0xe4                      	
    pgm[7@0x800000a00000 + 0x6b8 ] = 0xf80000e4	;;                                                          	
    pgm[7@0x800000a00000 + 0x6bc ] = 0xf4240a92		s_buffer_load_b64 s[42:43], s[36:39], 0xec                 	
    pgm[7@0x800000a00000 + 0x6c0 ] = 0xf80000ec	;;                                                          	
    pgm[7@0x800000a00000 + 0x6c4 ] = 0xf4200c12		s_buffer_load_b32 s48, s[36:39], 0xf4                      	
    pgm[7@0x800000a00000 + 0x6c8 ] = 0xf80000f4	;;                                                          	
    pgm[7@0x800000a00000 + 0x6cc ] = 0xf4200912		s_buffer_load_b32 s36, s[36:39], 0xfc                      	
    pgm[7@0x800000a00000 + 0x6d0 ] = 0xf80000fc	;;                                                          	
    pgm[7@0x800000a00000 + 0x6d4 ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000a00000 + 0x6d8 ] = 0x1010080c		v_mul_f32_e32 v8, s12, v4                                  	
    pgm[7@0x800000a00000 + 0x6dc ] = 0x560c002c		v_fmac_f32_e32 v6, s44, v0                                 	
    pgm[7@0x800000a00000 + 0x6e0 ] = 0x560e0018		v_fmac_f32_e32 v7, s24, v0                                 	
    pgm[7@0x800000a00000 + 0x6e4 ] = 0x56020019		v_fmac_f32_e32 v1, s25, v0                                 	
    pgm[7@0x800000a00000 + 0x6e8 ] = 0x1012080d		v_mul_f32_e32 v9, s13, v4                                  	
    pgm[7@0x800000a00000 + 0x6ec ] = 0x1020080e		v_mul_f32_e32 v16, s14, v4                                 	
    pgm[7@0x800000a00000 + 0x6f0 ] = 0x560c042d		v_fmac_f32_e32 v6, s45, v2                                 	
    pgm[7@0x800000a00000 + 0x6f4 ] = 0x560e041a		v_fmac_f32_e32 v7, s26, v2                                 	
    pgm[7@0x800000a00000 + 0x6f8 ] = 0x5602041b		v_fmac_f32_e32 v1, s27, v2                                 	
    pgm[7@0x800000a00000 + 0x6fc ] = 0x1022080f		v_mul_f32_e32 v17, s15, v4                                 	
    pgm[7@0x800000a00000 + 0x700 ] = 0x1024081f		v_mul_f32_e32 v18, s31, v4                                 	
    pgm[7@0x800000a00000 + 0x704 ] = 0x060c0c2e		v_add_f32_e32 v6, s46, v6                                  	
    pgm[7@0x800000a00000 + 0x708 ] = 0x1026082f		v_mul_f32_e32 v19, s47, v4                                 	
    pgm[7@0x800000a00000 + 0x70c ] = 0x062a0223		v_add_f32_e32 v21, s35, v1                                 	
    pgm[7@0x800000a00000 + 0x710 ] = 0x10280828		v_mul_f32_e32 v20, s40, v4                                 	
    pgm[7@0x800000a00000 + 0x714 ] = 0x06080e22		v_add_f32_e32 v4, s34, v7                                  	
    pgm[7@0x800000a00000 + 0x718 ] = 0x10000d06		v_mul_f32_e32 v0, v6, v6                                   	
    pgm[7@0x800000a00000 + 0x71c ] = 0x56100608		v_fmac_f32_e32 v8, s8, v3                                  	
    pgm[7@0x800000a00000 + 0x720 ] = 0x56120609		v_fmac_f32_e32 v9, s9, v3                                  	
    pgm[7@0x800000a00000 + 0x724 ] = 0x5620060a		v_fmac_f32_e32 v16, s10, v3                                	
    pgm[7@0x800000a00000 + 0x728 ] = 0x5622060b		v_fmac_f32_e32 v17, s11, v3                                	
    pgm[7@0x800000a00000 + 0x72c ] = 0x56002b15		v_fmac_f32_e32 v0, v21, v21                                	
    pgm[7@0x800000a00000 + 0x730 ] = 0x5624061c		v_fmac_f32_e32 v18, s28, v3                                	
    pgm[7@0x800000a00000 + 0x734 ] = 0x5626061d		v_fmac_f32_e32 v19, s29, v3                                	
    pgm[7@0x800000a00000 + 0x738 ] = 0x5628061e		v_fmac_f32_e32 v20, s30, v3                                	
    pgm[7@0x800000a00000 + 0x73c ] = 0x56100a10		v_fmac_f32_e32 v8, s16, v5                                 	
    pgm[7@0x800000a00000 + 0x740 ] = 0x56000904		v_fmac_f32_e32 v0, v4, v4                                  	
    pgm[7@0x800000a00000 + 0x744 ] = 0x56120a11		v_fmac_f32_e32 v9, s17, v5                                 	
    pgm[7@0x800000a00000 + 0x748 ] = 0x56200a12		v_fmac_f32_e32 v16, s18, v5                                	
    pgm[7@0x800000a00000 + 0x74c ] = 0x56220a13		v_fmac_f32_e32 v17, s19, v5                                	
    pgm[7@0x800000a00000 + 0x750 ] = 0x56240a29		v_fmac_f32_e32 v18, s41, v5                                	
    pgm[7@0x800000a00000 + 0x754 ] = 0x7e2c5d00		v_rsq_f32_e32 v22, v0                                      	
    pgm[7@0x800000a00000 + 0x758 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x75c ] = 0x56260a21		v_fmac_f32_e32 v19, s33, v5                                	
    pgm[7@0x800000a00000 + 0x760 ] = 0x56280a2a		v_fmac_f32_e32 v20, s42, v5                                	
    pgm[7@0x800000a00000 + 0x764 ] = 0x060e1014		v_add_f32_e32 v7, s20, v8                                  	
    pgm[7@0x800000a00000 + 0x768 ] = 0x06001215		v_add_f32_e32 v0, s21, v9                                  	
    pgm[7@0x800000a00000 + 0x76c ] = 0x06022016		v_add_f32_e32 v1, s22, v16                                 	
    pgm[7@0x800000a00000 + 0x770 ] = 0x06042217		v_add_f32_e32 v2, s23, v17                                 	
    pgm[7@0x800000a00000 + 0x774 ] = 0x0606242b		v_add_f32_e32 v3, s43, v18                                 	
    pgm[7@0x800000a00000 + 0x778 ] = 0x06102630		v_add_f32_e32 v8, s48, v19                                 	
    pgm[7@0x800000a00000 + 0x77c ] = 0x06122824		v_add_f32_e32 v9, s36, v20                                 	
    pgm[7@0x800000a00000 + 0x780 ] = 0x10082d04		v_mul_f32_e32 v4, v4, v22                                  	
    pgm[7@0x800000a00000 + 0x784 ] = 0x100a2d15		v_mul_f32_e32 v5, v21, v22                                 	
    pgm[7@0x800000a00000 + 0x788 ] = 0x100c2d06		v_mul_f32_e32 v6, v6, v22                                  	
    pgm[7@0x800000a00000 + 0x78c ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000a00000 + 0x790 ] = 0xbf8704b1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x794 ] = 0xbe801900		s_bcnt1_i32_b64 s0, s[0:1]                                 	
    pgm[7@0x800000a00000 + 0x798 ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000a00000 + 0x79c ] = 0x81008700		s_add_i32 s0, s0, 7                                        	
    pgm[7@0x800000a00000 + 0x7a0 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800000a00000 + 0x7a4 ] = 0x000000f8	;;                                                          	
    pgm[7@0x800000a00000 + 0x7a8 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000a00000 + 0x7ac ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v14                                  	
    pgm[7@0x800000a00000 + 0x7b0 ] = 0x00021c00	;;                                                          	
    pgm[7@0x800000a00000 + 0x7b4 ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800000a00000 + 0x7b8 ] = 0x84008905		s_lshl_b32 s0, s5, 9                                       	
    pgm[7@0x800000a00000 + 0x7bc ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800000a00000 + 0x7c0 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800000a00000 + 0x7c4 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800000a00000 + 0x7c8 ] = 0xbe8500ff		s_mov_b32 s5, 0xc0308000                                   	
    pgm[7@0x800000a00000 + 0x7cc ] = 0xc0308000	;;                                                          	
    pgm[7@0x800000a00000 + 0x7d0 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xfffe00                                 	
    pgm[7@0x800000a00000 + 0x7d4 ] = 0x00fffe00	;;                                                          	
    pgm[7@0x800000a00000 + 0x7d8 ] = 0xe0740000		buffer_store_b128 v[4:7], v15, s[4:7], s0 idxen            	
    pgm[7@0x800000a00000 + 0x7dc ] = 0x0081040f	;;                                                          	
    pgm[7@0x800000a00000 + 0x7e0 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x7e4 ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000a00000 + 0x7e8 ] = 0xe0740010		buffer_store_b128 v[0:3], v15, s[4:7], s0 idxen offset:16  	
    pgm[7@0x800000a00000 + 0x7ec ] = 0x0081000f	;;                                                          	
    pgm[7@0x800000a00000 + 0x7f0 ] = 0xe0740020		buffer_store_b128 v[8:11], v15, s[4:7], s0 idxen offset:32 	
    pgm[7@0x800000a00000 + 0x7f4 ] = 0x0081080f	;;                                                          	
    pgm[7@0x800000a00000 + 0x7f8 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000a00000 + 0x7fc ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x800 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800000a00000 + 0x804 ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800000a00000 + 0x808 ] = 0xbfa50002		s_cbranch_execz 2                                          	
    pgm[7@0x800000a00000 + 0x80c ] = 0xf80008cf		exp pos0 v10, v11, v12, v13 done                           	
    pgm[7@0x800000a00000 + 0x810 ] = 0x0d0c0b0a	;;                                                          	
    pgm[7@0x800000a00000 + 0x814 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000a00000 + 0x818 ] = 0x930bff02		s_bfe_u32 s11, s2, 0x90016                                 	
    pgm[7@0x800000a00000 + 0x81c ] = 0x00090016	;;                                                          	
    pgm[7@0x800000a00000 + 0x820 ] = 0x8b827e08		s_and_b64 s[2:3], s[8:9], exec                             	
    pgm[7@0x800000a00000 + 0x824 ] = 0x98020b80		s_cselect_b32 s2, 0, s11                                   	
    pgm[7@0x800000a00000 + 0x828 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x82c ] = 0x84028c02		s_lshl_b32 s2, s2, 12                                      	
    pgm[7@0x800000a00000 + 0x830 ] = 0x8c7d0c02		s_or_b32 m0, s2, s12                                       	
    pgm[7@0x800000a00000 + 0x834 ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800000a00000 + 0x838 ] = 0xbe82211e		s_and_saveexec_b64 s[2:3], s[30:31]                        	
    pgm[7@0x800000a00000 + 0x83c ] = 0xbfa6ff28		s_cbranch_execnz 65320                                     	
    pgm[7@0x800000a00000 + 0x840 ] = 0xbfa0ff38		s_branch 65336                                             	
    pgm[7@0x800000a00000 + 0x844 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Decoding IB at 0x7@0x800000261a00 from 0x0@0x1458 of 1640 words (type 4)
[0x7@0x800000261a00 + 0x0000]	[        0xc0012800]	Opcode 0x28 [PKT3_CONTEXT_CONTROL] (2 words, type: 3, hdr: 0xc0012800)
[0x7@0x800000261a00 + 0x0004]	[        0x80000000]	|---> LOAD_EN=1, LOAD_CS=0, LOAD_GFX=0, LOAD_GLOBAL=0, LOAD_MULTI=0, LOAD_SINGLE=0
[0x7@0x800000261a00 + 0x0008]	[        0x80000000]	|---> SHADOW_EN=1, SHADOW_CS=0, SHADOW_GFX=0, SHADOW_GLOBAL=0, SHADOW_MULTI=0, SHADOW_SINGLE=0
[0x7@0x800000261a00 + 0x000c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x0010]	[        0x0000000e]	|---> EVENT_TYPE=14, EVENT_INDEX=0
[0x7@0x800000261a00 + 0x0014]	[        0xc0001200]	Opcode 0x12 [PKT3_CLEAR_STATE] (1 words, type: 3, hdr: 0xc0001200)
[0x7@0x800000261a00 + 0x0018]	[        0x00000000]	|---> CMD=0
[0x7@0x800000261a00 + 0x001c]	[        0xc0027900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (3 words, type: 3, hdr: 0xc0027900)
[0x7@0x800000261a00 + 0x0024]	[        0x01000400]	|---> gfx1101.regTA_CS_BC_BASE_ADDR=0x1000400
[0x7@0x800000261a00 + 0x0028]	[        0x00000080]	|---> gfx1101.regTA_CS_BC_BASE_ADDR_HI=0x80
[0x7@0x800000261a00 + 0x002c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0034]	[        0x00000080]	|---> gfx1101.regCOMPUTE_PGM_HI=0x80
[0x7@0x800000261a00 + 0x0038]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x0040]	[        0xffffffff]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE0=0xffffffff
[0x7@0x800000261a00 + 0x0044]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE1=0x0
[0x7@0x800000261a00 + 0x0048]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x0050]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE2=0x0
[0x7@0x800000261a00 + 0x0054]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DESTINATION_EN_SE3=0x0
[0x7@0x800000261a00 + 0x0058]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000261a00 + 0x0060]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_0=0x0
[0x7@0x800000261a00 + 0x0064]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_1=0x0
[0x7@0x800000261a00 + 0x0068]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_2=0x0
[0x7@0x800000261a00 + 0x006c]	[        0x00000000]	|---> gfx1101.regCOMPUTE_USER_ACCUM_3=0x0
[0x7@0x800000261a00 + 0x0070]	[        0xc0057600]	Opcode 0x76 [PKT3_SET_SH_REG] (6 words, type: 3, hdr: 0xc0057600)
[0x7@0x800000261a00 + 0x0078]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4=0x0
[0x7@0x800000261a00 + 0x007c]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5=0x0
[0x7@0x800000261a00 + 0x0080]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6=0x0
[0x7@0x800000261a00 + 0x0084]	[        0x00000000]	|---> gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7=0x0
[0x7@0x800000261a00 + 0x0088]	[        0x00000100]	|---> gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE=0x100
[0x7@0x800000261a00 + 0x008c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0094]	[        0x00000000]	|---> gfx1101.regCOMPUTE_DISPATCH_TUNNEL=0x0
[0x7@0x800000261a00 + 0x0098]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x00a0]	[        0x007f003f]	|---> gfx1101.regSPI_SHADER_PGM_RSRC3_PS=0x7f003f
[0x7@0x800000261a00 + 0x00a4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x00ac]	[        0x00000007]	|---> gfx1101.regSPI_SHADER_REQ_CTRL_PS=0x7
[0x7@0x800000261a00 + 0x00b0]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000261a00 + 0x00b8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_0=0x0
[0x7@0x800000261a00 + 0x00bc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_1=0x0
[0x7@0x800000261a00 + 0x00c0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_2=0x0
[0x7@0x800000261a00 + 0x00c4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_PS_3=0x0
[0x7@0x800000261a00 + 0x00c8]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000261a00 + 0x00d0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0=0x0
[0x7@0x800000261a00 + 0x00d4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1=0x0
[0x7@0x800000261a00 + 0x00d8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2=0x0
[0x7@0x800000261a00 + 0x00dc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3=0x0
[0x7@0x800000261a00 + 0x00e0]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x00e8]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_ES=0x80
[0x7@0x800000261a00 + 0x00ec]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x00f4]	[        0xffff003f]	|---> gfx1101.regSPI_SHADER_PGM_RSRC3_HS=0xffff003f
[0x7@0x800000261a00 + 0x00f8]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000261a00 + 0x0100]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0=0x0
[0x7@0x800000261a00 + 0x0104]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1=0x0
[0x7@0x800000261a00 + 0x0108]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2=0x0
[0x7@0x800000261a00 + 0x010c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3=0x0
[0x7@0x800000261a00 + 0x0110]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0118]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_LS=0x80
[0x7@0x800000261a00 + 0x011c]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[0x7@0x800000261a00 + 0x0124]	[        0x000a0045]	|---> gfx1101.regDB_RMI_L2_CACHE_CONTROL=0xa0045
[0x7@0x800000261a00 + 0x0128]	[        0x01000400]	|---> gfx1101.regTA_BC_BASE_ADDR=0x1000400
[0x7@0x800000261a00 + 0x012c]	[        0x00000080]	|---> gfx1101.regTA_BC_BASE_ADDR_HI=0x80
[0x7@0x800000261a00 + 0x0130]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0138]	[        0x00880004]	|---> gfx1101.regCB_RMI_GL2_CACHE_CONTROL=0x880004
[0x7@0x800000261a00 + 0x013c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0144]	[        0x000000ff]	|---> gfx1101.regSX_PS_DOWNCONVERT_CONTROL=0xff
[0x7@0x800000261a00 + 0x0148]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0150]	[        0x00000001]	|---> gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL=0x1
[0x7@0x800000261a00 + 0x0154]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x015c]	[        0x42800000]	|---> gfx1101.regVGT_HOS_MAX_TESS_LEVEL=0x42800000
[0x7@0x800000261a00 + 0x0160]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0168]	[        0x00000001]	|---> gfx1101.regVGT_ESGS_RING_ITEMSIZE=0x1
[0x7@0x800000261a00 + 0x016c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0174]	[        0xd8808080]	|---> gfx1101.regVGT_TESS_DISTRIBUTION=0xd8808080
[0x7@0x800000261a00 + 0x0178]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0180]	[        0x03ff0010]	|---> gfx1101.regPA_SC_BINNER_CNTL_1=0x3ff0010
[0x7@0x800000261a00 + 0x0184]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x018c]	[        0x00000010]	|---> gfx1101.regPA_SC_NGG_MODE_CNTL=0x10
[0x7@0x800000261a00 + 0x0190]	[        0xc0037900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (4 words, type: 3, hdr: 0xc0037900)
[0x7@0x800000261a00 + 0x0198]	[        0x00000000]	|---> gfx1101.regGE_MIN_VTX_INDX=0x0
[0x7@0x800000261a00 + 0x019c]	[        0x00000000]	|---> gfx1101.regGE_INDX_OFFSET=0x0
[0x7@0x800000261a00 + 0x01a0]	[        0x00000004]	|---> gfx1101.regGE_MULTI_PRIM_IB_RESET_EN=0x4
[0x7@0x800000261a00 + 0x01a4]	[        0xc0027900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (3 words, type: 3, hdr: 0xc0027900)
[0x7@0x800000261a00 + 0x01ac]	[        0xffffffff]	|---> gfx1101.regGE_MAX_VTX_INDX=0xffffffff
[0x7@0x800000261a00 + 0x01b0]	[        0x00000000]	|---> gfx1101.regVGT_INSTANCE_BASE_ID=0x0
[0x7@0x800000261a00 + 0x01b4]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000261a00 + 0x01bc]	[        0x00000000]	|---> gfx1101.regGE_STEREO_CNTL=0x0
[0x7@0x800000261a00 + 0x01c0]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000261a00 + 0x01c8]	[        0x00000000]	|---> gfx1101.regGE_USER_VGPR_EN=0x0
[0x7@0x800000261a00 + 0x01cc]	[        0xc0027900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (3 words, type: 3, hdr: 0xc0027900)
[0x7@0x800000261a00 + 0x01d4]	[        0x00000000]	|---> gfx1101.regPA_SU_LINE_STIPPLE_VALUE=0x0
[0x7@0x800000261a00 + 0x01d8]	[        0x00000000]	|---> gfx1101.regPA_SC_LINE_STIPPLE_STATE=0x0
[0x7@0x800000261a00 + 0x01dc]	[        0xc0024600]	Opcode 0x46 [PKT3_EVENT_WRITE] (3 words, type: 3, hdr: 0xc0024600)
[0x7@0x800000261a00 + 0x01e0]	[        0x00000138]	|---> EVENT_TYPE=56, EVENT_INDEX=1
[0x7@0x800000261a00 + 0x01e4]	[        0x00007c00]	|---> ADDRESS_LO=0x7c00
[0x7@0x800000261a00 + 0x01e8]	[        0x00000000]	|---> ADDRESS_HI=0x0
[0x7@0x800000261a00 + 0x01ec]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x01f4]	[        0xc0000000]	|---> gfx1101.regPA_SU_PRIM_FILTER_CNTL=0xc0000000
[0x7@0x800000261a00 + 0x01f8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0200]	[        0x00000001]	|---> gfx1101.regSPI_SHADER_IDX_FORMAT=0x1
[0x7@0x800000261a00 + 0x0204]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x020c]	[        0x00000201]	|---> gfx1101.regPA_CL_VRS_CNTL=0x201
[0x7@0x800000261a00 + 0x0210]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0218]	[        0x00004012]	|---> gfx1101.regCOMPUTE_PGM_LO=0x4012
[0x7@0x800000261a00 + 0x021c]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x0224]	[        0x003c0000]	|---> gfx1101.regCOMPUTE_PGM_RSRC1=0x3c0000
[0x7@0x800000261a00 + 0x0228]	[        0x00000098]	|---> gfx1101.regCOMPUTE_PGM_RSRC2=0x98
[0x7@0x800000261a00 + 0x022c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0234]	[        0x00000180]	|---> gfx1101.regCOMPUTE_TMPRING_SIZE=0x180
[0x7@0x800000261a00 + 0x0238]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0240]	[        0x00000020]	|---> gfx1101.regCOMPUTE_PGM_RSRC3=0x20
[0x7@0x800000261a00 + 0x0244]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x024c]	[        0x01411100]	|---> gfx1101.regCOMPUTE_USER_DATA_2=0x1411100
[0x7@0x800000261a00 + 0x0250]	[        0x00700080]	|---> gfx1101.regCOMPUTE_USER_DATA_3=0x700080
[0x7@0x800000261a00 + 0x0254]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x025c]	[        0x00700600]	|---> gfx1101.regCOMPUTE_USER_DATA_0=0x700600
[0x7@0x800000261a00 + 0x0260]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000261a00 + 0x0268]	[        0x00430000]	|---> gfx1101.regCOMPUTE_USER_DATA_8=0x430000
[0x7@0x800000261a00 + 0x026c]	[        0x00008001]	|---> gfx1101.regCOMPUTE_USER_DATA_9=0x8001
[0x7@0x800000261a00 + 0x0270]	[        0x00004000]	|---> gfx1101.regCOMPUTE_USER_DATA_10=0x4000
[0x7@0x800000261a00 + 0x0274]	[        0x30016fac]	|---> gfx1101.regCOMPUTE_USER_DATA_11=0x30016fac
[0x7@0x800000261a00 + 0x0278]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x027c]	[        0x0000001a]	|---> EVENT_TYPE=26, EVENT_INDEX=0
[0x7@0x800000261a00 + 0x0280]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000261a00 + 0x0284]	[        0x8070f514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1807, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000261a00 + 0x0288]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000261a00 + 0x028c]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000261a00 + 0x0290]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000261a00 + 0x0294]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000261a00 + 0x0298]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000261a00 + 0x029c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000261a00 + 0x02a0]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x02a4]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000261a00 + 0x02a8]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x02ac]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000261a00 + 0x02b0]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000261a00 + 0x02b4]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000261a00 + 0x02b8]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000261a00 + 0x02bc]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000261a00 + 0x02c0]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000261a00 + 0x02c4]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000261a00 + 0x02c8]	[        0x00401200]	|---> SRC_ADDR_LO_OR_DATA=0x401200
[0x7@0x800000261a00 + 0x02cc]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x02d0]	[        0x00401200]	|---> DST_ADDR_LO=0x401200
[0x7@0x800000261a00 + 0x02d4]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x02d8]	[        0x80000180]	|---> BYTE_COUNT=384, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000261a00 + 0x02dc]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x02e4]	[        0x08080808]	|---> gfx1101.regCOMPUTE_USER_DATA_4=0x8080808
[0x7@0x800000261a00 + 0x02e8]	[        0x08080808]	|---> gfx1101.regCOMPUTE_USER_DATA_5=0x8080808
[0x7@0x800000261a00 + 0x02ec]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x02f4]	[        0x01000000]	|---> gfx1101.regCOMPUTE_RESOURCE_LIMITS=0x1000000
[0x7@0x800000261a00 + 0x02f8]	[        0xc0037600]	Opcode 0x76 [PKT3_SET_SH_REG] (4 words, type: 3, hdr: 0xc0037600)
[0x7@0x800000261a00 + 0x0300]	[        0x00000040]	|---> gfx1101.regCOMPUTE_NUM_THREAD_X=0x40
[0x7@0x800000261a00 + 0x0304]	[        0x00000001]	|---> gfx1101.regCOMPUTE_NUM_THREAD_Y=0x1
[0x7@0x800000261a00 + 0x0308]	[        0x00000001]	|---> gfx1101.regCOMPUTE_NUM_THREAD_Z=0x1
[0x7@0x800000261a00 + 0x030c]	[        0xc0031502]	Opcode 0x15 [PKT3_DISPATCH_DIRECT] (4 words, type: 3, hdr: 0xc0031502)
[0x7@0x800000261a00 + 0x0310]	[        0x00000020]	|---> DIM_X=32
[0x7@0x800000261a00 + 0x0314]	[        0x00000001]	|---> DIM_Y=1
[0x7@0x800000261a00 + 0x0318]	[        0x00000001]	|---> DIM_Z=1
[0x7@0x800000261a00 + 0x0320]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0328]	[        0x01411110]	|---> gfx1101.regCOMPUTE_USER_DATA_2=0x1411110
[0x7@0x800000261a00 + 0x032c]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000261a00 + 0x0334]	[        0x04e30000]	|---> gfx1101.regCOMPUTE_USER_DATA_8=0x4e30000
[0x7@0x800000261a00 + 0x0338]	[        0x00008001]	|---> gfx1101.regCOMPUTE_USER_DATA_9=0x8001
[0x7@0x800000261a00 + 0x033c]	[        0x00010000]	|---> gfx1101.regCOMPUTE_USER_DATA_10=0x10000
[0x7@0x800000261a00 + 0x0340]	[        0x30016fac]	|---> gfx1101.regCOMPUTE_USER_DATA_11=0x30016fac
[0x7@0x800000261a00 + 0x0344]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x034c]	[        0xfffffff0]	|---> gfx1101.regCOMPUTE_USER_DATA_4=0xfffffff0
[0x7@0x800000261a00 + 0x0350]	[        0xfffffff0]	|---> gfx1101.regCOMPUTE_USER_DATA_5=0xfffffff0
[0x7@0x800000261a00 + 0x0354]	[        0xc0031502]	Opcode 0x15 [PKT3_DISPATCH_DIRECT] (4 words, type: 3, hdr: 0xc0031502)
[0x7@0x800000261a00 + 0x0358]	[        0x00000080]	|---> DIM_X=128
[0x7@0x800000261a00 + 0x035c]	[        0x00000001]	|---> DIM_Y=1
[0x7@0x800000261a00 + 0x0360]	[        0x00000001]	|---> DIM_Z=1
[0x7@0x800000261a00 + 0x0368]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0370]	[        0x01411120]	|---> gfx1101.regCOMPUTE_USER_DATA_2=0x1411120
[0x7@0x800000261a00 + 0x0374]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000261a00 + 0x037c]	[        0x02f78000]	|---> gfx1101.regCOMPUTE_USER_DATA_8=0x2f78000
[0x7@0x800000261a00 + 0x0380]	[        0x00008001]	|---> gfx1101.regCOMPUTE_USER_DATA_9=0x8001
[0x7@0x800000261a00 + 0x0384]	[        0x0000c000]	|---> gfx1101.regCOMPUTE_USER_DATA_10=0xc000
[0x7@0x800000261a00 + 0x0388]	[        0x30016fac]	|---> gfx1101.regCOMPUTE_USER_DATA_11=0x30016fac
[0x7@0x800000261a00 + 0x038c]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x0390]	[        0x00000407]	|---> EVENT_TYPE=7, EVENT_INDEX=4
[0x7@0x800000261a00 + 0x0394]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x0398]	[        0x80000000]	|---> ENGINE=[ME]/1, COHER_CNTL=0
[0x7@0x800000261a00 + 0x039c]	[        0xffffffff]	|---> CP_COHER_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x03a0]	[        0x01ffffff]	|---> CP_COHER_SIZE_HI=0xffffff
[0x7@0x800000261a00 + 0x03a4]	[        0x00000000]	|---> CP_COHER_BASE_LO=0x0
[0x7@0x800000261a00 + 0x03a8]	[        0x00000000]	|---> CP_COHER_BASE_HI=0x0
[0x7@0x800000261a00 + 0x03ac]	[        0x0000000a]	|---> POLL_INTERVAL=10
[0x7@0x800000261a00 + 0x03b0]	[        0x00000330]	|---> GCR_CNTL=0x330
[0x7@0x800000261a00 + 0x03b4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x03bc]	[        0x08080808]	|---> gfx1101.regCOMPUTE_USER_DATA_4=0x8080808
[0x7@0x800000261a00 + 0x03c0]	[        0x08080808]	|---> gfx1101.regCOMPUTE_USER_DATA_5=0x8080808
[0x7@0x800000261a00 + 0x03c4]	[        0xc0031502]	Opcode 0x15 [PKT3_DISPATCH_DIRECT] (4 words, type: 3, hdr: 0xc0031502)
[0x7@0x800000261a00 + 0x03c8]	[        0x00000060]	|---> DIM_X=96
[0x7@0x800000261a00 + 0x03cc]	[        0x00000001]	|---> DIM_Y=1
[0x7@0x800000261a00 + 0x03d0]	[        0x00000001]	|---> DIM_Z=1
[0x7@0x800000261a00 + 0x03d8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x03e0]	[        0x00004004]	|---> gfx1101.regCOMPUTE_PGM_LO=0x4004
[0x7@0x800000261a00 + 0x03e4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x03ec]	[        0x003c0001]	|---> gfx1101.regCOMPUTE_PGM_RSRC1=0x3c0001
[0x7@0x800000261a00 + 0x03f0]	[        0x00000098]	|---> gfx1101.regCOMPUTE_PGM_RSRC2=0x98
[0x7@0x800000261a00 + 0x03f4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x03fc]	[        0x01411130]	|---> gfx1101.regCOMPUTE_USER_DATA_2=0x1411130
[0x7@0x800000261a00 + 0x0400]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000261a00 + 0x0408]	[        0x06020000]	|---> gfx1101.regCOMPUTE_USER_DATA_8=0x6020000
[0x7@0x800000261a00 + 0x040c]	[        0x00008001]	|---> gfx1101.regCOMPUTE_USER_DATA_9=0x8001
[0x7@0x800000261a00 + 0x0410]	[        0x00030000]	|---> gfx1101.regCOMPUTE_USER_DATA_10=0x30000
[0x7@0x800000261a00 + 0x0414]	[        0x30016fac]	|---> gfx1101.regCOMPUTE_USER_DATA_11=0x30016fac
[0x7@0x800000261a00 + 0x0418]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000261a00 + 0x041c]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000261a00 + 0x0420]	[        0x00400400]	|---> SRC_ADDR_LO_OR_DATA=0x400400
[0x7@0x800000261a00 + 0x0424]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x0428]	[        0x00400400]	|---> DST_ADDR_LO=0x400400
[0x7@0x800000261a00 + 0x042c]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x0430]	[        0x80000180]	|---> BYTE_COUNT=384, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000261a00 + 0x0434]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000261a00 + 0x043c]	[        0xfffffff0]	|---> gfx1101.regCOMPUTE_USER_DATA_4=0xfffffff0
[0x7@0x800000261a00 + 0x0440]	[        0xfffffff0]	|---> gfx1101.regCOMPUTE_USER_DATA_5=0xfffffff0
[0x7@0x800000261a00 + 0x0444]	[        0xfffffff0]	|---> gfx1101.regCOMPUTE_USER_DATA_6=0xfffffff0
[0x7@0x800000261a00 + 0x0448]	[        0xfffffff0]	|---> gfx1101.regCOMPUTE_USER_DATA_7=0xfffffff0
[0x7@0x800000261a00 + 0x044c]	[        0xc0031502]	Opcode 0x15 [PKT3_DISPATCH_DIRECT] (4 words, type: 3, hdr: 0xc0031502)
[0x7@0x800000261a00 + 0x0450]	[        0x000000c0]	|---> DIM_X=192
[0x7@0x800000261a00 + 0x0454]	[        0x00000001]	|---> DIM_Y=1
[0x7@0x800000261a00 + 0x0458]	[        0x00000001]	|---> DIM_Z=1
[0x7@0x800000261a00 + 0x0460]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000261a00 + 0x0468]	[        0x00000002]	|---> gfx1101.regVGT_GS_OUT_PRIM_TYPE=0x2
[0x7@0x800000261a00 + 0x046c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0474]	[        0x0000aa00]	|---> gfx1101.regDB_ALPHA_TO_MASK=0xaa00
[0x7@0x800000261a00 + 0x0478]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0480]	[        0x00000000]	|---> gfx1101.regCB_BLEND0_CONTROL=0x0
[0x7@0x800000261a00 + 0x0484]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x048c]	[        0x06000600]	|---> gfx1101.regSX_MRT0_BLEND_OPT=0x6000600
[0x7@0x800000261a00 + 0x0490]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0498]	[        0x00cc0010]	|---> gfx1101.regCB_COLOR_CONTROL=0xcc0010
[0x7@0x800000261a00 + 0x049c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x04a4]	[        0x00000869]	|---> gfx1101.regSPI_INTERP_CONTROL_0=0x869
[0x7@0x800000261a00 + 0x04a8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x04b0]	[        0x00080008]	|---> gfx1101.regPA_SU_POINT_SIZE=0x80008
[0x7@0x800000261a00 + 0x04b4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x04bc]	[        0x00080008]	|---> gfx1101.regPA_SU_POINT_MINMAX=0x80008
[0x7@0x800000261a00 + 0x04c0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x04c8]	[        0x00000008]	|---> gfx1101.regPA_SU_LINE_CNTL=0x8
[0x7@0x800000261a00 + 0x04cc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x04d4]	[        0x00000022]	|---> gfx1101.regPA_SC_MODE_CNTL_0=0x22
[0x7@0x800000261a00 + 0x04d8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x04e0]	[        0x00080245]	|---> gfx1101.regPA_SU_SC_MODE_CNTL=0x80245
[0x7@0x800000261a00 + 0x04e4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x04ec]	[        0x00000078]	|---> gfx1101.regPA_CL_NGG_CNTL=0x78
[0x7@0x800000261a00 + 0x04f0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x04f8]	[        0xaa959a6a]	|---> gfx1101.regPA_SC_EDGERULE=0xaa959a6a
[0x7@0x800000261a00 + 0x04fc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0504]	[        0x00000036]	|---> gfx1101.regDB_DEPTH_CONTROL=0x36
[0x7@0x800000261a00 + 0x0508]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0510]	[        0x0000e000]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0xe000
[0x7@0x800000261a00 + 0x0514]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x051c]	[        0x602c0006]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0006
[0x7@0x800000261a00 + 0x0520]	[        0x00400028]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x400028
[0x7@0x800000261a00 + 0x0524]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x052c]	[        0x00000080]	|---> gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP=0x80
[0x7@0x800000261a00 + 0x0530]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0538]	[        0x00000001]	|---> gfx1101.regGE_NGG_SUBGRP_CNTL=0x1
[0x7@0x800000261a00 + 0x053c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0544]	[        0x00000001]	|---> gfx1101.regVGT_GS_MAX_VERT_OUT=0x1
[0x7@0x800000261a00 + 0x0548]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0550]	[        0x00000004]	|---> gfx1101.regSPI_SHADER_POS_FORMAT=0x4
[0x7@0x800000261a00 + 0x0554]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x055c]	[        0x0000043f]	|---> gfx1101.regPA_CL_VTE_CNTL=0x43f
[0x7@0x800000261a00 + 0x0560]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0568]	[        0x003ffffd]	|---> gfx1101.regSPI_SHADER_PGM_RSRC3_GS=0x3ffffd
[0x7@0x800000261a00 + 0x056c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0574]	[        0x083c0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x83c0001
[0x7@0x800000261a00 + 0x0578]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000261a00 + 0x0580]	[        0x000003ff]	|---> gfx1101.regGE_PC_ALLOC=0x3ff
[0x7@0x800000261a00 + 0x0584]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x058c]	[        0x00030000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x30000
[0x7@0x800000261a00 + 0x0590]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000261a00 + 0x0598]	[        0x0000400e]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0x400e
[0x7@0x800000261a00 + 0x059c]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x7@0x800000261a00 + 0x05a0]	[        0x002c0003]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x2c0003
[0x7@0x800000261a00 + 0x05a4]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x7@0x800000261a00 + 0x05a8]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x05b0]	[        0x00000002]	|---> gfx1101.regSPI_PS_INPUT_ENA=0x2
[0x7@0x800000261a00 + 0x05b4]	[        0x0000f077]	|---> gfx1101.regSPI_PS_INPUT_ADDR=0xf077
[0x7@0x800000261a00 + 0x05b8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x05c0]	[        0x01020000]	|---> gfx1101.regSPI_BARYC_CNTL=0x1020000
[0x7@0x800000261a00 + 0x05c4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x05cc]	[        0x00000001]	|---> gfx1101.regSPI_PS_IN_CONTROL=0x1
[0x7@0x800000261a00 + 0x05d0]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x05d8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_Z_FORMAT=0x0
[0x7@0x800000261a00 + 0x05dc]	[        0x00000004]	|---> gfx1101.regSPI_SHADER_COL_FORMAT=0x4
[0x7@0x800000261a00 + 0x05e0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x05e8]	[        0x0000000f]	|---> gfx1101.regCB_SHADER_MASK=0xf
[0x7@0x800000261a00 + 0x05ec]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x05f4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000261a00 + 0x05f8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000261a00 + 0x0600]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x0
[0x7@0x800000261a00 + 0x0604]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000261a00 + 0x0608]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000261a00 + 0x060c]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000261a00 + 0x0610]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0618]	[        0x0102f700]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x102f700
[0x7@0x800000261a00 + 0x061c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0624]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x0628]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0630]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x0634]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x063c]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000261a00 + 0x0640]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0648]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000261a00 + 0x064c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0654]	[        0x01060200]	|---> gfx1101.regDB_HTILE_DATA_BASE=0x1060200
[0x7@0x800000261a00 + 0x0658]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0660]	[        0x04af063f]	|---> gfx1101.regDB_DEPTH_SIZE_XY=0x4af063f
[0x7@0x800000261a00 + 0x0664]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[0x7@0x800000261a00 + 0x066c]	[        0xaa900983]	|---> gfx1101.regDB_Z_INFO=0xaa900983
[0x7@0x800000261a00 + 0x0670]	[        0x20100000]	|---> gfx1101.regDB_STENCIL_INFO=0x20100000
[0x7@0x800000261a00 + 0x0674]	[        0x01058000]	|---> gfx1101.regDB_Z_READ_BASE=0x1058000
[0x7@0x800000261a00 + 0x0678]	[        0x01058000]	|---> gfx1101.regDB_STENCIL_READ_BASE=0x1058000
[0x7@0x800000261a00 + 0x067c]	[        0x01058000]	|---> gfx1101.regDB_Z_WRITE_BASE=0x1058000
[0x7@0x800000261a00 + 0x0680]	[        0x01058000]	|---> gfx1101.regDB_STENCIL_WRITE_BASE=0x1058000
[0x7@0x800000261a00 + 0x0684]	[        0xc0056900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (6 words, type: 3, hdr: 0xc0056900)
[0x7@0x800000261a00 + 0x068c]	[        0x00ffff80]	|---> gfx1101.regDB_Z_READ_BASE_HI=0xffff80
[0x7@0x800000261a00 + 0x0690]	[        0x00ffff80]	|---> gfx1101.regDB_STENCIL_READ_BASE_HI=0xffff80
[0x7@0x800000261a00 + 0x0694]	[        0x00ffff80]	|---> gfx1101.regDB_Z_WRITE_BASE_HI=0xffff80
[0x7@0x800000261a00 + 0x0698]	[        0x00ffff80]	|---> gfx1101.regDB_STENCIL_WRITE_BASE_HI=0xffff80
[0x7@0x800000261a00 + 0x069c]	[        0x00ffff80]	|---> gfx1101.regDB_HTILE_DATA_BASE_HI=0xffff80
[0x7@0x800000261a00 + 0x06a0]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x06a8]	[        0x00000000]	|---> gfx1101.regDB_STENCIL_CLEAR=0x0
[0x7@0x800000261a00 + 0x06ac]	[        0x3f800000]	|---> gfx1101.regDB_DEPTH_CLEAR=0x3f800000
[0x7@0x800000261a00 + 0x06b0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x06b8]	[        0x00000000]	|---> gfx1101.regDB_DEPTH_VIEW=0x0
[0x7@0x800000261a00 + 0x06bc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x06c4]	[        0x00040002]	|---> gfx1101.regDB_HTILE_SURFACE=0x40002
[0x7@0x800000261a00 + 0x06c8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x06d0]	[        0x04b00640]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x4b00640
[0x7@0x800000261a00 + 0x06d4]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x06dc]	[        0x00000000]	|---> gfx1101.regPA_SC_CENTROID_PRIORITY_0=0x0
[0x7@0x800000261a00 + 0x06e0]	[        0x00000000]	|---> gfx1101.regPA_SC_CENTROID_PRIORITY_1=0x0
[0x7@0x800000261a00 + 0x06e4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x06ec]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0=0x0
[0x7@0x800000261a00 + 0x06f0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x06f8]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0=0x0
[0x7@0x800000261a00 + 0x06fc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0704]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0=0x0
[0x7@0x800000261a00 + 0x0708]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0710]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0=0x0
[0x7@0x800000261a00 + 0x0714]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x071c]	[        0x00010000]	|---> gfx1101.regDB_RENDER_CONTROL=0x10000
[0x7@0x800000261a00 + 0x0720]	[        0x00000004]	|---> gfx1101.regDB_COUNT_CONTROL=0x4
[0x7@0x800000261a00 + 0x0724]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x072c]	[        0x08000000]	|---> gfx1101.regDB_RENDER_OVERRIDE2=0x8000000
[0x7@0x800000261a00 + 0x0730]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0738]	[        0x00000010]	|---> gfx1101.regDB_SHADER_CONTROL=0x10
[0x7@0x800000261a00 + 0x073c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0744]	[        0x19fc00a0]	|---> gfx1101.regPA_SC_BINNER_CNTL_0=0x19fc00a0
[0x7@0x800000261a00 + 0x0748]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x0750]	[        0x00000000]	|---> gfx1101.regPA_SC_LINE_CNTL=0x0
[0x7@0x800000261a00 + 0x0754]	[        0x00000000]	|---> gfx1101.regPA_SC_AA_CONFIG=0x0
[0x7@0x800000261a00 + 0x0758]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0760]	[        0x00130000]	|---> gfx1101.regDB_EQAA=0x130000
[0x7@0x800000261a00 + 0x0764]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x076c]	[        0x760201bc]	|---> gfx1101.regPA_SC_MODE_CNTL_1=0x760201bc
[0x7@0x800000261a00 + 0x0770]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0778]	[        0x0000000f]	|---> gfx1101.regCB_TARGET_MASK=0xf
[0x7@0x800000261a00 + 0x077c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0784]	[        0x0000003c]	|---> gfx1101.regCB_FDCC_CONTROL=0x3c
[0x7@0x800000261a00 + 0x0788]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[0x7@0x800000261a00 + 0x0790]	[        0x00000005]	|---> gfx1101.regSX_PS_DOWNCONVERT=0x5
[0x7@0x800000261a00 + 0x0794]	[        0x00000006]	|---> gfx1101.regSX_BLEND_OPT_EPSILON=0x6
[0x7@0x800000261a00 + 0x0798]	[        0x00000000]	|---> gfx1101.regSX_BLEND_OPT_CONTROL=0x0
[0x7@0x800000261a00 + 0x079c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x07a4]	[        0x01000000]	|---> gfx1101.regPA_CL_CLIP_CNTL=0x1000000
[0x7@0x800000261a00 + 0x07a8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x07b0]	[        0x60000000]	|---> gfx1101.regPA_CL_VS_OUT_CNTL=0x60000000
[0x7@0x800000261a00 + 0x07b4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x07bc]	[        0x00877380]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x877380
[0x7@0x800000261a00 + 0x07c0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x0
[0x7@0x800000261a00 + 0x07c4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x07cc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_2=0x0
[0x7@0x800000261a00 + 0x07d0]	[        0x01410e00]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410e00
[0x7@0x800000261a00 + 0x07d4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x07dc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_PGM_LO_HS=0x0
[0x7@0x800000261a00 + 0x07e0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_PGM_HI_HS=0x0
[0x7@0x800000261a00 + 0x07e4]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x07ec]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_PGM_LO_GS=0x0
[0x7@0x800000261a00 + 0x07f0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_PGM_HI_GS=0x0
[0x7@0x800000261a00 + 0x07f4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x07fc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000261a00 + 0x0800]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0808]	[        0x00700600]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_0=0x700600
[0x7@0x800000261a00 + 0x080c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0814]	[        0x00700600]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_0=0x700600
[0x7@0x800000261a00 + 0x0818]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0820]	[        0x00700600]	|---> gfx1101.regSPI_SHADER_USER_DATA_HS_0=0x700600
[0x7@0x800000261a00 + 0x0824]	[        0xc0056900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (6 words, type: 3, hdr: 0xc0056900)
[0x7@0x800000261a00 + 0x082c]	[        0x00000035]	|---> gfx1101.regPA_SU_VTX_CNTL=0x35
[0x7@0x800000261a00 + 0x0830]	[        0x4159d037]	|---> gfx1101.regPA_CL_GB_VERT_CLIP_ADJ=0x4159d037
[0x7@0x800000261a00 + 0x0834]	[        0x3f801b4f]	|---> gfx1101.regPA_CL_GB_VERT_DISC_ADJ=0x3f801b4f
[0x7@0x800000261a00 + 0x0838]	[        0x4123d70a]	|---> gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ=0x4123d70a
[0x7@0x800000261a00 + 0x083c]	[        0x3f80147b]	|---> gfx1101.regPA_CL_GB_HORZ_DISC_ADJ=0x3f80147b
[0x7@0x800000261a00 + 0x0840]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0848]	[        0x00240032]	|---> gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET=0x240032
[0x7@0x800000261a00 + 0x084c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x0854]	[        0x80000000]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[0x7@0x800000261a00 + 0x0858]	[        0x04b00640]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_BR=0x4b00640
[0x7@0x800000261a00 + 0x085c]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[0x7@0x800000261a00 + 0x0864]	[        0x44480000]	|---> gfx1101.regPA_CL_VPORT_XSCALE=0x44480000
[0x7@0x800000261a00 + 0x0868]	[        0x44480000]	|---> gfx1101.regPA_CL_VPORT_XOFFSET=0x44480000
[0x7@0x800000261a00 + 0x086c]	[        0x44160000]	|---> gfx1101.regPA_CL_VPORT_YSCALE=0x44160000
[0x7@0x800000261a00 + 0x0870]	[        0x44160000]	|---> gfx1101.regPA_CL_VPORT_YOFFSET=0x44160000
[0x7@0x800000261a00 + 0x0874]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZSCALE=0x3f000000
[0x7@0x800000261a00 + 0x0878]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZOFFSET=0x3f000000
[0x7@0x800000261a00 + 0x087c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x0884]	[        0x00000000]	|---> gfx1101.regPA_SC_VPORT_ZMIN_0=0x0
[0x7@0x800000261a00 + 0x0888]	[        0x3f800000]	|---> gfx1101.regPA_SC_VPORT_ZMAX_0=0x3f800000
[0x7@0x800000261a00 + 0x088c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x0894]	[        0x01000000]	|---> gfx1101.regDB_STENCILREFMASK=0x1000000
[0x7@0x800000261a00 + 0x0898]	[        0x01000000]	|---> gfx1101.regDB_STENCILREFMASK_BF=0x1000000
[0x7@0x800000261a00 + 0x089c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x08a4]	[        0x00000000]	|---> gfx1101.regSPI_PS_INPUT_CNTL_0=0x0
[0x7@0x800000261a00 + 0x08a8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x08b0]	[        0x01411340]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1411340
[0x7@0x800000261a00 + 0x08b4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x08bc]	[        0x00012010]	|---> gfx1101.regVGT_SHADER_STAGES_EN=0x12010
[0x7@0x800000261a00 + 0x08c0]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000261a00 + 0x08c8]	[        0x1f810080]	|---> gfx1101.regGE_CNTL=0x1f810080
[0x7@0x800000261a00 + 0x08cc]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x08d0]	[        0x00000407]	|---> EVENT_TYPE=7, EVENT_INDEX=4
[0x7@0x800000261a00 + 0x08d4]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x08d8]	[        0x80000000]	|---> ENGINE=[ME]/1, COHER_CNTL=0
[0x7@0x800000261a00 + 0x08dc]	[        0xffffffff]	|---> CP_COHER_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x08e0]	[        0x01ffffff]	|---> CP_COHER_SIZE_HI=0xffffff
[0x7@0x800000261a00 + 0x08e4]	[        0x00000000]	|---> CP_COHER_BASE_LO=0x0
[0x7@0x800000261a00 + 0x08e8]	[        0x00000000]	|---> CP_COHER_BASE_HI=0x0
[0x7@0x800000261a00 + 0x08ec]	[        0x0000000a]	|---> POLL_INTERVAL=10
[0x7@0x800000261a00 + 0x08f0]	[        0x00000330]	|---> GCR_CNTL=0x330
[0x7@0x800000261a00 + 0x08f4]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000261a00 + 0x08f8]	[        0x80000528]	|---> EVENT_TYPE=[BOTTOM_OF_PIPE_TS]/40, EVENT_INDEX=5, GCR_CNTL=0, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000261a00 + 0x08fc]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000261a00 + 0x0900]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000261a00 + 0x0904]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000261a00 + 0x0908]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000261a00 + 0x090c]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000261a00 + 0x0910]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000261a00 + 0x0914]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x0918]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000261a00 + 0x091c]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x0920]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000261a00 + 0x0924]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000261a00 + 0x0928]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000261a00 + 0x092c]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000261a00 + 0x0930]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000261a00 + 0x0934]	[        0xc0047900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (5 words, type: 3, hdr: 0xc0047900)
[0x7@0x800000261a00 + 0x093c]	[        0x12355123]	|---> gfx1101.regSPI_GS_THROTTLE_CNTL1=0x12355123
[0x7@0x800000261a00 + 0x0940]	[        0x0001544d]	|---> gfx1101.regSPI_GS_THROTTLE_CNTL2=0x1544d
[0x7@0x800000261a00 + 0x0944]	[        0x80000000]	|---> gfx1101.regSPI_ATTRIBUTE_RING_BASE=0x80000000
[0x7@0x800000261a00 + 0x0948]	[        0x0002000b]	|---> gfx1101.regSPI_ATTRIBUTE_RING_SIZE=0x2000b
[0x7@0x800000261a00 + 0x094c]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000261a00 + 0x0954]	[        0x00000004]	|---> gfx1101.regVGT_PRIMITIVE_TYPE=0x4
[0x7@0x800000261a00 + 0x0958]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0960]	[        0x01400001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x1400001
[0x7@0x800000261a00 + 0x0964]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[0x7@0x800000261a00 + 0x096c]	[        0x01800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x1800000
[0x7@0x800000261a00 + 0x0970]	[        0x000c8001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0xc8001
[0x7@0x800000261a00 + 0x0974]	[        0x00033066]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x33066
[0x7@0x800000261a00 + 0x0978]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x7@0x800000261a00 + 0x097c]	[        0x00e00000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_16=0xe00000
[0x7@0x800000261a00 + 0x0980]	[        0x000c8001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_17=0xc8001
[0x7@0x800000261a00 + 0x0984]	[        0x00033066]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_18=0x33066
[0x7@0x800000261a00 + 0x0988]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_19=0x1003c3ac
[0x7@0x800000261a00 + 0x098c]	[        0xc0002f00]	Opcode 0x2f [PKT3_NUM_INSTANCES] (1 words, type: 3, hdr: 0xc0002f00)
[0x7@0x800000261a00 + 0x0990]	[        0x00000001]	|---> NUM_INSTANCES=0x1
[0x7@0x800000261a00 + 0x0994]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x099c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000261a00 + 0x09a0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000261a00 + 0x09a4]	[        0x00033066]	|---> INDEX_COUNT=208998
[0x7@0x800000261a00 + 0x09a8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000261a00 + 0x09ac]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000261a00 + 0x09b0]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000261a00 + 0x09b4]	[        0x00e00000]	|---> SRC_ADDR_LO_OR_DATA=0xe00000
[0x7@0x800000261a00 + 0x09b8]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x09bc]	[        0x00e00000]	|---> DST_ADDR_LO=0xe00000
[0x7@0x800000261a00 + 0x09c0]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x09c4]	[        0x80000800]	|---> BYTE_COUNT=2048, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000261a00 + 0x09c8]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000261a00 + 0x09cc]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000261a00 + 0x09d0]	[        0x00400e00]	|---> SRC_ADDR_LO_OR_DATA=0x400e00
[0x7@0x800000261a00 + 0x09d4]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x09d8]	[        0x00400e00]	|---> DST_ADDR_LO=0x400e00
[0x7@0x800000261a00 + 0x09dc]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x09e0]	[        0x80000180]	|---> BYTE_COUNT=384, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000261a00 + 0x09e4]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000261a00 + 0x09ec]	[        0x00000003]	|---> gfx1101.regVGT_GS_OUT_PRIM_TYPE=0x3
[0x7@0x800000261a00 + 0x09f0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x09f8]	[        0x0000aa00]	|---> gfx1101.regDB_ALPHA_TO_MASK=0xaa00
[0x7@0x800000261a00 + 0x09fc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0a04]	[        0x00000000]	|---> gfx1101.regCB_BLEND0_CONTROL=0x0
[0x7@0x800000261a00 + 0x0a08]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0a10]	[        0x06000600]	|---> gfx1101.regSX_MRT0_BLEND_OPT=0x6000600
[0x7@0x800000261a00 + 0x0a14]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0a1c]	[        0x00cc0010]	|---> gfx1101.regCB_COLOR_CONTROL=0xcc0010
[0x7@0x800000261a00 + 0x0a20]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0a28]	[        0x00000000]	|---> gfx1101.regPA_SU_POINT_SIZE=0x0
[0x7@0x800000261a00 + 0x0a2c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0a34]	[        0x00000000]	|---> gfx1101.regPA_SU_POINT_MINMAX=0x0
[0x7@0x800000261a00 + 0x0a38]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0a40]	[        0x00000000]	|---> gfx1101.regPA_SU_LINE_CNTL=0x0
[0x7@0x800000261a00 + 0x0a44]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0a4c]	[        0x00080244]	|---> gfx1101.regPA_SU_SC_MODE_CNTL=0x80244
[0x7@0x800000261a00 + 0x0a50]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0a58]	[        0xaaaaa95a]	|---> gfx1101.regPA_SC_EDGERULE=0xaaaaa95a
[0x7@0x800000261a00 + 0x0a5c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0a64]	[        0x00000000]	|---> gfx1101.regDB_DEPTH_CONTROL=0x0
[0x7@0x800000261a00 + 0x0a68]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0a70]	[        0x00010000]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0x10000
[0x7@0x800000261a00 + 0x0a74]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x0a7c]	[        0x202c0002]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x202c0002
[0x7@0x800000261a00 + 0x0a80]	[        0x00000018]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x18
[0x7@0x800000261a00 + 0x0a84]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0a8c]	[        0x00000300]	|---> gfx1101.regPA_CL_VTE_CNTL=0x300
[0x7@0x800000261a00 + 0x0a90]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0a98]	[        0x02bf0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x2bf0001
[0x7@0x800000261a00 + 0x0a9c]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000261a00 + 0x0aa4]	[        0x000001ff]	|---> gfx1101.regGE_PC_ALLOC=0x1ff
[0x7@0x800000261a00 + 0x0aa8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0ab0]	[        0x00030000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0x30000
[0x7@0x800000261a00 + 0x0ab4]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000261a00 + 0x0abc]	[        0x0000400a]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0x400a
[0x7@0x800000261a00 + 0x0ac0]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x7@0x800000261a00 + 0x0ac4]	[        0x022c0003]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x22c0003
[0x7@0x800000261a00 + 0x0ac8]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x7@0x800000261a00 + 0x0acc]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x0ad4]	[        0x00000020]	|---> gfx1101.regSPI_PS_INPUT_ENA=0x20
[0x7@0x800000261a00 + 0x0ad8]	[        0x0000f077]	|---> gfx1101.regSPI_PS_INPUT_ADDR=0xf077
[0x7@0x800000261a00 + 0x0adc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0ae4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000261a00 + 0x0ae8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000261a00 + 0x0af0]	[        0x04000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x4000000
[0x7@0x800000261a00 + 0x0af4]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000261a00 + 0x0af8]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000261a00 + 0x0afc]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000261a00 + 0x0b00]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0b08]	[        0x0102f700]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x102f700
[0x7@0x800000261a00 + 0x0b0c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0b14]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x0b18]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0b20]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x0b24]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0b2c]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000261a00 + 0x0b30]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0b38]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000261a00 + 0x0b3c]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x0b44]	[        0x00000000]	|---> gfx1101.regDB_Z_INFO=0x0
[0x7@0x800000261a00 + 0x0b48]	[        0x00000000]	|---> gfx1101.regDB_STENCIL_INFO=0x0
[0x7@0x800000261a00 + 0x0b4c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0b54]	[        0x02580320]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x2580320
[0x7@0x800000261a00 + 0x0b58]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0b60]	[        0x11fc0122]	|---> gfx1101.regPA_SC_BINNER_CNTL_0=0x11fc0122
[0x7@0x800000261a00 + 0x0b64]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0b6c]	[        0x01010000]	|---> gfx1101.regPA_CL_CLIP_CNTL=0x1010000
[0x7@0x800000261a00 + 0x0b70]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0b78]	[        0x01410f80]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410f80
[0x7@0x800000261a00 + 0x0b7c]	[        0xc0056900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (6 words, type: 3, hdr: 0xc0056900)
[0x7@0x800000261a00 + 0x0b84]	[        0x0000002d]	|---> gfx1101.regPA_SU_VTX_CNTL=0x2d
[0x7@0x800000261a00 + 0x0b88]	[        0x425a4b18]	|---> gfx1101.regPA_CL_GB_VERT_CLIP_ADJ=0x425a4b18
[0x7@0x800000261a00 + 0x0b8c]	[        0x3f801b4f]	|---> gfx1101.regPA_CL_GB_VERT_DISC_ADJ=0x3f801b4f
[0x7@0x800000261a00 + 0x0b90]	[        0x4223d70a]	|---> gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ=0x4223d70a
[0x7@0x800000261a00 + 0x0b94]	[        0x3f80147b]	|---> gfx1101.regPA_CL_GB_HORZ_DISC_ADJ=0x3f80147b
[0x7@0x800000261a00 + 0x0b98]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x0ba0]	[        0x80000000]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[0x7@0x800000261a00 + 0x0ba4]	[        0x40004000]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_BR=0x40004000
[0x7@0x800000261a00 + 0x0ba8]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[0x7@0x800000261a00 + 0x0bb0]	[        0x44480000]	|---> gfx1101.regPA_CL_VPORT_XSCALE=0x44480000
[0x7@0x800000261a00 + 0x0bb4]	[        0x44480000]	|---> gfx1101.regPA_CL_VPORT_XOFFSET=0x44480000
[0x7@0x800000261a00 + 0x0bb8]	[        0x44160000]	|---> gfx1101.regPA_CL_VPORT_YSCALE=0x44160000
[0x7@0x800000261a00 + 0x0bbc]	[        0x44160000]	|---> gfx1101.regPA_CL_VPORT_YOFFSET=0x44160000
[0x7@0x800000261a00 + 0x0bc0]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZSCALE=0x3f000000
[0x7@0x800000261a00 + 0x0bc4]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZOFFSET=0x3f000000
[0x7@0x800000261a00 + 0x0bc8]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x0bd0]	[        0x00000000]	|---> gfx1101.regPA_SC_VPORT_ZMIN_0=0x0
[0x7@0x800000261a00 + 0x0bd4]	[        0x3f800000]	|---> gfx1101.regPA_SC_VPORT_ZMAX_0=0x3f800000
[0x7@0x800000261a00 + 0x0bd8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0be0]	[        0x01411340]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1411340
[0x7@0x800000261a00 + 0x0be4]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x0be8]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000261a00 + 0x0bec]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000261a00 + 0x0bf0]	[        0x8040f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000261a00 + 0x0bf4]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000261a00 + 0x0bf8]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000261a00 + 0x0bfc]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000261a00 + 0x0c00]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000261a00 + 0x0c04]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000261a00 + 0x0c08]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000261a00 + 0x0c0c]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x0c10]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000261a00 + 0x0c14]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x0c18]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000261a00 + 0x0c1c]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000261a00 + 0x0c20]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000261a00 + 0x0c24]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000261a00 + 0x0c28]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000261a00 + 0x0c2c]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000261a00 + 0x0c34]	[        0x00000011]	|---> gfx1101.regVGT_PRIMITIVE_TYPE=0x11
[0x7@0x800000261a00 + 0x0c38]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000261a00 + 0x0c40]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000261a00 + 0x0c44]	[        0x02580320]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x2580320
[0x7@0x800000261a00 + 0x0c48]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000261a00 + 0x0c4c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000261a00 + 0x0c50]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000261a00 + 0x0c54]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000261a00 + 0x0c58]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000261a00 + 0x0c5c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000261a00 + 0x0c60]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000261a00 + 0x0c64]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000261a00 + 0x0c68]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000261a00 + 0x0c6c]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000261a00 + 0x0c70]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000261a00 + 0x0c74]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000261a00 + 0x0c78]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000261a00 + 0x0c7c]	[        0x01000000]	|---> SRC_ADDR_LO_OR_DATA=0x1000000
[0x7@0x800000261a00 + 0x0c80]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x0c84]	[        0x01000000]	|---> DST_ADDR_LO=0x1000000
[0x7@0x800000261a00 + 0x0c88]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x0c8c]	[        0x80000280]	|---> BYTE_COUNT=640, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000261a00 + 0x0c90]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000261a00 + 0x0c94]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000261a00 + 0x0c98]	[        0x00400a00]	|---> SRC_ADDR_LO_OR_DATA=0x400a00
[0x7@0x800000261a00 + 0x0c9c]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x0ca0]	[        0x00400a00]	|---> DST_ADDR_LO=0x400a00
[0x7@0x800000261a00 + 0x0ca4]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x0ca8]	[        0x80000180]	|---> BYTE_COUNT=384, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000261a00 + 0x0cac]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0cb4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000261a00 + 0x0cb8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000261a00 + 0x0cc0]	[        0x08000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x8000000
[0x7@0x800000261a00 + 0x0cc4]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000261a00 + 0x0cc8]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000261a00 + 0x0ccc]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000261a00 + 0x0cd0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0cd8]	[        0x0102f700]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x102f700
[0x7@0x800000261a00 + 0x0cdc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0ce4]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x0ce8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0cf0]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x0cf4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0cfc]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000261a00 + 0x0d00]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0d08]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000261a00 + 0x0d0c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0d14]	[        0x012c0190]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x12c0190
[0x7@0x800000261a00 + 0x0d18]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0d20]	[        0x01410fc0]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1410fc0
[0x7@0x800000261a00 + 0x0d24]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0d2c]	[        0x01411340]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1411340
[0x7@0x800000261a00 + 0x0d30]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x0d34]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000261a00 + 0x0d38]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000261a00 + 0x0d3c]	[        0x8040f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000261a00 + 0x0d40]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000261a00 + 0x0d44]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000261a00 + 0x0d48]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000261a00 + 0x0d4c]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000261a00 + 0x0d50]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000261a00 + 0x0d54]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000261a00 + 0x0d58]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x0d5c]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000261a00 + 0x0d60]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x0d64]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000261a00 + 0x0d68]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000261a00 + 0x0d6c]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000261a00 + 0x0d70]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000261a00 + 0x0d74]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000261a00 + 0x0d78]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000261a00 + 0x0d80]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000261a00 + 0x0d84]	[        0x012c0190]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x12c0190
[0x7@0x800000261a00 + 0x0d88]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000261a00 + 0x0d8c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000261a00 + 0x0d90]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000261a00 + 0x0d94]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000261a00 + 0x0d98]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000261a00 + 0x0d9c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000261a00 + 0x0da0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000261a00 + 0x0da4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000261a00 + 0x0da8]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000261a00 + 0x0dac]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000261a00 + 0x0db0]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000261a00 + 0x0db4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0dbc]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000261a00 + 0x0dc0]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000261a00 + 0x0dc8]	[        0x0c000000]	|---> gfx1101.regCB_COLOR0_VIEW=0xc000000
[0x7@0x800000261a00 + 0x0dcc]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000261a00 + 0x0dd0]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000261a00 + 0x0dd4]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000261a00 + 0x0dd8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0de0]	[        0x0102f700]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x102f700
[0x7@0x800000261a00 + 0x0de4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0dec]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x0df0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0df8]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x0dfc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0e04]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000261a00 + 0x0e08]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0e10]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000261a00 + 0x0e14]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0e1c]	[        0x009600c8]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x9600c8
[0x7@0x800000261a00 + 0x0e20]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0e28]	[        0x01411000]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1411000
[0x7@0x800000261a00 + 0x0e2c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0e34]	[        0x01411340]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1411340
[0x7@0x800000261a00 + 0x0e38]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x0e3c]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000261a00 + 0x0e40]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000261a00 + 0x0e44]	[        0x8040f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000261a00 + 0x0e48]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000261a00 + 0x0e4c]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000261a00 + 0x0e50]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000261a00 + 0x0e54]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000261a00 + 0x0e58]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000261a00 + 0x0e5c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000261a00 + 0x0e60]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x0e64]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000261a00 + 0x0e68]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x0e6c]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000261a00 + 0x0e70]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000261a00 + 0x0e74]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000261a00 + 0x0e78]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000261a00 + 0x0e7c]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000261a00 + 0x0e80]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000261a00 + 0x0e88]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000261a00 + 0x0e8c]	[        0x009600c8]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x9600c8
[0x7@0x800000261a00 + 0x0e90]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000261a00 + 0x0e94]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000261a00 + 0x0e98]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000261a00 + 0x0e9c]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000261a00 + 0x0ea0]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000261a00 + 0x0ea4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000261a00 + 0x0ea8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000261a00 + 0x0eac]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000261a00 + 0x0eb0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000261a00 + 0x0eb4]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000261a00 + 0x0eb8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000261a00 + 0x0ebc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0ec4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000261a00 + 0x0ec8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000261a00 + 0x0ed0]	[        0x10000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x10000000
[0x7@0x800000261a00 + 0x0ed4]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000261a00 + 0x0ed8]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000261a00 + 0x0edc]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000261a00 + 0x0ee0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0ee8]	[        0x0102f700]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x102f700
[0x7@0x800000261a00 + 0x0eec]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0ef4]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x0ef8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0f00]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x0f04]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0f0c]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000261a00 + 0x0f10]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0f18]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000261a00 + 0x0f1c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0f24]	[        0x004b0064]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x4b0064
[0x7@0x800000261a00 + 0x0f28]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0f30]	[        0x01411040]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1411040
[0x7@0x800000261a00 + 0x0f34]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x0f3c]	[        0x01411340]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1411340
[0x7@0x800000261a00 + 0x0f40]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x0f44]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000261a00 + 0x0f48]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000261a00 + 0x0f4c]	[        0x8040f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000261a00 + 0x0f50]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000261a00 + 0x0f54]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000261a00 + 0x0f58]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000261a00 + 0x0f5c]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000261a00 + 0x0f60]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000261a00 + 0x0f64]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000261a00 + 0x0f68]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x0f6c]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000261a00 + 0x0f70]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x0f74]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000261a00 + 0x0f78]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000261a00 + 0x0f7c]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000261a00 + 0x0f80]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000261a00 + 0x0f84]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000261a00 + 0x0f88]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000261a00 + 0x0f90]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000261a00 + 0x0f94]	[        0x004b0064]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x4b0064
[0x7@0x800000261a00 + 0x0f98]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000261a00 + 0x0f9c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000261a00 + 0x0fa0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000261a00 + 0x0fa4]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000261a00 + 0x0fa8]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000261a00 + 0x0fac]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000261a00 + 0x0fb0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000261a00 + 0x0fb4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000261a00 + 0x0fb8]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000261a00 + 0x0fbc]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000261a00 + 0x0fc0]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000261a00 + 0x0fc4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0fcc]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000261a00 + 0x0fd0]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000261a00 + 0x0fd8]	[        0x14000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x14000000
[0x7@0x800000261a00 + 0x0fdc]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000261a00 + 0x0fe0]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000261a00 + 0x0fe4]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000261a00 + 0x0fe8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0ff0]	[        0x0102f700]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x102f700
[0x7@0x800000261a00 + 0x0ff4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x0ffc]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x1000]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1008]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x100c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1014]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000261a00 + 0x1018]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1020]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000261a00 + 0x1024]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x102c]	[        0x00250032]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x250032
[0x7@0x800000261a00 + 0x1030]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x1038]	[        0x01411080]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1411080
[0x7@0x800000261a00 + 0x103c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x1044]	[        0x01411340]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1411340
[0x7@0x800000261a00 + 0x1048]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x104c]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000261a00 + 0x1050]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000261a00 + 0x1054]	[        0x8040f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000261a00 + 0x1058]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000261a00 + 0x105c]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000261a00 + 0x1060]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000261a00 + 0x1064]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000261a00 + 0x1068]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000261a00 + 0x106c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000261a00 + 0x1070]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x1074]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000261a00 + 0x1078]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x107c]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000261a00 + 0x1080]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000261a00 + 0x1084]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000261a00 + 0x1088]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000261a00 + 0x108c]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000261a00 + 0x1090]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000261a00 + 0x1098]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000261a00 + 0x109c]	[        0x00250032]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x250032
[0x7@0x800000261a00 + 0x10a0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000261a00 + 0x10a4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000261a00 + 0x10a8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000261a00 + 0x10ac]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000261a00 + 0x10b0]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000261a00 + 0x10b4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000261a00 + 0x10b8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000261a00 + 0x10bc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000261a00 + 0x10c0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000261a00 + 0x10c4]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000261a00 + 0x10c8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000261a00 + 0x10cc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x10d4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000261a00 + 0x10d8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000261a00 + 0x10e0]	[        0x18000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x18000000
[0x7@0x800000261a00 + 0x10e4]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000261a00 + 0x10e8]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000261a00 + 0x10ec]	[        0x00000438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x438
[0x7@0x800000261a00 + 0x10f0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x10f8]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x0
[0x7@0x800000261a00 + 0x10fc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1104]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x1108]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1110]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0x0
[0x7@0x800000261a00 + 0x1114]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x111c]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000261a00 + 0x1120]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1128]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000261a00 + 0x112c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1134]	[        0x00120019]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x120019
[0x7@0x800000261a00 + 0x1138]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x1140]	[        0x014110c0]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x14110c0
[0x7@0x800000261a00 + 0x1144]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x114c]	[        0x01411340]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1411340
[0x7@0x800000261a00 + 0x1150]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x1154]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000261a00 + 0x1158]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000261a00 + 0x115c]	[        0x8040f52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000261a00 + 0x1160]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000261a00 + 0x1164]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000261a00 + 0x1168]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000261a00 + 0x116c]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000261a00 + 0x1170]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000261a00 + 0x1174]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000261a00 + 0x1178]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x117c]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000261a00 + 0x1180]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x1184]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000261a00 + 0x1188]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000261a00 + 0x118c]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000261a00 + 0x1190]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000261a00 + 0x1194]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000261a00 + 0x1198]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000261a00 + 0x11a0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000261a00 + 0x11a4]	[        0x00120019]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x120019
[0x7@0x800000261a00 + 0x11a8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000261a00 + 0x11ac]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000261a00 + 0x11b0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000261a00 + 0x11b4]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000261a00 + 0x11b8]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000261a00 + 0x11bc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000261a00 + 0x11c0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000261a00 + 0x11c4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000261a00 + 0x11c8]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000261a00 + 0x11cc]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000261a00 + 0x11d0]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000261a00 + 0x11d4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x11dc]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000261a00 + 0x11e0]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000261a00 + 0x11e8]	[        0x1c000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x1c000000
[0x7@0x800000261a00 + 0x11ec]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000261a00 + 0x11f0]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000261a00 + 0x11f4]	[        0x00000438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x438
[0x7@0x800000261a00 + 0x11f8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1200]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x0
[0x7@0x800000261a00 + 0x1204]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x120c]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x1210]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1218]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0x0
[0x7@0x800000261a00 + 0x121c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1224]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000261a00 + 0x1228]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1230]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000261a00 + 0x1234]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x123c]	[        0x0009000c]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x9000c
[0x7@0x800000261a00 + 0x1240]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x1248]	[        0x01411100]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1411100
[0x7@0x800000261a00 + 0x124c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x1254]	[        0x01411340]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1411340
[0x7@0x800000261a00 + 0x1258]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x125c]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000261a00 + 0x1260]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000261a00 + 0x1264]	[        0x8040c52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1036, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000261a00 + 0x1268]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000261a00 + 0x126c]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000261a00 + 0x1270]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000261a00 + 0x1274]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000261a00 + 0x1278]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000261a00 + 0x127c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000261a00 + 0x1280]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x1284]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000261a00 + 0x1288]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x128c]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000261a00 + 0x1290]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000261a00 + 0x1294]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000261a00 + 0x1298]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000261a00 + 0x129c]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000261a00 + 0x12a0]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000261a00 + 0x12a8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000261a00 + 0x12ac]	[        0x0009000c]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x9000c
[0x7@0x800000261a00 + 0x12b0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000261a00 + 0x12b4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000261a00 + 0x12b8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000261a00 + 0x12bc]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000261a00 + 0x12c0]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000261a00 + 0x12c4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000261a00 + 0x12c8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000261a00 + 0x12cc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000261a00 + 0x12d0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000261a00 + 0x12d4]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000261a00 + 0x12d8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000261a00 + 0x12dc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x12e4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000261a00 + 0x12e8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000261a00 + 0x12f0]	[        0x20000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x20000000
[0x7@0x800000261a00 + 0x12f4]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000261a00 + 0x12f8]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000261a00 + 0x12fc]	[        0x00000438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x438
[0x7@0x800000261a00 + 0x1300]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1308]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x0
[0x7@0x800000261a00 + 0x130c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1314]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x1318]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1320]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0x0
[0x7@0x800000261a00 + 0x1324]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x132c]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000261a00 + 0x1330]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1338]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000261a00 + 0x133c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1344]	[        0x00040006]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x40006
[0x7@0x800000261a00 + 0x1348]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x1350]	[        0x01411140]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1411140
[0x7@0x800000261a00 + 0x1354]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x135c]	[        0x01411340]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1411340
[0x7@0x800000261a00 + 0x1360]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x1364]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000261a00 + 0x1368]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000261a00 + 0x136c]	[        0x8040c52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1036, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000261a00 + 0x1370]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000261a00 + 0x1374]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000261a00 + 0x1378]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000261a00 + 0x137c]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000261a00 + 0x1380]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000261a00 + 0x1384]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000261a00 + 0x1388]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x138c]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000261a00 + 0x1390]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x1394]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000261a00 + 0x1398]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000261a00 + 0x139c]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000261a00 + 0x13a0]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000261a00 + 0x13a4]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000261a00 + 0x13a8]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000261a00 + 0x13b0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000261a00 + 0x13b4]	[        0x00040006]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x40006
[0x7@0x800000261a00 + 0x13b8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000261a00 + 0x13bc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000261a00 + 0x13c0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000261a00 + 0x13c4]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000261a00 + 0x13c8]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000261a00 + 0x13cc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000261a00 + 0x13d0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000261a00 + 0x13d4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000261a00 + 0x13d8]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000261a00 + 0x13dc]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000261a00 + 0x13e0]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000261a00 + 0x13e4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x13ec]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000261a00 + 0x13f0]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000261a00 + 0x13f8]	[        0x24000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x24000000
[0x7@0x800000261a00 + 0x13fc]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000261a00 + 0x1400]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000261a00 + 0x1404]	[        0x00000438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x438
[0x7@0x800000261a00 + 0x1408]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1410]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x0
[0x7@0x800000261a00 + 0x1414]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x141c]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x1420]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1428]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0x0
[0x7@0x800000261a00 + 0x142c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1434]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000261a00 + 0x1438]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1440]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000261a00 + 0x1444]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x144c]	[        0x00020003]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x20003
[0x7@0x800000261a00 + 0x1450]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x1458]	[        0x01411180]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1411180
[0x7@0x800000261a00 + 0x145c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x1464]	[        0x01411340]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1411340
[0x7@0x800000261a00 + 0x1468]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x146c]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000261a00 + 0x1470]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000261a00 + 0x1474]	[        0x8040c52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1036, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000261a00 + 0x1478]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000261a00 + 0x147c]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000261a00 + 0x1480]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000261a00 + 0x1484]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000261a00 + 0x1488]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000261a00 + 0x148c]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000261a00 + 0x1490]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x1494]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000261a00 + 0x1498]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x149c]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000261a00 + 0x14a0]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000261a00 + 0x14a4]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000261a00 + 0x14a8]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000261a00 + 0x14ac]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000261a00 + 0x14b0]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000261a00 + 0x14b8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000261a00 + 0x14bc]	[        0x00020003]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x20003
[0x7@0x800000261a00 + 0x14c0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000261a00 + 0x14c4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000261a00 + 0x14c8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000261a00 + 0x14cc]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000261a00 + 0x14d0]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000261a00 + 0x14d4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000261a00 + 0x14d8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000261a00 + 0x14dc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000261a00 + 0x14e0]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000261a00 + 0x14e4]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000261a00 + 0x14e8]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000261a00 + 0x14ec]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x14f4]	[        0x01024000]	|---> gfx1101.regCB_COLOR0_BASE=0x1024000
[0x7@0x800000261a00 + 0x14f8]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000261a00 + 0x1500]	[        0x28000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x28000000
[0x7@0x800000261a00 + 0x1504]	[        0x0002800a]	|---> gfx1101.regCB_COLOR0_INFO=0x2800a
[0x7@0x800000261a00 + 0x1508]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000261a00 + 0x150c]	[        0x00000438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x438
[0x7@0x800000261a00 + 0x1510]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1518]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x0
[0x7@0x800000261a00 + 0x151c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1524]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x1528]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1530]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0x0
[0x7@0x800000261a00 + 0x1534]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x153c]	[        0xa18fc4af]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xa18fc4af
[0x7@0x800000261a00 + 0x1540]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1548]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000261a00 + 0x154c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1554]	[        0x00010001]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x10001
[0x7@0x800000261a00 + 0x1558]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x1560]	[        0x014111c0]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x14111c0
[0x7@0x800000261a00 + 0x1564]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x156c]	[        0x01411340]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x1411340
[0x7@0x800000261a00 + 0x1570]	[        0xc0004600]	Opcode 0x46 [PKT3_EVENT_WRITE] (1 words, type: 3, hdr: 0xc0004600)
[0x7@0x800000261a00 + 0x1574]	[        0x0000002e]	|---> EVENT_TYPE=46, EVENT_INDEX=0
[0x7@0x800000261a00 + 0x1578]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000261a00 + 0x157c]	[        0x8040c52d]	|---> EVENT_TYPE=[FLUSH_AND_INV_CB_DATA_TS]/45, EVENT_INDEX=5, GCR_CNTL=1036, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000261a00 + 0x1580]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000261a00 + 0x1584]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000261a00 + 0x1588]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000261a00 + 0x158c]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000261a00 + 0x1590]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000261a00 + 0x1594]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000261a00 + 0x1598]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x159c]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000261a00 + 0x15a0]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x15a4]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000261a00 + 0x15a8]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000261a00 + 0x15ac]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000261a00 + 0x15b0]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000261a00 + 0x15b4]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000261a00 + 0x15b8]	[        0xc00a7600]	Opcode 0x76 [PKT3_SET_SH_REG] (11 words, type: 3, hdr: 0xc00a7600)
[0x7@0x800000261a00 + 0x15c0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x0
[0x7@0x800000261a00 + 0x15c4]	[        0x00010001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x10001
[0x7@0x800000261a00 + 0x15c8]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0x0
[0x7@0x800000261a00 + 0x15cc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000261a00 + 0x15d0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_6=0x0
[0x7@0x800000261a00 + 0x15d4]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_7=0x3f800000
[0x7@0x800000261a00 + 0x15d8]	[        0x3f800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x3f800000
[0x7@0x800000261a00 + 0x15dc]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000261a00 + 0x15e0]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_10=0x0
[0x7@0x800000261a00 + 0x15e4]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_11=0x0
[0x7@0x800000261a00 + 0x15e8]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000261a00 + 0x15ec]	[        0x00000003]	|---> INDEX_COUNT=3
[0x7@0x800000261a00 + 0x15f0]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000261a00 + 0x15f4]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000261a00 + 0x15fc]	[        0x00000002]	|---> gfx1101.regVGT_GS_OUT_PRIM_TYPE=0x2
[0x7@0x800000261a00 + 0x1600]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1608]	[        0x0000aa00]	|---> gfx1101.regDB_ALPHA_TO_MASK=0xaa00
[0x7@0x800000261a00 + 0x160c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1614]	[        0x00000000]	|---> gfx1101.regCB_BLEND0_CONTROL=0x0
[0x7@0x800000261a00 + 0x1618]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1620]	[        0x06000600]	|---> gfx1101.regSX_MRT0_BLEND_OPT=0x6000600
[0x7@0x800000261a00 + 0x1624]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x162c]	[        0x00cc0010]	|---> gfx1101.regCB_COLOR_CONTROL=0xcc0010
[0x7@0x800000261a00 + 0x1630]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1638]	[        0x00080008]	|---> gfx1101.regPA_SU_POINT_SIZE=0x80008
[0x7@0x800000261a00 + 0x163c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1644]	[        0x00080008]	|---> gfx1101.regPA_SU_POINT_MINMAX=0x80008
[0x7@0x800000261a00 + 0x1648]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1650]	[        0x00000008]	|---> gfx1101.regPA_SU_LINE_CNTL=0x8
[0x7@0x800000261a00 + 0x1654]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x165c]	[        0x00080242]	|---> gfx1101.regPA_SU_SC_MODE_CNTL=0x80242
[0x7@0x800000261a00 + 0x1660]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1668]	[        0x00000036]	|---> gfx1101.regDB_DEPTH_CONTROL=0x36
[0x7@0x800000261a00 + 0x166c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x1674]	[        0x0000a000]	|---> gfx1101.regSPI_SHADER_PGM_LO_ES=0xa000
[0x7@0x800000261a00 + 0x1678]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x1680]	[        0x602c0006]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_GS=0x602c0006
[0x7@0x800000261a00 + 0x1684]	[        0x00400028]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_GS=0x400028
[0x7@0x800000261a00 + 0x1688]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1690]	[        0x00000004]	|---> gfx1101.regSPI_VS_OUT_CONFIG=0x4
[0x7@0x800000261a00 + 0x1694]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x169c]	[        0x0000043f]	|---> gfx1101.regPA_CL_VTE_CNTL=0x43f
[0x7@0x800000261a00 + 0x16a0]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x16a8]	[        0x09bc0001]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_GS=0x9bc0001
[0x7@0x800000261a00 + 0x16ac]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000261a00 + 0x16b4]	[        0x000005ff]	|---> gfx1101.regGE_PC_ALLOC=0x5ff
[0x7@0x800000261a00 + 0x16b8]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x16c0]	[        0x000a0000]	|---> gfx1101.regSPI_SHADER_PGM_RSRC4_PS=0xa0000
[0x7@0x800000261a00 + 0x16c4]	[        0xc0047600]	Opcode 0x76 [PKT3_SET_SH_REG] (5 words, type: 3, hdr: 0xc0047600)
[0x7@0x800000261a00 + 0x16cc]	[        0x0000c006]	|---> gfx1101.regSPI_SHADER_PGM_LO_PS=0xc006
[0x7@0x800000261a00 + 0x16d0]	[        0x00000080]	|---> gfx1101.regSPI_SHADER_PGM_HI_PS=0x80
[0x7@0x800000261a00 + 0x16d4]	[        0x022c0006]	|---> gfx1101.regSPI_SHADER_PGM_RSRC1_PS=0x22c0006
[0x7@0x800000261a00 + 0x16d8]	[        0x0000000a]	|---> gfx1101.regSPI_SHADER_PGM_RSRC2_PS=0xa
[0x7@0x800000261a00 + 0x16dc]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x16e4]	[        0x00000002]	|---> gfx1101.regSPI_PS_INPUT_ENA=0x2
[0x7@0x800000261a00 + 0x16e8]	[        0x0000f077]	|---> gfx1101.regSPI_PS_INPUT_ADDR=0xf077
[0x7@0x800000261a00 + 0x16ec]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x16f4]	[        0x00000003]	|---> gfx1101.regSPI_PS_IN_CONTROL=0x3
[0x7@0x800000261a00 + 0x16f8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1700]	[        0x01002000]	|---> gfx1101.regCB_COLOR0_BASE=0x1002000
[0x7@0x800000261a00 + 0x1704]	[        0xc0046900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (5 words, type: 3, hdr: 0xc0046900)
[0x7@0x800000261a00 + 0x170c]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_VIEW=0x0
[0x7@0x800000261a00 + 0x1710]	[        0x0002880a]	|---> gfx1101.regCB_COLOR0_INFO=0x2880a
[0x7@0x800000261a00 + 0x1714]	[        0x00000000]	|---> gfx1101.regCB_COLOR0_ATTRIB=0x0
[0x7@0x800000261a00 + 0x1718]	[        0x00440438]	|---> gfx1101.regCB_COLOR0_FDCC_CONTROL=0x440438
[0x7@0x800000261a00 + 0x171c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1724]	[        0x01004300]	|---> gfx1101.regCB_COLOR0_DCC_BASE=0x1004300
[0x7@0x800000261a00 + 0x1728]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1730]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x1734]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x173c]	[        0x00ffff80]	|---> gfx1101.regCB_COLOR0_DCC_BASE_EXT=0xffff80
[0x7@0x800000261a00 + 0x1740]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1748]	[        0x00c7c257]	|---> gfx1101.regCB_COLOR0_ATTRIB2=0xc7c257
[0x7@0x800000261a00 + 0x174c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1754]	[        0x4106c000]	|---> gfx1101.regCB_COLOR0_ATTRIB3=0x4106c000
[0x7@0x800000261a00 + 0x1758]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1760]	[        0x0104e300]	|---> gfx1101.regDB_HTILE_DATA_BASE=0x104e300
[0x7@0x800000261a00 + 0x1764]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x176c]	[        0x0257031f]	|---> gfx1101.regDB_DEPTH_SIZE_XY=0x257031f
[0x7@0x800000261a00 + 0x1770]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[0x7@0x800000261a00 + 0x1778]	[        0xaa900983]	|---> gfx1101.regDB_Z_INFO=0xaa900983
[0x7@0x800000261a00 + 0x177c]	[        0x20100000]	|---> gfx1101.regDB_STENCIL_INFO=0x20100000
[0x7@0x800000261a00 + 0x1780]	[        0x0104c000]	|---> gfx1101.regDB_Z_READ_BASE=0x104c000
[0x7@0x800000261a00 + 0x1784]	[        0x0104c000]	|---> gfx1101.regDB_STENCIL_READ_BASE=0x104c000
[0x7@0x800000261a00 + 0x1788]	[        0x0104c000]	|---> gfx1101.regDB_Z_WRITE_BASE=0x104c000
[0x7@0x800000261a00 + 0x178c]	[        0x0104c000]	|---> gfx1101.regDB_STENCIL_WRITE_BASE=0x104c000
[0x7@0x800000261a00 + 0x1790]	[        0xc0056900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (6 words, type: 3, hdr: 0xc0056900)
[0x7@0x800000261a00 + 0x1798]	[        0x00ffff80]	|---> gfx1101.regDB_Z_READ_BASE_HI=0xffff80
[0x7@0x800000261a00 + 0x179c]	[        0x00ffff80]	|---> gfx1101.regDB_STENCIL_READ_BASE_HI=0xffff80
[0x7@0x800000261a00 + 0x17a0]	[        0x00ffff80]	|---> gfx1101.regDB_Z_WRITE_BASE_HI=0xffff80
[0x7@0x800000261a00 + 0x17a4]	[        0x00ffff80]	|---> gfx1101.regDB_STENCIL_WRITE_BASE_HI=0xffff80
[0x7@0x800000261a00 + 0x17a8]	[        0x00ffff80]	|---> gfx1101.regDB_HTILE_DATA_BASE_HI=0xffff80
[0x7@0x800000261a00 + 0x17ac]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x17b4]	[        0x00000000]	|---> gfx1101.regDB_STENCIL_CLEAR=0x0
[0x7@0x800000261a00 + 0x17b8]	[        0x3f800000]	|---> gfx1101.regDB_DEPTH_CLEAR=0x3f800000
[0x7@0x800000261a00 + 0x17bc]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x17c4]	[        0x00000000]	|---> gfx1101.regDB_DEPTH_VIEW=0x0
[0x7@0x800000261a00 + 0x17c8]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x17d0]	[        0x00040002]	|---> gfx1101.regDB_HTILE_SURFACE=0x40002
[0x7@0x800000261a00 + 0x17d4]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x17dc]	[        0x02580320]	|---> gfx1101.regPA_SC_WINDOW_SCISSOR_BR=0x2580320
[0x7@0x800000261a00 + 0x17e0]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x17e8]	[        0x11fc00a0]	|---> gfx1101.regPA_SC_BINNER_CNTL_0=0x11fc00a0
[0x7@0x800000261a00 + 0x17ec]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x17f4]	[        0x01000000]	|---> gfx1101.regPA_CL_CLIP_CNTL=0x1000000
[0x7@0x800000261a00 + 0x17f8]	[        0xc0027600]	Opcode 0x76 [PKT3_SET_SH_REG] (3 words, type: 3, hdr: 0xc0027600)
[0x7@0x800000261a00 + 0x1800]	[        0x00877400]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_2=0x877400
[0x7@0x800000261a00 + 0x1804]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_3=0x0
[0x7@0x800000261a00 + 0x1808]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x1810]	[        0x01411200]	|---> gfx1101.regSPI_SHADER_USER_DATA_PS_3=0x1411200
[0x7@0x800000261a00 + 0x1814]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x181c]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_9=0x0
[0x7@0x800000261a00 + 0x1820]	[        0xc0056900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (6 words, type: 3, hdr: 0xc0056900)
[0x7@0x800000261a00 + 0x1828]	[        0x0000003d]	|---> gfx1101.regPA_SU_VTX_CNTL=0x3d
[0x7@0x800000261a00 + 0x182c]	[        0x40d92c60]	|---> gfx1101.regPA_CL_GB_VERT_CLIP_ADJ=0x40d92c60
[0x7@0x800000261a00 + 0x1830]	[        0x3f80369d]	|---> gfx1101.regPA_CL_GB_VERT_DISC_ADJ=0x3f80369d
[0x7@0x800000261a00 + 0x1834]	[        0x40a28f5c]	|---> gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ=0x40a28f5c
[0x7@0x800000261a00 + 0x1838]	[        0x3f8028f6]	|---> gfx1101.regPA_CL_GB_HORZ_DISC_ADJ=0x3f8028f6
[0x7@0x800000261a00 + 0x183c]	[        0xc0016900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (2 words, type: 3, hdr: 0xc0016900)
[0x7@0x800000261a00 + 0x1844]	[        0x00120018]	|---> gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET=0x120018
[0x7@0x800000261a00 + 0x1848]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x1850]	[        0x80000000]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_TL=0x80000000
[0x7@0x800000261a00 + 0x1854]	[        0x02580320]	|---> gfx1101.regPA_SC_VPORT_SCISSOR_0_BR=0x2580320
[0x7@0x800000261a00 + 0x1858]	[        0xc0066900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (7 words, type: 3, hdr: 0xc0066900)
[0x7@0x800000261a00 + 0x1860]	[        0x43c80000]	|---> gfx1101.regPA_CL_VPORT_XSCALE=0x43c80000
[0x7@0x800000261a00 + 0x1864]	[        0x43c80000]	|---> gfx1101.regPA_CL_VPORT_XOFFSET=0x43c80000
[0x7@0x800000261a00 + 0x1868]	[        0xc3960000]	|---> gfx1101.regPA_CL_VPORT_YSCALE=0xc3960000
[0x7@0x800000261a00 + 0x186c]	[        0x43960000]	|---> gfx1101.regPA_CL_VPORT_YOFFSET=0x43960000
[0x7@0x800000261a00 + 0x1870]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZSCALE=0x3f000000
[0x7@0x800000261a00 + 0x1874]	[        0x3f000000]	|---> gfx1101.regPA_CL_VPORT_ZOFFSET=0x3f000000
[0x7@0x800000261a00 + 0x1878]	[        0xc0026900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (3 words, type: 3, hdr: 0xc0026900)
[0x7@0x800000261a00 + 0x1880]	[        0x00000000]	|---> gfx1101.regPA_SC_VPORT_ZMIN_0=0x0
[0x7@0x800000261a00 + 0x1884]	[        0x3f800000]	|---> gfx1101.regPA_SC_VPORT_ZMAX_0=0x3f800000
[0x7@0x800000261a00 + 0x1888]	[        0xc0036900]	Opcode 0x69 [PKT3_SET_CONTEXT_REG] (4 words, type: 3, hdr: 0xc0036900)
[0x7@0x800000261a00 + 0x1890]	[        0x00000000]	|---> gfx1101.regSPI_PS_INPUT_CNTL_0=0x0
[0x7@0x800000261a00 + 0x1894]	[        0x00000001]	|---> gfx1101.regSPI_PS_INPUT_CNTL_1=0x1
[0x7@0x800000261a00 + 0x1898]	[        0x00000002]	|---> gfx1101.regSPI_PS_INPUT_CNTL_2=0x2
[0x7@0x800000261a00 + 0x189c]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x18a4]	[        0x014116c0]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_8=0x14116c0
[0x7@0x800000261a00 + 0x18a8]	[        0xc0064900]	Opcode 0x49 [PKT3_RELEASE_MEM] (7 words, type: 3, hdr: 0xc0064900)
[0x7@0x800000261a00 + 0x18ac]	[        0x8040f514]	|---> EVENT_TYPE=[CACHE_FLUSH_AND_INV_TS_EVENT]/20, EVENT_INDEX=5, GCR_CNTL=1039, CACHE_POLICY=0, EXECUTE=0, PWS_ENABLE=1
[0x7@0x800000261a00 + 0x18b0]	[        0x00000000]	|---> DST_SEL=0, MES_INTR_PIPE=0, MES_ACTION_ID=0, INT_SEL=0, DATA_SEL=0
[0x7@0x800000261a00 + 0x18b4]	[        0x00000000]	|---> ADDR_LO=0x0
[0x7@0x800000261a00 + 0x18b8]	[        0x00000000]	|---> ADDR_HI=0x0
[0x7@0x800000261a00 + 0x18bc]	[        0x00000000]	|---> DATA_LO=0x0
[0x7@0x800000261a00 + 0x18c0]	[        0x00000000]	|---> DATA_HI=0x0
[0x7@0x800000261a00 + 0x18c4]	[        0x00000000]	|---> INT_CTXID=0x0
[0x7@0x800000261a00 + 0x18c8]	[        0xc0065800]	Opcode 0x58 [PKT3_ACQUIRE_MEM] (7 words, type: 3, hdr: 0xc0065800)
[0x7@0x800000261a00 + 0x18cc]	[        0x00022800]	|---> PWS_STAGE_SEL=5, PWS_COUNTER_SEL=0, PWS_ENA2=1, PWS_COUNT=0
[0x7@0x800000261a00 + 0x18d0]	[        0xffffffff]	|---> GCR_SIZE=0xffffffff
[0x7@0x800000261a00 + 0x18d4]	[        0x01ffffff]	|---> GCR_SIZE_HI=0x1ffffff
[0x7@0x800000261a00 + 0x18d8]	[        0x00000000]	|---> GCR_BASE_LO=0x0
[0x7@0x800000261a00 + 0x18dc]	[        0x00000000]	|---> GCR_BASE_HI=0x0
[0x7@0x800000261a00 + 0x18e0]	[        0x80000000]	|---> PWS_ENA=0x1
[0x7@0x800000261a00 + 0x18e4]	[        0x00000000]	|---> GCR_CNTL=0x0
[0x7@0x800000261a00 + 0x18e8]	[        0xc0017900]	Opcode 0x79 [PKT3_SET_UCONFIG_REG] (2 words, type: 3, hdr: 0xc0017900)
[0x7@0x800000261a00 + 0x18f0]	[        0x00000004]	|---> gfx1101.regVGT_PRIMITIVE_TYPE=0x4
[0x7@0x800000261a00 + 0x18f4]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x18fc]	[        0x00c00001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_4=0xc00001
[0x7@0x800000261a00 + 0x1900]	[        0xc0087600]	Opcode 0x76 [PKT3_SET_SH_REG] (9 words, type: 3, hdr: 0xc0087600)
[0x7@0x800000261a00 + 0x1908]	[        0x01800000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_12=0x1800000
[0x7@0x800000261a00 + 0x190c]	[        0x000c8001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_13=0xc8001
[0x7@0x800000261a00 + 0x1910]	[        0x00033066]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_14=0x33066
[0x7@0x800000261a00 + 0x1914]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_15=0x1003c3ac
[0x7@0x800000261a00 + 0x1918]	[        0x00e00000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_16=0xe00000
[0x7@0x800000261a00 + 0x191c]	[        0x000c8001]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_17=0xc8001
[0x7@0x800000261a00 + 0x1920]	[        0x00033066]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_18=0x33066
[0x7@0x800000261a00 + 0x1924]	[        0x1003c3ac]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_19=0x1003c3ac
[0x7@0x800000261a00 + 0x1928]	[        0xc0017600]	Opcode 0x76 [PKT3_SET_SH_REG] (2 words, type: 3, hdr: 0xc0017600)
[0x7@0x800000261a00 + 0x1930]	[        0x00000000]	|---> gfx1101.regSPI_SHADER_USER_DATA_GS_5=0x0
[0x7@0x800000261a00 + 0x1934]	[        0xc0012d00]	Opcode 0x2d [PKT3_DRAW_INDEX_AUTO] (2 words, type: 3, hdr: 0xc0012d00)
[0x7@0x800000261a00 + 0x1938]	[        0x00033066]	|---> INDEX_COUNT=208998
[0x7@0x800000261a00 + 0x193c]	[        0x00000002]	|---> DRAW_INITIATOR=2
[0x7@0x800000261a00 + 0x1940]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000261a00 + 0x1944]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000261a00 + 0x1948]	[        0x00a00000]	|---> SRC_ADDR_LO_OR_DATA=0xa00000
[0x7@0x800000261a00 + 0x194c]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x1950]	[        0x00a00000]	|---> DST_ADDR_LO=0xa00000
[0x7@0x800000261a00 + 0x1954]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x1958]	[        0x80000980]	|---> BYTE_COUNT=2432, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000261a00 + 0x195c]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000261a00 + 0x1960]	[        0x60200000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=2, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=0
[0x7@0x800000261a00 + 0x1964]	[        0x00c00600]	|---> SRC_ADDR_LO_OR_DATA=0xc00600
[0x7@0x800000261a00 + 0x1968]	[        0xffff8000]	|---> SRC_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x196c]	[        0x00c00600]	|---> DST_ADDR_LO=0xc00600
[0x7@0x800000261a00 + 0x1970]	[        0xffff8000]	|---> DST_ADDR_HI=0xffff8000
[0x7@0x800000261a00 + 0x1974]	[        0x80000500]	|---> BYTE_COUNT=1280, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=1
[0x7@0x800000261a00 + 0x1978]	[        0xc0055000]	Opcode 0x50 [PKT3_DMA_DATA] (6 words, type: 3, hdr: 0xc0055000)
[0x7@0x800000261a00 + 0x197c]	[        0xe0300000]	|---> ENGINE_SEL=0, SRC_CACHE_POLICY=0, DST_SEL=3, DST_CACHE_POLICY=0, SRC_SEL=3, CP_SYNC=1
[0x7@0x800000261a00 + 0x1980]	[        0x00000000]	|---> SRC_ADDR_LO_OR_DATA=0x0
[0x7@0x800000261a00 + 0x1984]	[        0x00000000]	|---> SRC_ADDR_HI=0x0
[0x7@0x800000261a00 + 0x1988]	[        0x00000000]	|---> DST_ADDR_LO=0x0
[0x7@0x800000261a00 + 0x198c]	[        0x00000000]	|---> DST_ADDR_HI=0x0
[0x7@0x800000261a00 + 0x1990]	[        0x00000000]	|---> BYTE_COUNT=0, SAS=0, DAS=0, SAIC=0, DAIC=0, RAW_WAIT=0, DIS_WC=0
[0x7@0x800000261a00 + 0x1994]	[        0xc0011000]	Opcode 0x10 [PKT3_NOP] (2 words, type: 3, hdr: 0xc0011000)
Done decoding IB

Shader from 0x7@[0x800000261a00 + 0x30c] at 0x7@0x800000401200, type COMPUTE (2), size 56
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x261614) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x261714) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x261748) == 0xc7c257
		MIP0_HEIGHT[0:13] == 0x257
		MIP0_WIDTH[14:27] == 0x31f
		MAX_MIP[28:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261754) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x261700) == 0x1020000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x261730) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261724) == 0x1022300
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x26173c) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x261718) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x261710) == 0x2880a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x1
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x26170c) == 0x0
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x0
	gfx1101.regCB_COLOR_CONTROL(7@0x26162c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261c18) == 0x4012
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261c24) == 0x3c0000
		VGPRS[0:5] == 0x0
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261c28) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261c70) == 0x4000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261c74) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261c4c) == 0x1411100
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261ce4) == 0x8080808
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261ce8) == 0x8080808
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261c68) == 0x430000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261c6c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x261608) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2617b8) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x261668) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x26176c) == 0x257031f
		X_MAX[0:13] == 0x31f
		Y_MAX[16:29] == 0x257
	gfx1101.regDB_DEPTH_VIEW(7@0x2617c4) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x261760) == 0x104e300
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x2617a8) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2617d0) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2617b4) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x26177c) == 0x20100000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x1
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1101.regDB_STENCIL_READ_BASE(7@0x261784) == 0x104c000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x26179c) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x26178c) == 0x104c000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x2617a4) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x261778) == 0xaa900983
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x18
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x1
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x1
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x5
		ALLOW_EXPCLEAR[27:27] == 0x1
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x1
		ZRANGE_PRECISION[31:31] == 0x1
	gfx1101.regDB_Z_READ_BASE(7@0x261780) == 0x104c000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x261798) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x261788) == 0x104c000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x2617a0) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2616b4) == 0x5ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0x2ff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x2617f4) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x261834) == 0x40a28f5c
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x261838) == 0x3f8028f6
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x26182c) == 0x40d92c60
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x261830) == 0x3f80369d
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x261864) == 0x43c80000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x261860) == 0x43c80000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x26186c) == 0x43960000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x261868) == 0xc3960000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x261874) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x261870) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26169c) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x2617e8) == 0x11fc00a0
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x1
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x261854) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x261850) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x261884) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x261880) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x2617dc) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x261844) == 0x120018
		HW_SCREEN_OFFSET_X[0:8] == 0x18
		HW_SCREEN_OFFSET_Y[16:24] == 0x12
	gfx1101.regPA_SU_LINE_CNTL(7@0x261650) == 0x8
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x261644) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1101.regPA_SU_POINT_SIZE(7@0x261638) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26165c) == 0x80242
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x1
		FACE[2:2] == 0x0
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x261828) == 0x3d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x7
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2616e8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x261890) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2616e4) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2616f4) == 0x3
		NUM_INTERP[0:5] == 0x3
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2616d0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x261674) == 0xa000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2616cc) == 0xc006
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x261680) == 0x602c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x3
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2616d4) == 0x22c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x261684) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2616d8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x2616a8) == 0x9bc0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3c
		INST_PREF_SIZE[23:28] == 0x13
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2616c0) == 0xa0000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0xa
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2615e0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2615e4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x261908) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x26190c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x261910) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x261914) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x261918) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x26191c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x261920) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x261924) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x261800) == 0x877240
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x261804) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2618fc) == 0xc00001
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x261930) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2615d0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2615d4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2618a4) == 0x14112c0
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x26181c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261810) == 0x1410e00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x261620) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2615fc) == 0x2
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x2618f0) == 0x4
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000401200 + 0x0   ] = 0x360000ff		v_and_b32_e32 v0, 0x3ff, v0                                	
    pgm[7@0x800000401200 + 0x4   ] = 0x000003ff	;;                                                          	
    pgm[7@0x800000401200 + 0x8   ] = 0x8400860c		s_lshl_b32 s0, s12, 6                                      	
    pgm[7@0x800000401200 + 0xc   ] = 0x7e020205		v_mov_b32_e32 v1, s5                                       	
    pgm[7@0x800000401200 + 0x10  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000401200 + 0x14  ] = 0xd6470002		v_add_lshl_u32 v2, s0, v0, 3                               	
    pgm[7@0x800000401200 + 0x18  ] = 0x020e0000	;;                                                          	
    pgm[7@0x800000401200 + 0x1c  ] = 0x7e000204		v_mov_b32_e32 v0, s4                                       	
    pgm[7@0x800000401200 + 0x20  ] = 0xe06c0000		buffer_store_b64 v[0:1], v2, s[8:11], 0 offen              	
    pgm[7@0x800000401200 + 0x24  ] = 0x80420002	;;                                                          	
    pgm[7@0x800000401200 + 0x28  ] = 0xbf800000		s_nop 0                                                    	
    pgm[7@0x800000401200 + 0x2c  ] = 0xbfb60003		s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)                       	
    pgm[7@0x800000401200 + 0x30  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000401200 + 0x34  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x354] at 0x7@0x800000401200, type COMPUTE (2), size 56
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x261614) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x261714) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x261748) == 0xc7c257
		MIP0_HEIGHT[0:13] == 0x257
		MIP0_WIDTH[14:27] == 0x31f
		MAX_MIP[28:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261754) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x261700) == 0x1020000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x261730) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261724) == 0x1022300
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x26173c) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x261718) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x261710) == 0x2880a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x1
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x26170c) == 0x0
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x0
	gfx1101.regCB_COLOR_CONTROL(7@0x26162c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261c18) == 0x4012
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261c24) == 0x3c0000
		VGPRS[0:5] == 0x0
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261c28) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261d3c) == 0x10000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261d40) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261d28) == 0x1411110
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261d4c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261d50) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261d34) == 0x4e30000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261d38) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x261608) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2617b8) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x261668) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x26176c) == 0x257031f
		X_MAX[0:13] == 0x31f
		Y_MAX[16:29] == 0x257
	gfx1101.regDB_DEPTH_VIEW(7@0x2617c4) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x261760) == 0x104e300
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x2617a8) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2617d0) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2617b4) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x26177c) == 0x20100000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x1
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1101.regDB_STENCIL_READ_BASE(7@0x261784) == 0x104c000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x26179c) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x26178c) == 0x104c000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x2617a4) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x261778) == 0xaa900983
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x18
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x1
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x1
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x5
		ALLOW_EXPCLEAR[27:27] == 0x1
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x1
		ZRANGE_PRECISION[31:31] == 0x1
	gfx1101.regDB_Z_READ_BASE(7@0x261780) == 0x104c000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x261798) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x261788) == 0x104c000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x2617a0) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2616b4) == 0x5ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0x2ff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x2617f4) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x261834) == 0x40a28f5c
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x261838) == 0x3f8028f6
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x26182c) == 0x40d92c60
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x261830) == 0x3f80369d
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x261864) == 0x43c80000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x261860) == 0x43c80000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x26186c) == 0x43960000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x261868) == 0xc3960000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x261874) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x261870) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26169c) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x2617e8) == 0x11fc00a0
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x1
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x261854) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x261850) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x261884) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x261880) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x2617dc) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x261844) == 0x120018
		HW_SCREEN_OFFSET_X[0:8] == 0x18
		HW_SCREEN_OFFSET_Y[16:24] == 0x12
	gfx1101.regPA_SU_LINE_CNTL(7@0x261650) == 0x8
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x261644) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1101.regPA_SU_POINT_SIZE(7@0x261638) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26165c) == 0x80242
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x1
		FACE[2:2] == 0x0
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x261828) == 0x3d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x7
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2616e8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x261890) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2616e4) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2616f4) == 0x3
		NUM_INTERP[0:5] == 0x3
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2616d0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x261674) == 0xa000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2616cc) == 0xc006
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x261680) == 0x602c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x3
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2616d4) == 0x22c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x261684) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2616d8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x2616a8) == 0x9bc0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3c
		INST_PREF_SIZE[23:28] == 0x13
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2616c0) == 0xa0000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0xa
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2615e0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2615e4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x261908) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x26190c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x261910) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x261914) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x261918) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x26191c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x261920) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x261924) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x261800) == 0x877240
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x261804) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2618fc) == 0xc00001
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x261930) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2615d0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2615d4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2618a4) == 0x14112c0
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x26181c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261810) == 0x1410e00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x261620) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2615fc) == 0x2
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x2618f0) == 0x4
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000401200 + 0x0   ] = 0x360000ff		v_and_b32_e32 v0, 0x3ff, v0                                	
    pgm[7@0x800000401200 + 0x4   ] = 0x000003ff	;;                                                          	
    pgm[7@0x800000401200 + 0x8   ] = 0x8400860c		s_lshl_b32 s0, s12, 6                                      	
    pgm[7@0x800000401200 + 0xc   ] = 0x7e020205		v_mov_b32_e32 v1, s5                                       	
    pgm[7@0x800000401200 + 0x10  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000401200 + 0x14  ] = 0xd6470002		v_add_lshl_u32 v2, s0, v0, 3                               	
    pgm[7@0x800000401200 + 0x18  ] = 0x020e0000	;;                                                          	
    pgm[7@0x800000401200 + 0x1c  ] = 0x7e000204		v_mov_b32_e32 v0, s4                                       	
    pgm[7@0x800000401200 + 0x20  ] = 0xe06c0000		buffer_store_b64 v[0:1], v2, s[8:11], 0 offen              	
    pgm[7@0x800000401200 + 0x24  ] = 0x80420002	;;                                                          	
    pgm[7@0x800000401200 + 0x28  ] = 0xbf800000		s_nop 0                                                    	
    pgm[7@0x800000401200 + 0x2c  ] = 0xbfb60003		s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)                       	
    pgm[7@0x800000401200 + 0x30  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000401200 + 0x34  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x3c4] at 0x7@0x800000401200, type COMPUTE (2), size 56
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x261614) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x261714) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x261748) == 0xc7c257
		MIP0_HEIGHT[0:13] == 0x257
		MIP0_WIDTH[14:27] == 0x31f
		MAX_MIP[28:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261754) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x261700) == 0x1020000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x261730) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261724) == 0x1022300
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x26173c) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x261718) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x261710) == 0x2880a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x1
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x26170c) == 0x0
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x0
	gfx1101.regCB_COLOR_CONTROL(7@0x26162c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261c18) == 0x4012
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261c24) == 0x3c0000
		VGPRS[0:5] == 0x0
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261c28) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261d84) == 0xc000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261d88) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261d70) == 0x1411120
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261dbc) == 0x8080808
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261dc0) == 0x8080808
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x260444) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x260448) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261d7c) == 0x2f78000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261d80) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x261608) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2617b8) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x261668) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x26176c) == 0x257031f
		X_MAX[0:13] == 0x31f
		Y_MAX[16:29] == 0x257
	gfx1101.regDB_DEPTH_VIEW(7@0x2617c4) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x261760) == 0x104e300
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x2617a8) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2617d0) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2617b4) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x26177c) == 0x20100000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x1
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1101.regDB_STENCIL_READ_BASE(7@0x261784) == 0x104c000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x26179c) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x26178c) == 0x104c000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x2617a4) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x261778) == 0xaa900983
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x18
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x1
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x1
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x5
		ALLOW_EXPCLEAR[27:27] == 0x1
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x1
		ZRANGE_PRECISION[31:31] == 0x1
	gfx1101.regDB_Z_READ_BASE(7@0x261780) == 0x104c000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x261798) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x261788) == 0x104c000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x2617a0) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2616b4) == 0x5ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0x2ff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x2617f4) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x261834) == 0x40a28f5c
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x261838) == 0x3f8028f6
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x26182c) == 0x40d92c60
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x261830) == 0x3f80369d
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x261864) == 0x43c80000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x261860) == 0x43c80000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x26186c) == 0x43960000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x261868) == 0xc3960000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x261874) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x261870) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26169c) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x2617e8) == 0x11fc00a0
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x1
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x261854) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x261850) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x261884) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x261880) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x2617dc) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x261844) == 0x120018
		HW_SCREEN_OFFSET_X[0:8] == 0x18
		HW_SCREEN_OFFSET_Y[16:24] == 0x12
	gfx1101.regPA_SU_LINE_CNTL(7@0x261650) == 0x8
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x261644) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1101.regPA_SU_POINT_SIZE(7@0x261638) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26165c) == 0x80242
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x1
		FACE[2:2] == 0x0
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x261828) == 0x3d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x7
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2616e8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x261890) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2616e4) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2616f4) == 0x3
		NUM_INTERP[0:5] == 0x3
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2616d0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x261674) == 0xa000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2616cc) == 0xc006
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x261680) == 0x602c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x3
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2616d4) == 0x22c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x261684) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2616d8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x2616a8) == 0x9bc0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3c
		INST_PREF_SIZE[23:28] == 0x13
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2616c0) == 0xa0000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0xa
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2615e0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2615e4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x261908) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x26190c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x261910) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x261914) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x261918) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x26191c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x261920) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x261924) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x261800) == 0x877240
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x261804) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2618fc) == 0xc00001
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x261930) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2615d0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2615d4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2618a4) == 0x14112c0
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x26181c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261810) == 0x1410e00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x261620) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2615fc) == 0x2
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x2618f0) == 0x4
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000401200 + 0x0   ] = 0x360000ff		v_and_b32_e32 v0, 0x3ff, v0                                	
    pgm[7@0x800000401200 + 0x4   ] = 0x000003ff	;;                                                          	
    pgm[7@0x800000401200 + 0x8   ] = 0x8400860c		s_lshl_b32 s0, s12, 6                                      	
    pgm[7@0x800000401200 + 0xc   ] = 0x7e020205		v_mov_b32_e32 v1, s5                                       	
    pgm[7@0x800000401200 + 0x10  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000401200 + 0x14  ] = 0xd6470002		v_add_lshl_u32 v2, s0, v0, 3                               	
    pgm[7@0x800000401200 + 0x18  ] = 0x020e0000	;;                                                          	
    pgm[7@0x800000401200 + 0x1c  ] = 0x7e000204		v_mov_b32_e32 v0, s4                                       	
    pgm[7@0x800000401200 + 0x20  ] = 0xe06c0000		buffer_store_b64 v[0:1], v2, s[8:11], 0 offen              	
    pgm[7@0x800000401200 + 0x24  ] = 0x80420002	;;                                                          	
    pgm[7@0x800000401200 + 0x28  ] = 0xbf800000		s_nop 0                                                    	
    pgm[7@0x800000401200 + 0x2c  ] = 0xbfb60003		s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)                       	
    pgm[7@0x800000401200 + 0x30  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000401200 + 0x34  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x44c] at 0x7@0x800000400400, type COMPUTE (2), size 60
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x261614) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x261714) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x261748) == 0xc7c257
		MIP0_HEIGHT[0:13] == 0x257
		MIP0_WIDTH[14:27] == 0x31f
		MAX_MIP[28:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x261754) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x261700) == 0x1020000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x261730) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x261724) == 0x1022300
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x26173c) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x261718) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x261710) == 0x2880a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x1
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x26170c) == 0x0
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x0
	gfx1101.regCB_COLOR_CONTROL(7@0x26162c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x260784) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x2605e8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x260778) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x261608) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x260720) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2617b8) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x261668) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x26176c) == 0x257031f
		X_MAX[0:13] == 0x31f
		Y_MAX[16:29] == 0x257
	gfx1101.regDB_DEPTH_VIEW(7@0x2617c4) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x260760) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x261760) == 0x104e300
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x2617a8) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2617d0) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26071c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26072c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x260738) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x260894) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x260898) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2617b4) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x26177c) == 0x20100000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x1
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1101.regDB_STENCIL_READ_BASE(7@0x261784) == 0x104c000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x26179c) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x26178c) == 0x104c000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x2617a4) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x261778) == 0xaa900983
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x18
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x1
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x1
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x5
		ALLOW_EXPCLEAR[27:27] == 0x1
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x1
		ZRANGE_PRECISION[31:31] == 0x1
	gfx1101.regDB_Z_READ_BASE(7@0x261780) == 0x104c000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x261798) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x261788) == 0x104c000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x2617a0) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2608c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x26052c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x260538) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2616b4) == 0x5ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0x2ff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x2617f4) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x261834) == 0x40a28f5c
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x261838) == 0x3f8028f6
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x26182c) == 0x40d92c60
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x261830) == 0x3f80369d
	gfx1101.regPA_CL_NGG_CNTL(7@0x2604ec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x261864) == 0x43c80000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x261860) == 0x43c80000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x26186c) == 0x43960000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x261868) == 0xc3960000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x261874) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x261870) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2607b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26169c) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x260754) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2606ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x260704) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2606f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x260710) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x2617e8) == 0x11fc00a0
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x1
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2606dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2606e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x260a58) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x260750) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x2604d4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26076c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x261854) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x261850) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x261884) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x261880) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x2617dc) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x261844) == 0x120018
		HW_SCREEN_OFFSET_X[0:8] == 0x18
		HW_SCREEN_OFFSET_Y[16:24] == 0x12
	gfx1101.regPA_SU_LINE_CNTL(7@0x261650) == 0x8
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x261644) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1101.regPA_SU_POINT_SIZE(7@0x261638) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26165c) == 0x80242
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x1
		FACE[2:2] == 0x0
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x261828) == 0x3d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x7
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x260944) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x260948) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x2605c0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26093c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x260940) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x2604a4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2616e8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x261890) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2616e4) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2616f4) == 0x3
		NUM_INTERP[0:5] == 0x3
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x2605dc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2607f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2607e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2616d0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x261674) == 0xa000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2607ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2607dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2616cc) == 0xc006
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x261680) == 0x602c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x3
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2616d4) == 0x22c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x261684) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2616d8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x260568) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x2616a8) == 0x9bc0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3c
		INST_PREF_SIZE[23:28] == 0x13
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2616c0) == 0xa0000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0xa
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x260550) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x260814) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2615e0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2615e4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x261908) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x26190c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x261910) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x261914) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x261918) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x26191c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x261920) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x261924) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x261800) == 0x877240
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x261804) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2618fc) == 0xc00001
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x261930) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2615d0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2615d4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2618a4) == 0x14112c0
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x26181c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x260820) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x260808) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2607cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x261810) == 0x1410e00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x2605d8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x260798) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x260794) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x261620) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x260790) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x260544) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2615fc) == 0x2
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x2618f0) == 0x4
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2608bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400400 + 0x0   ] = 0x360000ff		v_and_b32_e32 v0, 0x3ff, v0                                	
    pgm[7@0x800000400400 + 0x4   ] = 0x000003ff	;;                                                          	
    pgm[7@0x800000400400 + 0x8   ] = 0x8400860c		s_lshl_b32 s0, s12, 6                                      	
    pgm[7@0x800000400400 + 0xc   ] = 0x7e020205		v_mov_b32_e32 v1, s5                                       	
    pgm[7@0x800000400400 + 0x10  ] = 0x7e040206		v_mov_b32_e32 v2, s6                                       	
    pgm[7@0x800000400400 + 0x14  ] = 0x7e060207		v_mov_b32_e32 v3, s7                                       	
    pgm[7@0x800000400400 + 0x18  ] = 0xd6470004		v_add_lshl_u32 v4, s0, v0, 4                               	
    pgm[7@0x800000400400 + 0x1c  ] = 0x02120000	;;                                                          	
    pgm[7@0x800000400400 + 0x20  ] = 0x7e000204		v_mov_b32_e32 v0, s4                                       	
    pgm[7@0x800000400400 + 0x24  ] = 0xe0740000		buffer_store_b128 v[0:3], v4, s[8:11], 0 offen             	
    pgm[7@0x800000400400 + 0x28  ] = 0x80420004	;;                                                          	
    pgm[7@0x800000400400 + 0x2c  ] = 0xbf800000		s_nop 0                                                    	
    pgm[7@0x800000400400 + 0x30  ] = 0xbfb60003		s_sendmsg sendmsg(MSG_DEALLOC_VGPRS)                       	
    pgm[7@0x800000400400 + 0x34  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400400 + 0x38  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x9a0] at 0x7@0x800000400e00, type PS (0), size 116
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x261e80) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x262008) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26203c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262048) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x261ff4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262024) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262018) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262030) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x26200c) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x262004) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x262000) == 0x0
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x0
	gfx1101.regCB_COLOR_CONTROL(7@0x261e98) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x261e74) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x261f04) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262070) == 0x20100000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x1
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x26206c) == 0xaa900983
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x18
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x1
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x1
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x5
		ALLOW_EXPCLEAR[27:27] == 0x1
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x1
		ZRANGE_PRECISION[31:31] == 0x1
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x261f80) == 0x3ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0x1ff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x2621a4) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262238) == 0x4123d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x26223c) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262230) == 0x4159d037
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x262234) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x262268) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x262264) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x262270) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x26226c) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x262278) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x262274) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x261f5c) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262144) == 0x19fc00a0
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x1
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x1
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x261ef8) == 0xaa959a6a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x6
		ER_RECT[8:11] == 0xa
		ER_LINE_LR[12:17] == 0x19
		ER_LINE_RL[18:23] == 0x25
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x262258) == 0x4b00640
		BR_X[0:14] == 0x640
		BR_Y[16:30] == 0x4b0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x262254) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x262288) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x262284) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x2620d0) == 0x4b00640
		BR_X[0:14] == 0x640
		BR_Y[16:30] == 0x4b0
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x261ec8) == 0x8
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x261ebc) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1101.regPA_SU_POINT_SIZE(7@0x261eb0) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x261ee0) == 0x80245
		CULL_FRONT[0:0] == 0x1
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x26222c) == 0x35
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x6
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x261fb4) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x261fb0) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x261f9c) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x261f10) == 0xe000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x261f98) == 0x400e
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x261f1c) == 0x602c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x3
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x261fa0) == 0x2c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x261f20) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x261fa4) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x261f74) == 0x83c0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3c
		INST_PREF_SIZE[23:28] == 0x10
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x261f8c) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2615e0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2615e4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2621bc) == 0x877380
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2621c0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262360) == 0x1400001
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x26239c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2615d0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2615d4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2622b0) == 0x1411340
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2621fc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x2621d0) == 0x1410e00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x261e8c) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x261e68) == 0x2
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262354) == 0x4
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400e00 + 0x0   ] = 0xbe80017e		s_mov_b64 s[0:1], exec                                     	
    pgm[7@0x800000400e00 + 0x4   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400e00 + 0x8   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400e00 + 0xc   ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400e00 + 0x10  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400e00 + 0x14  ] = 0xce0f0207		lds_param_load v7, attr0.z wait_vdst:15                    	
    pgm[7@0x800000400e00 + 0x18  ] = 0xbefe0100		s_mov_b64 exec, s[0:1]                                     	
    pgm[7@0x800000400e00 + 0x1c  ] = 0xcd000200		v_interp_p10_f32 v0, v5, v2, v5 wait_exp:2                 	
    pgm[7@0x800000400e00 + 0x20  ] = 0x04160505	;;                                                          	
    pgm[7@0x800000400e00 + 0x24  ] = 0xcd000101		v_interp_p10_f32 v1, v6, v2, v6 wait_exp:1                 	
    pgm[7@0x800000400e00 + 0x28  ] = 0x041a0506	;;                                                          	
    pgm[7@0x800000400e00 + 0x2c  ] = 0xcd000002		v_interp_p10_f32 v2, v7, v2, v7 wait_exp:0                 	
    pgm[7@0x800000400e00 + 0x30  ] = 0x041e0507	;;                                                          	
    pgm[7@0x800000400e00 + 0x34  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800000400e00 + 0x38  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v3, v0 wait_exp:7                  	
    pgm[7@0x800000400e00 + 0x3c  ] = 0x04020705	;;                                                          	
    pgm[7@0x800000400e00 + 0x40  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v3, v1 wait_exp:7                  	
    pgm[7@0x800000400e00 + 0x44  ] = 0x04060706	;;                                                          	
    pgm[7@0x800000400e00 + 0x48  ] = 0xbf870003		s_delay_alu instid0(VALU_DEP_3)                            	
    pgm[7@0x800000400e00 + 0x4c  ] = 0xcd010702		v_interp_p2_f32 v2, v7, v3, v2 wait_exp:7                  	
    pgm[7@0x800000400e00 + 0x50  ] = 0x040a0707	;;                                                          	
    pgm[7@0x800000400e00 + 0x54  ] = 0x7e0602f2		v_mov_b32_e32 v3, 1.0                                      	
    pgm[7@0x800000400e00 + 0x58  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400e00 + 0x5c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400e00 + 0x60  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400e00 + 0x64  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400e00 + 0x68  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400e00 + 0x6c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400e00 + 0x70  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x9a0] at 0x7@0x800000e00000, type ES (5), size 1736
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x261e80) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x262008) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26203c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262048) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x261ff4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262024) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262018) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262030) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x26200c) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x262004) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x262000) == 0x0
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x0
	gfx1101.regCB_COLOR_CONTROL(7@0x261e98) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x261e74) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x261f04) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262070) == 0x20100000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x1
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x26206c) == 0xaa900983
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x18
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x1
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x1
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x5
		ALLOW_EXPCLEAR[27:27] == 0x1
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x1
		ZRANGE_PRECISION[31:31] == 0x1
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x261f80) == 0x3ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0x1ff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x2621a4) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262238) == 0x4123d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x26223c) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262230) == 0x4159d037
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x262234) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x262268) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x262264) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x262270) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x26226c) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x262278) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x262274) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x261f5c) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262144) == 0x19fc00a0
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x1
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x1
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x261ef8) == 0xaa959a6a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x6
		ER_RECT[8:11] == 0xa
		ER_LINE_LR[12:17] == 0x19
		ER_LINE_RL[18:23] == 0x25
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x262258) == 0x4b00640
		BR_X[0:14] == 0x640
		BR_Y[16:30] == 0x4b0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x262254) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x262288) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x262284) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x2620d0) == 0x4b00640
		BR_X[0:14] == 0x640
		BR_Y[16:30] == 0x4b0
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x261ec8) == 0x8
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x261ebc) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1101.regPA_SU_POINT_SIZE(7@0x261eb0) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x261ee0) == 0x80245
		CULL_FRONT[0:0] == 0x1
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x26222c) == 0x35
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x6
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x261fb4) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x261fb0) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x261f9c) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x261f10) == 0xe000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x261f98) == 0x400e
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x261f1c) == 0x602c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x3
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x261fa0) == 0x2c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x261f20) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x261fa4) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x261f74) == 0x83c0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3c
		INST_PREF_SIZE[23:28] == 0x10
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x261f8c) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2615e0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2615e4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x2621bc) == 0x877380
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x2621c0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262360) == 0x1400001
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x26239c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2615d0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2615d4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2622b0) == 0x1411340
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2621fc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x2621d0) == 0x1410e00
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x261e8c) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x261e68) == 0x2
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262354) == 0x4
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000e00000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800000e00000 + 0x4   ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800000e00000 + 0x8   ] = 0x000100c1	;;                                                          	
    pgm[7@0x800000e00000 + 0xc   ] = 0xbe840011		s_mov_b32 s4, s17                                          	
    pgm[7@0x800000e00000 + 0x10  ] = 0xbe9c000a		s_mov_b32 s28, s10                                         	
    pgm[7@0x800000e00000 + 0x14  ] = 0xbf0c9b0c		s_bitcmp0_b32 s12, 27                                      	
    pgm[7@0x800000e00000 + 0x18  ] = 0xbfa20023		s_cbranch_scc1 35                                          	
    pgm[7@0x800000e00000 + 0x1c  ] = 0x7e080281		v_mov_b32_e32 v4, 1                                        	
    pgm[7@0x800000e00000 + 0x20  ] = 0xbf8704b1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x24  ] = 0x7c9a0880		v_cmp_ne_u32_e32 vcc_lo, 0, v4                             	
    pgm[7@0x800000e00000 + 0x28  ] = 0xd7200004		v_mbcnt_hi_u32_b32 v4, -1, v2                              	
    pgm[7@0x800000e00000 + 0x2c  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800000e00000 + 0x30  ] = 0xbe80096a		s_ctz_i32_b64 s0, vcc                                      	
    pgm[7@0x800000e00000 + 0x34  ] = 0x8980c000		s_min_u32 s0, s0, 64                                       	
    pgm[7@0x800000e00000 + 0x38  ] = 0xbf870481		s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1)    	
    pgm[7@0x800000e00000 + 0x3c  ] = 0x7c940800		v_cmp_eq_u32_e32 vcc_lo, s0, v4                            	
    pgm[7@0x800000e00000 + 0x40  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800000e00000 + 0x44  ] = 0xbfa50017		s_cbranch_execz 23                                         	
    pgm[7@0x800000e00000 + 0x48  ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[7@0x800000e00000 + 0x4c  ] = 0xbf870099		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x50  ] = 0xd71f0004		v_mbcnt_lo_u32_b32 v4, s6, 0                               	
    pgm[7@0x800000e00000 + 0x54  ] = 0x00010006	;;                                                          	
    pgm[7@0x800000e00000 + 0x58  ] = 0xd7200004		v_mbcnt_hi_u32_b32 v4, s7, v4                              	
    pgm[7@0x800000e00000 + 0x5c  ] = 0x00020807	;;                                                          	
    pgm[7@0x800000e00000 + 0x60  ] = 0xbf8704a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x64  ] = 0x7c940880		v_cmp_eq_u32_e32 vcc_lo, 0, v4                             	
    pgm[7@0x800000e00000 + 0x68  ] = 0x8b8a6a7e		s_and_b64 s[10:11], exec, vcc                              	
    pgm[7@0x800000e00000 + 0x6c  ] = 0xbefe010a		s_mov_b64 exec, s[10:11]                                   	
    pgm[7@0x800000e00000 + 0x70  ] = 0xbfa5000c		s_cbranch_execz 12                                         	
    pgm[7@0x800000e00000 + 0x74  ] = 0xb0098000		s_movk_i32 s9, 0x8000                                      	
    pgm[7@0x800000e00000 + 0x78  ] = 0x930eff03		s_bfe_u32 s14, s3, 0x80008                                 	
    pgm[7@0x800000e00000 + 0x7c  ] = 0x00080008	;;                                                          	
    pgm[7@0x800000e00000 + 0x80  ] = 0xf4080204		s_load_b128 s[8:11], s[8:9], 0xd0                          	
    pgm[7@0x800000e00000 + 0x84  ] = 0xf80000d0	;;                                                          	
    pgm[7@0x800000e00000 + 0x88  ] = 0xbe861906		s_bcnt1_i32_b64 s6, s[6:7]                                 	
    pgm[7@0x800000e00000 + 0x8c  ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x90  ] = 0x9606060e		s_mul_i32 s6, s14, s6                                      	
    pgm[7@0x800000e00000 + 0x94  ] = 0x7e080206		v_mov_b32_e32 v4, s6                                       	
    pgm[7@0x800000e00000 + 0x98  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x9c  ] = 0xe0d40010		buffer_atomic_add_u32 v4, off, s[8:11], 0 offset:16        	
    pgm[7@0x800000e00000 + 0xa0  ] = 0x80020400	;;                                                          	
    pgm[7@0x800000e00000 + 0xa4  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800000e00000 + 0xa8  ] = 0xd720000a		v_mbcnt_hi_u32_b32 v10, -1, v2                             	
    pgm[7@0x800000e00000 + 0xac  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800000e00000 + 0xb0  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800000e00000 + 0xb4  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800000e00000 + 0xb8  ] = 0xbf870481		s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1)    	
    pgm[7@0x800000e00000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, s0, v10                               	
    pgm[7@0x800000e00000 + 0xc0  ] = 0x00021400	;;                                                          	
    pgm[7@0x800000e00000 + 0xc4  ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0xc8  ] = 0xbe862100		s_and_saveexec_b64 s[6:7], s[0:1]                          	
    pgm[7@0x800000e00000 + 0xcc  ] = 0xbfa50024		s_cbranch_execz 36                                         	
    pgm[7@0x800000e00000 + 0xd0  ] = 0x4a040a0d		v_add_nc_u32_e32 v2, s13, v5                               	
    pgm[7@0x800000e00000 + 0xd4  ] = 0xbe9f00ff		s_mov_b32 s31, 0x30016fac                                  	
    pgm[7@0x800000e00000 + 0xd8  ] = 0x30016fac	;;                                                          	
    pgm[7@0x800000e00000 + 0xdc  ] = 0xbe9e00c0		s_mov_b32 s30, 64                                          	
    pgm[7@0x800000e00000 + 0xe0  ] = 0xbe9d00ff		s_mov_b32 s29, 0x8000                                      	
    pgm[7@0x800000e00000 + 0xe4  ] = 0x00008000	;;                                                          	
    pgm[7@0x800000e00000 + 0xe8  ] = 0xe0080000		buffer_load_format_xyz v[6:8], v2, s[20:23], 0 idxen       	
    pgm[7@0x800000e00000 + 0xec  ] = 0x80850602	;;                                                          	
    pgm[7@0x800000e00000 + 0xf0  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000e00000 + 0xf4  ] = 0xf42c090e		s_buffer_load_b256 s[36:43], s[28:31], null                	
    pgm[7@0x800000e00000 + 0xf8  ] = 0xf8000000	;;                                                          	
    pgm[7@0x800000e00000 + 0xfc  ] = 0xf42c0b0e		s_buffer_load_b256 s[44:51], s[28:31], 0x20                	
    pgm[7@0x800000e00000 + 0x100 ] = 0xf8000020	;;                                                          	
    pgm[7@0x800000e00000 + 0x104 ] = 0xbf890007		s_waitcnt vmcnt(0) lgkmcnt(0)                              	
    pgm[7@0x800000e00000 + 0x108 ] = 0x10040e28		v_mul_f32_e32 v2, s40, v7                                  	
    pgm[7@0x800000e00000 + 0x10c ] = 0x10120e29		v_mul_f32_e32 v9, s41, v7                                  	
    pgm[7@0x800000e00000 + 0x110 ] = 0x10160e2a		v_mul_f32_e32 v11, s42, v7                                 	
    pgm[7@0x800000e00000 + 0x114 ] = 0x100e0e2b		v_mul_f32_e32 v7, s43, v7                                  	
    pgm[7@0x800000e00000 + 0x118 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000e00000 + 0x11c ] = 0x56040c24		v_fmac_f32_e32 v2, s36, v6                                 	
    pgm[7@0x800000e00000 + 0x120 ] = 0x56120c25		v_fmac_f32_e32 v9, s37, v6                                 	
    pgm[7@0x800000e00000 + 0x124 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000e00000 + 0x128 ] = 0x56160c26		v_fmac_f32_e32 v11, s38, v6                                	
    pgm[7@0x800000e00000 + 0x12c ] = 0x560e0c27		v_fmac_f32_e32 v7, s39, v6                                 	
    pgm[7@0x800000e00000 + 0x130 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000e00000 + 0x134 ] = 0x5604102c		v_fmac_f32_e32 v2, s44, v8                                 	
    pgm[7@0x800000e00000 + 0x138 ] = 0x5612102d		v_fmac_f32_e32 v9, s45, v8                                 	
    pgm[7@0x800000e00000 + 0x13c ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000e00000 + 0x140 ] = 0x5616102e		v_fmac_f32_e32 v11, s46, v8                                	
    pgm[7@0x800000e00000 + 0x144 ] = 0x560e102f		v_fmac_f32_e32 v7, s47, v8                                 	
    pgm[7@0x800000e00000 + 0x148 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000e00000 + 0x14c ] = 0x06080430		v_add_f32_e32 v4, s48, v2                                  	
    pgm[7@0x800000e00000 + 0x150 ] = 0x06181231		v_add_f32_e32 v12, s49, v9                                 	
    pgm[7@0x800000e00000 + 0x154 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000e00000 + 0x158 ] = 0x061a1632		v_add_f32_e32 v13, s50, v11                                	
    pgm[7@0x800000e00000 + 0x15c ] = 0x061c0e33		v_add_f32_e32 v14, s51, v7                                 	
    pgm[7@0x800000e00000 + 0x160 ] = 0x8cfe067e		s_or_b64 exec, exec, s[6:7]                                	
    pgm[7@0x800000e00000 + 0x164 ] = 0x85069203		s_lshr_b32 s6, s3, 18                                      	
    pgm[7@0x800000e00000 + 0x168 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x16c ] = 0x8b06ff06		s_and_b32 s6, s6, 0x3c0                                    	
    pgm[7@0x800000e00000 + 0x170 ] = 0x000003c0	;;                                                          	
    pgm[7@0x800000e00000 + 0x174 ] = 0x4a161406		v_add_nc_u32_e32 v11, s6, v10                              	
    pgm[7@0x800000e00000 + 0x178 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0x17c ] = 0x1604169c		v_mul_u32_u24_e32 v2, 28, v11                              	
    pgm[7@0x800000e00000 + 0x180 ] = 0xbe862100		s_and_saveexec_b64 s[6:7], s[0:1]                          	
    pgm[7@0x800000e00000 + 0x184 ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800000e00000 + 0x188 ] = 0x7e0c550e		v_rcp_f32_e32 v6, v14                                      	
    pgm[7@0x800000e00000 + 0x18c ] = 0x7e100280		v_mov_b32_e32 v8, 0                                        	
    pgm[7@0x800000e00000 + 0x190 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000e00000 + 0x194 ] = 0x100e0d04		v_mul_f32_e32 v7, v4, v6                                   	
    pgm[7@0x800000e00000 + 0x198 ] = 0x100c0d0c		v_mul_f32_e32 v6, v12, v6                                  	
    pgm[7@0x800000e00000 + 0x19c ] = 0xd8380100		ds_store_2addr_b32 v2, v7, v6 offset1:1                    	
    pgm[7@0x800000e00000 + 0x1a0 ] = 0x00060702	;;                                                          	
    pgm[7@0x800000e00000 + 0x1a4 ] = 0xd834000c		ds_store_b32 v2, v14 offset:12                             	
    pgm[7@0x800000e00000 + 0x1a8 ] = 0x00000e02	;;                                                          	
    pgm[7@0x800000e00000 + 0x1ac ] = 0xd8780010		ds_store_b8 v2, v8 offset:16                               	
    pgm[7@0x800000e00000 + 0x1b0 ] = 0x00000802	;;                                                          	
    pgm[7@0x800000e00000 + 0x1b4 ] = 0x8cfe067e		s_or_b64 exec, exec, s[6:7]                                	
    pgm[7@0x800000e00000 + 0x1b8 ] = 0x9306ff03		s_bfe_u32 s6, s3, 0x80008                                  	
    pgm[7@0x800000e00000 + 0x1bc ] = 0x00080008	;;                                                          	
    pgm[7@0x800000e00000 + 0x1c0 ] = 0xbe960180		s_mov_b64 s[22:23], 0                                      	
    pgm[7@0x800000e00000 + 0x1c4 ] = 0x7c981406		v_cmp_gt_u32_e32 vcc_lo, s6, v10                           	
    pgm[7@0x800000e00000 + 0x1c8 ] = 0xbe860180		s_mov_b64 s[6:7], 0                                        	
    pgm[7@0x800000e00000 + 0x1cc ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x1d0 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800000e00000 + 0x1d4 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000e00000 + 0x1d8 ] = 0xbe9c216a		s_and_saveexec_b64 s[28:29], vcc                           	
    pgm[7@0x800000e00000 + 0x1dc ] = 0xbfa50085		s_cbranch_execz 133                                        	
    pgm[7@0x800000e00000 + 0x1e0 ] = 0x360c00ff		v_and_b32_e32 v6, 0xffff, v0                               	
    pgm[7@0x800000e00000 + 0x1e4 ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800000e00000 + 0x1e8 ] = 0x32000090		v_lshrrev_b32_e32 v0, 16, v0                               	
    pgm[7@0x800000e00000 + 0x1ec ] = 0x360202ff		v_and_b32_e32 v1, 0xffff, v1                               	
    pgm[7@0x800000e00000 + 0x1f0 ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800000e00000 + 0x1f4 ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800000e00000 + 0x1f8 ] = 0x16220c9c		v_mul_u32_u24_e32 v17, 28, v6                              	
    pgm[7@0x800000e00000 + 0x1fc ] = 0x1620009c		v_mul_u32_u24_e32 v16, 28, v0                              	
    pgm[7@0x800000e00000 + 0x200 ] = 0xbf870003		s_delay_alu instid0(VALU_DEP_3)                            	
    pgm[7@0x800000e00000 + 0x204 ] = 0x161e029c		v_mul_u32_u24_e32 v15, 28, v1                              	
    pgm[7@0x800000e00000 + 0x208 ] = 0xd8dc0100		ds_load_2addr_b32 v[0:1], v17 offset1:1                    	
    pgm[7@0x800000e00000 + 0x20c ] = 0x00000011	;;                                                          	
    pgm[7@0x800000e00000 + 0x210 ] = 0xd8dc0100		ds_load_2addr_b32 v[6:7], v16 offset1:1                    	
    pgm[7@0x800000e00000 + 0x214 ] = 0x06000010	;;                                                          	
    pgm[7@0x800000e00000 + 0x218 ] = 0xd8dc0100		ds_load_2addr_b32 v[8:9], v15 offset1:1                    	
    pgm[7@0x800000e00000 + 0x21c ] = 0x0800000f	;;                                                          	
    pgm[7@0x800000e00000 + 0x220 ] = 0xd8d8000c		ds_load_b32 v18, v17 offset:12                             	
    pgm[7@0x800000e00000 + 0x224 ] = 0x12000011	;;                                                          	
    pgm[7@0x800000e00000 + 0x228 ] = 0xd8d8000c		ds_load_b32 v19, v16 offset:12                             	
    pgm[7@0x800000e00000 + 0x22c ] = 0x13000010	;;                                                          	
    pgm[7@0x800000e00000 + 0x230 ] = 0xd8d8000c		ds_load_b32 v20, v15 offset:12                             	
    pgm[7@0x800000e00000 + 0x234 ] = 0x1400000f	;;                                                          	
    pgm[7@0x800000e00000 + 0x238 ] = 0xbf89fc47		s_waitcnt lgkmcnt(4)                                       	
    pgm[7@0x800000e00000 + 0x23c ] = 0x082a0106		v_sub_f32_e32 v21, v6, v0                                  	
    pgm[7@0x800000e00000 + 0x240 ] = 0xbf89fc37		s_waitcnt lgkmcnt(3)                                       	
    pgm[7@0x800000e00000 + 0x244 ] = 0x082c1301		v_sub_f32_e32 v22, v1, v9                                  	
    pgm[7@0x800000e00000 + 0x248 ] = 0x082e0108		v_sub_f32_e32 v23, v8, v0                                  	
    pgm[7@0x800000e00000 + 0x24c ] = 0x08300307		v_sub_f32_e32 v24, v7, v1                                  	
    pgm[7@0x800000e00000 + 0x250 ] = 0xbf89fc27		s_waitcnt lgkmcnt(2)                                       	
    pgm[7@0x800000e00000 + 0x254 ] = 0xd414000a		v_cmp_gt_f32_e64 s10, 0, v18                               	
    pgm[7@0x800000e00000 + 0x258 ] = 0x00022480	;;                                                          	
    pgm[7@0x800000e00000 + 0x25c ] = 0xbf89fc17		s_waitcnt lgkmcnt(1)                                       	
    pgm[7@0x800000e00000 + 0x260 ] = 0xd4140006		v_cmp_gt_f32_e64 s6, 0, v19                                	
    pgm[7@0x800000e00000 + 0x264 ] = 0x00022680	;;                                                          	
    pgm[7@0x800000e00000 + 0x268 ] = 0x102a2d15		v_mul_f32_e32 v21, v21, v22                                	
    pgm[7@0x800000e00000 + 0x26c ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x270 ] = 0xd4140008		v_cmp_gt_f32_e64 s8, 0, v20                                	
    pgm[7@0x800000e00000 + 0x274 ] = 0x00022880	;;                                                          	
    pgm[7@0x800000e00000 + 0x278 ] = 0xd61c0012		v_max3_f32 v18, v19, v20, v18                              	
    pgm[7@0x800000e00000 + 0x27c ] = 0x044a2913	;;                                                          	
    pgm[7@0x800000e00000 + 0x280 ] = 0x8d8e0a06		s_xor_b64 s[14:15], s[6:7], s[10:11]                       	
    pgm[7@0x800000e00000 + 0x284 ] = 0x562a3117		v_fmac_f32_e32 v21, v23, v24                               	
    pgm[7@0x800000e00000 + 0x288 ] = 0xbf870113		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000e00000 + 0x28c ] = 0x8d8e0e08		s_xor_b64 s[14:15], s[8:9], s[14:15]                       	
    pgm[7@0x800000e00000 + 0x290 ] = 0xd4110012		v_cmp_lt_f32_e64 s18, 0, v18                               	
    pgm[7@0x800000e00000 + 0x294 ] = 0x00022480	;;                                                          	
    pgm[7@0x800000e00000 + 0x298 ] = 0xbf870092		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x29c ] = 0x3a2c2aff		v_xor_b32_e32 v22, 0x80000000, v21                         	
    pgm[7@0x800000e00000 + 0x2a0 ] = 0x80000000	;;                                                          	
    pgm[7@0x800000e00000 + 0x2a4 ] = 0xd5010015		v_cndmask_b32_e64 v21, v21, v22, s14                       	
    pgm[7@0x800000e00000 + 0x2a8 ] = 0x003a2d15	;;                                                          	
    pgm[7@0x800000e00000 + 0x2ac ] = 0xbf8700a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x2b0 ] = 0xd411000e		v_cmp_lt_f32_e64 s14, 0, v21                               	
    pgm[7@0x800000e00000 + 0x2b4 ] = 0x00022a80	;;                                                          	
    pgm[7@0x800000e00000 + 0x2b8 ] = 0xd41b0214		v_cmp_ngt_f32_e64 s20, 0x7f800000, |v21|                   	
    pgm[7@0x800000e00000 + 0x2bc ] = 0x00022aff	;;                                                          	
    pgm[7@0x800000e00000 + 0x2c0 ] = 0x7f800000	;;                                                          	
    pgm[7@0x800000e00000 + 0x2c4 ] = 0x8c8e140e		s_or_b64 s[14:15], s[14:15], s[20:21]                      	
    pgm[7@0x800000e00000 + 0x2c8 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000e00000 + 0x2cc ] = 0x8b920e12		s_and_b64 s[18:19], s[18:19], s[14:15]                     	
    pgm[7@0x800000e00000 + 0x2d0 ] = 0xbe8e0180		s_mov_b64 s[14:15], 0                                      	
    pgm[7@0x800000e00000 + 0x2d4 ] = 0xbe9e2112		s_and_saveexec_b64 s[30:31], s[18:19]                      	
    pgm[7@0x800000e00000 + 0x2d8 ] = 0xbfa50043		s_cbranch_execz 67                                         	
    pgm[7@0x800000e00000 + 0x2dc ] = 0xb0118000		s_movk_i32 s17, 0x8000                                     	
    pgm[7@0x800000e00000 + 0x2e0 ] = 0xd6190012		v_min3_f32 v18, v0, v6, v8                                 	
    pgm[7@0x800000e00000 + 0x2e4 ] = 0x04220d00	;;                                                          	
    pgm[7@0x800000e00000 + 0x2e8 ] = 0xf4080408		s_load_b128 s[16:19], s[16:17], null                       	
    pgm[7@0x800000e00000 + 0x2ec ] = 0xf8000000	;;                                                          	
    pgm[7@0x800000e00000 + 0x2f0 ] = 0xd61c0000		v_max3_f32 v0, v0, v6, v8                                  	
    pgm[7@0x800000e00000 + 0x2f4 ] = 0x04220d00	;;                                                          	
    pgm[7@0x800000e00000 + 0x2f8 ] = 0xd6190006		v_min3_f32 v6, v1, v7, v9                                  	
    pgm[7@0x800000e00000 + 0x2fc ] = 0x04260f01	;;                                                          	
    pgm[7@0x800000e00000 + 0x300 ] = 0xd61c0001		v_max3_f32 v1, v1, v7, v9                                  	
    pgm[7@0x800000e00000 + 0x304 ] = 0x04260f01	;;                                                          	
    pgm[7@0x800000e00000 + 0x308 ] = 0x930cff0c		s_bfe_u32 s12, s12, 0x30016                                	
    pgm[7@0x800000e00000 + 0x30c ] = 0x00030016	;;                                                          	
    pgm[7@0x800000e00000 + 0x310 ] = 0x8c860a06		s_or_b64 s[6:7], s[6:7], s[10:11]                          	
    pgm[7@0x800000e00000 + 0x314 ] = 0x840c970c		s_lshl_b32 s12, s12, 23                                    	
    pgm[7@0x800000e00000 + 0x318 ] = 0x8c860608		s_or_b64 s[6:7], s[8:9], s[6:7]                            	
    pgm[7@0x800000e00000 + 0x31c ] = 0x8c0cff0c		s_or_b32 s12, s12, 0x38000000                              	
    pgm[7@0x800000e00000 + 0x320 ] = 0x38000000	;;                                                          	
    pgm[7@0x800000e00000 + 0x324 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x328 ] = 0xd6130007		v_fma_f32 v7, v18, s16, s18                                	
    pgm[7@0x800000e00000 + 0x32c ] = 0x00482112	;;                                                          	
    pgm[7@0x800000e00000 + 0x330 ] = 0xd6130008		v_fma_f32 v8, v0, s16, s18                                 	
    pgm[7@0x800000e00000 + 0x334 ] = 0x00482100	;;                                                          	
    pgm[7@0x800000e00000 + 0x338 ] = 0xd6130009		v_fma_f32 v9, v6, s17, s19                                 	
    pgm[7@0x800000e00000 + 0x33c ] = 0x004c2306	;;                                                          	
    pgm[7@0x800000e00000 + 0x340 ] = 0xd6130013		v_fma_f32 v19, v1, s17, s19                                	
    pgm[7@0x800000e00000 + 0x344 ] = 0x004c2301	;;                                                          	
    pgm[7@0x800000e00000 + 0x348 ] = 0x1e000300		v_min_f32_e32 v0, v0, v1                                   	
    pgm[7@0x800000e00000 + 0x34c ] = 0x0a020e0c		v_subrev_f32_e32 v1, s12, v7                               	
    pgm[7@0x800000e00000 + 0x350 ] = 0x060e100c		v_add_f32_e32 v7, s12, v8                                  	
    pgm[7@0x800000e00000 + 0x354 ] = 0x0a10120c		v_subrev_f32_e32 v8, s12, v9                               	
    pgm[7@0x800000e00000 + 0x358 ] = 0x0612260c		v_add_f32_e32 v9, s12, v19                                 	
    pgm[7@0x800000e00000 + 0x35c ] = 0x200c0d12		v_max_f32_e32 v6, v18, v6                                  	
    pgm[7@0x800000e00000 + 0x360 ] = 0x7e024701		v_rndne_f32_e32 v1, v1                                     	
    pgm[7@0x800000e00000 + 0x364 ] = 0x7e0e4707		v_rndne_f32_e32 v7, v7                                     	
    pgm[7@0x800000e00000 + 0x368 ] = 0x7e104708		v_rndne_f32_e32 v8, v8                                     	
    pgm[7@0x800000e00000 + 0x36c ] = 0x7e124709		v_rndne_f32_e32 v9, v9                                     	
    pgm[7@0x800000e00000 + 0x370 ] = 0xd414000e		v_cmp_gt_f32_e64 s14, -1.0, v0                             	
    pgm[7@0x800000e00000 + 0x374 ] = 0x000200f3	;;                                                          	
    pgm[7@0x800000e00000 + 0x378 ] = 0xd4110010		v_cmp_lt_f32_e64 s16, 1.0, v6                              	
    pgm[7@0x800000e00000 + 0x37c ] = 0x00020cf2	;;                                                          	
    pgm[7@0x800000e00000 + 0x380 ] = 0xd4120012		v_cmp_eq_f32_e64 s18, v1, v7                               	
    pgm[7@0x800000e00000 + 0x384 ] = 0x00020f01	;;                                                          	
    pgm[7@0x800000e00000 + 0x388 ] = 0xbf870194		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800000e00000 + 0x38c ] = 0xd4120014		v_cmp_eq_f32_e64 s20, v8, v9                               	
    pgm[7@0x800000e00000 + 0x390 ] = 0x00021308	;;                                                          	
    pgm[7@0x800000e00000 + 0x394 ] = 0x8c8e0e10		s_or_b64 s[14:15], s[16:17], s[14:15]                      	
    pgm[7@0x800000e00000 + 0x398 ] = 0xbf870491		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x39c ] = 0x8c901412		s_or_b64 s[16:17], s[18:19], s[20:21]                      	
    pgm[7@0x800000e00000 + 0x3a0 ] = 0x8c8a100e		s_or_b64 s[10:11], s[14:15], s[16:17]                      	
    pgm[7@0x800000e00000 + 0x3a4 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x3a8 ] = 0x8d88c10a		s_xor_b64 s[8:9], s[10:11], -1                             	
    pgm[7@0x800000e00000 + 0x3ac ] = 0x8c860608		s_or_b64 s[6:7], s[8:9], s[6:7]                            	
    pgm[7@0x800000e00000 + 0x3b0 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000e00000 + 0x3b4 ] = 0xbe882106		s_and_saveexec_b64 s[8:9], s[6:7]                          	
    pgm[7@0x800000e00000 + 0x3b8 ] = 0xbfa50008		s_cbranch_execz 8                                          	
    pgm[7@0x800000e00000 + 0x3bc ] = 0x7e000281		v_mov_b32_e32 v0, 1                                        	
    pgm[7@0x800000e00000 + 0x3c0 ] = 0x8c867e06		s_or_b64 s[6:7], s[6:7], exec                              	
    pgm[7@0x800000e00000 + 0x3c4 ] = 0xd8780010		ds_store_b8 v17, v0 offset:16                              	
    pgm[7@0x800000e00000 + 0x3c8 ] = 0x00000011	;;                                                          	
    pgm[7@0x800000e00000 + 0x3cc ] = 0xd8780010		ds_store_b8 v16, v0 offset:16                              	
    pgm[7@0x800000e00000 + 0x3d0 ] = 0x00000010	;;                                                          	
    pgm[7@0x800000e00000 + 0x3d4 ] = 0xd8780010		ds_store_b8 v15, v0 offset:16                              	
    pgm[7@0x800000e00000 + 0x3d8 ] = 0x0000000f	;;                                                          	
    pgm[7@0x800000e00000 + 0x3dc ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800000e00000 + 0x3e0 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000e00000 + 0x3e4 ] = 0x8b8e7e06		s_and_b64 s[14:15], s[6:7], exec                           	
    pgm[7@0x800000e00000 + 0x3e8 ] = 0x8cfe1e7e		s_or_b64 exec, exec, s[30:31]                              	
    pgm[7@0x800000e00000 + 0x3ec ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000e00000 + 0x3f0 ] = 0x8b867e0e		s_and_b64 s[6:7], s[14:15], exec                           	
    pgm[7@0x800000e00000 + 0x3f4 ] = 0x8cfe1c7e		s_or_b64 exec, exec, s[28:29]                              	
    pgm[7@0x800000e00000 + 0x3f8 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x3fc ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000e00000 + 0x400 ] = 0xbe882100		s_and_saveexec_b64 s[8:9], s[0:1]                          	
    pgm[7@0x800000e00000 + 0x404 ] = 0xbfa50007		s_cbranch_execz 7                                          	
    pgm[7@0x800000e00000 + 0x408 ] = 0xd8e80010		ds_load_u8 v0, v2 offset:16                                	
    pgm[7@0x800000e00000 + 0x40c ] = 0x00000002	;;                                                          	
    pgm[7@0x800000e00000 + 0x410 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x414 ] = 0xd43d0000		v_cmp_ne_u16_e64 s0, 0, v0                                 	
    pgm[7@0x800000e00000 + 0x418 ] = 0x00020080	;;                                                          	
    pgm[7@0x800000e00000 + 0x41c ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0x420 ] = 0x8b967e00		s_and_b64 s[22:23], s[0:1], exec                           	
    pgm[7@0x800000e00000 + 0x424 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800000e00000 + 0x428 ] = 0xd5010000		v_cndmask_b32_e64 v0, 0, 1, s22                            	
    pgm[7@0x800000e00000 + 0x42c ] = 0x00590280	;;                                                          	
    pgm[7@0x800000e00000 + 0x430 ] = 0xbf8700b1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x434 ] = 0xd44d0000		v_cmp_ne_u32_e64 s0, 0, v0                                 	
    pgm[7@0x800000e00000 + 0x438 ] = 0x00020080	;;                                                          	
    pgm[7@0x800000e00000 + 0x43c ] = 0x930bff03		s_bfe_u32 s11, s3, 0x40018                                 	
    pgm[7@0x800000e00000 + 0x440 ] = 0x00040018	;;                                                          	
    pgm[7@0x800000e00000 + 0x444 ] = 0xbe8e0181		s_mov_b64 s[14:15], 1                                      	
    pgm[7@0x800000e00000 + 0x448 ] = 0xbe8a1900		s_bcnt1_i32_b64 s10, s[0:1]                                	
    pgm[7@0x800000e00000 + 0x44c ] = 0xbe88210e		s_and_saveexec_b64 s[8:9], s[14:15]                        	
    pgm[7@0x800000e00000 + 0x450 ] = 0xbfa5000c		s_cbranch_execz 12                                         	
    pgm[7@0x800000e00000 + 0x454 ] = 0x810cff0b		s_add_i32 s12, s11, 0xe00                                  	
    pgm[7@0x800000e00000 + 0x458 ] = 0x00000e00	;;                                                          	
    pgm[7@0x800000e00000 + 0x45c ] = 0x7e00020a		v_mov_b32_e32 v0, s10                                      	
    pgm[7@0x800000e00000 + 0x460 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800000e00000 + 0x464 ] = 0x7e0c02ff		v_mov_b32_e32 v6, 0xe00                                    	
    pgm[7@0x800000e00000 + 0x468 ] = 0x00000e00	;;                                                          	
    pgm[7@0x800000e00000 + 0x46c ] = 0xd8780000		ds_store_b8 v1, v0                                         	
    pgm[7@0x800000e00000 + 0x470 ] = 0x00000001	;;                                                          	
    pgm[7@0x800000e00000 + 0x474 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x478 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000e00000 + 0x47c ] = 0xd8d80000		ds_load_b32 v0, v6                                         	
    pgm[7@0x800000e00000 + 0x480 ] = 0x00000006	;;                                                          	
    pgm[7@0x800000e00000 + 0x484 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800000e00000 + 0x488 ] = 0x30021483		v_lshlrev_b32_e32 v1, 3, v10                               	
    pgm[7@0x800000e00000 + 0x48c ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x490 ] = 0xd65b0000		v_permlane16_b32 v0, v0, 0, 0                              	
    pgm[7@0x800000e00000 + 0x494 ] = 0x02010100	;;                                                          	
    pgm[7@0x800000e00000 + 0x498 ] = 0x85039c03		s_lshr_b32 s3, s3, 28                                      	
    pgm[7@0x800000e00000 + 0x49c ] = 0xbf8700a9		s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x4a0 ] = 0x8103c103		s_add_i32 s3, s3, -1                                       	
    pgm[7@0x800000e00000 + 0x4a4 ] = 0x4c020298		v_sub_nc_u32_e32 v1, 24, v1                                	
    pgm[7@0x800000e00000 + 0x4a8 ] = 0xd5190001		v_lshrrev_b32_e64 v1, v1, 0x1010101                        	
    pgm[7@0x800000e00000 + 0x4ac ] = 0x0001ff01	;;                                                          	
    pgm[7@0x800000e00000 + 0x4b0 ] = 0x01010101	;;                                                          	
    pgm[7@0x800000e00000 + 0x4b4 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x4b8 ] = 0xcc174000		v_dot4_u32_u8 v0, v0, v1, 0                                	
    pgm[7@0x800000e00000 + 0x4bc ] = 0x1a020300	;;                                                          	
    pgm[7@0x800000e00000 + 0x4c0 ] = 0x7e020300		v_mov_b32_e32 v1, v0                                       	
    pgm[7@0x800000e00000 + 0x4c4 ] = 0xd760000c		v_readlane_b32 s12, v0, s3                                 	
    pgm[7@0x800000e00000 + 0x4c8 ] = 0x00000700	;;                                                          	
    pgm[7@0x800000e00000 + 0x4cc ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000e00000 + 0x4d0 ] = 0xd760000e		v_readlane_b32 s14, v1, s11                                	
    pgm[7@0x800000e00000 + 0x4d4 ] = 0x00001701	;;                                                          	
    pgm[7@0x800000e00000 + 0x4d8 ] = 0xbf06800c		s_cmp_eq_u32 s12, 0                                        	
    pgm[7@0x800000e00000 + 0x4dc ] = 0x988880c1		s_cselect_b64 s[8:9], -1, 0                                	
    pgm[7@0x800000e00000 + 0x4e0 ] = 0xbf07800b		s_cmp_lg_u32 s11, 0                                        	
    pgm[7@0x800000e00000 + 0x4e4 ] = 0xbfa1006c		s_cbranch_scc0 108                                         	
    pgm[7@0x800000e00000 + 0x4e8 ] = 0xbe822116		s_and_saveexec_b64 s[2:3], s[22:23]                        	
    pgm[7@0x800000e00000 + 0x4ec ] = 0xbfa50011		s_cbranch_execz 17                                         	
    pgm[7@0x800000e00000 + 0x4f0 ] = 0x818a0a0e		s_sub_i32 s10, s14, s10                                    	
    pgm[7@0x800000e00000 + 0x4f4 ] = 0xbf870099		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x4f8 ] = 0xd71f0000		v_mbcnt_lo_u32_b32 v0, s0, s10                             	
    pgm[7@0x800000e00000 + 0x4fc ] = 0x00001400	;;                                                          	
    pgm[7@0x800000e00000 + 0x500 ] = 0xd7200000		v_mbcnt_hi_u32_b32 v0, s1, v0                              	
    pgm[7@0x800000e00000 + 0x504 ] = 0x00020001	;;                                                          	
    pgm[7@0x800000e00000 + 0x508 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0x50c ] = 0xd72c0001		v_mul_lo_u32 v1, v0, 28                                    	
    pgm[7@0x800000e00000 + 0x510 ] = 0x00013900	;;                                                          	
    pgm[7@0x800000e00000 + 0x514 ] = 0xd8780011		ds_store_b8 v2, v0 offset:17                               	
    pgm[7@0x800000e00000 + 0x518 ] = 0x00000002	;;                                                          	
    pgm[7@0x800000e00000 + 0x51c ] = 0xd8380100		ds_store_2addr_b32 v1, v4, v12 offset1:1                   	
    pgm[7@0x800000e00000 + 0x520 ] = 0x000c0401	;;                                                          	
    pgm[7@0x800000e00000 + 0x524 ] = 0xd8380302		ds_store_2addr_b32 v1, v13, v14 offset0:2 offset1:3        	
    pgm[7@0x800000e00000 + 0x528 ] = 0x000e0d01	;;                                                          	
    pgm[7@0x800000e00000 + 0x52c ] = 0xd8340014		ds_store_b32 v1, v5 offset:20                              	
    pgm[7@0x800000e00000 + 0x530 ] = 0x00000501	;;                                                          	
    pgm[7@0x800000e00000 + 0x534 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000e00000 + 0x538 ] = 0xd4440000		v_cmp_gt_i32_e64 s0, s12, v11                              	
    pgm[7@0x800000e00000 + 0x53c ] = 0x0002160c	;;                                                          	
    pgm[7@0x800000e00000 + 0x540 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x544 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000e00000 + 0x548 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0x54c ] = 0xbe822100		s_and_saveexec_b64 s[2:3], s[0:1]                          	
    pgm[7@0x800000e00000 + 0x550 ] = 0xbfa50006		s_cbranch_execz 6                                          	
    pgm[7@0x800000e00000 + 0x554 ] = 0xd8dc0100		ds_load_2addr_b32 v[4:5], v2 offset1:1                     	
    pgm[7@0x800000e00000 + 0x558 ] = 0x04000002	;;                                                          	
    pgm[7@0x800000e00000 + 0x55c ] = 0xd8dc0302		ds_load_2addr_b32 v[6:7], v2 offset0:2 offset1:3           	
    pgm[7@0x800000e00000 + 0x560 ] = 0x06000002	;;                                                          	
    pgm[7@0x800000e00000 + 0x564 ] = 0xd8d80014		ds_load_b32 v1, v2 offset:20                               	
    pgm[7@0x800000e00000 + 0x568 ] = 0x01000002	;;                                                          	
    pgm[7@0x800000e00000 + 0x56c ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000e00000 + 0x570 ] = 0x7e007081		v_bfrev_b32_e32 v0, 1                                      	
    pgm[7@0x800000e00000 + 0x574 ] = 0xbe822106		s_and_saveexec_b64 s[2:3], s[6:7]                          	
    pgm[7@0x800000e00000 + 0x578 ] = 0xbfa50016		s_cbranch_execz 22                                         	
    pgm[7@0x800000e00000 + 0x57c ] = 0xd8e80011		ds_load_u8 v0, v17 offset:17                               	
    pgm[7@0x800000e00000 + 0x580 ] = 0x00000011	;;                                                          	
    pgm[7@0x800000e00000 + 0x584 ] = 0xd8e80011		ds_load_u8 v2, v16 offset:17                               	
    pgm[7@0x800000e00000 + 0x588 ] = 0x02000010	;;                                                          	
    pgm[7@0x800000e00000 + 0x58c ] = 0xd8e80011		ds_load_u8 v8, v15 offset:17                               	
    pgm[7@0x800000e00000 + 0x590 ] = 0x0800000f	;;                                                          	
    pgm[7@0x800000e00000 + 0x594 ] = 0x360606ff		v_and_b32_e32 v3, 0x700, v3                                	
    pgm[7@0x800000e00000 + 0x598 ] = 0x00000700	;;                                                          	
    pgm[7@0x800000e00000 + 0x59c ] = 0xbf8700a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000e00000 + 0x5a0 ] = 0x160606ff		v_mul_u32_u24_e32 v3, 0x80402, v3                          	
    pgm[7@0x800000e00000 + 0x5a4 ] = 0x00080402	;;                                                          	
    pgm[7@0x800000e00000 + 0x5a8 ] = 0xbf89fc27		s_waitcnt lgkmcnt(2)                                       	
    pgm[7@0x800000e00000 + 0x5ac ] = 0xd6570000		v_and_or_b32 v0, 0x20080200, v3, v0                        	
    pgm[7@0x800000e00000 + 0x5b0 ] = 0x040206ff	;;                                                          	
    pgm[7@0x800000e00000 + 0x5b4 ] = 0x20080200	;;                                                          	
    pgm[7@0x800000e00000 + 0x5b8 ] = 0xbf89fc17		s_waitcnt lgkmcnt(1)                                       	
    pgm[7@0x800000e00000 + 0x5bc ] = 0x3004048a		v_lshlrev_b32_e32 v2, 10, v2                               	
    pgm[7@0x800000e00000 + 0x5c0 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x5c4 ] = 0x30061094		v_lshlrev_b32_e32 v3, 20, v8                               	
    pgm[7@0x800000e00000 + 0x5c8 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0x5cc ] = 0xd6580000		v_or3_b32 v0, v0, v2, v3                                   	
    pgm[7@0x800000e00000 + 0x5d0 ] = 0x040e0500	;;                                                          	
    pgm[7@0x800000e00000 + 0x5d4 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000e00000 + 0x5d8 ] = 0x8d82c108		s_xor_b64 s[2:3], s[8:9], -1                               	
    pgm[7@0x800000e00000 + 0x5dc ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x5e0 ] = 0x8b866a02		s_and_b64 s[6:7], s[2:3], vcc                              	
    pgm[7@0x800000e00000 + 0x5e4 ] = 0xbe822106		s_and_saveexec_b64 s[2:3], s[6:7]                          	
    pgm[7@0x800000e00000 + 0x5e8 ] = 0xbfa50002		s_cbranch_execz 2                                          	
    pgm[7@0x800000e00000 + 0x5ec ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800000e00000 + 0x5f0 ] = 0x00000000	;;                                                          	
    pgm[7@0x800000e00000 + 0x5f4 ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800000e00000 + 0x5f8 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000e00000 + 0x5fc ] = 0xd5010000		v_cndmask_b32_e64 v0, 0, 1, s0                             	
    pgm[7@0x800000e00000 + 0x600 ] = 0x00010280	;;                                                          	
    pgm[7@0x800000e00000 + 0x604 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000e00000 + 0x608 ] = 0x7c9a0080		v_cmp_ne_u32_e32 vcc_lo, 0, v0                             	
    pgm[7@0x800000e00000 + 0x60c ] = 0xbe822100		s_and_saveexec_b64 s[2:3], s[0:1]                          	
    pgm[7@0x800000e00000 + 0x610 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800000e00000 + 0x614 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000e00000 + 0x618 ] = 0x4a00020d		v_add_nc_u32_e32 v0, s13, v1                               	
    pgm[7@0x800000e00000 + 0x61c ] = 0xe0080000		buffer_load_format_xyz v[0:2], v0, s[24:27], 0 idxen       	
    pgm[7@0x800000e00000 + 0x620 ] = 0x80860000	;;                                                          	
    pgm[7@0x800000e00000 + 0x624 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000e00000 + 0x628 ] = 0xbe82196a		s_bcnt1_i32_b64 s2, vcc                                    	
    pgm[7@0x800000e00000 + 0x62c ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x630 ] = 0x81028702		s_add_i32 s2, s2, 7                                        	
    pgm[7@0x800000e00000 + 0x634 ] = 0x8b02ff02		s_and_b32 s2, s2, 0xf8                                     	
    pgm[7@0x800000e00000 + 0x638 ] = 0x000000f8	;;                                                          	
    pgm[7@0x800000e00000 + 0x63c ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000e00000 + 0x640 ] = 0x7c981402		v_cmp_gt_u32_e32 vcc_lo, s2, v10                           	
    pgm[7@0x800000e00000 + 0x644 ] = 0xbe82216a		s_and_saveexec_b64 s[2:3], vcc                             	
    pgm[7@0x800000e00000 + 0x648 ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800000e00000 + 0x64c ] = 0x8b08ff05		s_and_b32 s8, s5, 0x7fff                                   	
    pgm[7@0x800000e00000 + 0x650 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800000e00000 + 0x654 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800000e00000 + 0x658 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800000e00000 + 0x65c ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800000e00000 + 0x660 ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800000e00000 + 0x664 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800000e00000 + 0x668 ] = 0x84088908		s_lshl_b32 s8, s8, 9                                       	
    pgm[7@0x800000e00000 + 0x66c ] = 0xbf890007		s_waitcnt vmcnt(0) lgkmcnt(0)                              	
    pgm[7@0x800000e00000 + 0x670 ] = 0xe0740000		buffer_store_b128 v[0:3], v11, s[4:7], s8 idxen            	
    pgm[7@0x800000e00000 + 0x674 ] = 0x0881000b	;;                                                          	
    pgm[7@0x800000e00000 + 0x678 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000e00000 + 0x67c ] = 0xbf890007		s_waitcnt vmcnt(0) lgkmcnt(0)                              	
    pgm[7@0x800000e00000 + 0x680 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800000e00000 + 0x684 ] = 0xbe822100		s_and_saveexec_b64 s[2:3], s[0:1]                          	
    pgm[7@0x800000e00000 + 0x688 ] = 0xbfa50002		s_cbranch_execz 2                                          	
    pgm[7@0x800000e00000 + 0x68c ] = 0xf80008cf		exp pos0 v4, v5, v6, v7 done                               	
    pgm[7@0x800000e00000 + 0x690 ] = 0x07060504	;;                                                          	
    pgm[7@0x800000e00000 + 0x694 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000e00000 + 0x698 ] = 0x930bff02		s_bfe_u32 s11, s2, 0x90016                                 	
    pgm[7@0x800000e00000 + 0x69c ] = 0x00090016	;;                                                          	
    pgm[7@0x800000e00000 + 0x6a0 ] = 0x8b827e08		s_and_b64 s[2:3], s[8:9], exec                             	
    pgm[7@0x800000e00000 + 0x6a4 ] = 0x98020b80		s_cselect_b32 s2, 0, s11                                   	
    pgm[7@0x800000e00000 + 0x6a8 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000e00000 + 0x6ac ] = 0x84028c02		s_lshl_b32 s2, s2, 12                                      	
    pgm[7@0x800000e00000 + 0x6b0 ] = 0x8c7d0c02		s_or_b32 m0, s2, s12                                       	
    pgm[7@0x800000e00000 + 0x6b4 ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800000e00000 + 0x6b8 ] = 0xbe822116		s_and_saveexec_b64 s[2:3], s[22:23]                        	
    pgm[7@0x800000e00000 + 0x6bc ] = 0xbfa6ff8c		s_cbranch_execnz 65420                                     	
    pgm[7@0x800000e00000 + 0x6c0 ] = 0xbfa0ff9c		s_branch 65436                                             	
    pgm[7@0x800000e00000 + 0x6c4 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0xc68] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2624f8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26252c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262538) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2624e4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262514) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262508) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262520) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2624fc) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2624f4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2624f0) == 0x4000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x1
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262554) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262660) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262664) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262640) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262644) == 0x2580320
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262648) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x26264c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262650) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262654) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262658) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x26265c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262578) == 0x1410f80
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0xc68] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2624f8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26252c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262538) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2624e4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262514) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262508) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262520) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2624fc) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2624f4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2624f0) == 0x4000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x1
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262554) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262660) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262664) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262640) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262644) == 0x2580320
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262648) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x26264c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262650) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262654) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262658) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x26265c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262578) == 0x1410f80
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0xda8] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2626c8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x2626fc) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262708) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2626b4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x2626e4) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x2626d8) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x2626f0) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2626cc) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2626c4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2626c0) == 0x8000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x2
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262714) == 0x12c0190
		BR_X[0:14] == 0x190
		BR_Y[16:30] == 0x12c
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2627a0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2627a4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262780) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262784) == 0x12c0190
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262788) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x26278c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262790) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262794) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262798) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x26279c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262720) == 0x1410fc0
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0xda8] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2626c8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x2626fc) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262708) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2626b4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x2626e4) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x2626d8) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x2626f0) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2626cc) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2626c4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2626c0) == 0x8000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x2
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262714) == 0x12c0190
		BR_X[0:14] == 0x190
		BR_Y[16:30] == 0x12c
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2627a0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2627a4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262780) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262784) == 0x12c0190
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262788) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x26278c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262790) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262794) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262798) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x26279c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262720) == 0x1410fc0
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0xeb0] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2627d0) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262804) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262810) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2627bc) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x2627ec) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x2627e0) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x2627f8) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2627d4) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2627cc) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2627c8) == 0xc000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x3
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x26281c) == 0x9600c8
		BR_X[0:14] == 0xc8
		BR_Y[16:30] == 0x96
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2628a8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2628ac) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262888) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x26288c) == 0x9600c8
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262890) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262894) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262898) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x26289c) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2628a0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2628a4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262828) == 0x1411000
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0xeb0] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2627d0) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262804) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262810) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2627bc) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x2627ec) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x2627e0) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x2627f8) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2627d4) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2627cc) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2627c8) == 0xc000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x3
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x26281c) == 0x9600c8
		BR_X[0:14] == 0xc8
		BR_Y[16:30] == 0x96
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2628a8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2628ac) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262888) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x26288c) == 0x9600c8
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262890) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262894) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262898) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x26289c) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2628a0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2628a4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262828) == 0x1411000
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0xfb8] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2628d8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26290c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262918) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2628c4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x2628f4) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x2628e8) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262900) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2628dc) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2628d4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2628d0) == 0x10000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x4
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262924) == 0x4b0064
		BR_X[0:14] == 0x64
		BR_Y[16:30] == 0x4b
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2629b0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2629b4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262990) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262994) == 0x4b0064
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262998) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x26299c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2629a0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2629a4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2629a8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2629ac) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262930) == 0x1411040
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0xfb8] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2628d8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x26290c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262918) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2628c4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x2628f4) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x2628e8) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262900) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2628dc) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2628d4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2628d0) == 0x10000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x4
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262924) == 0x4b0064
		BR_X[0:14] == 0x64
		BR_Y[16:30] == 0x4b
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x2629b0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x2629b4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262990) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262994) == 0x4b0064
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262998) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x26299c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x2629a0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x2629a4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2629a8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x2629ac) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262930) == 0x1411040
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x10c0] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2629e0) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262a14) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262a20) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2629cc) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x2629fc) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x2629f0) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262a08) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2629e4) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2629dc) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2629d8) == 0x14000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x5
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262a2c) == 0x250032
		BR_X[0:14] == 0x32
		BR_Y[16:30] == 0x25
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262abc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262a98) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262a9c) == 0x250032
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262aa0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262aa4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262aa8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262aac) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262ab0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x262ab4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262a38) == 0x1411080
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x10c0] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x2629e0) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262a14) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262a20) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x2629cc) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x2629fc) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x2629f0) == 0x102f700
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262a08) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x2629e4) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x2629dc) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x2629d8) == 0x14000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x5
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262a2c) == 0x250032
		BR_X[0:14] == 0x32
		BR_Y[16:30] == 0x25
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262abc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262a98) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262a9c) == 0x250032
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262aa0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262aa4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262aa8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262aac) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262ab0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x262ab4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262a38) == 0x1411080
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x11c8] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x262ae8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262b1c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262b28) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x262ad4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262b04) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262af8) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262b10) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x262aec) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x262ae4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x262ae0) == 0x18000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x6
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262b34) == 0x120019
		BR_X[0:14] == 0x19
		BR_Y[16:30] == 0x12
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262bc0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262bc4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262ba0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262ba4) == 0x120019
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262ba8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262bac) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262bb0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262bb4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262bb8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x262bbc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262b40) == 0x14110c0
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x11c8] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x262ae8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262b1c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262b28) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x262ad4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262b04) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262af8) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262b10) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x262aec) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x262ae4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x262ae0) == 0x18000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x6
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262b34) == 0x120019
		BR_X[0:14] == 0x19
		BR_Y[16:30] == 0x12
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262bc0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262bc4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262ba0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262ba4) == 0x120019
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262ba8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262bac) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262bb0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262bb4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262bb8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x262bbc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262b40) == 0x14110c0
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x12d0] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x262bf0) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262c24) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262c30) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x262bdc) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262c0c) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262c00) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262c18) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x262bf4) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x262bec) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x262be8) == 0x1c000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x7
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262c3c) == 0x9000c
		BR_X[0:14] == 0xc
		BR_Y[16:30] == 0x9
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262cc8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262ccc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262ca8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262cac) == 0x9000c
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262cb0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262cb4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262cb8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262cbc) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262cc0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x262cc4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262c48) == 0x1411100
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x12d0] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x262bf0) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262c24) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262c30) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x262bdc) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262c0c) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262c00) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262c18) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x262bf4) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x262bec) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x262be8) == 0x1c000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x7
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262c3c) == 0x9000c
		BR_X[0:14] == 0xc
		BR_Y[16:30] == 0x9
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262cc8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262ccc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262ca8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262cac) == 0x9000c
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262cb0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262cb4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262cb8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262cbc) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262cc0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x262cc4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262c48) == 0x1411100
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x13d8] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x262cf8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262d2c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262d38) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x262ce4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262d14) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262d08) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262d20) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x262cfc) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x262cf4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x262cf0) == 0x20000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x8
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262d44) == 0x40006
		BR_X[0:14] == 0x6
		BR_Y[16:30] == 0x4
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262dd0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262dd4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262db0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262db4) == 0x40006
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262db8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262dbc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262dc0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262dc4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262dc8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x262dcc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262d50) == 0x1411140
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x13d8] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x262cf8) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262d2c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262d38) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x262ce4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262d14) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262d08) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262d20) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x262cfc) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x262cf4) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x262cf0) == 0x20000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x8
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262d44) == 0x40006
		BR_X[0:14] == 0x6
		BR_Y[16:30] == 0x4
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262dd0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262dd4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262db0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262db4) == 0x40006
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262db8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262dbc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262dc0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262dc4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262dc8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x262dcc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262d50) == 0x1411140
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x14e0] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x262e00) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262e34) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262e40) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x262dec) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262e1c) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262e10) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262e28) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x262e04) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x262dfc) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x262df8) == 0x24000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x9
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262e4c) == 0x20003
		BR_X[0:14] == 0x3
		BR_Y[16:30] == 0x2
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262ed8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262edc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262eb8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262ebc) == 0x20003
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262ec0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262ec4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262ec8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262ecc) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262ed0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x262ed4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262e58) == 0x1411180
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x14e0] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x262e00) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262e34) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262e40) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x262dec) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262e1c) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262e10) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262e28) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x262e04) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x262dfc) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x262df8) == 0x24000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x9
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262e4c) == 0x20003
		BR_X[0:14] == 0x3
		BR_Y[16:30] == 0x2
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262ed8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262edc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262eb8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262ebc) == 0x20003
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262ec0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262ec4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262ec8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262ecc) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262ed0) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x262ed4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262e58) == 0x1411180
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x15e8] at 0x7@0x800000400a00, type PS (0), size 132
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x262f08) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262f3c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262f48) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x262ef4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262f24) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262f18) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262f30) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x262f0c) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x262f04) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x262f00) == 0x28000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0xa
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262f54) == 0x10001
		BR_X[0:14] == 0x1
		BR_Y[16:30] == 0x1
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262fe0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262fe4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262fc0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262fc4) == 0x10001
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262fc8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262fcc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262fd0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262fd4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262fd8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x262fdc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262f60) == 0x14111c0
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000400a00 + 0x0   ] = 0xbe800003		s_mov_b32 s0, s3                                           	
    pgm[7@0x800000400a00 + 0x4   ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000400a00 + 0x8   ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000400a00 + 0xc   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000400a00 + 0x10  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x14  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000400a00 + 0x18  ] = 0xbefe0102		s_mov_b64 exec, s[2:3]                                     	
    pgm[7@0x800000400a00 + 0x1c  ] = 0xb0018000		s_movk_i32 s1, 0x8000                                      	
    pgm[7@0x800000400a00 + 0x20  ] = 0xcd000100		v_interp_p10_f32 v0, v5, v8, v5 wait_exp:1                 	
    pgm[7@0x800000400a00 + 0x24  ] = 0x04161105	;;                                                          	
    pgm[7@0x800000400a00 + 0x28  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000400a00 + 0x2c  ] = 0xf40c0200		s_load_b256 s[8:15], s[0:1], 0x400                         	
    pgm[7@0x800000400a00 + 0x30  ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000400a00 + 0x34  ] = 0xf4080000		s_load_b128 s[0:3], s[0:1], 0x430                          	
    pgm[7@0x800000400a00 + 0x38  ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000400a00 + 0x3c  ] = 0xcd000001		v_interp_p10_f32 v1, v6, v8, v6 wait_exp:0                 	
    pgm[7@0x800000400a00 + 0x40  ] = 0x041a1106	;;                                                          	
    pgm[7@0x800000400a00 + 0x44  ] = 0xcd010700		v_interp_p2_f32 v0, v5, v9, v0 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x48  ] = 0x04021305	;;                                                          	
    pgm[7@0x800000400a00 + 0x4c  ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000400a00 + 0x50  ] = 0xcd010701		v_interp_p2_f32 v1, v6, v9, v1 wait_exp:7                  	
    pgm[7@0x800000400a00 + 0x54  ] = 0x04061306	;;                                                          	
    pgm[7@0x800000400a00 + 0x58  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000400a00 + 0x5c  ] = 0xf07c0f04		image_sample_lz v[0:3], v[0:1], s[8:15], s[0:3] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000400a00 + 0x60  ] = 0x00020000	;;                                                          	
    pgm[7@0x800000400a00 + 0x64  ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000400a00 + 0x68  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000400a00 + 0x6c  ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000400a00 + 0x70  ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000400a00 + 0x74  ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000400a00 + 0x78  ] = 0x00000100	;;                                                          	
    pgm[7@0x800000400a00 + 0x7c  ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000400a00 + 0x80  ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x15e8] at 0x7@0x800001000000, type ES (5), size 412
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x262404) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x262f08) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x262f3c) == 0xa18fc4af
		MIP0_HEIGHT[0:13] == 0x4af
		MIP0_WIDTH[14:27] == 0x63f
		MAX_MIP[28:31] == 0xa
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x262f48) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x262ef4) == 0x1024000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x262f24) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x262f18) == 0x0
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x262f30) == 0x0
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x262f0c) == 0x438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x0
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x0
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x262f04) == 0x2800a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x0
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x262f00) == 0x28000000
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0xa
	gfx1101.regCB_COLOR_CONTROL(7@0x26241c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x2623f8) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2620ac) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x262464) == 0x0
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x0
		Z_WRITE_ENABLE[2:2] == 0x0
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x0
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x262060) == 0x4af063f
		X_MAX[0:13] == 0x63f
		Y_MAX[16:29] == 0x4af
	gfx1101.regDB_DEPTH_VIEW(7@0x2620b8) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x262054) == 0x1060200
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x26209c) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2620c4) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2620a8) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x262548) == 0x0
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x0
	gfx1101.regDB_STENCIL_READ_BASE(7@0x262078) == 0x1058000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x262090) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x262080) == 0x1058000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x262098) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x262544) == 0x0
		FORMAT[0:1] == 0x0
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x0
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x0
		ALLOW_EXPCLEAR[27:27] == 0x0
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x0
		ZRANGE_PRECISION[31:31] == 0x0
	gfx1101.regDB_Z_READ_BASE(7@0x262074) == 0x1058000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x26208c) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x26207c) == 0x1058000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x262094) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2624a4) == 0x1ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0xff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x26256c) == 0x1010000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x1
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x262590) == 0x4223d70a
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x262594) == 0x3f80147b
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x262588) == 0x425a4b18
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x26258c) == 0x3f801b4f
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x2625b4) == 0x44480000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x2625b0) == 0x44480000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x2625bc) == 0x44160000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x2625b8) == 0x44160000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x2625c4) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x2625c0) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26248c) == 0x300
		VPORT_X_SCALE_ENA[0:0] == 0x0
		VPORT_X_OFFSET_ENA[1:1] == 0x0
		VPORT_Y_SCALE_ENA[2:2] == 0x0
		VPORT_Y_OFFSET_ENA[3:3] == 0x0
		VPORT_Z_SCALE_ENA[4:4] == 0x0
		VPORT_Z_OFFSET_ENA[5:5] == 0x0
		VTX_XY_FMT[8:8] == 0x1
		VTX_Z_FMT[9:9] == 0x1
		VTX_W0_FMT[10:10] == 0x0
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x262560) == 0x11fc0122
		BINNING_MODE[0:1] == 0x2
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x2
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x2625a4) == 0x40004000
		BR_X[0:14] == 0x4000
		BR_Y[16:30] == 0x4000
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x2625a0) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x2625d4) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x2625d0) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x262f54) == 0x10001
		BR_X[0:14] == 0x1
		BR_Y[16:30] == 0x1
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x262248) == 0x240032
		HW_SCREEN_OFFSET_X[0:8] == 0x32
		HW_SCREEN_OFFSET_Y[16:24] == 0x24
	gfx1101.regPA_SU_LINE_CNTL(7@0x262440) == 0x0
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x262434) == 0x0
		MIN_SIZE[0:15] == 0x0
		MAX_SIZE[16:31] == 0x0
	gfx1101.regPA_SU_POINT_SIZE(7@0x262428) == 0x0
		HEIGHT[0:15] == 0x0
		WIDTH[16:31] == 0x0
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26244c) == 0x80244
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x0
		FACE[2:2] == 0x1
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x262584) == 0x2d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x5
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2624d8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x2622a4) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x261894) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x261898) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2624d4) == 0x20
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x0
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x261fcc) == 0x1
		NUM_INTERP[0:5] == 0x1
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2624c0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x262470) == 0x10000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2624bc) == 0x400a
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x26247c) == 0x202c0002
		VGPRS[0:5] == 0x2
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x1
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2624c4) == 0x22c0003
		VGPRS[0:5] == 0x3
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x262480) == 0x18
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2624c8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x262498) == 0x2bf0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3f
		INST_PREF_SIZE[23:28] == 0x5
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2624b0) == 0x30000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0x3
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262fe0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262fe4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x26236c) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x262370) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x262374) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x262378) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x26237c) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x262380) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x262384) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x262388) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x262fc0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x262fc4) == 0x10001
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x262fc8) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x262fcc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262fd0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262fd4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x262fd8) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x262fdc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x262f60) == 0x14111c0
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x261690) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x262410) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x2623ec) == 0x3
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x262634) == 0x11
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800001000000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800001000000 + 0x4   ] = 0x8b00ff03		s_and_b32 s0, s3, 0xf000000                                	
    pgm[7@0x800001000000 + 0x8   ] = 0x0f000000	;;                                                          	
    pgm[7@0x800001000000 + 0xc   ] = 0xbe840013		s_mov_b32 s4, s19                                          	
    pgm[7@0x800001000000 + 0x10  ] = 0xbf078000		s_cmp_lg_u32 s0, 0                                         	
    pgm[7@0x800001000000 + 0x14  ] = 0xbfa20008		s_cbranch_scc1 8                                           	
    pgm[7@0x800001000000 + 0x18  ] = 0x9300ff02		s_bfe_u32 s0, s2, 0x90016                                  	
    pgm[7@0x800001000000 + 0x1c  ] = 0x00090016	;;                                                          	
    pgm[7@0x800001000000 + 0x20  ] = 0x9301ff02		s_bfe_u32 s1, s2, 0x9000c                                  	
    pgm[7@0x800001000000 + 0x24  ] = 0x0009000c	;;                                                          	
    pgm[7@0x800001000000 + 0x28  ] = 0x84008c00		s_lshl_b32 s0, s0, 12                                      	
    pgm[7@0x800001000000 + 0x2c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x30  ] = 0x8c7d0100		s_or_b32 m0, s0, s1                                        	
    pgm[7@0x800001000000 + 0x34  ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800001000000 + 0x38  ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800001000000 + 0x3c  ] = 0x000100c1	;;                                                          	
    pgm[7@0x800001000000 + 0x40  ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800001000000 + 0x44  ] = 0x00080008	;;                                                          	
    pgm[7@0x800001000000 + 0x48  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x4c  ] = 0xd7200002		v_mbcnt_hi_u32_b32 v2, -1, v2                              	
    pgm[7@0x800001000000 + 0x50  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800001000000 + 0x54  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0x58  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x5c  ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800001000000 + 0x60  ] = 0x32060086		v_lshrrev_b32_e32 v3, 6, v0                                	
    pgm[7@0x800001000000 + 0x64  ] = 0x360000ff		v_and_b32_e32 v0, 0xffff, v0                               	
    pgm[7@0x800001000000 + 0x68  ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800001000000 + 0x6c  ] = 0x30020294		v_lshlrev_b32_e32 v1, 20, v1                               	
    pgm[7@0x800001000000 + 0x70  ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800001000000 + 0x74  ] = 0x360606ff		v_and_b32_e32 v3, 0x3fffc00, v3                            	
    pgm[7@0x800001000000 + 0x78  ] = 0x03fffc00	;;                                                          	
    pgm[7@0x800001000000 + 0x7c  ] = 0xd6580000		v_or3_b32 v0, v0, v3, v1                                   	
    pgm[7@0x800001000000 + 0x80  ] = 0x04060700	;;                                                          	
    pgm[7@0x800001000000 + 0x84  ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800001000000 + 0x88  ] = 0x00000000	;;                                                          	
    pgm[7@0x800001000000 + 0x8c  ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800001000000 + 0x90  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800001000000 + 0x94  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800001000000 + 0x98  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800001000000 + 0x9c  ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0xa0  ] = 0x7c980400		v_cmp_gt_u32_e32 vcc_lo, s0, v2                            	
    pgm[7@0x800001000000 + 0xa4  ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800001000000 + 0xa8  ] = 0xbfa50018		s_cbranch_execz 24                                         	
    pgm[7@0x800001000000 + 0xac  ] = 0xbe800f0a		s_sext_i32_i16 s0, s10                                     	
    pgm[7@0x800001000000 + 0xb0  ] = 0x8601900a		s_ashr_i32 s1, s10, 16                                     	
    pgm[7@0x800001000000 + 0xb4  ] = 0x7e000200		v_mov_b32_e32 v0, s0                                       	
    pgm[7@0x800001000000 + 0xb8  ] = 0x7e020201		v_mov_b32_e32 v1, s1                                       	
    pgm[7@0x800001000000 + 0xbc  ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, 2, v5                                 	
    pgm[7@0x800001000000 + 0xc0  ] = 0x00020a82	;;                                                          	
    pgm[7@0x800001000000 + 0xc4  ] = 0xd44d0006		v_cmp_ne_u32_e64 s6, 1, v5                                 	
    pgm[7@0x800001000000 + 0xc8  ] = 0x00020a81	;;                                                          	
    pgm[7@0x800001000000 + 0xcc  ] = 0xbe820f0b		s_sext_i32_i16 s2, s11                                     	
    pgm[7@0x800001000000 + 0xd0  ] = 0x860a900b		s_ashr_i32 s10, s11, 16                                    	
    pgm[7@0x800001000000 + 0xd4  ] = 0x7e06020d		v_mov_b32_e32 v3, s13                                      	
    pgm[7@0x800001000000 + 0xd8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s2, v0, s0                           	
    pgm[7@0x800001000000 + 0xdc  ] = 0x00020002	;;                                                          	
    pgm[7@0x800001000000 + 0xe0  ] = 0xd5010001		v_cndmask_b32_e64 v1, s10, v1, s6                          	
    pgm[7@0x800001000000 + 0xe4  ] = 0x001a020a	;;                                                          	
    pgm[7@0x800001000000 + 0xe8  ] = 0x7e0a020e		v_mov_b32_e32 v5, s14                                      	
    pgm[7@0x800001000000 + 0xec  ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800001000000 + 0xf0  ] = 0x7e080b00		v_cvt_f32_i32_e32 v4, v0                                   	
    pgm[7@0x800001000000 + 0xf4  ] = 0x7e0c0b01		v_cvt_f32_i32_e32 v6, v1                                   	
    pgm[7@0x800001000000 + 0xf8  ] = 0xd5010000		v_cndmask_b32_e64 v0, s15, v3, s0                          	
    pgm[7@0x800001000000 + 0xfc  ] = 0x0002060f	;;                                                          	
    pgm[7@0x800001000000 + 0x100 ] = 0xbf870004		s_delay_alu instid0(VALU_DEP_4)                            	
    pgm[7@0x800001000000 + 0x104 ] = 0xd5010001		v_cndmask_b32_e64 v1, s16, v5, s6                          	
    pgm[7@0x800001000000 + 0x108 ] = 0x001a0a10	;;                                                          	
    pgm[7@0x800001000000 + 0x10c ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x110 ] = 0x81008703		s_add_i32 s0, s3, 7                                        	
    pgm[7@0x800001000000 + 0x114 ] = 0xbe88017e		s_mov_b64 s[8:9], exec                                     	
    pgm[7@0x800001000000 + 0x118 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800001000000 + 0x11c ] = 0x000000f8	;;                                                          	
    pgm[7@0x800001000000 + 0x120 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800001000000 + 0x124 ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v2                                   	
    pgm[7@0x800001000000 + 0x128 ] = 0x00020400	;;                                                          	
    pgm[7@0x800001000000 + 0x12c ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800001000000 + 0x130 ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800001000000 + 0x134 ] = 0x7e060212		v_mov_b32_e32 v3, s18                                      	
    pgm[7@0x800001000000 + 0x138 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800001000000 + 0x13c ] = 0x000003c0	;;                                                          	
    pgm[7@0x800001000000 + 0x140 ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800001000000 + 0x144 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800001000000 + 0x148 ] = 0x4a0a0400		v_add_nc_u32_e32 v5, s0, v2                                	
    pgm[7@0x800001000000 + 0x14c ] = 0x7e040211		v_mov_b32_e32 v2, s17                                      	
    pgm[7@0x800001000000 + 0x150 ] = 0x8b00ff05		s_and_b32 s0, s5, 0x7fff                                   	
    pgm[7@0x800001000000 + 0x154 ] = 0x00007fff	;;                                                          	
    pgm[7@0x800001000000 + 0x158 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800001000000 + 0x15c ] = 0xbe8500ff		s_mov_b32 s5, 0xc0108000                                   	
    pgm[7@0x800001000000 + 0x160 ] = 0xc0108000	;;                                                          	
    pgm[7@0x800001000000 + 0x164 ] = 0x84008900		s_lshl_b32 s0, s0, 9                                       	
    pgm[7@0x800001000000 + 0x168 ] = 0xe0740000		buffer_store_b128 v[0:3], v5, s[4:7], s0 idxen             	
    pgm[7@0x800001000000 + 0x16c ] = 0x00810005	;;                                                          	
    pgm[7@0x800001000000 + 0x170 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800001000000 + 0x174 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800001000000 + 0x178 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800001000000 + 0x17c ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800001000000 + 0x180 ] = 0xbfa50004		s_cbranch_execz 4                                          	
    pgm[7@0x800001000000 + 0x184 ] = 0x7e0002f2		v_mov_b32_e32 v0, 1.0                                      	
    pgm[7@0x800001000000 + 0x188 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800001000000 + 0x18c ] = 0xf80008cf		exp pos0 v4, v6, v1, v0 done                               	
    pgm[7@0x800001000000 + 0x190 ] = 0x00010604	;;                                                          	
    pgm[7@0x800001000000 + 0x194 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800001000000 + 0x198 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x1934] at 0x7@0x800000c00600, type PS (0), size 1056
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x263014) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x263114) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x263148) == 0xc7c257
		MIP0_HEIGHT[0:13] == 0x257
		MIP0_WIDTH[14:27] == 0x31f
		MAX_MIP[28:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x263154) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x263100) == 0x1002000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x263130) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x263124) == 0x1004300
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x26313c) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x263118) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x263110) == 0x2880a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x1
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x26310c) == 0x0
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x0
	gfx1101.regCB_COLOR_CONTROL(7@0x26302c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x263008) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2631b8) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x263068) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x26316c) == 0x257031f
		X_MAX[0:13] == 0x31f
		Y_MAX[16:29] == 0x257
	gfx1101.regDB_DEPTH_VIEW(7@0x2631c4) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x263160) == 0x104e300
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x2631a8) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2631d0) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2631b4) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x26317c) == 0x20100000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x1
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1101.regDB_STENCIL_READ_BASE(7@0x263184) == 0x104c000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x26319c) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x26318c) == 0x104c000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x2631a4) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x263178) == 0xaa900983
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x18
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x1
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x1
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x5
		ALLOW_EXPCLEAR[27:27] == 0x1
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x1
		ZRANGE_PRECISION[31:31] == 0x1
	gfx1101.regDB_Z_READ_BASE(7@0x263180) == 0x104c000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x263198) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x263188) == 0x104c000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x2631a0) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2630b4) == 0x5ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0x2ff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x2631f4) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x263234) == 0x40a28f5c
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x263238) == 0x3f8028f6
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x26322c) == 0x40d92c60
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x263230) == 0x3f80369d
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x263264) == 0x43c80000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x263260) == 0x43c80000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x26326c) == 0x43960000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x263268) == 0xc3960000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x263274) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x263270) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26309c) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x2631e8) == 0x11fc00a0
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x1
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x263254) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x263250) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x263284) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x263280) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x2631dc) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x263244) == 0x120018
		HW_SCREEN_OFFSET_X[0:8] == 0x18
		HW_SCREEN_OFFSET_Y[16:24] == 0x12
	gfx1101.regPA_SU_LINE_CNTL(7@0x263050) == 0x8
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x263044) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1101.regPA_SU_POINT_SIZE(7@0x263038) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26305c) == 0x80242
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x1
		FACE[2:2] == 0x0
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x263228) == 0x3d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x7
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2630e8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x263290) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x263294) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x263298) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2630e4) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2630f4) == 0x3
		NUM_INTERP[0:5] == 0x3
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2630d0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x263074) == 0xa000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2630cc) == 0xc006
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x263080) == 0x602c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x3
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2630d4) == 0x22c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x263084) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2630d8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x2630a8) == 0x9bc0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3c
		INST_PREF_SIZE[23:28] == 0x13
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2630c0) == 0xa0000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0xa
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262fe0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262fe4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x263308) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x26330c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x263310) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x263314) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x263318) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x26331c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x263320) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x263324) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x263200) == 0x877400
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x263204) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2632fc) == 0xc00001
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x263330) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262fd0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262fd4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2632a4) == 0x14116c0
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x26321c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x263210) == 0x1411200
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x263090) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x263020) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x262ffc) == 0x2
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x2632f0) == 0x4
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000c00600 + 0x0   ] = 0xbe80017e		s_mov_b64 s[0:1], exec                                     	
    pgm[7@0x800000c00600 + 0x4   ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000c00600 + 0x8   ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000c00600 + 0xc   ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[7@0x800000c00600 + 0x10  ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000c00600 + 0x14  ] = 0xbefd0005		s_mov_b32 m0, s5                                           	
    pgm[7@0x800000c00600 + 0x18  ] = 0xbe820003		s_mov_b32 s2, s3                                           	
    pgm[7@0x800000c00600 + 0x1c  ] = 0xce0f0005		lds_param_load v5, attr0.x wait_vdst:15                    	
    pgm[7@0x800000c00600 + 0x20  ] = 0xce0f0106		lds_param_load v6, attr0.y wait_vdst:15                    	
    pgm[7@0x800000c00600 + 0x24  ] = 0xce0f0207		lds_param_load v7, attr0.z wait_vdst:15                    	
    pgm[7@0x800000c00600 + 0x28  ] = 0xce0f0308		lds_param_load v8, attr0.w wait_vdst:15                    	
    pgm[7@0x800000c00600 + 0x2c  ] = 0xce0f0409		lds_param_load v9, attr1.x wait_vdst:15                    	
    pgm[7@0x800000c00600 + 0x30  ] = 0xce0f050a		lds_param_load v10, attr1.y wait_vdst:15                   	
    pgm[7@0x800000c00600 + 0x34  ] = 0xbefe0106		s_mov_b64 exec, s[6:7]                                     	
    pgm[7@0x800000c00600 + 0x38  ] = 0xcd000000		v_interp_p10_f32 v0, v10, v2, v10 wait_exp:0               	
    pgm[7@0x800000c00600 + 0x3c  ] = 0x042a050a	;;                                                          	
    pgm[7@0x800000c00600 + 0x40  ] = 0xcd000701		v_interp_p10_f32 v1, v7, v2, v7 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x44  ] = 0x041e0507	;;                                                          	
    pgm[7@0x800000c00600 + 0x48  ] = 0xcd00070b		v_interp_p10_f32 v11, v6, v2, v6 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x4c  ] = 0x041a0506	;;                                                          	
    pgm[7@0x800000c00600 + 0x50  ] = 0xcd00070c		v_interp_p10_f32 v12, v9, v2, v9 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x54  ] = 0x04260509	;;                                                          	
    pgm[7@0x800000c00600 + 0x58  ] = 0xcd000704		v_interp_p10_f32 v4, v5, v2, v5 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x5c  ] = 0x04160505	;;                                                          	
    pgm[7@0x800000c00600 + 0x60  ] = 0xcd01070f		v_interp_p2_f32 v15, v10, v3, v0 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x64  ] = 0x0402070a	;;                                                          	
    pgm[7@0x800000c00600 + 0x68  ] = 0xcd010700		v_interp_p2_f32 v0, v7, v3, v1 wait_exp:7                  	
    pgm[7@0x800000c00600 + 0x6c  ] = 0x04060707	;;                                                          	
    pgm[7@0x800000c00600 + 0x70  ] = 0xcd000701		v_interp_p10_f32 v1, v8, v2, v8 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x74  ] = 0x04220508	;;                                                          	
    pgm[7@0x800000c00600 + 0x78  ] = 0xcd01070b		v_interp_p2_f32 v11, v6, v3, v11 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x7c  ] = 0x042e0706	;;                                                          	
    pgm[7@0x800000c00600 + 0x80  ] = 0xcd010710		v_interp_p2_f32 v16, v9, v3, v12 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x84  ] = 0x04320709	;;                                                          	
    pgm[7@0x800000c00600 + 0x88  ] = 0x10181f0f		v_mul_f32_e32 v12, v15, v15                                	
    pgm[7@0x800000c00600 + 0x8c  ] = 0x101a0100		v_mul_f32_e32 v13, v0, v0                                  	
    pgm[7@0x800000c00600 + 0x90  ] = 0xcd010704		v_interp_p2_f32 v4, v5, v3, v4 wait_exp:7                  	
    pgm[7@0x800000c00600 + 0x94  ] = 0x04120705	;;                                                          	
    pgm[7@0x800000c00600 + 0x98  ] = 0xcd010711		v_interp_p2_f32 v17, v8, v3, v1 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x9c  ] = 0x04060708	;;                                                          	
    pgm[7@0x800000c00600 + 0xa0  ] = 0x7e1c02f2		v_mov_b32_e32 v14, 1.0                                     	
    pgm[7@0x800000c00600 + 0xa4  ] = 0x56182110		v_fmac_f32_e32 v12, v16, v16                               	
    pgm[7@0x800000c00600 + 0xa8  ] = 0x561a170b		v_fmac_f32_e32 v13, v11, v11                               	
    pgm[7@0x800000c00600 + 0xac  ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[7@0x800000c00600 + 0xb0  ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0xb4  ] = 0x56182311		v_fmac_f32_e32 v12, v17, v17                               	
    pgm[7@0x800000c00600 + 0xb8  ] = 0x561a0904		v_fmac_f32_e32 v13, v4, v4                                 	
    pgm[7@0x800000c00600 + 0xbc  ] = 0xbf870092		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0xc0  ] = 0x7e025d0c		v_rsq_f32_e32 v1, v12                                      	
    pgm[7@0x800000c00600 + 0xc4  ] = 0x7e185d0d		v_rsq_f32_e32 v12, v13                                     	
    pgm[7@0x800000c00600 + 0xc8  ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0xcc  ] = 0x1024030f		v_mul_f32_e32 v18, v15, v1                                 	
    pgm[7@0x800000c00600 + 0xd0  ] = 0x10261900		v_mul_f32_e32 v19, v0, v12                                 	
    pgm[7@0x800000c00600 + 0xd4  ] = 0x10280310		v_mul_f32_e32 v20, v16, v1                                 	
    pgm[7@0x800000c00600 + 0xd8  ] = 0x102a190b		v_mul_f32_e32 v21, v11, v12                                	
    pgm[7@0x800000c00600 + 0xdc  ] = 0x102c0311		v_mul_f32_e32 v22, v17, v1                                 	
    pgm[7@0x800000c00600 + 0xe0  ] = 0x10081904		v_mul_f32_e32 v4, v4, v12                                  	
    pgm[7@0x800000c00600 + 0xe4  ] = 0x10002712		v_mul_f32_e32 v0, v18, v19                                 	
    pgm[7@0x800000c00600 + 0xe8  ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0xec  ] = 0xd6130000		v_fma_f32 v0, -v20, v21, -v0                               	
    pgm[7@0x800000c00600 + 0xf0  ] = 0xa4022b14	;;                                                          	
    pgm[7@0x800000c00600 + 0xf4  ] = 0xd6130000		v_fma_f32 v0, -v22, v4, v0                                 	
    pgm[7@0x800000c00600 + 0xf8  ] = 0x24020916	;;                                                          	
    pgm[7@0x800000c00600 + 0xfc  ] = 0xbefe1d7e		s_wqm_b64 exec, exec                                       	
    pgm[7@0x800000c00600 + 0x100 ] = 0xce000605		lds_param_load v5, attr1.z wait_vdst:0                     	
    pgm[7@0x800000c00600 + 0x104 ] = 0xce000706		lds_param_load v6, attr1.w wait_vdst:0                     	
    pgm[7@0x800000c00600 + 0x108 ] = 0xce000807		lds_param_load v7, attr2.x wait_vdst:0                     	
    pgm[7@0x800000c00600 + 0x10c ] = 0xce000908		lds_param_load v8, attr2.y wait_vdst:0                     	
    pgm[7@0x800000c00600 + 0x110 ] = 0xbefe0106		s_mov_b64 exec, s[6:7]                                     	
    pgm[7@0x800000c00600 + 0x114 ] = 0xd6130001		v_fma_f32 v1, v0, v0, -1.0                                 	
    pgm[7@0x800000c00600 + 0x118 ] = 0x03ce0100	;;                                                          	
    pgm[7@0x800000c00600 + 0x11c ] = 0xcd00000c		v_interp_p10_f32 v12, v8, v2, v8 wait_exp:0                	
    pgm[7@0x800000c00600 + 0x120 ] = 0x04220508	;;                                                          	
    pgm[7@0x800000c00600 + 0x124 ] = 0xb0038000		s_movk_i32 s3, 0x8000                                      	
    pgm[7@0x800000c00600 + 0x128 ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000c00600 + 0x12c ] = 0xf40c0501		s_load_b256 s[20:27], s[2:3], 0x400                        	
    pgm[7@0x800000c00600 + 0x130 ] = 0xf8000400	;;                                                          	
    pgm[7@0x800000c00600 + 0x134 ] = 0xf40c0301		s_load_b256 s[12:19], s[2:3], 0x430                        	
    pgm[7@0x800000c00600 + 0x138 ] = 0xf8000430	;;                                                          	
    pgm[7@0x800000c00600 + 0x13c ] = 0x58021d01		v_fmamk_f32 v1, v1, 0x3fb851ec, v14                        	
    pgm[7@0x800000c00600 + 0x140 ] = 0x3fb851ec	;;                                                          	
    pgm[7@0x800000c00600 + 0x144 ] = 0xcd00070d		v_interp_p10_f32 v13, v6, v2, v6 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x148 ] = 0x041a0506	;;                                                          	
    pgm[7@0x800000c00600 + 0x14c ] = 0xcd000718		v_interp_p10_f32 v24, v7, v2, v7 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x150 ] = 0x041e0507	;;                                                          	
    pgm[7@0x800000c00600 + 0x154 ] = 0xbf8701a3		s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_1) | instid1(VALU_DEP_3)	
    pgm[7@0x800000c00600 + 0x158 ] = 0x7e166701		v_sqrt_f32_e32 v11, v1                                     	
    pgm[7@0x800000c00600 + 0x15c ] = 0x7c280280		v_cmp_gt_f32_e32 vcc_lo, 0, v1                             	
    pgm[7@0x800000c00600 + 0x160 ] = 0xcd010701		v_interp_p2_f32 v1, v6, v3, v13 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x164 ] = 0x04360706	;;                                                          	
    pgm[7@0x800000c00600 + 0x168 ] = 0xbf870143		s_delay_alu instid0(VALU_DEP_3) | instskip(SKIP_3) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x16c ] = 0xcd01070d		v_interp_p2_f32 v13, v7, v3, v24 wait_exp:7                	
    pgm[7@0x800000c00600 + 0x170 ] = 0x04620707	;;                                                          	
    pgm[7@0x800000c00600 + 0x174 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x178 ] = 0x582e1700		v_fmamk_f32 v23, v0, 0x3f99999a, v11                       	
    pgm[7@0x800000c00600 + 0x17c ] = 0x3f99999a	;;                                                          	
    pgm[7@0x800000c00600 + 0x180 ] = 0xcd010700		v_interp_p2_f32 v0, v8, v3, v12 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x184 ] = 0x04320708	;;                                                          	
    pgm[7@0x800000c00600 + 0x188 ] = 0x10160917		v_mul_f32_e32 v11, v23, v4                                 	
    pgm[7@0x800000c00600 + 0x18c ] = 0x10182b17		v_mul_f32_e32 v12, v23, v21                                	
    pgm[7@0x800000c00600 + 0x190 ] = 0xbf870113		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x194 ] = 0x7e005500		v_rcp_f32_e32 v0, v0                                       	
    pgm[7@0x800000c00600 + 0x198 ] = 0xd613000b		v_fma_f32 v11, 0xbf99999a, v22, -v11                       	
    pgm[7@0x800000c00600 + 0x19c ] = 0x842e2cff	;;                                                          	
    pgm[7@0x800000c00600 + 0x1a0 ] = 0xbf99999a	;;                                                          	
    pgm[7@0x800000c00600 + 0x1a4 ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x1a8 ] = 0xd613000c		v_fma_f32 v12, 0xbf99999a, v20, -v12                       	
    pgm[7@0x800000c00600 + 0x1ac ] = 0x843228ff	;;                                                          	
    pgm[7@0x800000c00600 + 0x1b0 ] = 0xbf99999a	;;                                                          	
    pgm[7@0x800000c00600 + 0x1b4 ] = 0xd501000b		v_cndmask_b32_e64 v11, v11, 0, vcc_lo                      	
    pgm[7@0x800000c00600 + 0x1b8 ] = 0x01a9010b	;;                                                          	
    pgm[7@0x800000c00600 + 0x1bc ] = 0xbf870142		s_delay_alu instid0(VALU_DEP_2) | instskip(SKIP_3) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x1c0 ] = 0xd501000c		v_cndmask_b32_e64 v12, v12, 0, vcc_lo                      	
    pgm[7@0x800000c00600 + 0x1c4 ] = 0x01a9010c	;;                                                          	
    pgm[7@0x800000c00600 + 0x1c8 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x1cc ] = 0xd6130001		v_fma_f32 v1, v1, v0, v11                                  	
    pgm[7@0x800000c00600 + 0x1d0 ] = 0x042e0101	;;                                                          	
    pgm[7@0x800000c00600 + 0x1d4 ] = 0xd613000d		v_fma_f32 v13, v13, v0, v12                                	
    pgm[7@0x800000c00600 + 0x1d8 ] = 0x0432010d	;;                                                          	
    pgm[7@0x800000c00600 + 0x1dc ] = 0xd6130000		v_fma_f32 v0, v1, 0.5, 0.5                                 	
    pgm[7@0x800000c00600 + 0x1e0 ] = 0x03c1e101	;;                                                          	
    pgm[7@0x800000c00600 + 0x1e4 ] = 0xbf870002		s_delay_alu instid0(VALU_DEP_2)                            	
    pgm[7@0x800000c00600 + 0x1e8 ] = 0xd6130001		v_fma_f32 v1, v13, 0.5, 0.5                                	
    pgm[7@0x800000c00600 + 0x1ec ] = 0x03c1e10d	;;                                                          	
    pgm[7@0x800000c00600 + 0x1f0 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000c00600 + 0x1f4 ] = 0xf06c0104		image_sample v24, v[0:1], s[20:27], s[12:15] dmask:0x1 dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000c00600 + 0x1f8 ] = 0x0c051800	;;                                                          	
    pgm[7@0x800000c00600 + 0x1fc ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000c00600 + 0x200 ] = 0xf4080501		s_load_b128 s[20:23], s[2:3], 0x450                        	
    pgm[7@0x800000c00600 + 0x204 ] = 0xf8000450	;;                                                          	
    pgm[7@0x800000c00600 + 0x208 ] = 0xf40c0201		s_load_b256 s[8:15], s[2:3], 0x470                         	
    pgm[7@0x800000c00600 + 0x20c ] = 0xf8000470	;;                                                          	
    pgm[7@0x800000c00600 + 0x210 ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000c00600 + 0x214 ] = 0xd6130019		v_fma_f32 v25, v11, v24, v17                               	
    pgm[7@0x800000c00600 + 0x218 ] = 0x0446310b	;;                                                          	
    pgm[7@0x800000c00600 + 0x21c ] = 0xd613001a		v_fma_f32 v26, v12, v24, v16                               	
    pgm[7@0x800000c00600 + 0x220 ] = 0x0442310c	;;                                                          	
    pgm[7@0x800000c00600 + 0x224 ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x228 ] = 0xd6130000		v_fma_f32 v0, v25, 0.5, 0.5                                	
    pgm[7@0x800000c00600 + 0x22c ] = 0x03c1e119	;;                                                          	
    pgm[7@0x800000c00600 + 0x230 ] = 0xd6130001		v_fma_f32 v1, v26, 0.5, 0.5                                	
    pgm[7@0x800000c00600 + 0x234 ] = 0x03c1e11a	;;                                                          	
    pgm[7@0x800000c00600 + 0x238 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000c00600 + 0x23c ] = 0xf06c0704		image_sample v[11:13], v[0:1], s[16:23], s[8:11] dmask:0x7 dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000c00600 + 0x240 ] = 0x08040b00	;;                                                          	
    pgm[7@0x800000c00600 + 0x244 ] = 0x10002717		v_mul_f32_e32 v0, v23, v19                                 	
    pgm[7@0x800000c00600 + 0x248 ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000c00600 + 0x24c ] = 0xf4080401		s_load_b128 s[16:19], s[2:3], 0x490                        	
    pgm[7@0x800000c00600 + 0x250 ] = 0xf8000490	;;                                                          	
    pgm[7@0x800000c00600 + 0x254 ] = 0xf4080201		s_load_b128 s[8:11], s[2:3], 0x4b0                         	
    pgm[7@0x800000c00600 + 0x258 ] = 0xf80004b0	;;                                                          	
    pgm[7@0x800000c00600 + 0x25c ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x260 ] = 0xd6130000		v_fma_f32 v0, 0xbf99999a, v18, -v0                         	
    pgm[7@0x800000c00600 + 0x264 ] = 0x840224ff	;;                                                          	
    pgm[7@0x800000c00600 + 0x268 ] = 0xbf99999a	;;                                                          	
    pgm[7@0x800000c00600 + 0x26c ] = 0xd5010000		v_cndmask_b32_e64 v0, v0, 0, vcc_lo                        	
    pgm[7@0x800000c00600 + 0x270 ] = 0x01a90100	;;                                                          	
    pgm[7@0x800000c00600 + 0x274 ] = 0xbf8700a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x278 ] = 0xd6130000		v_fma_f32 v0, v0, v24, v15                                 	
    pgm[7@0x800000c00600 + 0x27c ] = 0x043e3100	;;                                                          	
    pgm[7@0x800000c00600 + 0x280 ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000c00600 + 0x284 ] = 0x1000010d		v_mul_f32_e32 v0, v13, v0                                  	
    pgm[7@0x800000c00600 + 0x288 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x28c ] = 0x5600350c		v_fmac_f32_e32 v0, v12, v26                                	
    pgm[7@0x800000c00600 + 0x290 ] = 0x5600330b		v_fmac_f32_e32 v0, v11, v25                                	
    pgm[7@0x800000c00600 + 0x294 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x298 ] = 0xd6130001		v_fma_f32 v1, v0, v0, -1.0                                 	
    pgm[7@0x800000c00600 + 0x29c ] = 0x03ce0100	;;                                                          	
    pgm[7@0x800000c00600 + 0x2a0 ] = 0x58021d01		v_fmamk_f32 v1, v1, 0x3f31c71c, v14                        	
    pgm[7@0x800000c00600 + 0x2a4 ] = 0x3f31c71c	;;                                                          	
    pgm[7@0x800000c00600 + 0x2a8 ] = 0xbf8700c1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_3) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x2ac ] = 0x7e1a6701		v_sqrt_f32_e32 v13, v1                                     	
    pgm[7@0x800000c00600 + 0x2b0 ] = 0x7c280280		v_cmp_gt_f32_e32 vcc_lo, 0, v1                             	
    pgm[7@0x800000c00600 + 0x2b4 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x2b8 ] = 0x561a00ff		v_fmac_f32_e32 v13, 0x3f555555, v0                         	
    pgm[7@0x800000c00600 + 0x2bc ] = 0x3f555555	;;                                                          	
    pgm[7@0x800000c00600 + 0x2c0 ] = 0x1000170d		v_mul_f32_e32 v0, v13, v11                                 	
    pgm[7@0x800000c00600 + 0x2c4 ] = 0x1016190d		v_mul_f32_e32 v11, v13, v12                                	
    pgm[7@0x800000c00600 + 0x2c8 ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x2cc ] = 0xd6130000		v_fma_f32 v0, 0x3f555555, v25, -v0                         	
    pgm[7@0x800000c00600 + 0x2d0 ] = 0x840232ff	;;                                                          	
    pgm[7@0x800000c00600 + 0x2d4 ] = 0x3f555555	;;                                                          	
    pgm[7@0x800000c00600 + 0x2d8 ] = 0xd613000b		v_fma_f32 v11, 0x3f555555, v26, -v11                       	
    pgm[7@0x800000c00600 + 0x2dc ] = 0x842e34ff	;;                                                          	
    pgm[7@0x800000c00600 + 0x2e0 ] = 0x3f555555	;;                                                          	
    pgm[7@0x800000c00600 + 0x2e4 ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x2e8 ] = 0xd6130000		v_fma_f32 v0, v0, 0.5, 0.5                                 	
    pgm[7@0x800000c00600 + 0x2ec ] = 0x03c1e100	;;                                                          	
    pgm[7@0x800000c00600 + 0x2f0 ] = 0xd613000b		v_fma_f32 v11, v11, 0.5, 0.5                               	
    pgm[7@0x800000c00600 + 0x2f4 ] = 0x03c1e10b	;;                                                          	
    pgm[7@0x800000c00600 + 0x2f8 ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000c00600 + 0x2fc ] = 0xd5010000		v_cndmask_b32_e64 v0, v0, 0.5, vcc_lo                      	
    pgm[7@0x800000c00600 + 0x300 ] = 0x01a9e100	;;                                                          	
    pgm[7@0x800000c00600 + 0x304 ] = 0xd5010001		v_cndmask_b32_e64 v1, v11, 0.5, vcc_lo                     	
    pgm[7@0x800000c00600 + 0x308 ] = 0x01a9e10b	;;                                                          	
    pgm[7@0x800000c00600 + 0x30c ] = 0x8bfe007e		s_and_b64 exec, exec, s[0:1]                               	
    pgm[7@0x800000c00600 + 0x310 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000c00600 + 0x314 ] = 0xf06c0f04		image_sample v[11:14], v[0:1], s[12:19], s[8:11] dmask:0xf dim:SQ_RSRC_IMG_2D	
    pgm[7@0x800000c00600 + 0x318 ] = 0x08030b00	;;                                                          	
    pgm[7@0x800000c00600 + 0x31c ] = 0xcd000700		v_interp_p10_f32 v0, v5, v2, v5 wait_exp:7                 	
    pgm[7@0x800000c00600 + 0x320 ] = 0x04160505	;;                                                          	
    pgm[7@0x800000c00600 + 0x324 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x328 ] = 0xcd010700		v_interp_p2_f32 v0, v5, v3, v0 wait_exp:7                  	
    pgm[7@0x800000c00600 + 0x32c ] = 0x04020705	;;                                                          	
    pgm[7@0x800000c00600 + 0x330 ] = 0x7e005500		v_rcp_f32_e32 v0, v0                                       	
    pgm[7@0x800000c00600 + 0x334 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x338 ] = 0xd6130001		v_fma_f32 v1, v15, v0, -2.0                                	
    pgm[7@0x800000c00600 + 0x33c ] = 0x03d6010f	;;                                                          	
    pgm[7@0x800000c00600 + 0x340 ] = 0xd6130002		v_fma_f32 v2, v16, v0, -1.0                                	
    pgm[7@0x800000c00600 + 0x344 ] = 0x03ce0110	;;                                                          	
    pgm[7@0x800000c00600 + 0x348 ] = 0xd6130000		v_fma_f32 v0, v17, v0, -1.0                                	
    pgm[7@0x800000c00600 + 0x34c ] = 0x03ce0111	;;                                                          	
    pgm[7@0x800000c00600 + 0x350 ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x354 ] = 0x10060301		v_mul_f32_e32 v3, v1, v1                                   	
    pgm[7@0x800000c00600 + 0x358 ] = 0x56060502		v_fmac_f32_e32 v3, v2, v2                                  	
    pgm[7@0x800000c00600 + 0x35c ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x360 ] = 0x56060100		v_fmac_f32_e32 v3, v0, v0                                  	
    pgm[7@0x800000c00600 + 0x364 ] = 0x7e065d03		v_rsq_f32_e32 v3, v3                                       	
    pgm[7@0x800000c00600 + 0x368 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x36c ] = 0x10020701		v_mul_f32_e32 v1, v1, v3                                   	
    pgm[7@0x800000c00600 + 0x370 ] = 0x10040702		v_mul_f32_e32 v2, v2, v3                                   	
    pgm[7@0x800000c00600 + 0x374 ] = 0x10000700		v_mul_f32_e32 v0, v0, v3                                   	
    pgm[7@0x800000c00600 + 0x378 ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x37c ] = 0x101e0313		v_mul_f32_e32 v15, v19, v1                                 	
    pgm[7@0x800000c00600 + 0x380 ] = 0x561e0515		v_fmac_f32_e32 v15, v21, v2                                	
    pgm[7@0x800000c00600 + 0x384 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x388 ] = 0xd6130003		v_fma_f32 v3, v4, v0, v15 mul:2                            	
    pgm[7@0x800000c00600 + 0x38c ] = 0x0c3e0104	;;                                                          	
    pgm[7@0x800000c00600 + 0x390 ] = 0xd6130001		v_fma_f32 v1, -v3, v19, v1                                 	
    pgm[7@0x800000c00600 + 0x394 ] = 0x24062703	;;                                                          	
    pgm[7@0x800000c00600 + 0x398 ] = 0xd6130002		v_fma_f32 v2, -v3, v21, v2                                 	
    pgm[7@0x800000c00600 + 0x39c ] = 0x240a2b03	;;                                                          	
    pgm[7@0x800000c00600 + 0x3a0 ] = 0xd6130000		v_fma_f32 v0, -v3, v4, v0                                  	
    pgm[7@0x800000c00600 + 0x3a4 ] = 0x24020903	;;                                                          	
    pgm[7@0x800000c00600 + 0x3a8 ] = 0xbf870093		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x3ac ] = 0x10020312		v_mul_f32_e32 v1, v18, v1                                  	
    pgm[7@0x800000c00600 + 0x3b0 ] = 0xd6130001		v_fma_f32 v1, -v20, v2, -v1                                	
    pgm[7@0x800000c00600 + 0x3b4 ] = 0xa4060514	;;                                                          	
    pgm[7@0x800000c00600 + 0x3b8 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x3bc ] = 0xd6130000		v_fma_f32 v0, -v22, v0, v1                                 	
    pgm[7@0x800000c00600 + 0x3c0 ] = 0x24060116	;;                                                          	
    pgm[7@0x800000c00600 + 0x3c4 ] = 0x20000080		v_max_f32_e32 v0, 0, v0                                    	
    pgm[7@0x800000c00600 + 0x3c8 ] = 0xbf8700b1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(VALU_DEP_1)	
    pgm[7@0x800000c00600 + 0x3cc ] = 0x7e004f00		v_log_f32_e32 v0, v0                                       	
    pgm[7@0x800000c00600 + 0x3d0 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x3d4 ] = 0x100000ff		v_mul_f32_e32 v0, 0x42c80000, v0                           	
    pgm[7@0x800000c00600 + 0x3d8 ] = 0x42c80000	;;                                                          	
    pgm[7@0x800000c00600 + 0x3dc ] = 0x7e064b00		v_exp_f32_e32 v3, v0                                       	
    pgm[7@0x800000c00600 + 0x3e0 ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000c00600 + 0x3e4 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x3e8 ] = 0x58001703		v_fmamk_f32 v0, v3, 0x3f4ccccd, v11                        	
    pgm[7@0x800000c00600 + 0x3ec ] = 0x3f4ccccd	;;                                                          	
    pgm[7@0x800000c00600 + 0x3f0 ] = 0x58021903		v_fmamk_f32 v1, v3, 0x3f4ccccd, v12                        	
    pgm[7@0x800000c00600 + 0x3f4 ] = 0x3f4ccccd	;;                                                          	
    pgm[7@0x800000c00600 + 0x3f8 ] = 0x58041b03		v_fmamk_f32 v2, v3, 0x3f4ccccd, v13                        	
    pgm[7@0x800000c00600 + 0x3fc ] = 0x3f4ccccd	;;                                                          	
    pgm[7@0x800000c00600 + 0x400 ] = 0x06061d03		v_add_f32_e32 v3, v3, v14                                  	
    pgm[7@0x800000c00600 + 0x404 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000c00600 + 0x408 ] = 0x5e000300		v_cvt_pk_rtz_f16_f32_e32 v0, v0, v1                        	
    pgm[7@0x800000c00600 + 0x40c ] = 0x5e020702		v_cvt_pk_rtz_f16_f32_e32 v1, v2, v3                        	
    pgm[7@0x800000c00600 + 0x410 ] = 0xf8000803		exp mrt0 v0, v1, off, off done                             	
    pgm[7@0x800000c00600 + 0x414 ] = 0x00000100	;;                                                          	
    pgm[7@0x800000c00600 + 0x418 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000c00600 + 0x41c ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

Shader from 0x7@[0x800000261a00 + 0x1934] at 0x7@0x800000a00000, type ES (5), size 2120
Shader registers (unfiltered):
	gfx1101.regCB_BLEND0_CONTROL(7@0x263014) == 0x0
		COLOR_SRCBLEND[0:4] == 0x0
		COLOR_COMB_FCN[5:7] == 0x0
		COLOR_DESTBLEND[8:12] == 0x0
		ALPHA_SRCBLEND[16:20] == 0x0
		ALPHA_COMB_FCN[21:23] == 0x0
		ALPHA_DESTBLEND[24:28] == 0x0
		SEPARATE_ALPHA_BLEND[29:29] == 0x0
		ENABLE[30:30] == 0x0
		DISABLE_ROP3[31:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB(7@0x263114) == 0x0
		NUM_FRAGMENTS[0:1] == 0x0
		FORCE_DST_ALPHA_1[2:2] == 0x0
		DISABLE_FMASK_NOALLOC_OPT[3:3] == 0x0
		LIMIT_COLOR_FETCH_TO_256B_MAX[4:4] == 0x0
		FORCE_LIMIT_COLOR_SECTOR_TO_256B_MAX[5:5] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB2(7@0x263148) == 0xc7c257
		MIP0_HEIGHT[0:13] == 0x257
		MIP0_WIDTH[14:27] == 0x31f
		MAX_MIP[28:31] == 0x0
	gfx1101.regCB_COLOR0_ATTRIB3(7@0x263154) == 0x4106c000
		MIP0_DEPTH[0:12] == 0x0
		META_LINEAR[13:13] == 0x0
		COLOR_SW_MODE[14:18] == 0x1b
		RESOURCE_TYPE[24:25] == 0x1
		DCC_PIPE_ALIGNED[30:30] == 0x1
	gfx1101.regCB_COLOR0_BASE(7@0x263100) == 0x1002000
	gfx1101.regCB_COLOR0_BASE_EXT(7@0x263130) == 0xffff80
	gfx1101.regCB_COLOR0_DCC_BASE(7@0x263124) == 0x1004300
	gfx1101.regCB_COLOR0_DCC_BASE_EXT(7@0x26313c) == 0xffff80
	gfx1101.regCB_COLOR0_FDCC_CONTROL(7@0x263118) == 0x440438
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_FEA_FORCE[1:1] == 0x0
		MAX_UNCOMPRESSED_BLOCK_SIZE[2:3] == 0x2
		MIN_COMPRESSED_BLOCK_SIZE[4:4] == 0x1
		MAX_COMPRESSED_BLOCK_SIZE[5:6] == 0x1
		COLOR_TRANSFORM[7:8] == 0x0
		INDEPENDENT_64B_BLOCKS[9:9] == 0x0
		INDEPENDENT_128B_BLOCKS[10:10] == 0x1
		DISABLE_CONSTANT_ENCODE_REG[18:18] == 0x1
		ENABLE_CONSTANT_ENCODE_REG_WRITE[19:19] == 0x0
		SKIP_LOW_COMP_RATIO[21:21] == 0x0
		FDCC_ENABLE[22:22] == 0x1
		DCC_COMPRESS_DISABLE[23:23] == 0x0
		FRAGMENT_COMPRESS_DISABLE[24:24] == 0x0
	gfx1101.regCB_COLOR0_INFO(7@0x263110) == 0x2880a
		FORMAT[0:4] == 0xa
		LINEAR_GENERAL[7:7] == 0x0
		NUMBER_TYPE[8:10] == 0x0
		COMP_SWAP[11:12] == 0x1
		BLEND_CLAMP[15:15] == 0x1
		BLEND_BYPASS[16:16] == 0x0
		SIMPLE_FLOAT[17:17] == 0x1
		ROUND_MODE[18:18] == 0x0
		BLEND_OPT_DONT_RD_DST[20:22] == 0x0
		BLEND_OPT_DISCARD_PIXEL[23:25] == 0x0
	gfx1101.regCB_COLOR0_VIEW(7@0x26310c) == 0x0
		SLICE_START[0:12] == 0x0
		SLICE_MAX[13:25] == 0x0
		MIP_LEVEL[26:29] == 0x0
	gfx1101.regCB_COLOR_CONTROL(7@0x26302c) == 0xcc0010
		DISABLE_DUAL_QUAD[0:0] == 0x0
		ENABLE_1FRAG_PS_INVOKE[1:1] == 0x0
		DEGAMMA_ENABLE[3:3] == 0x0
		MODE[4:6] == 0x1
		ROP3[16:23] == 0xcc
	gfx1101.regCB_FDCC_CONTROL(7@0x262184) == 0x3c
		SAMPLE_MASK_TRACKER_DISABLE[0:0] == 0x0
		SAMPLE_MASK_TRACKER_WATERMARK[2:6] == 0xf
		DISABLE_CONSTANT_ENCODE_AC01[8:8] == 0x0
		DISABLE_CONSTANT_ENCODE_SINGLE[9:9] == 0x0
		DISABLE_CONSTANT_ENCODE_REG[10:10] == 0x0
		DISABLE_ELIMFC_SKIP_OF_AC01[12:12] == 0x0
		DISABLE_ELIMFC_SKIP_OF_SINGLE[13:13] == 0x0
		ENABLE_ELIMFC_SKIP_OF_REG[14:14] == 0x0
	gfx1101.regCB_RMI_GL2_CACHE_CONTROL(7@0x261b38) == 0x880004
		DCC_WR_POLICY[0:1] == 0x0
		COLOR_WR_POLICY[2:3] == 0x1
		DCC_RD_POLICY[20:21] == 0x0
		COLOR_RD_POLICY[22:23] == 0x2
		DCC_L3_BYPASS[26:26] == 0x0
		COLOR_L3_BYPASS[27:27] == 0x0
		COLOR_BIG_PAGE[31:31] == 0x0
	gfx1101.regCB_SHADER_MASK(7@0x261fe8) == 0xf
		OUTPUT0_ENABLE[0:3] == 0xf
		OUTPUT1_ENABLE[4:7] == 0x0
		OUTPUT2_ENABLE[8:11] == 0x0
		OUTPUT3_ENABLE[12:15] == 0x0
		OUTPUT4_ENABLE[16:19] == 0x0
		OUTPUT5_ENABLE[20:23] == 0x0
		OUTPUT6_ENABLE[24:27] == 0x0
		OUTPUT7_ENABLE[28:31] == 0x0
	gfx1101.regCB_TARGET_MASK(7@0x262178) == 0xf
		TARGET0_ENABLE[0:3] == 0xf
		TARGET1_ENABLE[4:7] == 0x0
		TARGET2_ENABLE[8:11] == 0x0
		TARGET3_ENABLE[12:15] == 0x0
		TARGET4_ENABLE[16:19] == 0x0
		TARGET5_ENABLE[20:23] == 0x0
		TARGET6_ENABLE[24:27] == 0x0
		TARGET7_ENABLE[28:31] == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE0(7@0x261a40) == 0xffffffff
	gfx1101.regCOMPUTE_DESTINATION_EN_SE1(7@0x261a44) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE2(7@0x261a50) == 0x0
	gfx1101.regCOMPUTE_DESTINATION_EN_SE3(7@0x261a54) == 0x0
	gfx1101.regCOMPUTE_DISPATCH_INTERLEAVE(7@0x261a88) == 0x100
	gfx1101.regCOMPUTE_DISPATCH_TUNNEL(7@0x261a94) == 0x0
		OFF_DELAY[0:9] == 0x0
		IMMEDIATE[10:10] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_X(7@0x261d00) == 0x40
		NUM_THREAD_FULL[0:15] == 0x40
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Y(7@0x261d04) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_NUM_THREAD_Z(7@0x261d08) == 0x1
		NUM_THREAD_FULL[0:15] == 0x1
		NUM_THREAD_PARTIAL[16:31] == 0x0
	gfx1101.regCOMPUTE_PGM_HI(7@0x261a34) == 0x80
	gfx1101.regCOMPUTE_PGM_LO(7@0x261de0) == 0x4004
	gfx1101.regCOMPUTE_PGM_RSRC1(7@0x261dec) == 0x3c0001
		VGPRS[0:5] == 0x1
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x1
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		BULKY[24:24] == 0x0
		FP16_OVFL[26:26] == 0x0
		WGP_MODE[29:29] == 0x0
		MEM_ORDERED[30:30] == 0x0
		FWD_PROGRESS[31:31] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC2(7@0x261df0) == 0x98
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0xc
		TRAP_PRESENT[6:6] == 0x0
		TGID_X_EN[7:7] == 0x1
		TGID_Y_EN[8:8] == 0x0
		TGID_Z_EN[9:9] == 0x0
		TG_SIZE_EN[10:10] == 0x0
		TIDIG_COMP_CNT[11:12] == 0x0
		EXCP_EN_MSB[13:14] == 0x0
		LDS_SIZE[15:23] == 0x0
		EXCP_EN[24:30] == 0x0
	gfx1101.regCOMPUTE_PGM_RSRC3(7@0x261c40) == 0x20
		SHARED_VGPR_CNT[0:3] == 0x0
		INST_PREF_SIZE[4:9] == 0x2
		TRAP_ON_START[10:10] == 0x0
		TRAP_ON_END[11:11] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regCOMPUTE_RESOURCE_LIMITS(7@0x261cf4) == 0x1000000
		WAVES_PER_SH[0:9] == 0x0
		TG_PER_CU[12:15] == 0x0
		LOCK_THRESHOLD[16:21] == 0x0
		SIMD_DEST_CNTL[22:22] == 0x0
		FORCE_SIMD_DIST[23:23] == 0x0
		CU_GROUP_COUNT[24:26] == 0x1
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE4(7@0x261a78) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE5(7@0x261a7c) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE6(7@0x261a80) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_STATIC_THREAD_MGMT_SE7(7@0x261a84) == 0x0
		SA0_CU_EN[0:15] == 0x0
		SA1_CU_EN[16:31] == 0x0
	gfx1101.regCOMPUTE_TMPRING_SIZE(7@0x261c34) == 0x180
		WAVES[0:11] == 0x180
		WAVESIZE[12:26] == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_0(7@0x261a60) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_1(7@0x261a64) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_2(7@0x261a68) == 0x0
	gfx1101.regCOMPUTE_USER_ACCUM_3(7@0x261a6c) == 0x0
	gfx1101.regCOMPUTE_USER_DATA_0(7@0x261c5c) == 0x700600
	gfx1101.regCOMPUTE_USER_DATA_10(7@0x261e10) == 0x30000
	gfx1101.regCOMPUTE_USER_DATA_11(7@0x261e14) == 0x30016fac
	gfx1101.regCOMPUTE_USER_DATA_2(7@0x261dfc) == 0x1411130
	gfx1101.regCOMPUTE_USER_DATA_3(7@0x261c50) == 0x700080
	gfx1101.regCOMPUTE_USER_DATA_4(7@0x261e3c) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_5(7@0x261e40) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_6(7@0x261e44) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_7(7@0x261e48) == 0xfffffff0
	gfx1101.regCOMPUTE_USER_DATA_8(7@0x261e08) == 0x6020000
	gfx1101.regCOMPUTE_USER_DATA_9(7@0x261e0c) == 0x8001
	gfx1101.regDB_ALPHA_TO_MASK(7@0x263008) == 0xaa00
		ALPHA_TO_MASK_ENABLE[0:0] == 0x0
		ALPHA_TO_MASK_OFFSET0[8:9] == 0x2
		ALPHA_TO_MASK_OFFSET1[10:11] == 0x2
		ALPHA_TO_MASK_OFFSET2[12:13] == 0x2
		ALPHA_TO_MASK_OFFSET3[14:15] == 0x2
		OFFSET_ROUND[16:16] == 0x0
	gfx1101.regDB_COUNT_CONTROL(7@0x262120) == 0x4
		PERFECT_ZPASS_COUNTS[1:1] == 0x0
		DISABLE_CONSERVATIVE_ZPASS_COUNTS[2:2] == 0x1
		ENHANCED_CONSERVATIVE_ZPASS_COUNTS[3:3] == 0x0
		SAMPLE_RATE[4:6] == 0x0
		ZPASS_ENABLE[8:11] == 0x0
		ZFAIL_ENABLE[12:15] == 0x0
		SFAIL_ENABLE[16:19] == 0x0
		DBFAIL_ENABLE[20:23] == 0x0
		SLICE_EVEN_ENABLE[24:27] == 0x0
		SLICE_ODD_ENABLE[28:31] == 0x0
	gfx1101.regDB_DEPTH_CLEAR(7@0x2631b8) == 0x3f800000
	gfx1101.regDB_DEPTH_CONTROL(7@0x263068) == 0x36
		STENCIL_ENABLE[0:0] == 0x0
		Z_ENABLE[1:1] == 0x1
		Z_WRITE_ENABLE[2:2] == 0x1
		DEPTH_BOUNDS_ENABLE[3:3] == 0x0
		ZFUNC[4:6] == 0x3
		BACKFACE_ENABLE[7:7] == 0x0
		STENCILFUNC[8:10] == 0x0
		STENCILFUNC_BF[20:22] == 0x0
		ENABLE_COLOR_WRITES_ON_DEPTH_FAIL[30:30] == 0x0
		DISABLE_COLOR_WRITES_ON_DEPTH_PASS[31:31] == 0x0
	gfx1101.regDB_DEPTH_SIZE_XY(7@0x26316c) == 0x257031f
		X_MAX[0:13] == 0x31f
		Y_MAX[16:29] == 0x257
	gfx1101.regDB_DEPTH_VIEW(7@0x2631c4) == 0x0
		SLICE_START[0:10] == 0x0
		SLICE_START_HI[11:12] == 0x0
		SLICE_MAX[13:23] == 0x0
		Z_READ_ONLY[24:24] == 0x0
		STENCIL_READ_ONLY[25:25] == 0x0
		MIPID[26:29] == 0x0
		SLICE_MAX_HI[30:31] == 0x0
	gfx1101.regDB_EQAA(7@0x262160) == 0x130000
		MAX_ANCHOR_SAMPLES[0:2] == 0x0
		PS_ITER_SAMPLES[4:6] == 0x0
		MASK_EXPORT_NUM_SAMPLES[8:10] == 0x0
		ALPHA_TO_MASK_NUM_SAMPLES[12:14] == 0x0
		HIGH_QUALITY_INTERSECTIONS[16:16] == 0x1
		INCOHERENT_EQAA_READS[17:17] == 0x1
		INTERPOLATE_COMP_Z[18:18] == 0x0
		INTERPOLATE_SRC_Z[19:19] == 0x0
		STATIC_ANCHOR_ASSOCIATIONS[20:20] == 0x1
		ALPHA_TO_MASK_EQAA_DISABLE[21:21] == 0x0
		OVERRASTERIZATION_AMOUNT[24:26] == 0x0
		ENABLE_POSTZ_OVERRASTERIZATION[27:27] == 0x0
	gfx1101.regDB_HTILE_DATA_BASE(7@0x263160) == 0x104e300
	gfx1101.regDB_HTILE_DATA_BASE_HI(7@0x2631a8) == 0xffff80
	gfx1101.regDB_HTILE_SURFACE(7@0x2631d0) == 0x40002
		RESERVED_FIELD_1[0:0] == 0x0
		FULL_CACHE[1:1] == 0x1
		RESERVED_FIELD_2[2:2] == 0x0
		RESERVED_FIELD_3[3:3] == 0x0
		RESERVED_FIELD_4[4:9] == 0x0
		RESERVED_FIELD_5[10:15] == 0x0
		DST_OUTSIDE_ZERO_TO_ONE[16:16] == 0x0
		RESERVED_FIELD_6[17:17] == 0x0
		PIPE_ALIGNED[18:18] == 0x1
	gfx1101.regDB_RENDER_CONTROL(7@0x26211c) == 0x10000
		DEPTH_CLEAR_ENABLE[0:0] == 0x0
		STENCIL_CLEAR_ENABLE[1:1] == 0x0
		DEPTH_COPY[2:2] == 0x0
		STENCIL_COPY[3:3] == 0x0
		RESUMMARIZE_ENABLE[4:4] == 0x0
		STENCIL_COMPRESS_DISABLE[5:5] == 0x0
		DEPTH_COMPRESS_DISABLE[6:6] == 0x0
		COPY_CENTROID[7:7] == 0x0
		COPY_SAMPLE[8:11] == 0x0
		DECOMPRESS_ENABLE[12:12] == 0x0
		PS_INVOKE_DISABLE[14:14] == 0x0
		OREO_MODE[16:17] == 0x1
		FORCE_OREO_MODE[18:18] == 0x0
		FORCE_EXPORT_ORDER[19:19] == 0x0
		MAX_ALLOWED_TILES_IN_WAVE[20:23] == 0x0
	gfx1101.regDB_RENDER_OVERRIDE2(7@0x26212c) == 0x8000000
		PARTIAL_SQUAD_LAUNCH_CONTROL[0:1] == 0x0
		PARTIAL_SQUAD_LAUNCH_COUNTDOWN[2:4] == 0x0
		DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION[5:5] == 0x0
		DISABLE_SMEM_EXPCLEAR_OPTIMIZATION[6:6] == 0x0
		DISABLE_COLOR_ON_VALIDATION[7:7] == 0x0
		DECOMPRESS_Z_ON_FLUSH[8:8] == 0x0
		DISABLE_REG_SNOOP[9:9] == 0x0
		DEPTH_BOUNDS_HIER_DEPTH_DISABLE[10:10] == 0x0
		SEPARATE_HIZS_FUNC_ENABLE[11:11] == 0x0
		HIZ_ZFUNC[12:14] == 0x0
		HIS_SFUNC_FF[15:17] == 0x0
		HIS_SFUNC_BF[18:20] == 0x0
		PRESERVE_ZRANGE[21:21] == 0x0
		PRESERVE_SRESULTS[22:22] == 0x0
		DISABLE_FAST_PASS[23:23] == 0x0
		ALLOW_PARTIAL_RES_HIER_KILL[25:25] == 0x0
		CENTROID_COMPUTATION_MODE[27:28] == 0x1
		DISABLE_NOZ[29:29] == 0x0
	gfx1101.regDB_RMI_L2_CACHE_CONTROL(7@0x261b24) == 0xa0045
		Z_WR_POLICY[0:1] == 0x1
		S_WR_POLICY[2:3] == 0x1
		HTILE_WR_POLICY[4:5] == 0x0
		ZPCPSD_WR_POLICY[6:7] == 0x1
		Z_RD_POLICY[16:17] == 0x2
		S_RD_POLICY[18:19] == 0x2
		HTILE_RD_POLICY[20:21] == 0x0
		Z_BIG_PAGE[24:24] == 0x0
		S_BIG_PAGE[25:25] == 0x0
		Z_NOALLOC[26:26] == 0x0
		S_NOALLOC[27:27] == 0x0
		HTILE_NOALLOC[28:28] == 0x0
		ZPCPSD_NOALLOC[29:29] == 0x0
	gfx1101.regDB_SHADER_CONTROL(7@0x262138) == 0x10
		Z_EXPORT_ENABLE[0:0] == 0x0
		STENCIL_TEST_VAL_EXPORT_ENABLE[1:1] == 0x0
		STENCIL_OP_VAL_EXPORT_ENABLE[2:2] == 0x0
		Z_ORDER[4:5] == 0x1
		KILL_ENABLE[6:6] == 0x0
		COVERAGE_TO_MASK_ENABLE[7:7] == 0x0
		MASK_EXPORT_ENABLE[8:8] == 0x0
		EXEC_ON_HIER_FAIL[9:9] == 0x0
		EXEC_ON_NOOP[10:10] == 0x0
		ALPHA_TO_MASK_DISABLE[11:11] == 0x0
		DEPTH_BEFORE_SHADER[12:12] == 0x0
		CONSERVATIVE_Z_EXPORT[13:14] == 0x0
		DUAL_QUAD_DISABLE[15:15] == 0x0
		PRIMITIVE_ORDERED_PIXEL_SHADER[16:16] == 0x0
		PRE_SHADER_DEPTH_COVERAGE_ENABLE[23:23] == 0x0
		OREO_BLEND_ENABLE[24:24] == 0x0
		OVERRIDE_INTRINSIC_RATE_ENABLE[25:25] == 0x0
		OVERRIDE_INTRINSIC_RATE[26:28] == 0x0
	gfx1101.regDB_STENCILREFMASK(7@0x262294) == 0x1000000
		STENCILTESTVAL[0:7] == 0x0
		STENCILMASK[8:15] == 0x0
		STENCILWRITEMASK[16:23] == 0x0
		STENCILOPVAL[24:31] == 0x1
	gfx1101.regDB_STENCILREFMASK_BF(7@0x262298) == 0x1000000
		STENCILTESTVAL_BF[0:7] == 0x0
		STENCILMASK_BF[8:15] == 0x0
		STENCILWRITEMASK_BF[16:23] == 0x0
		STENCILOPVAL_BF[24:31] == 0x1
	gfx1101.regDB_STENCIL_CLEAR(7@0x2631b4) == 0x0
	gfx1101.regDB_STENCIL_INFO(7@0x26317c) == 0x20100000
		FORMAT[0:0] == 0x0
		SW_MODE[4:8] == 0x0
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x0
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		ITERATE_256[20:20] == 0x1
		ALLOW_EXPCLEAR[27:27] == 0x0
		TILE_STENCIL_DISABLE[29:29] == 0x1
	gfx1101.regDB_STENCIL_READ_BASE(7@0x263184) == 0x104c000
	gfx1101.regDB_STENCIL_READ_BASE_HI(7@0x26319c) == 0xffff80
	gfx1101.regDB_STENCIL_WRITE_BASE(7@0x26318c) == 0x104c000
	gfx1101.regDB_STENCIL_WRITE_BASE_HI(7@0x2631a4) == 0xffff80
	gfx1101.regDB_Z_INFO(7@0x263178) == 0xaa900983
		FORMAT[0:1] == 0x3
		NUM_SAMPLES[2:3] == 0x0
		SW_MODE[4:8] == 0x18
		FAULT_BEHAVIOR[9:10] == 0x0
		ITERATE_FLUSH[11:11] == 0x1
		PARTIALLY_RESIDENT[12:12] == 0x0
		RESERVED_FIELD_1[13:15] == 0x0
		MAXMIP[16:19] == 0x0
		ITERATE_256[20:20] == 0x1
		DECOMPRESS_ON_N_ZPLANES[23:26] == 0x5
		ALLOW_EXPCLEAR[27:27] == 0x1
		READ_SIZE[28:28] == 0x0
		TILE_SURFACE_ENABLE[29:29] == 0x1
		ZRANGE_PRECISION[31:31] == 0x1
	gfx1101.regDB_Z_READ_BASE(7@0x263180) == 0x104c000
	gfx1101.regDB_Z_READ_BASE_HI(7@0x263198) == 0xffff80
	gfx1101.regDB_Z_WRITE_BASE(7@0x263188) == 0x104c000
	gfx1101.regDB_Z_WRITE_BASE_HI(7@0x2631a0) == 0xffff80
	gfx1101.regGE_CNTL(7@0x2622c8) == 0x1f810080
		PRIMS_PER_SUBGRP[0:8] == 0x80
		VERTS_PER_SUBGRP[9:17] == 0x80
		BREAK_SUBGRP_AT_EOI[18:18] == 0x0
		PACKET_TO_ONE_PA[19:19] == 0x0
		BREAK_PRIMGRP_AT_EOI[20:20] == 0x0
		PRIM_GRP_SIZE[21:29] == 0xfc
		GCR_DISABLE[30:30] == 0x0
		DIS_PG_SIZE_ADJUST_FOR_STRIP[31:31] == 0x0
	gfx1101.regGE_INDX_OFFSET(7@0x261b9c) == 0x0
	gfx1101.regGE_MAX_OUTPUT_PER_SUBGROUP(7@0x261f2c) == 0x80
	gfx1101.regGE_MAX_VTX_INDX(7@0x261bac) == 0xffffffff
	gfx1101.regGE_MIN_VTX_INDX(7@0x261b98) == 0x0
	gfx1101.regGE_MULTI_PRIM_IB_RESET_EN(7@0x261ba0) == 0x4
		RESET_EN[0:0] == 0x0
		MATCH_ALL_BITS[1:1] == 0x0
		DISABLE_FOR_AUTO_INDEX[2:2] == 0x1
	gfx1101.regGE_NGG_SUBGRP_CNTL(7@0x261f38) == 0x1
		PRIM_AMP_FACTOR[0:8] == 0x1
		THDS_PER_SUBGRP[9:17] == 0x0
	gfx1101.regGE_PC_ALLOC(7@0x2630b4) == 0x5ff
		OVERSUB_EN[0:0] == 0x1
		NUM_PC_LINES[1:10] == 0x2ff
	gfx1101.regGE_STEREO_CNTL(7@0x261bbc) == 0x0
		RT_SLICE[0:2] == 0x0
		VIEWPORT[3:6] == 0x0
		EN_STEREO[8:8] == 0x0
	gfx1101.regGE_USER_VGPR_EN(7@0x261bc8) == 0x0
		EN_USER_VGPR1[0:0] == 0x0
		EN_USER_VGPR2[1:1] == 0x0
		EN_USER_VGPR3[2:2] == 0x0
	gfx1101.regPA_CL_CLIP_CNTL(7@0x2631f4) == 0x1000000
		UCP_ENA_0[0:0] == 0x0
		UCP_ENA_1[1:1] == 0x0
		UCP_ENA_2[2:2] == 0x0
		UCP_ENA_3[3:3] == 0x0
		UCP_ENA_4[4:4] == 0x0
		UCP_ENA_5[5:5] == 0x0
		PS_UCP_Y_SCALE_NEG[13:13] == 0x0
		PS_UCP_MODE[14:15] == 0x0
		CLIP_DISABLE[16:16] == 0x0
		UCP_CULL_ONLY_ENA[17:17] == 0x0
		BOUNDARY_EDGE_FLAG_ENA[18:18] == 0x0
		DX_CLIP_SPACE_DEF[19:19] == 0x0
		DIS_CLIP_ERR_DETECT[20:20] == 0x0
		VTX_KILL_OR[21:21] == 0x0
		DX_RASTERIZATION_KILL[22:22] == 0x0
		DX_LINEAR_ATTR_CLIP_ENA[24:24] == 0x1
		VTE_VPORT_PROVOKE_DISABLE[25:25] == 0x0
		ZCLIP_NEAR_DISABLE[26:26] == 0x0
		ZCLIP_FAR_DISABLE[27:27] == 0x0
		ZCLIP_PROG_NEAR_ENA[28:28] == 0x0
	gfx1101.regPA_CL_GB_HORZ_CLIP_ADJ(7@0x263234) == 0x40a28f5c
	gfx1101.regPA_CL_GB_HORZ_DISC_ADJ(7@0x263238) == 0x3f8028f6
	gfx1101.regPA_CL_GB_VERT_CLIP_ADJ(7@0x26322c) == 0x40d92c60
	gfx1101.regPA_CL_GB_VERT_DISC_ADJ(7@0x263230) == 0x3f80369d
	gfx1101.regPA_CL_NGG_CNTL(7@0x261eec) == 0x78
		VERTEX_REUSE_OFF[0:0] == 0x0
		INDEX_BUF_EDGE_FLAG_ENA[1:1] == 0x0
		VERTEX_REUSE_DEPTH[2:9] == 0x1e
	gfx1101.regPA_CL_VPORT_XOFFSET(7@0x263264) == 0x43c80000
	gfx1101.regPA_CL_VPORT_XSCALE(7@0x263260) == 0x43c80000
	gfx1101.regPA_CL_VPORT_YOFFSET(7@0x26326c) == 0x43960000
	gfx1101.regPA_CL_VPORT_YSCALE(7@0x263268) == 0xc3960000
	gfx1101.regPA_CL_VPORT_ZOFFSET(7@0x263274) == 0x3f000000
	gfx1101.regPA_CL_VPORT_ZSCALE(7@0x263270) == 0x3f000000
	gfx1101.regPA_CL_VRS_CNTL(7@0x261c0c) == 0x201
		VERTEX_RATE_COMBINER_MODE[0:2] == 0x1
		PRIMITIVE_RATE_COMBINER_MODE[3:5] == 0x0
		HTILE_RATE_COMBINER_MODE[6:8] == 0x0
		SAMPLE_ITER_COMBINER_MODE[9:11] == 0x1
		EXPOSE_VRS_PIXELS_MASK[13:13] == 0x0
		CMASK_RATE_HINT_FORCE_ZERO[14:14] == 0x0
	gfx1101.regPA_CL_VS_OUT_CNTL(7@0x2621b0) == 0x60000000
		CLIP_DIST_ENA_0[0:0] == 0x0
		CLIP_DIST_ENA_1[1:1] == 0x0
		CLIP_DIST_ENA_2[2:2] == 0x0
		CLIP_DIST_ENA_3[3:3] == 0x0
		CLIP_DIST_ENA_4[4:4] == 0x0
		CLIP_DIST_ENA_5[5:5] == 0x0
		CLIP_DIST_ENA_6[6:6] == 0x0
		CLIP_DIST_ENA_7[7:7] == 0x0
		CULL_DIST_ENA_0[8:8] == 0x0
		CULL_DIST_ENA_1[9:9] == 0x0
		CULL_DIST_ENA_2[10:10] == 0x0
		CULL_DIST_ENA_3[11:11] == 0x0
		CULL_DIST_ENA_4[12:12] == 0x0
		CULL_DIST_ENA_5[13:13] == 0x0
		CULL_DIST_ENA_6[14:14] == 0x0
		CULL_DIST_ENA_7[15:15] == 0x0
		USE_VTX_POINT_SIZE[16:16] == 0x0
		USE_VTX_EDGE_FLAG[17:17] == 0x0
		USE_VTX_RENDER_TARGET_INDX[18:18] == 0x0
		USE_VTX_VIEWPORT_INDX[19:19] == 0x0
		USE_VTX_KILL_FLAG[20:20] == 0x0
		VS_OUT_MISC_VEC_ENA[21:21] == 0x0
		VS_OUT_CCDIST0_VEC_ENA[22:22] == 0x0
		VS_OUT_CCDIST1_VEC_ENA[23:23] == 0x0
		VS_OUT_MISC_SIDE_BUS_ENA[24:24] == 0x0
		USE_VTX_LINE_WIDTH[27:27] == 0x0
		USE_VTX_VRS_RATE[28:28] == 0x0
		BYPASS_VTX_RATE_COMBINER[29:29] == 0x1
		BYPASS_PRIM_RATE_COMBINER[30:30] == 0x1
	gfx1101.regPA_CL_VTE_CNTL(7@0x26309c) == 0x43f
		VPORT_X_SCALE_ENA[0:0] == 0x1
		VPORT_X_OFFSET_ENA[1:1] == 0x1
		VPORT_Y_SCALE_ENA[2:2] == 0x1
		VPORT_Y_OFFSET_ENA[3:3] == 0x1
		VPORT_Z_SCALE_ENA[4:4] == 0x1
		VPORT_Z_OFFSET_ENA[5:5] == 0x1
		VTX_XY_FMT[8:8] == 0x0
		VTX_Z_FMT[9:9] == 0x0
		VTX_W0_FMT[10:10] == 0x1
		PERFCOUNTER_REF[11:11] == 0x0
	gfx1101.regPA_SC_AA_CONFIG(7@0x262154) == 0x0
		MSAA_NUM_SAMPLES[0:2] == 0x0
		AA_MASK_CENTROID_DTMN[4:4] == 0x0
		MAX_SAMPLE_DIST[13:16] == 0x0
		MSAA_EXPOSED_SAMPLES[20:22] == 0x0
		DETAIL_TO_EXPOSED_MODE[24:25] == 0x0
		COVERAGE_TO_SHADER_SELECT[26:27] == 0x0
		SAMPLE_COVERAGE_ENCODING[28:28] == 0x0
		COVERED_CENTROID_IS_CENTER[29:29] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0(7@0x2620ec) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0(7@0x262104) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0(7@0x2620f8) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0(7@0x262110) == 0x0
		S0_X[0:3] == 0x0
		S0_Y[4:7] == 0x0
		S1_X[8:11] == 0x0
		S1_Y[12:15] == 0x0
		S2_X[16:19] == 0x0
		S2_Y[20:23] == 0x0
		S3_X[24:27] == 0x0
		S3_Y[28:31] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_0(7@0x2631e8) == 0x11fc00a0
		BINNING_MODE[0:1] == 0x0
		BIN_SIZE_X[2:2] == 0x0
		BIN_SIZE_Y[3:3] == 0x0
		BIN_SIZE_X_EXTEND[4:6] == 0x2
		BIN_SIZE_Y_EXTEND[7:9] == 0x1
		CONTEXT_STATES_PER_BIN[10:12] == 0x0
		PERSISTENT_STATES_PER_BIN[13:17] == 0x0
		DISABLE_START_OF_PRIM[18:18] == 0x1
		FPOVS_PER_BATCH[19:26] == 0x3f
		OPTIMAL_BIN_SELECTION[27:27] == 0x0
		FLUSH_ON_BINNING_TRANSITION[28:28] == 0x1
		BIN_MAPPING_MODE[29:30] == 0x0
	gfx1101.regPA_SC_BINNER_CNTL_1(7@0x261b80) == 0x3ff0010
		MAX_ALLOC_COUNT[0:15] == 0x10
		MAX_PRIM_PER_BATCH[16:31] == 0x3ff
	gfx1101.regPA_SC_CENTROID_PRIORITY_0(7@0x2620dc) == 0x0
		DISTANCE_0[0:3] == 0x0
		DISTANCE_1[4:7] == 0x0
		DISTANCE_2[8:11] == 0x0
		DISTANCE_3[12:15] == 0x0
		DISTANCE_4[16:19] == 0x0
		DISTANCE_5[20:23] == 0x0
		DISTANCE_6[24:27] == 0x0
		DISTANCE_7[28:31] == 0x0
	gfx1101.regPA_SC_CENTROID_PRIORITY_1(7@0x2620e0) == 0x0
		DISTANCE_8[0:3] == 0x0
		DISTANCE_9[4:7] == 0x0
		DISTANCE_10[8:11] == 0x0
		DISTANCE_11[12:15] == 0x0
		DISTANCE_12[16:19] == 0x0
		DISTANCE_13[20:23] == 0x0
		DISTANCE_14[24:27] == 0x0
		DISTANCE_15[28:31] == 0x0
	gfx1101.regPA_SC_EDGERULE(7@0x262458) == 0xaaaaa95a
		ER_TRI[0:3] == 0xa
		ER_POINT[4:7] == 0x5
		ER_RECT[8:11] == 0x9
		ER_LINE_LR[12:17] == 0x2a
		ER_LINE_RL[18:23] == 0x2a
		ER_LINE_TB[24:27] == 0xa
		ER_LINE_BT[28:31] == 0xa
	gfx1101.regPA_SC_LINE_CNTL(7@0x262150) == 0x0
		EXPAND_LINE_WIDTH[9:9] == 0x0
		LAST_PIXEL[10:10] == 0x0
		PERPENDICULAR_ENDCAP_ENA[11:11] == 0x0
		DX10_DIAMOND_TEST_ENA[12:12] == 0x0
		EXTRA_DX_DY_PRECISION[13:13] == 0x0
	gfx1101.regPA_SC_LINE_STIPPLE_STATE(7@0x261bd8) == 0x0
		CURRENT_PTR[0:3] == 0x0
		CURRENT_COUNT[8:15] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_0(7@0x261ed4) == 0x22
		MSAA_ENABLE[0:0] == 0x0
		VPORT_SCISSOR_ENABLE[1:1] == 0x1
		LINE_STIPPLE_ENABLE[2:2] == 0x0
		SEND_UNLIT_STILES_TO_PKR[3:3] == 0x0
		ALTERNATE_RBS_PER_TILE[5:5] == 0x1
		COARSE_TILE_STARTS_ON_EVEN_RB[6:6] == 0x0
	gfx1101.regPA_SC_MODE_CNTL_1(7@0x26216c) == 0x760201bc
		WALK_SIZE[0:0] == 0x0
		WALK_ALIGNMENT[1:1] == 0x0
		WALK_ALIGN8_PRIM_FITS_ST[2:2] == 0x1
		WALK_FENCE_ENABLE[3:3] == 0x1
		WALK_FENCE_SIZE[4:6] == 0x3
		SUPERTILE_WALK_ORDER_ENABLE[7:7] == 0x1
		TILE_WALK_ORDER_ENABLE[8:8] == 0x1
		TILE_COVER_DISABLE[9:9] == 0x0
		TILE_COVER_NO_SCISSOR[10:10] == 0x0
		ZMM_LINE_EXTENT[11:11] == 0x0
		ZMM_LINE_OFFSET[12:12] == 0x0
		ZMM_RECT_EXTENT[13:13] == 0x0
		KILL_PIX_POST_HI_Z[14:14] == 0x0
		KILL_PIX_POST_DETAIL_MASK[15:15] == 0x0
		PS_ITER_SAMPLE[16:16] == 0x0
		MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE[17:17] == 0x1
		MULTI_GPU_SUPERTILE_ENABLE[18:18] == 0x0
		GPU_ID_OVERRIDE_ENABLE[19:19] == 0x0
		GPU_ID_OVERRIDE[20:23] == 0x0
		MULTI_GPU_PRIM_DISCARD_ENABLE[24:24] == 0x0
		FORCE_EOV_CNTDWN_ENABLE[25:25] == 0x1
		FORCE_EOV_REZ_ENABLE[26:26] == 0x1
		OUT_OF_ORDER_PRIMITIVE_ENABLE[27:27] == 0x0
		OUT_OF_ORDER_WATER_MARK[28:30] == 0x7
	gfx1101.regPA_SC_NGG_MODE_CNTL(7@0x261b8c) == 0x10
		MAX_DEALLOCS_IN_WAVE[0:10] == 0x10
		DISABLE_FPOG_AND_DEALLOC_CONFLICT[12:12] == 0x0
		DISABLE_MAX_DEALLOC[13:13] == 0x0
		DISABLE_MAX_ATTRIBUTES[14:14] == 0x0
		MAX_FPOVS_IN_WAVE[16:23] == 0x0
		MAX_ATTRIBUTES_IN_WAVE[24:31] == 0x0
	gfx1101.regPA_SC_VPORT_SCISSOR_0_BR(7@0x263254) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SC_VPORT_SCISSOR_0_TL(7@0x263250) == 0x80000000
		TL_X[0:14] == 0x0
		TL_Y[16:30] == 0x0
		WINDOW_OFFSET_DISABLE[31:31] == 0x1
	gfx1101.regPA_SC_VPORT_ZMAX_0(7@0x263284) == 0x3f800000
	gfx1101.regPA_SC_VPORT_ZMIN_0(7@0x263280) == 0x0
	gfx1101.regPA_SC_WINDOW_SCISSOR_BR(7@0x2631dc) == 0x2580320
		BR_X[0:14] == 0x320
		BR_Y[16:30] == 0x258
	gfx1101.regPA_SU_HARDWARE_SCREEN_OFFSET(7@0x263244) == 0x120018
		HW_SCREEN_OFFSET_X[0:8] == 0x18
		HW_SCREEN_OFFSET_Y[16:24] == 0x12
	gfx1101.regPA_SU_LINE_CNTL(7@0x263050) == 0x8
	gfx1101.regPA_SU_LINE_STIPPLE_VALUE(7@0x261bd4) == 0x0
	gfx1101.regPA_SU_POINT_MINMAX(7@0x263044) == 0x80008
		MIN_SIZE[0:15] == 0x8
		MAX_SIZE[16:31] == 0x8
	gfx1101.regPA_SU_POINT_SIZE(7@0x263038) == 0x80008
		HEIGHT[0:15] == 0x8
		WIDTH[16:31] == 0x8
	gfx1101.regPA_SU_PRIM_FILTER_CNTL(7@0x261bf4) == 0xc0000000
		TRIANGLE_FILTER_DISABLE[0:0] == 0x0
		LINE_FILTER_DISABLE[1:1] == 0x0
		POINT_FILTER_DISABLE[2:2] == 0x0
		RECTANGLE_FILTER_DISABLE[3:3] == 0x0
		TRIANGLE_EXPAND_ENA[4:4] == 0x0
		LINE_EXPAND_ENA[5:5] == 0x0
		POINT_EXPAND_ENA[6:6] == 0x0
		RECTANGLE_EXPAND_ENA[7:7] == 0x0
		PRIM_EXPAND_CONSTANT[8:15] == 0x0
		XMAX_RIGHT_EXCLUSION[30:30] == 0x1
		YMAX_BOTTOM_EXCLUSION[31:31] == 0x1
	gfx1101.regPA_SU_SC_MODE_CNTL(7@0x26305c) == 0x80242
		CULL_FRONT[0:0] == 0x0
		CULL_BACK[1:1] == 0x1
		FACE[2:2] == 0x0
		POLY_MODE[3:4] == 0x0
		POLYMODE_FRONT_PTYPE[5:7] == 0x2
		POLYMODE_BACK_PTYPE[8:10] == 0x2
		POLY_OFFSET_FRONT_ENABLE[11:11] == 0x0
		POLY_OFFSET_BACK_ENABLE[12:12] == 0x0
		POLY_OFFSET_PARA_ENABLE[13:13] == 0x0
		VTX_WINDOW_OFFSET_ENABLE[16:16] == 0x0
		PROVOKING_VTX_LAST[19:19] == 0x1
		PERSP_CORR_DIS[20:20] == 0x0
		MULTI_PRIM_IB_ENA[21:21] == 0x0
		RIGHT_TRIANGLE_ALTERNATE_GRADIENT_REF[22:22] == 0x0
		NEW_QUAD_DECOMPOSITION[23:23] == 0x0
		KEEP_TOGETHER_ENABLE[24:24] == 0x0
	gfx1101.regPA_SU_SMALL_PRIM_FILTER_CNTL(7@0x261b50) == 0x1
		SMALL_PRIM_FILTER_ENABLE[0:0] == 0x1
		TRIANGLE_FILTER_DISABLE[1:1] == 0x0
		LINE_FILTER_DISABLE[2:2] == 0x0
		POINT_FILTER_DISABLE[3:3] == 0x0
		RECTANGLE_FILTER_DISABLE[4:4] == 0x0
	gfx1101.regPA_SU_VTX_CNTL(7@0x263228) == 0x3d
		PIX_CENTER[0:0] == 0x1
		ROUND_MODE[1:2] == 0x2
		QUANT_MODE[3:5] == 0x7
	gfx1101.regSPI_ATTRIBUTE_RING_BASE(7@0x262344) == 0x80000000
	gfx1101.regSPI_ATTRIBUTE_RING_SIZE(7@0x262348) == 0x2000b
		MEM_SIZE[0:7] == 0xb
		BIG_PAGE[16:16] == 0x0
		L1_POLICY[17:18] == 0x1
		L2_POLICY[19:20] == 0x0
		LLC_NOALLOC[21:21] == 0x0
		GL1_PERF_COUNTER_DISABLE[22:22] == 0x0
	gfx1101.regSPI_BARYC_CNTL(7@0x261fc0) == 0x1020000
		PERSP_CENTER_CNTL[0:0] == 0x0
		PERSP_CENTROID_CNTL[4:4] == 0x0
		LINEAR_CENTER_CNTL[8:8] == 0x0
		LINEAR_CENTROID_CNTL[12:12] == 0x0
		POS_FLOAT_LOCATION[16:17] == 0x2
		POS_FLOAT_ULC[20:20] == 0x0
		FRONT_FACE_ALL_BITS[24:24] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL1(7@0x26233c) == 0x12355123
		PH_POLL_INTERVAL[0:3] == 0x3
		PH_THROTTLE_BASE[4:7] == 0x2
		PH_THROTTLE_STEP_SIZE[8:11] == 0x1
		SPI_VGPR_THRESHOLD[12:15] == 0x5
		SPI_LDS_THRESHOLD[16:19] == 0x5
		SPI_POLL_INTERVAL[20:23] == 0x3
		SPI_THROTTLE_BASE[24:27] == 0x2
		SPI_THROTTLE_STEP_SIZE[28:31] == 0x1
	gfx1101.regSPI_GS_THROTTLE_CNTL2(7@0x262340) == 0x1544d
		SPI_THROTTLE_MODE[0:1] == 0x1
		GRP_LIFETIME_THRESHOLD[2:5] == 0x3
		GRP_LIFETIME_THRESHOLD_FACTOR[6:7] == 0x1
		GRP_LIFETIME_PENALTY1[8:10] == 0x4
		GRP_LIFETIME_PENALTY2[11:13] == 0x2
		PS_STALL_THRESHOLD[14:15] == 0x1
		PH_MODE[16:16] == 0x1
		RESERVED[17:31] == 0x0
	gfx1101.regSPI_INTERP_CONTROL_0(7@0x261ea4) == 0x869
		FLAT_SHADE_ENA[0:0] == 0x1
		PNT_SPRITE_ENA[1:1] == 0x0
		PNT_SPRITE_OVRD_X[2:4] == 0x2
		PNT_SPRITE_OVRD_Y[5:7] == 0x3
		PNT_SPRITE_OVRD_Z[8:10] == 0x0
		PNT_SPRITE_OVRD_W[11:13] == 0x1
		PNT_SPRITE_TOP_1[14:14] == 0x0
	gfx1101.regSPI_PS_INPUT_ADDR(7@0x2630e8) == 0xf077
		PERSP_SAMPLE_ENA[0:0] == 0x1
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x1
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x1
		LINEAR_CENTER_ENA[5:5] == 0x1
		LINEAR_CENTROID_ENA[6:6] == 0x1
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x1
		ANCILLARY_ENA[13:13] == 0x1
		SAMPLE_COVERAGE_ENA[14:14] == 0x1
		POS_FIXED_PT_ENA[15:15] == 0x1
	gfx1101.regSPI_PS_INPUT_CNTL_0(7@0x263290) == 0x0
		OFFSET[0:5] == 0x0
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_1(7@0x263294) == 0x1
		OFFSET[0:5] == 0x1
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_CNTL_2(7@0x263298) == 0x2
		OFFSET[0:5] == 0x2
		DEFAULT_VAL[8:9] == 0x0
		FLAT_SHADE[10:10] == 0x0
		ROTATE_PC_PTR[11:11] == 0x0
		PRIM_ATTR[12:12] == 0x0
		PT_SPRITE_TEX[17:17] == 0x0
		DUP[18:18] == 0x0
		FP16_INTERP_MODE[19:19] == 0x0
		USE_DEFAULT_ATTR1[20:20] == 0x0
		DEFAULT_VAL_ATTR1[21:22] == 0x0
		PT_SPRITE_TEX_ATTR1[23:23] == 0x0
		ATTR0_VALID[24:24] == 0x0
		ATTR1_VALID[25:25] == 0x0
	gfx1101.regSPI_PS_INPUT_ENA(7@0x2630e4) == 0x2
		PERSP_SAMPLE_ENA[0:0] == 0x0
		PERSP_CENTER_ENA[1:1] == 0x1
		PERSP_CENTROID_ENA[2:2] == 0x0
		PERSP_PULL_MODEL_ENA[3:3] == 0x0
		LINEAR_SAMPLE_ENA[4:4] == 0x0
		LINEAR_CENTER_ENA[5:5] == 0x0
		LINEAR_CENTROID_ENA[6:6] == 0x0
		LINE_STIPPLE_TEX_ENA[7:7] == 0x0
		POS_X_FLOAT_ENA[8:8] == 0x0
		POS_Y_FLOAT_ENA[9:9] == 0x0
		POS_Z_FLOAT_ENA[10:10] == 0x0
		POS_W_FLOAT_ENA[11:11] == 0x0
		FRONT_FACE_ENA[12:12] == 0x0
		ANCILLARY_ENA[13:13] == 0x0
		SAMPLE_COVERAGE_ENA[14:14] == 0x0
		POS_FIXED_PT_ENA[15:15] == 0x0
	gfx1101.regSPI_PS_IN_CONTROL(7@0x2630f4) == 0x3
		NUM_INTERP[0:5] == 0x3
		PARAM_GEN[6:6] == 0x0
		OFFCHIP_PARAM_EN[7:7] == 0x0
		LATE_PC_DEALLOC[8:8] == 0x0
		NUM_PRIM_INTERP[9:13] == 0x0
		BC_OPTIMIZE_DISABLE[14:14] == 0x0
		PS_W32_EN[15:15] == 0x0
	gfx1101.regSPI_SHADER_COL_FORMAT(7@0x261fdc) == 0x4
		COL0_EXPORT_FORMAT[0:3] == 0x4
		COL1_EXPORT_FORMAT[4:7] == 0x0
		COL2_EXPORT_FORMAT[8:11] == 0x0
		COL3_EXPORT_FORMAT[12:15] == 0x0
		COL4_EXPORT_FORMAT[16:19] == 0x0
		COL5_EXPORT_FORMAT[20:23] == 0x0
		COL6_EXPORT_FORMAT[24:27] == 0x0
		COL7_EXPORT_FORMAT[28:31] == 0x0
	gfx1101.regSPI_SHADER_IDX_FORMAT(7@0x261c00) == 0x1
	gfx1101.regSPI_SHADER_PGM_HI_ES(7@0x261ae8) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_GS(7@0x2621f0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_HS(7@0x2621e0) == 0x0
	gfx1101.regSPI_SHADER_PGM_HI_LS(7@0x261b18) == 0x80
	gfx1101.regSPI_SHADER_PGM_HI_PS(7@0x2630d0) == 0x80
	gfx1101.regSPI_SHADER_PGM_LO_ES(7@0x263074) == 0xa000
	gfx1101.regSPI_SHADER_PGM_LO_GS(7@0x2621ec) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_HS(7@0x2621dc) == 0x0
	gfx1101.regSPI_SHADER_PGM_LO_PS(7@0x2630cc) == 0xc006
	gfx1101.regSPI_SHADER_PGM_RSRC1_GS(7@0x263080) == 0x602c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_ENABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x0
		FWD_PROGRESS[26:26] == 0x0
		WGP_MODE[27:27] == 0x0
		GS_VGPR_COMP_CNT[29:30] == 0x3
		FP16_OVFL[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC1_PS(7@0x2630d4) == 0x22c0006
		VGPRS[0:5] == 0x6
		SGPRS[6:9] == 0x0
		PRIORITY[10:11] == 0x0
		FLOAT_MODE[12:19] == 0xc0
		PRIV[20:20] == 0x0
		DX10_CLAMP[21:21] == 0x1
		IEEE_MODE[23:23] == 0x0
		CU_GROUP_DISABLE[24:24] == 0x0
		MEM_ORDERED[25:25] == 0x1
		FWD_PROGRESS[26:26] == 0x0
		LOAD_PROVOKING_VTX[27:27] == 0x0
		FP16_OVFL[29:29] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_GS(7@0x263084) == 0x400028
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x14
		TRAP_PRESENT[6:6] == 0x0
		EXCP_EN[7:15] == 0x0
		ES_VGPR_COMP_CNT[16:17] == 0x0
		OC_LDS_EN[18:18] == 0x0
		LDS_SIZE[19:26] == 0x8
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC2_PS(7@0x2630d8) == 0xa
		SCRATCH_EN[0:0] == 0x0
		USER_SGPR[1:5] == 0x5
		TRAP_PRESENT[6:6] == 0x0
		WAVE_CNT_EN[7:7] == 0x0
		EXTRA_LDS_SIZE[8:15] == 0x0
		EXCP_EN[16:24] == 0x0
		LOAD_COLLISION_WAVEID[25:25] == 0x0
		LOAD_INTRAWAVE_COLLISION[26:26] == 0x0
		USER_SGPR_MSB[27:27] == 0x0
		SHARED_VGPR_CNT[28:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_GS(7@0x261f68) == 0x3ffffd
		CU_EN[0:15] == 0xfffd
		WAVE_LIMIT[16:21] == 0x3f
		LOCK_LOW_THRESHOLD[22:25] == 0x0
		GROUP_FIFO_DEPTH[26:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC3_HS(7@0x261af4) == 0xffff003f
		WAVE_LIMIT[0:5] == 0x3f
		LOCK_LOW_THRESHOLD[6:9] == 0x0
		GROUP_FIFO_DEPTH[10:15] == 0x0
		CU_EN[16:31] == 0xffff
	gfx1101.regSPI_SHADER_PGM_RSRC3_PS(7@0x261aa0) == 0x7f003f
		CU_EN[0:15] == 0x3f
		WAVE_LIMIT[16:21] == 0x3f
		LDS_GROUP_SIZE[22:23] == 0x1
	gfx1101.regSPI_SHADER_PGM_RSRC4_GS(7@0x2630a8) == 0x9bc0001
		CU_EN[0:0] == 0x1
		RESERVED[1:13] == 0x0
		PH_THROTTLE_EN[14:14] == 0x0
		SPI_THROTTLE_EN[15:15] == 0x0
		SPI_SHADER_LATE_ALLOC_GS[16:22] == 0x3c
		INST_PREF_SIZE[23:28] == 0x13
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_PGM_RSRC4_PS(7@0x2630c0) == 0xa0000
		CU_EN[0:15] == 0x0
		INST_PREF_SIZE[16:21] == 0xa
		TRAP_ON_START[29:29] == 0x0
		TRAP_ON_END[30:30] == 0x0
		IMAGE_OP[31:31] == 0x0
	gfx1101.regSPI_SHADER_POS_FORMAT(7@0x261f50) == 0x4
		POS0_EXPORT_FORMAT[0:3] == 0x4
		POS1_EXPORT_FORMAT[4:7] == 0x0
		POS2_EXPORT_FORMAT[8:11] == 0x0
		POS3_EXPORT_FORMAT[12:15] == 0x0
		POS4_EXPORT_FORMAT[16:19] == 0x0
	gfx1101.regSPI_SHADER_REQ_CTRL_PS(7@0x261aac) == 0x7
		SOFT_GROUPING_EN[0:0] == 0x1
		NUMBER_OF_REQUESTS_PER_CU[1:4] == 0x3
		SOFT_GROUPING_ALLOCATION_TIMEOUT[5:8] == 0x0
		HARD_LOCK_HYSTERESIS[9:9] == 0x0
		HARD_LOCK_LOW_THRESHOLD[10:14] == 0x0
		PRODUCER_REQUEST_LOCKOUT[15:15] == 0x0
		GLOBAL_SCANNING_EN[16:16] == 0x0
		ALLOCATION_RATE_THROTTLING_THRESHOLD[17:19] == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_0(7@0x261ad0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_1(7@0x261ad4) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_2(7@0x261ad8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_ESGS_3(7@0x261adc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_0(7@0x261b00) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_1(7@0x261b04) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_2(7@0x261b08) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_LSHS_3(7@0x261b0c) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_0(7@0x261ab8) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_1(7@0x261abc) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_2(7@0x261ac0) == 0x0
	gfx1101.regSPI_SHADER_USER_ACCUM_PS_3(7@0x261ac4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_0(7@0x262214) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_GS_10(7@0x262fe0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_11(7@0x262fe4) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_12(7@0x263308) == 0x1800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_13(7@0x26330c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_14(7@0x263310) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_15(7@0x263314) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_16(7@0x263318) == 0xe00000
	gfx1101.regSPI_SHADER_USER_DATA_GS_17(7@0x26331c) == 0xc8001
	gfx1101.regSPI_SHADER_USER_DATA_GS_18(7@0x263320) == 0x33066
	gfx1101.regSPI_SHADER_USER_DATA_GS_19(7@0x263324) == 0x1003c3ac
	gfx1101.regSPI_SHADER_USER_DATA_GS_2(7@0x263200) == 0x877400
	gfx1101.regSPI_SHADER_USER_DATA_GS_3(7@0x263204) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_4(7@0x2632fc) == 0xc00001
	gfx1101.regSPI_SHADER_USER_DATA_GS_5(7@0x263330) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_6(7@0x262fd0) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_GS_7(7@0x262fd4) == 0x3f800000
	gfx1101.regSPI_SHADER_USER_DATA_GS_8(7@0x2632a4) == 0x14116c0
	gfx1101.regSPI_SHADER_USER_DATA_GS_9(7@0x26321c) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_HS_0(7@0x262220) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_0(7@0x262208) == 0x700600
	gfx1101.regSPI_SHADER_USER_DATA_PS_2(7@0x2621cc) == 0x0
	gfx1101.regSPI_SHADER_USER_DATA_PS_3(7@0x263210) == 0x1411200
	gfx1101.regSPI_SHADER_Z_FORMAT(7@0x261fd8) == 0x0
	gfx1101.regSPI_VS_OUT_CONFIG(7@0x263090) == 0x4
		VS_EXPORT_COUNT[1:5] == 0x2
		NO_PC_EXPORT[7:7] == 0x0
		PRIM_EXPORT_COUNT[8:12] == 0x0
	gfx1101.regSX_BLEND_OPT_CONTROL(7@0x262198) == 0x0
		MRT0_COLOR_OPT_DISABLE[0:0] == 0x0
		MRT0_ALPHA_OPT_DISABLE[1:1] == 0x0
		MRT1_COLOR_OPT_DISABLE[4:4] == 0x0
		MRT1_ALPHA_OPT_DISABLE[5:5] == 0x0
		MRT2_COLOR_OPT_DISABLE[8:8] == 0x0
		MRT2_ALPHA_OPT_DISABLE[9:9] == 0x0
		MRT3_COLOR_OPT_DISABLE[12:12] == 0x0
		MRT3_ALPHA_OPT_DISABLE[13:13] == 0x0
		MRT4_COLOR_OPT_DISABLE[16:16] == 0x0
		MRT4_ALPHA_OPT_DISABLE[17:17] == 0x0
		MRT5_COLOR_OPT_DISABLE[20:20] == 0x0
		MRT5_ALPHA_OPT_DISABLE[21:21] == 0x0
		MRT6_COLOR_OPT_DISABLE[24:24] == 0x0
		MRT6_ALPHA_OPT_DISABLE[25:25] == 0x0
		MRT7_COLOR_OPT_DISABLE[28:28] == 0x0
		MRT7_ALPHA_OPT_DISABLE[29:29] == 0x0
		PIXEN_ZERO_OPT_DISABLE[31:31] == 0x0
	gfx1101.regSX_BLEND_OPT_EPSILON(7@0x262194) == 0x6
		MRT0_EPSILON[0:3] == 0x6
		MRT1_EPSILON[4:7] == 0x0
		MRT2_EPSILON[8:11] == 0x0
		MRT3_EPSILON[12:15] == 0x0
		MRT4_EPSILON[16:19] == 0x0
		MRT5_EPSILON[20:23] == 0x0
		MRT6_EPSILON[24:27] == 0x0
		MRT7_EPSILON[28:31] == 0x0
	gfx1101.regSX_MRT0_BLEND_OPT(7@0x263020) == 0x6000600
		COLOR_SRC_OPT[0:2] == 0x0
		COLOR_DST_OPT[4:6] == 0x0
		COLOR_COMB_FCN[8:10] == 0x6
		ALPHA_SRC_OPT[16:18] == 0x0
		ALPHA_DST_OPT[20:22] == 0x0
		ALPHA_COMB_FCN[24:26] == 0x6
	gfx1101.regSX_PS_DOWNCONVERT(7@0x262190) == 0x5
		MRT0[0:3] == 0x5
		MRT1[4:7] == 0x0
		MRT2[8:11] == 0x0
		MRT3[12:15] == 0x0
		MRT4[16:19] == 0x0
		MRT5[20:23] == 0x0
		MRT6[24:27] == 0x0
		MRT7[28:31] == 0x0
	gfx1101.regSX_PS_DOWNCONVERT_CONTROL(7@0x261b44) == 0xff
		MRT0_FMT_MAPPING_DISABLE[0:0] == 0x1
		MRT1_FMT_MAPPING_DISABLE[1:1] == 0x1
		MRT2_FMT_MAPPING_DISABLE[2:2] == 0x1
		MRT3_FMT_MAPPING_DISABLE[3:3] == 0x1
		MRT4_FMT_MAPPING_DISABLE[4:4] == 0x1
		MRT5_FMT_MAPPING_DISABLE[5:5] == 0x1
		MRT6_FMT_MAPPING_DISABLE[6:6] == 0x1
		MRT7_FMT_MAPPING_DISABLE[7:7] == 0x1
	gfx1101.regTA_BC_BASE_ADDR(7@0x261b28) == 0x1000400
	gfx1101.regTA_BC_BASE_ADDR_HI(7@0x261b2c) == 0x80
	gfx1101.regTA_CS_BC_BASE_ADDR(7@0x261a24) == 0x1000400
	gfx1101.regTA_CS_BC_BASE_ADDR_HI(7@0x261a28) == 0x80
	gfx1101.regVGT_ESGS_RING_ITEMSIZE(7@0x261b68) == 0x1
	gfx1101.regVGT_GS_MAX_VERT_OUT(7@0x261f44) == 0x1
	gfx1101.regVGT_GS_OUT_PRIM_TYPE(7@0x262ffc) == 0x2
	gfx1101.regVGT_HOS_MAX_TESS_LEVEL(7@0x261b5c) == 0x42800000
	gfx1101.regVGT_INSTANCE_BASE_ID(7@0x261bb0) == 0x0
	gfx1101.regVGT_PRIMITIVE_TYPE(7@0x2632f0) == 0x4
	gfx1101.regVGT_SHADER_STAGES_EN(7@0x2622bc) == 0x12010
		LS_EN[0:1] == 0x0
		HS_EN[2:2] == 0x0
		ES_EN[3:4] == 0x2
		GS_EN[5:5] == 0x0
		VS_EN[6:7] == 0x0
		DYNAMIC_HS[8:8] == 0x0
		VS_WAVE_ID_EN[12:12] == 0x0
		PRIMGEN_EN[13:13] == 0x1
		ORDERED_ID_MODE[14:14] == 0x0
		MAX_PRIMGRP_IN_WAVE[15:18] == 0x2
		GS_FAST_LAUNCH[19:20] == 0x0
		HS_W32_EN[21:21] == 0x0
		GS_W32_EN[22:22] == 0x0
		VS_W32_EN[23:23] == 0x0
		NGG_WAVE_ID_EN[24:24] == 0x0
		PRIMGEN_PASSTHRU_EN[25:25] == 0x0
		PRIMGEN_PASSTHRU_NO_MSG[26:26] == 0x0
	gfx1101.regVGT_TESS_DISTRIBUTION(7@0x261b74) == 0xd8808080
		ACCUM_ISOLINE[0:7] == 0x80
		ACCUM_TRI[8:15] == 0x80
		ACCUM_QUAD[16:23] == 0x80
		DONUT_SPLIT[24:28] == 0x18
		TRAP_SPLIT[29:31] == 0x6

Shader program:
    pgm[7@0x800000a00000 + 0x0   ] = 0xbefe01c1		s_mov_b64 exec, -1                                         	
    pgm[7@0x800000a00000 + 0x4   ] = 0xd71f0002		v_mbcnt_lo_u32_b32 v2, -1, 0                               	
    pgm[7@0x800000a00000 + 0x8   ] = 0x000100c1	;;                                                          	
    pgm[7@0x800000a00000 + 0xc   ] = 0xbe840011		s_mov_b32 s4, s17                                          	
    pgm[7@0x800000a00000 + 0x10  ] = 0xbea4000a		s_mov_b32 s36, s10                                         	
    pgm[7@0x800000a00000 + 0x14  ] = 0xbf0c9b0c		s_bitcmp0_b32 s12, 27                                      	
    pgm[7@0x800000a00000 + 0x18  ] = 0xbfa20023		s_cbranch_scc1 35                                          	
    pgm[7@0x800000a00000 + 0x1c  ] = 0x7e080281		v_mov_b32_e32 v4, 1                                        	
    pgm[7@0x800000a00000 + 0x20  ] = 0xbf8704b1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x24  ] = 0x7c9a0880		v_cmp_ne_u32_e32 vcc_lo, 0, v4                             	
    pgm[7@0x800000a00000 + 0x28  ] = 0xd7200004		v_mbcnt_hi_u32_b32 v4, -1, v2                              	
    pgm[7@0x800000a00000 + 0x2c  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800000a00000 + 0x30  ] = 0xbe80096a		s_ctz_i32_b64 s0, vcc                                      	
    pgm[7@0x800000a00000 + 0x34  ] = 0x8980c000		s_min_u32 s0, s0, 64                                       	
    pgm[7@0x800000a00000 + 0x38  ] = 0xbf870481		s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1)    	
    pgm[7@0x800000a00000 + 0x3c  ] = 0x7c940800		v_cmp_eq_u32_e32 vcc_lo, s0, v4                            	
    pgm[7@0x800000a00000 + 0x40  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800000a00000 + 0x44  ] = 0xbfa50017		s_cbranch_execz 23                                         	
    pgm[7@0x800000a00000 + 0x48  ] = 0xbe86017e		s_mov_b64 s[6:7], exec                                     	
    pgm[7@0x800000a00000 + 0x4c  ] = 0xbf870099		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x50  ] = 0xd71f0004		v_mbcnt_lo_u32_b32 v4, s6, 0                               	
    pgm[7@0x800000a00000 + 0x54  ] = 0x00010006	;;                                                          	
    pgm[7@0x800000a00000 + 0x58  ] = 0xd7200004		v_mbcnt_hi_u32_b32 v4, s7, v4                              	
    pgm[7@0x800000a00000 + 0x5c  ] = 0x00020807	;;                                                          	
    pgm[7@0x800000a00000 + 0x60  ] = 0xbf8704a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x64  ] = 0x7c940880		v_cmp_eq_u32_e32 vcc_lo, 0, v4                             	
    pgm[7@0x800000a00000 + 0x68  ] = 0x8b8a6a7e		s_and_b64 s[10:11], exec, vcc                              	
    pgm[7@0x800000a00000 + 0x6c  ] = 0xbefe010a		s_mov_b64 exec, s[10:11]                                   	
    pgm[7@0x800000a00000 + 0x70  ] = 0xbfa5000c		s_cbranch_execz 12                                         	
    pgm[7@0x800000a00000 + 0x74  ] = 0xb0098000		s_movk_i32 s9, 0x8000                                      	
    pgm[7@0x800000a00000 + 0x78  ] = 0x930eff03		s_bfe_u32 s14, s3, 0x80008                                 	
    pgm[7@0x800000a00000 + 0x7c  ] = 0x00080008	;;                                                          	
    pgm[7@0x800000a00000 + 0x80  ] = 0xf4080204		s_load_b128 s[8:11], s[8:9], 0xd0                          	
    pgm[7@0x800000a00000 + 0x84  ] = 0xf80000d0	;;                                                          	
    pgm[7@0x800000a00000 + 0x88  ] = 0xbe861906		s_bcnt1_i32_b64 s6, s[6:7]                                 	
    pgm[7@0x800000a00000 + 0x8c  ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x90  ] = 0x9606060e		s_mul_i32 s6, s14, s6                                      	
    pgm[7@0x800000a00000 + 0x94  ] = 0x7e080206		v_mov_b32_e32 v4, s6                                       	
    pgm[7@0x800000a00000 + 0x98  ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x9c  ] = 0xe0d40010		buffer_atomic_add_u32 v4, off, s[8:11], 0 offset:16        	
    pgm[7@0x800000a00000 + 0xa0  ] = 0x80020400	;;                                                          	
    pgm[7@0x800000a00000 + 0xa4  ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800000a00000 + 0xa8  ] = 0xd720000e		v_mbcnt_hi_u32_b32 v14, -1, v2                             	
    pgm[7@0x800000a00000 + 0xac  ] = 0x000204c1	;;                                                          	
    pgm[7@0x800000a00000 + 0xb0  ] = 0x8b00ff03		s_and_b32 s0, s3, 0xff                                     	
    pgm[7@0x800000a00000 + 0xb4  ] = 0x000000ff	;;                                                          	
    pgm[7@0x800000a00000 + 0xb8  ] = 0xbf870481		s_delay_alu instid0(VALU_DEP_1) | instid1(SALU_CYCLE_1)    	
    pgm[7@0x800000a00000 + 0xbc  ] = 0x7c981c00		v_cmp_gt_u32_e32 vcc_lo, s0, v14                           	
    pgm[7@0x800000a00000 + 0xc0  ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800000a00000 + 0xc4  ] = 0xbfa50024		s_cbranch_execz 36                                         	
    pgm[7@0x800000a00000 + 0xc8  ] = 0x4a040a0d		v_add_nc_u32_e32 v2, s13, v5                               	
    pgm[7@0x800000a00000 + 0xcc  ] = 0xbea700ff		s_mov_b32 s39, 0x30016fac                                  	
    pgm[7@0x800000a00000 + 0xd0  ] = 0x30016fac	;;                                                          	
    pgm[7@0x800000a00000 + 0xd4  ] = 0xb0260100		s_movk_i32 s38, 0x100                                      	
    pgm[7@0x800000a00000 + 0xd8  ] = 0xbea500ff		s_mov_b32 s37, 0x8000                                      	
    pgm[7@0x800000a00000 + 0xdc  ] = 0x00008000	;;                                                          	
    pgm[7@0x800000a00000 + 0xe0  ] = 0xe0080000		buffer_load_format_xyz v[6:8], v2, s[20:23], 0 idxen       	
    pgm[7@0x800000a00000 + 0xe4  ] = 0x80850602	;;                                                          	
    pgm[7@0x800000a00000 + 0xe8  ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000a00000 + 0xec  ] = 0xf42c0a12		s_buffer_load_b256 s[40:47], s[36:39], null                	
    pgm[7@0x800000a00000 + 0xf0  ] = 0xf8000000	;;                                                          	
    pgm[7@0x800000a00000 + 0xf4  ] = 0xf42c0c12		s_buffer_load_b256 s[48:55], s[36:39], 0x20                	
    pgm[7@0x800000a00000 + 0xf8  ] = 0xf8000020	;;                                                          	
    pgm[7@0x800000a00000 + 0xfc  ] = 0xbf890007		s_waitcnt vmcnt(0) lgkmcnt(0)                              	
    pgm[7@0x800000a00000 + 0x100 ] = 0x10040e2c		v_mul_f32_e32 v2, s44, v7                                  	
    pgm[7@0x800000a00000 + 0x104 ] = 0x10120e2d		v_mul_f32_e32 v9, s45, v7                                  	
    pgm[7@0x800000a00000 + 0x108 ] = 0x10160e2e		v_mul_f32_e32 v11, s46, v7                                 	
    pgm[7@0x800000a00000 + 0x10c ] = 0x100e0e2f		v_mul_f32_e32 v7, s47, v7                                  	
    pgm[7@0x800000a00000 + 0x110 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000a00000 + 0x114 ] = 0x56040c28		v_fmac_f32_e32 v2, s40, v6                                 	
    pgm[7@0x800000a00000 + 0x118 ] = 0x56120c29		v_fmac_f32_e32 v9, s41, v6                                 	
    pgm[7@0x800000a00000 + 0x11c ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000a00000 + 0x120 ] = 0x56160c2a		v_fmac_f32_e32 v11, s42, v6                                	
    pgm[7@0x800000a00000 + 0x124 ] = 0x560e0c2b		v_fmac_f32_e32 v7, s43, v6                                 	
    pgm[7@0x800000a00000 + 0x128 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000a00000 + 0x12c ] = 0x56041030		v_fmac_f32_e32 v2, s48, v8                                 	
    pgm[7@0x800000a00000 + 0x130 ] = 0x56121031		v_fmac_f32_e32 v9, s49, v8                                 	
    pgm[7@0x800000a00000 + 0x134 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000a00000 + 0x138 ] = 0x56161032		v_fmac_f32_e32 v11, s50, v8                                	
    pgm[7@0x800000a00000 + 0x13c ] = 0x560e1033		v_fmac_f32_e32 v7, s51, v8                                 	
    pgm[7@0x800000a00000 + 0x140 ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000a00000 + 0x144 ] = 0x06080434		v_add_f32_e32 v4, s52, v2                                  	
    pgm[7@0x800000a00000 + 0x148 ] = 0x06141235		v_add_f32_e32 v10, s53, v9                                 	
    pgm[7@0x800000a00000 + 0x14c ] = 0xbf870214		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_4)	
    pgm[7@0x800000a00000 + 0x150 ] = 0x06161636		v_add_f32_e32 v11, s54, v11                                	
    pgm[7@0x800000a00000 + 0x154 ] = 0x06180e37		v_add_f32_e32 v12, s55, v7                                 	
    pgm[7@0x800000a00000 + 0x158 ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800000a00000 + 0x15c ] = 0x85009203		s_lshr_b32 s0, s3, 18                                      	
    pgm[7@0x800000a00000 + 0x160 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x164 ] = 0x8b00ff00		s_and_b32 s0, s0, 0x3c0                                    	
    pgm[7@0x800000a00000 + 0x168 ] = 0x000003c0	;;                                                          	
    pgm[7@0x800000a00000 + 0x16c ] = 0x4a1e1c00		v_add_nc_u32_e32 v15, s0, v14                              	
    pgm[7@0x800000a00000 + 0x170 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000a00000 + 0x174 ] = 0x16041e9c		v_mul_u32_u24_e32 v2, 28, v15                              	
    pgm[7@0x800000a00000 + 0x178 ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800000a00000 + 0x17c ] = 0xbfa5000b		s_cbranch_execz 11                                         	
    pgm[7@0x800000a00000 + 0x180 ] = 0x7e0c550c		v_rcp_f32_e32 v6, v12                                      	
    pgm[7@0x800000a00000 + 0x184 ] = 0x7e100280		v_mov_b32_e32 v8, 0                                        	
    pgm[7@0x800000a00000 + 0x188 ] = 0xbf880fff		s_waitcnt_depctr 0xfff                                     	
    pgm[7@0x800000a00000 + 0x18c ] = 0x100e0d04		v_mul_f32_e32 v7, v4, v6                                   	
    pgm[7@0x800000a00000 + 0x190 ] = 0x100c0d0a		v_mul_f32_e32 v6, v10, v6                                  	
    pgm[7@0x800000a00000 + 0x194 ] = 0xd8380100		ds_store_2addr_b32 v2, v7, v6 offset1:1                    	
    pgm[7@0x800000a00000 + 0x198 ] = 0x00060702	;;                                                          	
    pgm[7@0x800000a00000 + 0x19c ] = 0xd834000c		ds_store_b32 v2, v12 offset:12                             	
    pgm[7@0x800000a00000 + 0x1a0 ] = 0x00000c02	;;                                                          	
    pgm[7@0x800000a00000 + 0x1a4 ] = 0xd8780010		ds_store_b8 v2, v8 offset:16                               	
    pgm[7@0x800000a00000 + 0x1a8 ] = 0x00000802	;;                                                          	
    pgm[7@0x800000a00000 + 0x1ac ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800000a00000 + 0x1b0 ] = 0x9300ff03		s_bfe_u32 s0, s3, 0x80008                                  	
    pgm[7@0x800000a00000 + 0x1b4 ] = 0x00080008	;;                                                          	
    pgm[7@0x800000a00000 + 0x1b8 ] = 0xbe9e0180		s_mov_b64 s[30:31], 0                                      	
    pgm[7@0x800000a00000 + 0x1bc ] = 0xd44c0000		v_cmp_gt_u32_e64 s0, s0, v14                               	
    pgm[7@0x800000a00000 + 0x1c0 ] = 0x00021c00	;;                                                          	
    pgm[7@0x800000a00000 + 0x1c4 ] = 0xbe860180		s_mov_b64 s[6:7], 0                                        	
    pgm[7@0x800000a00000 + 0x1c8 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x1cc ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800000a00000 + 0x1d0 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000a00000 + 0x1d4 ] = 0xbea22100		s_and_saveexec_b64 s[34:35], s[0:1]                        	
    pgm[7@0x800000a00000 + 0x1d8 ] = 0xbfa50085		s_cbranch_execz 133                                        	
    pgm[7@0x800000a00000 + 0x1dc ] = 0x360c00ff		v_and_b32_e32 v6, 0xffff, v0                               	
    pgm[7@0x800000a00000 + 0x1e0 ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800000a00000 + 0x1e4 ] = 0x32000090		v_lshrrev_b32_e32 v0, 16, v0                               	
    pgm[7@0x800000a00000 + 0x1e8 ] = 0x360202ff		v_and_b32_e32 v1, 0xffff, v1                               	
    pgm[7@0x800000a00000 + 0x1ec ] = 0x0000ffff	;;                                                          	
    pgm[7@0x800000a00000 + 0x1f0 ] = 0xbf870193		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800000a00000 + 0x1f4 ] = 0x16240c9c		v_mul_u32_u24_e32 v18, 28, v6                              	
    pgm[7@0x800000a00000 + 0x1f8 ] = 0x1622009c		v_mul_u32_u24_e32 v17, 28, v0                              	
    pgm[7@0x800000a00000 + 0x1fc ] = 0xbf870003		s_delay_alu instid0(VALU_DEP_3)                            	
    pgm[7@0x800000a00000 + 0x200 ] = 0x1620029c		v_mul_u32_u24_e32 v16, 28, v1                              	
    pgm[7@0x800000a00000 + 0x204 ] = 0xd8dc0100		ds_load_2addr_b32 v[0:1], v18 offset1:1                    	
    pgm[7@0x800000a00000 + 0x208 ] = 0x00000012	;;                                                          	
    pgm[7@0x800000a00000 + 0x20c ] = 0xd8dc0100		ds_load_2addr_b32 v[6:7], v17 offset1:1                    	
    pgm[7@0x800000a00000 + 0x210 ] = 0x06000011	;;                                                          	
    pgm[7@0x800000a00000 + 0x214 ] = 0xd8dc0100		ds_load_2addr_b32 v[8:9], v16 offset1:1                    	
    pgm[7@0x800000a00000 + 0x218 ] = 0x08000010	;;                                                          	
    pgm[7@0x800000a00000 + 0x21c ] = 0xd8d8000c		ds_load_b32 v13, v18 offset:12                             	
    pgm[7@0x800000a00000 + 0x220 ] = 0x0d000012	;;                                                          	
    pgm[7@0x800000a00000 + 0x224 ] = 0xd8d8000c		ds_load_b32 v19, v17 offset:12                             	
    pgm[7@0x800000a00000 + 0x228 ] = 0x13000011	;;                                                          	
    pgm[7@0x800000a00000 + 0x22c ] = 0xd8d8000c		ds_load_b32 v20, v16 offset:12                             	
    pgm[7@0x800000a00000 + 0x230 ] = 0x14000010	;;                                                          	
    pgm[7@0x800000a00000 + 0x234 ] = 0xbf89fc47		s_waitcnt lgkmcnt(4)                                       	
    pgm[7@0x800000a00000 + 0x238 ] = 0x082a0106		v_sub_f32_e32 v21, v6, v0                                  	
    pgm[7@0x800000a00000 + 0x23c ] = 0xbf89fc37		s_waitcnt lgkmcnt(3)                                       	
    pgm[7@0x800000a00000 + 0x240 ] = 0x082c1301		v_sub_f32_e32 v22, v1, v9                                  	
    pgm[7@0x800000a00000 + 0x244 ] = 0x082e0108		v_sub_f32_e32 v23, v8, v0                                  	
    pgm[7@0x800000a00000 + 0x248 ] = 0x08300307		v_sub_f32_e32 v24, v7, v1                                  	
    pgm[7@0x800000a00000 + 0x24c ] = 0xbf89fc27		s_waitcnt lgkmcnt(2)                                       	
    pgm[7@0x800000a00000 + 0x250 ] = 0xd414000a		v_cmp_gt_f32_e64 s10, 0, v13                               	
    pgm[7@0x800000a00000 + 0x254 ] = 0x00021a80	;;                                                          	
    pgm[7@0x800000a00000 + 0x258 ] = 0xbf89fc17		s_waitcnt lgkmcnt(1)                                       	
    pgm[7@0x800000a00000 + 0x25c ] = 0xd4140006		v_cmp_gt_f32_e64 s6, 0, v19                                	
    pgm[7@0x800000a00000 + 0x260 ] = 0x00022680	;;                                                          	
    pgm[7@0x800000a00000 + 0x264 ] = 0x102a2d15		v_mul_f32_e32 v21, v21, v22                                	
    pgm[7@0x800000a00000 + 0x268 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x26c ] = 0xd4140008		v_cmp_gt_f32_e64 s8, 0, v20                                	
    pgm[7@0x800000a00000 + 0x270 ] = 0x00022880	;;                                                          	
    pgm[7@0x800000a00000 + 0x274 ] = 0xd61c000d		v_max3_f32 v13, v19, v20, v13                              	
    pgm[7@0x800000a00000 + 0x278 ] = 0x04362913	;;                                                          	
    pgm[7@0x800000a00000 + 0x27c ] = 0x8d8e0a06		s_xor_b64 s[14:15], s[6:7], s[10:11]                       	
    pgm[7@0x800000a00000 + 0x280 ] = 0x562a3117		v_fmac_f32_e32 v21, v23, v24                               	
    pgm[7@0x800000a00000 + 0x284 ] = 0xbf870113		s_delay_alu instid0(VALU_DEP_3) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000a00000 + 0x288 ] = 0x8d8e0e08		s_xor_b64 s[14:15], s[8:9], s[14:15]                       	
    pgm[7@0x800000a00000 + 0x28c ] = 0xd4110012		v_cmp_lt_f32_e64 s18, 0, v13                               	
    pgm[7@0x800000a00000 + 0x290 ] = 0x00021a80	;;                                                          	
    pgm[7@0x800000a00000 + 0x294 ] = 0xbf870092		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x298 ] = 0x3a2c2aff		v_xor_b32_e32 v22, 0x80000000, v21                         	
    pgm[7@0x800000a00000 + 0x29c ] = 0x80000000	;;                                                          	
    pgm[7@0x800000a00000 + 0x2a0 ] = 0xd5010015		v_cndmask_b32_e64 v21, v21, v22, s14                       	
    pgm[7@0x800000a00000 + 0x2a4 ] = 0x003a2d15	;;                                                          	
    pgm[7@0x800000a00000 + 0x2a8 ] = 0xbf8700a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x2ac ] = 0xd41c000e		v_cmp_nle_f32_e64 s14, 0, v21                              	
    pgm[7@0x800000a00000 + 0x2b0 ] = 0x00022a80	;;                                                          	
    pgm[7@0x800000a00000 + 0x2b4 ] = 0xd41b021c		v_cmp_ngt_f32_e64 s28, 0x7f800000, |v21|                   	
    pgm[7@0x800000a00000 + 0x2b8 ] = 0x00022aff	;;                                                          	
    pgm[7@0x800000a00000 + 0x2bc ] = 0x7f800000	;;                                                          	
    pgm[7@0x800000a00000 + 0x2c0 ] = 0x8c8e1c0e		s_or_b64 s[14:15], s[14:15], s[28:29]                      	
    pgm[7@0x800000a00000 + 0x2c4 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000a00000 + 0x2c8 ] = 0x8b920e12		s_and_b64 s[18:19], s[18:19], s[14:15]                     	
    pgm[7@0x800000a00000 + 0x2cc ] = 0xbe8e0180		s_mov_b64 s[14:15], 0                                      	
    pgm[7@0x800000a00000 + 0x2d0 ] = 0xbea62112		s_and_saveexec_b64 s[38:39], s[18:19]                      	
    pgm[7@0x800000a00000 + 0x2d4 ] = 0xbfa50043		s_cbranch_execz 67                                         	
    pgm[7@0x800000a00000 + 0x2d8 ] = 0xb0118000		s_movk_i32 s17, 0x8000                                     	
    pgm[7@0x800000a00000 + 0x2dc ] = 0xd619000d		v_min3_f32 v13, v0, v6, v8                                 	
    pgm[7@0x800000a00000 + 0x2e0 ] = 0x04220d00	;;                                                          	
    pgm[7@0x800000a00000 + 0x2e4 ] = 0xf4080408		s_load_b128 s[16:19], s[16:17], null                       	
    pgm[7@0x800000a00000 + 0x2e8 ] = 0xf8000000	;;                                                          	
    pgm[7@0x800000a00000 + 0x2ec ] = 0xd61c0000		v_max3_f32 v0, v0, v6, v8                                  	
    pgm[7@0x800000a00000 + 0x2f0 ] = 0x04220d00	;;                                                          	
    pgm[7@0x800000a00000 + 0x2f4 ] = 0xd6190006		v_min3_f32 v6, v1, v7, v9                                  	
    pgm[7@0x800000a00000 + 0x2f8 ] = 0x04260f01	;;                                                          	
    pgm[7@0x800000a00000 + 0x2fc ] = 0xd61c0001		v_max3_f32 v1, v1, v7, v9                                  	
    pgm[7@0x800000a00000 + 0x300 ] = 0x04260f01	;;                                                          	
    pgm[7@0x800000a00000 + 0x304 ] = 0x930cff0c		s_bfe_u32 s12, s12, 0x30016                                	
    pgm[7@0x800000a00000 + 0x308 ] = 0x00030016	;;                                                          	
    pgm[7@0x800000a00000 + 0x30c ] = 0x8c860a06		s_or_b64 s[6:7], s[6:7], s[10:11]                          	
    pgm[7@0x800000a00000 + 0x310 ] = 0x840c970c		s_lshl_b32 s12, s12, 23                                    	
    pgm[7@0x800000a00000 + 0x314 ] = 0x8c860608		s_or_b64 s[6:7], s[8:9], s[6:7]                            	
    pgm[7@0x800000a00000 + 0x318 ] = 0x8c0cff0c		s_or_b32 s12, s12, 0x38000000                              	
    pgm[7@0x800000a00000 + 0x31c ] = 0x38000000	;;                                                          	
    pgm[7@0x800000a00000 + 0x320 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x324 ] = 0xd6130007		v_fma_f32 v7, v13, s16, s18                                	
    pgm[7@0x800000a00000 + 0x328 ] = 0x0048210d	;;                                                          	
    pgm[7@0x800000a00000 + 0x32c ] = 0xd6130008		v_fma_f32 v8, v0, s16, s18                                 	
    pgm[7@0x800000a00000 + 0x330 ] = 0x00482100	;;                                                          	
    pgm[7@0x800000a00000 + 0x334 ] = 0xd6130009		v_fma_f32 v9, v6, s17, s19                                 	
    pgm[7@0x800000a00000 + 0x338 ] = 0x004c2306	;;                                                          	
    pgm[7@0x800000a00000 + 0x33c ] = 0xd6130013		v_fma_f32 v19, v1, s17, s19                                	
    pgm[7@0x800000a00000 + 0x340 ] = 0x004c2301	;;                                                          	
    pgm[7@0x800000a00000 + 0x344 ] = 0x1e000300		v_min_f32_e32 v0, v0, v1                                   	
    pgm[7@0x800000a00000 + 0x348 ] = 0x0a020e0c		v_subrev_f32_e32 v1, s12, v7                               	
    pgm[7@0x800000a00000 + 0x34c ] = 0x060e100c		v_add_f32_e32 v7, s12, v8                                  	
    pgm[7@0x800000a00000 + 0x350 ] = 0x0a10120c		v_subrev_f32_e32 v8, s12, v9                               	
    pgm[7@0x800000a00000 + 0x354 ] = 0x0612260c		v_add_f32_e32 v9, s12, v19                                 	
    pgm[7@0x800000a00000 + 0x358 ] = 0x200c0d0d		v_max_f32_e32 v6, v13, v6                                  	
    pgm[7@0x800000a00000 + 0x35c ] = 0x7e024701		v_rndne_f32_e32 v1, v1                                     	
    pgm[7@0x800000a00000 + 0x360 ] = 0x7e0e4707		v_rndne_f32_e32 v7, v7                                     	
    pgm[7@0x800000a00000 + 0x364 ] = 0x7e104708		v_rndne_f32_e32 v8, v8                                     	
    pgm[7@0x800000a00000 + 0x368 ] = 0x7e124709		v_rndne_f32_e32 v9, v9                                     	
    pgm[7@0x800000a00000 + 0x36c ] = 0xd414000e		v_cmp_gt_f32_e64 s14, -1.0, v0                             	
    pgm[7@0x800000a00000 + 0x370 ] = 0x000200f3	;;                                                          	
    pgm[7@0x800000a00000 + 0x374 ] = 0xd4110010		v_cmp_lt_f32_e64 s16, 1.0, v6                              	
    pgm[7@0x800000a00000 + 0x378 ] = 0x00020cf2	;;                                                          	
    pgm[7@0x800000a00000 + 0x37c ] = 0xd4120012		v_cmp_eq_f32_e64 s18, v1, v7                               	
    pgm[7@0x800000a00000 + 0x380 ] = 0x00020f01	;;                                                          	
    pgm[7@0x800000a00000 + 0x384 ] = 0xbf870194		s_delay_alu instid0(VALU_DEP_4) | instskip(NEXT) | instid1(VALU_DEP_3)	
    pgm[7@0x800000a00000 + 0x388 ] = 0xd412001c		v_cmp_eq_f32_e64 s28, v8, v9                               	
    pgm[7@0x800000a00000 + 0x38c ] = 0x00021308	;;                                                          	
    pgm[7@0x800000a00000 + 0x390 ] = 0x8c8e0e10		s_or_b64 s[14:15], s[16:17], s[14:15]                      	
    pgm[7@0x800000a00000 + 0x394 ] = 0xbf870491		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x398 ] = 0x8c901c12		s_or_b64 s[16:17], s[18:19], s[28:29]                      	
    pgm[7@0x800000a00000 + 0x39c ] = 0x8c8a100e		s_or_b64 s[10:11], s[14:15], s[16:17]                      	
    pgm[7@0x800000a00000 + 0x3a0 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x3a4 ] = 0x8d88c10a		s_xor_b64 s[8:9], s[10:11], -1                             	
    pgm[7@0x800000a00000 + 0x3a8 ] = 0x8c860608		s_or_b64 s[6:7], s[8:9], s[6:7]                            	
    pgm[7@0x800000a00000 + 0x3ac ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000a00000 + 0x3b0 ] = 0xbe882106		s_and_saveexec_b64 s[8:9], s[6:7]                          	
    pgm[7@0x800000a00000 + 0x3b4 ] = 0xbfa50008		s_cbranch_execz 8                                          	
    pgm[7@0x800000a00000 + 0x3b8 ] = 0x7e000281		v_mov_b32_e32 v0, 1                                        	
    pgm[7@0x800000a00000 + 0x3bc ] = 0x8c867e06		s_or_b64 s[6:7], s[6:7], exec                              	
    pgm[7@0x800000a00000 + 0x3c0 ] = 0xd8780010		ds_store_b8 v18, v0 offset:16                              	
    pgm[7@0x800000a00000 + 0x3c4 ] = 0x00000012	;;                                                          	
    pgm[7@0x800000a00000 + 0x3c8 ] = 0xd8780010		ds_store_b8 v17, v0 offset:16                              	
    pgm[7@0x800000a00000 + 0x3cc ] = 0x00000011	;;                                                          	
    pgm[7@0x800000a00000 + 0x3d0 ] = 0xd8780010		ds_store_b8 v16, v0 offset:16                              	
    pgm[7@0x800000a00000 + 0x3d4 ] = 0x00000010	;;                                                          	
    pgm[7@0x800000a00000 + 0x3d8 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800000a00000 + 0x3dc ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000a00000 + 0x3e0 ] = 0x8b8e7e06		s_and_b64 s[14:15], s[6:7], exec                           	
    pgm[7@0x800000a00000 + 0x3e4 ] = 0x8cfe267e		s_or_b64 exec, exec, s[38:39]                              	
    pgm[7@0x800000a00000 + 0x3e8 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000a00000 + 0x3ec ] = 0x8b867e0e		s_and_b64 s[6:7], s[14:15], exec                           	
    pgm[7@0x800000a00000 + 0x3f0 ] = 0x8cfe227e		s_or_b64 exec, exec, s[34:35]                              	
    pgm[7@0x800000a00000 + 0x3f4 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x3f8 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000a00000 + 0x3fc ] = 0xbe88216a		s_and_saveexec_b64 s[8:9], vcc                             	
    pgm[7@0x800000a00000 + 0x400 ] = 0xbfa50005		s_cbranch_execz 5                                          	
    pgm[7@0x800000a00000 + 0x404 ] = 0xd8e80010		ds_load_u8 v0, v2 offset:16                                	
    pgm[7@0x800000a00000 + 0x408 ] = 0x00000002	;;                                                          	
    pgm[7@0x800000a00000 + 0x40c ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x410 ] = 0x7c7a0080		v_cmp_ne_u16_e32 vcc_lo, 0, v0                             	
    pgm[7@0x800000a00000 + 0x414 ] = 0x8b9e7e6a		s_and_b64 s[30:31], vcc, exec                              	
    pgm[7@0x800000a00000 + 0x418 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800000a00000 + 0x41c ] = 0xd5010000		v_cndmask_b32_e64 v0, 0, 1, s30                            	
    pgm[7@0x800000a00000 + 0x420 ] = 0x00790280	;;                                                          	
    pgm[7@0x800000a00000 + 0x424 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000a00000 + 0x428 ] = 0x7c9a0080		v_cmp_ne_u32_e32 vcc_lo, 0, v0                             	
    pgm[7@0x800000a00000 + 0x42c ] = 0x930bff03		s_bfe_u32 s11, s3, 0x40018                                 	
    pgm[7@0x800000a00000 + 0x430 ] = 0x00040018	;;                                                          	
    pgm[7@0x800000a00000 + 0x434 ] = 0xbe8e0181		s_mov_b64 s[14:15], 1                                      	
    pgm[7@0x800000a00000 + 0x438 ] = 0xbe8a196a		s_bcnt1_i32_b64 s10, vcc                                   	
    pgm[7@0x800000a00000 + 0x43c ] = 0xbe88210e		s_and_saveexec_b64 s[8:9], s[14:15]                        	
    pgm[7@0x800000a00000 + 0x440 ] = 0xbfa5000c		s_cbranch_execz 12                                         	
    pgm[7@0x800000a00000 + 0x444 ] = 0x810cff0b		s_add_i32 s12, s11, 0xe00                                  	
    pgm[7@0x800000a00000 + 0x448 ] = 0x00000e00	;;                                                          	
    pgm[7@0x800000a00000 + 0x44c ] = 0x7e00020a		v_mov_b32_e32 v0, s10                                      	
    pgm[7@0x800000a00000 + 0x450 ] = 0x7e02020c		v_mov_b32_e32 v1, s12                                      	
    pgm[7@0x800000a00000 + 0x454 ] = 0x7e0c02ff		v_mov_b32_e32 v6, 0xe00                                    	
    pgm[7@0x800000a00000 + 0x458 ] = 0x00000e00	;;                                                          	
    pgm[7@0x800000a00000 + 0x45c ] = 0xd8780000		ds_store_b8 v1, v0                                         	
    pgm[7@0x800000a00000 + 0x460 ] = 0x00000001	;;                                                          	
    pgm[7@0x800000a00000 + 0x464 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x468 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000a00000 + 0x46c ] = 0xd8d80000		ds_load_b32 v0, v6                                         	
    pgm[7@0x800000a00000 + 0x470 ] = 0x00000006	;;                                                          	
    pgm[7@0x800000a00000 + 0x474 ] = 0x8cfe087e		s_or_b64 exec, exec, s[8:9]                                	
    pgm[7@0x800000a00000 + 0x478 ] = 0x30021c83		v_lshlrev_b32_e32 v1, 3, v14                               	
    pgm[7@0x800000a00000 + 0x47c ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x480 ] = 0xd65b0000		v_permlane16_b32 v0, v0, 0, 0                              	
    pgm[7@0x800000a00000 + 0x484 ] = 0x02010100	;;                                                          	
    pgm[7@0x800000a00000 + 0x488 ] = 0x85039c03		s_lshr_b32 s3, s3, 28                                      	
    pgm[7@0x800000a00000 + 0x48c ] = 0xbf8700a9		s_delay_alu instid0(SALU_CYCLE_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x490 ] = 0x8103c103		s_add_i32 s3, s3, -1                                       	
    pgm[7@0x800000a00000 + 0x494 ] = 0x4c020298		v_sub_nc_u32_e32 v1, 24, v1                                	
    pgm[7@0x800000a00000 + 0x498 ] = 0xd5190001		v_lshrrev_b32_e64 v1, v1, 0x1010101                        	
    pgm[7@0x800000a00000 + 0x49c ] = 0x0001ff01	;;                                                          	
    pgm[7@0x800000a00000 + 0x4a0 ] = 0x01010101	;;                                                          	
    pgm[7@0x800000a00000 + 0x4a4 ] = 0xbf870091		s_delay_alu instid0(VALU_DEP_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x4a8 ] = 0xcc174000		v_dot4_u32_u8 v0, v0, v1, 0                                	
    pgm[7@0x800000a00000 + 0x4ac ] = 0x1a020300	;;                                                          	
    pgm[7@0x800000a00000 + 0x4b0 ] = 0x7e020300		v_mov_b32_e32 v1, v0                                       	
    pgm[7@0x800000a00000 + 0x4b4 ] = 0xd760000c		v_readlane_b32 s12, v0, s3                                 	
    pgm[7@0x800000a00000 + 0x4b8 ] = 0x00000700	;;                                                          	
    pgm[7@0x800000a00000 + 0x4bc ] = 0xbf870112		s_delay_alu instid0(VALU_DEP_2) | instskip(NEXT) | instid1(VALU_DEP_2)	
    pgm[7@0x800000a00000 + 0x4c0 ] = 0xd760000e		v_readlane_b32 s14, v1, s11                                	
    pgm[7@0x800000a00000 + 0x4c4 ] = 0x00001701	;;                                                          	
    pgm[7@0x800000a00000 + 0x4c8 ] = 0xbf06800c		s_cmp_eq_u32 s12, 0                                        	
    pgm[7@0x800000a00000 + 0x4cc ] = 0x988880c1		s_cselect_b64 s[8:9], -1, 0                                	
    pgm[7@0x800000a00000 + 0x4d0 ] = 0xbf07800b		s_cmp_lg_u32 s11, 0                                        	
    pgm[7@0x800000a00000 + 0x4d4 ] = 0xbfa100d0		s_cbranch_scc0 208                                         	
    pgm[7@0x800000a00000 + 0x4d8 ] = 0xbe82211e		s_and_saveexec_b64 s[2:3], s[30:31]                        	
    pgm[7@0x800000a00000 + 0x4dc ] = 0xbfa50011		s_cbranch_execz 17                                         	
    pgm[7@0x800000a00000 + 0x4e0 ] = 0x818a0a0e		s_sub_i32 s10, s14, s10                                    	
    pgm[7@0x800000a00000 + 0x4e4 ] = 0xbf870099		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x4e8 ] = 0xd71f0000		v_mbcnt_lo_u32_b32 v0, vcc_lo, s10                         	
    pgm[7@0x800000a00000 + 0x4ec ] = 0x0000146a	;;                                                          	
    pgm[7@0x800000a00000 + 0x4f0 ] = 0xd7200000		v_mbcnt_hi_u32_b32 v0, vcc_hi, v0                          	
    pgm[7@0x800000a00000 + 0x4f4 ] = 0x0002006b	;;                                                          	
    pgm[7@0x800000a00000 + 0x4f8 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000a00000 + 0x4fc ] = 0xd72c0001		v_mul_lo_u32 v1, v0, 28                                    	
    pgm[7@0x800000a00000 + 0x500 ] = 0x00013900	;;                                                          	
    pgm[7@0x800000a00000 + 0x504 ] = 0xd8780011		ds_store_b8 v2, v0 offset:17                               	
    pgm[7@0x800000a00000 + 0x508 ] = 0x00000002	;;                                                          	
    pgm[7@0x800000a00000 + 0x50c ] = 0xd8380100		ds_store_2addr_b32 v1, v4, v10 offset1:1                   	
    pgm[7@0x800000a00000 + 0x510 ] = 0x000a0401	;;                                                          	
    pgm[7@0x800000a00000 + 0x514 ] = 0xd8380302		ds_store_2addr_b32 v1, v11, v12 offset0:2 offset1:3        	
    pgm[7@0x800000a00000 + 0x518 ] = 0x000c0b01	;;                                                          	
    pgm[7@0x800000a00000 + 0x51c ] = 0xd8340014		ds_store_b32 v1, v5 offset:20                              	
    pgm[7@0x800000a00000 + 0x520 ] = 0x00000501	;;                                                          	
    pgm[7@0x800000a00000 + 0x524 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000a00000 + 0x528 ] = 0x7c881e0c		v_cmp_gt_i32_e32 vcc_lo, s12, v15                          	
    pgm[7@0x800000a00000 + 0x52c ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x530 ] = 0xbfbd0000		s_barrier                                                  	
    pgm[7@0x800000a00000 + 0x534 ] = 0xbe82216a		s_and_saveexec_b64 s[2:3], vcc                             	
    pgm[7@0x800000a00000 + 0x538 ] = 0xbfa50006		s_cbranch_execz 6                                          	
    pgm[7@0x800000a00000 + 0x53c ] = 0xd8dc0100		ds_load_2addr_b32 v[10:11], v2 offset1:1                   	
    pgm[7@0x800000a00000 + 0x540 ] = 0x0a000002	;;                                                          	
    pgm[7@0x800000a00000 + 0x544 ] = 0xd8dc0302		ds_load_2addr_b32 v[12:13], v2 offset0:2 offset1:3         	
    pgm[7@0x800000a00000 + 0x548 ] = 0x0c000002	;;                                                          	
    pgm[7@0x800000a00000 + 0x54c ] = 0xd8d80014		ds_load_b32 v1, v2 offset:20                               	
    pgm[7@0x800000a00000 + 0x550 ] = 0x01000002	;;                                                          	
    pgm[7@0x800000a00000 + 0x554 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000a00000 + 0x558 ] = 0x7e007081		v_bfrev_b32_e32 v0, 1                                      	
    pgm[7@0x800000a00000 + 0x55c ] = 0xbe822106		s_and_saveexec_b64 s[2:3], s[6:7]                          	
    pgm[7@0x800000a00000 + 0x560 ] = 0xbfa50016		s_cbranch_execz 22                                         	
    pgm[7@0x800000a00000 + 0x564 ] = 0xd8e80011		ds_load_u8 v0, v18 offset:17                               	
    pgm[7@0x800000a00000 + 0x568 ] = 0x00000012	;;                                                          	
    pgm[7@0x800000a00000 + 0x56c ] = 0xd8e80011		ds_load_u8 v2, v17 offset:17                               	
    pgm[7@0x800000a00000 + 0x570 ] = 0x02000011	;;                                                          	
    pgm[7@0x800000a00000 + 0x574 ] = 0xd8e80011		ds_load_u8 v4, v16 offset:17                               	
    pgm[7@0x800000a00000 + 0x578 ] = 0x04000010	;;                                                          	
    pgm[7@0x800000a00000 + 0x57c ] = 0x360606ff		v_and_b32_e32 v3, 0x700, v3                                	
    pgm[7@0x800000a00000 + 0x580 ] = 0x00000700	;;                                                          	
    pgm[7@0x800000a00000 + 0x584 ] = 0xbf8700a1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_1) | instid1(VALU_DEP_1)	
    pgm[7@0x800000a00000 + 0x588 ] = 0x160606ff		v_mul_u32_u24_e32 v3, 0x80402, v3                          	
    pgm[7@0x800000a00000 + 0x58c ] = 0x00080402	;;                                                          	
    pgm[7@0x800000a00000 + 0x590 ] = 0xbf89fc27		s_waitcnt lgkmcnt(2)                                       	
    pgm[7@0x800000a00000 + 0x594 ] = 0xd6570000		v_and_or_b32 v0, 0x20080200, v3, v0                        	
    pgm[7@0x800000a00000 + 0x598 ] = 0x040206ff	;;                                                          	
    pgm[7@0x800000a00000 + 0x59c ] = 0x20080200	;;                                                          	
    pgm[7@0x800000a00000 + 0x5a0 ] = 0xbf89fc17		s_waitcnt lgkmcnt(1)                                       	
    pgm[7@0x800000a00000 + 0x5a4 ] = 0x3004048a		v_lshlrev_b32_e32 v2, 10, v2                               	
    pgm[7@0x800000a00000 + 0x5a8 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x5ac ] = 0x30060894		v_lshlrev_b32_e32 v3, 20, v4                               	
    pgm[7@0x800000a00000 + 0x5b0 ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000a00000 + 0x5b4 ] = 0xd6580000		v_or3_b32 v0, v0, v2, v3                                   	
    pgm[7@0x800000a00000 + 0x5b8 ] = 0x040e0500	;;                                                          	
    pgm[7@0x800000a00000 + 0x5bc ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000a00000 + 0x5c0 ] = 0x8d82c108		s_xor_b64 s[2:3], s[8:9], -1                               	
    pgm[7@0x800000a00000 + 0x5c4 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x5c8 ] = 0x8b820002		s_and_b64 s[2:3], s[2:3], s[0:1]                           	
    pgm[7@0x800000a00000 + 0x5cc ] = 0xbe802102		s_and_saveexec_b64 s[0:1], s[2:3]                          	
    pgm[7@0x800000a00000 + 0x5d0 ] = 0xbfa50002		s_cbranch_execz 2                                          	
    pgm[7@0x800000a00000 + 0x5d4 ] = 0xf8000941		exp prim v0, off, off, off done                            	
    pgm[7@0x800000a00000 + 0x5d8 ] = 0x00000000	;;                                                          	
    pgm[7@0x800000a00000 + 0x5dc ] = 0xbf89fff0		s_waitcnt expcnt(0)                                        	
    pgm[7@0x800000a00000 + 0x5e0 ] = 0x8cfe007e		s_or_b64 exec, exec, s[0:1]                                	
    pgm[7@0x800000a00000 + 0x5e4 ] = 0xd5010000		v_cndmask_b32_e64 v0, 0, 1, vcc_lo                         	
    pgm[7@0x800000a00000 + 0x5e8 ] = 0x01a90280	;;                                                          	
    pgm[7@0x800000a00000 + 0x5ec ] = 0xbf870001		s_delay_alu instid0(VALU_DEP_1)                            	
    pgm[7@0x800000a00000 + 0x5f0 ] = 0xd44d0000		v_cmp_ne_u32_e64 s0, 0, v0                                 	
    pgm[7@0x800000a00000 + 0x5f4 ] = 0x00020080	;;                                                          	
    pgm[7@0x800000a00000 + 0x5f8 ] = 0xbe82216a		s_and_saveexec_b64 s[2:3], vcc                             	
    pgm[7@0x800000a00000 + 0x5fc ] = 0xbfa50063		s_cbranch_execz 99                                         	
    pgm[7@0x800000a00000 + 0x600 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x604 ] = 0x4a06020d		v_add_nc_u32_e32 v3, s13, v1                               	
    pgm[7@0x800000a00000 + 0x608 ] = 0xbea700ff		s_mov_b32 s39, 0x30016fac                                  	
    pgm[7@0x800000a00000 + 0x60c ] = 0x30016fac	;;                                                          	
    pgm[7@0x800000a00000 + 0x610 ] = 0xb0260100		s_movk_i32 s38, 0x100                                      	
    pgm[7@0x800000a00000 + 0x614 ] = 0xbea500ff		s_mov_b32 s37, 0x8000                                      	
    pgm[7@0x800000a00000 + 0x618 ] = 0x00008000	;;                                                          	
    pgm[7@0x800000a00000 + 0x61c ] = 0xe0080000		buffer_load_format_xyz v[0:2], v3, s[24:27], 0 idxen       	
    pgm[7@0x800000a00000 + 0x620 ] = 0x80860003	;;                                                          	
    pgm[7@0x800000a00000 + 0x624 ] = 0xe0080000		buffer_load_format_xyz v[3:5], v3, s[20:23], 0 idxen       	
    pgm[7@0x800000a00000 + 0x628 ] = 0x80850303	;;                                                          	
    pgm[7@0x800000a00000 + 0x62c ] = 0xbf85000d		s_clause 0xd                                               	
    pgm[7@0x800000a00000 + 0x630 ] = 0xf4200852		s_buffer_load_b32 s33, s[36:39], 0x58                      	
    pgm[7@0x800000a00000 + 0x634 ] = 0xf8000058	;;                                                          	
    pgm[7@0x800000a00000 + 0x638 ] = 0xf4240192		s_buffer_load_b64 s[6:7], s[36:39], 0x50                   	
    pgm[7@0x800000a00000 + 0x63c ] = 0xf8000050	;;                                                          	
    pgm[7@0x800000a00000 + 0x640 ] = 0xf4200b12		s_buffer_load_b32 s44, s[36:39], 0x48                      	
    pgm[7@0x800000a00000 + 0x644 ] = 0xf8000048	;;                                                          	
    pgm[7@0x800000a00000 + 0x648 ] = 0xf42c0212		s_buffer_load_b256 s[8:15], s[36:39], 0x80                 	
    pgm[7@0x800000a00000 + 0x64c ] = 0xf8000080	;;                                                          	
    pgm[7@0x800000a00000 + 0x650 ] = 0xf4240612		s_buffer_load_b64 s[24:25], s[36:39], 0x40                 	
    pgm[7@0x800000a00000 + 0x654 ] = 0xf8000040	;;                                                          	
    pgm[7@0x800000a00000 + 0x658 ] = 0xf4240692		s_buffer_load_b64 s[26:27], s[36:39], 0x60                 	
    pgm[7@0x800000a00000 + 0x65c ] = 0xf8000060	;;                                                          	
    pgm[7@0x800000a00000 + 0x660 ] = 0xf4200b52		s_buffer_load_b32 s45, s[36:39], 0x68                      	
    pgm[7@0x800000a00000 + 0x664 ] = 0xf8000068	;;                                                          	
    pgm[7@0x800000a00000 + 0x668 ] = 0xf4240712		s_buffer_load_b64 s[28:29], s[36:39], 0xc0                 	
    pgm[7@0x800000a00000 + 0x66c ] = 0xf80000c0	;;                                                          	
    pgm[7@0x800000a00000 + 0x670 ] = 0xf4240792		s_buffer_load_b64 s[30:31], s[36:39], 0xcc                 	
    pgm[7@0x800000a00000 + 0x674 ] = 0xf80000cc	;;                                                          	
    pgm[7@0x800000a00000 + 0x678 ] = 0xf4240892		s_buffer_load_b64 s[34:35], s[36:39], 0x70                 	
    pgm[7@0x800000a00000 + 0x67c ] = 0xf8000070	;;                                                          	
    pgm[7@0x800000a00000 + 0x680 ] = 0xf4200b92		s_buffer_load_b32 s46, s[36:39], 0x78                      	
    pgm[7@0x800000a00000 + 0x684 ] = 0xf8000078	;;                                                          	
    pgm[7@0x800000a00000 + 0x688 ] = 0xf42c0412		s_buffer_load_b256 s[16:23], s[36:39], 0xa0                	
    pgm[7@0x800000a00000 + 0x68c ] = 0xf80000a0	;;                                                          	
    pgm[7@0x800000a00000 + 0x690 ] = 0xf4200bd2		s_buffer_load_b32 s47, s[36:39], 0xd4                      	
    pgm[7@0x800000a00000 + 0x694 ] = 0xf80000d4	;;                                                          	
    pgm[7@0x800000a00000 + 0x698 ] = 0xf4240a12		s_buffer_load_b64 s[40:41], s[36:39], 0xdc                 	
    pgm[7@0x800000a00000 + 0x69c ] = 0xf80000dc	;;                                                          	
    pgm[7@0x800000a00000 + 0x6a0 ] = 0xbf890407		s_waitcnt vmcnt(1) lgkmcnt(0)                              	
    pgm[7@0x800000a00000 + 0x6a4 ] = 0x100c0221		v_mul_f32_e32 v6, s33, v1                                  	
    pgm[7@0x800000a00000 + 0x6a8 ] = 0x100e0206		v_mul_f32_e32 v7, s6, v1                                   	
    pgm[7@0x800000a00000 + 0x6ac ] = 0x10020207		v_mul_f32_e32 v1, s7, v1                                   	
    pgm[7@0x800000a00000 + 0x6b0 ] = 0xbf850003		s_clause 0x3                                               	
    pgm[7@0x800000a00000 + 0x6b4 ] = 0xf4200852		s_buffer_load_b32 s33, s[36:39], 0xe4                      	
    pgm[7@0x800000a00000 + 0x6b8 ] = 0xf80000e4	;;                                                          	
    pgm[7@0x800000a00000 + 0x6bc ] = 0xf4240a92		s_buffer_load_b64 s[42:43], s[36:39], 0xec                 	
    pgm[7@0x800000a00000 + 0x6c0 ] = 0xf80000ec	;;                                                          	
    pgm[7@0x800000a00000 + 0x6c4 ] = 0xf4200c12		s_buffer_load_b32 s48, s[36:39], 0xf4                      	
    pgm[7@0x800000a00000 + 0x6c8 ] = 0xf80000f4	;;                                                          	
    pgm[7@0x800000a00000 + 0x6cc ] = 0xf4200912		s_buffer_load_b32 s36, s[36:39], 0xfc                      	
    pgm[7@0x800000a00000 + 0x6d0 ] = 0xf80000fc	;;                                                          	
    pgm[7@0x800000a00000 + 0x6d4 ] = 0xbf8903f7		s_waitcnt vmcnt(0)                                         	
    pgm[7@0x800000a00000 + 0x6d8 ] = 0x1010080c		v_mul_f32_e32 v8, s12, v4                                  	
    pgm[7@0x800000a00000 + 0x6dc ] = 0x560c002c		v_fmac_f32_e32 v6, s44, v0                                 	
    pgm[7@0x800000a00000 + 0x6e0 ] = 0x560e0018		v_fmac_f32_e32 v7, s24, v0                                 	
    pgm[7@0x800000a00000 + 0x6e4 ] = 0x56020019		v_fmac_f32_e32 v1, s25, v0                                 	
    pgm[7@0x800000a00000 + 0x6e8 ] = 0x1012080d		v_mul_f32_e32 v9, s13, v4                                  	
    pgm[7@0x800000a00000 + 0x6ec ] = 0x1020080e		v_mul_f32_e32 v16, s14, v4                                 	
    pgm[7@0x800000a00000 + 0x6f0 ] = 0x560c042d		v_fmac_f32_e32 v6, s45, v2                                 	
    pgm[7@0x800000a00000 + 0x6f4 ] = 0x560e041a		v_fmac_f32_e32 v7, s26, v2                                 	
    pgm[7@0x800000a00000 + 0x6f8 ] = 0x5602041b		v_fmac_f32_e32 v1, s27, v2                                 	
    pgm[7@0x800000a00000 + 0x6fc ] = 0x1022080f		v_mul_f32_e32 v17, s15, v4                                 	
    pgm[7@0x800000a00000 + 0x700 ] = 0x1024081f		v_mul_f32_e32 v18, s31, v4                                 	
    pgm[7@0x800000a00000 + 0x704 ] = 0x060c0c2e		v_add_f32_e32 v6, s46, v6                                  	
    pgm[7@0x800000a00000 + 0x708 ] = 0x1026082f		v_mul_f32_e32 v19, s47, v4                                 	
    pgm[7@0x800000a00000 + 0x70c ] = 0x062a0223		v_add_f32_e32 v21, s35, v1                                 	
    pgm[7@0x800000a00000 + 0x710 ] = 0x10280828		v_mul_f32_e32 v20, s40, v4                                 	
    pgm[7@0x800000a00000 + 0x714 ] = 0x06080e22		v_add_f32_e32 v4, s34, v7                                  	
    pgm[7@0x800000a00000 + 0x718 ] = 0x10000d06		v_mul_f32_e32 v0, v6, v6                                   	
    pgm[7@0x800000a00000 + 0x71c ] = 0x56100608		v_fmac_f32_e32 v8, s8, v3                                  	
    pgm[7@0x800000a00000 + 0x720 ] = 0x56120609		v_fmac_f32_e32 v9, s9, v3                                  	
    pgm[7@0x800000a00000 + 0x724 ] = 0x5620060a		v_fmac_f32_e32 v16, s10, v3                                	
    pgm[7@0x800000a00000 + 0x728 ] = 0x5622060b		v_fmac_f32_e32 v17, s11, v3                                	
    pgm[7@0x800000a00000 + 0x72c ] = 0x56002b15		v_fmac_f32_e32 v0, v21, v21                                	
    pgm[7@0x800000a00000 + 0x730 ] = 0x5624061c		v_fmac_f32_e32 v18, s28, v3                                	
    pgm[7@0x800000a00000 + 0x734 ] = 0x5626061d		v_fmac_f32_e32 v19, s29, v3                                	
    pgm[7@0x800000a00000 + 0x738 ] = 0x5628061e		v_fmac_f32_e32 v20, s30, v3                                	
    pgm[7@0x800000a00000 + 0x73c ] = 0x56100a10		v_fmac_f32_e32 v8, s16, v5                                 	
    pgm[7@0x800000a00000 + 0x740 ] = 0x56000904		v_fmac_f32_e32 v0, v4, v4                                  	
    pgm[7@0x800000a00000 + 0x744 ] = 0x56120a11		v_fmac_f32_e32 v9, s17, v5                                 	
    pgm[7@0x800000a00000 + 0x748 ] = 0x56200a12		v_fmac_f32_e32 v16, s18, v5                                	
    pgm[7@0x800000a00000 + 0x74c ] = 0x56220a13		v_fmac_f32_e32 v17, s19, v5                                	
    pgm[7@0x800000a00000 + 0x750 ] = 0x56240a29		v_fmac_f32_e32 v18, s41, v5                                	
    pgm[7@0x800000a00000 + 0x754 ] = 0x7e2c5d00		v_rsq_f32_e32 v22, v0                                      	
    pgm[7@0x800000a00000 + 0x758 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x75c ] = 0x56260a21		v_fmac_f32_e32 v19, s33, v5                                	
    pgm[7@0x800000a00000 + 0x760 ] = 0x56280a2a		v_fmac_f32_e32 v20, s42, v5                                	
    pgm[7@0x800000a00000 + 0x764 ] = 0x060e1014		v_add_f32_e32 v7, s20, v8                                  	
    pgm[7@0x800000a00000 + 0x768 ] = 0x06001215		v_add_f32_e32 v0, s21, v9                                  	
    pgm[7@0x800000a00000 + 0x76c ] = 0x06022016		v_add_f32_e32 v1, s22, v16                                 	
    pgm[7@0x800000a00000 + 0x770 ] = 0x06042217		v_add_f32_e32 v2, s23, v17                                 	
    pgm[7@0x800000a00000 + 0x774 ] = 0x0606242b		v_add_f32_e32 v3, s43, v18                                 	
    pgm[7@0x800000a00000 + 0x778 ] = 0x06102630		v_add_f32_e32 v8, s48, v19                                 	
    pgm[7@0x800000a00000 + 0x77c ] = 0x06122824		v_add_f32_e32 v9, s36, v20                                 	
    pgm[7@0x800000a00000 + 0x780 ] = 0x10082d04		v_mul_f32_e32 v4, v4, v22                                  	
    pgm[7@0x800000a00000 + 0x784 ] = 0x100a2d15		v_mul_f32_e32 v5, v21, v22                                 	
    pgm[7@0x800000a00000 + 0x788 ] = 0x100c2d06		v_mul_f32_e32 v6, v6, v22                                  	
    pgm[7@0x800000a00000 + 0x78c ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000a00000 + 0x790 ] = 0xbf8704b1		s_delay_alu instid0(VALU_DEP_1) | instskip(SKIP_2) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x794 ] = 0xbe801900		s_bcnt1_i32_b64 s0, s[0:1]                                 	
    pgm[7@0x800000a00000 + 0x798 ] = 0xbe82017e		s_mov_b64 s[2:3], exec                                     	
    pgm[7@0x800000a00000 + 0x79c ] = 0x81008700		s_add_i32 s0, s0, 7                                        	
    pgm[7@0x800000a00000 + 0x7a0 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xf8                                     	
    pgm[7@0x800000a00000 + 0x7a4 ] = 0x000000f8	;;                                                          	
    pgm[7@0x800000a00000 + 0x7a8 ] = 0xbf870009		s_delay_alu instid0(SALU_CYCLE_1)                          	
    pgm[7@0x800000a00000 + 0x7ac ] = 0xd4cc007e		v_cmpx_gt_u32_e64 s0, v14                                  	
    pgm[7@0x800000a00000 + 0x7b0 ] = 0x00021c00	;;                                                          	
    pgm[7@0x800000a00000 + 0x7b4 ] = 0xbfa50010		s_cbranch_execz 16                                         	
    pgm[7@0x800000a00000 + 0x7b8 ] = 0x84008905		s_lshl_b32 s0, s5, 9                                       	
    pgm[7@0x800000a00000 + 0x7bc ] = 0xbe8700ff		s_mov_b32 s7, 0x43ffac                                     	
    pgm[7@0x800000a00000 + 0x7c0 ] = 0x0043ffac	;;                                                          	
    pgm[7@0x800000a00000 + 0x7c4 ] = 0xbe8600c1		s_mov_b32 s6, -1                                           	
    pgm[7@0x800000a00000 + 0x7c8 ] = 0xbe8500ff		s_mov_b32 s5, 0xc0308000                                   	
    pgm[7@0x800000a00000 + 0x7cc ] = 0xc0308000	;;                                                          	
    pgm[7@0x800000a00000 + 0x7d0 ] = 0x8b00ff00		s_and_b32 s0, s0, 0xfffe00                                 	
    pgm[7@0x800000a00000 + 0x7d4 ] = 0x00fffe00	;;                                                          	
    pgm[7@0x800000a00000 + 0x7d8 ] = 0xe0740000		buffer_store_b128 v[4:7], v15, s[4:7], s0 idxen            	
    pgm[7@0x800000a00000 + 0x7dc ] = 0x0081040f	;;                                                          	
    pgm[7@0x800000a00000 + 0x7e0 ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x7e4 ] = 0xbf850001		s_clause 0x1                                               	
    pgm[7@0x800000a00000 + 0x7e8 ] = 0xe0740010		buffer_store_b128 v[0:3], v15, s[4:7], s0 idxen offset:16  	
    pgm[7@0x800000a00000 + 0x7ec ] = 0x0081000f	;;                                                          	
    pgm[7@0x800000a00000 + 0x7f0 ] = 0xe0740020		buffer_store_b128 v[8:11], v15, s[4:7], s0 idxen offset:32 	
    pgm[7@0x800000a00000 + 0x7f4 ] = 0x0081080f	;;                                                          	
    pgm[7@0x800000a00000 + 0x7f8 ] = 0x8cfe027e		s_or_b64 exec, exec, s[2:3]                                	
    pgm[7@0x800000a00000 + 0x7fc ] = 0xbf89fc07		s_waitcnt lgkmcnt(0)                                       	
    pgm[7@0x800000a00000 + 0x800 ] = 0xbc7c0000		s_waitcnt_vscnt null, 0x0                                  	
    pgm[7@0x800000a00000 + 0x804 ] = 0xbe80216a		s_and_saveexec_b64 s[0:1], vcc                             	
    pgm[7@0x800000a00000 + 0x808 ] = 0xbfa50002		s_cbranch_execz 2                                          	
    pgm[7@0x800000a00000 + 0x80c ] = 0xf80008cf		exp pos0 v10, v11, v12, v13 done                           	
    pgm[7@0x800000a00000 + 0x810 ] = 0x0d0c0b0a	;;                                                          	
    pgm[7@0x800000a00000 + 0x814 ] = 0xbfb00000		s_endpgm                                                   	
    pgm[7@0x800000a00000 + 0x818 ] = 0x930bff02		s_bfe_u32 s11, s2, 0x90016                                 	
    pgm[7@0x800000a00000 + 0x81c ] = 0x00090016	;;                                                          	
    pgm[7@0x800000a00000 + 0x820 ] = 0x8b827e08		s_and_b64 s[2:3], s[8:9], exec                             	
    pgm[7@0x800000a00000 + 0x824 ] = 0x98020b80		s_cselect_b32 s2, 0, s11                                   	
    pgm[7@0x800000a00000 + 0x828 ] = 0xbf870499		s_delay_alu instid0(SALU_CYCLE_1) | instskip(NEXT) | instid1(SALU_CYCLE_1)	
    pgm[7@0x800000a00000 + 0x82c ] = 0x84028c02		s_lshl_b32 s2, s2, 12                                      	
    pgm[7@0x800000a00000 + 0x830 ] = 0x8c7d0c02		s_or_b32 m0, s2, s12                                       	
    pgm[7@0x800000a00000 + 0x834 ] = 0xbfb60009		s_sendmsg sendmsg(MSG_GS_ALLOC_REQ)                        	
    pgm[7@0x800000a00000 + 0x838 ] = 0xbe82211e		s_and_saveexec_b64 s[2:3], s[30:31]                        	
    pgm[7@0x800000a00000 + 0x83c ] = 0xbfa6ff28		s_cbranch_execnz 65320                                     	
    pgm[7@0x800000a00000 + 0x840 ] = 0xbfa0ff38		s_branch 65336                                             	
    pgm[7@0x800000a00000 + 0x844 ] = 0xbf9f0000		s_code_end                                                 	
Done disassembly of shader

