Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sun Nov  3 23:51:00 2024
| Host         : TinkPad-Dani running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file red_iterativa_comparadores_timing_summary_routed.rpt -pb red_iterativa_comparadores_timing_summary_routed.pb -rpx red_iterativa_comparadores_timing_summary_routed.rpx -warn_on_violation
| Design       : red_iterativa_comparadores
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    4          inf        0.000                      0                    4           NA           NA                      NA                    NA  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[10]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.204ns  (logic 5.687ns (40.036%)  route 8.517ns (59.964%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  X[10] (IN)
                         net (fo=0)                   0.000     0.000    X[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X_IBUF[10]_inst/O
                         net (fo=3, routed)           4.198     5.656    X_IBUF[10]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.780 r  S_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.715     6.496    S_OBUF[1]_inst_i_5_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I2_O)        0.124     6.620 f  S_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.021     7.640    c_in[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  S_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.455     8.219    S_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.150     8.369 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.128    10.497    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    14.204 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.204    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[10]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.080ns  (logic 5.484ns (38.946%)  route 8.596ns (61.054%))
  Logic Levels:           6  (IBUF=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  X[10] (IN)
                         net (fo=0)                   0.000     0.000    X[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  X_IBUF[10]_inst/O
                         net (fo=3, routed)           4.198     5.656    X_IBUF[10]
    SLICE_X0Y18          LUT6 (Prop_lut6_I5_O)        0.124     5.780 r  S_OBUF[1]_inst_i_5/O
                         net (fo=2, routed)           0.715     6.496    S_OBUF[1]_inst_i_5_n_0
    SLICE_X1Y18          LUT5 (Prop_lut5_I2_O)        0.124     6.620 f  S_OBUF[0]_inst_i_2/O
                         net (fo=2, routed)           1.021     7.640    c_in[0]
    SLICE_X0Y19          LUT6 (Prop_lut6_I0_O)        0.124     7.764 r  S_OBUF[1]_inst_i_3/O
                         net (fo=2, routed)           0.169     7.933    S_OBUF[1]_inst_i_3_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I2_O)        0.124     8.057 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.493    10.550    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    14.080 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.080    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.191ns  (logic 5.695ns (46.713%)  route 6.496ns (53.287%))
  Logic Levels:           8  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  X_IBUF[6]_inst/O
                         net (fo=2, routed)           1.610     3.060    X_IBUF[6]
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.184 r  S_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.467     3.651    S_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     3.775 r  S_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.209     4.983    S_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I2_O)        0.124     5.107 r  S_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.667     5.774    S_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.124     5.898 r  S_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.444     6.342    S_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.466 r  S_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.437     6.903    c_in[3]
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.124     7.027 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.663     8.690    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    12.191 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.191    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[6]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.056ns  (logic 5.703ns (47.301%)  route 6.354ns (52.699%))
  Logic Levels:           8  (IBUF=1 LUT2=1 LUT3=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  X[6] (IN)
                         net (fo=0)                   0.000     0.000    X[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  X_IBUF[6]_inst/O
                         net (fo=2, routed)           1.610     3.060    X_IBUF[6]
    SLICE_X0Y13          LUT6 (Prop_lut6_I5_O)        0.124     3.184 r  S_OBUF[3]_inst_i_5/O
                         net (fo=4, routed)           0.467     3.651    S_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y13          LUT3 (Prop_lut3_I0_O)        0.124     3.775 r  S_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           1.209     4.983    S_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I2_O)        0.124     5.107 r  S_OBUF[3]_inst_i_6/O
                         net (fo=1, routed)           0.667     5.774    S_OBUF[3]_inst_i_6_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.124     5.898 r  S_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           0.444     6.342    S_OBUF[3]_inst_i_4_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.124     6.466 r  S_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.428     6.895    c_in[3]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.124     7.019 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.529     8.547    S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.056 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.056    S[3]
    V19                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.517ns (58.716%)  route 1.066ns (41.284%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  X_IBUF[3]_inst/O
                         net (fo=6, routed)           0.621     0.838    X_IBUF[3]
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.045     0.883 r  S_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.163     1.046    c_in[3]
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.045     1.091 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.282     1.373    S_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.583 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.583    S[3]
    V19                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.634ns  (logic 1.509ns (57.288%)  route 1.125ns (42.712%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  X_IBUF[3]_inst/O
                         net (fo=6, routed)           0.621     0.838    X_IBUF[3]
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.045     0.883 r  S_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.175     1.058    c_in[3]
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.045     1.103 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.329     1.432    S_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.634 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.634    S[2]
    U19                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.895ns  (logic 1.578ns (54.499%)  route 1.317ns (45.501%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  X_IBUF[3]_inst/O
                         net (fo=6, routed)           0.621     0.838    X_IBUF[3]
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.045     0.883 r  S_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.163     1.046    c_in[3]
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.048     1.094 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.532     1.627    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.895 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.895    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[3]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.034ns  (logic 1.537ns (50.675%)  route 1.496ns (49.325%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  X[3] (IN)
                         net (fo=0)                   0.000     0.000    X[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  X_IBUF[3]_inst/O
                         net (fo=6, routed)           0.621     0.838    X_IBUF[3]
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.045     0.883 r  S_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.179     1.062    c_in[3]
    SLICE_X0Y19          LUT5 (Prop_lut5_I4_O)        0.045     1.107 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.696     1.803    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.034 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.034    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------





