// Seed: 198094198
module module_0 (
    input  id_0,
    output id_1,
    input  id_2,
    output id_3,
    input  id_4,
    input  id_5
);
  logic id_6 = id_4 * id_6 - id_0;
  assign id_6 = id_5;
  assign id_1[1] = 1;
endmodule
