
---------- Begin Simulation Statistics ----------
final_tick                                 5993887000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 336519                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678876                       # Number of bytes of host memory used
host_op_rate                                   400891                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.82                       # Real time elapsed on the host
host_tick_rate                              378889468                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5323578                       # Number of instructions simulated
sim_ops                                       6341932                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.005994                       # Number of seconds simulated
sim_ticks                                  5993887000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.281014                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  219648                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               496032                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             20628                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            322310                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             161391                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          191156                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            29765                       # Number of indirect misses.
system.cpu.branchPred.lookups                  746814                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  156400                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         7650                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     5323578                       # Number of instructions committed
system.cpu.committedOps                       6341932                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.125913                       # CPI: cycles per instruction
system.cpu.discardedOps                         92412                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3034236                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            821321                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           402711                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                           80560                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.888168                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                          5993887                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 4161920     65.63%     65.63% # Class of committed instruction
system.cpu.op_class_0::IntMult                  24713      0.39%     66.02% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc              518      0.01%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.02% # Class of committed instruction
system.cpu.op_class_0::MemRead                1308707     20.64%     86.66% # Class of committed instruction
system.cpu.op_class_0::MemWrite                846074     13.34%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  6341932                       # Class of committed instruction
system.cpu.tickCycles                         5913327                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1353                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4015                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   5993887000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1085                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1029                       # Transaction distribution
system.membus.trans_dist::WritebackClean          108                       # Transaction distribution
system.membus.trans_dist::CleanEvict              209                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1584                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1584                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            407                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           678                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          922                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         5762                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        32960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       210624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  243584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2669                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.010865                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.103689                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2640     98.91%     98.91% # Request fanout histogram
system.membus.snoop_fanout::1                      29      1.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                2669                       # Request fanout histogram
system.membus.reqLayer0.occupancy             8563000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2214726                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           12320668                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5993887000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          26048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         144768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             170816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        65856                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           65856                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1029                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1029                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           4345761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          24152607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              28498368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      4345761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4345761                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       10987194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             10987194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       10987194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          4345761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         24152607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             39485563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005333889652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           63                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           63                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7637                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1013                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2669                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1135                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2669                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1135                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    145                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                66                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::16              235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::17                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::18                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::19               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::20                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::21                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::22               22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::23               10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::24                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::25                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::26                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::27                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::28              130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::29              158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::30              189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::31              192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              117                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              127                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::16              115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::17                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::18                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::19                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::20                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::21                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::22                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::23                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::24                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::25                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::26                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::27                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::28               65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::29               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::30               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::31              130                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      54.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     24600368                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    8409968                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                68750176                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9746.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27238.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2125                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     950                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.22                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2669                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1135                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          507                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    443.329389                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   310.152543                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.116522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           83     16.37%     16.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           72     14.20%     30.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          118     23.27%     53.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           64     12.62%     66.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           39      7.69%     74.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      2.37%     76.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           11      2.17%     78.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           20      3.94%     82.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           88     17.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          507                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           63                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean             40                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.404874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    133.369968                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             53     84.13%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             5      7.94%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             3      4.76%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      1.59%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1056-1087            1      1.59%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            63                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           63                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.079365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.047457                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.051904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               30     47.62%     47.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               31     49.21%     96.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      3.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            63                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 161536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9280                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   68864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  170816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                72640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        26.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        11.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     28.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    5993813000                       # Total gap between requests
system.mem_ctrls.avgGap                    1575660.62                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       137152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        68864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 4068144.761487829499                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 22881979.590205822140                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 11489038.748978750780                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          407                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1135                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8633274                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     60116902                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 320421532888                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     21211.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26576.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 282309720.61                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         343062.720000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         589120.257600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        2641415.011200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy       1014394.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     519732917.642403                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     526601946.931185                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     1592862360.096007                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2643785216.738382                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        441.080257                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4867768998                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    269150000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    856968002                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         475609.680000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         806599.231200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4281670.646400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       1523950.176000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     519732917.642403                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     493435296.899995                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     1615759133.721608                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2636015177.997589                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        439.783930                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4938053412                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    269150000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    786683588                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      5993887000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5993887000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1571687                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1571687                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1571687                       # number of overall hits
system.cpu.icache.overall_hits::total         1571687                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          407                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            407                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          407                       # number of overall misses
system.cpu.icache.overall_misses::total           407                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     22464000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     22464000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     22464000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     22464000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1572094                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1572094                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1572094                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1572094                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000259                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000259                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000259                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000259                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 55194.103194                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55194.103194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 55194.103194                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55194.103194                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          108                       # number of writebacks
system.cpu.icache.writebacks::total               108                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          407                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          407                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          407                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          407                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     21650000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     21650000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     21650000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     21650000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000259                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000259                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000259                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000259                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 53194.103194                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 53194.103194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 53194.103194                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53194.103194                       # average overall mshr miss latency
system.cpu.icache.replacements                    108                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1571687                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1571687                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          407                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           407                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     22464000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     22464000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1572094                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1572094                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000259                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 55194.103194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55194.103194                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     21650000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     21650000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000259                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 53194.103194                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53194.103194                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5993887000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           260.338890                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1572094                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               407                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3862.638821                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             76000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   260.338890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.508474                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.508474                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          299                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          235                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3144595                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3144595                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   5993887000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5993887000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5993887000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1816105                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1816105                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1822247                       # number of overall hits
system.cpu.dcache.overall_hits::total         1822247                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         2872                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2872                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         3203                       # number of overall misses
system.cpu.dcache.overall_misses::total          3203                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    156589000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    156589000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    156589000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    156589000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1818977                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1818977                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1825450                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1825450                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001579                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001579                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001755                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001755                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54522.632312                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54522.632312                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48888.229785                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48888.229785                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          402                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.545455                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1029                       # number of writebacks
system.cpu.dcache.writebacks::total              1029                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          940                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          940                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          940                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          940                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1932                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2260                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2260                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    112525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    112525000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    132402000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    132402000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001062                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001062                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001238                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001238                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58242.753623                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58242.753623                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 58584.955752                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 58584.955752                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1238                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1025829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1025829                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     20670000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     20670000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1026187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1026187                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000349                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000349                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57737.430168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57737.430168                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000339                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55158.045977                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55158.045977                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       790276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         790276                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2514                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2514                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    135919000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    135919000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       792790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       792790                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003171                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54064.836913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54064.836913                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          930                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          930                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     93330000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     93330000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001998                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001998                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58920.454545                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58920.454545                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         6142                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          6142                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          331                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          331                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         6473                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         6473                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.051135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.051135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          328                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          328                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     19877000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     19877000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.050672                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.050672                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 60600.609756                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60600.609756                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        20014                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        20014                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       132000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       132000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        20016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        20016                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000100                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        66000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        66000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       128000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000100                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        64000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        64000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        20016                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        20016                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        20016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        20016                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5993887000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           812.214417                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1864539                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2262                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            824.287798                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   812.214417                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.793178                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.793178                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          306                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          194                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          382                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3733226                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3733226                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   5993887000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   5993887000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
