// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_47 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
input  [17:0] p_read15;
input  [17:0] p_read16;
input  [17:0] p_read17;
input  [17:0] p_read18;
input  [17:0] p_read19;
input  [17:0] p_read20;
input  [17:0] p_read21;
input  [17:0] p_read22;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_414_p2;
reg   [0:0] icmp_ln86_reg_1389;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln86_reg_1389_pp0_iter2_reg;
reg   [0:0] icmp_ln86_reg_1389_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1244_fu_420_p2;
reg   [0:0] icmp_ln86_1244_reg_1400;
reg   [0:0] icmp_ln86_1244_reg_1400_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1245_fu_426_p2;
reg   [0:0] icmp_ln86_1245_reg_1405;
reg   [0:0] icmp_ln86_1245_reg_1405_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1246_fu_432_p2;
reg   [0:0] icmp_ln86_1246_reg_1411;
wire   [0:0] icmp_ln86_1247_fu_438_p2;
reg   [0:0] icmp_ln86_1247_reg_1417;
reg   [0:0] icmp_ln86_1247_reg_1417_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1248_fu_444_p2;
reg   [0:0] icmp_ln86_1248_reg_1423;
reg   [0:0] icmp_ln86_1248_reg_1423_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1248_reg_1423_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1385_fu_460_p2;
reg   [0:0] icmp_ln86_1385_reg_1429;
reg   [0:0] icmp_ln86_1385_reg_1429_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1386_fu_476_p2;
reg   [0:0] icmp_ln86_1386_reg_1435;
wire   [0:0] icmp_ln86_1251_fu_482_p2;
reg   [0:0] icmp_ln86_1251_reg_1441;
reg   [0:0] icmp_ln86_1251_reg_1441_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1252_fu_488_p2;
reg   [0:0] icmp_ln86_1252_reg_1447;
reg   [0:0] icmp_ln86_1252_reg_1447_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1253_fu_494_p2;
reg   [0:0] icmp_ln86_1253_reg_1452;
reg   [0:0] icmp_ln86_1253_reg_1452_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1253_reg_1452_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1254_fu_500_p2;
reg   [0:0] icmp_ln86_1254_reg_1458;
reg   [0:0] icmp_ln86_1254_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1254_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1254_reg_1458_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1255_fu_506_p2;
reg   [0:0] icmp_ln86_1255_reg_1464;
reg   [0:0] icmp_ln86_1255_reg_1464_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1255_reg_1464_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1255_reg_1464_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1255_reg_1464_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1256_fu_512_p2;
reg   [0:0] icmp_ln86_1256_reg_1470;
reg   [0:0] icmp_ln86_1256_reg_1470_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1256_reg_1470_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1256_reg_1470_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1256_reg_1470_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1257_fu_518_p2;
reg   [0:0] icmp_ln86_1257_reg_1476;
reg   [0:0] icmp_ln86_1257_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1257_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1257_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1257_reg_1476_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1257_reg_1476_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1257_reg_1476_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1258_fu_524_p2;
reg   [0:0] icmp_ln86_1258_reg_1482;
reg   [0:0] icmp_ln86_1258_reg_1482_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1259_fu_530_p2;
reg   [0:0] icmp_ln86_1259_reg_1487;
wire   [0:0] icmp_ln86_1260_fu_536_p2;
reg   [0:0] icmp_ln86_1260_reg_1492;
reg   [0:0] icmp_ln86_1260_reg_1492_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1261_fu_542_p2;
reg   [0:0] icmp_ln86_1261_reg_1497;
reg   [0:0] icmp_ln86_1261_reg_1497_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1262_fu_548_p2;
reg   [0:0] icmp_ln86_1262_reg_1502;
reg   [0:0] icmp_ln86_1262_reg_1502_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1262_reg_1502_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1263_fu_554_p2;
reg   [0:0] icmp_ln86_1263_reg_1507;
reg   [0:0] icmp_ln86_1263_reg_1507_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1263_reg_1507_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1264_fu_560_p2;
reg   [0:0] icmp_ln86_1264_reg_1512;
reg   [0:0] icmp_ln86_1264_reg_1512_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1264_reg_1512_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1265_fu_566_p2;
reg   [0:0] icmp_ln86_1265_reg_1517;
reg   [0:0] icmp_ln86_1265_reg_1517_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1265_reg_1517_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1265_reg_1517_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1266_fu_572_p2;
reg   [0:0] icmp_ln86_1266_reg_1522;
reg   [0:0] icmp_ln86_1266_reg_1522_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1266_reg_1522_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1266_reg_1522_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1267_fu_578_p2;
reg   [0:0] icmp_ln86_1267_reg_1527;
reg   [0:0] icmp_ln86_1267_reg_1527_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1267_reg_1527_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1267_reg_1527_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1268_fu_584_p2;
reg   [0:0] icmp_ln86_1268_reg_1532;
reg   [0:0] icmp_ln86_1268_reg_1532_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1268_reg_1532_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1268_reg_1532_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1268_reg_1532_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1269_fu_590_p2;
reg   [0:0] icmp_ln86_1269_reg_1537;
reg   [0:0] icmp_ln86_1269_reg_1537_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1269_reg_1537_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1269_reg_1537_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1269_reg_1537_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1270_fu_596_p2;
reg   [0:0] icmp_ln86_1270_reg_1542;
reg   [0:0] icmp_ln86_1270_reg_1542_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1270_reg_1542_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1270_reg_1542_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1270_reg_1542_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1271_fu_602_p2;
reg   [0:0] icmp_ln86_1271_reg_1547;
reg   [0:0] icmp_ln86_1271_reg_1547_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1271_reg_1547_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1271_reg_1547_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1271_reg_1547_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1271_reg_1547_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1272_fu_608_p2;
reg   [0:0] icmp_ln86_1272_reg_1552;
reg   [0:0] icmp_ln86_1272_reg_1552_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1272_reg_1552_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1272_reg_1552_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1272_reg_1552_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1272_reg_1552_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1272_reg_1552_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_614_p2;
reg   [0:0] and_ln102_reg_1557;
reg   [0:0] and_ln102_reg_1557_pp0_iter1_reg;
reg   [0:0] and_ln102_reg_1557_pp0_iter2_reg;
wire   [0:0] and_ln102_1199_fu_620_p2;
reg   [0:0] and_ln102_1199_reg_1567;
wire   [0:0] and_ln104_242_fu_629_p2;
reg   [0:0] and_ln104_242_reg_1574;
wire   [0:0] and_ln102_1203_fu_634_p2;
reg   [0:0] and_ln102_1203_reg_1579;
wire   [0:0] and_ln102_1204_fu_644_p2;
reg   [0:0] and_ln102_1204_reg_1585;
wire   [0:0] or_ln117_fu_660_p2;
reg   [0:0] or_ln117_reg_1591;
wire   [0:0] and_ln102_1198_fu_681_p2;
reg   [0:0] and_ln102_1198_reg_1596;
reg   [0:0] and_ln102_1198_reg_1596_pp0_iter3_reg;
wire   [0:0] and_ln104_243_fu_707_p2;
reg   [0:0] and_ln104_243_reg_1603;
wire   [0:0] and_ln102_1202_fu_713_p2;
reg   [0:0] and_ln102_1202_reg_1608;
reg   [0:0] and_ln102_1202_reg_1608_pp0_iter3_reg;
reg   [0:0] and_ln102_1202_reg_1608_pp0_iter4_reg;
wire   [0:0] and_ln104_245_fu_723_p2;
reg   [0:0] and_ln104_245_reg_1615;
reg   [0:0] and_ln104_245_reg_1615_pp0_iter3_reg;
reg   [0:0] and_ln104_245_reg_1615_pp0_iter4_reg;
reg   [0:0] and_ln104_245_reg_1615_pp0_iter5_reg;
reg   [0:0] and_ln104_245_reg_1615_pp0_iter6_reg;
wire   [0:0] and_ln102_1205_fu_734_p2;
reg   [0:0] and_ln102_1205_reg_1621;
wire   [0:0] and_ln102_1206_fu_739_p2;
reg   [0:0] and_ln102_1206_reg_1627;
wire   [3:0] select_ln117_1210_fu_840_p3;
reg   [3:0] select_ln117_1210_reg_1633;
wire   [0:0] or_ln117_1136_fu_847_p2;
reg   [0:0] or_ln117_1136_reg_1638;
wire   [0:0] and_ln102_1201_fu_852_p2;
reg   [0:0] and_ln102_1201_reg_1645;
wire   [0:0] and_ln104_244_fu_861_p2;
reg   [0:0] and_ln104_244_reg_1651;
reg   [0:0] and_ln104_244_reg_1651_pp0_iter4_reg;
wire   [0:0] and_ln102_1207_fu_871_p2;
reg   [0:0] and_ln102_1207_reg_1657;
wire   [4:0] select_ln117_1217_fu_968_p3;
reg   [4:0] select_ln117_1217_reg_1662;
wire   [0:0] or_ln117_1141_fu_975_p2;
reg   [0:0] or_ln117_1141_reg_1667;
wire   [0:0] and_ln102_1209_fu_989_p2;
reg   [0:0] and_ln102_1209_reg_1673;
wire   [0:0] or_ln117_1145_fu_1062_p2;
reg   [0:0] or_ln117_1145_reg_1679;
wire   [4:0] select_ln117_1223_fu_1076_p3;
reg   [4:0] select_ln117_1223_reg_1684;
wire   [0:0] or_ln117_1147_fu_1084_p2;
reg   [0:0] or_ln117_1147_reg_1689;
wire   [0:0] or_ln117_1151_fu_1172_p2;
reg   [0:0] or_ln117_1151_reg_1697;
wire   [4:0] select_ln117_1229_fu_1184_p3;
reg   [4:0] select_ln117_1229_reg_1703;
wire   [0:0] or_ln117_1153_fu_1206_p2;
reg   [0:0] or_ln117_1153_reg_1708;
wire   [4:0] select_ln117_1231_fu_1218_p3;
reg   [4:0] select_ln117_1231_reg_1713;
wire    ap_block_pp0_stage0;
wire   [13:0] tmp_fu_450_p4;
wire   [14:0] tmp_20_fu_466_p4;
wire   [0:0] xor_ln104_598_fu_624_p2;
wire   [0:0] xor_ln104_602_fu_639_p2;
wire   [0:0] and_ln102_1226_fu_649_p2;
wire   [0:0] and_ln102_1212_fu_654_p2;
wire   [0:0] xor_ln104_596_fu_671_p2;
wire   [0:0] xor_ln104_fu_666_p2;
wire   [0:0] xor_ln104_597_fu_686_p2;
wire   [0:0] and_ln104_fu_676_p2;
wire   [0:0] xor_ln104_599_fu_702_p2;
wire   [0:0] and_ln104_241_fu_691_p2;
wire   [0:0] xor_ln104_601_fu_718_p2;
wire   [0:0] and_ln102_1200_fu_697_p2;
wire   [0:0] xor_ln104_603_fu_729_p2;
wire   [0:0] and_ln102_1227_fu_752_p2;
wire   [0:0] and_ln102_1211_fu_744_p2;
wire   [0:0] xor_ln117_fu_762_p2;
wire   [1:0] zext_ln117_fu_768_p1;
wire   [1:0] select_ln117_fu_772_p3;
wire   [1:0] select_ln117_1205_fu_779_p3;
wire   [0:0] and_ln102_1213_fu_748_p2;
wire   [2:0] zext_ln117_138_fu_786_p1;
wire   [0:0] or_ln117_1131_fu_790_p2;
wire   [2:0] select_ln117_1206_fu_795_p3;
wire   [0:0] or_ln117_1132_fu_802_p2;
wire   [0:0] and_ln102_1214_fu_757_p2;
wire   [2:0] select_ln117_1207_fu_806_p3;
wire   [0:0] or_ln117_1133_fu_814_p2;
wire   [2:0] select_ln117_1208_fu_820_p3;
wire   [2:0] select_ln117_1209_fu_828_p3;
wire   [3:0] zext_ln117_139_fu_836_p1;
wire   [0:0] xor_ln104_600_fu_856_p2;
wire   [0:0] xor_ln104_604_fu_866_p2;
wire   [0:0] and_ln102_1228_fu_884_p2;
wire   [0:0] and_ln102_1215_fu_876_p2;
wire   [0:0] or_ln117_1134_fu_894_p2;
wire   [0:0] or_ln117_1135_fu_899_p2;
wire   [3:0] select_ln117_1211_fu_903_p3;
wire   [0:0] and_ln102_1216_fu_880_p2;
wire   [3:0] select_ln117_1212_fu_910_p3;
wire   [0:0] or_ln117_1137_fu_918_p2;
wire   [3:0] select_ln117_1213_fu_923_p3;
wire   [0:0] or_ln117_1138_fu_930_p2;
wire   [0:0] and_ln102_1217_fu_889_p2;
wire   [3:0] select_ln117_1214_fu_934_p3;
wire   [0:0] or_ln117_1139_fu_942_p2;
wire   [3:0] select_ln117_1215_fu_948_p3;
wire   [3:0] select_ln117_1216_fu_956_p3;
wire   [4:0] zext_ln117_140_fu_964_p1;
wire   [0:0] xor_ln104_605_fu_980_p2;
wire   [0:0] and_ln102_1229_fu_997_p2;
wire   [0:0] and_ln102_1208_fu_985_p2;
wire   [0:0] and_ln102_1218_fu_993_p2;
wire   [0:0] or_ln117_1140_fu_1012_p2;
wire   [0:0] and_ln102_1219_fu_1002_p2;
wire   [4:0] select_ln117_1218_fu_1017_p3;
wire   [0:0] or_ln117_1142_fu_1024_p2;
wire   [4:0] select_ln117_1219_fu_1029_p3;
wire   [0:0] or_ln117_1143_fu_1036_p2;
wire   [0:0] and_ln102_1220_fu_1007_p2;
wire   [4:0] select_ln117_1220_fu_1040_p3;
wire   [0:0] or_ln117_1144_fu_1048_p2;
wire   [4:0] select_ln117_1221_fu_1054_p3;
wire   [4:0] select_ln117_1222_fu_1068_p3;
wire   [0:0] xor_ln104_606_fu_1088_p2;
wire   [0:0] and_ln102_1230_fu_1098_p2;
wire   [0:0] xor_ln104_607_fu_1093_p2;
wire   [0:0] and_ln102_1231_fu_1112_p2;
wire   [0:0] and_ln102_1221_fu_1103_p2;
wire   [0:0] or_ln117_1146_fu_1122_p2;
wire   [0:0] and_ln102_1222_fu_1108_p2;
wire   [4:0] select_ln117_1224_fu_1127_p3;
wire   [0:0] or_ln117_1148_fu_1134_p2;
wire   [4:0] select_ln117_1225_fu_1139_p3;
wire   [0:0] or_ln117_1149_fu_1146_p2;
wire   [0:0] and_ln102_1223_fu_1117_p2;
wire   [4:0] select_ln117_1226_fu_1150_p3;
wire   [0:0] or_ln117_1150_fu_1158_p2;
wire   [4:0] select_ln117_1227_fu_1164_p3;
wire   [4:0] select_ln117_1228_fu_1176_p3;
wire   [0:0] and_ln102_1210_fu_1192_p2;
wire   [0:0] and_ln102_1224_fu_1196_p2;
wire   [0:0] or_ln117_1152_fu_1201_p2;
wire   [4:0] select_ln117_1230_fu_1211_p3;
wire   [0:0] xor_ln104_608_fu_1226_p2;
wire   [0:0] and_ln102_1232_fu_1231_p2;
wire   [0:0] and_ln102_1225_fu_1236_p2;
wire   [0:0] or_ln117_1154_fu_1241_p2;
wire   [11:0] agg_result_fu_1253_p65;
wire   [4:0] agg_result_fu_1253_p66;
wire   [11:0] agg_result_fu_1253_p67;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
reg   [17:0] p_read15_int_reg;
reg   [17:0] p_read16_int_reg;
reg   [17:0] p_read17_int_reg;
reg   [17:0] p_read18_int_reg;
reg   [17:0] p_read19_int_reg;
reg   [17:0] p_read20_int_reg;
reg   [17:0] p_read21_int_reg;
reg   [17:0] p_read22_int_reg;
wire   [4:0] agg_result_fu_1253_p1;
wire   [4:0] agg_result_fu_1253_p3;
wire   [4:0] agg_result_fu_1253_p5;
wire   [4:0] agg_result_fu_1253_p7;
wire   [4:0] agg_result_fu_1253_p9;
wire   [4:0] agg_result_fu_1253_p11;
wire   [4:0] agg_result_fu_1253_p13;
wire   [4:0] agg_result_fu_1253_p15;
wire   [4:0] agg_result_fu_1253_p17;
wire   [4:0] agg_result_fu_1253_p19;
wire   [4:0] agg_result_fu_1253_p21;
wire   [4:0] agg_result_fu_1253_p23;
wire   [4:0] agg_result_fu_1253_p25;
wire   [4:0] agg_result_fu_1253_p27;
wire   [4:0] agg_result_fu_1253_p29;
wire   [4:0] agg_result_fu_1253_p31;
wire  signed [4:0] agg_result_fu_1253_p33;
wire  signed [4:0] agg_result_fu_1253_p35;
wire  signed [4:0] agg_result_fu_1253_p37;
wire  signed [4:0] agg_result_fu_1253_p39;
wire  signed [4:0] agg_result_fu_1253_p41;
wire  signed [4:0] agg_result_fu_1253_p43;
wire  signed [4:0] agg_result_fu_1253_p45;
wire  signed [4:0] agg_result_fu_1253_p47;
wire  signed [4:0] agg_result_fu_1253_p49;
wire  signed [4:0] agg_result_fu_1253_p51;
wire  signed [4:0] agg_result_fu_1253_p53;
wire  signed [4:0] agg_result_fu_1253_p55;
wire  signed [4:0] agg_result_fu_1253_p57;
wire  signed [4:0] agg_result_fu_1253_p59;
wire  signed [4:0] agg_result_fu_1253_p61;
wire  signed [4:0] agg_result_fu_1253_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_12_1_1_x22 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_65_5_12_1_1_x22_U1333(
    .din0(12'd970),
    .din1(12'd4030),
    .din2(12'd113),
    .din3(12'd3646),
    .din4(12'd3837),
    .din5(12'd315),
    .din6(12'd497),
    .din7(12'd3952),
    .din8(12'd9),
    .din9(12'd532),
    .din10(12'd3441),
    .din11(12'd218),
    .din12(12'd4050),
    .din13(12'd565),
    .din14(12'd2111),
    .din15(12'd4076),
    .din16(12'd92),
    .din17(12'd3758),
    .din18(12'd1100),
    .din19(12'd65),
    .din20(12'd4036),
    .din21(12'd480),
    .din22(12'd3864),
    .din23(12'd262),
    .din24(12'd4067),
    .din25(12'd82),
    .din26(12'd4042),
    .din27(12'd3867),
    .din28(12'd21),
    .din29(12'd133),
    .din30(12'd3969),
    .din31(12'd2),
    .def(agg_result_fu_1253_p65),
    .sel(agg_result_fu_1253_p66),
    .dout(agg_result_fu_1253_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1198_reg_1596 <= and_ln102_1198_fu_681_p2;
        and_ln102_1198_reg_1596_pp0_iter3_reg <= and_ln102_1198_reg_1596;
        and_ln102_1199_reg_1567 <= and_ln102_1199_fu_620_p2;
        and_ln102_1201_reg_1645 <= and_ln102_1201_fu_852_p2;
        and_ln102_1202_reg_1608 <= and_ln102_1202_fu_713_p2;
        and_ln102_1202_reg_1608_pp0_iter3_reg <= and_ln102_1202_reg_1608;
        and_ln102_1202_reg_1608_pp0_iter4_reg <= and_ln102_1202_reg_1608_pp0_iter3_reg;
        and_ln102_1203_reg_1579 <= and_ln102_1203_fu_634_p2;
        and_ln102_1204_reg_1585 <= and_ln102_1204_fu_644_p2;
        and_ln102_1205_reg_1621 <= and_ln102_1205_fu_734_p2;
        and_ln102_1206_reg_1627 <= and_ln102_1206_fu_739_p2;
        and_ln102_1207_reg_1657 <= and_ln102_1207_fu_871_p2;
        and_ln102_1209_reg_1673 <= and_ln102_1209_fu_989_p2;
        and_ln102_reg_1557 <= and_ln102_fu_614_p2;
        and_ln102_reg_1557_pp0_iter1_reg <= and_ln102_reg_1557;
        and_ln102_reg_1557_pp0_iter2_reg <= and_ln102_reg_1557_pp0_iter1_reg;
        and_ln104_242_reg_1574 <= and_ln104_242_fu_629_p2;
        and_ln104_243_reg_1603 <= and_ln104_243_fu_707_p2;
        and_ln104_244_reg_1651 <= and_ln104_244_fu_861_p2;
        and_ln104_244_reg_1651_pp0_iter4_reg <= and_ln104_244_reg_1651;
        and_ln104_245_reg_1615 <= and_ln104_245_fu_723_p2;
        and_ln104_245_reg_1615_pp0_iter3_reg <= and_ln104_245_reg_1615;
        and_ln104_245_reg_1615_pp0_iter4_reg <= and_ln104_245_reg_1615_pp0_iter3_reg;
        and_ln104_245_reg_1615_pp0_iter5_reg <= and_ln104_245_reg_1615_pp0_iter4_reg;
        and_ln104_245_reg_1615_pp0_iter6_reg <= and_ln104_245_reg_1615_pp0_iter5_reg;
        icmp_ln86_1244_reg_1400 <= icmp_ln86_1244_fu_420_p2;
        icmp_ln86_1244_reg_1400_pp0_iter1_reg <= icmp_ln86_1244_reg_1400;
        icmp_ln86_1245_reg_1405 <= icmp_ln86_1245_fu_426_p2;
        icmp_ln86_1245_reg_1405_pp0_iter1_reg <= icmp_ln86_1245_reg_1405;
        icmp_ln86_1246_reg_1411 <= icmp_ln86_1246_fu_432_p2;
        icmp_ln86_1247_reg_1417 <= icmp_ln86_1247_fu_438_p2;
        icmp_ln86_1247_reg_1417_pp0_iter1_reg <= icmp_ln86_1247_reg_1417;
        icmp_ln86_1248_reg_1423 <= icmp_ln86_1248_fu_444_p2;
        icmp_ln86_1248_reg_1423_pp0_iter1_reg <= icmp_ln86_1248_reg_1423;
        icmp_ln86_1248_reg_1423_pp0_iter2_reg <= icmp_ln86_1248_reg_1423_pp0_iter1_reg;
        icmp_ln86_1251_reg_1441 <= icmp_ln86_1251_fu_482_p2;
        icmp_ln86_1251_reg_1441_pp0_iter1_reg <= icmp_ln86_1251_reg_1441;
        icmp_ln86_1252_reg_1447 <= icmp_ln86_1252_fu_488_p2;
        icmp_ln86_1252_reg_1447_pp0_iter1_reg <= icmp_ln86_1252_reg_1447;
        icmp_ln86_1253_reg_1452 <= icmp_ln86_1253_fu_494_p2;
        icmp_ln86_1253_reg_1452_pp0_iter1_reg <= icmp_ln86_1253_reg_1452;
        icmp_ln86_1253_reg_1452_pp0_iter2_reg <= icmp_ln86_1253_reg_1452_pp0_iter1_reg;
        icmp_ln86_1254_reg_1458 <= icmp_ln86_1254_fu_500_p2;
        icmp_ln86_1254_reg_1458_pp0_iter1_reg <= icmp_ln86_1254_reg_1458;
        icmp_ln86_1254_reg_1458_pp0_iter2_reg <= icmp_ln86_1254_reg_1458_pp0_iter1_reg;
        icmp_ln86_1254_reg_1458_pp0_iter3_reg <= icmp_ln86_1254_reg_1458_pp0_iter2_reg;
        icmp_ln86_1255_reg_1464 <= icmp_ln86_1255_fu_506_p2;
        icmp_ln86_1255_reg_1464_pp0_iter1_reg <= icmp_ln86_1255_reg_1464;
        icmp_ln86_1255_reg_1464_pp0_iter2_reg <= icmp_ln86_1255_reg_1464_pp0_iter1_reg;
        icmp_ln86_1255_reg_1464_pp0_iter3_reg <= icmp_ln86_1255_reg_1464_pp0_iter2_reg;
        icmp_ln86_1255_reg_1464_pp0_iter4_reg <= icmp_ln86_1255_reg_1464_pp0_iter3_reg;
        icmp_ln86_1256_reg_1470 <= icmp_ln86_1256_fu_512_p2;
        icmp_ln86_1256_reg_1470_pp0_iter1_reg <= icmp_ln86_1256_reg_1470;
        icmp_ln86_1256_reg_1470_pp0_iter2_reg <= icmp_ln86_1256_reg_1470_pp0_iter1_reg;
        icmp_ln86_1256_reg_1470_pp0_iter3_reg <= icmp_ln86_1256_reg_1470_pp0_iter2_reg;
        icmp_ln86_1256_reg_1470_pp0_iter4_reg <= icmp_ln86_1256_reg_1470_pp0_iter3_reg;
        icmp_ln86_1257_reg_1476 <= icmp_ln86_1257_fu_518_p2;
        icmp_ln86_1257_reg_1476_pp0_iter1_reg <= icmp_ln86_1257_reg_1476;
        icmp_ln86_1257_reg_1476_pp0_iter2_reg <= icmp_ln86_1257_reg_1476_pp0_iter1_reg;
        icmp_ln86_1257_reg_1476_pp0_iter3_reg <= icmp_ln86_1257_reg_1476_pp0_iter2_reg;
        icmp_ln86_1257_reg_1476_pp0_iter4_reg <= icmp_ln86_1257_reg_1476_pp0_iter3_reg;
        icmp_ln86_1257_reg_1476_pp0_iter5_reg <= icmp_ln86_1257_reg_1476_pp0_iter4_reg;
        icmp_ln86_1257_reg_1476_pp0_iter6_reg <= icmp_ln86_1257_reg_1476_pp0_iter5_reg;
        icmp_ln86_1258_reg_1482 <= icmp_ln86_1258_fu_524_p2;
        icmp_ln86_1258_reg_1482_pp0_iter1_reg <= icmp_ln86_1258_reg_1482;
        icmp_ln86_1259_reg_1487 <= icmp_ln86_1259_fu_530_p2;
        icmp_ln86_1260_reg_1492 <= icmp_ln86_1260_fu_536_p2;
        icmp_ln86_1260_reg_1492_pp0_iter1_reg <= icmp_ln86_1260_reg_1492;
        icmp_ln86_1261_reg_1497 <= icmp_ln86_1261_fu_542_p2;
        icmp_ln86_1261_reg_1497_pp0_iter1_reg <= icmp_ln86_1261_reg_1497;
        icmp_ln86_1262_reg_1502 <= icmp_ln86_1262_fu_548_p2;
        icmp_ln86_1262_reg_1502_pp0_iter1_reg <= icmp_ln86_1262_reg_1502;
        icmp_ln86_1262_reg_1502_pp0_iter2_reg <= icmp_ln86_1262_reg_1502_pp0_iter1_reg;
        icmp_ln86_1263_reg_1507 <= icmp_ln86_1263_fu_554_p2;
        icmp_ln86_1263_reg_1507_pp0_iter1_reg <= icmp_ln86_1263_reg_1507;
        icmp_ln86_1263_reg_1507_pp0_iter2_reg <= icmp_ln86_1263_reg_1507_pp0_iter1_reg;
        icmp_ln86_1264_reg_1512 <= icmp_ln86_1264_fu_560_p2;
        icmp_ln86_1264_reg_1512_pp0_iter1_reg <= icmp_ln86_1264_reg_1512;
        icmp_ln86_1264_reg_1512_pp0_iter2_reg <= icmp_ln86_1264_reg_1512_pp0_iter1_reg;
        icmp_ln86_1265_reg_1517 <= icmp_ln86_1265_fu_566_p2;
        icmp_ln86_1265_reg_1517_pp0_iter1_reg <= icmp_ln86_1265_reg_1517;
        icmp_ln86_1265_reg_1517_pp0_iter2_reg <= icmp_ln86_1265_reg_1517_pp0_iter1_reg;
        icmp_ln86_1265_reg_1517_pp0_iter3_reg <= icmp_ln86_1265_reg_1517_pp0_iter2_reg;
        icmp_ln86_1266_reg_1522 <= icmp_ln86_1266_fu_572_p2;
        icmp_ln86_1266_reg_1522_pp0_iter1_reg <= icmp_ln86_1266_reg_1522;
        icmp_ln86_1266_reg_1522_pp0_iter2_reg <= icmp_ln86_1266_reg_1522_pp0_iter1_reg;
        icmp_ln86_1266_reg_1522_pp0_iter3_reg <= icmp_ln86_1266_reg_1522_pp0_iter2_reg;
        icmp_ln86_1267_reg_1527 <= icmp_ln86_1267_fu_578_p2;
        icmp_ln86_1267_reg_1527_pp0_iter1_reg <= icmp_ln86_1267_reg_1527;
        icmp_ln86_1267_reg_1527_pp0_iter2_reg <= icmp_ln86_1267_reg_1527_pp0_iter1_reg;
        icmp_ln86_1267_reg_1527_pp0_iter3_reg <= icmp_ln86_1267_reg_1527_pp0_iter2_reg;
        icmp_ln86_1268_reg_1532 <= icmp_ln86_1268_fu_584_p2;
        icmp_ln86_1268_reg_1532_pp0_iter1_reg <= icmp_ln86_1268_reg_1532;
        icmp_ln86_1268_reg_1532_pp0_iter2_reg <= icmp_ln86_1268_reg_1532_pp0_iter1_reg;
        icmp_ln86_1268_reg_1532_pp0_iter3_reg <= icmp_ln86_1268_reg_1532_pp0_iter2_reg;
        icmp_ln86_1268_reg_1532_pp0_iter4_reg <= icmp_ln86_1268_reg_1532_pp0_iter3_reg;
        icmp_ln86_1269_reg_1537 <= icmp_ln86_1269_fu_590_p2;
        icmp_ln86_1269_reg_1537_pp0_iter1_reg <= icmp_ln86_1269_reg_1537;
        icmp_ln86_1269_reg_1537_pp0_iter2_reg <= icmp_ln86_1269_reg_1537_pp0_iter1_reg;
        icmp_ln86_1269_reg_1537_pp0_iter3_reg <= icmp_ln86_1269_reg_1537_pp0_iter2_reg;
        icmp_ln86_1269_reg_1537_pp0_iter4_reg <= icmp_ln86_1269_reg_1537_pp0_iter3_reg;
        icmp_ln86_1270_reg_1542 <= icmp_ln86_1270_fu_596_p2;
        icmp_ln86_1270_reg_1542_pp0_iter1_reg <= icmp_ln86_1270_reg_1542;
        icmp_ln86_1270_reg_1542_pp0_iter2_reg <= icmp_ln86_1270_reg_1542_pp0_iter1_reg;
        icmp_ln86_1270_reg_1542_pp0_iter3_reg <= icmp_ln86_1270_reg_1542_pp0_iter2_reg;
        icmp_ln86_1270_reg_1542_pp0_iter4_reg <= icmp_ln86_1270_reg_1542_pp0_iter3_reg;
        icmp_ln86_1271_reg_1547 <= icmp_ln86_1271_fu_602_p2;
        icmp_ln86_1271_reg_1547_pp0_iter1_reg <= icmp_ln86_1271_reg_1547;
        icmp_ln86_1271_reg_1547_pp0_iter2_reg <= icmp_ln86_1271_reg_1547_pp0_iter1_reg;
        icmp_ln86_1271_reg_1547_pp0_iter3_reg <= icmp_ln86_1271_reg_1547_pp0_iter2_reg;
        icmp_ln86_1271_reg_1547_pp0_iter4_reg <= icmp_ln86_1271_reg_1547_pp0_iter3_reg;
        icmp_ln86_1271_reg_1547_pp0_iter5_reg <= icmp_ln86_1271_reg_1547_pp0_iter4_reg;
        icmp_ln86_1272_reg_1552 <= icmp_ln86_1272_fu_608_p2;
        icmp_ln86_1272_reg_1552_pp0_iter1_reg <= icmp_ln86_1272_reg_1552;
        icmp_ln86_1272_reg_1552_pp0_iter2_reg <= icmp_ln86_1272_reg_1552_pp0_iter1_reg;
        icmp_ln86_1272_reg_1552_pp0_iter3_reg <= icmp_ln86_1272_reg_1552_pp0_iter2_reg;
        icmp_ln86_1272_reg_1552_pp0_iter4_reg <= icmp_ln86_1272_reg_1552_pp0_iter3_reg;
        icmp_ln86_1272_reg_1552_pp0_iter5_reg <= icmp_ln86_1272_reg_1552_pp0_iter4_reg;
        icmp_ln86_1272_reg_1552_pp0_iter6_reg <= icmp_ln86_1272_reg_1552_pp0_iter5_reg;
        icmp_ln86_1385_reg_1429 <= icmp_ln86_1385_fu_460_p2;
        icmp_ln86_1385_reg_1429_pp0_iter1_reg <= icmp_ln86_1385_reg_1429;
        icmp_ln86_1386_reg_1435 <= icmp_ln86_1386_fu_476_p2;
        icmp_ln86_reg_1389 <= icmp_ln86_fu_414_p2;
        icmp_ln86_reg_1389_pp0_iter1_reg <= icmp_ln86_reg_1389;
        icmp_ln86_reg_1389_pp0_iter2_reg <= icmp_ln86_reg_1389_pp0_iter1_reg;
        icmp_ln86_reg_1389_pp0_iter3_reg <= icmp_ln86_reg_1389_pp0_iter2_reg;
        or_ln117_1136_reg_1638 <= or_ln117_1136_fu_847_p2;
        or_ln117_1141_reg_1667 <= or_ln117_1141_fu_975_p2;
        or_ln117_1145_reg_1679 <= or_ln117_1145_fu_1062_p2;
        or_ln117_1147_reg_1689 <= or_ln117_1147_fu_1084_p2;
        or_ln117_1151_reg_1697 <= or_ln117_1151_fu_1172_p2;
        or_ln117_1153_reg_1708 <= or_ln117_1153_fu_1206_p2;
        or_ln117_reg_1591 <= or_ln117_fu_660_p2;
        select_ln117_1210_reg_1633 <= select_ln117_1210_fu_840_p3;
        select_ln117_1217_reg_1662 <= select_ln117_1217_fu_968_p3;
        select_ln117_1223_reg_1684 <= select_ln117_1223_fu_1076_p3;
        select_ln117_1229_reg_1703 <= select_ln117_1229_fu_1184_p3;
        select_ln117_1231_reg_1713 <= select_ln117_1231_fu_1218_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read15_int_reg <= p_read15;
        p_read16_int_reg <= p_read16;
        p_read17_int_reg <= p_read17;
        p_read18_int_reg <= p_read18;
        p_read19_int_reg <= p_read19;
        p_read1_int_reg <= p_read1;
        p_read20_int_reg <= p_read20;
        p_read21_int_reg <= p_read21;
        p_read22_int_reg <= p_read22;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_1253_p65 = 'bx;

assign agg_result_fu_1253_p66 = ((or_ln117_1154_fu_1241_p2[0:0] == 1'b1) ? select_ln117_1231_reg_1713 : 5'd31);

assign and_ln102_1198_fu_681_p2 = (xor_ln104_fu_666_p2 & icmp_ln86_1245_reg_1405_pp0_iter1_reg);

assign and_ln102_1199_fu_620_p2 = (icmp_ln86_1246_reg_1411 & and_ln102_reg_1557);

assign and_ln102_1200_fu_697_p2 = (icmp_ln86_1247_reg_1417_pp0_iter1_reg & and_ln104_fu_676_p2);

assign and_ln102_1201_fu_852_p2 = (icmp_ln86_1248_reg_1423_pp0_iter2_reg & and_ln102_1198_reg_1596);

assign and_ln102_1202_fu_713_p2 = (icmp_ln86_1385_reg_1429_pp0_iter1_reg & and_ln104_241_fu_691_p2);

assign and_ln102_1203_fu_634_p2 = (icmp_ln86_1386_reg_1435 & and_ln102_1199_fu_620_p2);

assign and_ln102_1204_fu_644_p2 = (icmp_ln86_1251_reg_1441 & and_ln104_242_fu_629_p2);

assign and_ln102_1205_fu_734_p2 = (icmp_ln86_1252_reg_1447_pp0_iter1_reg & and_ln102_1200_fu_697_p2);

assign and_ln102_1206_fu_739_p2 = (icmp_ln86_1253_reg_1452_pp0_iter1_reg & and_ln104_243_fu_707_p2);

assign and_ln102_1207_fu_871_p2 = (icmp_ln86_1254_reg_1458_pp0_iter2_reg & and_ln102_1201_fu_852_p2);

assign and_ln102_1208_fu_985_p2 = (icmp_ln86_1255_reg_1464_pp0_iter3_reg & and_ln104_244_reg_1651);

assign and_ln102_1209_fu_989_p2 = (icmp_ln86_1256_reg_1470_pp0_iter3_reg & and_ln102_1202_reg_1608_pp0_iter3_reg);

assign and_ln102_1210_fu_1192_p2 = (icmp_ln86_1257_reg_1476_pp0_iter5_reg & and_ln104_245_reg_1615_pp0_iter5_reg);

assign and_ln102_1211_fu_744_p2 = (icmp_ln86_1258_reg_1482_pp0_iter1_reg & and_ln102_1203_reg_1579);

assign and_ln102_1212_fu_654_p2 = (and_ln102_1226_fu_649_p2 & and_ln102_1199_fu_620_p2);

assign and_ln102_1213_fu_748_p2 = (icmp_ln86_1260_reg_1492_pp0_iter1_reg & and_ln102_1204_reg_1585);

assign and_ln102_1214_fu_757_p2 = (and_ln104_242_reg_1574 & and_ln102_1227_fu_752_p2);

assign and_ln102_1215_fu_876_p2 = (icmp_ln86_1262_reg_1502_pp0_iter2_reg & and_ln102_1205_reg_1621);

assign and_ln102_1216_fu_880_p2 = (icmp_ln86_1263_reg_1507_pp0_iter2_reg & and_ln102_1206_reg_1627);

assign and_ln102_1217_fu_889_p2 = (and_ln104_243_reg_1603 & and_ln102_1228_fu_884_p2);

assign and_ln102_1218_fu_993_p2 = (icmp_ln86_1265_reg_1517_pp0_iter3_reg & and_ln102_1207_reg_1657);

assign and_ln102_1219_fu_1002_p2 = (and_ln102_1229_fu_997_p2 & and_ln102_1201_reg_1645);

assign and_ln102_1220_fu_1007_p2 = (icmp_ln86_1267_reg_1527_pp0_iter3_reg & and_ln102_1208_fu_985_p2);

assign and_ln102_1221_fu_1103_p2 = (and_ln104_244_reg_1651_pp0_iter4_reg & and_ln102_1230_fu_1098_p2);

assign and_ln102_1222_fu_1108_p2 = (icmp_ln86_1269_reg_1537_pp0_iter4_reg & and_ln102_1209_reg_1673);

assign and_ln102_1223_fu_1117_p2 = (and_ln102_1231_fu_1112_p2 & and_ln102_1202_reg_1608_pp0_iter4_reg);

assign and_ln102_1224_fu_1196_p2 = (icmp_ln86_1271_reg_1547_pp0_iter5_reg & and_ln102_1210_fu_1192_p2);

assign and_ln102_1225_fu_1236_p2 = (and_ln104_245_reg_1615_pp0_iter6_reg & and_ln102_1232_fu_1231_p2);

assign and_ln102_1226_fu_649_p2 = (xor_ln104_602_fu_639_p2 & icmp_ln86_1259_reg_1487);

assign and_ln102_1227_fu_752_p2 = (xor_ln104_603_fu_729_p2 & icmp_ln86_1261_reg_1497_pp0_iter1_reg);

assign and_ln102_1228_fu_884_p2 = (xor_ln104_604_fu_866_p2 & icmp_ln86_1264_reg_1512_pp0_iter2_reg);

assign and_ln102_1229_fu_997_p2 = (xor_ln104_605_fu_980_p2 & icmp_ln86_1266_reg_1522_pp0_iter3_reg);

assign and_ln102_1230_fu_1098_p2 = (xor_ln104_606_fu_1088_p2 & icmp_ln86_1268_reg_1532_pp0_iter4_reg);

assign and_ln102_1231_fu_1112_p2 = (xor_ln104_607_fu_1093_p2 & icmp_ln86_1270_reg_1542_pp0_iter4_reg);

assign and_ln102_1232_fu_1231_p2 = (xor_ln104_608_fu_1226_p2 & icmp_ln86_1272_reg_1552_pp0_iter6_reg);

assign and_ln102_fu_614_p2 = (icmp_ln86_fu_414_p2 & icmp_ln86_1244_fu_420_p2);

assign and_ln104_241_fu_691_p2 = (xor_ln104_fu_666_p2 & xor_ln104_597_fu_686_p2);

assign and_ln104_242_fu_629_p2 = (xor_ln104_598_fu_624_p2 & and_ln102_reg_1557);

assign and_ln104_243_fu_707_p2 = (xor_ln104_599_fu_702_p2 & and_ln104_fu_676_p2);

assign and_ln104_244_fu_861_p2 = (xor_ln104_600_fu_856_p2 & and_ln102_1198_reg_1596);

assign and_ln104_245_fu_723_p2 = (xor_ln104_601_fu_718_p2 & and_ln104_241_fu_691_p2);

assign and_ln104_fu_676_p2 = (xor_ln104_596_fu_671_p2 & icmp_ln86_reg_1389_pp0_iter1_reg);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_1253_p67;

assign icmp_ln86_1244_fu_420_p2 = (($signed(p_read5_int_reg) < $signed(18'd260933)) ? 1'b1 : 1'b0);

assign icmp_ln86_1245_fu_426_p2 = (($signed(p_read10_int_reg) < $signed(18'd46)) ? 1'b1 : 1'b0);

assign icmp_ln86_1246_fu_432_p2 = (($signed(p_read14_int_reg) < $signed(18'd24)) ? 1'b1 : 1'b0);

assign icmp_ln86_1247_fu_438_p2 = (($signed(p_read4_int_reg) < $signed(18'd1000)) ? 1'b1 : 1'b0);

assign icmp_ln86_1248_fu_444_p2 = (($signed(p_read12_int_reg) < $signed(18'd9271)) ? 1'b1 : 1'b0);

assign icmp_ln86_1251_fu_482_p2 = (($signed(p_read12_int_reg) < $signed(18'd21402)) ? 1'b1 : 1'b0);

assign icmp_ln86_1252_fu_488_p2 = (($signed(p_read15_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1253_fu_494_p2 = (($signed(p_read10_int_reg) < $signed(18'd19)) ? 1'b1 : 1'b0);

assign icmp_ln86_1254_fu_500_p2 = (($signed(p_read8_int_reg) < $signed(18'd2620)) ? 1'b1 : 1'b0);

assign icmp_ln86_1255_fu_506_p2 = (($signed(p_read7_int_reg) < $signed(18'd15)) ? 1'b1 : 1'b0);

assign icmp_ln86_1256_fu_512_p2 = (($signed(p_read1_int_reg) < $signed(18'd13423)) ? 1'b1 : 1'b0);

assign icmp_ln86_1257_fu_518_p2 = (($signed(p_read9_int_reg) < $signed(18'd220)) ? 1'b1 : 1'b0);

assign icmp_ln86_1258_fu_524_p2 = (($signed(p_read9_int_reg) < $signed(18'd44)) ? 1'b1 : 1'b0);

assign icmp_ln86_1259_fu_530_p2 = (($signed(p_read3_int_reg) < $signed(18'd761)) ? 1'b1 : 1'b0);

assign icmp_ln86_1260_fu_536_p2 = (($signed(p_read22_int_reg) < $signed(18'd155067)) ? 1'b1 : 1'b0);

assign icmp_ln86_1261_fu_542_p2 = (($signed(p_read21_int_reg) < $signed(18'd166737)) ? 1'b1 : 1'b0);

assign icmp_ln86_1262_fu_548_p2 = (($signed(p_read13_int_reg) < $signed(18'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1263_fu_554_p2 = (($signed(p_read21_int_reg) < $signed(18'd3907)) ? 1'b1 : 1'b0);

assign icmp_ln86_1264_fu_560_p2 = (($signed(p_read20_int_reg) < $signed(18'd1967)) ? 1'b1 : 1'b0);

assign icmp_ln86_1265_fu_566_p2 = (($signed(p_read2_int_reg) < $signed(18'd6389)) ? 1'b1 : 1'b0);

assign icmp_ln86_1266_fu_572_p2 = (($signed(p_read16_int_reg) < $signed(18'd366)) ? 1'b1 : 1'b0);

assign icmp_ln86_1267_fu_578_p2 = (($signed(p_read3_int_reg) < $signed(18'd776)) ? 1'b1 : 1'b0);

assign icmp_ln86_1268_fu_584_p2 = (($signed(p_read8_int_reg) < $signed(18'd2191)) ? 1'b1 : 1'b0);

assign icmp_ln86_1269_fu_590_p2 = (($signed(p_read19_int_reg) < $signed(18'd38254)) ? 1'b1 : 1'b0);

assign icmp_ln86_1270_fu_596_p2 = (($signed(p_read16_int_reg) < $signed(18'd1682)) ? 1'b1 : 1'b0);

assign icmp_ln86_1271_fu_602_p2 = (($signed(p_read6_int_reg) < $signed(18'd113)) ? 1'b1 : 1'b0);

assign icmp_ln86_1272_fu_608_p2 = (($signed(p_read17_int_reg) < $signed(18'd23)) ? 1'b1 : 1'b0);

assign icmp_ln86_1385_fu_460_p2 = (($signed(tmp_fu_450_p4) < $signed(14'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_1386_fu_476_p2 = (($signed(tmp_20_fu_466_p4) < $signed(15'd1)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_414_p2 = (($signed(p_read18_int_reg) < $signed(18'd190)) ? 1'b1 : 1'b0);

assign or_ln117_1131_fu_790_p2 = (and_ln102_1213_fu_748_p2 | and_ln102_1199_reg_1567);

assign or_ln117_1132_fu_802_p2 = (and_ln102_1204_reg_1585 | and_ln102_1199_reg_1567);

assign or_ln117_1133_fu_814_p2 = (or_ln117_1132_fu_802_p2 | and_ln102_1214_fu_757_p2);

assign or_ln117_1134_fu_894_p2 = (and_ln102_reg_1557_pp0_iter2_reg | and_ln102_1215_fu_876_p2);

assign or_ln117_1135_fu_899_p2 = (and_ln102_reg_1557_pp0_iter2_reg | and_ln102_1205_reg_1621);

assign or_ln117_1136_fu_847_p2 = (and_ln102_reg_1557_pp0_iter1_reg | and_ln102_1200_fu_697_p2);

assign or_ln117_1137_fu_918_p2 = (or_ln117_1136_reg_1638 | and_ln102_1216_fu_880_p2);

assign or_ln117_1138_fu_930_p2 = (or_ln117_1136_reg_1638 | and_ln102_1206_reg_1627);

assign or_ln117_1139_fu_942_p2 = (or_ln117_1138_fu_930_p2 | and_ln102_1217_fu_889_p2);

assign or_ln117_1140_fu_1012_p2 = (icmp_ln86_reg_1389_pp0_iter3_reg | and_ln102_1218_fu_993_p2);

assign or_ln117_1141_fu_975_p2 = (icmp_ln86_reg_1389_pp0_iter2_reg | and_ln102_1207_fu_871_p2);

assign or_ln117_1142_fu_1024_p2 = (or_ln117_1141_reg_1667 | and_ln102_1219_fu_1002_p2);

assign or_ln117_1143_fu_1036_p2 = (icmp_ln86_reg_1389_pp0_iter3_reg | and_ln102_1201_reg_1645);

assign or_ln117_1144_fu_1048_p2 = (or_ln117_1143_fu_1036_p2 | and_ln102_1220_fu_1007_p2);

assign or_ln117_1145_fu_1062_p2 = (or_ln117_1143_fu_1036_p2 | and_ln102_1208_fu_985_p2);

assign or_ln117_1146_fu_1122_p2 = (or_ln117_1145_reg_1679 | and_ln102_1221_fu_1103_p2);

assign or_ln117_1147_fu_1084_p2 = (icmp_ln86_reg_1389_pp0_iter3_reg | and_ln102_1198_reg_1596_pp0_iter3_reg);

assign or_ln117_1148_fu_1134_p2 = (or_ln117_1147_reg_1689 | and_ln102_1222_fu_1108_p2);

assign or_ln117_1149_fu_1146_p2 = (or_ln117_1147_reg_1689 | and_ln102_1209_reg_1673);

assign or_ln117_1150_fu_1158_p2 = (or_ln117_1149_fu_1146_p2 | and_ln102_1223_fu_1117_p2);

assign or_ln117_1151_fu_1172_p2 = (or_ln117_1147_reg_1689 | and_ln102_1202_reg_1608_pp0_iter4_reg);

assign or_ln117_1152_fu_1201_p2 = (or_ln117_1151_reg_1697 | and_ln102_1224_fu_1196_p2);

assign or_ln117_1153_fu_1206_p2 = (or_ln117_1151_reg_1697 | and_ln102_1210_fu_1192_p2);

assign or_ln117_1154_fu_1241_p2 = (or_ln117_1153_reg_1708 | and_ln102_1225_fu_1236_p2);

assign or_ln117_fu_660_p2 = (and_ln102_1212_fu_654_p2 | and_ln102_1203_fu_634_p2);

assign select_ln117_1205_fu_779_p3 = ((or_ln117_reg_1591[0:0] == 1'b1) ? select_ln117_fu_772_p3 : 2'd3);

assign select_ln117_1206_fu_795_p3 = ((and_ln102_1199_reg_1567[0:0] == 1'b1) ? zext_ln117_138_fu_786_p1 : 3'd4);

assign select_ln117_1207_fu_806_p3 = ((or_ln117_1131_fu_790_p2[0:0] == 1'b1) ? select_ln117_1206_fu_795_p3 : 3'd5);

assign select_ln117_1208_fu_820_p3 = ((or_ln117_1132_fu_802_p2[0:0] == 1'b1) ? select_ln117_1207_fu_806_p3 : 3'd6);

assign select_ln117_1209_fu_828_p3 = ((or_ln117_1133_fu_814_p2[0:0] == 1'b1) ? select_ln117_1208_fu_820_p3 : 3'd7);

assign select_ln117_1210_fu_840_p3 = ((and_ln102_reg_1557_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_139_fu_836_p1 : 4'd8);

assign select_ln117_1211_fu_903_p3 = ((or_ln117_1134_fu_894_p2[0:0] == 1'b1) ? select_ln117_1210_reg_1633 : 4'd9);

assign select_ln117_1212_fu_910_p3 = ((or_ln117_1135_fu_899_p2[0:0] == 1'b1) ? select_ln117_1211_fu_903_p3 : 4'd11);

assign select_ln117_1213_fu_923_p3 = ((or_ln117_1136_reg_1638[0:0] == 1'b1) ? select_ln117_1212_fu_910_p3 : 4'd12);

assign select_ln117_1214_fu_934_p3 = ((or_ln117_1137_fu_918_p2[0:0] == 1'b1) ? select_ln117_1213_fu_923_p3 : 4'd13);

assign select_ln117_1215_fu_948_p3 = ((or_ln117_1138_fu_930_p2[0:0] == 1'b1) ? select_ln117_1214_fu_934_p3 : 4'd14);

assign select_ln117_1216_fu_956_p3 = ((or_ln117_1139_fu_942_p2[0:0] == 1'b1) ? select_ln117_1215_fu_948_p3 : 4'd15);

assign select_ln117_1217_fu_968_p3 = ((icmp_ln86_reg_1389_pp0_iter2_reg[0:0] == 1'b1) ? zext_ln117_140_fu_964_p1 : 5'd16);

assign select_ln117_1218_fu_1017_p3 = ((or_ln117_1140_fu_1012_p2[0:0] == 1'b1) ? select_ln117_1217_reg_1662 : 5'd17);

assign select_ln117_1219_fu_1029_p3 = ((or_ln117_1141_reg_1667[0:0] == 1'b1) ? select_ln117_1218_fu_1017_p3 : 5'd18);

assign select_ln117_1220_fu_1040_p3 = ((or_ln117_1142_fu_1024_p2[0:0] == 1'b1) ? select_ln117_1219_fu_1029_p3 : 5'd19);

assign select_ln117_1221_fu_1054_p3 = ((or_ln117_1143_fu_1036_p2[0:0] == 1'b1) ? select_ln117_1220_fu_1040_p3 : 5'd20);

assign select_ln117_1222_fu_1068_p3 = ((or_ln117_1144_fu_1048_p2[0:0] == 1'b1) ? select_ln117_1221_fu_1054_p3 : 5'd21);

assign select_ln117_1223_fu_1076_p3 = ((or_ln117_1145_fu_1062_p2[0:0] == 1'b1) ? select_ln117_1222_fu_1068_p3 : 5'd22);

assign select_ln117_1224_fu_1127_p3 = ((or_ln117_1146_fu_1122_p2[0:0] == 1'b1) ? select_ln117_1223_reg_1684 : 5'd23);

assign select_ln117_1225_fu_1139_p3 = ((or_ln117_1147_reg_1689[0:0] == 1'b1) ? select_ln117_1224_fu_1127_p3 : 5'd24);

assign select_ln117_1226_fu_1150_p3 = ((or_ln117_1148_fu_1134_p2[0:0] == 1'b1) ? select_ln117_1225_fu_1139_p3 : 5'd25);

assign select_ln117_1227_fu_1164_p3 = ((or_ln117_1149_fu_1146_p2[0:0] == 1'b1) ? select_ln117_1226_fu_1150_p3 : 5'd26);

assign select_ln117_1228_fu_1176_p3 = ((or_ln117_1150_fu_1158_p2[0:0] == 1'b1) ? select_ln117_1227_fu_1164_p3 : 5'd27);

assign select_ln117_1229_fu_1184_p3 = ((or_ln117_1151_fu_1172_p2[0:0] == 1'b1) ? select_ln117_1228_fu_1176_p3 : 5'd28);

assign select_ln117_1230_fu_1211_p3 = ((or_ln117_1152_fu_1201_p2[0:0] == 1'b1) ? select_ln117_1229_reg_1703 : 5'd29);

assign select_ln117_1231_fu_1218_p3 = ((or_ln117_1153_fu_1206_p2[0:0] == 1'b1) ? select_ln117_1230_fu_1211_p3 : 5'd30);

assign select_ln117_fu_772_p3 = ((and_ln102_1203_reg_1579[0:0] == 1'b1) ? zext_ln117_fu_768_p1 : 2'd2);

assign tmp_20_fu_466_p4 = {{p_read15_int_reg[17:3]}};

assign tmp_fu_450_p4 = {{p_read11_int_reg[17:4]}};

assign xor_ln104_596_fu_671_p2 = (icmp_ln86_1244_reg_1400_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_597_fu_686_p2 = (icmp_ln86_1245_reg_1405_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_598_fu_624_p2 = (icmp_ln86_1246_reg_1411 ^ 1'd1);

assign xor_ln104_599_fu_702_p2 = (icmp_ln86_1247_reg_1417_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_600_fu_856_p2 = (icmp_ln86_1248_reg_1423_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_601_fu_718_p2 = (icmp_ln86_1385_reg_1429_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_602_fu_639_p2 = (icmp_ln86_1386_reg_1435 ^ 1'd1);

assign xor_ln104_603_fu_729_p2 = (icmp_ln86_1251_reg_1441_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_604_fu_866_p2 = (icmp_ln86_1253_reg_1452_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_605_fu_980_p2 = (icmp_ln86_1254_reg_1458_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_606_fu_1088_p2 = (icmp_ln86_1255_reg_1464_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_607_fu_1093_p2 = (icmp_ln86_1256_reg_1470_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_608_fu_1226_p2 = (icmp_ln86_1257_reg_1476_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_666_p2 = (icmp_ln86_reg_1389_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_762_p2 = (1'd1 ^ and_ln102_1211_fu_744_p2);

assign zext_ln117_138_fu_786_p1 = select_ln117_1205_fu_779_p3;

assign zext_ln117_139_fu_836_p1 = select_ln117_1209_fu_828_p3;

assign zext_ln117_140_fu_964_p1 = select_ln117_1216_fu_956_p3;

assign zext_ln117_fu_768_p1 = xor_ln117_fu_762_p2;

endmodule //conifer_jettag_accelerator_decision_function_47
