--- DRAMCtrl.py
+++ DRAMCtrl.py
@@ -115,6 +115,8 @@ class DRAMCtrl(QoSMemCtrl):
     # serviced by the memory seeing the sum of the two
     static_frontend_latency = Param.Latency("10ns", "Static frontend latency")
     static_backend_latency = Param.Latency("10ns", "Static backend latency")
+    static_read_latency = Param.Latency("10ns", "Static read latency")
+    static_write_latency = Param.Latency("50ns", "Static write latency")
 
     # the physical organisation of the DRAM
     device_bus_width = Param.Unsigned("data bus width in bits for each DRAM "\
