{
    "nl": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/51-openroad-fillinsertion/SPI_Master_With_Multi_CS.nl.v",
    "pnl": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/51-openroad-fillinsertion/SPI_Master_With_Multi_CS.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/52-odb-cellfrequencytables/SPI_Master_With_Multi_CS.def",
    "lef": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/58-magic-writelef/SPI_Master_With_Multi_CS.lef",
    "openroad-lef": null,
    "odb": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/52-odb-cellfrequencytables/SPI_Master_With_Multi_CS.odb",
    "sdc": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/51-openroad-fillinsertion/SPI_Master_With_Multi_CS.sdc",
    "sdf": {
        "nom_tt_025C_1v80": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/nom_tt_025C_1v80/SPI_Master_With_Multi_CS__nom_tt_025C_1v80.sdf",
        "nom_ss_100C_1v60": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/nom_ss_100C_1v60/SPI_Master_With_Multi_CS__nom_ss_100C_1v60.sdf",
        "nom_ff_n40C_1v95": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/nom_ff_n40C_1v95/SPI_Master_With_Multi_CS__nom_ff_n40C_1v95.sdf",
        "min_tt_025C_1v80": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/min_tt_025C_1v80/SPI_Master_With_Multi_CS__min_tt_025C_1v80.sdf",
        "min_ss_100C_1v60": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/min_ss_100C_1v60/SPI_Master_With_Multi_CS__min_ss_100C_1v60.sdf",
        "min_ff_n40C_1v95": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/min_ff_n40C_1v95/SPI_Master_With_Multi_CS__min_ff_n40C_1v95.sdf",
        "max_tt_025C_1v80": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/max_tt_025C_1v80/SPI_Master_With_Multi_CS__max_tt_025C_1v80.sdf",
        "max_ss_100C_1v60": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/max_ss_100C_1v60/SPI_Master_With_Multi_CS__max_ss_100C_1v60.sdf",
        "max_ff_n40C_1v95": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/max_ff_n40C_1v95/SPI_Master_With_Multi_CS__max_ff_n40C_1v95.sdf"
    },
    "spef": {
        "nom_*": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/53-openroad-rcx/nom/SPI_Master_With_Multi_CS.nom.spef",
        "min_*": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/53-openroad-rcx/min/SPI_Master_With_Multi_CS.min.spef",
        "max_*": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/53-openroad-rcx/max/SPI_Master_With_Multi_CS.max.spef"
    },
    "lib": {
        "nom_tt_025C_1v80": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/nom_tt_025C_1v80/SPI_Master_With_Multi_CS__nom_tt_025C_1v80.lib",
        "nom_ss_100C_1v60": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/nom_ss_100C_1v60/SPI_Master_With_Multi_CS__nom_ss_100C_1v60.lib",
        "nom_ff_n40C_1v95": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/nom_ff_n40C_1v95/SPI_Master_With_Multi_CS__nom_ff_n40C_1v95.lib",
        "min_tt_025C_1v80": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/min_tt_025C_1v80/SPI_Master_With_Multi_CS__min_tt_025C_1v80.lib",
        "min_ss_100C_1v60": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/min_ss_100C_1v60/SPI_Master_With_Multi_CS__min_ss_100C_1v60.lib",
        "min_ff_n40C_1v95": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/min_ff_n40C_1v95/SPI_Master_With_Multi_CS__min_ff_n40C_1v95.lib",
        "max_tt_025C_1v80": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/max_tt_025C_1v80/SPI_Master_With_Multi_CS__max_tt_025C_1v80.lib",
        "max_ss_100C_1v60": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/max_ss_100C_1v60/SPI_Master_With_Multi_CS__max_ss_100C_1v60.lib",
        "max_ff_n40C_1v95": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/54-openroad-stapostpnr/max_ff_n40C_1v95/SPI_Master_With_Multi_CS__max_ff_n40C_1v95.lib"
    },
    "spice": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/66-magic-spiceextraction/SPI_Master_With_Multi_CS.spice",
    "mag": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/56-magic-streamout/SPI_Master_With_Multi_CS.mag",
    "gds": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/56-magic-streamout/SPI_Master_With_Multi_CS.gds",
    "mag_gds": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/56-magic-streamout/SPI_Master_With_Multi_CS.magic.gds",
    "klayout_gds": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/57-klayout-streamout/SPI_Master_With_Multi_CS.klayout.gds",
    "json_h": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/05-yosys-jsonheader/SPI_Master_With_Multi_CS.h.json",
    "vh": "/home/bowang1308/DBQ_designs/SPI_master/runs/RUN_2025-06-05_17-26-58/28-odb-writeverilogheader/SPI_Master_With_Multi_CS.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 3,
        "design__inferred_latch__count": 0,
        "design__instance__count": 318,
        "design__instance__area": 2961.59,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 4,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "power__internal__total": 0.0006700735539197922,
        "power__switching__total": 0.0003885506303049624,
        "power__leakage__total": 3.294361450301153e-09,
        "power__total": 0.0010586273856461048,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25466462992546296,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.25441768856222674,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32172160290896207,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 5.128854819350611,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.321722,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 7.753087,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 4,
        "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2584279807740453,
        "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2581904485512089,
        "timing__hold__ws__corner:nom_ss_100C_1v60": 0.886300169453345,
        "timing__setup__ws__corner:nom_ss_100C_1v60": 4.641709370471331,
        "timing__hold__tns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__tns__corner:nom_ss_100C_1v60": 0,
        "timing__hold__wns__corner:nom_ss_100C_1v60": 0,
        "timing__setup__wns__corner:nom_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.8863,
        "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.396322,
        "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 4,
        "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25363623030866755,
        "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.25338193371768514,
        "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11874479513553547,
        "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.351663708107259,
        "timing__hold__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.118745,
        "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 8.607777,
        "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 4,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.2532059633633053,
        "clock__skew__worst_setup": 0.2530739023307912,
        "timing__hold__ws": 0.11568590857157703,
        "timing__setup__ws": 4.622823144020688,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.115686,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 5.378497,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 80.335 91.055",
        "design__core__bbox": "5.52 10.88 74.52 78.88",
        "design__io": 36,
        "design__die__area": 7314.9,
        "design__core__area": 4692,
        "design__instance__count__stdcell": 318,
        "design__instance__area__stdcell": 2961.59,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.6312,
        "design__instance__utilization__stdcell": 0.6312,
        "design__instance__count__class:inverter": 9,
        "design__instance__count__class:sequential_cell": 49,
        "design__instance__count__class:multi_input_combinational_cell": 110,
        "flow__warnings__count": 1,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 291,
        "design__instance__count__class:tap_cell": 67,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 34,
        "design__io__hpwl": 1059519,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 0,
        "design__instance__displacement__mean": 0,
        "design__instance__displacement__max": 0,
        "route__wirelength__estimated": 4117.78,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 75,
        "design__instance__count__class:clock_buffer": 7,
        "design__instance__count__class:clock_inverter": 1,
        "design__instance__count__setup_buffer": 0,
        "design__instance__count__hold_buffer": 32,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "antenna_diodes_count": 0,
        "route__net": 264,
        "route__net__special": 2,
        "route__drc_errors__iter:1": 61,
        "route__wirelength__iter:1": 4514,
        "route__drc_errors__iter:2": 39,
        "route__wirelength__iter:2": 4476,
        "route__drc_errors__iter:3": 54,
        "route__wirelength__iter:3": 4507,
        "route__drc_errors__iter:4": 0,
        "route__wirelength__iter:4": 4511,
        "route__drc_errors": 0,
        "route__wirelength": 4511,
        "route__vias": 1632,
        "route__vias__singlecut": 1632,
        "route__vias__multicut": 0,
        "design__disconnected_pin__count": 0,
        "design__critical_disconnected_pin__count": 0,
        "route__wirelength__max": 124.6,
        "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 3,
        "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 3,
        "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 3,
        "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 4,
        "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.25412314638546346,
        "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25399522093383303,
        "timing__hold__ws__corner:min_tt_025C_1v80": 0.31716846713390034,
        "timing__setup__ws__corner:min_tt_025C_1v80": 5.136540227433634,
        "timing__hold__tns__corner:min_tt_025C_1v80": 0,
        "timing__setup__tns__corner:min_tt_025C_1v80": 0,
        "timing__hold__wns__corner:min_tt_025C_1v80": 0,
        "timing__setup__wns__corner:min_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.317168,
        "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 7.762843,
        "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:min_tt_025C_1v80": 3,
        "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 4,
        "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2574907859813023,
        "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2573681618447644,
        "timing__hold__ws__corner:min_ss_100C_1v60": 0.8799195510169143,
        "timing__setup__ws__corner:min_ss_100C_1v60": 4.653767725127423,
        "timing__hold__tns__corner:min_ss_100C_1v60": 0,
        "timing__setup__tns__corner:min_ss_100C_1v60": 0,
        "timing__hold__wns__corner:min_ss_100C_1v60": 0,
        "timing__setup__wns__corner:min_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.87992,
        "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 5.412286,
        "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:min_ss_100C_1v60": 3,
        "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 4,
        "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2532059633633053,
        "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2530739023307912,
        "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11568590857157703,
        "timing__setup__ws__corner:min_ff_n40C_1v95": 5.356834238923777,
        "timing__hold__tns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:min_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:min_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:min_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.115686,
        "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 8.612782,
        "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 3,
        "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0,
        "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 4,
        "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.25556552042427394,
        "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25483244014038103,
        "timing__hold__ws__corner:max_tt_025C_1v80": 0.3251111694101574,
        "timing__setup__ws__corner:max_tt_025C_1v80": 5.1200067856833185,
        "timing__hold__tns__corner:max_tt_025C_1v80": 0,
        "timing__setup__tns__corner:max_tt_025C_1v80": 0,
        "timing__hold__wns__corner:max_tt_025C_1v80": 0,
        "timing__setup__wns__corner:max_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.325111,
        "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 7.743818,
        "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0,
        "timing__unannotated_net__count__corner:max_tt_025C_1v80": 3,
        "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 4,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.259806766787322,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2590975562991336,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.8901978295361299,
        "timing__setup__ws__corner:max_ss_100C_1v60": 4.622823144020688,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.890198,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.378497,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__unannotated_net__count__corner:max_ss_100C_1v60": 3,
        "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0,
        "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 4,
        "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0,
        "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.25443148308369784,
        "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2536797788080401,
        "timing__hold__ws__corner:max_ff_n40C_1v95": 0.121124502744971,
        "timing__setup__ws__corner:max_ff_n40C_1v95": 5.345441129922854,
        "timing__hold__tns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__tns__corner:max_ff_n40C_1v95": 0,
        "timing__hold__wns__corner:max_ff_n40C_1v95": 0,
        "timing__setup__wns__corner:max_ff_n40C_1v95": 0,
        "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.121125,
        "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 8.603545,
        "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 3,
        "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0,
        "timing__unannotated_net__count": 3,
        "timing__unannotated_net_filtered__count": 0,
        "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79945,
        "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79981,
        "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000545783,
        "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0004426,
        "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000170358,
        "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0004426,
        "design_powergrid__voltage__worst": 0.0004426,
        "design_powergrid__voltage__worst__net:VPWR": 1.79945,
        "design_powergrid__drop__worst": 0.000545783,
        "design_powergrid__drop__worst__net:VPWR": 0.000545783,
        "design_powergrid__voltage__worst__net:VGND": 0.0004426,
        "design_powergrid__drop__worst__net:VGND": 0.0004426,
        "ir__voltage__worst": 1.8,
        "ir__drop__avg": 0.000185,
        "ir__drop__worst": 0.000546,
        "design__xor_difference__count": 0,
        "magic__drc_error__count": 0,
        "klayout__drc_error__count": 0,
        "magic__illegal_overlap__count": 0
    }
}