# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../src/Counters/modules/counter_nbit.sv" \
"../../../../src/Counters/modules/counter_4bit.sv" \
"../../../../src/Register/modules/Register.sv" \
"../../../../src/Register/modules/register_par.sv" \
"../../../../src/Register/modules/register_beh.sv" \
"../../../../src/adder/modules/half_adder.sv" \
"../../../../src/adder/modules/bit_add_sub.sv" \
"../../../../src/adder/modules/full_adder.sv" \
"../../../../src/adder/modules/bit_adder.sv" \
"../../../../src/multiplier/modules/mult_8bit.sv" \
"../../../../src/DFF/modules/DFF.sv" \
"../../../../src/DFF/modules/DLatch.sv" \
"../../../../src/FPGA-imp/modules/imp_register.sv" \
"../../../../src/FPGA-imp/modules/imp_counter_4bit.sv" \
"../../../../src/sev_seg/modules/counter_n_bit.sv" \
"../../../../src/sev_seg/modules/sev_seg_controller.sv" \
"../../../../src/sev_seg/modules/decoder.sv" \
"../../../../src/sev_seg/modules/sev_seg_decoder.sv" \
"../../../../src/Register/tests/tb_Register.sv" \
"../../../../src/Register/tests/tb_resgister_par.sv" \
"../../../../src/DFF/tests/tb_D_FlipFlop.sv" \
"../../../../src/DFF/tests/tb_D_Latch.sv" \
"../../../../src/multiplier/tests/tb_mult.sv" \
"../../../../src/Counters/tests/tb_counter_nbit.sv" \
"../../../../src/Counters/tests/tb_counter_4bit.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
