{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573827162025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573827162025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 15:12:41 2019 " "Processing started: Fri Nov 15 15:12:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573827162025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573827162025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Timer -c Timer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573827162025 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573827162478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-rtl " "Found design unit 1: Timer-rtl" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573827162962 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573827162962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573827162962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerTb-sim " "Found design unit 1: TimerTb-sim" {  } { { "Timer_tb.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573827162962 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerTb " "Found entity 1: TimerTb" {  } { { "Timer_tb.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573827162962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573827162962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Timer " "Elaborating entity \"Timer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573827163009 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[0\] " "Inserted always-enabled tri-state buffer between \"Seconds\[0\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[1\] " "Inserted always-enabled tri-state buffer between \"Seconds\[1\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[2\] " "Inserted always-enabled tri-state buffer between \"Seconds\[2\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[3\] " "Inserted always-enabled tri-state buffer between \"Seconds\[3\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[4\] " "Inserted always-enabled tri-state buffer between \"Seconds\[4\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[5\] " "Inserted always-enabled tri-state buffer between \"Seconds\[5\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[6\] " "Inserted always-enabled tri-state buffer between \"Seconds\[6\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[7\] " "Inserted always-enabled tri-state buffer between \"Seconds\[7\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[8\] " "Inserted always-enabled tri-state buffer between \"Seconds\[8\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[9\] " "Inserted always-enabled tri-state buffer between \"Seconds\[9\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[10\] " "Inserted always-enabled tri-state buffer between \"Seconds\[10\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[11\] " "Inserted always-enabled tri-state buffer between \"Seconds\[11\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[12\] " "Inserted always-enabled tri-state buffer between \"Seconds\[12\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[13\] " "Inserted always-enabled tri-state buffer between \"Seconds\[13\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[14\] " "Inserted always-enabled tri-state buffer between \"Seconds\[14\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[15\] " "Inserted always-enabled tri-state buffer between \"Seconds\[15\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[16\] " "Inserted always-enabled tri-state buffer between \"Seconds\[16\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[17\] " "Inserted always-enabled tri-state buffer between \"Seconds\[17\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[18\] " "Inserted always-enabled tri-state buffer between \"Seconds\[18\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[19\] " "Inserted always-enabled tri-state buffer between \"Seconds\[19\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[20\] " "Inserted always-enabled tri-state buffer between \"Seconds\[20\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[21\] " "Inserted always-enabled tri-state buffer between \"Seconds\[21\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[22\] " "Inserted always-enabled tri-state buffer between \"Seconds\[22\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[23\] " "Inserted always-enabled tri-state buffer between \"Seconds\[23\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[24\] " "Inserted always-enabled tri-state buffer between \"Seconds\[24\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[25\] " "Inserted always-enabled tri-state buffer between \"Seconds\[25\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[26\] " "Inserted always-enabled tri-state buffer between \"Seconds\[26\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[27\] " "Inserted always-enabled tri-state buffer between \"Seconds\[27\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[28\] " "Inserted always-enabled tri-state buffer between \"Seconds\[28\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[29\] " "Inserted always-enabled tri-state buffer between \"Seconds\[29\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[30\] " "Inserted always-enabled tri-state buffer between \"Seconds\[30\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Seconds\[31\] " "Inserted always-enabled tri-state buffer between \"Seconds\[31\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[0\] " "Inserted always-enabled tri-state buffer between \"Minutes\[0\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[1\] " "Inserted always-enabled tri-state buffer between \"Minutes\[1\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[2\] " "Inserted always-enabled tri-state buffer between \"Minutes\[2\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[3\] " "Inserted always-enabled tri-state buffer between \"Minutes\[3\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[4\] " "Inserted always-enabled tri-state buffer between \"Minutes\[4\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[5\] " "Inserted always-enabled tri-state buffer between \"Minutes\[5\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[6\] " "Inserted always-enabled tri-state buffer between \"Minutes\[6\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[7\] " "Inserted always-enabled tri-state buffer between \"Minutes\[7\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[8\] " "Inserted always-enabled tri-state buffer between \"Minutes\[8\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[9\] " "Inserted always-enabled tri-state buffer between \"Minutes\[9\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[10\] " "Inserted always-enabled tri-state buffer between \"Minutes\[10\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[11\] " "Inserted always-enabled tri-state buffer between \"Minutes\[11\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[12\] " "Inserted always-enabled tri-state buffer between \"Minutes\[12\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[13\] " "Inserted always-enabled tri-state buffer between \"Minutes\[13\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[14\] " "Inserted always-enabled tri-state buffer between \"Minutes\[14\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[15\] " "Inserted always-enabled tri-state buffer between \"Minutes\[15\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[16\] " "Inserted always-enabled tri-state buffer between \"Minutes\[16\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[17\] " "Inserted always-enabled tri-state buffer between \"Minutes\[17\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[18\] " "Inserted always-enabled tri-state buffer between \"Minutes\[18\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[19\] " "Inserted always-enabled tri-state buffer between \"Minutes\[19\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[20\] " "Inserted always-enabled tri-state buffer between \"Minutes\[20\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[21\] " "Inserted always-enabled tri-state buffer between \"Minutes\[21\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[22\] " "Inserted always-enabled tri-state buffer between \"Minutes\[22\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[23\] " "Inserted always-enabled tri-state buffer between \"Minutes\[23\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[24\] " "Inserted always-enabled tri-state buffer between \"Minutes\[24\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[25\] " "Inserted always-enabled tri-state buffer between \"Minutes\[25\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[26\] " "Inserted always-enabled tri-state buffer between \"Minutes\[26\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[27\] " "Inserted always-enabled tri-state buffer between \"Minutes\[27\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[28\] " "Inserted always-enabled tri-state buffer between \"Minutes\[28\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[29\] " "Inserted always-enabled tri-state buffer between \"Minutes\[29\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[30\] " "Inserted always-enabled tri-state buffer between \"Minutes\[30\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Minutes\[31\] " "Inserted always-enabled tri-state buffer between \"Minutes\[31\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[0\] " "Inserted always-enabled tri-state buffer between \"Hours\[0\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[1\] " "Inserted always-enabled tri-state buffer between \"Hours\[1\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[2\] " "Inserted always-enabled tri-state buffer between \"Hours\[2\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[3\] " "Inserted always-enabled tri-state buffer between \"Hours\[3\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[4\] " "Inserted always-enabled tri-state buffer between \"Hours\[4\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[5\] " "Inserted always-enabled tri-state buffer between \"Hours\[5\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[6\] " "Inserted always-enabled tri-state buffer between \"Hours\[6\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[7\] " "Inserted always-enabled tri-state buffer between \"Hours\[7\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[8\] " "Inserted always-enabled tri-state buffer between \"Hours\[8\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[9\] " "Inserted always-enabled tri-state buffer between \"Hours\[9\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[10\] " "Inserted always-enabled tri-state buffer between \"Hours\[10\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[11\] " "Inserted always-enabled tri-state buffer between \"Hours\[11\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[12\] " "Inserted always-enabled tri-state buffer between \"Hours\[12\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[13\] " "Inserted always-enabled tri-state buffer between \"Hours\[13\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[14\] " "Inserted always-enabled tri-state buffer between \"Hours\[14\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[15\] " "Inserted always-enabled tri-state buffer between \"Hours\[15\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[16\] " "Inserted always-enabled tri-state buffer between \"Hours\[16\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[17\] " "Inserted always-enabled tri-state buffer between \"Hours\[17\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[18\] " "Inserted always-enabled tri-state buffer between \"Hours\[18\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[19\] " "Inserted always-enabled tri-state buffer between \"Hours\[19\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[20\] " "Inserted always-enabled tri-state buffer between \"Hours\[20\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[21\] " "Inserted always-enabled tri-state buffer between \"Hours\[21\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[22\] " "Inserted always-enabled tri-state buffer between \"Hours\[22\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[23\] " "Inserted always-enabled tri-state buffer between \"Hours\[23\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[24\] " "Inserted always-enabled tri-state buffer between \"Hours\[24\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[25\] " "Inserted always-enabled tri-state buffer between \"Hours\[25\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[26\] " "Inserted always-enabled tri-state buffer between \"Hours\[26\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[27\] " "Inserted always-enabled tri-state buffer between \"Hours\[27\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[28\] " "Inserted always-enabled tri-state buffer between \"Hours\[28\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[29\] " "Inserted always-enabled tri-state buffer between \"Hours\[29\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[30\] " "Inserted always-enabled tri-state buffer between \"Hours\[30\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "Hours\[31\] " "Inserted always-enabled tri-state buffer between \"Hours\[31\]\" and its non-tri-state driver." {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1573827163743 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1573827163743 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[0\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[1\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[2\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[3\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[4\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[5\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[6\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[7\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[8\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[9\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[10\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[11\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[12\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[13\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[14\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[15\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[16\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[17\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[18\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[19\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[20\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[21\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[22\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[23\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[24\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[25\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[26\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[27\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[28\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[29\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[30\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Seconds\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Seconds\[31\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[0\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[1\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[2\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[3\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[4\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[5\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[6\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[7\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[8\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[9\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[10\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[11\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[12\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[13\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[14\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[15\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[16\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[17\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[18\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[19\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[20\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[21\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[22\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[23\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[24\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[25\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[26\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[27\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[28\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[29\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[30\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Minutes\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Minutes\[31\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[0\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[1\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[2\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[3\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[4\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[5\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[6\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[7\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[8\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[8\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[9\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[9\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[10\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[10\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[11\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[11\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[12\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[12\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[13\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[13\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[14\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[14\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[15\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[15\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[16\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[16\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[17\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[17\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[18\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[18\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[19\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[19\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[20\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[20\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[21\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[21\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[22\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[22\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[23\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[23\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[24\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[24\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[25\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[25\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[26\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[26\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[27\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[27\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[28\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[28\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[29\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[29\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[30\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[30\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "Hours\[31\] " "Fan-out of permanently enabled tri-state buffer feeding bidir \"Hours\[31\]\" is moved to its source" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "Quartus II" 0 -1 1573827163759 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "Quartus II" 0 -1 1573827163759 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[0\]~synth " "Node \"Seconds\[0\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[1\]~synth " "Node \"Seconds\[1\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[2\]~synth " "Node \"Seconds\[2\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[3\]~synth " "Node \"Seconds\[3\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[4\]~synth " "Node \"Seconds\[4\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[5\]~synth " "Node \"Seconds\[5\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[6\]~synth " "Node \"Seconds\[6\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[7\]~synth " "Node \"Seconds\[7\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[8\]~synth " "Node \"Seconds\[8\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[9\]~synth " "Node \"Seconds\[9\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[10\]~synth " "Node \"Seconds\[10\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[11\]~synth " "Node \"Seconds\[11\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[12\]~synth " "Node \"Seconds\[12\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[13\]~synth " "Node \"Seconds\[13\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[14\]~synth " "Node \"Seconds\[14\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[15\]~synth " "Node \"Seconds\[15\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[16\]~synth " "Node \"Seconds\[16\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[17\]~synth " "Node \"Seconds\[17\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[18\]~synth " "Node \"Seconds\[18\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[19\]~synth " "Node \"Seconds\[19\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[20\]~synth " "Node \"Seconds\[20\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[21\]~synth " "Node \"Seconds\[21\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[22\]~synth " "Node \"Seconds\[22\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[23\]~synth " "Node \"Seconds\[23\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[24\]~synth " "Node \"Seconds\[24\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[25\]~synth " "Node \"Seconds\[25\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[26\]~synth " "Node \"Seconds\[26\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[27\]~synth " "Node \"Seconds\[27\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[28\]~synth " "Node \"Seconds\[28\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[29\]~synth " "Node \"Seconds\[29\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[30\]~synth " "Node \"Seconds\[30\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Seconds\[31\]~synth " "Node \"Seconds\[31\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[0\]~synth " "Node \"Minutes\[0\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[1\]~synth " "Node \"Minutes\[1\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[2\]~synth " "Node \"Minutes\[2\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[3\]~synth " "Node \"Minutes\[3\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[4\]~synth " "Node \"Minutes\[4\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[5\]~synth " "Node \"Minutes\[5\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[6\]~synth " "Node \"Minutes\[6\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[7\]~synth " "Node \"Minutes\[7\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[8\]~synth " "Node \"Minutes\[8\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[9\]~synth " "Node \"Minutes\[9\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[10\]~synth " "Node \"Minutes\[10\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[11\]~synth " "Node \"Minutes\[11\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[12\]~synth " "Node \"Minutes\[12\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[13\]~synth " "Node \"Minutes\[13\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[14\]~synth " "Node \"Minutes\[14\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[15\]~synth " "Node \"Minutes\[15\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[16\]~synth " "Node \"Minutes\[16\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[17\]~synth " "Node \"Minutes\[17\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[18\]~synth " "Node \"Minutes\[18\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[19\]~synth " "Node \"Minutes\[19\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[20\]~synth " "Node \"Minutes\[20\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[21\]~synth " "Node \"Minutes\[21\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[22\]~synth " "Node \"Minutes\[22\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[23\]~synth " "Node \"Minutes\[23\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[24\]~synth " "Node \"Minutes\[24\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[25\]~synth " "Node \"Minutes\[25\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[26\]~synth " "Node \"Minutes\[26\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[27\]~synth " "Node \"Minutes\[27\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[28\]~synth " "Node \"Minutes\[28\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[29\]~synth " "Node \"Minutes\[29\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[30\]~synth " "Node \"Minutes\[30\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Minutes\[31\]~synth " "Node \"Minutes\[31\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[0\]~synth " "Node \"Hours\[0\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[1\]~synth " "Node \"Hours\[1\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[2\]~synth " "Node \"Hours\[2\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[3\]~synth " "Node \"Hours\[3\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[4\]~synth " "Node \"Hours\[4\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[5\]~synth " "Node \"Hours\[5\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[6\]~synth " "Node \"Hours\[6\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[7\]~synth " "Node \"Hours\[7\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[8\]~synth " "Node \"Hours\[8\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[9\]~synth " "Node \"Hours\[9\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[10\]~synth " "Node \"Hours\[10\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[11\]~synth " "Node \"Hours\[11\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[12\]~synth " "Node \"Hours\[12\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[13\]~synth " "Node \"Hours\[13\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[14\]~synth " "Node \"Hours\[14\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[15\]~synth " "Node \"Hours\[15\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[16\]~synth " "Node \"Hours\[16\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[17\]~synth " "Node \"Hours\[17\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[18\]~synth " "Node \"Hours\[18\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[19\]~synth " "Node \"Hours\[19\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[20\]~synth " "Node \"Hours\[20\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[21\]~synth " "Node \"Hours\[21\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[22\]~synth " "Node \"Hours\[22\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[23\]~synth " "Node \"Hours\[23\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[24\]~synth " "Node \"Hours\[24\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[25\]~synth " "Node \"Hours\[25\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[26\]~synth " "Node \"Hours\[26\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[27\]~synth " "Node \"Hours\[27\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[28\]~synth " "Node \"Hours\[28\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[29\]~synth " "Node \"Hours\[29\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[30\]~synth " "Node \"Hours\[30\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Hours\[31\]~synth " "Node \"Hours\[31\]~synth\"" {  } { { "Timer.vhd" "" { Text "C:/temp/VHDLcourse/VHDLcourse/Lectures/Timer/Timer.vhd" 25 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827163805 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1573827163805 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573827163993 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573827164383 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573827164383 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "304 " "Implemented 304 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573827164493 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573827164493 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "96 " "Implemented 96 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1573827164493 ""} { "Info" "ICUT_CUT_TM_LCELLS" "206 " "Implemented 206 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573827164493 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573827164493 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 195 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 195 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573827164540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 15:12:44 2019 " "Processing ended: Fri Nov 15 15:12:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573827164540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573827164540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573827164540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573827164540 ""}
