Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Thu Jul 16 17:02:55 2020
| Host              : DESKTOP-0FF260C running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file hdmi_loop_timing_summary_routed.rpt -pb hdmi_loop_timing_summary_routed.pb -rpx hdmi_loop_timing_summary_routed.rpx -warn_on_violation
| Design            : hdmi_loop
| Device            : xazu5ev-sfvc784
| Speed File        : -1  PRODUCTION 1.28 05-08-2020
| Temperature Grade : I
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.994        0.000                      0                  686        0.041        0.000                      0                  686       -1.266      -34.182                      27                   438  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk_p           {0.000 2.500}        5.000           200.000         
  clk_out2_sys_pll  {0.000 5.000}        10.000          100.000         
vin_clk             {0.000 3.367}        6.734           148.500         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_p                                                                                                                                                             0.750        0.000                       0                     1  
  clk_out2_sys_pll        7.545        0.000                      0                  605        0.041        0.000                      0                  605        4.725        0.000                       0                   355  
vin_clk                   0.994        0.000                      0                   81        0.045        0.000                      0                   81       -1.266      -34.182                      27                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.250         5.000       3.750      MMCM_X0Y1  sys_pll_i/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y1  sys_pll_i/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  sys_pll_i/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  sys_pll_i/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  sys_pll_i/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y1  sys_pll_i/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.545ns  (required time - arrival time)
  Source:                 EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_sys_pll rise@10.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.502ns (21.864%)  route 1.794ns (78.136%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.535ns = ( 13.535 - 10.000 ) 
    Source Clock Delay      (SCD):    3.222ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 1.042ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.948ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         2.062     3.222    EEPROM_8b_m0/I2C_SlaveController/CLK
    SLICE_X22Y94         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.318 f  EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=3, routed)           1.143     4.461    EEPROM_8b_m0/I2C_SlaveController/sI2C_DataIn[5]
    SLICE_X21Y94         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     4.609 r  EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state[2]_i_12/O
                         net (fo=2, routed)           0.199     4.808    EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state[2]_i_12_n_0
    SLICE_X21Y93         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     4.950 r  EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.392     5.342    EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X19Y94         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.116     5.458 r  EEPROM_8b_m0/I2C_SlaveController/DONE_O_i_1/O
                         net (fo=1, routed)           0.060     5.518    EEPROM_8b_m0/I2C_SlaveController/iDone
    SLICE_X19Y94         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.803    13.535    EEPROM_8b_m0/I2C_SlaveController/CLK
    SLICE_X19Y94         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/C
                         clock pessimism             -0.437    13.098    
                         clock uncertainty           -0.062    13.036    
    SLICE_X19Y94         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    13.063    EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg
  -------------------------------------------------------------------
                         required time                         13.063    
                         arrival time                          -5.518    
  -------------------------------------------------------------------
                         slack                                  7.545    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 i2c_config_m0/lut_index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_sys_pll rise@10.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.698ns (30.282%)  route 1.607ns (69.718%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 13.454 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 1.042ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.948ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.968     3.128    i2c_config_m0/clk
    SLICE_X10Y15         FDCE                                         r  i2c_config_m0/lut_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.222 f  i2c_config_m0/lut_index_reg[4]/Q
                         net (fo=85, routed)          0.720     3.942    lut_adv7611_m0/lut_index[4]
    SLICE_X7Y14          LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.089 f  lut_adv7611_m0//i2c_config_m0_i_70/O
                         net (fo=2, routed)           0.202     4.291    lut_adv7611_m0//i2c_config_m0_i_70_n_0
    SLICE_X10Y13         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     4.404 f  lut_adv7611_m0//i2c_config_m0_i_48/O
                         net (fo=1, routed)           0.086     4.490    lut_adv7611_m0//i2c_config_m0_i_48_n_0
    SLICE_X10Y13         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     4.669 f  lut_adv7611_m0//i2c_config_m0_i_15/O
                         net (fo=2, routed)           0.325     4.994    i2c_config_m0/lut_reg_addr[0]
    SLICE_X8Y16          LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     5.057 r  i2c_config_m0/state[2]_i_16/O
                         net (fo=1, routed)           0.099     5.156    i2c_config_m0/state[2]_i_16_n_0
    SLICE_X9Y16          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     5.219 f  i2c_config_m0/state[2]_i_5/O
                         net (fo=2, routed)           0.117     5.336    i2c_config_m0/i2c_master_top_m0/state_reg[2]_2
    SLICE_X9Y18          LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.039     5.375 r  i2c_config_m0/i2c_master_top_m0/state[0]_i_1/O
                         net (fo=1, routed)           0.058     5.433    i2c_config_m0/p_0_in__0[0]
    SLICE_X9Y18          FDCE                                         r  i2c_config_m0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.722    13.454    i2c_config_m0/clk
    SLICE_X9Y18          FDCE                                         r  i2c_config_m0/state_reg[0]/C
                         clock pessimism             -0.441    13.013    
                         clock uncertainty           -0.062    12.951    
    SLICE_X9Y18          FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.027    12.978    i2c_config_m0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.546ns  (required time - arrival time)
  Source:                 i2c_config_m0/lut_index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_sys_pll rise@10.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.697ns (30.239%)  route 1.608ns (69.761%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.454ns = ( 13.454 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 1.042ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.722ns (routing 0.948ns, distribution 0.774ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.968     3.128    i2c_config_m0/clk
    SLICE_X10Y15         FDCE                                         r  i2c_config_m0/lut_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.222 r  i2c_config_m0/lut_index_reg[4]/Q
                         net (fo=85, routed)          0.720     3.942    lut_adv7611_m0/lut_index[4]
    SLICE_X7Y14          LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.089 r  lut_adv7611_m0//i2c_config_m0_i_70/O
                         net (fo=2, routed)           0.202     4.291    lut_adv7611_m0//i2c_config_m0_i_70_n_0
    SLICE_X10Y13         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.113     4.404 r  lut_adv7611_m0//i2c_config_m0_i_48/O
                         net (fo=1, routed)           0.086     4.490    lut_adv7611_m0//i2c_config_m0_i_48_n_0
    SLICE_X10Y13         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.179     4.669 r  lut_adv7611_m0//i2c_config_m0_i_15/O
                         net (fo=2, routed)           0.325     4.994    i2c_config_m0/lut_reg_addr[0]
    SLICE_X8Y16          LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.063     5.057 f  i2c_config_m0/state[2]_i_16/O
                         net (fo=1, routed)           0.099     5.156    i2c_config_m0/state[2]_i_16_n_0
    SLICE_X9Y16          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     5.219 r  i2c_config_m0/state[2]_i_5/O
                         net (fo=2, routed)           0.117     5.336    i2c_config_m0/i2c_master_top_m0/state_reg[2]_2
    SLICE_X9Y18          LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.038     5.374 r  i2c_config_m0/i2c_master_top_m0/state[2]_i_1/O
                         net (fo=1, routed)           0.059     5.433    i2c_config_m0/p_0_in__0[2]
    SLICE_X9Y18          FDCE                                         r  i2c_config_m0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.722    13.454    i2c_config_m0/clk
    SLICE_X9Y18          FDCE                                         r  i2c_config_m0/state_reg[2]/C
                         clock pessimism             -0.441    13.013    
                         clock uncertainty           -0.062    12.951    
    SLICE_X9Y18          FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.027    12.978    i2c_config_m0/state_reg[2]
  -------------------------------------------------------------------
                         required time                         12.978    
                         arrival time                          -5.433    
  -------------------------------------------------------------------
                         slack                                  7.546    

Slack (MET) :             7.562ns  (required time - arrival time)
  Source:                 EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_sys_pll rise@10.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.280ns  (logic 0.560ns (24.561%)  route 1.720ns (75.439%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 13.536 - 10.000 ) 
    Source Clock Delay      (SCD):    3.222ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.062ns (routing 1.042ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.948ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         2.062     3.222    EEPROM_8b_m0/I2C_SlaveController/CLK
    SLICE_X22Y94         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y94         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     3.318 f  EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=3, routed)           1.143     4.461    EEPROM_8b_m0/I2C_SlaveController/sI2C_DataIn[5]
    SLICE_X21Y94         LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.148     4.609 r  EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state[2]_i_12/O
                         net (fo=2, routed)           0.199     4.808    EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state[2]_i_12_n_0
    SLICE_X21Y93         LUT4 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.142     4.950 r  EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=2, routed)           0.301     5.251    EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state[2]_i_7_n_0
    SLICE_X18Y94         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.174     5.425 r  EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state[2]_i_2/O
                         net (fo=1, routed)           0.077     5.502    EEPROM_8b_m0/I2C_SlaveController/nstate__0[2]
    SLICE_X18Y94         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.804    13.536    EEPROM_8b_m0/I2C_SlaveController/CLK
    SLICE_X18Y94         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[2]/C
                         clock pessimism             -0.437    13.099    
                         clock uncertainty           -0.062    13.037    
    SLICE_X18Y94         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    13.064    EEPROM_8b_m0/I2C_SlaveController/FSM_gray_state_reg[2]
  -------------------------------------------------------------------
                         required time                         13.064    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  7.562    

Slack (MET) :             7.588ns  (required time - arrival time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_sys_pll rise@10.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.264ns  (logic 0.490ns (21.643%)  route 1.774ns (78.357%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 13.517 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 1.042ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.948ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         2.030     3.190    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X11Y76         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.287 f  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/Q
                         net (fo=7, routed)           0.643     3.930    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[4]
    SLICE_X12Y76         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.030 f  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=1, routed)           0.172     4.202    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X12Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.353 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=7, routed)           0.288     4.641    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X11Y76         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     4.783 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=15, routed)          0.671     5.454    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X11Y77         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.785    13.517    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X11Y77         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]/C
                         clock pessimism             -0.372    13.145    
                         clock uncertainty           -0.062    13.083    
    SLICE_X11Y77         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    13.041    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                          -5.454    
  -------------------------------------------------------------------
                         slack                                  7.588    

Slack (MET) :             7.589ns  (required time - arrival time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_sys_pll rise@10.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.490ns (21.653%)  route 1.773ns (78.347%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.517ns = ( 13.517 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    -0.372ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 1.042ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.785ns (routing 0.948ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         2.030     3.190    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X11Y76         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.287 f  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/Q
                         net (fo=7, routed)           0.643     3.930    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[4]
    SLICE_X12Y76         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.030 f  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=1, routed)           0.172     4.202    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X12Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.353 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=7, routed)           0.288     4.641    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X11Y76         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     4.783 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=15, routed)          0.670     5.453    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X11Y77         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.785    13.517    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X11Y77         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]/C
                         clock pessimism             -0.372    13.145    
                         clock uncertainty           -0.062    13.083    
    SLICE_X11Y77         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    13.041    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         13.041    
                         arrival time                          -5.453    
  -------------------------------------------------------------------
                         slack                                  7.589    

Slack (MET) :             7.691ns  (required time - arrival time)
  Source:                 i2c_config_m0/lut_index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_write_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_sys_pll rise@10.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.692ns (31.978%)  route 1.472ns (68.022%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.458ns = ( 13.458 - 10.000 ) 
    Source Clock Delay      (SCD):    3.128ns
    Clock Pessimism Removal (CPR):    -0.441ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.968ns (routing 1.042ns, distribution 0.926ns)
  Clock Net Delay (Destination): 1.726ns (routing 0.948ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.968     3.128    i2c_config_m0/clk
    SLICE_X10Y15         FDCE                                         r  i2c_config_m0/lut_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.094     3.222 f  i2c_config_m0/lut_index_reg[4]/Q
                         net (fo=85, routed)          0.720     3.942    lut_adv7611_m0/lut_index[4]
    SLICE_X7Y14          LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.089 f  lut_adv7611_m0//i2c_config_m0_i_70/O
                         net (fo=2, routed)           0.119     4.208    lut_adv7611_m0//i2c_config_m0_i_70_n_0
    SLICE_X8Y13          LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.039     4.247 f  lut_adv7611_m0//i2c_config_m0_i_26/O
                         net (fo=3, routed)           0.236     4.483    lut_adv7611_m0//i2c_config_m0_i_26_n_0
    SLICE_X8Y16          LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.116     4.599 f  lut_adv7611_m0//i2c_config_m0_i_2/O
                         net (fo=4, routed)           0.071     4.670    i2c_config_m0/lut_dev_addr[7]
    SLICE_X8Y16          LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.147     4.817 f  i2c_config_m0/i2c_write_req_i_2/O
                         net (fo=2, routed)           0.266     5.083    i2c_config_m0/i2c_master_top_m0/i2c_write_req_reg
    SLICE_X9Y18          LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     5.232 r  i2c_config_m0/i2c_master_top_m0/i2c_write_req_i_1/O
                         net (fo=1, routed)           0.060     5.292    i2c_config_m0/i2c_master_top_m0_n_7
    SLICE_X9Y18          FDRE                                         r  i2c_config_m0/i2c_write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.726    13.458    i2c_config_m0/clk
    SLICE_X9Y18          FDRE                                         r  i2c_config_m0/i2c_write_req_reg/C
                         clock pessimism             -0.441    13.017    
                         clock uncertainty           -0.062    12.955    
    SLICE_X9Y18          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027    12.982    i2c_config_m0/i2c_write_req_reg
  -------------------------------------------------------------------
                         required time                         12.982    
                         arrival time                          -5.292    
  -------------------------------------------------------------------
                         slack                                  7.691    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_sys_pll rise@10.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.490ns (22.405%)  route 1.697ns (77.595%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 1.042ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.948ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         2.030     3.190    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X11Y76         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.287 f  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/Q
                         net (fo=7, routed)           0.643     3.930    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[4]
    SLICE_X12Y76         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.030 f  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=1, routed)           0.172     4.202    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X12Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.353 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=7, routed)           0.288     4.641    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X11Y76         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     4.783 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=15, routed)          0.594     5.377    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X11Y76         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.791    13.523    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X11Y76         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                         clock pessimism             -0.345    13.179    
                         clock uncertainty           -0.062    13.117    
    SLICE_X11Y76         FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.042    13.075    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.698ns  (required time - arrival time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_sys_pll rise@10.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.187ns  (logic 0.490ns (22.405%)  route 1.697ns (77.595%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.523ns = ( 13.523 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    -0.345ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 1.042ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.791ns (routing 0.948ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         2.030     3.190    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X11Y76         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.287 f  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/Q
                         net (fo=7, routed)           0.643     3.930    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[4]
    SLICE_X12Y76         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.030 f  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=1, routed)           0.172     4.202    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X12Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.353 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=7, routed)           0.288     4.641    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X11Y76         LUT5 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.142     4.783 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=15, routed)          0.594     5.377    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X11Y76         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.791    13.523    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X11Y76         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                         clock pessimism             -0.345    13.179    
                         clock uncertainty           -0.062    13.117    
    SLICE_X11Y76         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    13.075    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                          -5.377    
  -------------------------------------------------------------------
                         slack                                  7.698    

Slack (MET) :             7.784ns  (required time - arrival time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_sys_pll rise@10.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.991ns  (logic 0.463ns (23.255%)  route 1.528ns (76.745%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.536ns = ( 13.536 - 10.000 ) 
    Source Clock Delay      (SCD):    3.190ns
    Clock Pessimism Removal (CPR):    -0.437ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.102ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 1.042ns, distribution 0.988ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.948ns, distribution 0.856ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.523     0.523 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.573    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.573 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.404     0.977    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.106     0.871 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.261     1.132    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.160 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         2.030     3.190    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X11Y76         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y76         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     3.287 f  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/Q
                         net (fo=7, routed)           0.643     3.930    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[4]
    SLICE_X12Y76         LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.100     4.030 f  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7/O
                         net (fo=1, routed)           0.172     4.202    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_7_n_0
    SLICE_X12Y77         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     4.353 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3/O
                         net (fo=7, routed)           0.288     4.641    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_3_n_0
    SLICE_X11Y76         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.115     4.756 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1/O
                         net (fo=13, routed)          0.425     5.181    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt[14]_i_1_n_0
    SLICE_X12Y76         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE5                                               0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.441    10.441 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.481    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.481 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.351    10.832    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.644    11.476 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.232    11.708    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.732 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.804    13.536    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X12Y76         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism             -0.437    13.099    
                         clock uncertainty           -0.062    13.037    
    SLICE_X12Y76         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.072    12.965    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         12.965    
                         arrival time                          -5.181    
  -------------------------------------------------------------------
                         slack                                  7.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/shift_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.061ns (41.497%)  route 0.086ns (58.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      1.037ns (routing 0.537ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.597ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.037     1.941    i2c_config_m1/i2c_master_top_m0/byte_controller/clk
    SLICE_X11Y69         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.980 f  i2c_config_m1/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/Q
                         net (fo=15, routed)          0.062     2.042    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state__0[0]
    SLICE_X12Y69         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.022     2.064 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/shift_i_1/O
                         net (fo=1, routed)           0.024     2.088    i2c_config_m1/i2c_master_top_m0/byte_controller/shift5_out
    SLICE_X12Y69         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/shift_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.182     1.719    i2c_config_m1/i2c_master_top_m0/byte_controller/clk
    SLICE_X12Y69         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/shift_reg/C
                         clock pessimism              0.283     2.002    
    SLICE_X12Y69         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.048    i2c_config_m1/i2c_master_top_m0/byte_controller/shift_reg
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/i2c_master_top_m0/byte_controller/cmd_ack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.061ns (40.940%)  route 0.088ns (59.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.719ns
    Source Clock Delay      (SCD):    1.941ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      1.037ns (routing 0.537ns, distribution 0.500ns)
  Clock Net Delay (Destination): 1.182ns (routing 0.597ns, distribution 0.585ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.037     1.941    i2c_config_m1/i2c_master_top_m0/byte_controller/clk
    SLICE_X11Y69         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y69         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.980 r  i2c_config_m1/i2c_master_top_m0/byte_controller/FSM_sequential_c_state_reg[0]/Q
                         net (fo=15, routed)          0.062     2.042    i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/c_state__0[0]
    SLICE_X12Y69         LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     2.064 r  i2c_config_m1/i2c_master_top_m0/byte_controller/bit_controller/cmd_ack_i_1__0/O
                         net (fo=1, routed)           0.026     2.090    i2c_config_m1/i2c_master_top_m0/byte_controller/cmd_ack1_out
    SLICE_X12Y69         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/cmd_ack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.182     1.719    i2c_config_m1/i2c_master_top_m0/byte_controller/clk
    SLICE_X12Y69         FDRE                                         r  i2c_config_m1/i2c_master_top_m0/byte_controller/cmd_ack_reg/C
                         clock pessimism              0.283     2.002    
    SLICE_X12Y69         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.048    i2c_config_m1/i2c_master_top_m0/byte_controller/cmd_ack_reg
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.090    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.053ns (39.259%)  route 0.082ns (60.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.666ns
    Source Clock Delay      (SCD):    1.905ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Net Delay (Source):      1.001ns (routing 0.537ns, distribution 0.464ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.597ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.001     1.905    i2c_config_m0/i2c_master_top_m0/clk
    SLICE_X8Y16          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.944 r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/Q
                         net (fo=1, routed)           0.056     2.000    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[7]_0[1]
    SLICE_X7Y16          LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     2.014 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]_i_1/O
                         net (fo=1, routed)           0.026     2.040    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]_i_1_n_0
    SLICE_X7Y16          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.129     1.666    i2c_config_m0/i2c_master_top_m0/byte_controller/clk
    SLICE_X7Y16          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/C
                         clock pessimism              0.286     1.952    
    SLICE_X7Y16          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.998    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.648ns
    Source Clock Delay      (SCD):    1.886ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Net Delay (Source):      0.982ns (routing 0.537ns, distribution 0.445ns)
  Clock Net Delay (Destination): 1.111ns (routing 0.597ns, distribution 0.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         0.982     1.886    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X6Y21          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.925 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/Q
                         net (fo=13, routed)          0.029     1.954    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/c_state[3]
    SLICE_X6Y21          LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     1.968 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[3]_i_1/O
                         net (fo=1, routed)           0.016     1.984    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state[3]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.111     1.648    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X6Y21          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]/C
                         clock pessimism              0.245     1.892    
    SLICE_X6Y21          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.938    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/FSM_sequential_c_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.938    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.667ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      0.999ns (routing 0.537ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.130ns (routing 0.597ns, distribution 0.533ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         0.999     1.903    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X9Y22          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.942 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/Q
                         net (fo=3, routed)           0.029     1.971    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[4]
    SLICE_X9Y22          LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     1.985 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[4]_i_1/O
                         net (fo=1, routed)           0.016     2.001    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt[4]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.130     1.667    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X9Y22          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                         clock pessimism              0.243     1.909    
    SLICE_X9Y22          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.955    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 i2c_config_m1/i2c_master_top_m0/error_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/error_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.061ns (43.262%)  route 0.080ns (56.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.702ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      1.032ns (routing 0.537ns, distribution 0.495ns)
  Clock Net Delay (Destination): 1.165ns (routing 0.597ns, distribution 0.568ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.032     1.936    i2c_config_m1/i2c_master_top_m0/clk
    SLICE_X9Y70          FDCE                                         r  i2c_config_m1/i2c_master_top_m0/error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     1.975 r  i2c_config_m1/i2c_master_top_m0/error_reg/Q
                         net (fo=2, routed)           0.054     2.029    i2c_config_m1/i2c_master_top_m0/err
    SLICE_X10Y70         LUT5 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     2.051 r  i2c_config_m1/i2c_master_top_m0/error_i_1__0/O
                         net (fo=1, routed)           0.026     2.077    i2c_config_m1/i2c_master_top_m0_n_5
    SLICE_X10Y70         FDCE                                         r  i2c_config_m1/error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.165     1.702    i2c_config_m1/clk
    SLICE_X10Y70         FDCE                                         r  i2c_config_m1/error_reg/C
                         clock pessimism              0.283     1.985    
    SLICE_X10Y70         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.031    i2c_config_m1/error_reg
  -------------------------------------------------------------------
                         required time                         -2.031    
                         arrival time                           2.077    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.659ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      0.990ns (routing 0.537ns, distribution 0.453ns)
  Clock Net Delay (Destination): 1.122ns (routing 0.597ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         0.990     1.894    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X7Y21          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.932 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/Q
                         net (fo=2, routed)           0.027     1.959    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg_n_0
    SLICE_X7Y21          LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.014     1.973 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_i_1/O
                         net (fo=1, routed)           0.021     1.994    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.122     1.659    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X7Y21          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg/C
                         clock pessimism              0.242     1.900    
    SLICE_X7Y21          FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.946    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/sda_chk_reg
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 i2c_config_m1/lut_index_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m1/lut_index_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Net Delay (Source):      1.030ns (routing 0.537ns, distribution 0.493ns)
  Clock Net Delay (Destination): 1.166ns (routing 0.597ns, distribution 0.569ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.030     1.934    i2c_config_m1/clk
    SLICE_X10Y69         FDCE                                         r  i2c_config_m1/lut_index_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y69         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.972 r  i2c_config_m1/lut_index_reg[8]/Q
                         net (fo=3, routed)           0.027     1.999    i2c_config_m1/lut_index[8]
    SLICE_X10Y69         LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     2.013 r  i2c_config_m1/lut_index[8]_i_1/O
                         net (fo=1, routed)           0.021     2.034    i2c_config_m1/lut_index[8]_i_1_n_0
    SLICE_X10Y69         FDCE                                         r  i2c_config_m1/lut_index_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.166     1.703    i2c_config_m1/clk
    SLICE_X10Y69         FDCE                                         r  i2c_config_m1/lut_index_reg[8]/C
                         clock pessimism              0.238     1.940    
    SLICE_X10Y69         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.986    i2c_config_m1/lut_index_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.986    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_write_req_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_write_req_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.054ns (53.465%)  route 0.047ns (46.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.668ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    -0.243ns
  Clock Net Delay (Source):      1.000ns (routing 0.537ns, distribution 0.463ns)
  Clock Net Delay (Destination): 1.131ns (routing 0.597ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.000     1.904    i2c_config_m0/clk
    SLICE_X9Y18          FDRE                                         r  i2c_config_m0/i2c_write_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.943 r  i2c_config_m0/i2c_write_req_reg/Q
                         net (fo=5, routed)           0.030     1.973    i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[3]_0
    SLICE_X9Y18          LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     1.988 r  i2c_config_m0/i2c_master_top_m0/i2c_write_req_i_1/O
                         net (fo=1, routed)           0.017     2.005    i2c_config_m0/i2c_master_top_m0_n_7
    SLICE_X9Y18          FDRE                                         r  i2c_config_m0/i2c_write_req_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.131     1.668    i2c_config_m0/clk
    SLICE_X9Y18          FDRE                                         r  i2c_config_m0/i2c_write_req_reg/C
                         clock pessimism              0.243     1.910    
    SLICE_X9Y18          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.956    i2c_config_m0/i2c_write_req_reg
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.038ns (36.893%)  route 0.065ns (63.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.673ns
    Source Clock Delay      (SCD):    1.907ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Net Delay (Source):      1.003ns (routing 0.537ns, distribution 0.466ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.597ns, distribution 0.539ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.273     0.273 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.313    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.313 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.509    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.739 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     0.887    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.904 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.003     1.907    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X8Y23          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.945 r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/Q
                         net (fo=1, routed)           0.065     2.010    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/p_0_in[1]
    SLICE_X8Y23          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE5                                               0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_i/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.372     0.372 r  sys_pll_i/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.422    sys_pll_i/inst/clkin1_ibufds/OUT
    AE5                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.422 r  sys_pll_i/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.644    sys_pll_i/inst/clk_in1_sys_pll
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.349 r  sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.518    sys_pll_i/inst/clk_out2_sys_pll
    BUFGCE_X0Y26         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.537 r  sys_pll_i/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=353, routed)         1.136     1.673    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/clk
    SLICE_X8Y23          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
                         clock pessimism              0.241     1.913    
    SLICE_X8Y23          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     1.960    i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.050    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_sys_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.499         10.000      8.501      BUFGCE_X0Y26  sys_pll_i/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.250         10.000      8.750      MMCM_X0Y1     sys_pll_i/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X19Y94  EEPROM_8b_m0/FSM_onehot_sState_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X19Y94  EEPROM_8b_m0/FSM_onehot_sState_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X19Y94  EEPROM_8b_m0/FSM_onehot_sState_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X19Y94  EEPROM_8b_m0/FSM_onehot_sState_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X19Y94  EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X20Y94  EEPROM_8b_m0/I2C_SlaveController/END_O_reg/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X22Y93  EEPROM_8b_m0/sAddr_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         10.000      9.450      SLICE_X21Y93  EEPROM_8b_m0/sAddr_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         5.000       4.725      SLICE_X10Y18  i2c_config_m0/i2c_master_top_m0/FSM_sequential_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X19Y94  EEPROM_8b_m0/FSM_onehot_sState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X19Y94  EEPROM_8b_m0/FSM_onehot_sState_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X20Y94  EEPROM_8b_m0/I2C_SlaveController/END_O_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X21Y93  EEPROM_8b_m0/sAddr_reg_rep[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y20  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y20   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X9Y20   i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y21  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X10Y21  i2c_config_m0/i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X19Y94  EEPROM_8b_m0/FSM_onehot_sState_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X19Y94  EEPROM_8b_m0/FSM_onehot_sState_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X20Y94  EEPROM_8b_m0/I2C_SlaveController/END_O_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X22Y93  EEPROM_8b_m0/sAddr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X22Y93  EEPROM_8b_m0/sAddr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X21Y93  EEPROM_8b_m0/sAddr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X21Y93  EEPROM_8b_m0/sAddr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X22Y93  EEPROM_8b_m0/sAddr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X22Y93  EEPROM_8b_m0/sAddr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         5.000       4.725      SLICE_X22Y94  EEPROM_8b_m0/sAddr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vin_clk
  To Clock:  vin_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :           27  Failing Endpoints,  Worst Slack       -1.266ns,  Total Violation      -34.182ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 vin_data[7]
                            (input port clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vin_clk rise@6.734ns - vin_clk rise@0.000ns)
  Data Path Delay:        1.413ns  (logic 1.312ns (92.852%)  route 0.101ns (7.148%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.500ns
  Clock Path Skew:        2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 9.207 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.437ns (routing 0.501ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
                         input delay                  3.500     3.500    
    AD11                                              0.000     3.500 r  vin_data[7] (IN)
                         net (fo=0)                   0.000     3.500    vin_data_IBUF[7]_inst/I
    AD11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.312     4.812 r  vin_data_IBUF[7]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.812    vin_data_IBUF[7]_inst/OUT
    AD11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.812 r  vin_data_IBUF[7]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     4.913    vin_data_IBUF[7]
    HDIOLOGIC_M_X0Y6     FDRE                                         r  vin_data_d0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    6.734     6.734 r  
    AB11                                              0.000     6.734 r  vin_clk (IN)
                         net (fo=0)                   0.000     6.734    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.837     7.571 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.571    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.571 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.746    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.770 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          1.437     9.207    vout_clk_OBUF_BUFG
    HDIOLOGIC_M_X0Y6     FDRE                                         r  vin_data_d0_reg[7]/C
                         clock pessimism              0.000     9.207    
                         clock uncertainty           -0.035     9.171    
    HDIOLOGIC_M_X0Y6     FDRE (Setup_IPFF_HDIOLOGIC_M_C_D)
                                                     -3.264     5.907    vin_data_d0_reg[7]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 vin_data[8]
                            (input port clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vin_clk rise@6.734ns - vin_clk rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 1.310ns (92.840%)  route 0.101ns (7.160%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.500ns
  Clock Path Skew:        2.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 9.206 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.436ns (routing 0.501ns, distribution 0.935ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
                         input delay                  3.500     3.500    
    AD15                                              0.000     3.500 r  vin_data[8] (IN)
                         net (fo=0)                   0.000     3.500    vin_data_IBUF[8]_inst/I
    AD15                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.310     4.810 r  vin_data_IBUF[8]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.810    vin_data_IBUF[8]_inst/OUT
    AD15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.810 r  vin_data_IBUF[8]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     4.911    vin_data_IBUF[8]
    HDIOLOGIC_M_X0Y16    FDRE                                         r  vin_data_d0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    6.734     6.734 r  
    AB11                                              0.000     6.734 r  vin_clk (IN)
                         net (fo=0)                   0.000     6.734    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.837     7.571 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.571    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.571 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.746    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.770 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          1.436     9.206    vout_clk_OBUF_BUFG
    HDIOLOGIC_M_X0Y16    FDRE                                         r  vin_data_d0_reg[8]/C
                         clock pessimism              0.000     9.206    
                         clock uncertainty           -0.035     9.170    
    HDIOLOGIC_M_X0Y16    FDRE (Setup_IPFF_HDIOLOGIC_M_C_D)
                                                     -3.264     5.906    vin_data_d0_reg[8]
  -------------------------------------------------------------------
                         required time                          5.906    
                         arrival time                          -4.911    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 vin_data[10]
                            (input port clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vin_clk rise@6.734ns - vin_clk rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 1.317ns (92.877%)  route 0.101ns (7.123%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.500ns
  Clock Path Skew:        2.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.480ns = ( 9.214 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.444ns (routing 0.501ns, distribution 0.943ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
                         input delay                  3.500     3.500    
    AG13                                              0.000     3.500 r  vin_data[10] (IN)
                         net (fo=0)                   0.000     3.500    vin_data_IBUF[10]_inst/I
    AG13                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.317     4.817 r  vin_data_IBUF[10]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.817    vin_data_IBUF[10]_inst/OUT
    AG13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.817 r  vin_data_IBUF[10]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     4.918    vin_data_IBUF[10]
    HDIOLOGIC_M_X0Y14    FDRE                                         r  vin_data_d0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    6.734     6.734 r  
    AB11                                              0.000     6.734 r  vin_clk (IN)
                         net (fo=0)                   0.000     6.734    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.837     7.571 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.571    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.571 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.746    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.770 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          1.444     9.214    vout_clk_OBUF_BUFG
    HDIOLOGIC_M_X0Y14    FDRE                                         r  vin_data_d0_reg[10]/C
                         clock pessimism              0.000     9.214    
                         clock uncertainty           -0.035     9.178    
    HDIOLOGIC_M_X0Y14    FDRE (Setup_IPFF_HDIOLOGIC_M_C_D)
                                                     -3.264     5.914    vin_data_d0_reg[10]
  -------------------------------------------------------------------
                         required time                          5.914    
                         arrival time                          -4.918    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             0.998ns  (required time - arrival time)
  Source:                 vin_de
                            (input port clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_de_d0_reg/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vin_clk rise@6.734ns - vin_clk rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 1.293ns (92.757%)  route 0.101ns (7.243%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.500ns
  Clock Path Skew:        2.458ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.458ns = ( 9.192 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.422ns (routing 0.501ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
                         input delay                  3.500     3.500    
    AA13                                              0.000     3.500 r  vin_de (IN)
                         net (fo=0)                   0.000     3.500    vin_de_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.293     4.793 r  vin_de_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.793    vin_de_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.793 r  vin_de_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     4.894    vin_de_IBUF
    HDIOLOGIC_M_X0Y18    FDRE                                         r  vin_de_d0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    6.734     6.734 r  
    AB11                                              0.000     6.734 r  vin_clk (IN)
                         net (fo=0)                   0.000     6.734    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.837     7.571 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.571    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.571 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.746    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.770 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          1.422     9.192    vout_clk_OBUF_BUFG
    HDIOLOGIC_M_X0Y18    FDRE                                         r  vin_de_d0_reg/C
                         clock pessimism              0.000     9.192    
                         clock uncertainty           -0.035     9.156    
    HDIOLOGIC_M_X0Y18    FDRE (Setup_IPFF_HDIOLOGIC_M_C_D)
                                                     -3.264     5.892    vin_de_d0_reg
  -------------------------------------------------------------------
                         required time                          5.892    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  0.998    

Slack (MET) :             0.999ns  (required time - arrival time)
  Source:                 vin_data[4]
                            (input port clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vin_clk rise@6.734ns - vin_clk rise@0.000ns)
  Data Path Delay:        1.402ns  (logic 1.301ns (92.796%)  route 0.101ns (7.204%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.500ns
  Clock Path Skew:        2.467ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.467ns = ( 9.201 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.431ns (routing 0.501ns, distribution 0.930ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
                         input delay                  3.500     3.500    
    AC14                                              0.000     3.500 r  vin_data[4] (IN)
                         net (fo=0)                   0.000     3.500    vin_data_IBUF[4]_inst/I
    AC14                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.301     4.801 r  vin_data_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.801    vin_data_IBUF[4]_inst/OUT
    AC14                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.801 r  vin_data_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     4.902    vin_data_IBUF[4]
    HDIOLOGIC_M_X0Y17    FDRE                                         r  vin_data_d0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    6.734     6.734 r  
    AB11                                              0.000     6.734 r  vin_clk (IN)
                         net (fo=0)                   0.000     6.734    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.837     7.571 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.571    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.571 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.746    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.770 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          1.431     9.201    vout_clk_OBUF_BUFG
    HDIOLOGIC_M_X0Y17    FDRE                                         r  vin_data_d0_reg[4]/C
                         clock pessimism              0.000     9.201    
                         clock uncertainty           -0.035     9.165    
    HDIOLOGIC_M_X0Y17    FDRE (Setup_IPFF_HDIOLOGIC_M_C_D)
                                                     -3.264     5.901    vin_data_d0_reg[4]
  -------------------------------------------------------------------
                         required time                          5.901    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  0.999    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 vin_data[17]
                            (input port clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vin_clk rise@6.734ns - vin_clk rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 1.297ns (92.775%)  route 0.101ns (7.225%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.500ns
  Clock Path Skew:        2.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.477ns = ( 9.211 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.441ns (routing 0.501ns, distribution 0.940ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
                         input delay                  3.500     3.500    
    W12                                               0.000     3.500 r  vin_data[17] (IN)
                         net (fo=0)                   0.000     3.500    vin_data_IBUF[17]_inst/I
    W12                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.297     4.797 r  vin_data_IBUF[17]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.797    vin_data_IBUF[17]_inst/OUT
    W12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.797 r  vin_data_IBUF[17]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     4.898    vin_data_IBUF[17]
    HDIOLOGIC_M_X0Y22    FDRE                                         r  vin_data_d0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    6.734     6.734 r  
    AB11                                              0.000     6.734 r  vin_clk (IN)
                         net (fo=0)                   0.000     6.734    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.837     7.571 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.571    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.571 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.746    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.770 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          1.441     9.211    vout_clk_OBUF_BUFG
    HDIOLOGIC_M_X0Y22    FDRE                                         r  vin_data_d0_reg[17]/C
                         clock pessimism              0.000     9.211    
                         clock uncertainty           -0.035     9.175    
    HDIOLOGIC_M_X0Y22    FDRE (Setup_IPFF_HDIOLOGIC_M_C_D)
                                                     -3.264     5.911    vin_data_d0_reg[17]
  -------------------------------------------------------------------
                         required time                          5.911    
                         arrival time                          -4.898    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 vin_data[3]
                            (input port clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vin_clk rise@6.734ns - vin_clk rise@0.000ns)
  Data Path Delay:        1.403ns  (logic 1.302ns (92.801%)  route 0.101ns (7.199%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.500ns
  Clock Path Skew:        2.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.482ns = ( 9.216 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.446ns (routing 0.501ns, distribution 0.945ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
                         input delay                  3.500     3.500    
    AC12                                              0.000     3.500 r  vin_data[3] (IN)
                         net (fo=0)                   0.000     3.500    vin_data_IBUF[3]_inst/I
    AC12                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.302     4.802 r  vin_data_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.802    vin_data_IBUF[3]_inst/OUT
    AC12                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.802 r  vin_data_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     4.903    vin_data_IBUF[3]
    HDIOLOGIC_M_X0Y5     FDRE                                         r  vin_data_d0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    6.734     6.734 r  
    AB11                                              0.000     6.734 r  vin_clk (IN)
                         net (fo=0)                   0.000     6.734    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.837     7.571 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.571    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.571 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.746    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.770 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          1.446     9.216    vout_clk_OBUF_BUFG
    HDIOLOGIC_M_X0Y5     FDRE                                         r  vin_data_d0_reg[3]/C
                         clock pessimism              0.000     9.216    
                         clock uncertainty           -0.035     9.180    
    HDIOLOGIC_M_X0Y5     FDRE (Setup_IPFF_HDIOLOGIC_M_C_D)
                                                     -3.264     5.916    vin_data_d0_reg[3]
  -------------------------------------------------------------------
                         required time                          5.916    
                         arrival time                          -4.903    
  -------------------------------------------------------------------
                         slack                                  1.013    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 vin_data[20]
                            (input port clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d0_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vin_clk rise@6.734ns - vin_clk rise@0.000ns)
  Data Path Delay:        1.383ns  (logic 1.282ns (92.696%)  route 0.101ns (7.304%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.500ns
  Clock Path Skew:        2.463ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.463ns = ( 9.197 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.427ns (routing 0.501ns, distribution 0.926ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
                         input delay                  3.500     3.500    
    AB15                                              0.000     3.500 r  vin_data[20] (IN)
                         net (fo=0)                   0.000     3.500    vin_data_IBUF[20]_inst/I
    AB15                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.282     4.782 r  vin_data_IBUF[20]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.782    vin_data_IBUF[20]_inst/OUT
    AB15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.782 r  vin_data_IBUF[20]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     4.883    vin_data_IBUF[20]
    HDIOLOGIC_M_X0Y19    FDRE                                         r  vin_data_d0_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    6.734     6.734 r  
    AB11                                              0.000     6.734 r  vin_clk (IN)
                         net (fo=0)                   0.000     6.734    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.837     7.571 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.571    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.571 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.746    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.770 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          1.427     9.197    vout_clk_OBUF_BUFG
    HDIOLOGIC_M_X0Y19    FDRE                                         r  vin_data_d0_reg[20]/C
                         clock pessimism              0.000     9.197    
                         clock uncertainty           -0.035     9.161    
    HDIOLOGIC_M_X0Y19    FDRE (Setup_IPFF_HDIOLOGIC_M_C_D)
                                                     -3.264     5.897    vin_data_d0_reg[20]
  -------------------------------------------------------------------
                         required time                          5.897    
                         arrival time                          -4.883    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 vin_data[0]
                            (input port clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vin_clk rise@6.734ns - vin_clk rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 1.280ns (92.689%)  route 0.101ns (7.311%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.500ns
  Clock Path Skew:        2.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.473ns = ( 9.207 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.437ns (routing 0.501ns, distribution 0.936ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
                         input delay                  3.500     3.500    
    Y14                                               0.000     3.500 r  vin_data[0] (IN)
                         net (fo=0)                   0.000     3.500    vin_data_IBUF[0]_inst/I
    Y14                  INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.280     4.780 r  vin_data_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.780    vin_data_IBUF[0]_inst/OUT
    Y14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.780 r  vin_data_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     4.881    vin_data_IBUF[0]
    HDIOLOGIC_M_X0Y21    FDRE                                         r  vin_data_d0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    6.734     6.734 r  
    AB11                                              0.000     6.734 r  vin_clk (IN)
                         net (fo=0)                   0.000     6.734    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.837     7.571 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.571    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.571 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.746    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.770 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          1.437     9.207    vout_clk_OBUF_BUFG
    HDIOLOGIC_M_X0Y21    FDRE                                         r  vin_data_d0_reg[0]/C
                         clock pessimism              0.000     9.207    
                         clock uncertainty           -0.035     9.171    
    HDIOLOGIC_M_X0Y21    FDRE (Setup_IPFF_HDIOLOGIC_M_C_D)
                                                     -3.264     5.907    vin_data_d0_reg[0]
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -4.881    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 vin_data[13]
                            (input port clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (vin_clk rise@6.734ns - vin_clk rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 1.300ns (92.792%)  route 0.101ns (7.208%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            3.500ns
  Clock Path Skew:        2.493ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.493ns = ( 9.227 - 6.734 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.457ns (routing 0.501ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
                         input delay                  3.500     3.500    
    AB10                                              0.000     3.500 r  vin_data[13] (IN)
                         net (fo=0)                   0.000     3.500    vin_data_IBUF[13]_inst/I
    AB10                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.300     4.800 r  vin_data_IBUF[13]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.800    vin_data_IBUF[13]_inst/OUT
    AB10                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     4.800 r  vin_data_IBUF[13]_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.101     4.901    vin_data_IBUF[13]
    HDIOLOGIC_M_X0Y11    FDRE                                         r  vin_data_d0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    6.734     6.734 r  
    AB11                                              0.000     6.734 r  vin_clk (IN)
                         net (fo=0)                   0.000     6.734    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.837     7.571 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     7.571    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     7.571 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.175     7.746    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     7.770 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          1.457     9.227    vout_clk_OBUF_BUFG
    HDIOLOGIC_M_X0Y11    FDRE                                         r  vin_data_d0_reg[13]/C
                         clock pessimism              0.000     9.227    
                         clock uncertainty           -0.035     9.191    
    HDIOLOGIC_M_X0Y11    FDRE (Setup_IPFF_HDIOLOGIC_M_C_D)
                                                     -3.264     5.927    vin_data_d0_reg[13]
  -------------------------------------------------------------------
                         required time                          5.927    
                         arrival time                          -4.901    
  -------------------------------------------------------------------
                         slack                                  1.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 vin_data_d1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin_clk rise@0.000ns - vin_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Net Delay (Source):      0.850ns (routing 0.282ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.315ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.808     0.808 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.808    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.808 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.899    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.916 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.850     1.766    vout_clk_OBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  vin_data_d1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.805 r  vin_data_d1_reg[12]/Q
                         net (fo=1, routed)           0.059     1.864    vin_data_d1[12]
    SLICE_X11Y30         FDRE                                         r  vin_data_d2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.051     1.051 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.051    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.051 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.164    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.183 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.964     2.147    vout_clk_OBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  vin_data_d2_reg[12]/C
                         clock pessimism             -0.376     1.772    
    SLICE_X11Y30         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.819    vin_data_d2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 vin_data_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin_clk rise@0.000ns - vin_clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.835ns (routing 0.282ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.315ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.808     0.808 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.808    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.808 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.899    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.916 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.835     1.751    vout_clk_OBUF_BUFG
    SLICE_X11Y90         FDRE                                         r  vin_data_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.790 r  vin_data_d1_reg[1]/Q
                         net (fo=1, routed)           0.059     1.849    vin_data_d1[1]
    SLICE_X11Y90         FDRE                                         r  vin_data_d2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.051     1.051 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.051    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.051 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.164    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.183 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.946     2.129    vout_clk_OBUF_BUFG
    SLICE_X11Y90         FDRE                                         r  vin_data_d2_reg[1]/C
                         clock pessimism             -0.373     1.757    
    SLICE_X11Y90         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.804    vin_data_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 vin_data_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin_clk rise@0.000ns - vin_clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    0.378ns
  Clock Net Delay (Source):      0.860ns (routing 0.282ns, distribution 0.578ns)
  Clock Net Delay (Destination): 0.976ns (routing 0.315ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.808     0.808 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.808    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.808 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.899    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.916 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.860     1.776    vout_clk_OBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  vin_data_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.816 r  vin_data_d1_reg[6]/Q
                         net (fo=1, routed)           0.059     1.875    vin_data_d1[6]
    SLICE_X11Y2          FDRE                                         r  vin_data_d2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.051     1.051 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.051    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.051 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.164    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.183 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.976     2.159    vout_clk_OBUF_BUFG
    SLICE_X11Y2          FDRE                                         r  vin_data_d2_reg[6]/C
                         clock pessimism             -0.378     1.782    
    SLICE_X11Y2          FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.829    vin_data_d2_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vin_data_d1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin_clk rise@0.000ns - vin_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.143ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Net Delay (Source):      0.847ns (routing 0.282ns, distribution 0.565ns)
  Clock Net Delay (Destination): 0.960ns (routing 0.315ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.808     0.808 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.808    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.808 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.899    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.916 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.847     1.763    vout_clk_OBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  vin_data_d1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.802 r  vin_data_d1_reg[13]/Q
                         net (fo=1, routed)           0.064     1.866    vin_data_d1[13]
    SLICE_X11Y30         FDRE                                         r  vin_data_d2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.051     1.051 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.051    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.051 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.164    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.183 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.960     2.143    vout_clk_OBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  vin_data_d2_reg[13]/C
                         clock pessimism             -0.375     1.769    
    SLICE_X11Y30         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.815    vin_data_d2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 vin_data_d1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin_clk rise@0.000ns - vin_clk rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.039ns (37.864%)  route 0.064ns (62.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.748ns
    Clock Pessimism Removal (CPR):    0.372ns
  Clock Net Delay (Source):      0.832ns (routing 0.282ns, distribution 0.550ns)
  Clock Net Delay (Destination): 0.942ns (routing 0.315ns, distribution 0.627ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.808     0.808 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.808    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.808 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.899    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.916 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.832     1.748    vout_clk_OBUF_BUFG
    SLICE_X11Y90         FDRE                                         r  vin_data_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.787 r  vin_data_d1_reg[0]/Q
                         net (fo=1, routed)           0.064     1.851    vin_data_d1[0]
    SLICE_X11Y90         FDRE                                         r  vin_data_d2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.051     1.051 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.051    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.051 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.164    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.183 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.942     2.125    vout_clk_OBUF_BUFG
    SLICE_X11Y90         FDRE                                         r  vin_data_d2_reg[0]/C
                         clock pessimism             -0.372     1.754    
    SLICE_X11Y90         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.800    vin_data_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vin_data_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin_clk rise@0.000ns - vin_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Net Delay (Source):      0.850ns (routing 0.282ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.315ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.808     0.808 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.808    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.808 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.899    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.916 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.850     1.766    vout_clk_OBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  vin_data_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.805 r  vin_data_d1_reg[7]/Q
                         net (fo=1, routed)           0.075     1.880    vin_data_d1[7]
    SLICE_X11Y30         FDRE                                         r  vin_data_d2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.051     1.051 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.051    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.051 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.164    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.183 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.964     2.147    vout_clk_OBUF_BUFG
    SLICE_X11Y30         FDRE                                         r  vin_data_d2_reg[7]/C
                         clock pessimism             -0.376     1.772    
    SLICE_X11Y30         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.819    vin_data_d2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vin_data_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin_clk rise@0.000ns - vin_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.129ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.373ns
  Clock Net Delay (Source):      0.835ns (routing 0.282ns, distribution 0.553ns)
  Clock Net Delay (Destination): 0.946ns (routing 0.315ns, distribution 0.631ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.808     0.808 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.808    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.808 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.899    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.916 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.835     1.751    vout_clk_OBUF_BUFG
    SLICE_X11Y90         FDRE                                         r  vin_data_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.790 r  vin_data_d1_reg[2]/Q
                         net (fo=1, routed)           0.075     1.865    vin_data_d1[2]
    SLICE_X11Y90         FDRE                                         r  vin_data_d2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.051     1.051 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.051    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.051 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.164    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.183 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.946     2.129    vout_clk_OBUF_BUFG
    SLICE_X11Y90         FDRE                                         r  vin_data_d2_reg[2]/C
                         clock pessimism             -0.373     1.757    
    SLICE_X11Y90         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.804    vin_data_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 vin_data_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin_clk rise@0.000ns - vin_clk rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Net Delay (Source):      0.849ns (routing 0.282ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.315ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.808     0.808 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.808    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.808 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.899    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.916 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.849     1.765    vout_clk_OBUF_BUFG
    SLICE_X11Y61         FDRE                                         r  vin_data_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.804 r  vin_data_d1_reg[9]/Q
                         net (fo=1, routed)           0.075     1.879    vin_data_d1[9]
    SLICE_X11Y61         FDRE                                         r  vin_data_d2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.051     1.051 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.051    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.051 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.164    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.183 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.962     2.145    vout_clk_OBUF_BUFG
    SLICE_X11Y61         FDRE                                         r  vin_data_d2_reg[9]/C
                         clock pessimism             -0.375     1.771    
    SLICE_X11Y61         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     1.818    vin_data_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 vin_data_d1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin_clk rise@0.000ns - vin_clk rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.039ns (33.621%)  route 0.077ns (66.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.374ns
  Clock Net Delay (Source):      0.846ns (routing 0.282ns, distribution 0.564ns)
  Clock Net Delay (Destination): 0.958ns (routing 0.315ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.808     0.808 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.808    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.808 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.899    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.916 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.846     1.762    vout_clk_OBUF_BUFG
    SLICE_X11Y61         FDRE                                         r  vin_data_d1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.801 r  vin_data_d1_reg[10]/Q
                         net (fo=1, routed)           0.077     1.878    vin_data_d1[10]
    SLICE_X11Y61         FDRE                                         r  vin_data_d2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.051     1.051 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.051    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.051 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.164    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.183 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.958     2.141    vout_clk_OBUF_BUFG
    SLICE_X11Y61         FDRE                                         r  vin_data_d2_reg[10]/C
                         clock pessimism             -0.374     1.768    
    SLICE_X11Y61         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.815    vin_data_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 vin_data_d1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vin_data_d2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by vin_clk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             vin_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin_clk rise@0.000ns - vin_clk rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.039ns (33.051%)  route 0.079ns (66.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.765ns
    Clock Pessimism Removal (CPR):    0.375ns
  Clock Net Delay (Source):      0.849ns (routing 0.282ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.962ns (routing 0.315ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.808     0.808 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.808    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.808 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.899    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.916 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.849     1.765    vout_clk_OBUF_BUFG
    SLICE_X11Y61         FDRE                                         r  vin_data_d1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y61         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.804 r  vin_data_d1_reg[11]/Q
                         net (fo=1, routed)           0.079     1.883    vin_data_d1[11]
    SLICE_X11Y61         FDRE                                         r  vin_data_d2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin_clk rise edge)    0.000     0.000 r  
    AB11                                              0.000     0.000 r  vin_clk (IN)
                         net (fo=0)                   0.000     0.000    vin_clk_IBUF_inst/I
    AB11                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.051     1.051 r  vin_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.051    vin_clk_IBUF_inst/OUT
    AB11                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.051 r  vin_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     1.164    vout_clk_OBUF
    BUFGCE_HDIO_X0Y1     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     1.183 r  vout_clk_OBUF_BUFG_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=82, routed)          0.962     2.145    vout_clk_OBUF_BUFG
    SLICE_X11Y61         FDRE                                         r  vin_data_d2_reg[11]/C
                         clock pessimism             -0.375     1.771    
    SLICE_X11Y61         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.818    vin_data_d2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vin_clk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { vin_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     FDRE/C   n/a            8.000         6.734       -1.266     HDIOLOGIC_M_X0Y21  vin_data_d0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            8.000         6.734       -1.266     HDIOLOGIC_M_X0Y14  vin_data_d0_reg[10]/C
Min Period        n/a     FDRE/C   n/a            8.000         6.734       -1.266     HDIOLOGIC_S_X0Y14  vin_data_d0_reg[11]/C
Min Period        n/a     FDRE/C   n/a            8.000         6.734       -1.266     HDIOLOGIC_S_X0Y11  vin_data_d0_reg[12]/C
Min Period        n/a     FDRE/C   n/a            8.000         6.734       -1.266     HDIOLOGIC_M_X0Y11  vin_data_d0_reg[13]/C
Min Period        n/a     FDRE/C   n/a            8.000         6.734       -1.266     HDIOLOGIC_S_X0Y9   vin_data_d0_reg[14]/C
Min Period        n/a     FDRE/C   n/a            8.000         6.734       -1.266     HDIOLOGIC_M_X0Y9   vin_data_d0_reg[15]/C
Min Period        n/a     FDRE/C   n/a            8.000         6.734       -1.266     HDIOLOGIC_S_X0Y22  vin_data_d0_reg[16]/C
Min Period        n/a     FDRE/C   n/a            8.000         6.734       -1.266     HDIOLOGIC_M_X0Y22  vin_data_d0_reg[17]/C
Min Period        n/a     FDRE/C   n/a            8.000         6.734       -1.266     HDIOLOGIC_S_X0Y20  vin_data_d0_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_S_X0Y19  vin_data_d0_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_M_X0Y19  vin_data_d0_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_S_X0Y17  vin_data_d0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_S_X0Y14  vin_data_d0_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_S_X0Y9   vin_data_d0_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_S_X0Y22  vin_data_d0_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_M_X0Y22  vin_data_d0_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_M_X0Y20  vin_data_d0_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_S_X0Y1   vin_data_d0_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_M_X0Y1   vin_data_d0_reg[23]/C
High Pulse Width  Fast    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_M_X0Y14  vin_data_d0_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_S_X0Y14  vin_data_d0_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_S_X0Y9   vin_data_d0_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_M_X0Y9   vin_data_d0_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_S_X0Y22  vin_data_d0_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_M_X0Y22  vin_data_d0_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_S_X0Y20  vin_data_d0_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_M_X0Y20  vin_data_d0_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_M_X0Y19  vin_data_d0_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            4.000         3.367       -0.633     HDIOLOGIC_S_X0Y1   vin_data_d0_reg[22]/C



