
TWI_UNIT_TESTS3.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000002c  00800200  0000152e  000015c2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000152e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000025  0080022c  0080022c  000015ee  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000015ee  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  0000164c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001a0  00000000  00000000  0000168c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003f52  00000000  00000000  0000182c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002243  00000000  00000000  0000577e  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00002902  00000000  00000000  000079c1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000458  00000000  00000000  0000a2c4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00019e65  00000000  00000000  0000a71c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001302  00000000  00000000  00024581  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000168  00000000  00000000  00025883  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0000753a  00000000  00000000  000259eb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	62 c1       	rjmp	.+708    	; 0x2c6 <__ctors_end>
       2:	00 00       	nop
       4:	80 c1       	rjmp	.+768    	; 0x306 <__bad_interrupt>
       6:	00 00       	nop
       8:	7e c1       	rjmp	.+764    	; 0x306 <__bad_interrupt>
       a:	00 00       	nop
       c:	7c c1       	rjmp	.+760    	; 0x306 <__bad_interrupt>
       e:	00 00       	nop
      10:	7a c1       	rjmp	.+756    	; 0x306 <__bad_interrupt>
      12:	00 00       	nop
      14:	78 c1       	rjmp	.+752    	; 0x306 <__bad_interrupt>
      16:	00 00       	nop
      18:	76 c1       	rjmp	.+748    	; 0x306 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	74 c1       	rjmp	.+744    	; 0x306 <__bad_interrupt>
      1e:	00 00       	nop
      20:	72 c1       	rjmp	.+740    	; 0x306 <__bad_interrupt>
      22:	00 00       	nop
      24:	70 c1       	rjmp	.+736    	; 0x306 <__bad_interrupt>
      26:	00 00       	nop
      28:	6e c1       	rjmp	.+732    	; 0x306 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	6c c1       	rjmp	.+728    	; 0x306 <__bad_interrupt>
      2e:	00 00       	nop
      30:	6a c1       	rjmp	.+724    	; 0x306 <__bad_interrupt>
      32:	00 00       	nop
      34:	68 c1       	rjmp	.+720    	; 0x306 <__bad_interrupt>
      36:	00 00       	nop
      38:	66 c1       	rjmp	.+716    	; 0x306 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	64 c1       	rjmp	.+712    	; 0x306 <__bad_interrupt>
      3e:	00 00       	nop
      40:	62 c1       	rjmp	.+708    	; 0x306 <__bad_interrupt>
      42:	00 00       	nop
      44:	60 c1       	rjmp	.+704    	; 0x306 <__bad_interrupt>
      46:	00 00       	nop
      48:	5e c1       	rjmp	.+700    	; 0x306 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	5c c1       	rjmp	.+696    	; 0x306 <__bad_interrupt>
      4e:	00 00       	nop
      50:	5a c1       	rjmp	.+692    	; 0x306 <__bad_interrupt>
      52:	00 00       	nop
      54:	58 c1       	rjmp	.+688    	; 0x306 <__bad_interrupt>
      56:	00 00       	nop
      58:	56 c1       	rjmp	.+684    	; 0x306 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	54 c1       	rjmp	.+680    	; 0x306 <__bad_interrupt>
      5e:	00 00       	nop
      60:	52 c1       	rjmp	.+676    	; 0x306 <__bad_interrupt>
      62:	00 00       	nop
      64:	50 c1       	rjmp	.+672    	; 0x306 <__bad_interrupt>
      66:	00 00       	nop
      68:	4e c1       	rjmp	.+668    	; 0x306 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	4c c1       	rjmp	.+664    	; 0x306 <__bad_interrupt>
      6e:	00 00       	nop
      70:	4a c1       	rjmp	.+660    	; 0x306 <__bad_interrupt>
      72:	00 00       	nop
      74:	48 c1       	rjmp	.+656    	; 0x306 <__bad_interrupt>
      76:	00 00       	nop
      78:	46 c1       	rjmp	.+652    	; 0x306 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	44 c1       	rjmp	.+648    	; 0x306 <__bad_interrupt>
      7e:	00 00       	nop
      80:	42 c1       	rjmp	.+644    	; 0x306 <__bad_interrupt>
      82:	00 00       	nop
      84:	40 c1       	rjmp	.+640    	; 0x306 <__bad_interrupt>
      86:	00 00       	nop
      88:	3e c1       	rjmp	.+636    	; 0x306 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	3c c1       	rjmp	.+632    	; 0x306 <__bad_interrupt>
      8e:	00 00       	nop
      90:	3a c1       	rjmp	.+628    	; 0x306 <__bad_interrupt>
      92:	00 00       	nop
      94:	38 c1       	rjmp	.+624    	; 0x306 <__bad_interrupt>
      96:	00 00       	nop
      98:	36 c1       	rjmp	.+620    	; 0x306 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	13 c2       	rjmp	.+1062   	; 0x4c4 <__vector_39>
      9e:	00 00       	nop
      a0:	32 c1       	rjmp	.+612    	; 0x306 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	30 c1       	rjmp	.+608    	; 0x306 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	2e c1       	rjmp	.+604    	; 0x306 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	2c c1       	rjmp	.+600    	; 0x306 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	2a c1       	rjmp	.+596    	; 0x306 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	28 c1       	rjmp	.+592    	; 0x306 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	26 c1       	rjmp	.+588    	; 0x306 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	24 c1       	rjmp	.+584    	; 0x306 <__bad_interrupt>
      be:	00 00       	nop
      c0:	22 c1       	rjmp	.+580    	; 0x306 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	20 c1       	rjmp	.+576    	; 0x306 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	1e c1       	rjmp	.+572    	; 0x306 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	1c c1       	rjmp	.+568    	; 0x306 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	1a c1       	rjmp	.+564    	; 0x306 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	18 c1       	rjmp	.+560    	; 0x306 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	16 c1       	rjmp	.+556    	; 0x306 <__bad_interrupt>
      da:	00 00       	nop
      dc:	14 c1       	rjmp	.+552    	; 0x306 <__bad_interrupt>
      de:	00 00       	nop
      e0:	12 c1       	rjmp	.+548    	; 0x306 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	10 c1       	rjmp	.+544    	; 0x306 <__bad_interrupt>
      e6:	00 00       	nop
      e8:	0e c1       	rjmp	.+540    	; 0x306 <__bad_interrupt>
      ea:	00 00       	nop
      ec:	0c c1       	rjmp	.+536    	; 0x306 <__bad_interrupt>
      ee:	00 00       	nop
      f0:	0a c1       	rjmp	.+532    	; 0x306 <__bad_interrupt>
      f2:	00 00       	nop
      f4:	08 c1       	rjmp	.+528    	; 0x306 <__bad_interrupt>
      f6:	00 00       	nop
      f8:	06 c1       	rjmp	.+524    	; 0x306 <__bad_interrupt>
      fa:	00 00       	nop
      fc:	04 c1       	rjmp	.+520    	; 0x306 <__bad_interrupt>
      fe:	00 00       	nop
     100:	02 c1       	rjmp	.+516    	; 0x306 <__bad_interrupt>
     102:	00 00       	nop
     104:	00 c1       	rjmp	.+512    	; 0x306 <__bad_interrupt>
     106:	00 00       	nop
     108:	fe c0       	rjmp	.+508    	; 0x306 <__bad_interrupt>
     10a:	00 00       	nop
     10c:	fc c0       	rjmp	.+504    	; 0x306 <__bad_interrupt>
     10e:	00 00       	nop
     110:	fa c0       	rjmp	.+500    	; 0x306 <__bad_interrupt>
     112:	00 00       	nop
     114:	f8 c0       	rjmp	.+496    	; 0x306 <__bad_interrupt>
     116:	00 00       	nop
     118:	f6 c0       	rjmp	.+492    	; 0x306 <__bad_interrupt>
     11a:	00 00       	nop
     11c:	f4 c0       	rjmp	.+488    	; 0x306 <__bad_interrupt>
     11e:	00 00       	nop
     120:	f2 c0       	rjmp	.+484    	; 0x306 <__bad_interrupt>
     122:	00 00       	nop
     124:	f0 c0       	rjmp	.+480    	; 0x306 <__bad_interrupt>
     126:	00 00       	nop
     128:	ee c0       	rjmp	.+476    	; 0x306 <__bad_interrupt>
     12a:	00 00       	nop
     12c:	ec c0       	rjmp	.+472    	; 0x306 <__bad_interrupt>
     12e:	00 00       	nop
     130:	ea c0       	rjmp	.+468    	; 0x306 <__bad_interrupt>
     132:	00 00       	nop
     134:	0c 03       	fmul	r16, r20
     136:	08 04       	cpc	r0, r8
     138:	08 04       	cpc	r0, r8
     13a:	08 04       	cpc	r0, r8
     13c:	08 04       	cpc	r0, r8
     13e:	08 04       	cpc	r0, r8
     140:	08 04       	cpc	r0, r8
     142:	08 04       	cpc	r0, r8
     144:	83 02       	muls	r24, r19
     146:	08 04       	cpc	r0, r8
     148:	08 04       	cpc	r0, r8
     14a:	08 04       	cpc	r0, r8
     14c:	08 04       	cpc	r0, r8
     14e:	08 04       	cpc	r0, r8
     150:	08 04       	cpc	r0, r8
     152:	08 04       	cpc	r0, r8
     154:	83 02       	muls	r24, r19
     156:	08 04       	cpc	r0, r8
     158:	08 04       	cpc	r0, r8
     15a:	08 04       	cpc	r0, r8
     15c:	08 04       	cpc	r0, r8
     15e:	08 04       	cpc	r0, r8
     160:	08 04       	cpc	r0, r8
     162:	08 04       	cpc	r0, r8
     164:	a8 02       	muls	r26, r24
     166:	08 04       	cpc	r0, r8
     168:	08 04       	cpc	r0, r8
     16a:	08 04       	cpc	r0, r8
     16c:	08 04       	cpc	r0, r8
     16e:	08 04       	cpc	r0, r8
     170:	08 04       	cpc	r0, r8
     172:	08 04       	cpc	r0, r8
     174:	0c 03       	fmul	r16, r20
     176:	08 04       	cpc	r0, r8
     178:	08 04       	cpc	r0, r8
     17a:	08 04       	cpc	r0, r8
     17c:	08 04       	cpc	r0, r8
     17e:	08 04       	cpc	r0, r8
     180:	08 04       	cpc	r0, r8
     182:	08 04       	cpc	r0, r8
     184:	a8 02       	muls	r26, r24
     186:	08 04       	cpc	r0, r8
     188:	08 04       	cpc	r0, r8
     18a:	08 04       	cpc	r0, r8
     18c:	08 04       	cpc	r0, r8
     18e:	08 04       	cpc	r0, r8
     190:	08 04       	cpc	r0, r8
     192:	08 04       	cpc	r0, r8
     194:	0c 03       	fmul	r16, r20
     196:	08 04       	cpc	r0, r8
     198:	08 04       	cpc	r0, r8
     19a:	08 04       	cpc	r0, r8
     19c:	08 04       	cpc	r0, r8
     19e:	08 04       	cpc	r0, r8
     1a0:	08 04       	cpc	r0, r8
     1a2:	08 04       	cpc	r0, r8
     1a4:	99 03       	fmulsu	r17, r17
     1a6:	08 04       	cpc	r0, r8
     1a8:	08 04       	cpc	r0, r8
     1aa:	08 04       	cpc	r0, r8
     1ac:	08 04       	cpc	r0, r8
     1ae:	08 04       	cpc	r0, r8
     1b0:	08 04       	cpc	r0, r8
     1b2:	08 04       	cpc	r0, r8
     1b4:	11 03       	mulsu	r17, r17
     1b6:	08 04       	cpc	r0, r8
     1b8:	08 04       	cpc	r0, r8
     1ba:	08 04       	cpc	r0, r8
     1bc:	08 04       	cpc	r0, r8
     1be:	08 04       	cpc	r0, r8
     1c0:	08 04       	cpc	r0, r8
     1c2:	08 04       	cpc	r0, r8
     1c4:	0c 03       	fmul	r16, r20
     1c6:	08 04       	cpc	r0, r8
     1c8:	08 04       	cpc	r0, r8
     1ca:	08 04       	cpc	r0, r8
     1cc:	08 04       	cpc	r0, r8
     1ce:	08 04       	cpc	r0, r8
     1d0:	08 04       	cpc	r0, r8
     1d2:	08 04       	cpc	r0, r8
     1d4:	3a 03       	fmul	r19, r18
     1d6:	08 04       	cpc	r0, r8
     1d8:	08 04       	cpc	r0, r8
     1da:	08 04       	cpc	r0, r8
     1dc:	08 04       	cpc	r0, r8
     1de:	08 04       	cpc	r0, r8
     1e0:	08 04       	cpc	r0, r8
     1e2:	08 04       	cpc	r0, r8
     1e4:	72 03       	mulsu	r23, r18
     1e6:	08 04       	cpc	r0, r8
     1e8:	08 04       	cpc	r0, r8
     1ea:	08 04       	cpc	r0, r8
     1ec:	08 04       	cpc	r0, r8
     1ee:	08 04       	cpc	r0, r8
     1f0:	08 04       	cpc	r0, r8
     1f2:	08 04       	cpc	r0, r8
     1f4:	cd 03       	fmulsu	r20, r21
     1f6:	08 04       	cpc	r0, r8
     1f8:	08 04       	cpc	r0, r8
     1fa:	08 04       	cpc	r0, r8
     1fc:	08 04       	cpc	r0, r8
     1fe:	08 04       	cpc	r0, r8
     200:	08 04       	cpc	r0, r8
     202:	08 04       	cpc	r0, r8
     204:	cd 03       	fmulsu	r20, r21
     206:	08 04       	cpc	r0, r8
     208:	08 04       	cpc	r0, r8
     20a:	08 04       	cpc	r0, r8
     20c:	08 04       	cpc	r0, r8
     20e:	08 04       	cpc	r0, r8
     210:	08 04       	cpc	r0, r8
     212:	08 04       	cpc	r0, r8
     214:	cd 03       	fmulsu	r20, r21
     216:	08 04       	cpc	r0, r8
     218:	08 04       	cpc	r0, r8
     21a:	08 04       	cpc	r0, r8
     21c:	08 04       	cpc	r0, r8
     21e:	08 04       	cpc	r0, r8
     220:	08 04       	cpc	r0, r8
     222:	08 04       	cpc	r0, r8
     224:	cd 03       	fmulsu	r20, r21
     226:	08 04       	cpc	r0, r8
     228:	08 04       	cpc	r0, r8
     22a:	08 04       	cpc	r0, r8
     22c:	08 04       	cpc	r0, r8
     22e:	08 04       	cpc	r0, r8
     230:	08 04       	cpc	r0, r8
     232:	08 04       	cpc	r0, r8
     234:	d7 03       	fmuls	r21, r23
     236:	08 04       	cpc	r0, r8
     238:	08 04       	cpc	r0, r8
     23a:	08 04       	cpc	r0, r8
     23c:	08 04       	cpc	r0, r8
     23e:	08 04       	cpc	r0, r8
     240:	08 04       	cpc	r0, r8
     242:	08 04       	cpc	r0, r8
     244:	fc 03       	fmulsu	r23, r20
     246:	08 04       	cpc	r0, r8
     248:	08 04       	cpc	r0, r8
     24a:	08 04       	cpc	r0, r8
     24c:	08 04       	cpc	r0, r8
     24e:	08 04       	cpc	r0, r8
     250:	08 04       	cpc	r0, r8
     252:	08 04       	cpc	r0, r8
     254:	d7 03       	fmuls	r21, r23
     256:	08 04       	cpc	r0, r8
     258:	08 04       	cpc	r0, r8
     25a:	08 04       	cpc	r0, r8
     25c:	08 04       	cpc	r0, r8
     25e:	08 04       	cpc	r0, r8
     260:	08 04       	cpc	r0, r8
     262:	08 04       	cpc	r0, r8
     264:	fc 03       	fmulsu	r23, r20
     266:	08 04       	cpc	r0, r8
     268:	08 04       	cpc	r0, r8
     26a:	08 04       	cpc	r0, r8
     26c:	08 04       	cpc	r0, r8
     26e:	08 04       	cpc	r0, r8
     270:	08 04       	cpc	r0, r8
     272:	08 04       	cpc	r0, r8
     274:	f0 03       	fmuls	r23, r16
     276:	08 04       	cpc	r0, r8
     278:	08 04       	cpc	r0, r8
     27a:	08 04       	cpc	r0, r8
     27c:	08 04       	cpc	r0, r8
     27e:	08 04       	cpc	r0, r8
     280:	08 04       	cpc	r0, r8
     282:	08 04       	cpc	r0, r8
     284:	a2 03       	fmuls	r18, r18
     286:	08 04       	cpc	r0, r8
     288:	08 04       	cpc	r0, r8
     28a:	08 04       	cpc	r0, r8
     28c:	08 04       	cpc	r0, r8
     28e:	08 04       	cpc	r0, r8
     290:	08 04       	cpc	r0, r8
     292:	08 04       	cpc	r0, r8
     294:	a2 03       	fmuls	r18, r18
     296:	08 04       	cpc	r0, r8
     298:	08 04       	cpc	r0, r8
     29a:	08 04       	cpc	r0, r8
     29c:	08 04       	cpc	r0, r8
     29e:	08 04       	cpc	r0, r8
     2a0:	08 04       	cpc	r0, r8
     2a2:	08 04       	cpc	r0, r8
     2a4:	a6 03       	fmuls	r18, r22
     2a6:	08 04       	cpc	r0, r8
     2a8:	08 04       	cpc	r0, r8
     2aa:	08 04       	cpc	r0, r8
     2ac:	08 04       	cpc	r0, r8
     2ae:	08 04       	cpc	r0, r8
     2b0:	08 04       	cpc	r0, r8
     2b2:	08 04       	cpc	r0, r8
     2b4:	c1 03       	fmuls	r20, r17
     2b6:	08 04       	cpc	r0, r8
     2b8:	08 04       	cpc	r0, r8
     2ba:	08 04       	cpc	r0, r8
     2bc:	08 04       	cpc	r0, r8
     2be:	08 04       	cpc	r0, r8
     2c0:	08 04       	cpc	r0, r8
     2c2:	08 04       	cpc	r0, r8
     2c4:	fc 03       	fmulsu	r23, r20

000002c6 <__ctors_end>:
     2c6:	11 24       	eor	r1, r1
     2c8:	1f be       	out	0x3f, r1	; 63
     2ca:	cf ef       	ldi	r28, 0xFF	; 255
     2cc:	d1 e8       	ldi	r29, 0x81	; 129
     2ce:	de bf       	out	0x3e, r29	; 62
     2d0:	cd bf       	out	0x3d, r28	; 61
     2d2:	00 e0       	ldi	r16, 0x00	; 0
     2d4:	0c bf       	out	0x3c, r16	; 60

000002d6 <__do_copy_data>:
     2d6:	12 e0       	ldi	r17, 0x02	; 2
     2d8:	a0 e0       	ldi	r26, 0x00	; 0
     2da:	b2 e0       	ldi	r27, 0x02	; 2
     2dc:	ee e2       	ldi	r30, 0x2E	; 46
     2de:	f5 e1       	ldi	r31, 0x15	; 21
     2e0:	00 e0       	ldi	r16, 0x00	; 0
     2e2:	0b bf       	out	0x3b, r16	; 59
     2e4:	02 c0       	rjmp	.+4      	; 0x2ea <__do_copy_data+0x14>
     2e6:	07 90       	elpm	r0, Z+
     2e8:	0d 92       	st	X+, r0
     2ea:	ac 32       	cpi	r26, 0x2C	; 44
     2ec:	b1 07       	cpc	r27, r17
     2ee:	d9 f7       	brne	.-10     	; 0x2e6 <__do_copy_data+0x10>

000002f0 <__do_clear_bss>:
     2f0:	22 e0       	ldi	r18, 0x02	; 2
     2f2:	ac e2       	ldi	r26, 0x2C	; 44
     2f4:	b2 e0       	ldi	r27, 0x02	; 2
     2f6:	01 c0       	rjmp	.+2      	; 0x2fa <.do_clear_bss_start>

000002f8 <.do_clear_bss_loop>:
     2f8:	1d 92       	st	X+, r1

000002fa <.do_clear_bss_start>:
     2fa:	a1 35       	cpi	r26, 0x51	; 81
     2fc:	b2 07       	cpc	r27, r18
     2fe:	e1 f7       	brne	.-8      	; 0x2f8 <.do_clear_bss_loop>
     300:	42 d4       	rcall	.+2180   	; 0xb86 <main>
     302:	0c 94 95 0a 	jmp	0x152a	; 0x152a <_exit>

00000306 <__bad_interrupt>:
     306:	7c ce       	rjmp	.-776    	; 0x0 <__vectors>

00000308 <sysclk_init>:

/**
 *  Function to initialize the clock and disable clock for not required modules.
 */
void sysclk_init(void)
{
     308:	cf 93       	push	r28
     30a:	df 93       	push	r29
     30c:	1f 92       	push	r1
     30e:	cd b7       	in	r28, 0x3d	; 61
     310:	de b7       	in	r29, 0x3e	; 62
	/* Turn off all peripheral clocks that can be turned off.
	 * The debugWIRE system of some devices that shares system clock with the SPI module.
	 * Thus the PRSPI bit in the PRR register must not be set when debugging.
	 */
	for (i = 0; i < NUMBER_OF_POWER_REG; i++) {
		*(reg++) = 0xFF;
     312:	8f ef       	ldi	r24, 0xFF	; 255
     314:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <__TEXT_REGION_LENGTH__+0x7c0064>
     318:	80 93 65 00 	sts	0x0065, r24	; 0x800065 <__TEXT_REGION_LENGTH__+0x7c0065>

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     31c:	8f b7       	in	r24, 0x3f	; 63
     31e:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
     320:	f8 94       	cli
	return flags;
     322:	89 81       	ldd	r24, Y+1	; 0x01
static inline void sysclk_set_prescalers(uint8_t psdiv)
{
#if !MEGA_UNSPECIFIED
	irqflags_t flags = cpu_irq_save();

	ASM(
     324:	5f 93       	push	r21
     326:	50 e8       	ldi	r21, 0x80	; 128
     328:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7c0061>
     32c:	50 e0       	ldi	r21, 0x00	; 0
     32e:	50 93 61 00 	sts	0x0061, r21	; 0x800061 <__TEXT_REGION_LENGTH__+0x7c0061>
     332:	5f 91       	pop	r21
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     334:	8f bf       	out	0x3f, r24	; 63
	if ((CONFIG_SYSCLK_PSDIV != SYSCLK_PSDIV_8) ||
			(SYSCLK_PSDIV_8 != CLKPR)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSDIV);
	}
#endif
}
     336:	0f 90       	pop	r0
     338:	df 91       	pop	r29
     33a:	cf 91       	pop	r28
     33c:	08 95       	ret

0000033e <sysclk_enable_module>:
 * \param port ID of the port to which the module is connected (one of
 * the \c power_red_id *definitions).
 * \param id The ID (bitmask) of the peripheral module to be enabled.
 */
void sysclk_enable_module(enum power_red_id port, uint8_t id)
{
     33e:	cf 93       	push	r28
     340:	df 93       	push	r29
     342:	1f 92       	push	r1
     344:	cd b7       	in	r28, 0x3d	; 61
     346:	de b7       	in	r29, 0x3e	; 62

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = SREG;
     348:	9f b7       	in	r25, 0x3f	; 63
     34a:	99 83       	std	Y+1, r25	; 0x01
	cpu_irq_disable();
     34c:	f8 94       	cli
	return flags;
     34e:	99 81       	ldd	r25, Y+1	; 0x01
#if !MEGA_UNSPECIFIED && !MEGA_XX
	uint8_t *reg = (uint8_t *)&(POWER_REG_ADD);
	irqflags_t flags = cpu_irq_save();

	if (port < NUMBER_OF_POWER_REG) {
     350:	82 30       	cpi	r24, 0x02	; 2
     352:	40 f4       	brcc	.+16     	; 0x364 <sysclk_enable_module+0x26>
		*(reg + port)  &= ~id;
     354:	e8 2f       	mov	r30, r24
     356:	f0 e0       	ldi	r31, 0x00	; 0
     358:	ec 59       	subi	r30, 0x9C	; 156
     35a:	ff 4f       	sbci	r31, 0xFF	; 255
     35c:	60 95       	com	r22
     35e:	80 81       	ld	r24, Z
     360:	68 23       	and	r22, r24
     362:	60 83       	st	Z, r22
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();
	SREG = flags;
     364:	9f bf       	out	0x3f, r25	; 63
	}
	cpu_irq_restore(flags);
#endif
}
     366:	0f 90       	pop	r0
     368:	df 91       	pop	r29
     36a:	cf 91       	pop	r28
     36c:	08 95       	ret

0000036e <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
     36e:	cf 93       	push	r28
     370:	df 93       	push	r29
     372:	1f 92       	push	r1
     374:	cd b7       	in	r28, 0x3d	; 61
     376:	de b7       	in	r29, 0x3e	; 62
	char c;
	ptr_get(stdio_base,&c);
     378:	80 91 41 02 	lds	r24, 0x0241	; 0x800241 <stdio_base>
     37c:	90 91 42 02 	lds	r25, 0x0242	; 0x800242 <stdio_base+0x1>
     380:	e0 91 3d 02 	lds	r30, 0x023D	; 0x80023d <ptr_get>
     384:	f0 91 3e 02 	lds	r31, 0x023E	; 0x80023e <ptr_get+0x1>
     388:	be 01       	movw	r22, r28
     38a:	6f 5f       	subi	r22, 0xFF	; 255
     38c:	7f 4f       	sbci	r23, 0xFF	; 255
     38e:	19 95       	eicall
	return c;
     390:	89 81       	ldd	r24, Y+1	; 0x01
}
     392:	08 2e       	mov	r0, r24
     394:	00 0c       	add	r0, r0
     396:	99 0b       	sbc	r25, r25
     398:	0f 90       	pop	r0
     39a:	df 91       	pop	r29
     39c:	cf 91       	pop	r28
     39e:	08 95       	ret

000003a0 <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
     3a0:	68 2f       	mov	r22, r24
	if (ptr_put(stdio_base, c) < 0) {
     3a2:	80 91 41 02 	lds	r24, 0x0241	; 0x800241 <stdio_base>
     3a6:	90 91 42 02 	lds	r25, 0x0242	; 0x800242 <stdio_base+0x1>
     3aa:	e0 91 3f 02 	lds	r30, 0x023F	; 0x80023f <ptr_put>
     3ae:	f0 91 40 02 	lds	r31, 0x0240	; 0x800240 <ptr_put+0x1>
     3b2:	19 95       	eicall
     3b4:	99 23       	and	r25, r25
     3b6:	1c f0       	brlt	.+6      	; 0x3be <_write+0x1e>
		return -1;
	}
	return 1;
     3b8:	81 e0       	ldi	r24, 0x01	; 1
     3ba:	90 e0       	ldi	r25, 0x00	; 0
     3bc:	08 95       	ret
int _write (char c, int *f);

int _write (char c, int *f)
{
	if (ptr_put(stdio_base, c) < 0) {
		return -1;
     3be:	8f ef       	ldi	r24, 0xFF	; 255
     3c0:	9f ef       	ldi	r25, 0xFF	; 255
	}
	return 1;
}
     3c2:	08 95       	ret

000003c4 <board_init>:
		port_pin_flags_t flags)
{
	/* Select direction and initial pin state */
	if (flags & IOPORT_DIR_OUTPUT) {
		if (flags & IOPORT_INIT_HIGH) {
			*((uint8_t *)port + 2) |= pin_mask;
     3c4:	2c 9a       	sbi	0x05, 4	; 5
		} else {
			*((uint8_t *)port + 2) &= ~pin_mask;
		}

		*((uint8_t *)port + 1) |= pin_mask;
     3c6:	24 9a       	sbi	0x04, 4	; 4
	} else {
		*((uint8_t *)port + 1) &= ~pin_mask;
     3c8:	6c 98       	cbi	0x0d, 4	; 13
		if (flags & IOPORT_PULL_UP) {
			*((uint8_t *)port + 2) |= pin_mask;
     3ca:	74 9a       	sbi	0x0e, 4	; 14
     3cc:	08 95       	ret

000003ce <twi_master_bus_reset>:
	slave_transfer.data_count  = 0;

	twi_slave_status_reset();

	return STATUS_OK;
}
     3ce:	81 e0       	ldi	r24, 0x01	; 1
     3d0:	80 93 3b 02 	sts	0x023B, r24	; 0x80023b <master_transfer+0x6>
     3d4:	10 92 2d 02 	sts	0x022D, r1	; 0x80022d <twi_master_busy>
     3d8:	80 e9       	ldi	r24, 0x90	; 144
     3da:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     3de:	08 95       	ret

000003e0 <twi_master_write>:
     3e0:	61 15       	cp	r22, r1
     3e2:	71 05       	cpc	r23, r1
     3e4:	29 f1       	breq	.+74     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
     3e6:	80 91 2d 02 	lds	r24, 0x022D	; 0x80022d <twi_master_busy>
     3ea:	81 11       	cpse	r24, r1
     3ec:	23 c0       	rjmp	.+70     	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
     3ee:	e5 e3       	ldi	r30, 0x35	; 53
     3f0:	f2 e0       	ldi	r31, 0x02	; 2
     3f2:	71 83       	std	Z+1, r23	; 0x01
     3f4:	60 83       	st	Z, r22
     3f6:	13 82       	std	Z+3, r1	; 0x03
     3f8:	12 82       	std	Z+2, r1	; 0x02
     3fa:	15 82       	std	Z+5, r1	; 0x05
     3fc:	14 82       	std	Z+4, r1	; 0x04
     3fe:	81 e0       	ldi	r24, 0x01	; 1
     400:	80 93 2d 02 	sts	0x022D, r24	; 0x80022d <twi_master_busy>
     404:	fb 01       	movw	r30, r22
     406:	84 81       	ldd	r24, Z+4	; 0x04
     408:	95 81       	ldd	r25, Z+5	; 0x05
     40a:	89 2b       	or	r24, r25
     40c:	21 f4       	brne	.+8      	; 0x416 <__LOCK_REGION_LENGTH__+0x16>
     40e:	84 e0       	ldi	r24, 0x04	; 4
     410:	80 93 3b 02 	sts	0x023B, r24	; 0x80023b <master_transfer+0x6>
     414:	03 c0       	rjmp	.+6      	; 0x41c <__LOCK_REGION_LENGTH__+0x1c>
     416:	82 e0       	ldi	r24, 0x02	; 2
     418:	80 93 3b 02 	sts	0x023B, r24	; 0x80023b <master_transfer+0x6>
     41c:	85 ea       	ldi	r24, 0xA5	; 165
     41e:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     422:	80 91 2d 02 	lds	r24, 0x022D	; 0x80022d <twi_master_busy>
     426:	81 11       	cpse	r24, r1
     428:	fc cf       	rjmp	.-8      	; 0x422 <__LOCK_REGION_LENGTH__+0x22>
     42a:	80 91 3c 02 	lds	r24, 0x023C	; 0x80023c <master_transfer+0x7>
     42e:	08 95       	ret
     430:	88 ef       	ldi	r24, 0xF8	; 248
     432:	08 95       	ret
     434:	80 e8       	ldi	r24, 0x80	; 128
     436:	08 95       	ret

00000438 <twi_master_read>:
     438:	61 15       	cp	r22, r1
     43a:	71 05       	cpc	r23, r1
     43c:	51 f1       	breq	.+84     	; 0x492 <twi_master_read+0x5a>
     43e:	fb 01       	movw	r30, r22
     440:	80 85       	ldd	r24, Z+8	; 0x08
     442:	91 85       	ldd	r25, Z+9	; 0x09
     444:	89 2b       	or	r24, r25
     446:	39 f1       	breq	.+78     	; 0x496 <twi_master_read+0x5e>
     448:	80 91 2d 02 	lds	r24, 0x022D	; 0x80022d <twi_master_busy>
     44c:	81 11       	cpse	r24, r1
     44e:	25 c0       	rjmp	.+74     	; 0x49a <twi_master_read+0x62>
     450:	e5 e3       	ldi	r30, 0x35	; 53
     452:	f2 e0       	ldi	r31, 0x02	; 2
     454:	71 83       	std	Z+1, r23	; 0x01
     456:	60 83       	st	Z, r22
     458:	13 82       	std	Z+3, r1	; 0x03
     45a:	12 82       	std	Z+2, r1	; 0x02
     45c:	15 82       	std	Z+5, r1	; 0x05
     45e:	14 82       	std	Z+4, r1	; 0x04
     460:	81 e0       	ldi	r24, 0x01	; 1
     462:	80 93 2d 02 	sts	0x022D, r24	; 0x80022d <twi_master_busy>
     466:	fb 01       	movw	r30, r22
     468:	84 81       	ldd	r24, Z+4	; 0x04
     46a:	95 81       	ldd	r25, Z+5	; 0x05
     46c:	89 2b       	or	r24, r25
     46e:	21 f4       	brne	.+8      	; 0x478 <twi_master_read+0x40>
     470:	85 e0       	ldi	r24, 0x05	; 5
     472:	80 93 3b 02 	sts	0x023B, r24	; 0x80023b <master_transfer+0x6>
     476:	03 c0       	rjmp	.+6      	; 0x47e <twi_master_read+0x46>
     478:	83 e0       	ldi	r24, 0x03	; 3
     47a:	80 93 3b 02 	sts	0x023B, r24	; 0x80023b <master_transfer+0x6>
     47e:	85 ea       	ldi	r24, 0xA5	; 165
     480:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     484:	80 91 2d 02 	lds	r24, 0x022D	; 0x80022d <twi_master_busy>
     488:	81 11       	cpse	r24, r1
     48a:	fc cf       	rjmp	.-8      	; 0x484 <twi_master_read+0x4c>
     48c:	80 91 3c 02 	lds	r24, 0x023C	; 0x80023c <master_transfer+0x7>
     490:	08 95       	ret
     492:	88 ef       	ldi	r24, 0xF8	; 248
     494:	08 95       	ret
     496:	88 ef       	ldi	r24, 0xF8	; 248
     498:	08 95       	ret
     49a:	80 e8       	ldi	r24, 0x80	; 128
     49c:	08 95       	ret

0000049e <twi_master_init>:
     49e:	f8 94       	cli
     4a0:	ec eb       	ldi	r30, 0xBC	; 188
     4a2:	f0 e0       	ldi	r31, 0x00	; 0
     4a4:	10 82       	st	Z, r1
     4a6:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>
     4aa:	db 01       	movw	r26, r22
     4ac:	14 96       	adiw	r26, 0x04	; 4
     4ae:	8c 91       	ld	r24, X
     4b0:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7c00b8>
     4b4:	80 81       	ld	r24, Z
     4b6:	81 60       	ori	r24, 0x01	; 1
     4b8:	80 83       	st	Z, r24
     4ba:	78 94       	sei
     4bc:	10 92 2c 02 	sts	0x022C, r1	; 0x80022c <__data_end>
     4c0:	80 e0       	ldi	r24, 0x00	; 0
     4c2:	08 95       	ret

000004c4 <__vector_39>:

/**
 * \brief TWI interrupt Vector
 */
ISR(TWI_vect)
{
     4c4:	1f 92       	push	r1
     4c6:	0f 92       	push	r0
     4c8:	0f b6       	in	r0, 0x3f	; 63
     4ca:	0f 92       	push	r0
     4cc:	11 24       	eor	r1, r1
     4ce:	0b b6       	in	r0, 0x3b	; 59
     4d0:	0f 92       	push	r0
     4d2:	2f 93       	push	r18
     4d4:	3f 93       	push	r19
     4d6:	4f 93       	push	r20
     4d8:	5f 93       	push	r21
     4da:	6f 93       	push	r22
     4dc:	7f 93       	push	r23
     4de:	8f 93       	push	r24
     4e0:	9f 93       	push	r25
     4e2:	af 93       	push	r26
     4e4:	bf 93       	push	r27
     4e6:	ef 93       	push	r30
     4e8:	ff 93       	push	r31
 * \brief TWI Interrupt Handler
 */
static void twi_interrupt_handler(void)
{
	uint8_t status;
	status = TWI_TWSR_STATUS_MASK;
     4ea:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7c00b9>

	switch (status) {
     4ee:	88 7f       	andi	r24, 0xF8	; 248
     4f0:	90 e0       	ldi	r25, 0x00	; 0
     4f2:	89 3c       	cpi	r24, 0xC9	; 201
     4f4:	91 05       	cpc	r25, r1
     4f6:	08 f0       	brcs	.+2      	; 0x4fa <__vector_39+0x36>
     4f8:	8b c1       	rjmp	.+790    	; 0x810 <__vector_39+0x34c>
     4fa:	fc 01       	movw	r30, r24
     4fc:	88 27       	eor	r24, r24
     4fe:	e6 56       	subi	r30, 0x66	; 102
     500:	ff 4f       	sbci	r31, 0xFF	; 255
     502:	8f 4f       	sbci	r24, 0xFF	; 255
     504:	be c3       	rjmp	.+1916   	; 0xc82 <__tablejump2__>
 */
static void twi_master_start(void)
{
	uint8_t chip_add;

	if ((TWI_WRITE_IADDR_WRITE_DATA == master_transfer.state) || (TWI_WRITE_DATA ==
     506:	80 91 3b 02 	lds	r24, 0x023B	; 0x80023b <master_transfer+0x6>
     50a:	9e ef       	ldi	r25, 0xFE	; 254
     50c:	98 0f       	add	r25, r24
     50e:	93 30       	cpi	r25, 0x03	; 3
     510:	60 f4       	brcc	.+24     	; 0x52a <__vector_39+0x66>
			master_transfer.state) || (TWI_WRITE_IADDR_READ_DATA ==
			master_transfer.state)) {
		chip_add = TWI_WRITE_ENABLE(master_transfer.pkg->chip);
     512:	e0 91 35 02 	lds	r30, 0x0235	; 0x800235 <master_transfer>
     516:	f0 91 36 02 	lds	r31, 0x0236	; 0x800236 <master_transfer+0x1>
     51a:	80 81       	ld	r24, Z
     51c:	8e 7f       	andi	r24, 0xFE	; 254
 * \brief writes the data
 * \param data - an byte for sending.
 */
static inline void twi_write_byte(uint8_t data)
{
	TWDR =  data;
     51e:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE);
     522:	85 e8       	ldi	r24, 0x85	; 133
     524:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     528:	8b c1       	rjmp	.+790    	; 0x840 <__vector_39+0x37c>
		twi_write_byte(chip_add);
	} else if (TWI_READ_DATA == master_transfer.state) {
     52a:	85 30       	cpi	r24, 0x05	; 5
     52c:	61 f4       	brne	.+24     	; 0x546 <__vector_39+0x82>
		chip_add = TWI_READ_ENABLE(master_transfer.pkg->chip);
     52e:	e0 91 35 02 	lds	r30, 0x0235	; 0x800235 <master_transfer>
     532:	f0 91 36 02 	lds	r31, 0x0236	; 0x800236 <master_transfer+0x1>
     536:	80 81       	ld	r24, Z
     538:	81 60       	ori	r24, 0x01	; 1
 * \brief writes the data
 * \param data - an byte for sending.
 */
static inline void twi_write_byte(uint8_t data)
{
	TWDR =  data;
     53a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE);
     53e:	85 e8       	ldi	r24, 0x85	; 133
     540:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
		twi_write_byte(chip_add);
	} else { /* abnormal */
		twi_master_bus_reset();
     544:	7d c1       	rjmp	.+762    	; 0x840 <__vector_39+0x37c>
     546:	43 df       	rcall	.-378    	; 0x3ce <twi_master_bus_reset>
		master_transfer.status = ERR_PROTOCOL;
     548:	8b ef       	ldi	r24, 0xFB	; 251
     54a:	80 93 3c 02 	sts	0x023C, r24	; 0x80023c <master_transfer+0x7>
     54e:	78 c1       	rjmp	.+752    	; 0x840 <__vector_39+0x37c>
 * \param result - contains result of previous operation.
 */

static void twi_master_write_done(void)
{
	if (TWI_WRITE_DATA == master_transfer.state) {
     550:	80 91 3b 02 	lds	r24, 0x023B	; 0x80023b <master_transfer+0x6>
     554:	84 30       	cpi	r24, 0x04	; 4
     556:	51 f5       	brne	.+84     	; 0x5ac <__vector_39+0xe8>
 *
 * \param none.
 */
static void twi_master_data_write(void)
{
	if (master_transfer.data_count < master_transfer.pkg->length) {
     558:	e5 e3       	ldi	r30, 0x35	; 53
     55a:	f2 e0       	ldi	r31, 0x02	; 2
     55c:	84 81       	ldd	r24, Z+4	; 0x04
     55e:	95 81       	ldd	r25, Z+5	; 0x05
     560:	01 90       	ld	r0, Z+
     562:	f0 81       	ld	r31, Z
     564:	e0 2d       	mov	r30, r0
     566:	20 85       	ldd	r18, Z+8	; 0x08
     568:	31 85       	ldd	r19, Z+9	; 0x09
     56a:	82 17       	cp	r24, r18
     56c:	93 07       	cpc	r25, r19
     56e:	98 f4       	brcc	.+38     	; 0x596 <__vector_39+0xd2>
		twi_write_byte(master_transfer.pkg->buffer[master_transfer.data_count++]);
     570:	26 81       	ldd	r18, Z+6	; 0x06
     572:	37 81       	ldd	r19, Z+7	; 0x07
     574:	ac 01       	movw	r20, r24
     576:	4f 5f       	subi	r20, 0xFF	; 255
     578:	5f 4f       	sbci	r21, 0xFF	; 255
     57a:	50 93 3a 02 	sts	0x023A, r21	; 0x80023a <master_transfer+0x5>
     57e:	40 93 39 02 	sts	0x0239, r20	; 0x800239 <master_transfer+0x4>
     582:	f9 01       	movw	r30, r18
     584:	e8 0f       	add	r30, r24
     586:	f9 1f       	adc	r31, r25
     588:	80 81       	ld	r24, Z
 * \brief writes the data
 * \param data - an byte for sending.
 */
static inline void twi_write_byte(uint8_t data)
{
	TWDR =  data;
     58a:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE);
     58e:	85 e8       	ldi	r24, 0x85	; 133
     590:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     594:	55 c1       	rjmp	.+682    	; 0x840 <__vector_39+0x37c>
/**
 * \brief Directs TWI to send stop condition.
 */
static inline void twi_send_stop(void)
{
	TWCR = ((1 << TWSTO) | (1 << TWINT) | (1 << TWEN));
     596:	84 e9       	ldi	r24, 0x94	; 148
     598:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
	} else {
		twi_send_stop();
		master_transfer.state = TWI_IDLE;
     59c:	e5 e3       	ldi	r30, 0x35	; 53
     59e:	f2 e0       	ldi	r31, 0x02	; 2
     5a0:	81 e0       	ldi	r24, 0x01	; 1
     5a2:	86 83       	std	Z+6, r24	; 0x06
		master_transfer.status = STATUS_OK;
     5a4:	17 82       	std	Z+7, r1	; 0x07
		twi_master_busy = false;
     5a6:	10 92 2d 02 	sts	0x022D, r1	; 0x80022d <twi_master_busy>
     5aa:	4a c1       	rjmp	.+660    	; 0x840 <__vector_39+0x37c>

static void twi_master_write_done(void)
{
	if (TWI_WRITE_DATA == master_transfer.state) {
		twi_master_data_write();
	} else if ((TWI_WRITE_IADDR_WRITE_DATA == master_transfer.state) ||
     5ac:	9e ef       	ldi	r25, 0xFE	; 254
     5ae:	98 0f       	add	r25, r24
     5b0:	92 30       	cpi	r25, 0x02	; 2
     5b2:	38 f5       	brcc	.+78     	; 0x602 <__vector_39+0x13e>
 */
static void twi_master_internal_addr_write(void)
{
	uint8_t data;

	data = master_transfer.pkg->addr[master_transfer.addr_count];
     5b4:	e5 e3       	ldi	r30, 0x35	; 53
     5b6:	f2 e0       	ldi	r31, 0x02	; 2
     5b8:	82 81       	ldd	r24, Z+2	; 0x02
     5ba:	93 81       	ldd	r25, Z+3	; 0x03
     5bc:	a0 81       	ld	r26, Z
     5be:	b1 81       	ldd	r27, Z+1	; 0x01
     5c0:	a8 0f       	add	r26, r24
     5c2:	b9 1f       	adc	r27, r25
     5c4:	11 96       	adiw	r26, 0x01	; 1
     5c6:	2c 91       	ld	r18, X
	master_transfer.addr_count++;
     5c8:	01 96       	adiw	r24, 0x01	; 1
     5ca:	93 83       	std	Z+3, r25	; 0x03
     5cc:	82 83       	std	Z+2, r24	; 0x02
 * \brief writes the data
 * \param data - an byte for sending.
 */
static inline void twi_write_byte(uint8_t data)
{
	TWDR =  data;
     5ce:	20 93 bb 00 	sts	0x00BB, r18	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE);
     5d2:	25 e8       	ldi	r18, 0x85	; 133
     5d4:	20 93 bc 00 	sts	0x00BC, r18	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
	twi_write_byte(data);

	if (master_transfer.pkg->addr_length == master_transfer.addr_count) {
     5d8:	01 90       	ld	r0, Z+
     5da:	f0 81       	ld	r31, Z
     5dc:	e0 2d       	mov	r30, r0
     5de:	24 81       	ldd	r18, Z+4	; 0x04
     5e0:	35 81       	ldd	r19, Z+5	; 0x05
     5e2:	28 17       	cp	r18, r24
     5e4:	39 07       	cpc	r19, r25
     5e6:	09 f0       	breq	.+2      	; 0x5ea <__vector_39+0x126>
     5e8:	2b c1       	rjmp	.+598    	; 0x840 <__vector_39+0x37c>
		if (TWI_WRITE_IADDR_WRITE_DATA == master_transfer.state) {
     5ea:	80 91 3b 02 	lds	r24, 0x023B	; 0x80023b <master_transfer+0x6>
     5ee:	82 30       	cpi	r24, 0x02	; 2
     5f0:	21 f4       	brne	.+8      	; 0x5fa <__vector_39+0x136>
			master_transfer.state = TWI_WRITE_DATA;
     5f2:	84 e0       	ldi	r24, 0x04	; 4
     5f4:	80 93 3b 02 	sts	0x023B, r24	; 0x80023b <master_transfer+0x6>
     5f8:	23 c1       	rjmp	.+582    	; 0x840 <__vector_39+0x37c>
		} else {
			master_transfer.state = TWI_READ_DATA;
     5fa:	85 e0       	ldi	r24, 0x05	; 5
     5fc:	80 93 3b 02 	sts	0x023B, r24	; 0x80023b <master_transfer+0x6>
     600:	1f c1       	rjmp	.+574    	; 0x840 <__vector_39+0x37c>
	if (TWI_WRITE_DATA == master_transfer.state) {
		twi_master_data_write();
	} else if ((TWI_WRITE_IADDR_WRITE_DATA == master_transfer.state) ||
			(TWI_WRITE_IADDR_READ_DATA == master_transfer.state)) {
		twi_master_internal_addr_write();
	} else if (TWI_READ_DATA == master_transfer.state) {
     602:	85 30       	cpi	r24, 0x05	; 5
     604:	21 f4       	brne	.+8      	; 0x60e <__vector_39+0x14a>
/**
 * \brief Directs the TWI to send start condition.
 */
static inline void twi_send_start(void)
{
	TWCR = ((1 << TWSTA) | (1 << TWINT) | (1 << TWEN) | (1 << TWIE));
     606:	85 ea       	ldi	r24, 0xA5	; 165
     608:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
		twi_send_start();
	} else { /* abnormal */
		twi_master_bus_reset();
     60c:	19 c1       	rjmp	.+562    	; 0x840 <__vector_39+0x37c>
     60e:	df de       	rcall	.-578    	; 0x3ce <twi_master_bus_reset>
		master_transfer.status = ERR_PROTOCOL;
     610:	8b ef       	ldi	r24, 0xFB	; 251
     612:	80 93 3c 02 	sts	0x023C, r24	; 0x80023c <master_transfer+0x7>
	                                        *been received.*/
	case TWS_MT_DATA_NACK:  /*Data byte has been transmitted; NOT ACK
	                                        *has been received.*/
	case TWS_MR_SLA_NACK:  /*SLA+R has been transmitted; NOT ACK has
	                                       *been received.*/
		twi_master_bus_reset();
     616:	14 c1       	rjmp	.+552    	; 0x840 <__vector_39+0x37c>
     618:	da de       	rcall	.-588    	; 0x3ce <twi_master_bus_reset>
		master_transfer.status = ERR_IO_ERROR;
     61a:	8f ef       	ldi	r24, 0xFF	; 255
     61c:	80 93 3c 02 	sts	0x023C, r24	; 0x80023c <master_transfer+0x7>
     620:	0f c1       	rjmp	.+542    	; 0x840 <__vector_39+0x37c>
 *
 * \param none.
 */
static void twi_master_addr_ack(void)
{
	if (TWI_READ_DATA == master_transfer.state) {
     622:	80 91 3b 02 	lds	r24, 0x023B	; 0x80023b <master_transfer+0x6>
     626:	85 30       	cpi	r24, 0x05	; 5
     628:	01 f5       	brne	.+64     	; 0x66a <__vector_39+0x1a6>
		if (master_transfer.data_count == (master_transfer.pkg->length - 1)) {
     62a:	e5 e3       	ldi	r30, 0x35	; 53
     62c:	f2 e0       	ldi	r31, 0x02	; 2
     62e:	a0 81       	ld	r26, Z
     630:	b1 81       	ldd	r27, Z+1	; 0x01
     632:	18 96       	adiw	r26, 0x08	; 8
     634:	8d 91       	ld	r24, X+
     636:	9c 91       	ld	r25, X
     638:	19 97       	sbiw	r26, 0x09	; 9
     63a:	01 97       	sbiw	r24, 0x01	; 1
     63c:	24 81       	ldd	r18, Z+4	; 0x04
     63e:	35 81       	ldd	r19, Z+5	; 0x05
     640:	28 17       	cp	r18, r24
     642:	39 07       	cpc	r19, r25
     644:	49 f4       	brne	.+18     	; 0x658 <__vector_39+0x194>
static inline void twi_send_ack(bool ack)
{
	if (ack) {
		TWCR |= (1 << TWEA);
	} else {
		TWCR &= ~(1 << TWEA);
     646:	ec eb       	ldi	r30, 0xBC	; 188
     648:	f0 e0       	ldi	r31, 0x00	; 0
     64a:	80 81       	ld	r24, Z
     64c:	8f 7b       	andi	r24, 0xBF	; 191
     64e:	80 83       	st	Z, r24
	}

	TWCR |= ((1 << TWINT) | (1 << TWIE) | (1 << TWEN)); /* Trigger the TWI */
     650:	80 81       	ld	r24, Z
     652:	85 68       	ori	r24, 0x85	; 133
     654:	80 83       	st	Z, r24
     656:	f4 c0       	rjmp	.+488    	; 0x840 <__vector_39+0x37c>
 * \brief Enables the ACK/NACK to send for the received data
 */
static inline void twi_send_ack(bool ack)
{
	if (ack) {
		TWCR |= (1 << TWEA);
     658:	ec eb       	ldi	r30, 0xBC	; 188
     65a:	f0 e0       	ldi	r31, 0x00	; 0
     65c:	80 81       	ld	r24, Z
     65e:	80 64       	ori	r24, 0x40	; 64
     660:	80 83       	st	Z, r24
	} else {
		TWCR &= ~(1 << TWEA);
	}

	TWCR |= ((1 << TWINT) | (1 << TWIE) | (1 << TWEN)); /* Trigger the TWI */
     662:	80 81       	ld	r24, Z
     664:	85 68       	ori	r24, 0x85	; 133
     666:	80 83       	st	Z, r24
			twi_send_ack(false); /* send nack */
		} else {
			twi_send_ack(true); /* send ack */
		}
	} else { /* abnormal */
		twi_master_bus_reset();
     668:	eb c0       	rjmp	.+470    	; 0x840 <__vector_39+0x37c>
     66a:	b1 de       	rcall	.-670    	; 0x3ce <twi_master_bus_reset>
		master_transfer.status = ERR_PROTOCOL;
     66c:	8b ef       	ldi	r24, 0xFB	; 251
     66e:	80 93 3c 02 	sts	0x023C, r24	; 0x80023c <master_transfer+0x7>
     672:	e6 c0       	rjmp	.+460    	; 0x840 <__vector_39+0x37c>
 * \param none.
 * \return byte that was read from the TWI.
 */
static inline uint8_t twi_read_byte(void)
{
	return TWDR;
     674:	20 91 bb 00 	lds	r18, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
 *
 * \param data - contains byte that was read.
 */
static void twi_master_read_done(uint8_t data)
{
	if (TWI_READ_DATA == master_transfer.state) {
     678:	80 91 3b 02 	lds	r24, 0x023B	; 0x80023b <master_transfer+0x6>
     67c:	85 30       	cpi	r24, 0x05	; 5
     67e:	69 f5       	brne	.+90     	; 0x6da <__vector_39+0x216>
		master_transfer.pkg->buffer[master_transfer.data_count++] = data;
     680:	e5 e3       	ldi	r30, 0x35	; 53
     682:	f2 e0       	ldi	r31, 0x02	; 2
     684:	a0 81       	ld	r26, Z
     686:	b1 81       	ldd	r27, Z+1	; 0x01
     688:	16 96       	adiw	r26, 0x06	; 6
     68a:	6d 91       	ld	r22, X+
     68c:	7c 91       	ld	r23, X
     68e:	17 97       	sbiw	r26, 0x07	; 7
     690:	84 81       	ldd	r24, Z+4	; 0x04
     692:	95 81       	ldd	r25, Z+5	; 0x05
     694:	ac 01       	movw	r20, r24
     696:	4f 5f       	subi	r20, 0xFF	; 255
     698:	5f 4f       	sbci	r21, 0xFF	; 255
     69a:	55 83       	std	Z+5, r21	; 0x05
     69c:	44 83       	std	Z+4, r20	; 0x04
     69e:	fb 01       	movw	r30, r22
     6a0:	e8 0f       	add	r30, r24
     6a2:	f9 1f       	adc	r31, r25
     6a4:	20 83       	st	Z, r18
		if (master_transfer.data_count < (master_transfer.pkg->length - 1)) {
     6a6:	18 96       	adiw	r26, 0x08	; 8
     6a8:	8d 91       	ld	r24, X+
     6aa:	9c 91       	ld	r25, X
     6ac:	19 97       	sbiw	r26, 0x09	; 9
     6ae:	01 97       	sbiw	r24, 0x01	; 1
     6b0:	48 17       	cp	r20, r24
     6b2:	59 07       	cpc	r21, r25
     6b4:	48 f4       	brcc	.+18     	; 0x6c8 <__vector_39+0x204>
 * \brief Enables the ACK/NACK to send for the received data
 */
static inline void twi_send_ack(bool ack)
{
	if (ack) {
		TWCR |= (1 << TWEA);
     6b6:	ec eb       	ldi	r30, 0xBC	; 188
     6b8:	f0 e0       	ldi	r31, 0x00	; 0
     6ba:	80 81       	ld	r24, Z
     6bc:	80 64       	ori	r24, 0x40	; 64
     6be:	80 83       	st	Z, r24
	} else {
		TWCR &= ~(1 << TWEA);
	}

	TWCR |= ((1 << TWINT) | (1 << TWIE) | (1 << TWEN)); /* Trigger the TWI */
     6c0:	80 81       	ld	r24, Z
     6c2:	85 68       	ori	r24, 0x85	; 133
     6c4:	80 83       	st	Z, r24
     6c6:	bc c0       	rjmp	.+376    	; 0x840 <__vector_39+0x37c>
static inline void twi_send_ack(bool ack)
{
	if (ack) {
		TWCR |= (1 << TWEA);
	} else {
		TWCR &= ~(1 << TWEA);
     6c8:	ec eb       	ldi	r30, 0xBC	; 188
     6ca:	f0 e0       	ldi	r31, 0x00	; 0
     6cc:	80 81       	ld	r24, Z
     6ce:	8f 7b       	andi	r24, 0xBF	; 191
	}

	TWCR |= ((1 << TWINT) | (1 << TWIE) | (1 << TWEN)); /* Trigger the TWI */
     6d0:	80 83       	st	Z, r24
     6d2:	80 81       	ld	r24, Z
     6d4:	85 68       	ori	r24, 0x85	; 133
     6d6:	80 83       	st	Z, r24
			twi_send_ack(true); /* send ACK */
		} else {
			twi_send_ack(false); /* send NACK */
		}
	} else { /* abnormal */
		twi_master_bus_reset();
     6d8:	b3 c0       	rjmp	.+358    	; 0x840 <__vector_39+0x37c>
     6da:	79 de       	rcall	.-782    	; 0x3ce <twi_master_bus_reset>
		master_transfer.status = ERR_PROTOCOL;
     6dc:	8b ef       	ldi	r24, 0xFB	; 251
     6de:	80 93 3c 02 	sts	0x023C, r24	; 0x80023c <master_transfer+0x7>
     6e2:	ae c0       	rjmp	.+348    	; 0x840 <__vector_39+0x37c>
 * \param none.
 * \return byte that was read from the TWI.
 */
static inline uint8_t twi_read_byte(void)
{
	return TWDR;
     6e4:	20 91 bb 00 	lds	r18, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
 *
 * \param data - contains byte that was read.
 */
static void twi_master_read_last_byte(uint8_t data)
{
	if (TWI_READ_DATA == master_transfer.state) {
     6e8:	80 91 3b 02 	lds	r24, 0x023B	; 0x80023b <master_transfer+0x6>
     6ec:	85 30       	cpi	r24, 0x05	; 5
     6ee:	e1 f4       	brne	.+56     	; 0x728 <__vector_39+0x264>
		master_transfer.pkg->buffer[master_transfer.data_count++] = data;
     6f0:	e5 e3       	ldi	r30, 0x35	; 53
     6f2:	f2 e0       	ldi	r31, 0x02	; 2
     6f4:	a0 81       	ld	r26, Z
     6f6:	b1 81       	ldd	r27, Z+1	; 0x01
     6f8:	16 96       	adiw	r26, 0x06	; 6
     6fa:	4d 91       	ld	r20, X+
     6fc:	5c 91       	ld	r21, X
     6fe:	17 97       	sbiw	r26, 0x07	; 7
     700:	84 81       	ldd	r24, Z+4	; 0x04
     702:	95 81       	ldd	r25, Z+5	; 0x05
     704:	bc 01       	movw	r22, r24
     706:	6f 5f       	subi	r22, 0xFF	; 255
     708:	7f 4f       	sbci	r23, 0xFF	; 255
     70a:	75 83       	std	Z+5, r23	; 0x05
     70c:	64 83       	std	Z+4, r22	; 0x04
     70e:	da 01       	movw	r26, r20
     710:	a8 0f       	add	r26, r24
     712:	b9 1f       	adc	r27, r25
     714:	2c 93       	st	X, r18
/**
 * \brief Directs TWI to send stop condition.
 */
static inline void twi_send_stop(void)
{
	TWCR = ((1 << TWSTO) | (1 << TWINT) | (1 << TWEN));
     716:	84 e9       	ldi	r24, 0x94	; 148
     718:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
		twi_send_stop();
		master_transfer.state = TWI_IDLE;
     71c:	81 e0       	ldi	r24, 0x01	; 1
		master_transfer.status = STATUS_OK;
     71e:	86 83       	std	Z+6, r24	; 0x06
		twi_master_busy  = false;
     720:	17 82       	std	Z+7, r1	; 0x07
     722:	10 92 2d 02 	sts	0x022D, r1	; 0x80022d <twi_master_busy>
	} else { /* abnormal */
		twi_master_bus_reset();
     726:	8c c0       	rjmp	.+280    	; 0x840 <__vector_39+0x37c>
     728:	52 de       	rcall	.-860    	; 0x3ce <twi_master_bus_reset>
		master_transfer.status = ERR_PROTOCOL;
     72a:	8b ef       	ldi	r24, 0xFB	; 251
     72c:	80 93 3c 02 	sts	0x023C, r24	; 0x80023c <master_transfer+0x7>
     730:	87 c0       	rjmp	.+270    	; 0x840 <__vector_39+0x37c>
	                       *(Transmitter); Arbitration lost in SLA+R or
	                       *NOT ACK bit (Receiver).*/
	    /* If arbitration lost indicate to application to decide either
		 * switch to Slave mode or wait until the bus is free and transmit
		 * a new START condition */
	    master_transfer.state = TWI_IDLE; 
     732:	e5 e3       	ldi	r30, 0x35	; 53
     734:	f2 e0       	ldi	r31, 0x02	; 2
     736:	81 e0       	ldi	r24, 0x01	; 1
     738:	86 83       	std	Z+6, r24	; 0x06
		master_transfer.status = ERR_BUSY;
     73a:	86 ef       	ldi	r24, 0xF6	; 246
     73c:	87 83       	std	Z+7, r24	; 0x07
		twi_master_busy = false;
     73e:	10 92 2d 02 	sts	0x022D, r1	; 0x80022d <twi_master_busy>
     742:	7e c0       	rjmp	.+252    	; 0x840 <__vector_39+0x37c>
	case TWS_ST_SLA_ACK:        /* Own SLA+R has been received; ACK has been
		                     * returned */
	case TWS_ST_SLA_ACK_M_ARB_LOST:   /* ! Arbitration lost in SLA+R/W as Master;
	                                   *own SLA+R has been received;
	                                   *ACK has been returned */	
		slave_transfer.data_count   = 0; /* Set buffer pointer to first data
     744:	10 92 31 02 	sts	0x0231, r1	; 0x800231 <slave_transfer+0x3>
     748:	10 92 30 02 	sts	0x0230, r1	; 0x800230 <slave_transfer+0x2>
 *
 * \param none.
 */
static void twi_slave_data_write(void)
{
	twi_slave_write_byte(slave_transfer.data_buffer->tx_buffer[slave_transfer.data_count
     74c:	ee e2       	ldi	r30, 0x2E	; 46
     74e:	f2 e0       	ldi	r31, 0x02	; 2
     750:	a0 81       	ld	r26, Z
     752:	b1 81       	ldd	r27, Z+1	; 0x01
     754:	12 96       	adiw	r26, 0x02	; 2
     756:	2d 91       	ld	r18, X+
     758:	3c 91       	ld	r19, X
     75a:	13 97       	sbiw	r26, 0x03	; 3
     75c:	82 81       	ldd	r24, Z+2	; 0x02
     75e:	93 81       	ldd	r25, Z+3	; 0x03
     760:	ac 01       	movw	r20, r24
     762:	4f 5f       	subi	r20, 0xFF	; 255
     764:	5f 4f       	sbci	r21, 0xFF	; 255
     766:	53 83       	std	Z+3, r21	; 0x03
     768:	42 83       	std	Z+2, r20	; 0x02
     76a:	d9 01       	movw	r26, r18
     76c:	a8 0f       	add	r26, r24
     76e:	b9 1f       	adc	r27, r25
     770:	8c 91       	ld	r24, X
 *
 * \param data - contains the data to transmitted ro master.
 */
static inline void twi_slave_write_byte(uint8_t data)
{
	TWDR =  data;
     772:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
 *
 * \param none.
 */
static inline void twi_slave_enable(void)
{
	TWCR = (1 << TWEN) |     /* Enable TWI-interface and release TWI pins */
     776:	85 ec       	ldi	r24, 0xC5	; 197
     778:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
		                            * location */

	case TWS_ST_DATA_ACK:       /* Data byte in TWDR has been transmitted;
		                     * ACK has been received */
		twi_slave_data_write();
		slave_transfer.state = TWI_PROCESS;
     77c:	88 e0       	ldi	r24, 0x08	; 8
     77e:	84 83       	std	Z+4, r24	; 0x04
     780:	5f c0       	rjmp	.+190    	; 0x840 <__vector_39+0x37c>
 *
 * \param none.
 */
static void twi_slave_last_byte_write_done(void)
{
	slave_transfer.state = TWI_IDLE;
     782:	ee e2       	ldi	r30, 0x2E	; 46
     784:	f2 e0       	ldi	r31, 0x02	; 2
     786:	81 e0       	ldi	r24, 0x01	; 1
     788:	84 83       	std	Z+4, r24	; 0x04
	slave_transfer.status = TWI_STATUS_TX_COMPLETE;
     78a:	82 e0       	ldi	r24, 0x02	; 2
     78c:	90 e0       	ldi	r25, 0x00	; 0
     78e:	96 83       	std	Z+6, r25	; 0x06
     790:	85 83       	std	Z+5, r24	; 0x05
 *
 * \param none.
 */
static inline void twi_slave_enable(void)
{
	TWCR = (1 << TWEN) |     /* Enable TWI-interface and release TWI pins */
     792:	85 ec       	ldi	r24, 0xC5	; 197
     794:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     798:	53 c0       	rjmp	.+166    	; 0x840 <__vector_39+0x37c>
	case TWS_SR_SLA_ACK:        /* Own SLA+W has been received ACK has been
		                     * returned */
	case TWS_SR_SLA_ACK_M_ARB_LOST: /* ! Arbitration lost in  SLA+R/W as Master;
	                                 * own SLA+W has been received; 
	                                 * ACK has been returned */	
		slave_transfer.data_count   = 0; /* Set buffer pointer to first data
     79a:	ee e2       	ldi	r30, 0x2E	; 46
     79c:	f2 e0       	ldi	r31, 0x02	; 2
     79e:	13 82       	std	Z+3, r1	; 0x03
     7a0:	12 82       	std	Z+2, r1	; 0x02
 *
 * \param none.
 */
static inline void twi_slave_enable(void)
{
	TWCR = (1 << TWEN) |     /* Enable TWI-interface and release TWI pins */
     7a2:	85 ec       	ldi	r24, 0xC5	; 197
     7a4:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
	                                 * own SLA+W has been received; 
	                                 * ACK has been returned */	
		slave_transfer.data_count   = 0; /* Set buffer pointer to first data
		                            * location */
		twi_slave_enable();
		slave_transfer.state = TWI_PROCESS;
     7a8:	88 e0       	ldi	r24, 0x08	; 8
     7aa:	84 83       	std	Z+4, r24	; 0x04
     7ac:	49 c0       	rjmp	.+146    	; 0x840 <__vector_39+0x37c>
 * \param none.
 * \return byte that was read from the TWI.
 */
static inline uint8_t twi_read_byte(void)
{
	return TWDR;
     7ae:	20 91 bb 00 	lds	r18, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7c00bb>
 * \param data - Contains data read from twi bus to be written to data receive
 *buffer.
 */
static void twi_slave_data_read(uint8_t data)
{
	slave_transfer.data_buffer->rx_buffer[slave_transfer.data_count++] = data;
     7b2:	ee e2       	ldi	r30, 0x2E	; 46
     7b4:	f2 e0       	ldi	r31, 0x02	; 2
     7b6:	a0 81       	ld	r26, Z
     7b8:	b1 81       	ldd	r27, Z+1	; 0x01
     7ba:	4d 91       	ld	r20, X+
     7bc:	5c 91       	ld	r21, X
     7be:	82 81       	ldd	r24, Z+2	; 0x02
     7c0:	93 81       	ldd	r25, Z+3	; 0x03
     7c2:	bc 01       	movw	r22, r24
     7c4:	6f 5f       	subi	r22, 0xFF	; 255
     7c6:	7f 4f       	sbci	r23, 0xFF	; 255
     7c8:	73 83       	std	Z+3, r23	; 0x03
     7ca:	62 83       	std	Z+2, r22	; 0x02
     7cc:	da 01       	movw	r26, r20
     7ce:	a8 0f       	add	r26, r24
     7d0:	b9 1f       	adc	r27, r25
     7d2:	2c 93       	st	X, r18
 *
 * \param none.
 */
static inline void twi_slave_enable(void)
{
	TWCR = (1 << TWEN) |     /* Enable TWI-interface and release TWI pins */
     7d4:	85 ec       	ldi	r24, 0xC5	; 197
     7d6:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
		                     * has been received; ACK has been returned */
	case TWS_SR_GEN_DATA_ACK:   /* Previously addressed with general call;
		                     * data has been received; ACK has been
		                     * returned */
		twi_slave_data_read(twi_read_byte());
		slave_transfer.state = TWI_PROCESS;
     7da:	88 e0       	ldi	r24, 0x08	; 8
     7dc:	84 83       	std	Z+4, r24	; 0x04
     7de:	30 c0       	rjmp	.+96     	; 0x840 <__vector_39+0x37c>

	case TWS_SR_STOP_RESTART:   /* A STOP condition or repeated START
		                     * condition has been received while still
		                     * addressed as Slave */
		/* Enter not addressed mode and listen to address match */
		slave_transfer.state = TWI_IDLE;
     7e0:	ee e2       	ldi	r30, 0x2E	; 46
     7e2:	f2 e0       	ldi	r31, 0x02	; 2
     7e4:	81 e0       	ldi	r24, 0x01	; 1
     7e6:	84 83       	std	Z+4, r24	; 0x04
		slave_transfer.status = TWI_STATUS_RX_COMPLETE;
     7e8:	83 e0       	ldi	r24, 0x03	; 3
     7ea:	90 e0       	ldi	r25, 0x00	; 0
     7ec:	96 83       	std	Z+6, r25	; 0x06
     7ee:	85 83       	std	Z+5, r24	; 0x05
 *
 * \param none.
 */
static inline void twi_slave_enable(void)
{
	TWCR = (1 << TWEN) |     /* Enable TWI-interface and release TWI pins */
     7f0:	85 ec       	ldi	r24, 0xC5	; 197
     7f2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
     7f6:	24 c0       	rjmp	.+72     	; 0x840 <__vector_39+0x37c>
 *
 * \param none.
 */
static void twi_slave_bus_reset(void)
{
	slave_transfer.state = TWI_IDLE;
     7f8:	ee e2       	ldi	r30, 0x2E	; 46
     7fa:	f2 e0       	ldi	r31, 0x02	; 2
     7fc:	81 e0       	ldi	r24, 0x01	; 1
     7fe:	84 83       	std	Z+4, r24	; 0x04
 *
 * \param none.
 */
static inline void twi_reset(void)
{
	TWCR = ((1 << TWSTO) | (1 << TWINT));
     800:	80 e9       	ldi	r24, 0x90	; 144
     802:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
		                     * returned */
	case TWS_ST_DATA_ACK_LAST_BYTE: /* Last data byte in TWDR has been
		                         * transmitted (TWEA = ; ACK has
		                         * been received */
		twi_slave_bus_reset();
		slave_transfer.status = TWI_STATUS_IO_ERROR;
     806:	8f ef       	ldi	r24, 0xFF	; 255
     808:	9f ef       	ldi	r25, 0xFF	; 255
     80a:	96 83       	std	Z+6, r25	; 0x06
     80c:	85 83       	std	Z+5, r24	; 0x05
     80e:	18 c0       	rjmp	.+48     	; 0x840 <__vector_39+0x37c>
		break;

	default:
	    if(twi_mode == MASTER)
     810:	80 91 2c 02 	lds	r24, 0x022C	; 0x80022c <__data_end>
     814:	81 11       	cpse	r24, r1
     816:	09 c0       	rjmp	.+18     	; 0x82a <__vector_39+0x366>
		{
			master_transfer.state = TWI_IDLE;
     818:	e5 e3       	ldi	r30, 0x35	; 53
     81a:	f2 e0       	ldi	r31, 0x02	; 2
     81c:	81 e0       	ldi	r24, 0x01	; 1
     81e:	86 83       	std	Z+6, r24	; 0x06
			master_transfer.status = ERR_PROTOCOL;
     820:	8b ef       	ldi	r24, 0xFB	; 251
     822:	87 83       	std	Z+7, r24	; 0x07
			twi_master_busy = false;
     824:	10 92 2d 02 	sts	0x022D, r1	; 0x80022d <twi_master_busy>
     828:	0b c0       	rjmp	.+22     	; 0x840 <__vector_39+0x37c>
		}
		else
		{
			slave_transfer.status = TWI_STATUS_PROTOCOL_ERROR;  /* Store TWI State as
     82a:	ee e2       	ldi	r30, 0x2E	; 46
     82c:	f2 e0       	ldi	r31, 0x02	; 2
     82e:	8e ef       	ldi	r24, 0xFE	; 254
     830:	9f ef       	ldi	r25, 0xFF	; 255
     832:	96 83       	std	Z+6, r25	; 0x06
     834:	85 83       	std	Z+5, r24	; 0x05
		                            * errormessage, operation also
		                            * clears the Success bit */
		    slave_transfer.state = TWI_IDLE;
     836:	81 e0       	ldi	r24, 0x01	; 1
     838:	84 83       	std	Z+4, r24	; 0x04
 *
 * \param none.
 */
static inline void twi_slave_enable(void)
{
	TWCR = (1 << TWEN) |     /* Enable TWI-interface and release TWI pins */
     83a:	85 ec       	ldi	r24, 0xC5	; 197
     83c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7c00bc>
 * \brief TWI interrupt Vector
 */
ISR(TWI_vect)
{
	twi_interrupt_handler();
}	
     840:	ff 91       	pop	r31
     842:	ef 91       	pop	r30
     844:	bf 91       	pop	r27
     846:	af 91       	pop	r26
     848:	9f 91       	pop	r25
     84a:	8f 91       	pop	r24
     84c:	7f 91       	pop	r23
     84e:	6f 91       	pop	r22
     850:	5f 91       	pop	r21
     852:	4f 91       	pop	r20
     854:	3f 91       	pop	r19
     856:	2f 91       	pop	r18
     858:	0f 90       	pop	r0
     85a:	0b be       	out	0x3b, r0	; 59
     85c:	0f 90       	pop	r0
     85e:	0f be       	out	0x3f, r0	; 63
     860:	0f 90       	pop	r0
     862:	1f 90       	pop	r1
     864:	18 95       	reti

00000866 <usart_putchar>:
	}

	if (baud_offset != USART_BAUD_UNDEFINED) {
		usart->UBRR = baudctrl;
	}
}
     866:	fc 01       	movw	r30, r24
     868:	90 81       	ld	r25, Z
     86a:	95 ff       	sbrs	r25, 5
     86c:	fd cf       	rjmp	.-6      	; 0x868 <usart_putchar+0x2>
     86e:	66 83       	std	Z+6, r22	; 0x06
     870:	80 e0       	ldi	r24, 0x00	; 0
     872:	08 95       	ret

00000874 <usart_getchar>:
     874:	fc 01       	movw	r30, r24
     876:	90 81       	ld	r25, Z
     878:	99 23       	and	r25, r25
     87a:	ec f7       	brge	.-6      	; 0x876 <usart_getchar+0x2>
     87c:	86 81       	ldd	r24, Z+6	; 0x06
     87e:	08 95       	ret

00000880 <usart_set_baudrate>:
 * \retval true if the hardware supports the baud rate
 * \retval false if the hardware does not support the baud rate (i.e. it's
 *               either too high or too low.)
 */
bool usart_set_baudrate(USART_t *usart, uint32_t baud, uint32_t cpu_hz)
{
     880:	4f 92       	push	r4
     882:	5f 92       	push	r5
     884:	6f 92       	push	r6
     886:	7f 92       	push	r7
     888:	8f 92       	push	r8
     88a:	9f 92       	push	r9
     88c:	af 92       	push	r10
     88e:	bf 92       	push	r11
     890:	cf 92       	push	r12
     892:	df 92       	push	r13
     894:	ef 92       	push	r14
     896:	ff 92       	push	r15
     898:	0f 93       	push	r16
     89a:	1f 93       	push	r17
     89c:	cf 93       	push	r28
     89e:	df 93       	push	r29
     8a0:	ec 01       	movw	r28, r24
     8a2:	6a 01       	movw	r12, r20
     8a4:	7b 01       	movw	r14, r22

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
     8a6:	28 01       	movw	r4, r16
     8a8:	39 01       	movw	r6, r18
     8aa:	68 94       	set
     8ac:	12 f8       	bld	r1, 2
     8ae:	76 94       	lsr	r7
     8b0:	67 94       	ror	r6
     8b2:	57 94       	ror	r5
     8b4:	47 94       	ror	r4
     8b6:	16 94       	lsr	r1
     8b8:	d1 f7       	brne	.-12     	; 0x8ae <usart_set_baudrate+0x2e>
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;

	if (usart->UCSRnA & USART_U2X_bm) {
     8ba:	88 81       	ld	r24, Y
     8bc:	81 fd       	sbrc	r24, 1
     8be:	0e c0       	rjmp	.+28     	; 0x8dc <usart_set_baudrate+0x5c>
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;
     8c0:	48 01       	movw	r8, r16
     8c2:	59 01       	movw	r10, r18
     8c4:	07 2e       	mov	r0, r23
     8c6:	73 e1       	ldi	r23, 0x13	; 19
     8c8:	b6 94       	lsr	r11
     8ca:	a7 94       	ror	r10
     8cc:	97 94       	ror	r9
     8ce:	87 94       	ror	r8
     8d0:	7a 95       	dec	r23
     8d2:	d1 f7       	brne	.-12     	; 0x8c8 <usart_set_baudrate+0x48>
     8d4:	70 2d       	mov	r23, r0

	/*
	 * Check if the hardware supports the given baud rate
	 */
	/* 8 =  8 * (0 + 1) = (UBRRn_min + 1) */
	max_rate = cpu_hz / 8;
     8d6:	d3 01       	movw	r26, r6
     8d8:	c2 01       	movw	r24, r4
     8da:	15 c0       	rjmp	.+42     	; 0x906 <usart_set_baudrate+0x86>
	/* 524288 =  8 * (65535 + 1)  =  8 *(UBRRn_max+1) */
	min_rate = cpu_hz / 524288;

	if (usart->UCSRnA & USART_U2X_bm) {
		max_rate /= 2;
     8dc:	d9 01       	movw	r26, r18
     8de:	c8 01       	movw	r24, r16
     8e0:	68 94       	set
     8e2:	13 f8       	bld	r1, 3
     8e4:	b6 95       	lsr	r27
     8e6:	a7 95       	ror	r26
     8e8:	97 95       	ror	r25
     8ea:	87 95       	ror	r24
     8ec:	16 94       	lsr	r1
     8ee:	d1 f7       	brne	.-12     	; 0x8e4 <usart_set_baudrate+0x64>
		min_rate /= 2;
     8f0:	48 01       	movw	r8, r16
     8f2:	59 01       	movw	r10, r18
     8f4:	07 2e       	mov	r0, r23
     8f6:	74 e1       	ldi	r23, 0x14	; 20
     8f8:	b6 94       	lsr	r11
     8fa:	a7 94       	ror	r10
     8fc:	97 94       	ror	r9
     8fe:	87 94       	ror	r8
     900:	7a 95       	dec	r23
     902:	d1 f7       	brne	.-12     	; 0x8f8 <usart_set_baudrate+0x78>
     904:	70 2d       	mov	r23, r0
	}

	if ((baud > max_rate) || (baud < min_rate)) {
     906:	8c 15       	cp	r24, r12
     908:	9d 05       	cpc	r25, r13
     90a:	ae 05       	cpc	r26, r14
     90c:	bf 05       	cpc	r27, r15
     90e:	68 f1       	brcs	.+90     	; 0x96a <usart_set_baudrate+0xea>
     910:	c8 14       	cp	r12, r8
     912:	d9 04       	cpc	r13, r9
     914:	ea 04       	cpc	r14, r10
     916:	fb 04       	cpc	r15, r11
     918:	50 f1       	brcs	.+84     	; 0x96e <usart_set_baudrate+0xee>
		return false;
	}

	/* Check if double speed is enabled. */
	if (usart->UCSRnA & USART_U2X_bm) {
     91a:	88 81       	ld	r24, Y
     91c:	81 ff       	sbrs	r24, 1
     91e:	0f c0       	rjmp	.+30     	; 0x93e <usart_set_baudrate+0xbe>
		baud *= 2;
		ubrr = (uint32_t)(cpu_hz / 8 / baud) - 1;
     920:	a7 01       	movw	r20, r14
     922:	96 01       	movw	r18, r12
     924:	22 0f       	add	r18, r18
     926:	33 1f       	adc	r19, r19
     928:	44 1f       	adc	r20, r20
     92a:	55 1f       	adc	r21, r21
     92c:	c3 01       	movw	r24, r6
     92e:	b2 01       	movw	r22, r4
     930:	86 d1       	rcall	.+780    	; 0xc3e <__udivmodsi4>
     932:	da 01       	movw	r26, r20
     934:	c9 01       	movw	r24, r18
     936:	01 97       	sbiw	r24, 0x01	; 1
     938:	a1 09       	sbc	r26, r1
     93a:	b1 09       	sbc	r27, r1
     93c:	12 c0       	rjmp	.+36     	; 0x962 <usart_set_baudrate+0xe2>
	} else {
		ubrr = (uint32_t)(cpu_hz / 16 / baud) - 1;
     93e:	c9 01       	movw	r24, r18
     940:	b8 01       	movw	r22, r16
     942:	68 94       	set
     944:	13 f8       	bld	r1, 3
     946:	96 95       	lsr	r25
     948:	87 95       	ror	r24
     94a:	77 95       	ror	r23
     94c:	67 95       	ror	r22
     94e:	16 94       	lsr	r1
     950:	d1 f7       	brne	.-12     	; 0x946 <usart_set_baudrate+0xc6>
     952:	a7 01       	movw	r20, r14
     954:	96 01       	movw	r18, r12
     956:	73 d1       	rcall	.+742    	; 0xc3e <__udivmodsi4>
     958:	da 01       	movw	r26, r20
     95a:	c9 01       	movw	r24, r18
     95c:	01 97       	sbiw	r24, 0x01	; 1
     95e:	a1 09       	sbc	r26, r1
     960:	b1 09       	sbc	r27, r1
	}

	usart->UBRR = ubrr;
     962:	9d 83       	std	Y+5, r25	; 0x05
     964:	8c 83       	std	Y+4, r24	; 0x04
	return true;
     966:	81 e0       	ldi	r24, 0x01	; 1
     968:	03 c0       	rjmp	.+6      	; 0x970 <usart_set_baudrate+0xf0>
		max_rate /= 2;
		min_rate /= 2;
	}

	if ((baud > max_rate) || (baud < min_rate)) {
		return false;
     96a:	80 e0       	ldi	r24, 0x00	; 0
     96c:	01 c0       	rjmp	.+2      	; 0x970 <usart_set_baudrate+0xf0>
     96e:	80 e0       	ldi	r24, 0x00	; 0
		ubrr = (uint32_t)(cpu_hz / 16 / baud) - 1;
	}

	usart->UBRR = ubrr;
	return true;
}
     970:	df 91       	pop	r29
     972:	cf 91       	pop	r28
     974:	1f 91       	pop	r17
     976:	0f 91       	pop	r16
     978:	ff 90       	pop	r15
     97a:	ef 90       	pop	r14
     97c:	df 90       	pop	r13
     97e:	cf 90       	pop	r12
     980:	bf 90       	pop	r11
     982:	af 90       	pop	r10
     984:	9f 90       	pop	r9
     986:	8f 90       	pop	r8
     988:	7f 90       	pop	r7
     98a:	6f 90       	pop	r6
     98c:	5f 90       	pop	r5
     98e:	4f 90       	pop	r4
     990:	08 95       	ret

00000992 <usart_init_rs232>:
 *
 * \retval true if the initialization was successful
 * \retval false if the initialization failed (error in baud rate calculation)
 */
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
     992:	0f 93       	push	r16
     994:	1f 93       	push	r17
     996:	cf 93       	push	r28
     998:	df 93       	push	r29
     99a:	ec 01       	movw	r28, r24
     99c:	8b 01       	movw	r16, r22
 * \brief usart Pointer to an USART module.
 */
static inline void usart_enable_module_clock(USART_t *usart)
{
#ifdef USARTA0
	if ((uintptr_t)usart == (uintptr_t)&UCSR0A) {
     99e:	80 3c       	cpi	r24, 0xC0	; 192
     9a0:	91 05       	cpc	r25, r1
     9a2:	21 f4       	brne	.+8      	; 0x9ac <usart_init_rs232+0x1a>
		sysclk_enable_module(POWER_RED_REG0, PRUSART0_bm);
     9a4:	62 e0       	ldi	r22, 0x02	; 2
     9a6:	80 e0       	ldi	r24, 0x00	; 0
     9a8:	ca dc       	rcall	.-1644   	; 0x33e <sysclk_enable_module>
     9aa:	06 c0       	rjmp	.+12     	; 0x9b8 <usart_init_rs232+0x26>
	}
#endif
#ifdef USARTA1
	if ((uintptr_t)usart == (uintptr_t)&UCSR1A) {
     9ac:	88 3c       	cpi	r24, 0xC8	; 200
     9ae:	91 05       	cpc	r25, r1
     9b0:	19 f4       	brne	.+6      	; 0x9b8 <usart_init_rs232+0x26>
		sysclk_enable_module(POWER_RED_REG1, PRUSART1_bm);
     9b2:	61 e0       	ldi	r22, 0x01	; 1
     9b4:	81 e0       	ldi	r24, 0x01	; 1
     9b6:	c3 dc       	rcall	.-1658   	; 0x33e <sysclk_enable_module>
 * - 0x2        : IrDA mode.
 * - 0x3        : Master SPI mode.
 */
static inline void usart_set_mode(USART_t *usart, USART_CMODE_t usartmode)
{
	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_UMSEL01_gm)) | usartmode;
     9b8:	8a 81       	ldd	r24, Y+2	; 0x02
     9ba:	8f 73       	andi	r24, 0x3F	; 63
     9bc:	8a 83       	std	Y+2, r24	; 0x02
bool usart_init_rs232(USART_t *usart, const usart_rs232_options_t *opt)
{
	bool result;
	usart_enable_module_clock(usart);
	usart_set_mode(usart, USART_CMODE_ASYNCHRONOUS_gc);
	usart_format_set(usart, opt->charlength, opt->paritytype,
     9be:	f8 01       	movw	r30, r16
     9c0:	26 81       	ldd	r18, Z+6	; 0x06
     9c2:	35 81       	ldd	r19, Z+5	; 0x05
     9c4:	84 81       	ldd	r24, Z+4	; 0x04
 */
static inline void usart_format_set(USART_t *usart, USART_CHSIZE_t charSize,
		USART_PMODE_t parityMode, bool twoStopBits)
{
	(usart)->UCSRnC
		= ((usart)->UCSRnC &
     9c6:	9a 81       	ldd	r25, Y+2	; 0x02
     9c8:	48 2f       	mov	r20, r24
     9ca:	43 70       	andi	r20, 0x03	; 3
     9cc:	44 0f       	add	r20, r20
     9ce:	99 7f       	andi	r25, 0xF9	; 249
     9d0:	94 2b       	or	r25, r20
     9d2:	9a 83       	std	Y+2, r25	; 0x02
			(~USART_CHSIZE01C_gm)) | ((charSize & 0x03)
			<< USART_CHSIZE01C_gp);
	(usart)->UCSRnB
		= ((usart)->UCSRnB &
     9d4:	99 81       	ldd	r25, Y+1	; 0x01
     9d6:	84 70       	andi	r24, 0x04	; 4
     9d8:	88 0f       	add	r24, r24
     9da:	88 0f       	add	r24, r24
     9dc:	9b 7f       	andi	r25, 0xFB	; 251
     9de:	89 2b       	or	r24, r25
     9e0:	89 83       	std	Y+1, r24	; 0x01
			(~USART_CHSIZE2_bm)) | ((charSize & 0x04)
			<< USART_CHSIZE2_bp);

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_PMODE_gm)) | parityMode;
     9e2:	8a 81       	ldd	r24, Y+2	; 0x02
     9e4:	8f 7c       	andi	r24, 0xCF	; 207
     9e6:	83 2b       	or	r24, r19
     9e8:	8a 83       	std	Y+2, r24	; 0x02

	(usart)->UCSRnC = ((usart)->UCSRnC & (~USART_STOPB_bm)) | (twoStopBits
     9ea:	9a 81       	ldd	r25, Y+2	; 0x02
     9ec:	97 7f       	andi	r25, 0xF7	; 247
     9ee:	82 2f       	mov	r24, r18
     9f0:	88 0f       	add	r24, r24
     9f2:	88 0f       	add	r24, r24
     9f4:	88 0f       	add	r24, r24
     9f6:	89 2b       	or	r24, r25
     9f8:	8a 83       	std	Y+2, r24	; 0x02
			opt->stopbits);
	result = usart_set_baudrate(usart, opt->baudrate,
     9fa:	40 81       	ld	r20, Z
     9fc:	51 81       	ldd	r21, Z+1	; 0x01
     9fe:	62 81       	ldd	r22, Z+2	; 0x02
     a00:	73 81       	ldd	r23, Z+3	; 0x03
     a02:	00 e0       	ldi	r16, 0x00	; 0
     a04:	12 e1       	ldi	r17, 0x12	; 18
     a06:	2a e7       	ldi	r18, 0x7A	; 122
     a08:	30 e0       	ldi	r19, 0x00	; 0
     a0a:	ce 01       	movw	r24, r28
     a0c:	39 df       	rcall	.-398    	; 0x880 <usart_set_baudrate>
 *
 * \param usart Pointer to the USART module.
 */
static inline void usart_tx_enable(USART_t *usart)
{
	(usart)->UCSRnB |= USART_TXEN_bm;
     a0e:	99 81       	ldd	r25, Y+1	; 0x01
     a10:	98 60       	ori	r25, 0x08	; 8
     a12:	99 83       	std	Y+1, r25	; 0x01
 *
 * \param usart Pointer to the USART module
 */
static inline void usart_rx_enable(USART_t *usart)
{
	(usart)->UCSRnB |= USART_RXEN_bm;
     a14:	99 81       	ldd	r25, Y+1	; 0x01
     a16:	90 61       	ori	r25, 0x10	; 16
     a18:	99 83       	std	Y+1, r25	; 0x01
			sysclk_get_source_clock_hz());
	usart_tx_enable(usart);
	usart_rx_enable(usart);
	return result;
}
     a1a:	df 91       	pop	r29
     a1c:	cf 91       	pop	r28
     a1e:	1f 91       	pop	r17
     a20:	0f 91       	pop	r16
     a22:	08 95       	ret

00000a24 <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
     a24:	04 c0       	rjmp	.+8      	; 0xa2e <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
     a26:	61 50       	subi	r22, 0x01	; 1
     a28:	71 09       	sbc	r23, r1
     a2a:	81 09       	sbc	r24, r1
     a2c:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
     a2e:	61 15       	cp	r22, r1
     a30:	71 05       	cpc	r23, r1
     a32:	81 05       	cpc	r24, r1
     a34:	91 05       	cpc	r25, r1
     a36:	b9 f7       	brne	.-18     	; 0xa26 <__portable_avr_delay_cycles+0x2>
     a38:	08 95       	ret

00000a3a <usart_serial_getchar>:
 * \param usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if usart, uint8_t *data)
{
     a3a:	cf 93       	push	r28
     a3c:	df 93       	push	r29
     a3e:	eb 01       	movw	r28, r22
	*data = usart_getchar(usart);
     a40:	19 df       	rcall	.-462    	; 0x874 <usart_getchar>
     a42:	88 83       	st	Y, r24
}
     a44:	df 91       	pop	r29
     a46:	cf 91       	pop	r28
     a48:	08 95       	ret

00000a4a <usart_serial_putchar>:
 *
 * \return Status code
 */
static inline status_code_t usart_serial_putchar(usart_if usart, uint8_t c)
{
	return usart_putchar(usart, c);
     a4a:	0d cf       	rjmp	.-486    	; 0x866 <usart_putchar>
}
     a4c:	08 95       	ret

00000a4e <sensor_conf>:
#define SLAVE_MEM_ADDR_LENGTH   TWI_SLAVE_ONE_BYTE_SIZE
#define DATA_LENGTH  sizeof(conf_data)



void sensor_conf (void){
     a4e:	cf 93       	push	r28
     a50:	df 93       	push	r29
     a52:	cd b7       	in	r28, 0x3d	; 61
     a54:	de b7       	in	r29, 0x3e	; 62
     a56:	2a 97       	sbiw	r28, 0x0a	; 10
     a58:	0f b6       	in	r0, 0x3f	; 63
     a5a:	f8 94       	cli
     a5c:	de bf       	out	0x3e, r29	; 62
     a5e:	0f be       	out	0x3f, r0	; 63
     a60:	cd bf       	out	0x3d, r28	; 61
	/* configures the TWI configuration packet*/
	twi_package_t packet = {
     a62:	fe 01       	movw	r30, r28
     a64:	31 96       	adiw	r30, 0x01	; 1
     a66:	8a e0       	ldi	r24, 0x0A	; 10
     a68:	df 01       	movw	r26, r30
     a6a:	1d 92       	st	X+, r1
     a6c:	8a 95       	dec	r24
     a6e:	e9 f7       	brne	.-6      	; 0xa6a <sensor_conf+0x1c>
     a70:	86 e9       	ldi	r24, 0x96	; 150
     a72:	89 83       	std	Y+1, r24	; 0x01
     a74:	81 e0       	ldi	r24, 0x01	; 1
     a76:	8a 83       	std	Y+2, r24	; 0x02
     a78:	81 e0       	ldi	r24, 0x01	; 1
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	9e 83       	std	Y+6, r25	; 0x06
     a7e:	8d 83       	std	Y+5, r24	; 0x05
     a80:	2a e2       	ldi	r18, 0x2A	; 42
     a82:	32 e0       	ldi	r19, 0x02	; 2
     a84:	38 87       	std	Y+8, r19	; 0x08
     a86:	2f 83       	std	Y+7, r18	; 0x07
     a88:	9a 87       	std	Y+10, r25	; 0x0a
     a8a:	89 87       	std	Y+9, r24	; 0x09
		.chip = TWI_SLAVE_ADDR,
		.buffer = (void *)conf_data,
		.length = DATA_LENGTH
	};
	/* Perform a multi-byte write access */
	while (twi_master_write(TWI_MASTER,&packet) != TWI_SUCCESS) {
     a8c:	be 01       	movw	r22, r28
     a8e:	6f 5f       	subi	r22, 0xFF	; 255
     a90:	7f 4f       	sbci	r23, 0xFF	; 255
     a92:	88 eb       	ldi	r24, 0xB8	; 184
     a94:	90 e0       	ldi	r25, 0x00	; 0
     a96:	a4 dc       	rcall	.-1720   	; 0x3e0 <twi_master_write>
     a98:	81 11       	cpse	r24, r1
     a9a:	f8 cf       	rjmp	.-16     	; 0xa8c <sensor_conf+0x3e>
	}
	/* waits for write completion*/
	delay_ms(5);
     a9c:	6b e0       	ldi	r22, 0x0B	; 11
     a9e:	7a e1       	ldi	r23, 0x1A	; 26
     aa0:	80 e0       	ldi	r24, 0x00	; 0
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	bf df       	rcall	.-130    	; 0xa24 <__portable_avr_delay_cycles>
}
     aa6:	2a 96       	adiw	r28, 0x0a	; 10
     aa8:	0f b6       	in	r0, 0x3f	; 63
     aaa:	f8 94       	cli
     aac:	de bf       	out	0x3e, r29	; 62
     aae:	0f be       	out	0x3f, r0	; 63
     ab0:	cd bf       	out	0x3d, r28	; 61
     ab2:	df 91       	pop	r29
     ab4:	cf 91       	pop	r28
     ab6:	08 95       	ret

00000ab8 <read_temperature>:


// FUNCIN PARA LEER LA TEMPERATURA DEL SENSOR EXTERNO
uint8_t* read_temperature (void){
     ab8:	cf 93       	push	r28
     aba:	df 93       	push	r29
     abc:	cd b7       	in	r28, 0x3d	; 61
     abe:	de b7       	in	r29, 0x3e	; 62
     ac0:	2c 97       	sbiw	r28, 0x0c	; 12
     ac2:	0f b6       	in	r0, 0x3f	; 63
     ac4:	f8 94       	cli
     ac6:	de bf       	out	0x3e, r29	; 62
     ac8:	0f be       	out	0x3f, r0	; 63
     aca:	cd bf       	out	0x3d, r28	; 61
	uint8_t received_data[2] = {0, 0};
     acc:	19 82       	std	Y+1, r1	; 0x01
     ace:	1a 82       	std	Y+2, r1	; 0x02
		
		
	/* configures the TWI read packet*/
	twi_package_t packet_received = {
     ad0:	fe 01       	movw	r30, r28
     ad2:	33 96       	adiw	r30, 0x03	; 3
     ad4:	8a e0       	ldi	r24, 0x0A	; 10
     ad6:	df 01       	movw	r26, r30
     ad8:	1d 92       	st	X+, r1
     ada:	8a 95       	dec	r24
     adc:	e9 f7       	brne	.-6      	; 0xad8 <read_temperature+0x20>
     ade:	86 e9       	ldi	r24, 0x96	; 150
     ae0:	8b 83       	std	Y+3, r24	; 0x03
     ae2:	81 e0       	ldi	r24, 0x01	; 1
     ae4:	90 e0       	ldi	r25, 0x00	; 0
     ae6:	98 87       	std	Y+8, r25	; 0x08
     ae8:	8f 83       	std	Y+7, r24	; 0x07
     aea:	ce 01       	movw	r24, r28
     aec:	01 96       	adiw	r24, 0x01	; 1
     aee:	9a 87       	std	Y+10, r25	; 0x0a
     af0:	89 87       	std	Y+9, r24	; 0x09
     af2:	82 e0       	ldi	r24, 0x02	; 2
     af4:	90 e0       	ldi	r25, 0x00	; 0
     af6:	9c 87       	std	Y+12, r25	; 0x0c
     af8:	8b 87       	std	Y+11, r24	; 0x0b
		.chip = TWI_SLAVE_ADDR,
		.buffer = received_data,
		.length = 2,
	};
	/* Perform a multi-byte read access*/
	while (twi_master_read(TWI_MASTER,&packet_received) != TWI_SUCCESS) {
     afa:	be 01       	movw	r22, r28
     afc:	6d 5f       	subi	r22, 0xFD	; 253
     afe:	7f 4f       	sbci	r23, 0xFF	; 255
     b00:	88 eb       	ldi	r24, 0xB8	; 184
     b02:	90 e0       	ldi	r25, 0x00	; 0
     b04:	99 dc       	rcall	.-1742   	; 0x438 <twi_master_read>
     b06:	81 11       	cpse	r24, r1
     b08:	f8 cf       	rjmp	.-16     	; 0xafa <read_temperature+0x42>
	}
	temp_ctx.readData[0] = received_data[0];
     b0a:	e5 e4       	ldi	r30, 0x45	; 69
     b0c:	f2 e0       	ldi	r31, 0x02	; 2
     b0e:	89 81       	ldd	r24, Y+1	; 0x01
     b10:	80 83       	st	Z, r24
	temp_ctx.readData[1] = received_data[1];
     b12:	8a 81       	ldd	r24, Y+2	; 0x02
     b14:	81 83       	std	Z+1, r24	; 0x01
	
	// SE PUEDE IMPRIMIR POR EL HIPERTERMINAL AQU, PERO LO HAREMOS EN EL MAIN
	return temp_ctx.readData;
}
     b16:	cf 01       	movw	r24, r30
     b18:	2c 96       	adiw	r28, 0x0c	; 12
     b1a:	0f b6       	in	r0, 0x3f	; 63
     b1c:	f8 94       	cli
     b1e:	de bf       	out	0x3e, r29	; 62
     b20:	0f be       	out	0x3f, r0	; 63
     b22:	cd bf       	out	0x3d, r28	; 61
     b24:	df 91       	pop	r29
     b26:	cf 91       	pop	r28
     b28:	08 95       	ret

00000b2a <twi_init>:



void twi_init (void){
     b2a:	0f 93       	push	r16
     b2c:	1f 93       	push	r17
     b2e:	cf 93       	push	r28
     b30:	df 93       	push	r29
     b32:	00 d0       	rcall	.+0      	; 0xb34 <twi_init+0xa>
     b34:	00 d0       	rcall	.+0      	; 0xb36 <twi_init+0xc>
     b36:	cd b7       	in	r28, 0x3d	; 61
     b38:	de b7       	in	r29, 0x3e	; 62
	/* TWI master initialization options. */
	twi_master_options_t m_options = {
     b3a:	8e 01       	movw	r16, r28
     b3c:	0f 5f       	subi	r16, 0xFF	; 255
     b3e:	1f 4f       	sbci	r17, 0xFF	; 255
     b40:	86 e0       	ldi	r24, 0x06	; 6
     b42:	f8 01       	movw	r30, r16
     b44:	11 92       	st	Z+, r1
     b46:	8a 95       	dec	r24
     b48:	e9 f7       	brne	.-6      	; 0xb44 <twi_init+0x1a>
     b4a:	88 e4       	ldi	r24, 0x48	; 72
     b4c:	98 ee       	ldi	r25, 0xE8	; 232
     b4e:	a1 e0       	ldi	r26, 0x01	; 1
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	89 83       	std	Y+1, r24	; 0x01
     b54:	9a 83       	std	Y+2, r25	; 0x02
     b56:	ab 83       	std	Y+3, r26	; 0x03
     b58:	bc 83       	std	Y+4, r27	; 0x04
     b5a:	86 e9       	ldi	r24, 0x96	; 150
     b5c:	8e 83       	std	Y+6, r24	; 0x06
		.speed      = TWI_SPEED,
		.chip  = TWI_SLAVE_ADDR,
	};
	m_options.baud_reg = TWI_CLOCK_RATE(sysclk_get_cpu_hz(), m_options.speed);
     b5e:	88 e1       	ldi	r24, 0x18	; 24
     b60:	8d 83       	std	Y+5, r24	; 0x05
	} else if (module == &TWBR0) {
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
	}
#else
	} else if (module == &TWBR) {
		sysclk_enable_module(POWER_RED_REG0, PRTWI_bm);
     b62:	60 e8       	ldi	r22, 0x80	; 128
     b64:	80 e0       	ldi	r24, 0x00	; 0
     b66:	eb db       	rcall	.-2090   	; 0x33e <sysclk_enable_module>
	/* Enable the peripheral clock for TWI module */
	sysclk_enable_peripheral_clock(TWI_MASTER);
	/* Initialize the TWI master driver. */
	twi_master_init(TWI_MASTER,&m_options);
     b68:	b8 01       	movw	r22, r16
     b6a:	88 eb       	ldi	r24, 0xB8	; 184
     b6c:	90 e0       	ldi	r25, 0x00	; 0
     b6e:	97 dc       	rcall	.-1746   	; 0x49e <twi_master_init>
}
     b70:	26 96       	adiw	r28, 0x06	; 6
     b72:	0f b6       	in	r0, 0x3f	; 63
     b74:	f8 94       	cli
     b76:	de bf       	out	0x3e, r29	; 62
     b78:	0f be       	out	0x3f, r0	; 63
     b7a:	cd bf       	out	0x3d, r28	; 61
     b7c:	df 91       	pop	r29
     b7e:	cf 91       	pop	r28
     b80:	1f 91       	pop	r17
     b82:	0f 91       	pop	r16
     b84:	08 95       	ret

00000b86 <main>:


int main(void){
     b86:	cf 93       	push	r28
     b88:	df 93       	push	r29
     b8a:	cd b7       	in	r28, 0x3d	; 61
     b8c:	de b7       	in	r29, 0x3e	; 62
     b8e:	27 97       	sbiw	r28, 0x07	; 7
     b90:	0f b6       	in	r0, 0x3f	; 63
     b92:	f8 94       	cli
     b94:	de bf       	out	0x3e, r29	; 62
     b96:	0f be       	out	0x3f, r0	; 63
     b98:	cd bf       	out	0x3d, r28	; 61
		.baudrate   = USART_SERIAL_BAUDRATE,
		.charlength = USART_SERIAL_CHAR_LENGTH,
		.paritytype = USART_SERIAL_PARITY,
		.stopbits   = USART_SERIAL_STOP_BIT,
	};
	board_init();
     b9a:	14 dc       	rcall	.-2008   	; 0x3c4 <board_init>
	
	sysclk_init();
     b9c:	b5 db       	rcall	.-2198   	; 0x308 <sysclk_init>
     b9e:	88 ec       	ldi	r24, 0xC8	; 200
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
     ba0:	90 e0       	ldi	r25, 0x00	; 0
     ba2:	90 93 42 02 	sts	0x0242, r25	; 0x800242 <stdio_base+0x1>
     ba6:	80 93 41 02 	sts	0x0241, r24	; 0x800241 <stdio_base>
     baa:	85 e2       	ldi	r24, 0x25	; 37
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
     bac:	95 e0       	ldi	r25, 0x05	; 5
     bae:	90 93 40 02 	sts	0x0240, r25	; 0x800240 <ptr_put+0x1>
     bb2:	80 93 3f 02 	sts	0x023F, r24	; 0x80023f <ptr_put>
     bb6:	8d e1       	ldi	r24, 0x1D	; 29
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
     bb8:	95 e0       	ldi	r25, 0x05	; 5
     bba:	90 93 3e 02 	sts	0x023E, r25	; 0x80023e <ptr_get+0x1>
     bbe:	80 93 3d 02 	sts	0x023D, r24	; 0x80023d <ptr_get>
     bc2:	83 e0       	ldi	r24, 0x03	; 3
static inline bool usart_serial_init(usart_if usart, const
		usart_serial_options_t *options)
{
	/* USART options. */
	usart_rs232_options_t usart_rs232_options;
	usart_rs232_options.charlength   = options->charlength;
     bc4:	8d 83       	std	Y+5, r24	; 0x05
     bc6:	1e 82       	std	Y+6, r1	; 0x06
	usart_rs232_options.paritytype   = options->paritytype;
     bc8:	1f 82       	std	Y+7, r1	; 0x07
	usart_rs232_options.stopbits     = options->stopbits;
     bca:	80 e8       	ldi	r24, 0x80	; 128
	usart_rs232_options.baudrate     = options->baudrate;
     bcc:	95 e2       	ldi	r25, 0x25	; 37
     bce:	a0 e0       	ldi	r26, 0x00	; 0
     bd0:	b0 e0       	ldi	r27, 0x00	; 0
     bd2:	89 83       	std	Y+1, r24	; 0x01
     bd4:	9a 83       	std	Y+2, r25	; 0x02
     bd6:	ab 83       	std	Y+3, r26	; 0x03
     bd8:	bc 83       	std	Y+4, r27	; 0x04
     bda:	be 01       	movw	r22, r28

	if (usart_init_rs232(usart, &usart_rs232_options)) {
     bdc:	6f 5f       	subi	r22, 0xFF	; 255
     bde:	7f 4f       	sbci	r23, 0xFF	; 255
     be0:	88 ec       	ldi	r24, 0xC8	; 200
     be2:	90 e0       	ldi	r25, 0x00	; 0
     be4:	d6 de       	rcall	.-596    	; 0x992 <usart_init_rs232>
     be6:	67 eb       	ldi	r22, 0xB7	; 183
# endif

# if defined(__GNUC__)
#  if (XMEGA || MEGA_RF)
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
     be8:	71 e0       	ldi	r23, 0x01	; 1
     bea:	80 ed       	ldi	r24, 0xD0	; 208
     bec:	91 e0       	ldi	r25, 0x01	; 1
	
	ioport_init();
	
	stdio_serial_init(USART_SERIAL, &usart_serial_options);
	twi_init();
     bee:	51 d0       	rcall	.+162    	; 0xc92 <fdevopen>
     bf0:	9c df       	rcall	.-200    	; 0xb2a <twi_init>
	sensor_conf();
     bf2:	2d df       	rcall	.-422    	; 0xa4e <sensor_conf>
     bf4:	0f 2e       	mov	r0, r31
	
	// LEEMOS LA TEMPERATURA DEL SENSOR EXTERNO
	pData = read_temperature();
	
	// LA IMPRIMIMOS
	printf("\n La temperatura es: %d,%d C \n \r",
     bf6:	f6 e0       	ldi	r31, 0x06	; 6
     bf8:	ef 2e       	mov	r14, r31
     bfa:	f2 e0       	ldi	r31, 0x02	; 2
     bfc:	ff 2e       	mov	r15, r31
     bfe:	f0 2d       	mov	r31, r0
	pData[0],pData[1]);
	
	printf ("\n\r");
     c00:	07 e2       	ldi	r16, 0x27	; 39
     c02:	12 e0       	ldi	r17, 0x02	; 2
	
	
	while(1) {
	
	// LEEMOS LA TEMPERATURA DEL SENSOR EXTERNO
	pData = read_temperature();
     c04:	59 df       	rcall	.-334    	; 0xab8 <read_temperature>
     c06:	90 93 44 02 	sts	0x0244, r25	; 0x800244 <pData+0x1>
     c0a:	80 93 43 02 	sts	0x0243, r24	; 0x800243 <pData>
     c0e:	fc 01       	movw	r30, r24
	
	// LA IMPRIMIMOS
	printf("\n La temperatura es: %d,%d C \n \r",
     c10:	21 81       	ldd	r18, Z+1	; 0x01
     c12:	1f 92       	push	r1
     c14:	2f 93       	push	r18
     c16:	80 81       	ld	r24, Z
     c18:	1f 92       	push	r1
     c1a:	8f 93       	push	r24
     c1c:	ff 92       	push	r15
     c1e:	ef 92       	push	r14
     c20:	be d0       	rcall	.+380    	; 0xd9e <printf>
	pData[0],pData[1]);
	
	printf ("\n\r");
     c22:	1f 93       	push	r17
     c24:	0f 93       	push	r16
     c26:	bb d0       	rcall	.+374    	; 0xd9e <printf>
     c28:	66 e5       	ldi	r22, 0x56	; 86
	
	delay_ms(1000); // Esperamos 1 segundo entre cada impresin
     c2a:	78 e5       	ldi	r23, 0x58	; 88
     c2c:	84 e1       	ldi	r24, 0x14	; 20
     c2e:	90 e0       	ldi	r25, 0x00	; 0
     c30:	f9 de       	rcall	.-526    	; 0xa24 <__portable_avr_delay_cycles>
     c32:	0f b6       	in	r0, 0x3f	; 63
     c34:	f8 94       	cli
     c36:	de bf       	out	0x3e, r29	; 62
     c38:	0f be       	out	0x3f, r0	; 63
     c3a:	cd bf       	out	0x3d, r28	; 61
     c3c:	e3 cf       	rjmp	.-58     	; 0xc04 <main+0x7e>

00000c3e <__udivmodsi4>:
     c3e:	a1 e2       	ldi	r26, 0x21	; 33
     c40:	1a 2e       	mov	r1, r26
     c42:	aa 1b       	sub	r26, r26
     c44:	bb 1b       	sub	r27, r27
     c46:	fd 01       	movw	r30, r26
     c48:	0d c0       	rjmp	.+26     	; 0xc64 <__udivmodsi4_ep>

00000c4a <__udivmodsi4_loop>:
     c4a:	aa 1f       	adc	r26, r26
     c4c:	bb 1f       	adc	r27, r27
     c4e:	ee 1f       	adc	r30, r30
     c50:	ff 1f       	adc	r31, r31
     c52:	a2 17       	cp	r26, r18
     c54:	b3 07       	cpc	r27, r19
     c56:	e4 07       	cpc	r30, r20
     c58:	f5 07       	cpc	r31, r21
     c5a:	20 f0       	brcs	.+8      	; 0xc64 <__udivmodsi4_ep>
     c5c:	a2 1b       	sub	r26, r18
     c5e:	b3 0b       	sbc	r27, r19
     c60:	e4 0b       	sbc	r30, r20
     c62:	f5 0b       	sbc	r31, r21

00000c64 <__udivmodsi4_ep>:
     c64:	66 1f       	adc	r22, r22
     c66:	77 1f       	adc	r23, r23
     c68:	88 1f       	adc	r24, r24
     c6a:	99 1f       	adc	r25, r25
     c6c:	1a 94       	dec	r1
     c6e:	69 f7       	brne	.-38     	; 0xc4a <__udivmodsi4_loop>
     c70:	60 95       	com	r22
     c72:	70 95       	com	r23
     c74:	80 95       	com	r24
     c76:	90 95       	com	r25
     c78:	9b 01       	movw	r18, r22
     c7a:	ac 01       	movw	r20, r24
     c7c:	bd 01       	movw	r22, r26
     c7e:	cf 01       	movw	r24, r30
     c80:	08 95       	ret

00000c82 <__tablejump2__>:
     c82:	ee 0f       	add	r30, r30
     c84:	ff 1f       	adc	r31, r31
     c86:	88 1f       	adc	r24, r24
     c88:	8b bf       	out	0x3b, r24	; 59
     c8a:	07 90       	elpm	r0, Z+
     c8c:	f6 91       	elpm	r31, Z
     c8e:	e0 2d       	mov	r30, r0
     c90:	19 94       	eijmp

00000c92 <fdevopen>:
     c92:	0f 93       	push	r16
     c94:	1f 93       	push	r17
     c96:	cf 93       	push	r28
     c98:	df 93       	push	r29
     c9a:	00 97       	sbiw	r24, 0x00	; 0
     c9c:	31 f4       	brne	.+12     	; 0xcaa <fdevopen+0x18>
     c9e:	61 15       	cp	r22, r1
     ca0:	71 05       	cpc	r23, r1
     ca2:	19 f4       	brne	.+6      	; 0xcaa <fdevopen+0x18>
     ca4:	80 e0       	ldi	r24, 0x00	; 0
     ca6:	90 e0       	ldi	r25, 0x00	; 0
     ca8:	39 c0       	rjmp	.+114    	; 0xd1c <fdevopen+0x8a>
     caa:	8b 01       	movw	r16, r22
     cac:	ec 01       	movw	r28, r24
     cae:	6e e0       	ldi	r22, 0x0E	; 14
     cb0:	70 e0       	ldi	r23, 0x00	; 0
     cb2:	81 e0       	ldi	r24, 0x01	; 1
     cb4:	90 e0       	ldi	r25, 0x00	; 0
     cb6:	83 d2       	rcall	.+1286   	; 0x11be <calloc>
     cb8:	fc 01       	movw	r30, r24
     cba:	89 2b       	or	r24, r25
     cbc:	99 f3       	breq	.-26     	; 0xca4 <fdevopen+0x12>
     cbe:	80 e8       	ldi	r24, 0x80	; 128
     cc0:	83 83       	std	Z+3, r24	; 0x03
     cc2:	01 15       	cp	r16, r1
     cc4:	11 05       	cpc	r17, r1
     cc6:	71 f0       	breq	.+28     	; 0xce4 <fdevopen+0x52>
     cc8:	13 87       	std	Z+11, r17	; 0x0b
     cca:	02 87       	std	Z+10, r16	; 0x0a
     ccc:	81 e8       	ldi	r24, 0x81	; 129
     cce:	83 83       	std	Z+3, r24	; 0x03
     cd0:	80 91 47 02 	lds	r24, 0x0247	; 0x800247 <__iob>
     cd4:	90 91 48 02 	lds	r25, 0x0248	; 0x800248 <__iob+0x1>
     cd8:	89 2b       	or	r24, r25
     cda:	21 f4       	brne	.+8      	; 0xce4 <fdevopen+0x52>
     cdc:	f0 93 48 02 	sts	0x0248, r31	; 0x800248 <__iob+0x1>
     ce0:	e0 93 47 02 	sts	0x0247, r30	; 0x800247 <__iob>
     ce4:	20 97       	sbiw	r28, 0x00	; 0
     ce6:	c9 f0       	breq	.+50     	; 0xd1a <fdevopen+0x88>
     ce8:	d1 87       	std	Z+9, r29	; 0x09
     cea:	c0 87       	std	Z+8, r28	; 0x08
     cec:	83 81       	ldd	r24, Z+3	; 0x03
     cee:	82 60       	ori	r24, 0x02	; 2
     cf0:	83 83       	std	Z+3, r24	; 0x03
     cf2:	80 91 49 02 	lds	r24, 0x0249	; 0x800249 <__iob+0x2>
     cf6:	90 91 4a 02 	lds	r25, 0x024A	; 0x80024a <__iob+0x3>
     cfa:	89 2b       	or	r24, r25
     cfc:	71 f4       	brne	.+28     	; 0xd1a <fdevopen+0x88>
     cfe:	f0 93 4a 02 	sts	0x024A, r31	; 0x80024a <__iob+0x3>
     d02:	e0 93 49 02 	sts	0x0249, r30	; 0x800249 <__iob+0x2>
     d06:	80 91 4b 02 	lds	r24, 0x024B	; 0x80024b <__iob+0x4>
     d0a:	90 91 4c 02 	lds	r25, 0x024C	; 0x80024c <__iob+0x5>
     d0e:	89 2b       	or	r24, r25
     d10:	21 f4       	brne	.+8      	; 0xd1a <fdevopen+0x88>
     d12:	f0 93 4c 02 	sts	0x024C, r31	; 0x80024c <__iob+0x5>
     d16:	e0 93 4b 02 	sts	0x024B, r30	; 0x80024b <__iob+0x4>
     d1a:	cf 01       	movw	r24, r30
     d1c:	df 91       	pop	r29
     d1e:	cf 91       	pop	r28
     d20:	1f 91       	pop	r17
     d22:	0f 91       	pop	r16
     d24:	08 95       	ret

00000d26 <fputc>:
     d26:	0f 93       	push	r16
     d28:	1f 93       	push	r17
     d2a:	cf 93       	push	r28
     d2c:	df 93       	push	r29
     d2e:	fb 01       	movw	r30, r22
     d30:	23 81       	ldd	r18, Z+3	; 0x03
     d32:	21 fd       	sbrc	r18, 1
     d34:	03 c0       	rjmp	.+6      	; 0xd3c <fputc+0x16>
     d36:	8f ef       	ldi	r24, 0xFF	; 255
     d38:	9f ef       	ldi	r25, 0xFF	; 255
     d3a:	2c c0       	rjmp	.+88     	; 0xd94 <fputc+0x6e>
     d3c:	22 ff       	sbrs	r18, 2
     d3e:	16 c0       	rjmp	.+44     	; 0xd6c <fputc+0x46>
     d40:	46 81       	ldd	r20, Z+6	; 0x06
     d42:	57 81       	ldd	r21, Z+7	; 0x07
     d44:	24 81       	ldd	r18, Z+4	; 0x04
     d46:	35 81       	ldd	r19, Z+5	; 0x05
     d48:	42 17       	cp	r20, r18
     d4a:	53 07       	cpc	r21, r19
     d4c:	44 f4       	brge	.+16     	; 0xd5e <fputc+0x38>
     d4e:	a0 81       	ld	r26, Z
     d50:	b1 81       	ldd	r27, Z+1	; 0x01
     d52:	9d 01       	movw	r18, r26
     d54:	2f 5f       	subi	r18, 0xFF	; 255
     d56:	3f 4f       	sbci	r19, 0xFF	; 255
     d58:	31 83       	std	Z+1, r19	; 0x01
     d5a:	20 83       	st	Z, r18
     d5c:	8c 93       	st	X, r24
     d5e:	26 81       	ldd	r18, Z+6	; 0x06
     d60:	37 81       	ldd	r19, Z+7	; 0x07
     d62:	2f 5f       	subi	r18, 0xFF	; 255
     d64:	3f 4f       	sbci	r19, 0xFF	; 255
     d66:	37 83       	std	Z+7, r19	; 0x07
     d68:	26 83       	std	Z+6, r18	; 0x06
     d6a:	14 c0       	rjmp	.+40     	; 0xd94 <fputc+0x6e>
     d6c:	8b 01       	movw	r16, r22
     d6e:	ec 01       	movw	r28, r24
     d70:	fb 01       	movw	r30, r22
     d72:	00 84       	ldd	r0, Z+8	; 0x08
     d74:	f1 85       	ldd	r31, Z+9	; 0x09
     d76:	e0 2d       	mov	r30, r0
     d78:	19 95       	eicall
     d7a:	89 2b       	or	r24, r25
     d7c:	e1 f6       	brne	.-72     	; 0xd36 <fputc+0x10>
     d7e:	d8 01       	movw	r26, r16
     d80:	16 96       	adiw	r26, 0x06	; 6
     d82:	8d 91       	ld	r24, X+
     d84:	9c 91       	ld	r25, X
     d86:	17 97       	sbiw	r26, 0x07	; 7
     d88:	01 96       	adiw	r24, 0x01	; 1
     d8a:	17 96       	adiw	r26, 0x07	; 7
     d8c:	9c 93       	st	X, r25
     d8e:	8e 93       	st	-X, r24
     d90:	16 97       	sbiw	r26, 0x06	; 6
     d92:	ce 01       	movw	r24, r28
     d94:	df 91       	pop	r29
     d96:	cf 91       	pop	r28
     d98:	1f 91       	pop	r17
     d9a:	0f 91       	pop	r16
     d9c:	08 95       	ret

00000d9e <printf>:
     d9e:	cf 93       	push	r28
     da0:	df 93       	push	r29
     da2:	cd b7       	in	r28, 0x3d	; 61
     da4:	de b7       	in	r29, 0x3e	; 62
     da6:	ae 01       	movw	r20, r28
     da8:	4a 5f       	subi	r20, 0xFA	; 250
     daa:	5f 4f       	sbci	r21, 0xFF	; 255
     dac:	fa 01       	movw	r30, r20
     dae:	61 91       	ld	r22, Z+
     db0:	71 91       	ld	r23, Z+
     db2:	af 01       	movw	r20, r30
     db4:	80 91 49 02 	lds	r24, 0x0249	; 0x800249 <__iob+0x2>
     db8:	90 91 4a 02 	lds	r25, 0x024A	; 0x80024a <__iob+0x3>
     dbc:	03 d0       	rcall	.+6      	; 0xdc4 <vfprintf>
     dbe:	df 91       	pop	r29
     dc0:	cf 91       	pop	r28
     dc2:	08 95       	ret

00000dc4 <vfprintf>:
     dc4:	2f 92       	push	r2
     dc6:	3f 92       	push	r3
     dc8:	4f 92       	push	r4
     dca:	5f 92       	push	r5
     dcc:	6f 92       	push	r6
     dce:	7f 92       	push	r7
     dd0:	8f 92       	push	r8
     dd2:	9f 92       	push	r9
     dd4:	af 92       	push	r10
     dd6:	bf 92       	push	r11
     dd8:	cf 92       	push	r12
     dda:	df 92       	push	r13
     ddc:	ef 92       	push	r14
     dde:	ff 92       	push	r15
     de0:	0f 93       	push	r16
     de2:	1f 93       	push	r17
     de4:	cf 93       	push	r28
     de6:	df 93       	push	r29
     de8:	cd b7       	in	r28, 0x3d	; 61
     dea:	de b7       	in	r29, 0x3e	; 62
     dec:	2b 97       	sbiw	r28, 0x0b	; 11
     dee:	0f b6       	in	r0, 0x3f	; 63
     df0:	f8 94       	cli
     df2:	de bf       	out	0x3e, r29	; 62
     df4:	0f be       	out	0x3f, r0	; 63
     df6:	cd bf       	out	0x3d, r28	; 61
     df8:	6c 01       	movw	r12, r24
     dfa:	7b 01       	movw	r14, r22
     dfc:	8a 01       	movw	r16, r20
     dfe:	fc 01       	movw	r30, r24
     e00:	17 82       	std	Z+7, r1	; 0x07
     e02:	16 82       	std	Z+6, r1	; 0x06
     e04:	83 81       	ldd	r24, Z+3	; 0x03
     e06:	81 ff       	sbrs	r24, 1
     e08:	bf c1       	rjmp	.+894    	; 0x1188 <vfprintf+0x3c4>
     e0a:	ce 01       	movw	r24, r28
     e0c:	01 96       	adiw	r24, 0x01	; 1
     e0e:	3c 01       	movw	r6, r24
     e10:	f6 01       	movw	r30, r12
     e12:	93 81       	ldd	r25, Z+3	; 0x03
     e14:	f7 01       	movw	r30, r14
     e16:	93 fd       	sbrc	r25, 3
     e18:	85 91       	lpm	r24, Z+
     e1a:	93 ff       	sbrs	r25, 3
     e1c:	81 91       	ld	r24, Z+
     e1e:	7f 01       	movw	r14, r30
     e20:	88 23       	and	r24, r24
     e22:	09 f4       	brne	.+2      	; 0xe26 <vfprintf+0x62>
     e24:	ad c1       	rjmp	.+858    	; 0x1180 <vfprintf+0x3bc>
     e26:	85 32       	cpi	r24, 0x25	; 37
     e28:	39 f4       	brne	.+14     	; 0xe38 <vfprintf+0x74>
     e2a:	93 fd       	sbrc	r25, 3
     e2c:	85 91       	lpm	r24, Z+
     e2e:	93 ff       	sbrs	r25, 3
     e30:	81 91       	ld	r24, Z+
     e32:	7f 01       	movw	r14, r30
     e34:	85 32       	cpi	r24, 0x25	; 37
     e36:	21 f4       	brne	.+8      	; 0xe40 <vfprintf+0x7c>
     e38:	b6 01       	movw	r22, r12
     e3a:	90 e0       	ldi	r25, 0x00	; 0
     e3c:	74 df       	rcall	.-280    	; 0xd26 <fputc>
     e3e:	e8 cf       	rjmp	.-48     	; 0xe10 <vfprintf+0x4c>
     e40:	91 2c       	mov	r9, r1
     e42:	21 2c       	mov	r2, r1
     e44:	31 2c       	mov	r3, r1
     e46:	ff e1       	ldi	r31, 0x1F	; 31
     e48:	f3 15       	cp	r31, r3
     e4a:	d8 f0       	brcs	.+54     	; 0xe82 <vfprintf+0xbe>
     e4c:	8b 32       	cpi	r24, 0x2B	; 43
     e4e:	79 f0       	breq	.+30     	; 0xe6e <vfprintf+0xaa>
     e50:	38 f4       	brcc	.+14     	; 0xe60 <vfprintf+0x9c>
     e52:	80 32       	cpi	r24, 0x20	; 32
     e54:	79 f0       	breq	.+30     	; 0xe74 <vfprintf+0xb0>
     e56:	83 32       	cpi	r24, 0x23	; 35
     e58:	a1 f4       	brne	.+40     	; 0xe82 <vfprintf+0xbe>
     e5a:	23 2d       	mov	r18, r3
     e5c:	20 61       	ori	r18, 0x10	; 16
     e5e:	1d c0       	rjmp	.+58     	; 0xe9a <vfprintf+0xd6>
     e60:	8d 32       	cpi	r24, 0x2D	; 45
     e62:	61 f0       	breq	.+24     	; 0xe7c <vfprintf+0xb8>
     e64:	80 33       	cpi	r24, 0x30	; 48
     e66:	69 f4       	brne	.+26     	; 0xe82 <vfprintf+0xbe>
     e68:	23 2d       	mov	r18, r3
     e6a:	21 60       	ori	r18, 0x01	; 1
     e6c:	16 c0       	rjmp	.+44     	; 0xe9a <vfprintf+0xd6>
     e6e:	83 2d       	mov	r24, r3
     e70:	82 60       	ori	r24, 0x02	; 2
     e72:	38 2e       	mov	r3, r24
     e74:	e3 2d       	mov	r30, r3
     e76:	e4 60       	ori	r30, 0x04	; 4
     e78:	3e 2e       	mov	r3, r30
     e7a:	2a c0       	rjmp	.+84     	; 0xed0 <vfprintf+0x10c>
     e7c:	f3 2d       	mov	r31, r3
     e7e:	f8 60       	ori	r31, 0x08	; 8
     e80:	1d c0       	rjmp	.+58     	; 0xebc <vfprintf+0xf8>
     e82:	37 fc       	sbrc	r3, 7
     e84:	2d c0       	rjmp	.+90     	; 0xee0 <vfprintf+0x11c>
     e86:	20 ed       	ldi	r18, 0xD0	; 208
     e88:	28 0f       	add	r18, r24
     e8a:	2a 30       	cpi	r18, 0x0A	; 10
     e8c:	40 f0       	brcs	.+16     	; 0xe9e <vfprintf+0xda>
     e8e:	8e 32       	cpi	r24, 0x2E	; 46
     e90:	b9 f4       	brne	.+46     	; 0xec0 <vfprintf+0xfc>
     e92:	36 fc       	sbrc	r3, 6
     e94:	75 c1       	rjmp	.+746    	; 0x1180 <vfprintf+0x3bc>
     e96:	23 2d       	mov	r18, r3
     e98:	20 64       	ori	r18, 0x40	; 64
     e9a:	32 2e       	mov	r3, r18
     e9c:	19 c0       	rjmp	.+50     	; 0xed0 <vfprintf+0x10c>
     e9e:	36 fe       	sbrs	r3, 6
     ea0:	06 c0       	rjmp	.+12     	; 0xeae <vfprintf+0xea>
     ea2:	8a e0       	ldi	r24, 0x0A	; 10
     ea4:	98 9e       	mul	r9, r24
     ea6:	20 0d       	add	r18, r0
     ea8:	11 24       	eor	r1, r1
     eaa:	92 2e       	mov	r9, r18
     eac:	11 c0       	rjmp	.+34     	; 0xed0 <vfprintf+0x10c>
     eae:	ea e0       	ldi	r30, 0x0A	; 10
     eb0:	2e 9e       	mul	r2, r30
     eb2:	20 0d       	add	r18, r0
     eb4:	11 24       	eor	r1, r1
     eb6:	22 2e       	mov	r2, r18
     eb8:	f3 2d       	mov	r31, r3
     eba:	f0 62       	ori	r31, 0x20	; 32
     ebc:	3f 2e       	mov	r3, r31
     ebe:	08 c0       	rjmp	.+16     	; 0xed0 <vfprintf+0x10c>
     ec0:	8c 36       	cpi	r24, 0x6C	; 108
     ec2:	21 f4       	brne	.+8      	; 0xecc <vfprintf+0x108>
     ec4:	83 2d       	mov	r24, r3
     ec6:	80 68       	ori	r24, 0x80	; 128
     ec8:	38 2e       	mov	r3, r24
     eca:	02 c0       	rjmp	.+4      	; 0xed0 <vfprintf+0x10c>
     ecc:	88 36       	cpi	r24, 0x68	; 104
     ece:	41 f4       	brne	.+16     	; 0xee0 <vfprintf+0x11c>
     ed0:	f7 01       	movw	r30, r14
     ed2:	93 fd       	sbrc	r25, 3
     ed4:	85 91       	lpm	r24, Z+
     ed6:	93 ff       	sbrs	r25, 3
     ed8:	81 91       	ld	r24, Z+
     eda:	7f 01       	movw	r14, r30
     edc:	81 11       	cpse	r24, r1
     ede:	b3 cf       	rjmp	.-154    	; 0xe46 <vfprintf+0x82>
     ee0:	98 2f       	mov	r25, r24
     ee2:	9f 7d       	andi	r25, 0xDF	; 223
     ee4:	95 54       	subi	r25, 0x45	; 69
     ee6:	93 30       	cpi	r25, 0x03	; 3
     ee8:	28 f4       	brcc	.+10     	; 0xef4 <vfprintf+0x130>
     eea:	0c 5f       	subi	r16, 0xFC	; 252
     eec:	1f 4f       	sbci	r17, 0xFF	; 255
     eee:	9f e3       	ldi	r25, 0x3F	; 63
     ef0:	99 83       	std	Y+1, r25	; 0x01
     ef2:	0d c0       	rjmp	.+26     	; 0xf0e <vfprintf+0x14a>
     ef4:	83 36       	cpi	r24, 0x63	; 99
     ef6:	31 f0       	breq	.+12     	; 0xf04 <vfprintf+0x140>
     ef8:	83 37       	cpi	r24, 0x73	; 115
     efa:	71 f0       	breq	.+28     	; 0xf18 <vfprintf+0x154>
     efc:	83 35       	cpi	r24, 0x53	; 83
     efe:	09 f0       	breq	.+2      	; 0xf02 <vfprintf+0x13e>
     f00:	55 c0       	rjmp	.+170    	; 0xfac <vfprintf+0x1e8>
     f02:	20 c0       	rjmp	.+64     	; 0xf44 <vfprintf+0x180>
     f04:	f8 01       	movw	r30, r16
     f06:	80 81       	ld	r24, Z
     f08:	89 83       	std	Y+1, r24	; 0x01
     f0a:	0e 5f       	subi	r16, 0xFE	; 254
     f0c:	1f 4f       	sbci	r17, 0xFF	; 255
     f0e:	88 24       	eor	r8, r8
     f10:	83 94       	inc	r8
     f12:	91 2c       	mov	r9, r1
     f14:	53 01       	movw	r10, r6
     f16:	12 c0       	rjmp	.+36     	; 0xf3c <vfprintf+0x178>
     f18:	28 01       	movw	r4, r16
     f1a:	f2 e0       	ldi	r31, 0x02	; 2
     f1c:	4f 0e       	add	r4, r31
     f1e:	51 1c       	adc	r5, r1
     f20:	f8 01       	movw	r30, r16
     f22:	a0 80       	ld	r10, Z
     f24:	b1 80       	ldd	r11, Z+1	; 0x01
     f26:	36 fe       	sbrs	r3, 6
     f28:	03 c0       	rjmp	.+6      	; 0xf30 <vfprintf+0x16c>
     f2a:	69 2d       	mov	r22, r9
     f2c:	70 e0       	ldi	r23, 0x00	; 0
     f2e:	02 c0       	rjmp	.+4      	; 0xf34 <vfprintf+0x170>
     f30:	6f ef       	ldi	r22, 0xFF	; 255
     f32:	7f ef       	ldi	r23, 0xFF	; 255
     f34:	c5 01       	movw	r24, r10
     f36:	90 d2       	rcall	.+1312   	; 0x1458 <strnlen>
     f38:	4c 01       	movw	r8, r24
     f3a:	82 01       	movw	r16, r4
     f3c:	f3 2d       	mov	r31, r3
     f3e:	ff 77       	andi	r31, 0x7F	; 127
     f40:	3f 2e       	mov	r3, r31
     f42:	15 c0       	rjmp	.+42     	; 0xf6e <vfprintf+0x1aa>
     f44:	28 01       	movw	r4, r16
     f46:	22 e0       	ldi	r18, 0x02	; 2
     f48:	42 0e       	add	r4, r18
     f4a:	51 1c       	adc	r5, r1
     f4c:	f8 01       	movw	r30, r16
     f4e:	a0 80       	ld	r10, Z
     f50:	b1 80       	ldd	r11, Z+1	; 0x01
     f52:	36 fe       	sbrs	r3, 6
     f54:	03 c0       	rjmp	.+6      	; 0xf5c <vfprintf+0x198>
     f56:	69 2d       	mov	r22, r9
     f58:	70 e0       	ldi	r23, 0x00	; 0
     f5a:	02 c0       	rjmp	.+4      	; 0xf60 <vfprintf+0x19c>
     f5c:	6f ef       	ldi	r22, 0xFF	; 255
     f5e:	7f ef       	ldi	r23, 0xFF	; 255
     f60:	c5 01       	movw	r24, r10
     f62:	68 d2       	rcall	.+1232   	; 0x1434 <strnlen_P>
     f64:	4c 01       	movw	r8, r24
     f66:	f3 2d       	mov	r31, r3
     f68:	f0 68       	ori	r31, 0x80	; 128
     f6a:	3f 2e       	mov	r3, r31
     f6c:	82 01       	movw	r16, r4
     f6e:	33 fc       	sbrc	r3, 3
     f70:	19 c0       	rjmp	.+50     	; 0xfa4 <vfprintf+0x1e0>
     f72:	82 2d       	mov	r24, r2
     f74:	90 e0       	ldi	r25, 0x00	; 0
     f76:	88 16       	cp	r8, r24
     f78:	99 06       	cpc	r9, r25
     f7a:	a0 f4       	brcc	.+40     	; 0xfa4 <vfprintf+0x1e0>
     f7c:	b6 01       	movw	r22, r12
     f7e:	80 e2       	ldi	r24, 0x20	; 32
     f80:	90 e0       	ldi	r25, 0x00	; 0
     f82:	d1 de       	rcall	.-606    	; 0xd26 <fputc>
     f84:	2a 94       	dec	r2
     f86:	f5 cf       	rjmp	.-22     	; 0xf72 <vfprintf+0x1ae>
     f88:	f5 01       	movw	r30, r10
     f8a:	37 fc       	sbrc	r3, 7
     f8c:	85 91       	lpm	r24, Z+
     f8e:	37 fe       	sbrs	r3, 7
     f90:	81 91       	ld	r24, Z+
     f92:	5f 01       	movw	r10, r30
     f94:	b6 01       	movw	r22, r12
     f96:	90 e0       	ldi	r25, 0x00	; 0
     f98:	c6 de       	rcall	.-628    	; 0xd26 <fputc>
     f9a:	21 10       	cpse	r2, r1
     f9c:	2a 94       	dec	r2
     f9e:	21 e0       	ldi	r18, 0x01	; 1
     fa0:	82 1a       	sub	r8, r18
     fa2:	91 08       	sbc	r9, r1
     fa4:	81 14       	cp	r8, r1
     fa6:	91 04       	cpc	r9, r1
     fa8:	79 f7       	brne	.-34     	; 0xf88 <vfprintf+0x1c4>
     faa:	e1 c0       	rjmp	.+450    	; 0x116e <vfprintf+0x3aa>
     fac:	84 36       	cpi	r24, 0x64	; 100
     fae:	11 f0       	breq	.+4      	; 0xfb4 <vfprintf+0x1f0>
     fb0:	89 36       	cpi	r24, 0x69	; 105
     fb2:	39 f5       	brne	.+78     	; 0x1002 <vfprintf+0x23e>
     fb4:	f8 01       	movw	r30, r16
     fb6:	37 fe       	sbrs	r3, 7
     fb8:	07 c0       	rjmp	.+14     	; 0xfc8 <vfprintf+0x204>
     fba:	60 81       	ld	r22, Z
     fbc:	71 81       	ldd	r23, Z+1	; 0x01
     fbe:	82 81       	ldd	r24, Z+2	; 0x02
     fc0:	93 81       	ldd	r25, Z+3	; 0x03
     fc2:	0c 5f       	subi	r16, 0xFC	; 252
     fc4:	1f 4f       	sbci	r17, 0xFF	; 255
     fc6:	08 c0       	rjmp	.+16     	; 0xfd8 <vfprintf+0x214>
     fc8:	60 81       	ld	r22, Z
     fca:	71 81       	ldd	r23, Z+1	; 0x01
     fcc:	07 2e       	mov	r0, r23
     fce:	00 0c       	add	r0, r0
     fd0:	88 0b       	sbc	r24, r24
     fd2:	99 0b       	sbc	r25, r25
     fd4:	0e 5f       	subi	r16, 0xFE	; 254
     fd6:	1f 4f       	sbci	r17, 0xFF	; 255
     fd8:	f3 2d       	mov	r31, r3
     fda:	ff 76       	andi	r31, 0x6F	; 111
     fdc:	3f 2e       	mov	r3, r31
     fde:	97 ff       	sbrs	r25, 7
     fe0:	09 c0       	rjmp	.+18     	; 0xff4 <vfprintf+0x230>
     fe2:	90 95       	com	r25
     fe4:	80 95       	com	r24
     fe6:	70 95       	com	r23
     fe8:	61 95       	neg	r22
     fea:	7f 4f       	sbci	r23, 0xFF	; 255
     fec:	8f 4f       	sbci	r24, 0xFF	; 255
     fee:	9f 4f       	sbci	r25, 0xFF	; 255
     ff0:	f0 68       	ori	r31, 0x80	; 128
     ff2:	3f 2e       	mov	r3, r31
     ff4:	2a e0       	ldi	r18, 0x0A	; 10
     ff6:	30 e0       	ldi	r19, 0x00	; 0
     ff8:	a3 01       	movw	r20, r6
     ffa:	39 d2       	rcall	.+1138   	; 0x146e <__ultoa_invert>
     ffc:	88 2e       	mov	r8, r24
     ffe:	86 18       	sub	r8, r6
    1000:	44 c0       	rjmp	.+136    	; 0x108a <vfprintf+0x2c6>
    1002:	85 37       	cpi	r24, 0x75	; 117
    1004:	31 f4       	brne	.+12     	; 0x1012 <vfprintf+0x24e>
    1006:	23 2d       	mov	r18, r3
    1008:	2f 7e       	andi	r18, 0xEF	; 239
    100a:	b2 2e       	mov	r11, r18
    100c:	2a e0       	ldi	r18, 0x0A	; 10
    100e:	30 e0       	ldi	r19, 0x00	; 0
    1010:	25 c0       	rjmp	.+74     	; 0x105c <vfprintf+0x298>
    1012:	93 2d       	mov	r25, r3
    1014:	99 7f       	andi	r25, 0xF9	; 249
    1016:	b9 2e       	mov	r11, r25
    1018:	8f 36       	cpi	r24, 0x6F	; 111
    101a:	c1 f0       	breq	.+48     	; 0x104c <vfprintf+0x288>
    101c:	18 f4       	brcc	.+6      	; 0x1024 <vfprintf+0x260>
    101e:	88 35       	cpi	r24, 0x58	; 88
    1020:	79 f0       	breq	.+30     	; 0x1040 <vfprintf+0x27c>
    1022:	ae c0       	rjmp	.+348    	; 0x1180 <vfprintf+0x3bc>
    1024:	80 37       	cpi	r24, 0x70	; 112
    1026:	19 f0       	breq	.+6      	; 0x102e <vfprintf+0x26a>
    1028:	88 37       	cpi	r24, 0x78	; 120
    102a:	21 f0       	breq	.+8      	; 0x1034 <vfprintf+0x270>
    102c:	a9 c0       	rjmp	.+338    	; 0x1180 <vfprintf+0x3bc>
    102e:	e9 2f       	mov	r30, r25
    1030:	e0 61       	ori	r30, 0x10	; 16
    1032:	be 2e       	mov	r11, r30
    1034:	b4 fe       	sbrs	r11, 4
    1036:	0d c0       	rjmp	.+26     	; 0x1052 <vfprintf+0x28e>
    1038:	fb 2d       	mov	r31, r11
    103a:	f4 60       	ori	r31, 0x04	; 4
    103c:	bf 2e       	mov	r11, r31
    103e:	09 c0       	rjmp	.+18     	; 0x1052 <vfprintf+0x28e>
    1040:	34 fe       	sbrs	r3, 4
    1042:	0a c0       	rjmp	.+20     	; 0x1058 <vfprintf+0x294>
    1044:	29 2f       	mov	r18, r25
    1046:	26 60       	ori	r18, 0x06	; 6
    1048:	b2 2e       	mov	r11, r18
    104a:	06 c0       	rjmp	.+12     	; 0x1058 <vfprintf+0x294>
    104c:	28 e0       	ldi	r18, 0x08	; 8
    104e:	30 e0       	ldi	r19, 0x00	; 0
    1050:	05 c0       	rjmp	.+10     	; 0x105c <vfprintf+0x298>
    1052:	20 e1       	ldi	r18, 0x10	; 16
    1054:	30 e0       	ldi	r19, 0x00	; 0
    1056:	02 c0       	rjmp	.+4      	; 0x105c <vfprintf+0x298>
    1058:	20 e1       	ldi	r18, 0x10	; 16
    105a:	32 e0       	ldi	r19, 0x02	; 2
    105c:	f8 01       	movw	r30, r16
    105e:	b7 fe       	sbrs	r11, 7
    1060:	07 c0       	rjmp	.+14     	; 0x1070 <vfprintf+0x2ac>
    1062:	60 81       	ld	r22, Z
    1064:	71 81       	ldd	r23, Z+1	; 0x01
    1066:	82 81       	ldd	r24, Z+2	; 0x02
    1068:	93 81       	ldd	r25, Z+3	; 0x03
    106a:	0c 5f       	subi	r16, 0xFC	; 252
    106c:	1f 4f       	sbci	r17, 0xFF	; 255
    106e:	06 c0       	rjmp	.+12     	; 0x107c <vfprintf+0x2b8>
    1070:	60 81       	ld	r22, Z
    1072:	71 81       	ldd	r23, Z+1	; 0x01
    1074:	80 e0       	ldi	r24, 0x00	; 0
    1076:	90 e0       	ldi	r25, 0x00	; 0
    1078:	0e 5f       	subi	r16, 0xFE	; 254
    107a:	1f 4f       	sbci	r17, 0xFF	; 255
    107c:	a3 01       	movw	r20, r6
    107e:	f7 d1       	rcall	.+1006   	; 0x146e <__ultoa_invert>
    1080:	88 2e       	mov	r8, r24
    1082:	86 18       	sub	r8, r6
    1084:	fb 2d       	mov	r31, r11
    1086:	ff 77       	andi	r31, 0x7F	; 127
    1088:	3f 2e       	mov	r3, r31
    108a:	36 fe       	sbrs	r3, 6
    108c:	0d c0       	rjmp	.+26     	; 0x10a8 <vfprintf+0x2e4>
    108e:	23 2d       	mov	r18, r3
    1090:	2e 7f       	andi	r18, 0xFE	; 254
    1092:	a2 2e       	mov	r10, r18
    1094:	89 14       	cp	r8, r9
    1096:	58 f4       	brcc	.+22     	; 0x10ae <vfprintf+0x2ea>
    1098:	34 fe       	sbrs	r3, 4
    109a:	0b c0       	rjmp	.+22     	; 0x10b2 <vfprintf+0x2ee>
    109c:	32 fc       	sbrc	r3, 2
    109e:	09 c0       	rjmp	.+18     	; 0x10b2 <vfprintf+0x2ee>
    10a0:	83 2d       	mov	r24, r3
    10a2:	8e 7e       	andi	r24, 0xEE	; 238
    10a4:	a8 2e       	mov	r10, r24
    10a6:	05 c0       	rjmp	.+10     	; 0x10b2 <vfprintf+0x2ee>
    10a8:	b8 2c       	mov	r11, r8
    10aa:	a3 2c       	mov	r10, r3
    10ac:	03 c0       	rjmp	.+6      	; 0x10b4 <vfprintf+0x2f0>
    10ae:	b8 2c       	mov	r11, r8
    10b0:	01 c0       	rjmp	.+2      	; 0x10b4 <vfprintf+0x2f0>
    10b2:	b9 2c       	mov	r11, r9
    10b4:	a4 fe       	sbrs	r10, 4
    10b6:	0f c0       	rjmp	.+30     	; 0x10d6 <vfprintf+0x312>
    10b8:	fe 01       	movw	r30, r28
    10ba:	e8 0d       	add	r30, r8
    10bc:	f1 1d       	adc	r31, r1
    10be:	80 81       	ld	r24, Z
    10c0:	80 33       	cpi	r24, 0x30	; 48
    10c2:	21 f4       	brne	.+8      	; 0x10cc <vfprintf+0x308>
    10c4:	9a 2d       	mov	r25, r10
    10c6:	99 7e       	andi	r25, 0xE9	; 233
    10c8:	a9 2e       	mov	r10, r25
    10ca:	09 c0       	rjmp	.+18     	; 0x10de <vfprintf+0x31a>
    10cc:	a2 fe       	sbrs	r10, 2
    10ce:	06 c0       	rjmp	.+12     	; 0x10dc <vfprintf+0x318>
    10d0:	b3 94       	inc	r11
    10d2:	b3 94       	inc	r11
    10d4:	04 c0       	rjmp	.+8      	; 0x10de <vfprintf+0x31a>
    10d6:	8a 2d       	mov	r24, r10
    10d8:	86 78       	andi	r24, 0x86	; 134
    10da:	09 f0       	breq	.+2      	; 0x10de <vfprintf+0x31a>
    10dc:	b3 94       	inc	r11
    10de:	a3 fc       	sbrc	r10, 3
    10e0:	10 c0       	rjmp	.+32     	; 0x1102 <vfprintf+0x33e>
    10e2:	a0 fe       	sbrs	r10, 0
    10e4:	06 c0       	rjmp	.+12     	; 0x10f2 <vfprintf+0x32e>
    10e6:	b2 14       	cp	r11, r2
    10e8:	80 f4       	brcc	.+32     	; 0x110a <vfprintf+0x346>
    10ea:	28 0c       	add	r2, r8
    10ec:	92 2c       	mov	r9, r2
    10ee:	9b 18       	sub	r9, r11
    10f0:	0d c0       	rjmp	.+26     	; 0x110c <vfprintf+0x348>
    10f2:	b2 14       	cp	r11, r2
    10f4:	58 f4       	brcc	.+22     	; 0x110c <vfprintf+0x348>
    10f6:	b6 01       	movw	r22, r12
    10f8:	80 e2       	ldi	r24, 0x20	; 32
    10fa:	90 e0       	ldi	r25, 0x00	; 0
    10fc:	14 de       	rcall	.-984    	; 0xd26 <fputc>
    10fe:	b3 94       	inc	r11
    1100:	f8 cf       	rjmp	.-16     	; 0x10f2 <vfprintf+0x32e>
    1102:	b2 14       	cp	r11, r2
    1104:	18 f4       	brcc	.+6      	; 0x110c <vfprintf+0x348>
    1106:	2b 18       	sub	r2, r11
    1108:	02 c0       	rjmp	.+4      	; 0x110e <vfprintf+0x34a>
    110a:	98 2c       	mov	r9, r8
    110c:	21 2c       	mov	r2, r1
    110e:	a4 fe       	sbrs	r10, 4
    1110:	0f c0       	rjmp	.+30     	; 0x1130 <vfprintf+0x36c>
    1112:	b6 01       	movw	r22, r12
    1114:	80 e3       	ldi	r24, 0x30	; 48
    1116:	90 e0       	ldi	r25, 0x00	; 0
    1118:	06 de       	rcall	.-1012   	; 0xd26 <fputc>
    111a:	a2 fe       	sbrs	r10, 2
    111c:	16 c0       	rjmp	.+44     	; 0x114a <vfprintf+0x386>
    111e:	a1 fc       	sbrc	r10, 1
    1120:	03 c0       	rjmp	.+6      	; 0x1128 <vfprintf+0x364>
    1122:	88 e7       	ldi	r24, 0x78	; 120
    1124:	90 e0       	ldi	r25, 0x00	; 0
    1126:	02 c0       	rjmp	.+4      	; 0x112c <vfprintf+0x368>
    1128:	88 e5       	ldi	r24, 0x58	; 88
    112a:	90 e0       	ldi	r25, 0x00	; 0
    112c:	b6 01       	movw	r22, r12
    112e:	0c c0       	rjmp	.+24     	; 0x1148 <vfprintf+0x384>
    1130:	8a 2d       	mov	r24, r10
    1132:	86 78       	andi	r24, 0x86	; 134
    1134:	51 f0       	breq	.+20     	; 0x114a <vfprintf+0x386>
    1136:	a1 fe       	sbrs	r10, 1
    1138:	02 c0       	rjmp	.+4      	; 0x113e <vfprintf+0x37a>
    113a:	8b e2       	ldi	r24, 0x2B	; 43
    113c:	01 c0       	rjmp	.+2      	; 0x1140 <vfprintf+0x37c>
    113e:	80 e2       	ldi	r24, 0x20	; 32
    1140:	a7 fc       	sbrc	r10, 7
    1142:	8d e2       	ldi	r24, 0x2D	; 45
    1144:	b6 01       	movw	r22, r12
    1146:	90 e0       	ldi	r25, 0x00	; 0
    1148:	ee dd       	rcall	.-1060   	; 0xd26 <fputc>
    114a:	89 14       	cp	r8, r9
    114c:	30 f4       	brcc	.+12     	; 0x115a <vfprintf+0x396>
    114e:	b6 01       	movw	r22, r12
    1150:	80 e3       	ldi	r24, 0x30	; 48
    1152:	90 e0       	ldi	r25, 0x00	; 0
    1154:	e8 dd       	rcall	.-1072   	; 0xd26 <fputc>
    1156:	9a 94       	dec	r9
    1158:	f8 cf       	rjmp	.-16     	; 0x114a <vfprintf+0x386>
    115a:	8a 94       	dec	r8
    115c:	f3 01       	movw	r30, r6
    115e:	e8 0d       	add	r30, r8
    1160:	f1 1d       	adc	r31, r1
    1162:	80 81       	ld	r24, Z
    1164:	b6 01       	movw	r22, r12
    1166:	90 e0       	ldi	r25, 0x00	; 0
    1168:	de dd       	rcall	.-1092   	; 0xd26 <fputc>
    116a:	81 10       	cpse	r8, r1
    116c:	f6 cf       	rjmp	.-20     	; 0x115a <vfprintf+0x396>
    116e:	22 20       	and	r2, r2
    1170:	09 f4       	brne	.+2      	; 0x1174 <vfprintf+0x3b0>
    1172:	4e ce       	rjmp	.-868    	; 0xe10 <vfprintf+0x4c>
    1174:	b6 01       	movw	r22, r12
    1176:	80 e2       	ldi	r24, 0x20	; 32
    1178:	90 e0       	ldi	r25, 0x00	; 0
    117a:	d5 dd       	rcall	.-1110   	; 0xd26 <fputc>
    117c:	2a 94       	dec	r2
    117e:	f7 cf       	rjmp	.-18     	; 0x116e <vfprintf+0x3aa>
    1180:	f6 01       	movw	r30, r12
    1182:	86 81       	ldd	r24, Z+6	; 0x06
    1184:	97 81       	ldd	r25, Z+7	; 0x07
    1186:	02 c0       	rjmp	.+4      	; 0x118c <vfprintf+0x3c8>
    1188:	8f ef       	ldi	r24, 0xFF	; 255
    118a:	9f ef       	ldi	r25, 0xFF	; 255
    118c:	2b 96       	adiw	r28, 0x0b	; 11
    118e:	0f b6       	in	r0, 0x3f	; 63
    1190:	f8 94       	cli
    1192:	de bf       	out	0x3e, r29	; 62
    1194:	0f be       	out	0x3f, r0	; 63
    1196:	cd bf       	out	0x3d, r28	; 61
    1198:	df 91       	pop	r29
    119a:	cf 91       	pop	r28
    119c:	1f 91       	pop	r17
    119e:	0f 91       	pop	r16
    11a0:	ff 90       	pop	r15
    11a2:	ef 90       	pop	r14
    11a4:	df 90       	pop	r13
    11a6:	cf 90       	pop	r12
    11a8:	bf 90       	pop	r11
    11aa:	af 90       	pop	r10
    11ac:	9f 90       	pop	r9
    11ae:	8f 90       	pop	r8
    11b0:	7f 90       	pop	r7
    11b2:	6f 90       	pop	r6
    11b4:	5f 90       	pop	r5
    11b6:	4f 90       	pop	r4
    11b8:	3f 90       	pop	r3
    11ba:	2f 90       	pop	r2
    11bc:	08 95       	ret

000011be <calloc>:
    11be:	0f 93       	push	r16
    11c0:	1f 93       	push	r17
    11c2:	cf 93       	push	r28
    11c4:	df 93       	push	r29
    11c6:	86 9f       	mul	r24, r22
    11c8:	80 01       	movw	r16, r0
    11ca:	87 9f       	mul	r24, r23
    11cc:	10 0d       	add	r17, r0
    11ce:	96 9f       	mul	r25, r22
    11d0:	10 0d       	add	r17, r0
    11d2:	11 24       	eor	r1, r1
    11d4:	c8 01       	movw	r24, r16
    11d6:	0d d0       	rcall	.+26     	; 0x11f2 <malloc>
    11d8:	ec 01       	movw	r28, r24
    11da:	00 97       	sbiw	r24, 0x00	; 0
    11dc:	21 f0       	breq	.+8      	; 0x11e6 <calloc+0x28>
    11de:	a8 01       	movw	r20, r16
    11e0:	60 e0       	ldi	r22, 0x00	; 0
    11e2:	70 e0       	ldi	r23, 0x00	; 0
    11e4:	32 d1       	rcall	.+612    	; 0x144a <memset>
    11e6:	ce 01       	movw	r24, r28
    11e8:	df 91       	pop	r29
    11ea:	cf 91       	pop	r28
    11ec:	1f 91       	pop	r17
    11ee:	0f 91       	pop	r16
    11f0:	08 95       	ret

000011f2 <malloc>:
    11f2:	0f 93       	push	r16
    11f4:	1f 93       	push	r17
    11f6:	cf 93       	push	r28
    11f8:	df 93       	push	r29
    11fa:	82 30       	cpi	r24, 0x02	; 2
    11fc:	91 05       	cpc	r25, r1
    11fe:	10 f4       	brcc	.+4      	; 0x1204 <malloc+0x12>
    1200:	82 e0       	ldi	r24, 0x02	; 2
    1202:	90 e0       	ldi	r25, 0x00	; 0
    1204:	e0 91 4f 02 	lds	r30, 0x024F	; 0x80024f <__flp>
    1208:	f0 91 50 02 	lds	r31, 0x0250	; 0x800250 <__flp+0x1>
    120c:	20 e0       	ldi	r18, 0x00	; 0
    120e:	30 e0       	ldi	r19, 0x00	; 0
    1210:	a0 e0       	ldi	r26, 0x00	; 0
    1212:	b0 e0       	ldi	r27, 0x00	; 0
    1214:	30 97       	sbiw	r30, 0x00	; 0
    1216:	19 f1       	breq	.+70     	; 0x125e <malloc+0x6c>
    1218:	40 81       	ld	r20, Z
    121a:	51 81       	ldd	r21, Z+1	; 0x01
    121c:	02 81       	ldd	r16, Z+2	; 0x02
    121e:	13 81       	ldd	r17, Z+3	; 0x03
    1220:	48 17       	cp	r20, r24
    1222:	59 07       	cpc	r21, r25
    1224:	c8 f0       	brcs	.+50     	; 0x1258 <malloc+0x66>
    1226:	84 17       	cp	r24, r20
    1228:	95 07       	cpc	r25, r21
    122a:	69 f4       	brne	.+26     	; 0x1246 <malloc+0x54>
    122c:	10 97       	sbiw	r26, 0x00	; 0
    122e:	31 f0       	breq	.+12     	; 0x123c <malloc+0x4a>
    1230:	12 96       	adiw	r26, 0x02	; 2
    1232:	0c 93       	st	X, r16
    1234:	12 97       	sbiw	r26, 0x02	; 2
    1236:	13 96       	adiw	r26, 0x03	; 3
    1238:	1c 93       	st	X, r17
    123a:	27 c0       	rjmp	.+78     	; 0x128a <malloc+0x98>
    123c:	00 93 4f 02 	sts	0x024F, r16	; 0x80024f <__flp>
    1240:	10 93 50 02 	sts	0x0250, r17	; 0x800250 <__flp+0x1>
    1244:	22 c0       	rjmp	.+68     	; 0x128a <malloc+0x98>
    1246:	21 15       	cp	r18, r1
    1248:	31 05       	cpc	r19, r1
    124a:	19 f0       	breq	.+6      	; 0x1252 <malloc+0x60>
    124c:	42 17       	cp	r20, r18
    124e:	53 07       	cpc	r21, r19
    1250:	18 f4       	brcc	.+6      	; 0x1258 <malloc+0x66>
    1252:	9a 01       	movw	r18, r20
    1254:	bd 01       	movw	r22, r26
    1256:	ef 01       	movw	r28, r30
    1258:	df 01       	movw	r26, r30
    125a:	f8 01       	movw	r30, r16
    125c:	db cf       	rjmp	.-74     	; 0x1214 <malloc+0x22>
    125e:	21 15       	cp	r18, r1
    1260:	31 05       	cpc	r19, r1
    1262:	f9 f0       	breq	.+62     	; 0x12a2 <malloc+0xb0>
    1264:	28 1b       	sub	r18, r24
    1266:	39 0b       	sbc	r19, r25
    1268:	24 30       	cpi	r18, 0x04	; 4
    126a:	31 05       	cpc	r19, r1
    126c:	80 f4       	brcc	.+32     	; 0x128e <malloc+0x9c>
    126e:	8a 81       	ldd	r24, Y+2	; 0x02
    1270:	9b 81       	ldd	r25, Y+3	; 0x03
    1272:	61 15       	cp	r22, r1
    1274:	71 05       	cpc	r23, r1
    1276:	21 f0       	breq	.+8      	; 0x1280 <malloc+0x8e>
    1278:	fb 01       	movw	r30, r22
    127a:	93 83       	std	Z+3, r25	; 0x03
    127c:	82 83       	std	Z+2, r24	; 0x02
    127e:	04 c0       	rjmp	.+8      	; 0x1288 <malloc+0x96>
    1280:	90 93 50 02 	sts	0x0250, r25	; 0x800250 <__flp+0x1>
    1284:	80 93 4f 02 	sts	0x024F, r24	; 0x80024f <__flp>
    1288:	fe 01       	movw	r30, r28
    128a:	32 96       	adiw	r30, 0x02	; 2
    128c:	44 c0       	rjmp	.+136    	; 0x1316 <malloc+0x124>
    128e:	fe 01       	movw	r30, r28
    1290:	e2 0f       	add	r30, r18
    1292:	f3 1f       	adc	r31, r19
    1294:	81 93       	st	Z+, r24
    1296:	91 93       	st	Z+, r25
    1298:	22 50       	subi	r18, 0x02	; 2
    129a:	31 09       	sbc	r19, r1
    129c:	39 83       	std	Y+1, r19	; 0x01
    129e:	28 83       	st	Y, r18
    12a0:	3a c0       	rjmp	.+116    	; 0x1316 <malloc+0x124>
    12a2:	20 91 4d 02 	lds	r18, 0x024D	; 0x80024d <__brkval>
    12a6:	30 91 4e 02 	lds	r19, 0x024E	; 0x80024e <__brkval+0x1>
    12aa:	23 2b       	or	r18, r19
    12ac:	41 f4       	brne	.+16     	; 0x12be <malloc+0xcc>
    12ae:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    12b2:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    12b6:	30 93 4e 02 	sts	0x024E, r19	; 0x80024e <__brkval+0x1>
    12ba:	20 93 4d 02 	sts	0x024D, r18	; 0x80024d <__brkval>
    12be:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__DATA_REGION_ORIGIN__>
    12c2:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__DATA_REGION_ORIGIN__+0x1>
    12c6:	21 15       	cp	r18, r1
    12c8:	31 05       	cpc	r19, r1
    12ca:	41 f4       	brne	.+16     	; 0x12dc <malloc+0xea>
    12cc:	2d b7       	in	r18, 0x3d	; 61
    12ce:	3e b7       	in	r19, 0x3e	; 62
    12d0:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    12d4:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    12d8:	24 1b       	sub	r18, r20
    12da:	35 0b       	sbc	r19, r21
    12dc:	e0 91 4d 02 	lds	r30, 0x024D	; 0x80024d <__brkval>
    12e0:	f0 91 4e 02 	lds	r31, 0x024E	; 0x80024e <__brkval+0x1>
    12e4:	e2 17       	cp	r30, r18
    12e6:	f3 07       	cpc	r31, r19
    12e8:	a0 f4       	brcc	.+40     	; 0x1312 <malloc+0x120>
    12ea:	2e 1b       	sub	r18, r30
    12ec:	3f 0b       	sbc	r19, r31
    12ee:	28 17       	cp	r18, r24
    12f0:	39 07       	cpc	r19, r25
    12f2:	78 f0       	brcs	.+30     	; 0x1312 <malloc+0x120>
    12f4:	ac 01       	movw	r20, r24
    12f6:	4e 5f       	subi	r20, 0xFE	; 254
    12f8:	5f 4f       	sbci	r21, 0xFF	; 255
    12fa:	24 17       	cp	r18, r20
    12fc:	35 07       	cpc	r19, r21
    12fe:	48 f0       	brcs	.+18     	; 0x1312 <malloc+0x120>
    1300:	4e 0f       	add	r20, r30
    1302:	5f 1f       	adc	r21, r31
    1304:	50 93 4e 02 	sts	0x024E, r21	; 0x80024e <__brkval+0x1>
    1308:	40 93 4d 02 	sts	0x024D, r20	; 0x80024d <__brkval>
    130c:	81 93       	st	Z+, r24
    130e:	91 93       	st	Z+, r25
    1310:	02 c0       	rjmp	.+4      	; 0x1316 <malloc+0x124>
    1312:	e0 e0       	ldi	r30, 0x00	; 0
    1314:	f0 e0       	ldi	r31, 0x00	; 0
    1316:	cf 01       	movw	r24, r30
    1318:	df 91       	pop	r29
    131a:	cf 91       	pop	r28
    131c:	1f 91       	pop	r17
    131e:	0f 91       	pop	r16
    1320:	08 95       	ret

00001322 <free>:
    1322:	cf 93       	push	r28
    1324:	df 93       	push	r29
    1326:	00 97       	sbiw	r24, 0x00	; 0
    1328:	09 f4       	brne	.+2      	; 0x132c <free+0xa>
    132a:	81 c0       	rjmp	.+258    	; 0x142e <free+0x10c>
    132c:	fc 01       	movw	r30, r24
    132e:	32 97       	sbiw	r30, 0x02	; 2
    1330:	13 82       	std	Z+3, r1	; 0x03
    1332:	12 82       	std	Z+2, r1	; 0x02
    1334:	a0 91 4f 02 	lds	r26, 0x024F	; 0x80024f <__flp>
    1338:	b0 91 50 02 	lds	r27, 0x0250	; 0x800250 <__flp+0x1>
    133c:	10 97       	sbiw	r26, 0x00	; 0
    133e:	81 f4       	brne	.+32     	; 0x1360 <free+0x3e>
    1340:	20 81       	ld	r18, Z
    1342:	31 81       	ldd	r19, Z+1	; 0x01
    1344:	82 0f       	add	r24, r18
    1346:	93 1f       	adc	r25, r19
    1348:	20 91 4d 02 	lds	r18, 0x024D	; 0x80024d <__brkval>
    134c:	30 91 4e 02 	lds	r19, 0x024E	; 0x80024e <__brkval+0x1>
    1350:	28 17       	cp	r18, r24
    1352:	39 07       	cpc	r19, r25
    1354:	51 f5       	brne	.+84     	; 0x13aa <free+0x88>
    1356:	f0 93 4e 02 	sts	0x024E, r31	; 0x80024e <__brkval+0x1>
    135a:	e0 93 4d 02 	sts	0x024D, r30	; 0x80024d <__brkval>
    135e:	67 c0       	rjmp	.+206    	; 0x142e <free+0x10c>
    1360:	ed 01       	movw	r28, r26
    1362:	20 e0       	ldi	r18, 0x00	; 0
    1364:	30 e0       	ldi	r19, 0x00	; 0
    1366:	ce 17       	cp	r28, r30
    1368:	df 07       	cpc	r29, r31
    136a:	40 f4       	brcc	.+16     	; 0x137c <free+0x5a>
    136c:	4a 81       	ldd	r20, Y+2	; 0x02
    136e:	5b 81       	ldd	r21, Y+3	; 0x03
    1370:	9e 01       	movw	r18, r28
    1372:	41 15       	cp	r20, r1
    1374:	51 05       	cpc	r21, r1
    1376:	f1 f0       	breq	.+60     	; 0x13b4 <free+0x92>
    1378:	ea 01       	movw	r28, r20
    137a:	f5 cf       	rjmp	.-22     	; 0x1366 <free+0x44>
    137c:	d3 83       	std	Z+3, r29	; 0x03
    137e:	c2 83       	std	Z+2, r28	; 0x02
    1380:	40 81       	ld	r20, Z
    1382:	51 81       	ldd	r21, Z+1	; 0x01
    1384:	84 0f       	add	r24, r20
    1386:	95 1f       	adc	r25, r21
    1388:	c8 17       	cp	r28, r24
    138a:	d9 07       	cpc	r29, r25
    138c:	59 f4       	brne	.+22     	; 0x13a4 <free+0x82>
    138e:	88 81       	ld	r24, Y
    1390:	99 81       	ldd	r25, Y+1	; 0x01
    1392:	84 0f       	add	r24, r20
    1394:	95 1f       	adc	r25, r21
    1396:	02 96       	adiw	r24, 0x02	; 2
    1398:	91 83       	std	Z+1, r25	; 0x01
    139a:	80 83       	st	Z, r24
    139c:	8a 81       	ldd	r24, Y+2	; 0x02
    139e:	9b 81       	ldd	r25, Y+3	; 0x03
    13a0:	93 83       	std	Z+3, r25	; 0x03
    13a2:	82 83       	std	Z+2, r24	; 0x02
    13a4:	21 15       	cp	r18, r1
    13a6:	31 05       	cpc	r19, r1
    13a8:	29 f4       	brne	.+10     	; 0x13b4 <free+0x92>
    13aa:	f0 93 50 02 	sts	0x0250, r31	; 0x800250 <__flp+0x1>
    13ae:	e0 93 4f 02 	sts	0x024F, r30	; 0x80024f <__flp>
    13b2:	3d c0       	rjmp	.+122    	; 0x142e <free+0x10c>
    13b4:	e9 01       	movw	r28, r18
    13b6:	fb 83       	std	Y+3, r31	; 0x03
    13b8:	ea 83       	std	Y+2, r30	; 0x02
    13ba:	49 91       	ld	r20, Y+
    13bc:	59 91       	ld	r21, Y+
    13be:	c4 0f       	add	r28, r20
    13c0:	d5 1f       	adc	r29, r21
    13c2:	ec 17       	cp	r30, r28
    13c4:	fd 07       	cpc	r31, r29
    13c6:	61 f4       	brne	.+24     	; 0x13e0 <free+0xbe>
    13c8:	80 81       	ld	r24, Z
    13ca:	91 81       	ldd	r25, Z+1	; 0x01
    13cc:	84 0f       	add	r24, r20
    13ce:	95 1f       	adc	r25, r21
    13d0:	02 96       	adiw	r24, 0x02	; 2
    13d2:	e9 01       	movw	r28, r18
    13d4:	99 83       	std	Y+1, r25	; 0x01
    13d6:	88 83       	st	Y, r24
    13d8:	82 81       	ldd	r24, Z+2	; 0x02
    13da:	93 81       	ldd	r25, Z+3	; 0x03
    13dc:	9b 83       	std	Y+3, r25	; 0x03
    13de:	8a 83       	std	Y+2, r24	; 0x02
    13e0:	e0 e0       	ldi	r30, 0x00	; 0
    13e2:	f0 e0       	ldi	r31, 0x00	; 0
    13e4:	12 96       	adiw	r26, 0x02	; 2
    13e6:	8d 91       	ld	r24, X+
    13e8:	9c 91       	ld	r25, X
    13ea:	13 97       	sbiw	r26, 0x03	; 3
    13ec:	00 97       	sbiw	r24, 0x00	; 0
    13ee:	19 f0       	breq	.+6      	; 0x13f6 <free+0xd4>
    13f0:	fd 01       	movw	r30, r26
    13f2:	dc 01       	movw	r26, r24
    13f4:	f7 cf       	rjmp	.-18     	; 0x13e4 <free+0xc2>
    13f6:	8d 91       	ld	r24, X+
    13f8:	9c 91       	ld	r25, X
    13fa:	11 97       	sbiw	r26, 0x01	; 1
    13fc:	9d 01       	movw	r18, r26
    13fe:	2e 5f       	subi	r18, 0xFE	; 254
    1400:	3f 4f       	sbci	r19, 0xFF	; 255
    1402:	82 0f       	add	r24, r18
    1404:	93 1f       	adc	r25, r19
    1406:	20 91 4d 02 	lds	r18, 0x024D	; 0x80024d <__brkval>
    140a:	30 91 4e 02 	lds	r19, 0x024E	; 0x80024e <__brkval+0x1>
    140e:	28 17       	cp	r18, r24
    1410:	39 07       	cpc	r19, r25
    1412:	69 f4       	brne	.+26     	; 0x142e <free+0x10c>
    1414:	30 97       	sbiw	r30, 0x00	; 0
    1416:	29 f4       	brne	.+10     	; 0x1422 <free+0x100>
    1418:	10 92 50 02 	sts	0x0250, r1	; 0x800250 <__flp+0x1>
    141c:	10 92 4f 02 	sts	0x024F, r1	; 0x80024f <__flp>
    1420:	02 c0       	rjmp	.+4      	; 0x1426 <free+0x104>
    1422:	13 82       	std	Z+3, r1	; 0x03
    1424:	12 82       	std	Z+2, r1	; 0x02
    1426:	b0 93 4e 02 	sts	0x024E, r27	; 0x80024e <__brkval+0x1>
    142a:	a0 93 4d 02 	sts	0x024D, r26	; 0x80024d <__brkval>
    142e:	df 91       	pop	r29
    1430:	cf 91       	pop	r28
    1432:	08 95       	ret

00001434 <strnlen_P>:
    1434:	fc 01       	movw	r30, r24
    1436:	05 90       	lpm	r0, Z+
    1438:	61 50       	subi	r22, 0x01	; 1
    143a:	70 40       	sbci	r23, 0x00	; 0
    143c:	01 10       	cpse	r0, r1
    143e:	d8 f7       	brcc	.-10     	; 0x1436 <strnlen_P+0x2>
    1440:	80 95       	com	r24
    1442:	90 95       	com	r25
    1444:	8e 0f       	add	r24, r30
    1446:	9f 1f       	adc	r25, r31
    1448:	08 95       	ret

0000144a <memset>:
    144a:	dc 01       	movw	r26, r24
    144c:	01 c0       	rjmp	.+2      	; 0x1450 <memset+0x6>
    144e:	6d 93       	st	X+, r22
    1450:	41 50       	subi	r20, 0x01	; 1
    1452:	50 40       	sbci	r21, 0x00	; 0
    1454:	e0 f7       	brcc	.-8      	; 0x144e <memset+0x4>
    1456:	08 95       	ret

00001458 <strnlen>:
    1458:	fc 01       	movw	r30, r24
    145a:	61 50       	subi	r22, 0x01	; 1
    145c:	70 40       	sbci	r23, 0x00	; 0
    145e:	01 90       	ld	r0, Z+
    1460:	01 10       	cpse	r0, r1
    1462:	d8 f7       	brcc	.-10     	; 0x145a <strnlen+0x2>
    1464:	80 95       	com	r24
    1466:	90 95       	com	r25
    1468:	8e 0f       	add	r24, r30
    146a:	9f 1f       	adc	r25, r31
    146c:	08 95       	ret

0000146e <__ultoa_invert>:
    146e:	fa 01       	movw	r30, r20
    1470:	aa 27       	eor	r26, r26
    1472:	28 30       	cpi	r18, 0x08	; 8
    1474:	51 f1       	breq	.+84     	; 0x14ca <__ultoa_invert+0x5c>
    1476:	20 31       	cpi	r18, 0x10	; 16
    1478:	81 f1       	breq	.+96     	; 0x14da <__ultoa_invert+0x6c>
    147a:	e8 94       	clt
    147c:	6f 93       	push	r22
    147e:	6e 7f       	andi	r22, 0xFE	; 254
    1480:	6e 5f       	subi	r22, 0xFE	; 254
    1482:	7f 4f       	sbci	r23, 0xFF	; 255
    1484:	8f 4f       	sbci	r24, 0xFF	; 255
    1486:	9f 4f       	sbci	r25, 0xFF	; 255
    1488:	af 4f       	sbci	r26, 0xFF	; 255
    148a:	b1 e0       	ldi	r27, 0x01	; 1
    148c:	3e d0       	rcall	.+124    	; 0x150a <__ultoa_invert+0x9c>
    148e:	b4 e0       	ldi	r27, 0x04	; 4
    1490:	3c d0       	rcall	.+120    	; 0x150a <__ultoa_invert+0x9c>
    1492:	67 0f       	add	r22, r23
    1494:	78 1f       	adc	r23, r24
    1496:	89 1f       	adc	r24, r25
    1498:	9a 1f       	adc	r25, r26
    149a:	a1 1d       	adc	r26, r1
    149c:	68 0f       	add	r22, r24
    149e:	79 1f       	adc	r23, r25
    14a0:	8a 1f       	adc	r24, r26
    14a2:	91 1d       	adc	r25, r1
    14a4:	a1 1d       	adc	r26, r1
    14a6:	6a 0f       	add	r22, r26
    14a8:	71 1d       	adc	r23, r1
    14aa:	81 1d       	adc	r24, r1
    14ac:	91 1d       	adc	r25, r1
    14ae:	a1 1d       	adc	r26, r1
    14b0:	20 d0       	rcall	.+64     	; 0x14f2 <__ultoa_invert+0x84>
    14b2:	09 f4       	brne	.+2      	; 0x14b6 <__ultoa_invert+0x48>
    14b4:	68 94       	set
    14b6:	3f 91       	pop	r19
    14b8:	2a e0       	ldi	r18, 0x0A	; 10
    14ba:	26 9f       	mul	r18, r22
    14bc:	11 24       	eor	r1, r1
    14be:	30 19       	sub	r19, r0
    14c0:	30 5d       	subi	r19, 0xD0	; 208
    14c2:	31 93       	st	Z+, r19
    14c4:	de f6       	brtc	.-74     	; 0x147c <__ultoa_invert+0xe>
    14c6:	cf 01       	movw	r24, r30
    14c8:	08 95       	ret
    14ca:	46 2f       	mov	r20, r22
    14cc:	47 70       	andi	r20, 0x07	; 7
    14ce:	40 5d       	subi	r20, 0xD0	; 208
    14d0:	41 93       	st	Z+, r20
    14d2:	b3 e0       	ldi	r27, 0x03	; 3
    14d4:	0f d0       	rcall	.+30     	; 0x14f4 <__ultoa_invert+0x86>
    14d6:	c9 f7       	brne	.-14     	; 0x14ca <__ultoa_invert+0x5c>
    14d8:	f6 cf       	rjmp	.-20     	; 0x14c6 <__ultoa_invert+0x58>
    14da:	46 2f       	mov	r20, r22
    14dc:	4f 70       	andi	r20, 0x0F	; 15
    14de:	40 5d       	subi	r20, 0xD0	; 208
    14e0:	4a 33       	cpi	r20, 0x3A	; 58
    14e2:	18 f0       	brcs	.+6      	; 0x14ea <__ultoa_invert+0x7c>
    14e4:	49 5d       	subi	r20, 0xD9	; 217
    14e6:	31 fd       	sbrc	r19, 1
    14e8:	40 52       	subi	r20, 0x20	; 32
    14ea:	41 93       	st	Z+, r20
    14ec:	02 d0       	rcall	.+4      	; 0x14f2 <__ultoa_invert+0x84>
    14ee:	a9 f7       	brne	.-22     	; 0x14da <__ultoa_invert+0x6c>
    14f0:	ea cf       	rjmp	.-44     	; 0x14c6 <__ultoa_invert+0x58>
    14f2:	b4 e0       	ldi	r27, 0x04	; 4
    14f4:	a6 95       	lsr	r26
    14f6:	97 95       	ror	r25
    14f8:	87 95       	ror	r24
    14fa:	77 95       	ror	r23
    14fc:	67 95       	ror	r22
    14fe:	ba 95       	dec	r27
    1500:	c9 f7       	brne	.-14     	; 0x14f4 <__ultoa_invert+0x86>
    1502:	00 97       	sbiw	r24, 0x00	; 0
    1504:	61 05       	cpc	r22, r1
    1506:	71 05       	cpc	r23, r1
    1508:	08 95       	ret
    150a:	9b 01       	movw	r18, r22
    150c:	ac 01       	movw	r20, r24
    150e:	0a 2e       	mov	r0, r26
    1510:	06 94       	lsr	r0
    1512:	57 95       	ror	r21
    1514:	47 95       	ror	r20
    1516:	37 95       	ror	r19
    1518:	27 95       	ror	r18
    151a:	ba 95       	dec	r27
    151c:	c9 f7       	brne	.-14     	; 0x1510 <__ultoa_invert+0xa2>
    151e:	62 0f       	add	r22, r18
    1520:	73 1f       	adc	r23, r19
    1522:	84 1f       	adc	r24, r20
    1524:	95 1f       	adc	r25, r21
    1526:	a0 1d       	adc	r26, r0
    1528:	08 95       	ret

0000152a <_exit>:
    152a:	f8 94       	cli

0000152c <__stop_program>:
    152c:	ff cf       	rjmp	.-2      	; 0x152c <__stop_program>
