\hypertarget{ltemc-nxp-sc16is_8h}{}\doxysection{C\+:/\+Users/\+Greg\+Terrell/\+Documents/\+Code\+Dev/\+Arduino/libraries/\+Loo\+UQ-\/\+LTEm\+C/src/ltemc-\/nxp-\/sc16is.h File Reference}
\label{ltemc-nxp-sc16is_8h}\index{C:/Users/GregTerrell/Documents/CodeDev/Arduino/libraries/LooUQ-\/LTEmC/src/ltemc-\/nxp-\/sc16is.h@{C:/Users/GregTerrell/Documents/CodeDev/Arduino/libraries/LooUQ-\/LTEmC/src/ltemc-\/nxp-\/sc16is.h}}
{\ttfamily \#include $<$stddef.\+h$>$}\newline
{\ttfamily \#include $<$stdint.\+h$>$}\newline
{\ttfamily \#include $<$stdbool.\+h$>$}\newline
{\ttfamily \#include \char`\"{}ltemc-\/types.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}platform/lq\+Platform-\/spi.\+h\char`\"{}}\newline
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
union \mbox{\hyperlink{union_____s_c16_i_s7xx__reg__addr__byte____}{\+\_\+\+\_\+\+SC16\+IS7xx\+\_\+reg\+\_\+addr\+\_\+byte\+\_\+\+\_\+}}
\begin{DoxyCompactList}\small\item\em SC16\+IS741A First SPI byte for register addressing. \end{DoxyCompactList}\item 
union \mbox{\hyperlink{union_____s_c16_i_s7xx__reg__payload____}{\+\_\+\+\_\+\+SC16\+IS7xx\+\_\+reg\+\_\+payload\+\_\+\+\_\+}}
\begin{DoxyCompactList}\small\item\em SC16\+IS741A SPI bytes containing address and register value. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{ltemc-nxp-sc16is_8h_a5ba47461c499f1c25350ec26b2fd70cd}{DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG}}(REG\+\_\+\+NAME,  REG\+\_\+\+BITS)
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a2d85ebc0a8cb851cbfd125d4d7613833}\label{ltemc-nxp-sc16is_8h_a2d85ebc0a8cb851cbfd125d4d7613833}} 
typedef const uint8\+\_\+t {\bfseries ro8}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a3a3190f88e82e5b73c014a753594afc9}\label{ltemc-nxp-sc16is_8h_a3a3190f88e82e5b73c014a753594afc9}} 
typedef uint8\+\_\+t {\bfseries rw8}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a3e7934b9d696b499d7a5ee972aaae7bd}\label{ltemc-nxp-sc16is_8h_a3e7934b9d696b499d7a5ee972aaae7bd}} 
typedef enum \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6}{SC16\+IS7xx\+\_\+reg\+Addr\+\_\+tag}} {\bfseries SC16\+IS7xx\+\_\+reg\+Addr\+\_\+t}
\begin{DoxyCompactList}\small\item\em NXP SC16\+IS740/750/760/741 register addresses, for details about registers see the NXP SC16\+IS740/750/760 data sheet.\+NXP SC16\+IS740/750/760/741 register addresses, for details about registers see the NXP SC16\+IS740/750/760 data sheet. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a80dca3b6c9389349664cb818df639eb3}\label{ltemc-nxp-sc16is_8h_a80dca3b6c9389349664cb818df639eb3}} 
typedef enum \mbox{\hyperlink{ltemc-nxp-sc16is_8h_a76b0b9d740bca0aceb6b54b882fe9faf}{sc16\+IS7xx\+\_\+\+Fifo\+Reset\+Action\+\_\+tag}} {\bfseries sc16\+IS7xx\+\_\+\+Fifo\+Reset\+Action\+\_\+t}
\begin{DoxyCompactList}\small\item\em SC16\+IS7xx FIFO buffer reset actions. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_abcc87a40ee577dd8ee36374ccbfbfb49}\label{ltemc-nxp-sc16is_8h_abcc87a40ee577dd8ee36374ccbfbfb49}} 
enum {\bfseries SC16\+IS7xx\+\_\+\+\_\+constants} \{ \newline
{\bfseries SC16\+IS7xx\+\_\+\+\_\+\+DLL\+\_\+baud\+Clock\+Divisor\+LOW} = 0x04U
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+DLH\+\_\+baud\+Clock\+Divisor\+HIGH} = 0x00U
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+LCR\+\_\+\+UARTframing} = 0x03U
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+LCR\+\_\+break} = 0x40U
, \newline
{\bfseries SC16\+IS7xx\+\_\+\+\_\+\+FCR\+\_\+\+BASIC\+\_\+\+MODE} = 0x\+B7U
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+FCR\+\_\+\+IOP\+\_\+\+FIFO\+\_\+\+ENABLE} = 0x\+B1U
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+FCR\+\_\+\+IOP\+\_\+\+RX\+\_\+\+FLUSH} = 0x02U
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+FCR\+\_\+\+IOP\+\_\+\+TX\+\_\+\+FLUSH} = 0x04U
, \newline
{\bfseries SC16\+IS7xx\+\_\+\+\_\+\+FIFO\+\_\+buffer\+Sz} = 0x40
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+FIFO\+\_\+read\+RnW} = 0x01
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+FIFO\+\_\+write\+RnW} = 0x00
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+LCR\+\_\+\+REGSET\+\_\+general} = 0x00
, \newline
{\bfseries SC16\+IS7xx\+\_\+\+\_\+\+LCR\+\_\+\+REGSET\+\_\+special} = 0x80
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+LCR\+\_\+\+REGSET\+\_\+enhanced} = 0x\+BF
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+HW\+\_\+reset\+Delay} = 1U
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+SW\+\_\+reset\+Mask} = 0x08
, \newline
{\bfseries SC16\+IS7xx\+\_\+\+\_\+\+LSR\+\_\+\+RHR\+\_\+data\+Ready} = 0x01U
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+LSR\+\_\+\+THR\+\_\+empty} = 0x02U
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+LSR\+\_\+\+FIFO\+\_\+data\+Error} = 0x80U
, {\bfseries SC16\+IS7xx\+\_\+\+\_\+\+LSR\+\_\+\+FIFO\+\_\+overrun} = 0x02U
 \}
\item 
enum \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6}{SC16\+IS7xx\+\_\+reg\+Addr\+\_\+tag}} \{ \newline
\mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a70d9e3415cb550db7855ef2cfdfc6204}{SC16\+IS7xx\+\_\+\+FIFO\+\_\+reg\+Addr}} = 0x00U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a0218b2ad84ea2264935dda52b6f79366}{SC16\+IS7xx\+\_\+\+IER\+\_\+reg\+Addr}} = 0x01U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6aeb33ac136b890c2ffc82e0ce47d21e1a}{SC16\+IS7xx\+\_\+\+FCR\+\_\+reg\+Addr}} = 0x02U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a9be7486269581ac1c5709da899d9a40b}{SC16\+IS7xx\+\_\+\+IIR\+\_\+reg\+Addr}} = 0x02U
, \newline
\mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6ac32fa33ce97cc520efc5c36d1a0d09fe}{SC16\+IS7xx\+\_\+\+LCR\+\_\+reg\+Addr}} = 0x03U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a8d15777e98c57e6e95da37925f476b49}{SC16\+IS7xx\+\_\+\+MCR\+\_\+reg\+Addr}} = 0x04U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a3617ea90e3b954e2428a40d444887a15}{SC16\+IS7xx\+\_\+\+LSR\+\_\+reg\+Addr}} = 0x05U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6ace3deb1a5f739c0586e78cff14ae5c4a}{SC16\+IS7xx\+\_\+\+MSR\+\_\+reg\+Addr}} = 0x06U
, \newline
\mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a861d21d400aaff48b440f7ec21c53fe6}{SC16\+IS7xx\+\_\+\+SPR\+\_\+reg\+Addr}} = 0x07U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a22d4575c549270eeb38f255781f794c1}{SC16\+IS7xx\+\_\+\+TCR\+\_\+reg\+Addr}} = 0x06U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a011791a6d53faf63c78aa740e2bcc884}{SC16\+IS7xx\+\_\+\+TLR\+\_\+reg\+Addr}} = 0x07U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a63158f535876909aea419ebbc1820240}{SC16\+IS7xx\+\_\+\+TXLVL\+\_\+reg\+Addr}} = 0x08U
, \newline
\mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6ae7cca8b43770662a043ba73119a0d1de}{SC16\+IS7xx\+\_\+\+RXLVL\+\_\+reg\+Addr}} = 0x09U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6adfc97d546c9dc0f861924056bc500846}{SC16\+IS7xx\+\_\+\+UARTRST\+\_\+reg\+Addr}} = 0x0\+EU
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6ad57395bcb83b7fa439768bb1bcf0821b}{SC16\+IS7xx\+\_\+\+EFCR\+\_\+reg\+Addr}} = 0x0\+FU
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a30270b11e76567693d072a6e7b1d317c}{SC16\+IS7xx\+\_\+\+DLL\+\_\+reg\+Addr}} = 0x00U
, \newline
\mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6aed9070af7bae0f017849294241091516}{SC16\+IS7xx\+\_\+\+DLH\+\_\+reg\+Addr}} = 0x01U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a8d8d53699c0e79892c3919d80c0c4be4}{SC16\+IS7xx\+\_\+\+EFR\+\_\+reg\+Addr}} = 0x02U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a06555da463c49b0e2c93934d79f25064}{SC16\+IS7xx\+\_\+\+XON1\+\_\+reg\+Addr}} = 0x04U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a197d047f895f2760d51cd2411fae06b4}{SC16\+IS7xx\+\_\+\+XON2\+\_\+reg\+Addr}} = 0x05U
, \newline
\mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a25cd55245ddce6d741f1487dbdd7e300}{SC16\+IS7xx\+\_\+\+XOFF1\+\_\+reg\+Addr}} = 0x06U
, \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a445f911ab5350b7fdd4a5f1df33eafe8}{SC16\+IS7xx\+\_\+\+XOFF2\+\_\+reg\+Addr}} = 0x07U
 \}
\begin{DoxyCompactList}\small\item\em NXP SC16\+IS740/750/760/741 register addresses, for details about registers see the NXP SC16\+IS740/750/760 data sheet.\+NXP SC16\+IS740/750/760/741 register addresses, for details about registers see the NXP SC16\+IS740/750/760 data sheet. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a76b0b9d740bca0aceb6b54b882fe9faf}\label{ltemc-nxp-sc16is_8h_a76b0b9d740bca0aceb6b54b882fe9faf}} 
enum \mbox{\hyperlink{ltemc-nxp-sc16is_8h_a76b0b9d740bca0aceb6b54b882fe9faf}{sc16\+IS7xx\+\_\+\+Fifo\+Reset\+Action\+\_\+tag}} \{ {\bfseries SC16\+IS7xx\+\_\+\+FIFO\+\_\+reset\+Action\+Rx} = 0x02U
, {\bfseries SC16\+IS7xx\+\_\+\+FIFO\+\_\+reset\+Action\+Tx} = 0x04U
, {\bfseries SC16\+IS7xx\+\_\+\+FIFO\+\_\+reset\+Action\+Rx\+Tx} = 0x06U
 \}
\begin{DoxyCompactList}\small\item\em SC16\+IS7xx FIFO buffer reset actions. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af467577a721003552073f7b7b1a0d8a2}\label{ltemc-nxp-sc16is_8h_af467577a721003552073f7b7b1a0d8a2}} 
enum {\bfseries SC16\+IS7xx\+\_\+fcr\+\_\+tx\+\_\+trigger\+\_\+val} \{ {\bfseries TX\+\_\+\+LVL\+\_\+8\+SPACES} = 0b00U
, {\bfseries TX\+\_\+\+LVL\+\_\+16\+SPACES} = 0b01U
, {\bfseries TX\+\_\+\+LVL\+\_\+32\+SPACES} = 0b10U
, {\bfseries TX\+\_\+\+LVL\+\_\+56\+SPACES} = 0b11U
 \}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a381d0ca0743266e58af7efc5ae36d546}\label{ltemc-nxp-sc16is_8h_a381d0ca0743266e58af7efc5ae36d546}} 
enum {\bfseries SC16\+IS7xx\+\_\+fcr\+\_\+rx\+\_\+trigger\+\_\+val} \{ {\bfseries RX\+\_\+\+LVL\+\_\+8\+CHARS} = 0b00U
, {\bfseries RX\+\_\+\+LVL\+\_\+16\+CHARS} = 0b01U
, {\bfseries RX\+\_\+\+LVL\+\_\+56\+CHARS} = 0b10U
, {\bfseries RX\+\_\+\+LVL\+\_\+60\+CHARS} = 0b11U
 \}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a06d1f94f3a146c7556a0fdfe985d001b}\label{ltemc-nxp-sc16is_8h_a06d1f94f3a146c7556a0fdfe985d001b}} 
enum \mbox{\hyperlink{ltemc-nxp-sc16is_8h_a06d1f94f3a146c7556a0fdfe985d001b}{SC16\+IS7xx\+\_\+irq\+\_\+priority\+\_\+val}} \{ \newline
{\bfseries IRQ\+\_\+1\+\_\+\+RCVR\+\_\+\+STATUS\+\_\+\+ERROR} = 0x03U
, {\bfseries IRQ\+\_\+2\+\_\+\+RCVR\+\_\+\+TIMEOUT} = 0x06U
, {\bfseries IRQ\+\_\+2\+\_\+\+RCVR\+\_\+\+RHR} = 0x02U
, {\bfseries IRQ\+\_\+3\+\_\+\+XMIT\+\_\+\+THR} = 0x01U
, \newline
{\bfseries IRQ\+\_\+4\+\_\+\+MODEM} = 0x00U
, {\bfseries IRQ\+\_\+6\+\_\+\+XOFF} = 0x08U
, {\bfseries IRQ\+\_\+7\+\_\+\+CTSRTS} = 0x10U
 \}
\begin{DoxyCompactList}\small\item\em Decode for Interrupt indicator register priority bits. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{ltemc-nxp-sc16is_8h_a3b724419b5ca02670e2c38d54be48c06}{DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG}} (IER, rw8 RHR\+\_\+\+DATA\+\_\+\+AVAIL\+\_\+\+INT\+\_\+\+EN \+:1;rw8 THR\+\_\+\+EMPTY\+\_\+\+INT\+\_\+\+EN \+:1;rw8 RECEIVE\+\_\+\+LINE\+\_\+\+STAT\+\_\+\+INT\+\_\+\+EN \+:1;rw8 MDM\+\_\+\+STAT\+\_\+\+INT\+\_\+\+EN \+:1;rw8 SLP\+\_\+\+MODE\+\_\+\+EN \+:1;rw8 n\+XOFF\+\_\+\+INT\+\_\+\+EN \+:1;rw8 n\+RTS\+\_\+\+INT\+\_\+\+EN \+:1;rw8 n\+CTS\+\_\+\+INT\+\_\+\+EN \+:1;) DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG(FCR
\begin{DoxyCompactList}\small\item\em Interrupt enable register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{ltemc-nxp-sc16is_8h_ae81d36aee4801884aa5fe7b05c21b15e}{DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG}} (IIR, ro8 IRQ\+\_\+n\+PENDING \+:1;ro8 IRQ\+\_\+\+SOURCE \+:5;ro8 FIFO\+\_\+\+EN \+:2;) DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG(LCR
\begin{DoxyCompactList}\small\item\em Interrupt indicator register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{ltemc-nxp-sc16is_8h_a935c2e417a3011416be3bcee805a3b08}{DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG}} (MCR, ro8 \+:1;rw8 n\+RTS \+:1;rw8 TCR\+\_\+\+TLR\+\_\+\+EN \+:1;ro8 \+:1;rw8 LOOPBACK\+\_\+\+EN \+:1;rw8 XON\+\_\+\+ANY \+:1;rw8 IRDA\+\_\+\+MODE\+\_\+\+EN \+:1;rw8 CLOCK\+\_\+\+DIVISOR \+:1;) DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG(LSR
\begin{DoxyCompactList}\small\item\em Modem control register. \end{DoxyCompactList}\item 
\mbox{\hyperlink{ltemc-nxp-sc16is_8h_a68112d08e1d0bc516ce514a90c4385a9}{DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG}} (MSR, ro8 DELTA\+\_\+\+CTS \+:1;ro8 \+:3;ro8 CTS \+:1;ro8 \+:3;) DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG(SPR
\begin{DoxyCompactList}\small\item\em Modem status register. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a4e17126cc910103910945892399ed5b1}\label{ltemc-nxp-sc16is_8h_a4e17126cc910103910945892399ed5b1}} 
{\bfseries DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG} (UARTRST, ro8 \+:3;rw8 UART\+\_\+\+SWRST \+:1;) DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG(EFCR
\begin{DoxyCompactList}\small\item\em UART software reset. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a758dcace21d1e658dc6f8cfbf1576214}\label{ltemc-nxp-sc16is_8h_a758dcace21d1e658dc6f8cfbf1576214}} 
{\bfseries DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG} (TLR, rw8 TX\+\_\+\+TRIGGER\+\_\+\+LVL \+:4;rw8 RX\+\_\+\+TRIGGER\+\_\+\+LVL \+:4;) DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG(EFR
\begin{DoxyCompactList}\small\item\em Modem status register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{ltemc-nxp-sc16is_8h_a828934bda4ffacd5a3f8300f7bab356f}{SC16\+IS7xx\+\_\+start}} ()
\begin{DoxyCompactList}\small\item\em Configure base NXP bridge settings\+: reset (opt), FIFO, trigger levels (no trig IRQ yet), baud and framing. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{ltemc-nxp-sc16is_8h_adada1b94043722438018bc74f784c81f}{SC16\+IS7xx\+\_\+enable\+Irq\+Mode}} ()
\begin{DoxyCompactList}\small\item\em Enable IRQ servicing for communications between SC16\+IS741 and BG96. \end{DoxyCompactList}\item 
bool \mbox{\hyperlink{ltemc-nxp-sc16is_8h_a8ccfb7663d4ca7cee5335eb97f06e9ab}{SC16\+IS7xx\+\_\+is\+Available}} ()
\begin{DoxyCompactList}\small\item\em Perform simple write/read using SC16\+IS741A scratchpad register. Used to test SPI communications. \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{ltemc-nxp-sc16is_8h_a209d8785c37ccbc531eb37a73feb60a8}{SC16\+IS7xx\+\_\+read\+Reg}} (uint8\+\_\+t reg\+\_\+addr)
\begin{DoxyCompactList}\small\item\em Read from a SC16\+IS741A bridge register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{ltemc-nxp-sc16is_8h_a69ada6721796577cc4910900f5273118}{SC16\+IS7xx\+\_\+write\+Reg}} (uint8\+\_\+t reg\+\_\+addr, uint8\+\_\+t reg\+\_\+data)
\begin{DoxyCompactList}\small\item\em Write to a SC16\+IS741A bridge register. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{ltemc-nxp-sc16is_8h_a13241994787ce057d96658b47366d76f}{SC16\+IS7xx\+\_\+read}} (void $\ast$dest, uint8\+\_\+t dest\+\_\+len)
\begin{DoxyCompactList}\small\item\em Reads through the SC16\+IS741A bridge (its RX FIFO) \end{DoxyCompactList}\item 
void \mbox{\hyperlink{ltemc-nxp-sc16is_8h_a6292427dfbc749bc8e12fadb16b7f25d}{SC16\+IS7xx\+\_\+write}} (const void $\ast$src, uint8\+\_\+t src\+\_\+len)
\begin{DoxyCompactList}\small\item\em Write through the SC16\+IS741A bridge. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{ltemc-nxp-sc16is_8h_a146c0f112933b81e851f398746a06e6c}{SC16\+IS7xx\+\_\+reset\+Fifo}} (\mbox{\hyperlink{ltemc-nxp-sc16is_8h_a80dca3b6c9389349664cb818df639eb3}{sc16\+IS7xx\+\_\+\+Fifo\+Reset\+Action\+\_\+t}} reset\+Action)
\begin{DoxyCompactList}\small\item\em Perform reset on bridge FIFO. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af179c6e75e2190c69a232d478de1ce98}\label{ltemc-nxp-sc16is_8h_af179c6e75e2190c69a232d478de1ce98}} 
void {\bfseries SC16\+IS7xx\+\_\+send\+Break} ()
\begin{DoxyCompactList}\small\item\em Perform reset on bridge FIFO. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af40dfcf2e05c938cba3c9744491b330c}\label{ltemc-nxp-sc16is_8h_af40dfcf2e05c938cba3c9744491b330c}} 
void {\bfseries SC16\+IS7xx\+\_\+flush\+Rx\+Fifo} ()
\begin{DoxyCompactList}\small\item\em Flush contents of RX FIFO. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a6333f649741936c484fa1a7fa3c96859}\label{ltemc-nxp-sc16is_8h_a6333f649741936c484fa1a7fa3c96859}} 
void {\bfseries SC16\+IS7xx\+\_\+\+\_\+display\+Fifo\+Status} (const char $\ast$disp\+Msg)
\begin{DoxyCompactList}\small\item\em DEBUG\+: Show FIFO buffers fill level. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a4c97a26393ae88ade1599bb906d2c7f3}\label{ltemc-nxp-sc16is_8h_a4c97a26393ae88ade1599bb906d2c7f3}} 
rw8 {\bfseries FIFO\+\_\+\+EN}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_ad9ed8898e7d20f5934d1a4a0ea3d9655}\label{ltemc-nxp-sc16is_8h_ad9ed8898e7d20f5934d1a4a0ea3d9655}} 
rw8 {\bfseries RX\+\_\+\+FIFO\+\_\+\+RST}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a39c1fed3e8f74ce0a7f9f36d61b4b4b8}\label{ltemc-nxp-sc16is_8h_a39c1fed3e8f74ce0a7f9f36d61b4b4b8}} 
rw8 {\bfseries TX\+\_\+\+FIFO\+\_\+\+RST}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a2c9c8133ee16e0f206bdf4920f0950af}\label{ltemc-nxp-sc16is_8h_a2c9c8133ee16e0f206bdf4920f0950af}} 
ro8 {\bfseries \+\_\+\+\_\+pad0\+\_\+\+\_\+}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_aaa1751f5ef0832f47f1cf68add30f843}\label{ltemc-nxp-sc16is_8h_aaa1751f5ef0832f47f1cf68add30f843}} 
rw8 {\bfseries TX\+\_\+\+TRIGGER\+\_\+\+LVL}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_aa3d049dd67e3454650020072880b16d2}\label{ltemc-nxp-sc16is_8h_aa3d049dd67e3454650020072880b16d2}} 
rw8 {\bfseries RX\+\_\+\+TRIGGER\+\_\+\+LVL}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_abcb9d86a70811f9ea595a8ce176c2a07}\label{ltemc-nxp-sc16is_8h_abcb9d86a70811f9ea595a8ce176c2a07}} 
rw8 {\bfseries WORD\+\_\+\+LEN}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_abcf8205c9a5a0e895c25312d99e5c9a5}\label{ltemc-nxp-sc16is_8h_abcf8205c9a5a0e895c25312d99e5c9a5}} 
rw8 {\bfseries STOP}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_ab07ddd22ac93d5204eb1eb40d419fdd9}\label{ltemc-nxp-sc16is_8h_ab07ddd22ac93d5204eb1eb40d419fdd9}} 
rw8 {\bfseries PARITY\+\_\+\+EN}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a98d889f385d8345b06426cc32a505b8a}\label{ltemc-nxp-sc16is_8h_a98d889f385d8345b06426cc32a505b8a}} 
rw8 {\bfseries EVEN\+\_\+\+PARITY}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_aa3f45d8a6aad7a70af07cd07b967cc9a}\label{ltemc-nxp-sc16is_8h_aa3f45d8a6aad7a70af07cd07b967cc9a}} 
rw8 {\bfseries SET\+\_\+\+PARITY}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_ac3357c425911be2f9872eb2e9f21b6f4}\label{ltemc-nxp-sc16is_8h_ac3357c425911be2f9872eb2e9f21b6f4}} 
rw8 {\bfseries SET\+\_\+\+BREAK}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_acd42dc3bb2dfefa64c3581cbd3ed68ac}\label{ltemc-nxp-sc16is_8h_acd42dc3bb2dfefa64c3581cbd3ed68ac}} 
rw8 {\bfseries DIVISOR\+\_\+\+LATCH\+\_\+\+EN}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_aba07d3d6fcfeca2a544fa5bf9ed7c00e}\label{ltemc-nxp-sc16is_8h_aba07d3d6fcfeca2a544fa5bf9ed7c00e}} 
ro8 {\bfseries DATA\+\_\+\+IN\+\_\+\+RECVR}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a7a34904e6e213bd6af34f75f73995b6f}\label{ltemc-nxp-sc16is_8h_a7a34904e6e213bd6af34f75f73995b6f}} 
ro8 {\bfseries OVERRUN\+\_\+\+ERROR}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_acfe561e11c6a2d57da09b2af1cb70218}\label{ltemc-nxp-sc16is_8h_acfe561e11c6a2d57da09b2af1cb70218}} 
ro8 {\bfseries PARITY\+\_\+\+ERROR}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_aa3cc4573fc5489b2c17a3dbe9dde83c1}\label{ltemc-nxp-sc16is_8h_aa3cc4573fc5489b2c17a3dbe9dde83c1}} 
ro8 {\bfseries FRAMING\+\_\+\+ERROR}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_aa21d28fcdc28b8ca77b95a0b19a9da82}\label{ltemc-nxp-sc16is_8h_aa21d28fcdc28b8ca77b95a0b19a9da82}} 
ro8 {\bfseries BREAK\+\_\+\+INT}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_aefed6f0a47aa65dfd5e70b1c19b23b3c}\label{ltemc-nxp-sc16is_8h_aefed6f0a47aa65dfd5e70b1c19b23b3c}} 
ro8 {\bfseries THR\+\_\+\+EMPTY}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af46b41b90234c1cce61c053334be51ad}\label{ltemc-nxp-sc16is_8h_af46b41b90234c1cce61c053334be51ad}} 
ro8 {\bfseries THR\+\_\+\+TSR\+\_\+\+EMPTY}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a5a5f464a718187d832f13b9b7fecdec8}\label{ltemc-nxp-sc16is_8h_a5a5f464a718187d832f13b9b7fecdec8}} 
ro8 {\bfseries FIFO\+\_\+\+DATA\+\_\+\+ERROR}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_ab6ea38dfcb975b2e6cc6cb8e6c794d6f}\label{ltemc-nxp-sc16is_8h_ab6ea38dfcb975b2e6cc6cb8e6c794d6f}} 
rw8 {\bfseries DATA}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_aa3b9420b844ce54427f2996016b0cf80}\label{ltemc-nxp-sc16is_8h_aa3b9420b844ce54427f2996016b0cf80}} 
rw8 {\bfseries MODE\+\_\+9\+BIT\+\_\+\+EN}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a622cb8926103ce9c65ee37731846a195}\label{ltemc-nxp-sc16is_8h_a622cb8926103ce9c65ee37731846a195}} 
rw8 {\bfseries RECVR\+\_\+\+DISABLE}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_ae5fe41645a8cbacafa4532199016c595}\label{ltemc-nxp-sc16is_8h_ae5fe41645a8cbacafa4532199016c595}} 
rw8 {\bfseries TRANSMITTER\+\_\+\+DISABLE}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_adcead66ebfd1da9652d08ab70bc3ceef}\label{ltemc-nxp-sc16is_8h_adcead66ebfd1da9652d08ab70bc3ceef}} 
ro8 {\bfseries \+\_\+\+\_\+pad1\+\_\+\+\_\+}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_ad991a140d501b49103ee31f756575c88}\label{ltemc-nxp-sc16is_8h_ad991a140d501b49103ee31f756575c88}} 
rw8 {\bfseries AUTO\+\_\+\+RS\+\_\+485\+\_\+\+RTS\+\_\+\+DIR\+\_\+\+CTRL}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a7151b137cfac6f2546678aab42977522}\label{ltemc-nxp-sc16is_8h_a7151b137cfac6f2546678aab42977522}} 
rw8 {\bfseries AUTO\+\_\+\+RS\+\_\+485\+\_\+\+RTS\+\_\+\+OUTPUT\+\_\+\+INV}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a737576320767176b6bf5fdf6e48b090d}\label{ltemc-nxp-sc16is_8h_a737576320767176b6bf5fdf6e48b090d}} 
ro8 {\bfseries \+\_\+\+\_\+pad2\+\_\+\+\_\+}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_ac6a77d9c064ce9fb069ad3f473f963aa}\label{ltemc-nxp-sc16is_8h_ac6a77d9c064ce9fb069ad3f473f963aa}} 
rw8 {\bfseries IRDA\+\_\+\+MODE}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_aeb79d1fca83b69a707efc8c3878e3897}\label{ltemc-nxp-sc16is_8h_aeb79d1fca83b69a707efc8c3878e3897}} 
rw8 {\bfseries SWFLOW\+\_\+\+CTRL}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_aa33c1d8532a9e06bf5b24007f1bc5e56}\label{ltemc-nxp-sc16is_8h_aa33c1d8532a9e06bf5b24007f1bc5e56}} 
rw8 {\bfseries ENHANCED\+\_\+\+FNS\+\_\+\+EN}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_aebaa51f996b1dc77d37ee5fb66b5d731}\label{ltemc-nxp-sc16is_8h_aebaa51f996b1dc77d37ee5fb66b5d731}} 
rw8 {\bfseries SPECIAL\+\_\+\+CHAR\+\_\+\+DETECT}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a62a9c2483c1803bca6812eb185104c7c}\label{ltemc-nxp-sc16is_8h_a62a9c2483c1803bca6812eb185104c7c}} 
rw8 {\bfseries AUTO\+\_\+n\+RTS}
\item 
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_ad0991f208682c610540dbc7b443f2306}\label{ltemc-nxp-sc16is_8h_ad0991f208682c610540dbc7b443f2306}} 
rw8 {\bfseries AUTO\+\_\+n\+CTS}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
\DoxyHorRuler{0}


\begin{DoxyAuthor}{Author}
Greg Terrell, Jensen Miller Loo\+UQ Incorporated
\end{DoxyAuthor}
{\bfseries{Loo\+UQ Incorporated}}~\newline
\href{mailto:answers@loouq.com}{\texttt{ answers@loouq.\+com}}~\newline
807 Airport Access Road, Suite 201, Traverse City, MI 49686 USA~\newline
~\newline
Copyright (c) 2020-\/2023 Loo\+UQ Incorporated.~\newline
This project is released under the GPL-\/3.\+0 License.

\DoxyHorRuler{0}
 \begin{DoxyVerb}This project is released under the GPL-3.0 License.

This program is free software: you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation, either version 3 of the License, or
(at your option) any later version.

This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with this program.  If not, see <https://www.gnu.org/licenses/>.
\end{DoxyVerb}
 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a5ba47461c499f1c25350ec26b2fd70cd}\label{ltemc-nxp-sc16is_8h_a5ba47461c499f1c25350ec26b2fd70cd}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!DEF\_SC16IS7xx\_REG@{DEF\_SC16IS7xx\_REG}}
\index{DEF\_SC16IS7xx\_REG@{DEF\_SC16IS7xx\_REG}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{DEF\_SC16IS7xx\_REG}{DEF\_SC16IS7xx\_REG}}
{\footnotesize\ttfamily \#define DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG(\begin{DoxyParamCaption}\item[{}]{REG\+\_\+\+NAME,  }\item[{}]{REG\+\_\+\+BITS }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\textcolor{keyword}{typedef}\ \textcolor{keyword}{union\ \ \ \ }\(\backslash\)}
\DoxyCodeLine{\{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \textcolor{keyword}{struct\ }\{\ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ REG\_BITS\ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \};\ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ uint8\_t\ reg;\ \(\backslash\)}
\DoxyCodeLine{\}\ SC16IS7xx\_\#\#REG\_NAME;}

\end{DoxyCode}


\doxysubsection{Enumeration Type Documentation}
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_regAddr\_tag@{SC16IS7xx\_regAddr\_tag}}
\index{SC16IS7xx\_regAddr\_tag@{SC16IS7xx\_regAddr\_tag}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{SC16IS7xx\_regAddr\_tag}{SC16IS7xx\_regAddr\_tag}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6}{SC16\+IS7xx\+\_\+reg\+Addr\+\_\+tag}}}



NXP SC16\+IS740/750/760/741 register addresses, for details about registers see the NXP SC16\+IS740/750/760 data sheet.\+NXP SC16\+IS740/750/760/741 register addresses, for details about registers see the NXP SC16\+IS740/750/760 data sheet. 

\begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_FIFO\_regAddr@{SC16IS7xx\_FIFO\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_FIFO\_regAddr@{SC16IS7xx\_FIFO\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a70d9e3415cb550db7855ef2cfdfc6204}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a70d9e3415cb550db7855ef2cfdfc6204}} 
SC16\+IS7xx\+\_\+\+FIFO\+\_\+reg\+Addr&FIFO data register, accesses the TX/\+RX buffers. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_IER\_regAddr@{SC16IS7xx\_IER\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_IER\_regAddr@{SC16IS7xx\_IER\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a0218b2ad84ea2264935dda52b6f79366}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a0218b2ad84ea2264935dda52b6f79366}} 
SC16\+IS7xx\+\_\+\+IER\+\_\+reg\+Addr&Interrupt enable register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_FCR\_regAddr@{SC16IS7xx\_FCR\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_FCR\_regAddr@{SC16IS7xx\_FCR\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6aeb33ac136b890c2ffc82e0ce47d21e1a}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6aeb33ac136b890c2ffc82e0ce47d21e1a}} 
SC16\+IS7xx\+\_\+\+FCR\+\_\+reg\+Addr&Frame control register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_IIR\_regAddr@{SC16IS7xx\_IIR\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_IIR\_regAddr@{SC16IS7xx\_IIR\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a9be7486269581ac1c5709da899d9a40b}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a9be7486269581ac1c5709da899d9a40b}} 
SC16\+IS7xx\+\_\+\+IIR\+\_\+reg\+Addr&Interrupt identification register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_LCR\_regAddr@{SC16IS7xx\_LCR\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_LCR\_regAddr@{SC16IS7xx\_LCR\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6ac32fa33ce97cc520efc5c36d1a0d09fe}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6ac32fa33ce97cc520efc5c36d1a0d09fe}} 
SC16\+IS7xx\+\_\+\+LCR\+\_\+reg\+Addr&Line control register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_MCR\_regAddr@{SC16IS7xx\_MCR\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_MCR\_regAddr@{SC16IS7xx\_MCR\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a8d15777e98c57e6e95da37925f476b49}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a8d15777e98c57e6e95da37925f476b49}} 
SC16\+IS7xx\+\_\+\+MCR\+\_\+reg\+Addr&Modem control register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_LSR\_regAddr@{SC16IS7xx\_LSR\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_LSR\_regAddr@{SC16IS7xx\_LSR\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a3617ea90e3b954e2428a40d444887a15}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a3617ea90e3b954e2428a40d444887a15}} 
SC16\+IS7xx\+\_\+\+LSR\+\_\+reg\+Addr&Line state register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_MSR\_regAddr@{SC16IS7xx\_MSR\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_MSR\_regAddr@{SC16IS7xx\_MSR\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6ace3deb1a5f739c0586e78cff14ae5c4a}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6ace3deb1a5f739c0586e78cff14ae5c4a}} 
SC16\+IS7xx\+\_\+\+MSR\+\_\+reg\+Addr&Modem status register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_SPR\_regAddr@{SC16IS7xx\_SPR\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_SPR\_regAddr@{SC16IS7xx\_SPR\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a861d21d400aaff48b440f7ec21c53fe6}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a861d21d400aaff48b440f7ec21c53fe6}} 
SC16\+IS7xx\+\_\+\+SPR\+\_\+reg\+Addr&Scratchpad register (test loopback) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_TCR\_regAddr@{SC16IS7xx\_TCR\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_TCR\_regAddr@{SC16IS7xx\_TCR\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a22d4575c549270eeb38f255781f794c1}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a22d4575c549270eeb38f255781f794c1}} 
SC16\+IS7xx\+\_\+\+TCR\+\_\+reg\+Addr&Transmission control register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_TLR\_regAddr@{SC16IS7xx\_TLR\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_TLR\_regAddr@{SC16IS7xx\_TLR\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a011791a6d53faf63c78aa740e2bcc884}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a011791a6d53faf63c78aa740e2bcc884}} 
SC16\+IS7xx\+\_\+\+TLR\+\_\+reg\+Addr&Trigger level register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_TXLVL\_regAddr@{SC16IS7xx\_TXLVL\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_TXLVL\_regAddr@{SC16IS7xx\_TXLVL\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a63158f535876909aea419ebbc1820240}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a63158f535876909aea419ebbc1820240}} 
SC16\+IS7xx\+\_\+\+TXLVL\+\_\+reg\+Addr&TX level register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_RXLVL\_regAddr@{SC16IS7xx\_RXLVL\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_RXLVL\_regAddr@{SC16IS7xx\_RXLVL\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6ae7cca8b43770662a043ba73119a0d1de}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6ae7cca8b43770662a043ba73119a0d1de}} 
SC16\+IS7xx\+\_\+\+RXLVL\+\_\+reg\+Addr&RX level register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_UARTRST\_regAddr@{SC16IS7xx\_UARTRST\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_UARTRST\_regAddr@{SC16IS7xx\_UARTRST\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6adfc97d546c9dc0f861924056bc500846}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6adfc97d546c9dc0f861924056bc500846}} 
SC16\+IS7xx\+\_\+\+UARTRST\+\_\+reg\+Addr&UART reset. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_EFCR\_regAddr@{SC16IS7xx\_EFCR\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_EFCR\_regAddr@{SC16IS7xx\_EFCR\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6ad57395bcb83b7fa439768bb1bcf0821b}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6ad57395bcb83b7fa439768bb1bcf0821b}} 
SC16\+IS7xx\+\_\+\+EFCR\+\_\+reg\+Addr&Extra features register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_DLL\_regAddr@{SC16IS7xx\_DLL\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_DLL\_regAddr@{SC16IS7xx\_DLL\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a30270b11e76567693d072a6e7b1d317c}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a30270b11e76567693d072a6e7b1d317c}} 
SC16\+IS7xx\+\_\+\+DLL\+\_\+reg\+Addr&Divisor latch register (LSB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_DLH\_regAddr@{SC16IS7xx\_DLH\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_DLH\_regAddr@{SC16IS7xx\_DLH\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6aed9070af7bae0f017849294241091516}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6aed9070af7bae0f017849294241091516}} 
SC16\+IS7xx\+\_\+\+DLH\+\_\+reg\+Addr&Divisor latch register (MSB) \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_EFR\_regAddr@{SC16IS7xx\_EFR\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_EFR\_regAddr@{SC16IS7xx\_EFR\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a8d8d53699c0e79892c3919d80c0c4be4}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a8d8d53699c0e79892c3919d80c0c4be4}} 
SC16\+IS7xx\+\_\+\+EFR\+\_\+reg\+Addr&Enhanced features register. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_XON1\_regAddr@{SC16IS7xx\_XON1\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_XON1\_regAddr@{SC16IS7xx\_XON1\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a06555da463c49b0e2c93934d79f25064}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a06555da463c49b0e2c93934d79f25064}} 
SC16\+IS7xx\+\_\+\+XON1\+\_\+reg\+Addr&XON-\/1 word. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_XON2\_regAddr@{SC16IS7xx\_XON2\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_XON2\_regAddr@{SC16IS7xx\_XON2\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a197d047f895f2760d51cd2411fae06b4}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a197d047f895f2760d51cd2411fae06b4}} 
SC16\+IS7xx\+\_\+\+XON2\+\_\+reg\+Addr&XON-\/2 word. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_XOFF1\_regAddr@{SC16IS7xx\_XOFF1\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_XOFF1\_regAddr@{SC16IS7xx\_XOFF1\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a25cd55245ddce6d741f1487dbdd7e300}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a25cd55245ddce6d741f1487dbdd7e300}} 
SC16\+IS7xx\+\_\+\+XOFF1\+\_\+reg\+Addr&XOFF-\/1 word. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{SC16IS7xx\_XOFF2\_regAddr@{SC16IS7xx\_XOFF2\_regAddr}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_XOFF2\_regAddr@{SC16IS7xx\_XOFF2\_regAddr}}}\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a445f911ab5350b7fdd4a5f1df33eafe8}\label{ltemc-nxp-sc16is_8h_af8db8bc181d7125d84d6682759a1faa6a445f911ab5350b7fdd4a5f1df33eafe8}} 
SC16\+IS7xx\+\_\+\+XOFF2\+\_\+reg\+Addr&XOFF-\/2 word. \\
\hline

\end{DoxyEnumFields}


\doxysubsection{Function Documentation}
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a3b724419b5ca02670e2c38d54be48c06}\label{ltemc-nxp-sc16is_8h_a3b724419b5ca02670e2c38d54be48c06}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!DEF\_SC16IS7xx\_REG@{DEF\_SC16IS7xx\_REG}}
\index{DEF\_SC16IS7xx\_REG@{DEF\_SC16IS7xx\_REG}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{DEF\_SC16IS7xx\_REG()}{DEF\_SC16IS7xx\_REG()}\hspace{0.1cm}{\footnotesize\ttfamily [1/4]}}
{\footnotesize\ttfamily DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG (\begin{DoxyParamCaption}\item[{IER}]{,  }\item[{rw8 RHR\+\_\+\+DATA\+\_\+\+AVAIL\+\_\+\+INT\+\_\+\+EN \+:1;rw8 THR\+\_\+\+EMPTY\+\_\+\+INT\+\_\+\+EN \+:1;rw8 RECEIVE\+\_\+\+LINE\+\_\+\+STAT\+\_\+\+INT\+\_\+\+EN \+:1;rw8 MDM\+\_\+\+STAT\+\_\+\+INT\+\_\+\+EN \+:1;rw8 SLP\+\_\+\+MODE\+\_\+\+EN \+:1;rw8 n\+XOFF\+\_\+\+INT\+\_\+\+EN \+:1;rw8 n\+RTS\+\_\+\+INT\+\_\+\+EN \+:1;rw8 n\+CTS\+\_\+\+INT\+\_\+\+EN \+:1;}]{ }\end{DoxyParamCaption})}



Interrupt enable register. 

FIFO control register. \mbox{\Hypertarget{ltemc-nxp-sc16is_8h_ae81d36aee4801884aa5fe7b05c21b15e}\label{ltemc-nxp-sc16is_8h_ae81d36aee4801884aa5fe7b05c21b15e}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!DEF\_SC16IS7xx\_REG@{DEF\_SC16IS7xx\_REG}}
\index{DEF\_SC16IS7xx\_REG@{DEF\_SC16IS7xx\_REG}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{DEF\_SC16IS7xx\_REG()}{DEF\_SC16IS7xx\_REG()}\hspace{0.1cm}{\footnotesize\ttfamily [2/4]}}
{\footnotesize\ttfamily DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG (\begin{DoxyParamCaption}\item[{IIR}]{,  }\item[{ro8 IRQ\+\_\+n\+PENDING \+:1;ro8 IRQ\+\_\+\+SOURCE \+:5;ro8 FIFO\+\_\+\+EN \+:2;}]{ }\end{DoxyParamCaption})}



Interrupt indicator register. 

Line control register. \mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a935c2e417a3011416be3bcee805a3b08}\label{ltemc-nxp-sc16is_8h_a935c2e417a3011416be3bcee805a3b08}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!DEF\_SC16IS7xx\_REG@{DEF\_SC16IS7xx\_REG}}
\index{DEF\_SC16IS7xx\_REG@{DEF\_SC16IS7xx\_REG}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{DEF\_SC16IS7xx\_REG()}{DEF\_SC16IS7xx\_REG()}\hspace{0.1cm}{\footnotesize\ttfamily [3/4]}}
{\footnotesize\ttfamily DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG (\begin{DoxyParamCaption}\item[{MCR}]{,  }\item[{ro8 \+:1;rw8 n\+RTS \+:1;rw8 TCR\+\_\+\+TLR\+\_\+\+EN \+:1;ro8 \+:1;rw8 LOOPBACK\+\_\+\+EN \+:1;rw8 XON\+\_\+\+ANY \+:1;rw8 IRDA\+\_\+\+MODE\+\_\+\+EN \+:1;rw8 CLOCK\+\_\+\+DIVISOR \+:1;}]{ }\end{DoxyParamCaption})}



Modem control register. 

Line status register. \mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a68112d08e1d0bc516ce514a90c4385a9}\label{ltemc-nxp-sc16is_8h_a68112d08e1d0bc516ce514a90c4385a9}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!DEF\_SC16IS7xx\_REG@{DEF\_SC16IS7xx\_REG}}
\index{DEF\_SC16IS7xx\_REG@{DEF\_SC16IS7xx\_REG}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{DEF\_SC16IS7xx\_REG()}{DEF\_SC16IS7xx\_REG()}\hspace{0.1cm}{\footnotesize\ttfamily [4/4]}}
{\footnotesize\ttfamily DEF\+\_\+\+SC16\+IS7xx\+\_\+\+REG (\begin{DoxyParamCaption}\item[{MSR}]{,  }\item[{ro8 DELTA\+\_\+\+CTS \+:1;ro8 \+:3;ro8 CTS \+:1;ro8 \+:3;}]{ }\end{DoxyParamCaption})}



Modem status register. 

Scratch pad register. \mbox{\Hypertarget{ltemc-nxp-sc16is_8h_adada1b94043722438018bc74f784c81f}\label{ltemc-nxp-sc16is_8h_adada1b94043722438018bc74f784c81f}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_enableIrqMode@{SC16IS7xx\_enableIrqMode}}
\index{SC16IS7xx\_enableIrqMode@{SC16IS7xx\_enableIrqMode}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{SC16IS7xx\_enableIrqMode()}{SC16IS7xx\_enableIrqMode()}}
{\footnotesize\ttfamily void SC16\+IS7xx\+\_\+enable\+Irq\+Mode (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Enable IRQ servicing for communications between SC16\+IS741 and BG96. 

Enable IRQ servicing for communications between SC16\+IS741 and BG96. \mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a8ccfb7663d4ca7cee5335eb97f06e9ab}\label{ltemc-nxp-sc16is_8h_a8ccfb7663d4ca7cee5335eb97f06e9ab}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_isAvailable@{SC16IS7xx\_isAvailable}}
\index{SC16IS7xx\_isAvailable@{SC16IS7xx\_isAvailable}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{SC16IS7xx\_isAvailable()}{SC16IS7xx\_isAvailable()}}
{\footnotesize\ttfamily bool SC16\+IS7xx\+\_\+is\+Available (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Perform simple write/read using SC16\+IS741A scratchpad register. Used to test SPI communications. 

Perform simple write/read using SC16\+IS741A scratchpad register. Used to test SPI communications. \mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a13241994787ce057d96658b47366d76f}\label{ltemc-nxp-sc16is_8h_a13241994787ce057d96658b47366d76f}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_read@{SC16IS7xx\_read}}
\index{SC16IS7xx\_read@{SC16IS7xx\_read}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{SC16IS7xx\_read()}{SC16IS7xx\_read()}}
{\footnotesize\ttfamily void SC16\+IS7xx\+\_\+read (\begin{DoxyParamCaption}\item[{void $\ast$}]{dest,  }\item[{uint8\+\_\+t}]{dest\+\_\+len }\end{DoxyParamCaption})}



Reads through the SC16\+IS741A bridge (its RX FIFO) 


\begin{DoxyParams}{Parameters}
{\em dest} & \mbox{[}out\mbox{]} -\/ The destination buffer \\
\hline
{\em dest\+\_\+len} & \mbox{[}in\mbox{]} -\/ The length of the destination buffer \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a209d8785c37ccbc531eb37a73feb60a8}\label{ltemc-nxp-sc16is_8h_a209d8785c37ccbc531eb37a73feb60a8}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_readReg@{SC16IS7xx\_readReg}}
\index{SC16IS7xx\_readReg@{SC16IS7xx\_readReg}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{SC16IS7xx\_readReg()}{SC16IS7xx\_readReg()}}
{\footnotesize\ttfamily uint8\+\_\+t SC16\+IS7xx\+\_\+read\+Reg (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{reg\+\_\+addr }\end{DoxyParamCaption})}



Read from a SC16\+IS741A bridge register. 


\begin{DoxyParams}{Parameters}
{\em reg\+\_\+addr} & \mbox{[}in\mbox{]} -\/ The register address \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
reg\+\_\+data -\/ Byte of data read from register 
\end{DoxyReturn}
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a146c0f112933b81e851f398746a06e6c}\label{ltemc-nxp-sc16is_8h_a146c0f112933b81e851f398746a06e6c}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_resetFifo@{SC16IS7xx\_resetFifo}}
\index{SC16IS7xx\_resetFifo@{SC16IS7xx\_resetFifo}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{SC16IS7xx\_resetFifo()}{SC16IS7xx\_resetFifo()}}
{\footnotesize\ttfamily void SC16\+IS7xx\+\_\+reset\+Fifo (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{ltemc-nxp-sc16is_8h_a80dca3b6c9389349664cb818df639eb3}{sc16\+IS7xx\+\_\+\+Fifo\+Reset\+Action\+\_\+t}}}]{reset\+Action }\end{DoxyParamCaption})}



Perform reset on bridge FIFO. 


\begin{DoxyParams}{Parameters}
{\em reset\+Action} & \mbox{[}in\mbox{]} -\/ What to reset TX, RX or both \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a828934bda4ffacd5a3f8300f7bab356f}\label{ltemc-nxp-sc16is_8h_a828934bda4ffacd5a3f8300f7bab356f}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_start@{SC16IS7xx\_start}}
\index{SC16IS7xx\_start@{SC16IS7xx\_start}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{SC16IS7xx\_start()}{SC16IS7xx\_start()}}
{\footnotesize\ttfamily void SC16\+IS7xx\+\_\+start (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}



Configure base NXP bridge settings\+: reset (opt), FIFO, trigger levels (no trig IRQ yet), baud and framing. 

Configure base NXP bridge settings\+: reset (opt), FIFO, trigger levels (no trig IRQ yet), baud and framing. \mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a6292427dfbc749bc8e12fadb16b7f25d}\label{ltemc-nxp-sc16is_8h_a6292427dfbc749bc8e12fadb16b7f25d}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_write@{SC16IS7xx\_write}}
\index{SC16IS7xx\_write@{SC16IS7xx\_write}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{SC16IS7xx\_write()}{SC16IS7xx\_write()}}
{\footnotesize\ttfamily void SC16\+IS7xx\+\_\+write (\begin{DoxyParamCaption}\item[{const void $\ast$}]{src,  }\item[{uint8\+\_\+t}]{src\+\_\+len }\end{DoxyParamCaption})}



Write through the SC16\+IS741A bridge. 


\begin{DoxyParams}{Parameters}
{\em src} & \mbox{[}in\mbox{]} -\/ The source data to write \\
\hline
{\em src\+\_\+len} & \mbox{[}in\mbox{]} -\/ The length of the source \\
\hline
\end{DoxyParams}
\mbox{\Hypertarget{ltemc-nxp-sc16is_8h_a69ada6721796577cc4910900f5273118}\label{ltemc-nxp-sc16is_8h_a69ada6721796577cc4910900f5273118}} 
\index{ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}!SC16IS7xx\_writeReg@{SC16IS7xx\_writeReg}}
\index{SC16IS7xx\_writeReg@{SC16IS7xx\_writeReg}!ltemc-\/nxp-\/sc16is.h@{ltemc-\/nxp-\/sc16is.h}}
\doxysubsubsection{\texorpdfstring{SC16IS7xx\_writeReg()}{SC16IS7xx\_writeReg()}}
{\footnotesize\ttfamily void SC16\+IS7xx\+\_\+write\+Reg (\begin{DoxyParamCaption}\item[{uint8\+\_\+t}]{reg\+\_\+addr,  }\item[{uint8\+\_\+t}]{reg\+\_\+data }\end{DoxyParamCaption})}



Write to a SC16\+IS741A bridge register. 


\begin{DoxyParams}{Parameters}
{\em reg\+\_\+addr} & \mbox{[}in\mbox{]} -\/ The register address \\
\hline
{\em reg\+\_\+data} & \mbox{[}in\mbox{]} -\/ Pointer to the data to write to the register \\
\hline
\end{DoxyParams}
