#ifndef _LCCM220__00__FAULT_FLAGS_H_
#define _LCCM220__00__FAULT_FLAGS_H_
/*
 * @fault_index
 * 00
 * 
 * @brief
 * GENERAL 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__00				0x00000000U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__00			0x00000001U

/*
 * @fault_index
 * 01
 * 
 * @brief
 * ADC2 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__01				0x00000001U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__01			0x00000002U

/*
 * @fault_index
 * 02
 * 
 * @brief
 * DMA_MPU 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__02				0x00000002U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__02			0x00000004U

/*
 * @fault_index
 * 03
 * 
 * @brief
 * DMA_PARITY 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__03				0x00000003U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__03			0x00000008U

/*
 * @fault_index
 * 04
 * 
 * @brief
 * DMA_DMM 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__04				0x00000004U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__04			0x00000010U

/*
 * @fault_index
 * 05
 * 
 * @brief
 * FMC 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__05				0x00000005U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__05			0x00000020U

/*
 * @fault_index
 * 06
 * 
 * @brief
 * N2HET_PARITY 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__06				0x00000006U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__06			0x00000040U

/*
 * @fault_index
 * 07
 * 
 * @brief
 * HTU_PARITY 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__07				0x00000007U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__07			0x00000080U

/*
 * @fault_index
 * 08
 * 
 * @brief
 * HTU_MPU 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__08				0x00000008U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__08			0x00000100U

/*
 * @fault_index
 * 09
 * 
 * @brief
 * PLL_SLIP 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__09				0x00000009U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__09			0x00000200U

/*
 * @fault_index
 * 10
 * 
 * @brief
 * CLOCK_MONITOR_ISR 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__10				0x0000000AU
#define C_LCCM220__CORE__FAULT_INDEX_MASK__10			0x00000400U

/*
 * @fault_index
 * 11
 * 
 * @brief
 * DMA_DMM_IMP_WRITE 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__11				0x0000000BU
#define C_LCCM220__CORE__FAULT_INDEX_MASK__11			0x00000800U

/*
 * @fault_index
 * 12
 * 
 * @brief
 * VIM_RAM_PARITY 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__12				0x0000000CU
#define C_LCCM220__CORE__FAULT_INDEX_MASK__12			0x00001000U

/*
 * @fault_index
 * 13
 * 
 * @brief
 * SPI1_PARITY 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__13				0x0000000DU
#define C_LCCM220__CORE__FAULT_INDEX_MASK__13			0x00002000U

/*
 * @fault_index
 * 14
 * 
 * @brief
 * SPI3_PARITY 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__14				0x0000000EU
#define C_LCCM220__CORE__FAULT_INDEX_MASK__14			0x00004000U

/*
 * @fault_index
 * 15
 * 
 * @brief
 * ADC1_PARITY 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__15				0x0000000FU
#define C_LCCM220__CORE__FAULT_INDEX_MASK__15			0x00008000U

/*
 * @fault_index
 * 16
 * 
 * @brief
 * CAN1_PARITY 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__16				0x00000010U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__16			0x00010000U

/*
 * @fault_index
 * 17
 * 
 * @brief
 * CAN3_PARITY 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__17				0x00000011U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__17			0x00020000U

/*
 * @fault_index
 * 18
 * 
 * @brief
 * CAN2_PARITY 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__18				0x00000012U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__18			0x00040000U

/*
 * @fault_index
 * 19
 * 
 * @brief
 * SPI5_PARITY 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__19				0x00000013U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__19			0x00080000U

/*
 * @fault_index
 * 20
 * 
 * @brief
 * RAM_EVEN_CORRECTABLE 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__20				0x00000014U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__20			0x00100000U

/*
 * @fault_index
 * 21
 * 
 * @brief
 * RAM_ODD_CORRECTABLE 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__21				0x00000015U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__21			0x00200000U

/*
 * @fault_index
 * 22
 * 
 * @brief
 * DCC1 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__22				0x00000016U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__22			0x00400000U

/*
 * @fault_index
 * 23
 * 
 * @brief
 * CCM_R4 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__23				0x00000017U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__23			0x00800000U

/*
 * @fault_index
 * 24
 * 
 * @brief
 * FMC_CORRECTABLE 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__24				0x00000018U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__24			0x01000000U

/*
 * @fault_index
 * 25
 * 
 * @brief
 * FMC_UNCORRECTABLE 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__25				0x00000019U
#define C_LCCM220__CORE__FAULT_INDEX_MASK__25			0x02000000U

/*
 * @fault_index
 * 26
 * 
 * @brief
 * IOMM 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__26				0x0000001AU
#define C_LCCM220__CORE__FAULT_INDEX_MASK__26			0x04000000U

/*
 * @fault_index
 * 27
 * 
 * @brief
 * PLL2_SLIP 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__27				0x0000001BU
#define C_LCCM220__CORE__FAULT_INDEX_MASK__27			0x08000000U

/*
 * @fault_index
 * 28
 * 
 * @brief
 * ETH_MASTER 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__28				0x0000001CU
#define C_LCCM220__CORE__FAULT_INDEX_MASK__28			0x10000000U

/*
 * @fault_index
 * 29
 * 
 * @brief
 * USB_HOST 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__29				0x0000001DU
#define C_LCCM220__CORE__FAULT_INDEX_MASK__29			0x20000000U

/*
 * @fault_index
 * 30
 * 
 * @brief
 * DCC2 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__30				0x0000001EU
#define C_LCCM220__CORE__FAULT_INDEX_MASK__30			0x40000000U

/*
 * @fault_index
 * 31
 * 
 * @brief
 * CPU_SELFTEST 
 * 
 *  
*/
#define C_LCCM220__CORE__FAULT_INDEX__31				0x0000001FU
#define C_LCCM220__CORE__FAULT_INDEX_MASK__31			0x80000000U

#endif //#ifndef _LCCM220__FAULT_FLAGS_H_

